

**AMN11310**

**WHDI™ Transmitter  
Module Datasheet**

**Version 0.4**

---

# Important Notice

---

AMIMON Ltd. reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to AMIMON's terms and conditions of sale supplied at the time of order acknowledgment.

AMIMON warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with AMIMON's standard warranty. Testing and other quality control techniques are used to the extent AMIMON deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

AMIMON assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using AMIMON components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

AMIMON does not warrant or represent that any license, either express or implied, is granted under any AMIMON patent right, copyright, mask work right, or other AMIMON intellectual property right relating to any combination, MACHINE, or process in which AMIMON products or services are used. Information published by AMIMON regarding third-party products or services does not constitute a license from AMIMON to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from AMIMON under the patents or other intellectual property of AMIMON.

Reproduction of information in AMIMON data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. AMIMON is not responsible or liable for such altered documentation.

Resale of AMIMON products or services with statements different from or beyond the parameters stated by AMIMON for that product or service voids all express and any implied warranties for the associated AMIMON product or service and is an unfair and deceptive business practice. AMIMON is not responsible or liable for any such statements.

All company and brand products and service names are trademarks or registered trademarks of their respective holders.

## Contact Us

### US Office

2350 Mission College Blvd.  
Suite 500  
Santa Clara, CA 95054  
Tel: +1 650 641 7178

### Israeli Headquarters

2 Maskit St.  
Building D, 2nd Floor  
P.O.Box 12618  
Herzlia 46733, Israel  
Tel: +972-9-962-9222  
Fax: +972-9-956-5467  
contact@AMIMON.com

### Japan Office

FS Building 9F.  
1-14-9 Higashi-Gotanda Shinagawa-ku  
Tokyo 141-0022,  
Japan  
TEL +81-3-3444-4305  
contact.japan@amimon.com

# Revision History

Version	Date	Description
0.1	-	Initial Release
0.2	15.6.08	Revision of RFIC board revB <ul style="list-style-type: none"> <li>• Board Mechanical size</li> <li>• Reset and Wake-up Timer modified</li> <li>• RF frame modified</li> <li>• Power switch on RF removed</li> <li>• Operating Conditions and Electrical Characteristics modified</li> <li>• AMN11310 Block Diagram modified</li> <li>• Unhide Certification &amp; Compliance</li> <li>• Power requirements</li> <li>• Mini-MAC changed to MAC</li> <li>• Add chapter RF AMN3110 Antenna diversity.</li> <li>• WHDI Module Configuration</li> <li>• Connector Schematics</li> <li>• Stack up</li> <li>• Test Points and Jumpers</li> </ul>
0.3	20.7.08	<ul style="list-style-type: none"> <li>• Fixed link to STMF datasheet p-12.</li> <li>• Fixed pin id of WHDI connector p -25</li> <li>• Fixed recommended stack up table p- 23</li> <li>• Fixed power requirements p- 2</li> </ul>
0.4	2.9.08	<ul style="list-style-type: none"> <li>• Change in FCC chapter</li> </ul>

# Table of Contents

List of Figures.....	vi
List of Tables .....	vi
<b>Chapter 1, Introduction .....</b>	<b>1</b>
1.1 Features.....	1
<b>Chapter 2, Overview .....</b>	<b>3</b>
2.1 AMN2110 WHDI Baseband Transmitter.....	4
2.2 STM32F MAC $\mu$ Controller .....	4
2.3 AMN3110 WHDI™ 5GHz Transceiver.....	5
2.4 Power Amplifier (PA).....	5
2.5 Board Connector (WHDI™ Connector).....	5
2.6 Clocks.....	5
2.6.1 40MHz Crystal Oscillator.....	5
2.6.2 40Mhz Digital Clock .....	5
2.6.3 10Mhz Micro Controller Clock.....	5
2.7 RF AMN3110 Antenna Switching Switch .....	6
<b>Chapter 3, Interfaces.....</b>	<b>7</b>
3.1 Video Data Input and Conversions.....	7
3.1.1 Video Channel Mapping.....	8
3.1.2 Video Interface Input Timing Diagram .....	8
3.2 Audio Data Capture .....	9
3.2.1 I <sup>2</sup> S Bus Specification.....	10
3.2.2 S/PDIF Bus.....	11
3.3 Management Buses and Connectors .....	12
3.3.1 Two-Wire Serial Bus Interface .....	12
3.3.2 Interrupts .....	13
3.3.3 WHDI Module Configuration .....	14
3.4 Reset and Wake-up Timer.....	14
<b>Chapter 4, WHDI Connector Pins.....</b>	<b>17</b>
4.1 Signals.....	17
4.2 Connector Schematics.....	18
4.3 Pin List.....	19

---

<b>Chapter 5, Electrical Specifications .....</b>	<b>21</b>
5.1 Operating Conditions and Electrical Characteristics .....	21
5.2 RF Characteristics TBD .....	22
<b>Chapter 6, Design Guidelines .....</b>	<b>23</b>
6.1 Digital Layout Recommendation.....	23
6.1.1 Stack up .....	23
6.1.2 General Guidelines .....	24
6.1.3 WHDI Lines .....	24
6.1.4 Power and Ground .....	24
6.2 RF Design Recommendation.....	24
6.2.1 RF Components .....	24
6.2.2 Power Management .....	24
6.3 Test Points and Jumpers.....	25
<b>Chapter 7, Mechanical Dimensions .....</b>	<b>27</b>
7.1 RF Shield Frame and Cover.....	29

# List of Figures

Figure 1: AMN11310 Block Diagram.....	3
Figure 2: WHDI Baseband Transmitter Chipset.....	4
Figure 3: Video Data Processing Path.....	7
Figure 4: Timing Diagram.....	9
Figure 5: I <sup>2</sup> S Simple System Configurations and Basic Interface Timing.....	10
Figure 6: I <sup>2</sup> S Input Timings.....	11
Figure 7: Two-Wire Application/MAC Connection.....	12
Figure 8: Two-Wire MAC Write Commands.....	13
Figure 9: Two-Wire Read Command.....	13
Figure 10: Reset Time Diagram.....	14
Figure 11: Reset Mechanism.....	15
Figure 12: WHDI Connector.....	18
Figure 13: Mechanical Dimensions Top View.....	27
Figure 14: Mechanical Dimensions Bottom View.....	28
Figure 15: RF-Shield Frame.....	29
Figure 16: RF-Shield Cover.....	30

# List of Tables

Table 1: Common Supported Video Input Resolutions.....	8
Table 2: Video Channel Mapping.....	8
Table 3: Video Interface.....	8
Table 4: I2S Audio Interface Timing Requirements.....	10
Table 5: Audio Interface Timing Requirements.....	11
Table 6: Device Addresses.....	12
Table 7: Reset Timing Requirements.....	15
Table 8: WHDI Connector Signals.....	17
Table 9: Tx WHDI Connector Pin List.....	19
Table 10: Absolute Maximum Ratings over Operating Case Temperature Range.....	21
Table 11: Recommended Operating Conditions.....	21
Table 12: Electrical Characteristics over Recommended Range of Supply Voltage and Operating Conditions.....	21
Table 13: Digital Layout Recommendation.....	23

# Chapter 1

## Introduction

The AMN11310 is the second generation of WHDI™ transmitter board. It is based on AMIMON's WHDI transmitter chipset: the AMN2110 baseband transmitter and the AMN3110 RFIC transmitter.

The AMN11310 WHDI™ wireless transmitter module, together with the AMN12310 wireless receiver module, presents the ultimate solution for converting any High Definition (HD) system into a wireless one. These add-on modules enable wireless A/V applications that easily fit into the living room and eliminate traditional A/V wiring. The perfect HD video and audio quality and the high robustness are unmatched by any other wireless technology, and present a true alternative to cable. The WHDI system transmits *uncompressed* video and audio streams wirelessly and thus simplifies and eliminates system issues such as lip-sync, large buffers and other burdens like retransmissions or error propagation.

### 1.1 Features

- **Uncompressed and uncompromised HD video quality, using AMIMON's baseband chipsets:**
  - AMN2110: WHDI™ Baseband Transmitter
  - AMN3110: WHDI™ RFIC Transmitter
- **WHDI – Wireless High Definition Interface:**
  - Digital video: 30-bit RGB or YCrCb
  - Digital audio: I2S and SPDIF
  - Two-Wire serial bus slave interface
  - One interrupt line
- **Supports any uncompressed video resolutions, including:**
  - HD: 720p, 1080i, 1080p, 576i, 576p, 480p, 480i
  - PC: VGA (640x480), SVGA (800x600), XGA (1024x768)
  - Panel: 854x800, 1280x768, 1366x768
- **Audio:**
  - Up to 3Mbps audio stream:
  - I2S: Two PCM channels (sampled up to 48 KHz x 24 bit)
  - SPDIF: Including AC-3, DTS
- **Strong 256-bit AES encryption**
- **User-defined two-way channel with minimum 10 Kbps for data and control**
- **Less than 1mSec latency between source and sink**
- **Small mechanical footprint:**
  - PCB integrated antennas

- **RF characteristics:**
  - MIMO technology, using 5GHz unlicensed band, 18MHz bandwidth.
  - Coexists with 802.11a/n and 5.8GHz cordless devices.
  - Support for Automatic Transmission Power Control (ATPC).
  - No line of sight needed between transmitter and receiver. It has a range of over 30 meters, suitable for almost any room.
  - 14mW typical transmission power per transmitting channel.
  - Maximum 20mW transmission power per transmitting channel.
  - Uplink antenna switching
- **Current consumption**
  - Option to disable 40MHz digital clock to AMN2110 from AMN3110.
- **Power requirements:**
  - 3.3V ( $\pm 5\%$ ), ~6.2 W
- **Certification & Compliance:**
  - FCC
    - This product is for indoor use only in the band of 5.15-5.25GHz.
    - AMN11310 complies with part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.
    - Any changes or modifications not expressly approved by Amimon for compliance could void the user's authority to operate the equipment.
    - This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:
      - Reorient or relocate the receiving antenna.
      - Increase the separation between the equipment and receiver.
      - Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
      - Consult the dealer or an experienced radio/TV technician for help.
  - MIC
    - This device complies with Japan Radio Law:
      - Item 19-11 of Article 1, paragraph 1, of certification ordinance.
      - Item 19-3 of Article 1, paragraph 1, of certification ordinance.
- **Caution:** The module should be positioned so that personnel in the area for prolonged periods may safely remain at least 20 cm (8 in) in an uncontrolled environment from the module.



# Chapter 2

# Overview

The AMN11310 WHDI Video Source Unit (VSU) is designed to modulate and transmit downstream video and audio content over the wireless medium and receive a control channel over the wireless upstream. The modulation uses 18MHz bandwidth and is carried over the 5GHz unlicensed band. Figure 1 displays a block diagram of the AMN11310. The inputs to the VSU are digital uncompressed video, digital audio and control, all via the WHDI connector. It has a MIMO design of four wireless output channels and a slow rate data input wireless channel. The MAC uC is responsible for the control and the management.




Figure 1: AMN11310 Block Diagram

The main building blocks of the AMN11310 are as follows:

- **AMN2110 WHDI Baseband Transmitter**, as briefly described on page 4.
- **STM32F MAC  $\mu$ Controller**, as briefly described on page 4.
- **AMN3110 WHDI™ 5GHz Transceiver**, as briefly described on page 5.
- **Power Amplifier (PA)**, as briefly described on page 5.
- **Board Connector (WHDI™ Connector)**, as described on page 5.
- **40MHz Crystal Oscillator**, as described on page 5.
- **RF AMN3110 Antenna Switching Switch**, as described on page 6.

## 2.1 AMN2110 WHDI Baseband Transmitter

The AMN2110 WHDI™ baseband transmitter chip is the *heart* of the AMN11310 WHDI transmitter module. The AMN2110 interfaces the A/V source through the WHDI connector, and is controlled on board by the MAC  $\mu$ C.




Figure 2: WHDI Baseband Transmitter Chipset

The AMN2110 is based on MIMO technology transmitting through up to four output channels. Four digital-to-analog converters and one analog-to-digital converter are embedded within the chip.

The AMN2110 internal PLL accepts an input clock frequency of 40MHz. The input frequency is multiplied and then used as an internal system clock.

## 2.2 STM32F MAC $\mu$ Controller

The STM32F Microcontroller is based on an ARM 32-bit Cortex™-M3 CPU, with 128 Kbytes of embedded Flash memory. It is used as an external microcontroller for implementing the MAC layer of the WHDI link.

The STM32F Internal PLL accepts an input clock frequency of 10MHz and generates an internal 60MHz system clock. The STM32F also has an option to work with an internal 4-to-16 MHz oscillator.

## 2.3 AMN3110 WHDI™ 5GHz Transceiver

The VSU uses the AMN3110 chip. The AMN3110 is a fully integrated direct conversion MIMO transmitter specifically designed for WHDI applications using OFDM modulation in single-band 4.9GHz to 5.9GHz. The device includes:

- Four Complete Downlink Direct Conversion Transmitters
- One Uplink Receiver
- Integrated Synthesizer
- Internal DC Servo Loops
- RSSI
- IQ Detector
- RF and Baseband Control Interface
- Power Management Unit
- 3-Wire SPI Interface

To complete RF front-end solution, the AMN3110 uses external PA, RF switches, RF Band Pass Filters (BPF), RF BALUNS and a few passive components.

## 2.4 Power Amplifier (PA)

In order to extend the operating range for the AMN11310, the RF transmitter uses power amplifiers. Each power amplifier has an output power detector for TPC purposes.

AMN11310 uses Sharp IRM053U7 PAs.

## 2.5 Board Connector (WHDI™ Connector)

For information regarding the connector specification and pin-outs, see section *Signals*, page 17.

## 2.6 Clocks

### 2.6.1 40MHz Crystal Oscillator

An on-board 40MHz Oscillator is connected to the AMN3110 chip.

### 2.6.2 40Mhz Digital Clock

AMN3110 drives the 40MHz clock to the baseband AMN2110 through a buffer (with output enable).

This clock is named DIG\_CLK. The control to the output buffer is named Clk40M\_OE.

### 2.6.3 10Mhz Micro Controller Clock

The DIG\_CLK (40MHz) clock is divided by four by the AMN2110 and generates 10MHz that drives the STM32F UC.

## 2.7 RF AMN3110 Antenna Switching Switch

The antenna switching switch controls two input options: reception from on board printed antenna or SPIFA (standing antenna) for uplink channel. This switch is controlled by two general purpose pins of the STM32F UC: GPIO PB6 pin#58 and PB7 pin#59.

Preliminary

# Chapter 3

## Interfaces

### 3.1 Video Data Input and Conversions




Figure 3: Video Data Processing Path

Figure 3 shows the stages for processing video data through the AMN2110. The HSYNC and the VSYNC input signals are mandatory. The DE input signal is optional and can be created with the DE generator using the HSYNC and the VSYNC pulses.

The video input data is uncompressed digital video up to 3\*10 bits in width.

**Important:** When connected to a 3\*8 bits source, connect the appropriate LSBs to GND.

The video interface provides a direct connection to the outputs from an HDMI receiver or from an MPEG decoder. The appropriate registers must be configured to describe which format of video to input into the AMN11310. Refer to the appropriate programmer's reference guide for more details.

#### DATA Enable (DE) Generator

The AMN2110 includes logic to construct the DE signal from the incoming HSYNC, VSYNC and clock. Registers are programmed to enable the DE signal to define the size of the active display region.

## Color Space Converter

The AMN11310 can receive either RGB or YCbCr color space. For more details, you may refer to the MAC registers in the programmer's reference guide.

## Common Video Input Format

Table 1 describes the common supported video input resolutions.

**Table 1: Common Supported Video Input Resolutions**

Color Space	Video Format	Bus Width	Input Pixel Clock (MHz)				
			480i	480p	XGA	720p	1080i
RGB/YCbCr	4:4:4	24	27	27	65	74.25	74.25

### 3.1.1 Video Channel Mapping

The 30 bit video input signals are mapped to the RGB and YCbCr color space according to the options described in the following table:

**Table 2: Video Channel Mapping**

Option	D[29:20]	D[19:10]	D[9:0]
#1	RED (Cr)	GREEN (Y)	BLUE (Cb)
#2	RED (Cr)	BLUE (Cb)	GREEN (Y)
#3	GREEN (Y)	RED (Cr)	BLUE (Cb)
#4	GREEN (Y)	BLUE (Cb)	RED (Cr)
#5	BLUE (Cb)	RED (Cr)	GREEN (Y)
#6	BLUE (Cb)	GREEN (Y)	RED (Cr)

The AMN11310 allows any of the input video channels options. The first option is the default from power-up. In order to change the video channel mapping, please refer to the appropriate programmer's reference guide.

### 3.1.2 Video Interface Input Timing Diagram

#### 3.1.2.1 Timing Requirements

**Important:** The following parameters relate to the AMN2110 baseband chipset and not to the entire AMN11310 board.

**Table 3: Video Interface**

Symbol	Parameter	MIN	TYP	MAX	Units
TDCKCYC	DCLK period	12.5		74.1	ns
TDCKFREQ	DCLK frequency	13.5		80	MHz
TDCKDUTY	DCLK duty cycle	40%		60%	ns
TDCKSUR	Setup time to DCLK rising edge	0.7			ns
TDCKHDR	Hold time to DCLK rising edge	1.1			ns
TDCKSUF	Setup time to DCLK falling edge	1.5			ns
TDCKHDF	Hold time to DCLK falling edge	0.5			ns

### 3.1.2.2 Timing Diagram




Figure 4: Timing Diagram

## 3.2 Audio Data Capture

AMN11310 transports an explicit audio master clock with appropriate data-over-the-wireless link. No constraints exist for a coherent video and audio clock, where coherent means that the audio and the video clock must have been created from the same clock source. The AMN11310 can accept digital audio from either SPDIF or I2S inputs.

The AMN11310 supports two channel audio sampling frequencies of up to 48KHz and of up to 32 bits per sample (For I<sup>2</sup>S – only 24 bits are supported).

### 3.2.1 I<sup>2</sup>S Bus Specification

The AMN11310 supports a standardized communication structure inter-IC sound (I<sup>2</sup>S) bus. As shown in Figure 5, the bus has three lines: continuous serial clock (SCK), word select (WS) and serial data (SD). The external device generating SCK and WS is the audio source.





Figure 5: I<sup>2</sup>S Simple System Configurations and Basic Interface Timing

The AMN11310 supports an I<sup>2</sup>S format of up to 32 bits for each channel (left and right). The serial data is latched into the AMN11310 on the leading (LOW to HIGH) edge of the clock signal. The WS is also latched on the leading edge of the clock signal. The WS line should change one clock period before the first bit of the channel is transmitted.

The AMN11310 transmits explicit clock SD and WS and does not process the audio content. The input audio at the transmitter end is mirrored to the receiver end. The source may have different word lengths, up to 32 bits. However, the AMN11310 always samples and transmits 24 bits over the wireless link.

#### 3.2.1.1 Timing Requirements

Table 4: I2S Audio Interface Timing Requirements

Symbol	Parameter	MIN	TYP	MAX	Units
TSCKCYC	SCK period	325		976	ns
TSCKFREQ	SCK frequency	1.024		3.072	MHz
TSCKDUTY	SCK duty cycle	40		60	%
TDCKSETUP	Setup time to SCK rising edge	25			ns
TDCKHOLD	Hold time to SCK rising edge	25			ns



### 3.2.1.2 Timing Diagram




Figure 6: I<sup>2</sup>S Input Timings

## 3.2.2 S/PDIF Bus

### 3.2.2.1 Timing Requirements

The AMN11310 does not require the SPDIF clock. The clock is produced internally by sampling the SPDIF data input at a high clock rate and processing it.

Table 5: Audio Interface Timing Requirements


Symbol	Parameter	Condition	MIN	TYP	MAX	Units
TSPCYC	SPDIF data sampling rate		162		488	ns
TSPFREQ	SPDIF data sampling freq		2.048		6.144	MHz

## 3.3 Management Buses and Connectors

### 3.3.1 Two-Wire Serial Bus Interface

The WHDI application observes and controls the AMN11310 via a Two-Wire interface and an interrupt line connecting the application microcontroller and the AMN11310 MAC microcontroller. The protocol of the Two-Wire bus for the WHDI application/MAC interface is described in the following sections.

The Two-Wire bus is bidirectional and, as its name implies, has only two wires: a Serial Clock Line (SCL) and a Serial Data Line (SDA). The Two-Wire architecture includes master and slave devices. The master initiates a data transfer on the bus and generates the clock signal. The AMN11310 MAC operates as a slave device. Each slave device is recognized by a unique address and can operate as either a receive-only device or a transmitter with the ability to both receive and send information.



**Figure 7: Two-Wire Application/MAC Connection**

On top of the Two-Wire low level operation described in sections 3.3.1.3 and 3.3.1.4, the WHDI application and the MAC microcontrollers communicate with each other in a defined protocol, which avoids all possibilities of confusion. The protocol defines command oriented transactions between the application and the WHDI MAC. Each Two-Wire command has a predefined data byte length and is defined to be exactly one Two-Wire transaction long.

#### 3.3.1.1 Two-Wire Timing

Generally, the clock frequency of the bus is dictated by the slowest device on the Two-Wire interface. However, the selected MAC supports the 100 KHz SCL frequency rate.

Refer to STM32F Two-wire reference application note for detailed description of the physical protocol and timing.

<http://www.st.com/stonline/products/literature/ds/13587.pdf>, pp 55-59.

#### 3.3.1.2 Device Addresses

The MAC device address may be altered by two jumpers on VDU/VSU board.

**Table 6: Device Addresses**

Device	Address
MAC uC	0x62 or 0x82 or 0x90 or 0x70 (Board configuration dependant)

Alternatively, the device address can be set in the MAC SW in advance.

### 3.3.1.3 MAC uC Write Operation

Figure 8 demonstrates a write transaction which sends 2 data bytes and which ends with the master stop bit. Each write transaction sends 1 or more data bytes to the MAC, beginning at an explicit 2 bytes long address. Multiple data bytes may be written as the MAC stores the received register data until the master sends a stop bit. The MAC updates the register value upon a successful termination of a write transaction.




Figure 8: Two-Wire MAC Write Commands

### 3.3.1.4 MAC uC Read Operation

This operation reads from a specific 2-byte address. The read transaction is divided into two parts. In the first part, the Two-Wire master sends a write command to the slave containing only the required start address. (The address is always 2 bytes long.) In the second part, multiple bytes may be read from consecutive addresses. The MAC puts the appropriate data on the Two-Wire bus and the internal address is automatically incremented. A stop bit is sent by the master only when the entire transaction has been completed.




Figure 9: Two-Wire Read Command

### 3.3.1.5 WHDI Application/MAC Protocol

The WHDI programmer’s reference defines the MAC registers data structure. Each register has an associated group ID and index offset address.

The group ID and the index offset are each 1 byte long. Together they define a register address that is 2 bytes long.

Each register has an attributed length (in byte units). All registers within the same group have the same length.

A Two-Wire transaction to a specific register includes 2 bytes of register address and the register data bytes. The register is written in one transaction. If the transaction terminates ahead of time or is too long, the MAC issues an error interrupt and does not store the received values. The register is read in one transaction, as described in section 3.3.1.4. If the read transaction finishes ahead of time, the MAC issues an error interrupt.

## 3.3.2 Interrupts

There is one interrupt connected to the WHDI connector. The interrupt source is the AMN2110 MAC uC. For details about the interrupt, please refer to the *Programmer’s User Guide*. The interrupt active polarity is set in SW or by configuration resistors on board – see 3.3.3.



### 3.3.3 WHDI Module Configuration

In order to distinguish between boards and by the SW, there is an on board id that can be read by the STM32F.

Amimon Project Part Number	WHDI_MODULE_ID (Details)								Comments
			Tx="0", Rx="1"	Interrupt Polarity: "0"=falling, "1"=rising	I2C Address: "00"=0x62, "01"=0x72, 10"=0x60, 11"=0x70		MODULE_ID		
	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
AMN11310 Rev. 2.0	1	0	0	0	0	0	0	0	
AMN12310 Rev. 2.0	1	0	1	0	0	0	1	0	

### 3.4 Reset and Wake-up Timer

The AMN11100 has one hard *RESET* input pin connected directly to the AMN2110 and to the STM32F uC, as described in 3.4. Assertion of the STM32F reset switches the clock of uC to the internal oscillator until the Albatross does not assert an INIT\_DONE interrupt. Assertion of the Albatross reset enables the generation of the 10 MHz clock. After a hard reset, the MAC asserts the SW reset signal which just clears the registers without resetting the clock generation scheme.

When the INIT\_DONE is asserted, it indicates the completion of the Albatross initialization and that the 10 MHz clock is stable. At that point, the uC switches to the external clock source from the Albatross and enable communication with the application microcontroller.





Figure 10: Reset Time Diagram

The following table specifies the timing parameters -

**Table 7: Reset Timing Requirements**

Symbol	Parameter	Condition	MIN	TYP	MAX	Units
T <sub>RST-CLK</sub>	Time from assertion of the HW reset until valid clock is generated	40 MHz clock is valid – few us after power up		300		ns
T <sub>ST,RST</sub>	Time from assertion of the HW reset until the STM32F completes the internal initialization	Power is stable		4.5		ms
T <sub>INIT</sub>	Time from assertion of the HW/SW reset until the AMN2110 completes the internal initialization			1.7		ms

The following figure specifies the reset schema and related signals -



**Figure 11: Reset Mechanism**

Preliminary

## Chapter 4

# WHDI Connector Pins

## 4.1 Signals

Table 8: WHDI Connector Signals

# of Pins	Pin Name	Description/Functionality	Group	Direction Tx	Remarks
30	D[29:0]	30-bit RGB (10:10:10) or YCrCb (10:10:10)	Video	In	
1	DCLK	Video data clock	Video	In	Up to 78.125 MHz
1	DE	Data enable	Video	In	
1	H_SYNC	Horizontal sync	Video	In	
1	V_SYNC	Vertical sync	Video	In	
1	SPDIF	SPDIF audio interface	Audio	In	
1	SD	I2S audio interface Serial Data signals	Audio	In	
1	SCLK	I2S continuous serial clock	Audio	In	Up to 3.072Mbps
1	WS(LRCLK)	I2S Word Select (Left/right clock) which defines also the sampling rate	Audio	In	
1	MCLK	I2S master clock coherent to WS according to specified ratio	Audio	NA	Rate is adjustable on RX side
1	SDA	Two-wire Serial Bus Data (Slave Mode)	Control	I/O	Control I/F for WHDI
1	SCL	Two-wire Serial Bus Clock (Slave Mode)	Control	In	Control I/F for WHDI
1	INT	Interrupt from WHDI module	Control	Out	
1	$\overline{RESET}$	Reset / Power-down line	Control	In	
2	TBD[5:4]	TBD4, TBD5 are reserved in AMN11310, as an option for RS232 connection to STM32F UART2.	TBD	TBD	
14	3.3V	VCC	Power	Power	300 mA maximum rating per pin
17	GND	Ground	Power	Power	

<sup>†</sup>Data in this table is preliminary.

## 4.2 Connector Schematics




Figure 12: WHDI Connector



## 4.3 Pin List

Table 9: Tx WHDI Connector Pin List

Pin Number	Signal	Pin Number	Signal	Pin Number	Signal	Pin Number	Signal
1	3.3V	2	3.3V	41	WHDI_D26	42	WHDI_D27
3	3.3V	4	3.3V	43	WHDI_D24	44	WHDI_D25
5	3.3V	6	3.3V	45	WHDI_D22	46	WHDI_D23
7	3.3V	8	3.3V	47	WHDI_D20	48	WHDI_D21
9	3.3V	10	3.3V	49	WHDI_D18	50	WHDI_D19
11	3.3V	12	3.3V	51	WHDI_D16	52	WHDI_D17
13	3.3V	14	3.3V	53	WHDI_D14	54	WHDI_D15
15	GND	16	GND	55	GND	56	WHDI_D13
17	GND	18	GND	57	WHDI_DCLK	58	WHDI_D11
19	GND	20	GND	59	NC	60	WHDI_D9
21	GND	22	GND	61	WHDI_D12	62	WHDI_D7
23	GND	24	GND	63	WHDI_D10	64	WHDI_D5
25	GND	26	GND	65	WHDI_D8	66	WHDI_D3
27	GND	28	GND	67	WHDI_D6	68	WHDI_D1
29	GND	30	WHDI_TBD4	69	WHDI_D4	70	WHDI_D0
31	GND	32	WHDI_TBD5	71	WHDI_D2	72	WHDI_DE
33	WHD_RESET_	34	WHDI_SCL	73	WHDI_H_SYNC	74	WHDI_V_SYNC
35	WHDI_INT	36	WHDI_SDA	75	NC	76	WHDI_SPDIF
37	NC	38	NC	77	NC	78	WHDI_I2S_D0
39	WHDI_D28	40	WHDI_D29	79	WHDI_LRCLK	80	WHDI_SCLK

Preliminary

## Chapter 5

# Electrical Specifications

## 5.1 Operating Conditions and Electrical Characteristics

The following tables describe the operating conditions and electrical characteristics required for working with the AMN11310.

**Table 10: Absolute Maximum Ratings over Operating Case Temperature Range**

Supply input-voltage range, $V_I$	0 to 3.6 V
Ambient temperature range	0°C to 70°C
Storage temperature range, $T_{stg}$	-40°C to 125°C

**Table 11: Recommended Operating Conditions**

Parameter		Min.	Typ.	Max.	Unit
$DV_{DD}$	Module supply voltage	3.15	3.3	3.45	V
$V_{SS}$	Supply ground	0			V
$V_{IH}$	High-level input voltage	0.7 $DV_{DD}$			V
$V_{IL}$	Low-level input voltage			0.3 $DV_{DD}$	V
$V_{OH}$	High-level output voltage ( $DV_{DD} = \text{MIN}$ , $I_{OH} = \text{MAX}$ )	0.8 $DV_{DD}$			V
$V_{OL}$	Low-level output voltage ( $DV_{DD} = \text{MIN}$ , $I_{OL} = \text{MAX}$ )			0.22 $DV_{DD}$	V
$I_{OH}$	High-level output current			-8	mA
$I_{OL}$	Low-level output current			8	mA

**Table 12: Electrical Characteristics over Recommended Range of Supply Voltage and Operating Conditions**

Parameter		Test Conditions	Min.	Typ.	Max.	Unit
$I_I$	Input current	$V_I = V_{SS}$ to $DV_{DD}$			±20	μA
$I_{OZ}$	Off-state output current	$V_O = DV_{DD}$ or 0 V			±20	μA
$I_{DVDD}$	Module supply	$DV_{DD} = \text{Max.}$ , Video Clock = 74.25 MHz, with activity on all I/O terminals and transmitting in maximum power.			1800	mA
$C_i$	Input capacitance				10	pF
$C_o$	Output capacitance				10	pF

## 5.2 RF Characteristics (TBD)

Preliminary

# Chapter 6

## Design Guidelines

### 6.1 Digital Layout Recommendation

To better understand the layout guidelines, please refer to the AMN11310 schematics which are part of the HDK package.

#### 6.1.1 Stack up

Recommended stack up for six layers design:

- Total thickness: 1.15mm
- Tolerance thickness: 10%

**Table 13: Digital Layout Recommendation**

Lay. No.	Layer Name	Layer Stack-up		Control Impedance/Note's
1	Component side (CS)	1-1.5	oz	1) Trace Width -14mil, Separation -12 mil (to ground plane) - 50 OHM COPLANAR 2) Trace Width - 5.5 mil, Separation between differential lines – 5.5 mil, differential impedance - 103 OHM. 3) Trace Width – 5 mil, Separation between differential lines – 6 mil, differential impedance - 107 OHM.
	Space	8.6	mil	
2	Ground	2	oz	
	Space	4	mil	
3	Ground	2	oz	
	Space	4	mil	
4	Power / Ground	2	oz	
	Space	4	mil	
5	Ground	2	oz	
	Space	8.6	mil	
6	Print Side (PS)	1-1.5	oz	Trace Width - 5. mil, Separation between differential lines – 6 mil, differential impedance - 107 OHM.
Board Thickness				1.15 MM +/- 10%
Material				FR4 HITG

## 6.1.2 General Guidelines

- Keep traces as short as possible.
- Traces should be routed over full solid reference plans.
- Sensitive lines like reset and clocks should be routed with special care.
  - These lines should be routed over full solid power plans (ground or power).
  - Traces should be routed at least 2 times the trace width away from other lines in the same routing layer.
  - Place a series resistor ~30 ohm at the clock source.
- Keep digital signals away from the analog side.

## 6.1.3 WHDI Lines

- Place series resistors on all output lines (near the outputs pins).
- Series resistors on input lines are unnecessary. (The series resistors should be placed on the interface board.)

## 6.1.4 Power and Ground

- Use a solid ground plan.
- Ground plans separation is unnecessary.
- Place decoupling capacitors near power pins. (Refer to the schematics and BOM for recommended values.)
- Analog power pins should be filtered with ferrite beads. (Refer to the schematics and BOM for recommended values.)
- Add as many ground vias as possible, for better ground connections between layers and better heat dissipation.

## 6.2 RF Design Recommendation

### 6.2.1 RF Components

All passive components must have compatible performance with components used in the Amimon reference design.

### 6.2.2 Power Management

The RF power rail 3.3V\_RAIL is separated from the digital power rail 3.3 with ferrite bead.

## 6.3 Test Points and Jumpers

Table 14 test points and jumpers

Reference Name	Type	Functionality	Reference Name	Type	Functionality
TP1	SMD	RSSI_DETECT	TP29	SMD	3.3V
TP2	SMD	RFSPi_ODUT	TP30	SMD	3.3V
TP3	SMD	RFSPi_CS	TP31	SMD	3.3V
TP4	SMD	RFSPi_CLK	TP32	SMD	GND
TP5	SMD	LD_0	TP33	SMD	GND
TP6	SMD	GND	TP34	SMD	ALBATROSS_TDO
TP7	TH	GND	TP35	SMD	GND
TP8	SMD	GND	TP36	SMD	HW_ID_1
TP9	TH	1.2V	TP37	SMD	3.3V
TP10	TH	GND	TP38	SMD	HW_ID_0
TP11	SMD	CLK40M	TP39	TH	3.3V
TP12	SMD	TX_SHDWN_B_0	J1	SMD	RF- UFL CON
TP13	SMD	RSSI_S_0	J2	SMD	RF- UFL CON
TP14	TH	GND	J3	SMD	RF- UFL CON
TP15	SMD	GND	J4	SMD	RF- UFL CON
TP16	SMD	3.3V	J5	SMD	RF- UFL CON
TP17	SMD	3.3V	J6	SMD	RF- UFL CON
TP18	SMD	GND	J7	SMD	WHDI CON
TP19	TH	GND	J8	SMD	UC JTAG
TP20	SMD	UC_MAC_CLK	JP1 pin 1-2	JUMPER	MAC_TXD
TP21	SMD	3.3V	JP1 pin 2-3	JUMPER	ALB_TXD
TP22	SMD	GND	JP2 pin 1-2	JUMPER	MAC_RXD
TP23	SMD	MAC_TDI	JP2 pin 2-3	JUMPER	ALB_RXD
TP24	SMD	MAC_TCK	JP3	JUMPER	BOOT0
TP25	SMD	3.3V	SW1	SWITCH	RF_TEST_SW
TP26	SMD	MAC_RST	SW2	SWITCH	RF_TEST_SW
TP27	SMD	MAC_TRST	SW3	SWITCH	RF_TEST_SW
TP28	SMD	MAC_TMS	SW4	SWITCH	RF_TEST_SW

Preliminary



# Chapter 7

# Mechanical Dimensions

The following shows the mechanical dimensions for the AMN11310:




Figure 13: Mechanical Dimensions Top View




Figure 14: Mechanical Dimensions Bottom View

Pre

### 7.1 RF Shield Frame and Cover




Figure 15: RF-Shield Frame

