


1



2

No. 818 217 D/E • Edition 0806  
Subject to modification.  
Replaces edition 0608.

Balluff GmbH  
Schurwaldstrasse 9  
73765 Neuhausen a.d.F.  
Germany  
Phone +49 7158 173-0  
Fax +49 7158 5010  
balluff@balluff.de

■ [www.balluff.com](http://www.balluff.com)

## Contents

Safety Considerations .....	4
Introduction, BIS C Identification Systems .....	5-7
BIS C-60_2 Processor, Basic knowledge for application .....	8/9
BUS interface PROFIBUS-DP .....	10-12
Compatibility with BIS C-6_2 processor .....	13
Function Description:	
Communication with the processor .....	14
Input and Output Buffers .....	15/16
Output Buffer, configuration and explanation .....	17-20
Input Buffer, configuration and explanation .....	21-24
Parameterizing the BIS C-60_2 processor .....	25-28
Processing data carriers .....	29-35
Examples for protocol sequence .....	36-53
Read/Write Times .....	54/55
LED Display .....	56
	<b>BIS C-6002    BIS C-6022</b>
Mounting Head / Processor .....	57 .....
Opening the Processor .....	58 .....
Installing the connection cables / Mounting the PG connection .....	59/60
Interface information / Wiring Diagrams .....	61-68 .....
Changing the EEPROM .....	69 .....
Technical Data .....	70-72 .....
Ordering Information: Ordering Code / Accessory .....	73/74 .....
Appendix, ASCII Table .....	85

## Safety Considerations

<b>Approved Operation</b>	Series BIS C-60_2 processors along with the other BIS C system components comprise an identification system and may only be used for this purpose in an industrial environment in conformity with Class A of the EMC Law.
<b>Installation and Operation</b>	<p>Installation and operation should be carried out by trained personnel only. Unauthorized work and improper use will void the warranty and liability.</p> <p>When installing the processor, follow the chapters containing the wiring diagrams closely. Special care is required when connecting the processor to external controllers, in particular with respect to selection and polarity of the signals and power supply.</p> <p>Only approved power supplies may be used for powering the processor. See chapter 'Technical Data' for details.</p>
<b>Use and Checking</b>	<p>Prevailing safety regulations must be adhered to when using the identification system. In particular, steps must be taken to ensure that a failure of or defect in the identification system does not result in hazards to persons or equipment.</p> <p>This includes maintaining the specified ambient conditions and regular testing for functionality of the identification system including all its associated components.</p>
<b>Fault Conditions</b>	Should there ever be indications that the identification system is not working properly, it should be taken out of commission and secured from unauthorized use.
<b>Scope</b>	This manual applies to processors in the series BIS C-6002-019-...-03-... and BIS C-6022-019-050-03-....

## Introduction BIS C Identification Systems

This manual is designed to assist the user in setting up the control program and installing and starting up the components of the BIS C Identification System, and to assure rapid, trouble-free operation.

### Principles

The BIS C Identification Systems belongs in the category of **non-contact systems for reading and writing.**

This dual function permits applications for not only transporting information in fixed-programmed Data carriers, but also for gathering and passing along up-to-date information as well.



If 2 read/write heads are connected to a BIS C-60\_2 processor, both heads can be operated independently of each other. This means for example that you can read a Data carrier from one head while writing to another Data carrier at the other head.

### Applications

Some of the notable areas of application include

- **for controlling material flow in production processes**  
(e.g. in model-specific processes),  
for workpiece conveying in transfer lines,  
in data gathering for quality assurance,  
for gathering safety-related data,
- **in tool coding and monitoring;**
- **in equipment organization;**
- **in storage systems for monitoring inventory movement;**
- **in transporting and conveying systems;**
- **in waste management for quantity-based fee assessment.**


## Introduction BIS C Identification Systems

### System Components

The main components of the BIS C Identification Systems are:

- **Processor,**
- **Read/Write Heads and**
- **Data carriers**

### Configuration with BIS C-6002 processor




Schematic representation of an Identification System (example)

<sup>1)</sup> BIS C-3\_ series, except BIS C-350 and -352

<sup>2)</sup> only BIS C-350 or -352

## Introduction BIS C Identification Systems

Configuration with  
BIS C-6022  
processor



Schematic  
representation of an  
identification system  
(example)

<sup>1)</sup> BIS C-3\_ \_ series, except BIS C-350 and -352

## BIS C-60\_2 Processor Basic knowledge for application

### Selecting System Components

The **BIS C-6002** processor has a plastic housing. Depending on the version, connections are made either through a terminal strip, with the cable secured using a PG fitting, or via round connectors. A single read/write head from BIS C-65\_ series can be directly mounted to the processor, which creates a compact unit. If the BIS C-650 adapter is attached instead of the BIS C-65\_ read/write head, two read/write heads may be cable connected. If the BIS C-670 adapter is attached, one read/write head may be cable connected.

The **BIS C-6022** processor has a metal housing. Connection is made through round connectors. Two read/write heads can be cable connected to the BIS C-6022 processor.

Series BIS C-60\_2 processors have in addition a digital input. The input has various functions depending on the configuration (see Parametering).

Whether the compact version of the processor with integrated read/write head makes sense or whether the external solution is preferred depends primarily on the spatial arrangement of the components. There are no functional limitations. All read/write heads are suitable for both static and dynamic reading. Distance and relative velocity are based on which Data carrier is selected. Additional information on the read/write heads in series BIS C-65\_ and series BIS C-3\_ \_ including all the possible Data carrier/read-write head combinations can be found in the manuals for the respective read/write heads.

The system components are electrically supplied by the processor. The Data carrier represents a free-standing unit and needs no line-carried power. It receives its energy from the read/write head. The latter constantly sends out a carrier signal which supplies the code head as soon as the required distance between the two is reached. The read/write operation takes place during this phase. Reading and writing may be dynamic or static.

## BIS C-60\_2 Processor

### Basic knowledge for application

#### Control Function

The processor writes data from the host system to the Data carrier or reads data from the tag through the read/write head and prepares it for the host system. Host systems may include:

- a host computer (e.g. industrial PC) or
- a programmable logic controller (PLC)

#### Data checking

When sending data between the read/write head and the Data carrier a procedure is required for recognizing whether the data were correctly read or written.

The processor is supplied with standard Balluff procedure of double reading and comparing. In addition to this procedure a second alternative is available: CRC\_16 data checking.

Here a test code is written to the Data carrier, allowing data to be checked for validity at any time or location.

Advantages of CRC_16	Advantages of double reading
Data checking even during the non-active phase (CT outside read/write head zone).	No bytes on the data carrier need to be reserved for storing a check code.
Shorter read times since each page is read only once.	Shorter write times since no CRC needs to be written.

Since both variations have their advantages depending on the application, the user is free to select which method of data checking he wishes to use (see Parametering on 126).



It is not permitted to operate the system using both check procedures!

## BUS interface PROFIBUS-DP

#### PROFIBUS-DP

Communication between the BIS C-60\_2 processor and the host system is via PROFIBUS-DP.

The PROFIBUS-DP system consists of the components:

- the bus master and
- the bus modules/slaves (here the BIS C-60\_2 processor).



#### Important hints for use with PLC:

In some control systems the PROFIBUS-DP data area is not synchronously transmitted with the updating of the input/output content. If more than 2 bytes of data are sent, a mechanism must be used which guarantees that the data in the PLC and the data in the BIS C are always identical!

#### 1st alternative: Synchronous data transmission as a setting on the Master

In this method the bus Master ensures that all the data necessary for the respective Slave are always sent contiguously. There is usually a special software function in the PLC which likewise controls access between the PLC and bus Master so that data are always sent contiguously.

#### 2nd alternative: Set 2nd bit header

Data exchange between PLC and BIS is controlled by the so-called bit header. This is always the first byte of the respective read/write head in the data buffer. This bit header exists both in the input range (data from BIS to the PLC) and in the output range (data from the PLC to the BIS). If this bit header is also sent as the last byte, a comparison of these two bytes can be used to guarantee the consistency of the transmitted data.

In this method the PLC cycle is unaffected nor is the bus access time changed. All that is required is that a byte in the data buffer be used for the 2nd bit header instead of for user data.


**This 2nd alternative is the Balluff recommended setting (factory default).**

### BUS interface PROFIBUS-DP

**Unit's Master Data** For the correct parametering of the bus master as per type, a diskette, containing the unit's master data in the form of a GSD file is included with the BIS C-60\_2 processor.

**Station Address** The Processor BIS C-60\_2 is delivered with the station address 126. This has to be set individually before using in a bus system. See information on ¶ 12.

**Input/Output Buffer** An input buffer and an output buffer are used for the data exchange with the control system. The size of these buffers has to be configured via the master.

 The possible settings are entered in the GSD file (and Type file). A minimum of 4 and a maximum of 128 bytes can be accommodated. However, it must be an even number.

**Parametering Bytes** Besides, in the case of the BIS C-60\_2 processor, there are 6 further bytes (User-Parameter Bytes) which have to be set while parametering. The significance of the 6 bytes for parametering is described starting from ¶ 25.


 The preset is stored in the GSD file.

### BUS interface PROFIBUS-DP


**Station Address setting** The station address under which the unit is accessed on the bus can be assigned through the slide switch S1. Each address shall be assigned only once.

The slide switch S1 is binary coded. The setting of the station address is carried out according to the scheme shown in the table. Switch position: no = left, yes = right.

The address 85 is set in the following figure.



Slide switch S1 (with cover removed)



Station Address	Slide switch S1						
	7	6	5	4	3	2	1
	2 <sup>6</sup>	2 <sup>5</sup>	2 <sup>4</sup>	2 <sup>3</sup>	2 <sup>2</sup>	2 <sup>1</sup>	2 <sup>0</sup>
0	not allowed						
1	no	no	no	no	no	no	yes
2	no	no	no	no	no	yes	no
3	no	no	no	no	no	yes	yes
4	no	no	no	no	yes	no	no
5	no	no	no	no	yes	no	yes
...							
85	yes	no	yes	no	yes	no	yes
...							
123	yes	yes	yes	yes	no	yes	yes
124	yes	yes	yes	yes	yes	no	no
125	yes	yes	yes	yes	yes	no	yes
126	yes	yes	yes	yes	yes	yes	no
127	not allowed						


To open the cover of the processor, see ¶ 58 for BIS C-6002 or ¶ 76 for BIS C-6022.

### Compatibility with BIS C-6\_2 processor


**Setting compatibility** Slide switch S1 is used to set compatibility with the BIS C-602 and BIS C-622 processors.



If the BIS C-60\_2 processor is set to be compatible with the BIS C-602 or BIS C-622, all settings for data exchange must be made as described in the sections on parametering, function description, protocol sequence and LED display in the user's manual for the BIS C-6\_2 processor! This user's manual can be mailed on request, or you may download it from the Internet at [www.balluff.de](http://www.balluff.de).



Slide switch S1  
(with cover removed)



Slide switch S1	
8	compatible with
yes	BIS C-6_2
no	BIS C-60_2

Key: no = switch left  
yes = switch right

In the illustration compatibility with the BIS C-6\_2 is **not** set.

To open the cover of the BIS C-6002 processor, see ¶ 58, and for BIS C-6022 see ¶ 76.

### Function Description Communication with the processor

**Basic Procedure**

Communication between the host system and the processor takes place using a fixed protocol sequence. Data integrity from the control to the processor and vice-versa is indicated by a control bit. This bit is used to implement a handshake between the control and the processor.

Following is a simplified representation of the sequence of a job sent from the control to the processor:

1. The control sends a command designator to the processor together with the associated command parameters and sets a bit (AV bit). This bit indicates to the processor that the transmitted data are valid and that the job is now beginning.
2. The processor takes the job and sets a bit (AA bit), which indicates this to the control.
3. If an additional exchange of data between the control and the processor is required to carry out the job, each uses a bit (TI bit and TO bit) to indicate that the control / processor is now ready for additional data exchange or has accepted the received data.
4. Once the processor has carried out the job correctly, it sets a bit (AE bit).
5. Once the control has accepted all the important data, it indicates this to the processor by resetting the bit that was set at the beginning (AV bit).
6. The processor now in turn sets all the control bits that were set during the sequence (AA bit, AE bit) and is ready for the next job.

Please see also  
¶ 29...35 and the  
examples on  
¶ 36...53.

### Function Description Input and Output Buffers

#### Input and Output Buffers

In order to transmit commands and data between the BIS C-60\_2 and the host system, the latter must prepare two fields. These two fields are:

- **the output buffer**  
for the control commands which are sent **to** the BIS Identification System and for the data to be written.
- **the input buffer**  
for the data to be read and for the designators and error codes which come **from** the BIS Identification System.

The possible setting values are stored in the GSD file.

The buffer size can be selected between 4 and 128 bytes in steps of 2 bytes. This must be given by the master during parametering. The total buffer size is divided into 2 ranges:

Buffer range 1 for Read/Write Head 1; size is specified in parameter byte 6.  
Buffer range 2 for Read/Write Head 2; size = total buffer size - buffer size of Read/Write Head 1. See ¶ 16 for example.



If a buffer size of less than 6 bytes (8 bytes with double bit header) is set for a read/write head, a read/write request can be carried out without specifying the start address and the number of bytes. Automatic reading for Codetag-Present (see ¶ 130) remains active. This permits fast reading of small data quantities without placing an unnecessary load on the bus.

Buffer size - 1 = number of bytes read without double bit header;  
Buffer size - 2 = number of bytes read with double bit header.

Please note the basic procedure on ¶ 14 and 29...35 and the examples on pages ¶ 36...53.

### Function Description Input and Output Buffers


#### Input and Output Buffers (continued)

**Example:** The 82 bytes for the total buffer need to be distributed. An input/output buffer of 46 bytes is assigned to Read/Write Head 1. This results in an input/output buffer of 36 bytes for Read/Write Head 2.

**Procedure:** The buffer size for Read/Write Head 1 is set to 46 bytes. This means using the parameter byte 6 to enter Hex value 2E (corresponds to 46 decimal), which corresponds to binary 00101110.

**PLC Organisation:** The buffer range starts at input byte IB 32 and output byte OB 32.

**Result:**



Note that these buffers can be in two different sequences depending on the type of control.

The following description is based on sequence 1!

Sequence 1	Sequence 2
Subaddress 00	Subaddress 01
01	00
02	03
03	02
04	05
05	04
06	07
07	06

Please note the basic procedure on ¶ 14 and 29...35 and the examples on pages ¶ 36...53.



**Function Description**  
**Output buffer, configuration and explanation**

**Configuration of the output buffer for one (1) read/write head**

The last byte can be arranged as a 2nd bit header through parametering (default).

Subaddress	Bit No.	7	6	5	4	3	2	1	0	Bit Name
00 <sup>Hex</sup> = Bit Header	CT	TI			HD		GR		AV	
01 <sup>Hex</sup>	Command Designator				or Data					
02 <sup>Hex</sup>	Start Address (Low Byte) or Program No.				or Data					
03 <sup>Hex</sup>	Start Address (High Byte)				or Data					
04 <sup>Hex</sup>	No. of Bytes (Low Byte)				or Data					
05 <sup>Hex</sup>	No. of Bytes (High Byte)				or Data					
06 <sup>Hex</sup>	Data									
...	Data									
Last Byte	2nd Bit Header (as above)				or Data					

**Description of Output Buffer**

Sub-address	Bit Name	Meaning	Function Description
00 <sup>Hex</sup> Bit Header	CT	Data carrier type	Select Data carrier type: for Data carrier type: 0 32 Byte block size B1S C-1_-02, -03, -04, -05 1 64 Byte block size B1S C-1_-10, -11, -30
		Toggle-Bit In	Shows during a read action that the controller is ready for additional data.
	HD	Head select	for Head 1 for Head 2 0 Select Head 1.1 Select Head 2.1 1 Select Head 1.2 Select Head 2.2 (only in conjunction with Adapter 655)

Please note the basic procedure on ¶¶ 14 and 29...35 and the examples on pages ¶¶ 36...53.

(continued next ¶)

**Function Description**  
**Output buffer, configuration and explanation**

**Description of Output Buffer**  
 (continued)

Sub-address	Bit Name	Meaning	Function Description
00 <sup>Hex</sup> Bit Header	GR	Ground state	Causes the B1S system to go to the ground state for the respective read/write head. Any pending command is cancelled.
	AV	Command	Signals the identification system that a command for the respective read/write head is present.

Sub-address	Meaning	Function Description
01 <sup>Hex</sup>	Command designator	
	00 <sup>Hex</sup>	No command present
	01 <sup>Hex</sup>	Read Data carrier
	02 <sup>Hex</sup>	Write to Data carrier
	06 <sup>Hex</sup>	Store program in the EEPROM for the Mixed Data Access function
	07 <sup>Hex</sup>	Store the start address for the Auto-Read function in the EEPROM
	11 <sup>Hex</sup>	Copying from Head 1 to Head 2
	12 <sup>Hex</sup>	Initialize the CRC_16 data check
	21 <sup>Hex</sup>	Read for Mixed Data Access function (corresponding to the program stored in the EEPROM)
	22 <sup>Hex</sup>	Write for Mixed Data Access function (corresponding to the program stored in the EEPROM)
	or	Data
or	Program data	for writing to the EEPROM.

Please note the basic procedure on ¶¶ 14 and 29...35 and the examples on pages ¶¶ 36...53.

(continued next ¶)

**Function Description**  
**Output buffer, configuration and explanation**

**Description of Output Buffer**  
 (continued)

Sub-address	Meaning	Function Description
<b>02<sub>Hex</sub></b>	Start address (Low Byte)	Address at which reading from or writing to the Data carrier begins. (The Low Byte includes the address range from 0 to 255).
	or Start address (Low Byte)	Address for the Auto-Read function, starting at which the code tag is to be read. The value is stored in the EEPROM. (The Low Byte covers the address range from 0 to 255).
	or Program No.	Number of the program to be stored in the EEPROM in conjunction with command ID <b>06<sub>Hex</sub></b> for Mixed Data Access function (values between <b>01<sub>Hex</sub></b> and <b>0A<sub>Hex</sub></b> are allowed!).
	or Program No.	Number of the program stored in the EEPROM for read or write operations in conjunction with command ID <b>21<sub>Hex</sub></b> or <b>22<sub>Hex</sub></b> for the Mixed Data Access function.
	or Data	for writing to the Data carrier
<b>03<sub>Hex</sub> Byte</b>	Start address (High Byte)	Address for reading from or writing to the Data carrier (the High is additionally used for the address range from 256 to 8,191).
	or Start address (High Byte)	Address for the Auto-Read function, starting at which the code tag is to be read. The value is stored in the EEPROM (the High Byte is also required for the address range from 256 to 8,191).
	or Data	for writing to the Data carrier
	or Program data	for writing to the EEPROM.

Please note the basic procedure on pages 14 and 29...35 and the examples on pages 36...53.

(continued next page)

**Function Description**  
**Output buffer, configuration and explanation**

**Description of Output Buffer**  
 (continued)

Sub-address	Meaning	Function Description
<b>04<sub>Hex</sub></b>	No. of bytes (Low Byte)	Number of bytes to read or write beginning with the start address (the Low Byte includes from 1 to 256 bytes).
	or Data	for writing to the Data carrier
	or Program data	for writing to the EEPROM.
<b>05<sub>Hex</sub></b>	No. of bytes (High Byte)	Number of bytes to read or write beginning with the start address (the High Byte is additionally used for the range between 257 and 8,192 bytes).
	or Data	for writing to the Data carrier
	or Program data	for writing to the EEPROM.
<b>06<sub>Hex</sub></b>	Data	for writing to the Data carrier
	or Program data	for writing to the EEPROM.
...	Data	for writing to the Data carrier
	or: Program data	for writing to the EEPROM.
<b>Last byte</b>		
	2nd Bit header	The data are valid if the 1st and 2nd bit header are identical.
	or Data	for writing to the Data carrier
	or Program data	for writing to the EEPROM.

Please note the basic procedure on pages 14 and 29...35 and the examples on pages 36...53.

### Function Description Input buffer, configuration and explanation

**Configuration of the input buffer for one (1) read/write head**

The last byte can be arranged as a 2nd bit header through parametering (default).

Subaddress \ Bit No.	7	6	5	4	3	2	1	0	Bit Name	
00 <sub>Hex</sub> = Bit Header	BB	HF	TO	IN/KN	AF	AE	AA	CP		
01 <sub>Hex</sub>	Error Code			or					Data	
02 <sub>Hex</sub>	Data									
03 <sub>Hex</sub>	Data									
04 <sub>Hex</sub>	Data									
05 <sub>Hex</sub>	Data									
06 <sub>Hex</sub>	Data									
...	Data									
Last byte	2nd Bit Header (as above)			or				Data		

**Description of Input Buffer**

Sub-address	Bit Name	Meaning	Function Description
00 <sub>Hex</sub>	BB	Ready	The BIS Identification System is in the Ready state.
Bit Header	HF	Head Error	Cable break from read/write head or no read/write head connected.
	TO	Toggle-Bit Out	for read: BIS has new/additional data ready. for write: BIS is ready to accept new/additional data.
	(continued on next page)		

Please note the basic procedure on pages 14 and 29...35 and the examples on pages 36...53.

### Function Description Input buffer, configuration and explanation

**Description of Input Buffer (continued)**

Sub-address	Bit Name	Meaning	Function Description
00 <sub>Hex</sub>	(continued)		
Bit Header	IN/KN		Use the same bit in the bit header. Either IN or KN may be displayed. Therefore select either Parameter 4th byte, bit 7 = 1 or Parameter 4th byte, bit 6 = 1. (see page 27)
	IN	Input	If the parameter is 4th byte, bit 7 = 1 and 4th byte, bit 6 = 0, this bit indicates the status of the input.
	KN	Head No.	If the parameter is 4th byte, bit 6 = 1 and 4th byte, bit 7 = 0, this bit indicates the selected head.
	AF	Command Error	The command was incorrectly processed or aborted.
	AE	Command end	The command was finished without error.
	AA	Command start	The command was recognized and started.
	CP	Codetag Present	Data carrier present within the active zone of the read/write head.

In addition to the CP bit, the output signal **CT-Present** is available. This allows you to process the presence of a Data carrier directly as a hardware signal.

Sub-address	Meaning	Function Description
01 <sub>Hex</sub>	Error code	Error number is entered if command was incorrectly processed or aborted. Only valid with AF bit!
00 <sub>Hex</sub>	No error.	
01 <sub>Hex</sub>	Reading or writing not possible because no Data carrier is present in the active zone of a read/write head.	
(continued on next page)		

Please note the basic procedure on pages 14 and 29...35 and the examples on pages 36...53.

**Function Description**  
**Input buffer, configuration and explanation**

**Description of Input Buffer**  
 (continued)

Sub-address	Meaning	Function Description
<b>01<sub>Hex</sub></b>	Error code (continued)	
<b>02<sub>Hex</sub></b>	Read error.	
<b>03<sub>Hex</sub></b>	Data carrier was removed from the active zone of the read/write head while it was being read.	
<b>04<sub>Hex</sub></b>	Write error.	
<b>05<sub>Hex</sub></b>	Data carrier was removed from the active zone of the read/write head while it was being written.	
<b>07<sub>Hex</sub></b>	or	AV bit is set but the command designator is missing or invalid.
<b>09<sub>Hex</sub></b>		Number of bytes is 00 <sub>Hex</sub> . Cable break to select read/write head, or head not connected.
<b>0C<sub>Hex</sub></b>	The EEPROM cannot be read/programmed.	
<b>0D<sub>Hex</sub></b>	Faulty communication with the Data carrier. <b>Note:</b> Verify installation criteria or distance between data carrier and read/write head.	
<b>0E<sub>Hex</sub></b>	The CRC of the read data does not coincide with the CRC of the Data carrier.	
<b>0F<sub>Hex</sub></b>	Contents of the 1st and 2nd bit header (1st and last bytes) of the output buffers are not identical (2nd bit header must be served).	
<b>11<sub>Hex</sub></b>	Invoking a function that is not possible, since the processor is in "compatible with BIS C-6_2" mode.	
<b>12<sub>Hex</sub></b>	Copying is not possible, since a command is already started on Head 2.	
or:	Data	Data which was read from the Data carrier.

Please note the basic procedure on pages 14 and 29...35 and the examples on pages 36...53.

(continued on next page)

**Function Description**  
**Input buffer, configuration and explanation**

**Description of Input Buffer**  
 (continued)

Sub-address	Meaning	Function Description
<b>02<sub>Hex</sub></b>	Data	Data which was read from the Data carrier.
...	Data	Data which was read from the Data carrier.
<b>Last byte</b>		
	2nd Bit header	The data are valid if the 1st and 2nd bit headers are in agreement.
or	Data	Data which was read from the Data carrier.

Please note the basic procedure on pages 14 and 29...35 and the examples on pages 36...53.

### Function Description Paramentering the BIS C-60\_2 processor

**Parameters, Overview**


There are 6 user parameter bytes stored on the Profibus master that can be used to activate and deactivate various functions. Setting is done directly by linking a device to the Profibus master. The parameter default settings are stored in the GSD file.

- **CRC\_16 data check:**  
If this function is activated, the correctness of the read or written data is ensured by a CRC\_16 data check (see ¶ 9).
- **Simultaneous data transmission for both read/write heads:**  
With simultaneous data transmission shorter read/write times can be achieved depending on the amount of data to be read/written and the type of controller.
- **Dynamic operation on read/write head 1 or 2:**  
If dynamic operation is parametered, a read/write job can be sent even though there is no Data carrier in the active zone of the head. As soon as a Data carrier passes by the head, the command is immediately carried out.
- **"Auto-Read" for read/write head 1 or 2:**  
If this function is activated, the processor reads out the first (max. 31) bytes from the Data carrier starting at a defined start address as soon as the tag enters the active zone of the read/write head. The start address must first have been stored in the processor's EEPROM with the command ID 07<sub>Hex</sub>.
- **2nd bit header at end of in- and output buffer:**  
The 2nd bit header (factory setting) prevents data from being accepted by the bus as long as it is not fully updated.
- **Display state of the digital input in the bit header of the input buffer:**  
If this function is activated, the IN-bit displays the state of the digital input of the processor: IN = 0 → digital input low; IN = 1 → digital input high
- **Reset BIS C-60\_2 processor through the digital input:**  
If this function is activated, the processor is reset when the digital input is set to high.

Please note the basic procedure on ¶¶ 14 and 29...35 and the examples on pages ¶¶ 36...53.

### Function Description Paramentering, Paramentering Bytes

**Paramentering Bytes**  
User-Parameter Bytes

 For parametering all 6 bytes must always be transferred in Hex. Only the bits mentioned may be changed. No guaranty will be given for the proper functioning of the BIS C-60\_2 if any of the other bits are changed.

The default values (factory setting) for the 6 bytes are:

	1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte
Hex	00	80	00	82	00	02
Binary	00000000	10000000	00000000	10000010	00000000	00000010
		bit 4 bit 5		bit 6 bit 7 bit 8	bit 4 bit 5 bit 8	bit 1...8

These are used for configuration:

Having the following functions:

- The bits which serve for parametering have the following functions:
- 1st byte, bit 5** Activate CRC\_16 data checking
  - 2nd byte, bit 5** Dynamic mode on read/write head 1 (for effects on read/write times, see ¶¶ 54/55)
  - 2nd byte, bit 4** Activate Auto-Read function starting at specified address after CT-Present for Head 1 (the number of bytes read depends on the selected buffer size minus bit headers for Head 1)
  - 4th byte, bit 8** Arrange a 2nd bit header at the end of the input and output buffers

Bit state: 0 = no  
1 = yes



If this function is selected, then the minimum size of both buffers is 4 words (8 bytes) each.  
Please note the basic procedure on ¶¶ 14 and 29...35 and the examples on pages ¶¶ 36...53.

## Function Description Parameterizing, Parameterizing Bytes

### Parameterizing Bytes User-Parameter Bytes (continued)

**4th byte, bit 7** Display state of the digital input in the bit header of the input buffers:  
0 = no Input is Low: "IN" in the bit header of the input buffers = 0.  
1 = yes Input is High: "IN" in the bit header of the input buffers = 1.

**Important:** „KN“ and „IN“ use the same bit in the bit header.  
If the BIS C-655 adapter is connected for 2 x 2 heads, you must select 0 = no.

**4th byte, bit 6** Select read/write adapter 2 Head/4 Head connection  
0 = no Select this setting if no more than 2 read/write heads can be connected.  
Standard configuration.  
1 = yes Select this setting if the processor is being operated using the  
BIS C-655 read head adapter and 2 x 2 heads.

**Important:** If **4th byte, bit 6** is set to 1 = yes, the setting **4th byte, bit 7** must be set to 0 = no.

**4th byte, bit 2** Reset the BIS C-60\_2 processor through the digital input:  
0 = no Input is Low: Do not reset.  
1 = yes Input is High: Reset.

**5th byte, bit 8** Activate simultaneous data transmission **for both read/write heads**

**5th byte, bit 5** Dynamic mode on read/write head 2  
(for effects on read/write times, see ¶ 54/55)

**5th byte, bit 4** Activate Auto-Read function for Head 2 starting at specified address  
after CT-Present (the number of bytes read depends on the selected  
buffer size minus bit headers for Head 2)

**6th byte, bit 1...8** No. of bytes in input and output buffer which shall be used for  
read/write head 1, see example on ¶ 16

Bit state: 0 = no  
1 = yes

## Function Description Parameterizing, Parameterizing Bytes

### Parameterizing Bytes User-Parameter Bytes (continued)

The specification for the input and output buffer on the Master applies to both read/write heads, i.e. this buffer must be divided for both heads. The specification is done in Hex format and must be in a range between 02<sub>Hex</sub> and 80<sub>Hex</sub> (128 dec.).



If only one read/write head (Head 1) will be used, you may enter the same value here as for the total buffer size. An entry of less than 2 bytes results in an undefined state.

Please note the basic procedure on ¶ 14 and 29...35 and the examples on pages ¶ 36...53.

## Function Description

### Processing data carriers

**Reading and writing** To carry out a read or write job, the Data carrier must be located in the active zone of the read/write head.

A read/write job has the following sequence (see examples on 17 38ff):

1. The host sends to the output buffer:
  - the command designator to subaddress 01<sub>Hex</sub>,
  - the start address for reading or writing to subaddress 02<sub>Hex</sub>/03<sub>Hex</sub>,
  - the number of bytes for reading or writing to subaddress 04<sub>Hex</sub>/05<sub>Hex</sub>,
  - the CT bit in the bit header according to the Data carrier type (block size),
  - and sets the AV bit in the bit header to high.
2. The processor:
  - takes the request (AA bit in the bit header of the input buffer to high),
  - begins to transport the data;
    - read = from data carrier to input buffer,
    - write = from output buffer to data carrier.
  - Larger data quantities are sent in blocks  
(block size with 2nd bit header = buffer size - 2),  
(block size without 2nd bit header = buffer size - 1).
  - The toggle bits in the two bit headers are used as a kind of handshaking between the host and the BIS C-60\_2 processor.
3. The processor has processed the command correctly (AE bit in the bit header of the input buffer). If an error occurred during execution of the command, an error number will be written to subaddress 01<sub>Hex</sub> of the input buffer and the AF bit in the bit header of the input buffer will be set.

## Function Description

### Processing data carriers

**Codetag Present** As soon as the data carrier enters the active one of the read/write head, the processor indicates this by setting the CP bit (Codetag Present).



To accelerate the reading of small amounts of data, the ID system makes the first bytes of the data carrier available in the input buffer of the respective read/write head as soon as the tag is detected (30 bytes with 2nd bit header, 31 bytes without 2nd bit header, or less if the buffer size has been set smaller).

The data are only valid after the rising edge of the CP bit in the bit header of the input buffer. They remain valid until the falling edge of the CP bit, or until the controller issues a new job.

**Special characteristics** To adjust the read/write functions to the numerous possible applications, a few unique features have been implemented that the user can select and set when parametering or programming the processor. These are as follows:

**Auto-Read** If the Auto-Read function is activated, the data are read as soon as a data carrier is recognized. No command from the controller is required. Since there is an in- and output buffer for each read/write head, the start address must be specified for each head using the command designator 07<sub>Hex</sub>. The start addresses may be different. The number of bytes read is determined by the selected size of the input buffer, which is distributed over both heads when 2 are used.

This distinguishes the Auto-Read function from the standard setting for automatic reading, which always starts at Address 0 and includes a maximum number of 30 bytes with 2nd bit header or 31 bytes without 2nd bit header (or less if the buffer size has been set smaller).

## Function Description

### Processing data carriers

#### Reading and writing in dynamic mode

In normal operation a read/write job is rejected by the BIS C-60\_2 processor by setting the AF bit and an error number if there is no data carrier in the active zone of the read/write head. If dynamic mode is configured, the processor accepts the read/write job and stores it. When a data carrier is recognized, the stored job is carried out.

#### Reading and writing with simultaneous data transmission

**Reading without simultaneous data transmission:** In the case of a read job the processor first reads out all requested data from the data carrier after receiving the start address and the desired number of bytes, and then sets the AE bit. Then the data read from the data carrier are written to the input buffer. In the case of larger data amounts this is done in blocks, controlled by the handshake with the toggle bits as described on ¶ 29.

**Reading with simultaneous data transmission:** In the case of a read job the processor begins by transmitting the data into the input buffer as soon as the first 30 bytes (with 2nd bit header, or 31 bytes without 2nd bit header, or less if the buffer size was set smaller) have been read from the data carrier beginning with the start address, and indicates this by inverting the TO bit. As soon as the controller inverts the TI bit, the processor sends the data, which have in the meantime been read, to the input buffer. This is repeated until the processor has read out all the desired data from the data carrier. Now the processor sets the AE bit and outputs the remaining data on the input buffer.

**Writing without simultaneous data transmission:** In the case of a write job the processor waits until it has received all the data that need to be written from the controller. Only then are the data written to the data carrier as described on ¶ 29.

**Writing with simultaneous data transmission:** In the case of a write job the processor begins to write the data to the data carrier as soon as it has received the first data to be written from the controller's output buffer. Once all the data have been written to the data carrier, the AE bit is set.

## Function Description

### Processing data carriers

#### Mixed Data Access

Small read/write programs can be stored in the BIS C-60\_2 processor's EEPROM.

The Mixed Data Access function is useful when the required information is stored on the data carrier at various addresses. This function makes it possible to read out this "mixed", i.e. non-contiguously stored data from the data carrier in a single procedure and using just one command.

Up to 10 programs with up to 25 instructions can be stored. Each program instruction contains a "start address" and a "number of bytes" specification. The amount of data for reading may not exceed 2 kB.

#### Storing a program:

The command identifier 06<sub>Hex</sub> is used to send the read/write program to the BIS C-60\_2 processor. One program per command can be stored. All 25 program records plus an additional 2 bytes with FF<sub>Hex</sub>FF<sub>Hex</sub> as a terminator must always be sent. This means a total of **104 bytes** of information per program must be sent (including the command identifier and program number).



The individual program records must all be contiguous. They must be sent one after the other and be terminated with 2 bytes FF<sub>Hex</sub>FF<sub>Hex</sub> as a terminator. It is recommended that the remaining, unused memory sector be filled with FF<sub>Hex</sub>FF<sub>Hex</sub>.

If an address range is selected twice, the data will also be output twice.



## Function Description

### Processing data carriers

#### Mixed Data Access (cont.)

The following shows the structure of a program:

Program structure	Subaddress	Value	Range
Command designator	01 <sub>Hex</sub>	06 <sub>Hex</sub>	
1. Program record			
Program number	02 <sub>Hex</sub>	01 <sub>Hex</sub>	01 <sub>Hex</sub> to 0A <sub>Hex</sub>
1st data record:			
Start address Low Byte	03 <sub>Hex</sub>		
Start address High Byte	04 <sub>Hex</sub>		
Number of bytes Low Byte	05 <sub>Hex</sub>		
Number of bytes High Byte	06 <sub>Hex</sub>		
2nd data record:			
...			
25th data record:			
Start address Low Byte	03 <sub>Hex</sub>		
Start address High Byte	04 <sub>Hex</sub>		
Number of bytes Low Byte	05 <sub>Hex</sub>		
Number of bytes High Byte	06 <sub>Hex</sub>		
Terminator	FF <sub>Hex</sub> FF <sub>Hex</sub>		

To store a second program, repeat this process.

The procedure for writing these settings to the EEPROM is described in the 10th example on ¶ 48...50.

Replacing the EEPROM is described on ¶ 69 for BIS C-6002 and on ¶ 81 for BIS C-6022.

## Function Description

### Processing data carriers

#### Read from data carrier, with program Mixed Data Access

The command identifier 21<sub>Hex</sub> can be used to read out the program records stored in the program from the data carrier. The user must document exactly which data are to be read from where and with what number of bytes for the respective program (see example 11 on ¶ 51).

#### Write to data carrier, with program Mixed Data Access

The command identifier 22<sub>Hex</sub> can be used to write the program records stored in the program to the data carrier. The user must document exactly which data are to be written from where and with what number of bytes for the respective program (see example 12 on ¶ 52).

#### Copying from Head 1 to Head 2

For a copy command there must be a data carrier in front of both read/write heads (even if dynamic mode is configured). Simultaneous data transmission is used to read (even if simultaneous data transmission is not configured). The total process is controlled with the bit header(s) for Head 1. The start address and number of bytes applies both to reading at Head 1 and to writing at Head 2. The copy command is in principle the same as reading with simultaneous data transmission. In addition, the data which are placed in the input buffer are written at the same time to the data carrier at Head 2.

The AE bit is not set until the write procedure at Head 2 has finished successfully. If the GR bit is set during a started copy command, both read/write heads are placed in the base state and the pending job is aborted (see example 8 on ¶ 45).

### Function Description Processing data carriers

#### CRC initialization

To be able to use the CRC check, the data carrier must first be initialized with the command identifier 12<sub>Hex</sub> (see ¶ 36). The CRC initialization is used like a normal write job. The latter is rejected (with an error message) if the processor recognizes that the data carrier does not contain the correct CRC. Data carriers as shipped from the factory (all data are 0) can immediately be programmed with a CRC check.

If CRC\_16 data checking is activated, a special error message is output to the interface whenever a CRC error is detected.

If the error message is not caused by a failed write request, it may be assumed that one or more memory cells on the data carrier is defective. That data carrier must then be replaced.

If the CRC error is however due to a failed write request, you must reinitialize the data carrier in order to continue using it.

The checksum is written to the data carrier as a 2-byte wide datum. Two bytes per page are 'lost', i.e., the page size becomes 30 bytes or 62 bytes depending on data carrier type (setup of page size see ¶ 17). This means that the actual usable number of bytes is reduced:

Data carrier type	Usable bytes
128 bytes	= 120 bytes
256 bytes	= 240 bytes
511 bytes *)	= 450 bytes
1023 bytes *)	= 930 bytes
2047 bytes *)	= 1922 bytes
2048 bytes	= 1984 bytes
8192 bytes	= 7936 bytes

\*) The last data carrier page for these EEPROM-based data carriers is not available.

### Function Description Examples for protocol sequence

#### Example No. 1

For configuring with double bit header and 8-byte buffer size!

#### Initializing the Data carrier for the CRC\_16 data checking

The processing of this command is similar to a write command. Start address and number of bytes have to correspond to the maximum number of data to be used. In this example the complete memory range of a Data carrier with 128 bytes shall be used (BIS C-1\_ \_03/L with 32 byte block size). Because 2 bytes are used for the CRC only 120 bytes can be used as data bytes, hence: start address = 0, number of bytes = 120.

#### Host:

1.) Process subaddresses of the output buffer in the order shown:

01 <sub>Hex</sub>	Command designator 12 <sub>Hex</sub>
02 <sub>Hex</sub>	Start address 00 <sub>Hex</sub>
03 <sub>Hex</sub>	Start address 00 <sub>Hex</sub>
04 <sub>Hex</sub>	No. of bytes 78 <sub>Hex</sub>
05 <sub>Hex</sub>	No. of bytes 00 <sub>Hex</sub>
00 <sub>Hex</sub> /07 <sub>Hex</sub>	Set AV-Bit, CT-Bit to 0

3.) Process subaddresses of the output buffer:

01...06 <sub>Hex</sub>	Enter first 6 bytes of data
00 <sub>Hex</sub> /07 <sub>Hex</sub>	Invert TI-Bit

5.) Process subaddresses of the output buffer:

01...06 <sub>Hex</sub>	Enter the second 6 data bytes
00 <sub>Hex</sub> /07 <sub>Hex</sub>	Invert TI-Bit

#### BIS C-60\_2 Identification System:

2.) Process subaddresses of the input buffer in the order shown:

00 <sub>Hex</sub> /07 <sub>Hex</sub>	Set AA-Bit, invert TO-Bit
--------------------------------------	---------------------------

4.) Process subaddresses of the output buffer:

01...06 <sub>Hex</sub>	Copy first 6 data bytes
	Process subaddress of the input buffer:
00 <sub>Hex</sub> /07 <sub>Hex</sub>	Invert TO-Bit

6.) Process subaddresses of the output buffer:

01...06 <sub>Hex</sub>	Copy second 6 data bytes
	Process subaddress of the input buffer:
00 <sub>Hex</sub> /07 <sub>Hex</sub>	Invert TO-Bit

...To be continued until the complete memory range is written. See next ¶.

**Function Description**  
**Examples for protocol sequence**

**Example No. 1**  
(continued)

For configuring with double bit header and 8-byte buffer size!

**Host:**

7.) Process subaddresses of the output buffer:

01...06 <sub>Hex</sub>	Enter the remaining data byte
00 <sub>Hex</sub> /07 <sub>Hex</sub>	Invert TI-Bit

9.) Process subaddresses of the output buffer:

00 <sub>Hex</sub> /07 <sub>Hex</sub>	Reset AV-Bit
--------------------------------------	--------------

**BIS C-60\_2 Identification System:**

8.) Process subaddresses of the output buffer:

01...06 <sub>Hex</sub>	Copy the remaining data byte
Process subaddress of the input buffer:	
00 <sub>Hex</sub> /07 <sub>Hex</sub>	Set AE-Bit

10.) Process subaddresses of the input buffer:

00 <sub>Hex</sub> /07 <sub>Hex</sub>	Reset AA-Bit and AE-Bit
--------------------------------------	-------------------------

**Function Description**  
**Examples for protocol sequence**

**Example No. 2**

For configuring with double bit header and 8-byte buffer size!

**Read 17 bytes starting at data carrier address 10** (Data carrier type with 32 byte block size):

**Host:**

1.) Process subaddresses of the output buffer in the order shown:

01 <sub>Hex</sub>	Command designator 01 <sub>Hex</sub>
02 <sub>Hex</sub>	Start address Low Byte 0A <sub>Hex</sub>
03 <sub>Hex</sub>	Start address High Byte 00 <sub>Hex</sub>
04 <sub>Hex</sub>	No. of bytes Low Byte 11 <sub>Hex</sub>
05 <sub>Hex</sub>	No. of bytes High Byte 00 <sub>Hex</sub>
00 <sub>Hex</sub> /07 <sub>Hex</sub>	CT-Bit to 0 (32 Byte block size), set AV-Bit

3.) Process subaddresses of the input buffer:

01...06 <sub>Hex</sub>	Copy first 6 data bytes
Process subaddress of the output buffer:	
00 <sub>Hex</sub> /07 <sub>Hex</sub>	Invert TI-Bit

5.) Process subaddresses of the input buffer:

01...06 <sub>Hex</sub>	Copy second 6 data bytes
Process subaddress of the output buffer:	
00 <sub>Hex</sub> /07 <sub>Hex</sub>	Invert TI-Bit

7.) Process subaddresses of the input buffer:

01...05 <sub>Hex</sub>	Copy the remaining 5 data bytes
Process subaddress of the output buffer:	
00 <sub>Hex</sub> /07 <sub>Hex</sub>	Reset AV-Bit

**BIS C-60\_2 Identification System:**

2.) Process subaddresses of the input buffer in the order shown:

00 <sub>Hex</sub> /07 <sub>Hex</sub>	Set AA-Bit
01...06 <sub>Hex</sub>	Enter first 6 bytes of data
00 <sub>Hex</sub> /07 <sub>Hex</sub>	Set AE-Bit

4.) Process subaddresses of the input buffer:

01...06 <sub>Hex</sub>	Enter the second 6 data bytes
00 <sub>Hex</sub> /07 <sub>Hex</sub>	Invert TO-Bit

6.) Process subaddresses of the input buffer:

01...05 <sub>Hex</sub>	Enter the remaining 5 data bytes
00 <sub>Hex</sub> /07 <sub>Hex</sub>	Invert TO-Bit

8.) Process subaddresses of the input buffer:

00 <sub>Hex</sub> /07 <sub>Hex</sub>	Reset AA-Bit and AE-Bit
--------------------------------------	-------------------------

**Function Description**  
**Examples for protocol sequence**

**Example No. 3**  
(like 2nd example but with simultaneous data transmission)

**For configuring with double bit header and 8-byte buffer size!**

**Read 17 bytes starting at data carrier address 10, with simultaneous data transmission** (data carrier type with 32 byte block size):

While the read job is being carried out and as soon as the input buffer is filled, the first data are sent. The AE bit is not set until the "Read" operation is completed by the processor.

The reply "Job End" = AE bit is reliably set no later than before the last data are sent. The exact time depends on the requested data amount, the input buffer size and the timing of the controller. This is indicated in the following by the note *Set AE-Bit* (in italics).

**Host:**

1.) Process subaddresses of the output buffer in the order shown:

01Hex	Command designator 01Hex
02Hex	Start address Low Byte 0AHex
03Hex	Start address High Byte 00Hex
04Hex	No. of bytes Low Byte 11Hex
05Hex	No. of bytes High Byte 00Hex
00Hex/07Hex	CT-Bit to 0 (32 Byte block size), set AV-Bit

3.) Process subaddresses of the input buffer:

01...06Hex	Copy first 6 data bytes
Process subaddress of the output buffer:	
00Hex/07Hex	Invert TI-Bit

**BIS C-60\_2 Identification System:**

2.) Process subaddresses of the input buffer in the order shown:

00Hex/07Hex	Set AA-Bit
01...06Hex	Enter first 6 bytes of data
00Hex/07Hex	Invert TO-Bit
00Hex/07Hex	<i>Set AE-Bit</i>

4.) Process subaddresses of the input buffer:

01...06Hex	Enter the second 6 data bytes
00Hex/07Hex	Invert TO-Bit
00Hex/07Hex	<i>Set AE-Bit</i>

Continued on next [ ]

**Function Description**  
**Examples for protocol sequence**

**Example No. 3**  
(continued)  
(like 2nd example but with simultaneous data transmission)

**For configuring with double bit header and 8-byte buffer size!**

**Host:**

5.) Process subaddresses of the input buffer:

01...06Hex	Copy second 6 data bytes
Process subaddress of the output buffer:	
00Hex/07Hex	Invert TI-Bit

7.) Process subaddresses of the input buffer:

01...05Hex	Copy the remaining 5 data bytes
Process subaddress of the output buffer:	
00Hex/07Hex	Reset AV-Bit

**BIS C-60\_2 Identification System:**

6.) Process subaddresses of the input buffer:

01...05Hex	Enter the remaining 5 data bytes
00Hex/07Hex	Invert TO-Bit
00Hex/07Hex	<i>Set AE-Bit</i>

8.) Process subaddresses of the input buffer:

00Hex/07Hex	Reset AA-Bit and AE-Bit
-------------	-------------------------

**Function Description**  
**Examples for protocol sequence**

**Example No. 4**

For configuring with double bit header and 8-byte buffer size!

**Read 30 bytes starting at data carrier address 10 with read error**  
 (data carrier type with 64 byte block size):

**Host:**

1.) Process subaddresses of the output buffer in the order shown:

01 <sub>Hex</sub>	Command designator 01 <sub>Hex</sub>
02 <sub>Hex</sub>	Start address Low Byte 0A <sub>Hex</sub>
03 <sub>Hex</sub>	Start address High Byte 00 <sub>Hex</sub>
04 <sub>Hex</sub>	No. of bytes Low Byte 1E <sub>Hex</sub>
05 <sub>Hex</sub>	No. of bytes High Byte 00 <sub>Hex</sub>
00 <sub>Hex</sub> /07 <sub>Hex</sub>	Set CT-Bit to 1 (64 Byte block size), set AV-Bit

3.) Process subaddress of the input buffer:

01 <sub>Hex</sub>	Copy error number
-------------------	-------------------

Process subaddress of the output buffer:

00 <sub>Hex</sub> /07 <sub>Hex</sub>	Reset AV-Bit
--------------------------------------	--------------

**BIS C-60\_2 Identification System:**

2.) Process subaddresses of the input buffer in the order shown:

00 <sub>Hex</sub> /07 <sub>Hex</sub>	Set AA-Bit
01 <sub>Hex</sub>	Enter error number
00 <sub>Hex</sub> /07 <sub>Hex</sub>	Set AF-Bit

If an error occurs right away:

00 <sub>Hex</sub> /07 <sub>Hex</sub>	Set AA-Bit
01 <sub>Hex</sub>	Enter error number
00 <sub>Hex</sub> /07 <sub>Hex</sub>	Set AF-Bit

4.) Process subaddresses of the input buffer:

00 <sub>Hex</sub> /07 <sub>Hex</sub>	Reset AA-Bit and AF-Bit
--------------------------------------	-------------------------

**Function Description**  
**Examples for protocol sequence**

**Example No. 5**  
 (like 4th example but with simultaneous data transmission)

For configuring with double bit header and 8-byte buffer size!

**Read 30 bytes starting at data carrier address 10, with read error and simultaneous data transmission**  
 (data carrier type with 64 byte block size):

If an error occurs, the AF bit is set instead of the AE-Bit, with a corresponding error number. When the AF-BIT is set the job is interrupted and declared to be ended.

**Host:**

1.) Process subaddresses of the output buffer in the order shown:

01 <sub>Hex</sub>	Command designator 01 <sub>Hex</sub>
02 <sub>Hex</sub>	Start address Low Byte 0A <sub>Hex</sub>
03 <sub>Hex</sub>	Start address High Byte 00 <sub>Hex</sub>
04 <sub>Hex</sub>	No. of bytes Low Byte 1E <sub>Hex</sub>
05 <sub>Hex</sub>	No. of bytes High Byte 00 <sub>Hex</sub>
00 <sub>Hex</sub> /07 <sub>Hex</sub>	Set CT-Bit to 1 (64 Byte block size), set AV-Bit

3.) Process subaddress of the input buffer:

01 <sub>Hex</sub>	Copy error number
-------------------	-------------------

Process subaddress of the output buffer:

00 <sub>Hex</sub> /07 <sub>Hex</sub>	Reset AV-Bit
--------------------------------------	--------------

**BIS C-60\_2 Identification System:**

2.) Process subaddresses of the input buffer in the order shown:

00 <sub>Hex</sub> /07 <sub>Hex</sub>	Set AA-Bit
01 <sub>Hex</sub>	Enter error number
00 <sub>Hex</sub> /07 <sub>Hex</sub>	Set AF-Bit

If an error occurs right away:

00 <sub>Hex</sub> /07 <sub>Hex</sub>	Set AA-Bit
01 <sub>Hex</sub>	Enter error number
00 <sub>Hex</sub> /07 <sub>Hex</sub>	Set AF-Bit

4.) Process subaddresses of the input buffer:

00 <sub>Hex</sub> /07 <sub>Hex</sub>	Reset AA-Bit and AF-Bit
--------------------------------------	-------------------------



An error can also occur after the data have already been sent (see 6th example on the next !).

**Function Description**  
**Examples for protocol sequence**

**Example No. 6**  
**(with simultaneous data transmission)**

**For configuring with double bit header and 8-byte buffer size!**

**Read 30 bytes starting at data carrier address 10, with read error and simultaneous data transmission (data carrier type with 64 byte block size):**

If an error occurs after data have started to be sent, the AF-Bit is set instead of the AE-Bit along with the corresponding error number. The error message AF is dominant. It cannot be specified which data are incorrect. When the AF-Bit is set the job is interrupted and declared to be ended.

**Host:**

1.) Process subaddresses of the output buffer in the order shown:

01 <sub>Hex</sub>	Command designator 01 <sub>Hex</sub>
02 <sub>Hex</sub>	Start address Low Byte 0A <sub>Hex</sub>
03 <sub>Hex</sub>	Start address High Byte 00 <sub>Hex</sub>
04 <sub>Hex</sub>	No. of bytes Low Byte 1E <sub>Hex</sub>
05 <sub>Hex</sub>	No. of bytes High Byte 00 <sub>Hex</sub>
00 <sub>Hex</sub> /07 <sub>Hex</sub>	Set CT-Bit to 1 (64 Byte block size), set AV-Bit

3.) Process subaddress of the input buffer:

01...06 <sub>Hex</sub>	Copy first 6 data bytes
Process subaddress of the output buffer:	
00 <sub>Hex</sub> /07 <sub>Hex</sub>	Invert TI-Bit

5.) Process subaddress of the input buffer:

01 <sub>Hex</sub>	Copy error number
Process subaddress of the output buffer:	
00 <sub>Hex</sub> /07 <sub>Hex</sub>	Reset AV-Bit

**BIS C-60\_2 Identification System:**

2.) Process subaddresses of the input buffer in the order shown:

00 <sub>Hex</sub> /07 <sub>Hex</sub>	Set AA-Bit
01...06 <sub>Hex</sub>	Enter the first 6 data bytes
00 <sub>Hex</sub> /07 <sub>Hex</sub>	Invert TO-Bit

4.) Process subaddresses of the input buffer:

**If an error has occurred:**

01 <sub>Hex</sub>	Enter error number
00 <sub>Hex</sub> /07 <sub>Hex</sub>	Set AF-Bit

6.) Process subaddresses of the input buffer:

00 <sub>Hex</sub> /07 <sub>Hex</sub>	Reset AA-Bit and AF-Bit
--------------------------------------	-------------------------

**Function Description**  
**Examples for protocol sequence**

**Example No. 7**

**For configuring with double bit header and 8-byte buffer size!**

**Write 16 bytes starting at data carrier address 20 (data carrier type with 32 byte block size):**

**Host:**

1.) Process subaddresses of the output buffer in the order shown:

01 <sub>Hex</sub>	Command designator 02 <sub>Hex</sub>
02 <sub>Hex</sub> /03 <sub>Hex</sub>	Start address 14 <sub>Hex</sub> / 00 <sub>Hex</sub>
04 <sub>Hex</sub> /05 <sub>Hex</sub>	No. of bytes 10 <sub>Hex</sub> / 00 <sub>Hex</sub>
00 <sub>Hex</sub> /07 <sub>Hex</sub>	CT-Bit to 0 (32 Byte block size), set AV-Bit

3.) Process subaddresses of the output buffer:

01...06 <sub>Hex</sub>	Enter the first 6 data bytes
00 <sub>Hex</sub> /07 <sub>Hex</sub>	Invert TI-Bit

5.) Process subaddresses of the output buffer:

01...06 <sub>Hex</sub>	Enter the second 6 data bytes
00 <sub>Hex</sub> /07 <sub>Hex</sub>	Invert TI-Bit

7.) Process subaddresses of the output buffer:

01...04 <sub>Hex</sub>	Enter the remaining 4 data bytes
00 <sub>Hex</sub> /07 <sub>Hex</sub>	Invert TI-Bit

9.) Process subaddresses of the output buffer:

00 <sub>Hex</sub> /07 <sub>Hex</sub>	Reset AV-Bit
--------------------------------------	--------------

**BIS C-60\_2 Identification System:**

2.) Process subaddresses of the input buffer in the order shown:

00 <sub>Hex</sub> /07 <sub>Hex</sub>	Set AA-Bit, invert TO-Bit
--------------------------------------	---------------------------

4.) Process subaddresses of the output buffer:

01...06 <sub>Hex</sub>	Copy the first 6 data bytes
Process subaddress of the input buffer:	
00 <sub>Hex</sub> /07 <sub>Hex</sub>	Invert TO-Bit

6.) Process subaddresses of the output buffer:

01...06 <sub>Hex</sub>	Copy the second 6 data bytes
Process subaddress of the input buffer:	
00 <sub>Hex</sub> /07 <sub>Hex</sub>	Invert TO-Bit

8.) Process subaddresses of the output buffer:

01...04 <sub>Hex</sub>	Copy the remaining 4 data bytes
Process subaddress of the input buffer:	
00 <sub>Hex</sub> /07 <sub>Hex</sub>	Set AE-Bit

10.) Process subaddresses of the input buffer:

00 <sub>Hex</sub> /07 <sub>Hex</sub>	Reset AA-Bit and AE-Bit
--------------------------------------	-------------------------

**Function Description**  
**Examples for protocol sequence**

**Example No. 8**

**For configuring with double bit header!**

**Copy 17 bytes starting at data carrier address 10**  
(data carrier type with 32-byte block size):

Data from the data carrier in front of Head 1 are read and written to the same memory location in the data carrier in front of Head 2. Data transmission can be started even while the data carrier in front of Head 1 is being read. This is indicated by the TO bit in the input buffer.  
During data transmission ("toggling" of the TI bit / TO bit), and only then are the bytes read written to the data carrier in front of Head 2. The AE bit is not set until the write process at Head 2 has been successfully completed. Any errors at Head 2 are indicated by the AF bit in the bit header for Head 1.

**Host:**

1.) Process subaddresses of the output buffer in the order shown:

01 <sub>Hex</sub>	Command designator 11 <sub>Hex</sub>
02 <sub>Hex</sub>	Start address Low Byte 0A <sub>Hex</sub>
03 <sub>Hex</sub>	Start address High Byte 00 <sub>Hex</sub>
04 <sub>Hex</sub>	No. of bytes Low Byte 11 <sub>Hex</sub>
05 <sub>Hex</sub>	No. of bytes High Byte 00 <sub>Hex</sub>
00/07 <sub>Hex</sub>	CT-Bit to 0 (32 Byte block size), set AV-Bit

3.) Process subaddresses of the input buffer:

01...06 <sub>Hex</sub>	Copy the first 6 data bytes
Process subaddresses of the output buffer:	
00 <sub>Hex</sub> /07 <sub>Hex</sub>	Invert TI-Bit

**BIS C-60\_2 Identification System:**

2.) Process subaddresses of the output buffer in the order shown:

00 <sub>Hex</sub> /07 <sub>Hex</sub>	set AA-Bit
01...06 <sub>Hex</sub>	Enter the first 6 data bytes
00 <sub>Hex</sub> /07 <sub>Hex</sub>	Invert TO-Bit

4.) Process subaddresses of the input buffer:

01...06 <sub>Hex</sub>	Enter the second 6 data bytes
00 <sub>Hex</sub> /07 <sub>Hex</sub>	Invert TO-Bit

Continued on next ↗

**Function Description**  
**Examples for protocol sequence**

**Example No. 8**  
(continued)

**For configuring with double bit header!**

5.) Process subaddresses of the input buffer:

01...06 <sub>Hex</sub>	Copy the second 6 data bytes
Process subaddresses of the input buffer:	
00 <sub>Hex</sub> /07 <sub>Hex</sub>	Invert TI-Bit

7.) Process subaddresses of the input buffer:

01...05 <sub>Hex</sub>	Copy the remaining 5 data bytes
Process subaddresses of the output buffer:	
00 <sub>Hex</sub> /07 <sub>Hex</sub>	Invert TI-Bit

9.) Process subaddresses of the output buffer:

00 <sub>Hex</sub> /07 <sub>Hex</sub>	Reset AV-Bit
--------------------------------------	--------------

6.) Process subaddresses of the input buffer:

01...05 <sub>Hex</sub>	Enter the remaining 5 data bytes
00 <sub>Hex</sub> /07 <sub>Hex</sub>	Invert TO-Bit

8.) Process subaddresses of the input buffer:

00 <sub>Hex</sub> /07 <sub>Hex</sub>	Set AE-Bit
--------------------------------------	------------

10.) Process subaddresses of the input buffer:

00 <sub>Hex</sub> /07 <sub>Hex</sub>	Reset AA-Bit and AE-Bit
--------------------------------------	-------------------------

**Function Description**  
**Examples for protocol sequence**

**Example No. 9**  
**Address assignment for the Auto-Read function**

For configuring with double bit header and 8-byte buffer size!

Programming start address 75 (data carrier type with 32 byte block size):

**Host:**

1.) Process subaddresses of the output buffer in the order shown:

01 <sub>Hex</sub>	Command designator 06 <sub>Hex</sub>
02 <sub>Hex</sub>	Start address Low Byte 48 <sub>8Hex</sub>
03 <sub>Hex</sub>	Start address High Byte 00 <sub>8Hex</sub>
00 <sub>Hex</sub> /07 <sub>Hex</sub>	CT-Bit to 0 (32 byte block size), set AV-Bit

**BIS C-60\_2 Identification System:**

2.) Process subaddresses of the input buffer:

00 <sub>Hex</sub> /07 <sub>Hex</sub>	Set AA-Bit and AE-Bit
--------------------------------------	-----------------------

3.) Process subaddresses of the output buffer:

00 <sub>Hex</sub> /07 <sub>Hex</sub>	Reset AV-Bit
--------------------------------------	--------------

4.) Process subaddresses of the input buffer:

00 <sub>Hex</sub> /07 <sub>Hex</sub>	Reset AA-Bit and AE-Bit
--------------------------------------	-------------------------



To ensure correct data output, use command identifier 07<sub>Hex</sub> for each distributed buffer Head 1 and/or Head 2.

If the Auto-Read function is not activated, the processor runs in standard mode and sends starting with data carrier address 0 until the buffer is filled, but a maximum of 30 bytes for double bit header or 31 bytes for a single bit header.

**Function Description**  
**Examples for protocol sequence**

**Example No. 10**  
**Store Mixed Data Access program**

For configuring with double bit header and 8-byte buffer size!

Storing a program for reading out 3 data records:

1st data record	Start address	5	Number of bytes	7
2nd data record	Start address	75	Number of bytes	3
3rd data record	Start address	312	Number of bytes	17

Total number of bytes exchanged in the operation: 27 bytes

All 104 bytes are written for the programming.

**Host:**

1.) Process subaddresses of the output buffer in the order shown:

01 <sub>Hex</sub>	Command designator 06 <sub>Hex</sub>
02 <sub>Hex</sub>	Program number 01 <sub>Hex</sub>
00 <sub>Hex</sub> /07 <sub>Hex</sub>	CT-Bit to 0 or 1 (depending on block size), set AV-Bit

**Host:**

2.) Process subaddresses of the input buffer:

00 <sub>Hex</sub> /07 <sub>Hex</sub>	Set AA-Bit, invert TO-Bit
--------------------------------------	---------------------------

3.) Process subaddresses of the output buffer:

01 <sub>Hex</sub>	1st start address (Low Byte)	05 <sub>Hex</sub>
02 <sub>Hex</sub>	(High Byte)	00 <sub>Hex</sub>
03 <sub>Hex</sub>	1st number of (Low Byte)	07 <sub>Hex</sub>
04 <sub>Hex</sub>	bytes (High Byte)	00 <sub>Hex</sub>
05 <sub>Hex</sub>	2nd start address (Low Byte)	4B <sub>Hex</sub>
06 <sub>Hex</sub>	(High Byte)	00 <sub>Hex</sub>
00 <sub>Hex</sub> /07 <sub>Hex</sub>	Invert TI-Bit	

4.) Process subaddresses of the input buffer:

00 <sub>Hex</sub> /07 <sub>Hex</sub>	Invert TO-Bit
--------------------------------------	---------------

Continued on next page.



**Function Description**  
**Examples for protocol sequence**

**Example No. 10**  
**Store Mixed Data**  
**Access program**  
(continued)

**For configuring with**  
**double bit header**  
**and 8-byte buffer**  
**size!**

**Host:**

5.) Process subaddresses of the output buffer:

01 <sub>Hex</sub> 02 <sub>Hex</sub>	2nd number of bytes	(Low Byte) 03 <sub>Hex</sub> (High Byte) 00 <sub>Hex</sub>
03 <sub>Hex</sub> 04 <sub>Hex</sub>	3rd start address	(Low Byte) 38 <sub>Hex</sub> (High Byte) 01 <sub>Hex</sub>
05 <sub>Hex</sub> 06 <sub>Hex</sub>	3rd number of bytes	(Low Byte) 11 <sub>Hex</sub> (High Byte) 00 <sub>Hex</sub>
00 <sub>Hex</sub> /07 <sub>Hex</sub>	Invert TI-Bit	

7.) Process subaddresses of the output buffer:

01 <sub>Hex</sub> /02 <sub>Hex</sub>	Terminator	FF <sub>Hex</sub> /FF <sub>Hex</sub>
03 <sub>Hex</sub> /04 <sub>Hex</sub>	(not used)	FF <sub>Hex</sub> /FF <sub>Hex</sub>
05 <sub>Hex</sub> /06 <sub>Hex</sub>	(not used)	FF <sub>Hex</sub> /FF <sub>Hex</sub>
00 <sub>Hex</sub> /07 <sub>Hex</sub>	Invert TI-Bit	

Fill all unused start addresses and number of bytes with FF<sub>Hex</sub>!

**BIS C-60\_2 Identification System:**

6.) Process subaddresses of the input buffer:

00 <sub>Hex</sub> /07 <sub>Hex</sub>	Invert TO-Bit
--------------------------------------	---------------

8.) Process subaddresses of the input buffer:

00 <sub>Hex</sub> /07 <sub>Hex</sub>	Invert TO-Bit
--------------------------------------	---------------

Continued on next ↗.

**Function Description**  
**Examples for protocol sequence**

**Example No. 10**  
**Store Mixed Data**  
**Access program**  
(continued)

**For configuring with**  
**double bit header**  
**and 8-byte buffer**  
**size!**

**Host:**

9.) Process subaddresses of the output buffer:

01 <sub>Hex</sub> /02 <sub>Hex</sub>	(not used)	FF <sub>Hex</sub> /FF <sub>Hex</sub>
03 <sub>Hex</sub> /04 <sub>Hex</sub>	(not used)	FF <sub>Hex</sub> /FF <sub>Hex</sub>
05 <sub>Hex</sub> /06 <sub>Hex</sub>	(not used)	FF <sub>Hex</sub> /FF <sub>Hex</sub>
00 <sub>Hex</sub> /07 <sub>Hex</sub>	Invert TI-Bit	

11.) Process subaddresses of the output buffer:

00 <sub>Hex</sub> /07 <sub>Hex</sub>	Reset AV-Bit
--------------------------------------	--------------

**BIS C-60\_2 Identification System:**

10.) Process subaddresses of the input buffer:

00 <sub>Hex</sub> /07 <sub>Hex</sub>	Set AE-Bit
--------------------------------------	------------

12.) Process subaddresses of the input buffer:

00 <sub>Hex</sub> /07 <sub>Hex</sub>	Reset AA-Bit and AE-Bit
--------------------------------------	-------------------------



We recommend that you carefully document which parameters are used for start addresses and number of bytes for writing/reading the desired data records.  
The data are sequenced in the exact order specified in the program.

**Function Description**  
**Examples for protocol sequence**

**Example No. 11**  
**Use Mixed Data**  
**Access program**

For configuring with double bit header and 8-byte buffer size!

**Read data carrier using Program No. 1** (data carrier type with 32 byte block size):

**Host:**

**BIS C-60\_2 Identification System:**

1.) Process subaddresses of the output buffer in the order shown:

2.) Process subaddresses of the input buffer in the order shown:

01 <sub>Hex</sub>	Command designator 21 <sub>Hex</sub>
02 <sub>Hex</sub>	Program number 01 <sub>Hex</sub>
00 <sub>Hex</sub> /07 <sub>Hex</sub>	CT-Bit to 0 (32 byte block size), set AV-Bit

00 <sub>Hex</sub> /07 <sub>Hex</sub>	Set AA-Bit
01...06 <sub>Hex</sub>	Enter first 6 bytes of data
00 <sub>Hex</sub> /07 <sub>Hex</sub>	Set AE-Bit

3.) Process subaddresses of the input buffer:

4.) Process subaddresses of the output buffer:

01...06 <sub>Hex</sub>	Copy first 6 data bytes
------------------------	-------------------------

01...06 <sub>Hex</sub>	Enter the second 6 data bytes
------------------------	-------------------------------

Process subaddress of the output buffer:

00 <sub>Hex</sub> /07 <sub>Hex</sub>	Invert TO-Bit
--------------------------------------	---------------

00 <sub>Hex</sub> /07 <sub>Hex</sub>	Invert TI-Bit
--------------------------------------	---------------

... A total of 27 bytes of data are exchanged.  
For the remainder of the procedure, see Example 2 on p 38.



Dynamic mode is turned off while the Mixed Data Access program is being run.

**Function Description**  
**Examples for protocol sequence**

**Example No. 12**  
**Use Mixed Data**  
**Access program**

For configuring with double bit header and 8-byte buffer size!

**Write data carrier using Program No. 1** (data carrier type with 32 byte block size):

**Host:**

**BIS C-60\_2 Identification System:**

1.) Process subaddresses of the output buffer in the order shown:

2.) Process subaddresses of the input buffer in the order shown:

01 <sub>Hex</sub>	Command designator 22 <sub>Hex</sub>
02 <sub>Hex</sub>	Program number 01 <sub>Hex</sub>
00 <sub>Hex</sub> /07 <sub>Hex</sub>	CT-Bit to 0 (32 byte block size), set AV-Bit

00 <sub>Hex</sub> /07 <sub>Hex</sub>	Set AA-Bit, invert TO-Bit
--------------------------------------	---------------------------

3.) Process subaddresses of the output buffer:

4.) Process subaddresses of the output buffer:

01...06 <sub>Hex</sub>	Enter first 6 bytes of data
------------------------	-----------------------------

01...06 <sub>Hex</sub>	Copy the first 6 data bytes
------------------------	-----------------------------

00 <sub>Hex</sub> /07 <sub>Hex</sub>	Invert TI-Bit
--------------------------------------	---------------

Process subaddress of the input buffer:

00 <sub>Hex</sub> /07 <sub>Hex</sub>	Invert TO-Bit
--------------------------------------	---------------

... A total of 27 bytes of data are exchanged.  
For the remainder of the procedure, see Example 7 on p 44.



Dynamic mode is turned off while the Mixed Data Access program is being run.

### Function Description Examples for protocol sequence

**Example No. 13**

**Put the relevant read/write head into ground state:**

Both read/write heads can be independently set to the ground state.

**Host:**

1.) Process subaddresses of the output buffer:

00Hex/07Hex	Set GR-Bit
-------------	------------

3.) Process subaddresses of the output buffer:

00Hex/07Hex	Reset GR-Bit
-------------	--------------

**BIS C-60\_2 Identification System:**

2.) Go to ground state;  
Process subaddresses of the input buffer:

00Hex/07Hex	Reset BB-Bit
-------------	--------------

4.) Process subaddresses of the input buffer:

00Hex/07Hex	Set BB-Bit
-------------	------------

### Read/Write Times

**Read times from Data carrier to processor in static mode**  
(parametering: 2nd byte, bit 5 = 0, without CRC\_16 data check)

For double read and compare:

Data carrier with 32 byte blocks	
No. of bytes	Read time [ms]
from 0 to 31	110
for each additional 32 bytes add	120
from 0 to 255	= 950

Data carrier with 64 byte blocks	
No. of bytes	Read time [ms]
from 0 to 63	220
for each additional 64 bytes add	230
from 0 to 2047	= 7350

**Write times from processor to Data carrier in static mode**  
(parametering: 2nd byte, bit 5 = 0, without CRC\_16 data check)

Including readback and compare:

Data carrier with 32 byte blocks	
No. of bytes	Write time [ms]
from 0 to 31	110 + n * 10
for 32 bytes or more	y * 120 + n * 10

Data carrier with 64 byte blocks	
No. of bytes	Write time [ms]
from 0 to 63	220 + n * 10
for 64 bytes or more	y * 230 + n * 10

n = number of contiguous bytes to write  
y = number of blocks to be processed

Example: 17 bytes from address 187 have to be written. Data carrier with 32 bytes per block. The blocks 5 and 6 will be processed since the start address 187 is in block 5 and the end address 203 in block 6.  
 $t = 2 * 120 + 17 * 10 = 410$  ms



The indicated times apply after the Data carrier has been recognized. If the Data carrier is not yet recognized, an additional 45 ms for building the required energy field until the Data carrier is recognized must be added.

### Read/Write Times

**Read times from Data carrier to processor in dynamic mode**  
(parametering: 2nd byte, bit 5 = 1, without CRC\_16 data check)

#### Read times within the 1st block for dual read and compare:

The indicated times apply after the Data carrier has been recognized. If the Data carrier is not yet recognized, an additional 45 ms for building the required energy field until the Data carrier is recognized must be added.

Data carrier with 32 byte blocks		Data carrier with 64 byte blocks	
No. of bytes	Read time [ms]	No. of bytes	Read time [ms]
from 0 to 3	14	from 0 to 3	14
for each additional byte add	3.5	for each additional byte add	3.5
from 0 to 31	112	from 0 to 63	224


m = highest address to be read

$$\text{Formula: } t = (m + 1) \cdot 3.5 \text{ ms}$$

Example: Read 11 bytes starting at address 9, i.e. the highest address to be read is 19. This corresponds to 70 ms.

### LED Display

#### Function displays on BIS C-60\_2



The BIS C-60\_2 uses the three side-mounted LED's to indicate important conditions of the identification system.

Status	LED	Meaning
Ready / Bus active	red	Supply voltage OK; no hardware error, however, bus not active.
	green	Supply voltage / hardware OK, bus active.
CT1 Present / operating	green	Data carrier read/write-ready at read/write head 1.
	yellow	Read/write command at read/write head 1 in process.
	yellow flashes off	Cable break to read/write head or not connected. No Data carrier in read/write range of read/write head 1.
CT2 Present / operating	green	Data carrier read/write-ready at read/write head 2.
	yellow	Read/write command at read/write head 2 in process.
	yellow flashes off	Cable break to read/write head or not connected. No Data carrier in read/write range of read/write head 2.

If all three LED's are synchronously flashing, it means a hardware error. Return the unit to the factory.

### BIS C-6002 Mounting Head / Processor

#### Orientation of the read/write head or adapter


Depending on model, the processor is equipped with a read/write head or the adapter for offset read/write heads. Both the read/write head and the adapter can be rotated by the user by + or -90 deg. to the desired position (see drawing). Be sure that power is off first. Loosen both screws (indicated with arrows). Carefully pull the head or adapter out towards the side (direction of arrow, right drawing).

**Caution: wires inside!**

Reattach at the desired orientation and screw tight again.

#### Mounting the BIS C-6002 processor

The processor is attached using 4 M4 screws.



### BIS C-6002 Opening the Processor

#### Opening the Processor BIS C-6002

The BIS C-6002 processor must be opened to perform the following steps:

- Set PROFIBUS-DP address
- Activate/deactivate termination resistor
- Set/change compatibility mode
- Replace EEPROM
- Make electrical connections (supply voltage, in-/output, PROFIBUS-DP connections).




Be sure that the unit is disconnected from power before opening.

Remove the 4 screws on the BIS C-6002 and lift off the cover.

Perform the desired action. To make the electrical connections, push the cables through the fittings. For additional wiring details, see the following [7].

Mounting of the cover (4 screws),  
max. permissible tightening torque: 0.15 Nm



Opening the processor

### BIS C-6002-...-KL2 Installing the connection cables

#### Make connections on the BIS C-6002 processor

The BIS C-6002 processor must be opened in order to make the connections for the supply voltage, the digital input and the PROFIBUS connections (see ¶ 58).

First be sure that the unit is disconnected from power.

Remove the 4 screws on the BIS C-6002 and lift off the cover.

Guide the two PROFIBUS cables through the PG 11 fittings (see ¶ 60). For additional information on wiring, see the following ¶¶.

Push the cable for supply voltage and for the digital input through the PG 9 fitting.

Close up the processor.


If the processor is equipped with an adapter:

- BIS C-650: Connect the read/write heads to terminals Head 1 and Head 2.
- BIS C-670: Connect the read/write head to terminal Head 1.

### BIS C-6002-...-KL2 Mounting the PG Connection for PROFIBUS-DP

#### Connecting the shield of the PROFIBUS-DP cable in the PG 11 housing on the processor BIS C-6002


After connecting the (field) bus leads to the terminal block, make sure that the shield has proper connection to the PG housing.



### BIS C-6002-...-KL2 Interface Information / Wiring Diagrams

#### Remote bus cable and interfaces for PROFIBUS-DP

To insert BIS C-6002 processor into the serial PROFIBUS, terminals 1 and 2 and 5 and 6 for the PROFIBUS-DP interface are located on the terminal block ("incoming" and "outgoing").



In case the processor is the last bus module in the chain, then only the incoming cable is connected. You can either use the connections 1 and 2 or 5 and 6.

The last bus module must terminate the bus with a resistor. In the case of the BIS C-6002, this can be realized in two different ways:

- In the device** by closing the switch S2 (factory standard is open)
 


█	█	█	█
---	---	---	---

S2	S2	Terminating resistor
closed	open	active
open	closed	passive

- Outside the device** in a plug. In this case the signals VP (terminal 4) and DGND (terminal 3) should be brought out in order to connect the external resistor to the potential.  
**Note:** In this case S2 has to be open!

### BIS C-6002-...-KL2 Interface Information / Wiring Diagrams

#### Wiring diagram for BIS C-6002 processor with integrated read/write head



7	6	5	4	3	2	1
DGND	A	B	VP	DGND	A	B

PROFIBUS-DP

13	12	11	10	9	8
+IN	-IN	+V <sub>SD</sub>	-V <sub>SD</sub>	01	02

INPUT                      OUTPUT

01 = CT Present 1  
02 = CT Present 2

19	18	17	16	15	14
+VS	-VS	⊥	TxD	RxD	GND

POWER                      RS 232


Terminal block connections

The ground connector should be connected to earth directly or through a RC combination depending on the system (potential counterpoise).  
When connecting the bus leads, make sure that the shield has proper connection to the PG housing. Please note the assembling instructions on ¶ 60.

Terminal location and designation

**BIS C-6002-...-KL2**  
Interface Information / Wiring Diagrams

Wiring diagram for BIS C-6002 processors with adapter BIS C-650



Terminal location and designation

7	6	5	4	3	2	1
DGND	A	B	VP	DGND	A	B

PROFIBUS-DP

13	12	11	10	9	8
+IN	-IN	+V <sub>so</sub>	-V <sub>so</sub>	01	02
INPUT			OUTPUT		

01 = CT Present 1  
02 = CT Present 2


19	18	17	16	15	14
+VS	-VS	$\frac{1}{2}$	TxD	RxD	GND
POWER			RS 232		

Terminal block connections

The ground connector should be connected to earth directly or through a RC combination depending on the system (potential counterpoise).  
When connecting the bus leads, make sure that the shield has proper connection to the PG housing. Please note the assembling instructions on  $\uparrow$  60.

**BIS C-6002-...-KL2**  
Interface Information / Wiring Diagrams

Wiring diagram for BIS C-6002 processors with adapter BIS C-670



Terminal location and designation

7	6	5	4	3	2	1
DGND	A	B	VP	DGND	A	B

PROFIBUS-DP

13	12	11	10	9	8
+IN	-IN	+V <sub>so</sub>	-V <sub>so</sub>	01	02
INPUT			OUTPUT		

01 = CT Present 1  
02 = CT Present 2

19	18	17	16	15	14
+VS	-VS	$\frac{1}{2}$	TxD	RxD	GND
POWER			RS 232		

Terminal block connections


The ground connector should be connected to earth directly or through a RC combination depending on the system (potential counterpoise).  
When connecting the bus leads, make sure that the shield has proper connection to the PG housing. Please note the assembling instructions on  $\uparrow$  60.



### BIS C-6002-...-ST11 Interface Information / Wiring Diagrams

#### Remote bus cable for PROFIBUS-DP

To insert BIS C-6002-...-ST11 processor into the serial PROFIBUS-DP, there are the terminal X2 for the PROFIBUS input and the terminal X3 for the PROFIBUS output.



In case the processor is the last bus module in the chain, then only the incoming cable is connected to X2.

The last bus module must terminate the bus with a resistor. In the case of the BIS C-602, this can be realized in two different ways:

1. **In the device** by closing the switch S2 (factory standard is open)

**Note:** Output terminal must be closed off with a screw cover in order to maintain the enclosure rating.



S2	Terminating resistor
closed	active
open	passive


2. **Outside the device** in a connector to socket X3. In this case the signal VP (pin 1) and DGND (pin 3) should be brought out in order to connect the external resistor to the potential. **Note:** In this case S2 has to be open!

### BIS C-6002-...-ST11 Interface Information / Wiring Diagrams

#### Wiring diagram for BIS C-6002-...-ST11 processor with adapter BIS C-650

Connection for Read/Write Head 1


Connection for Read/Write Head 1



Terminal location and designation

Supply voltage, digital input X1  
PROFIBUS-DP X2  
Protection ground PE X3

X1, supply voltage, digital input



Pin	Function
1	+Vs
2	-IN
3	-Vs
4	+IN
5	n.c.

X2, PROFIBUS-input (male)



X3, PROFIBUS-output (female)



Pin	Function
1	VP
2	A
3	DGND
4	B
5	n.c.


n.c. = do not connect

The ground connector should be connected to earth directly or through a RC combination depending on the system (potential counterpoise).

When connecting the bus leads, make sure that the shield has proper connection to connector housing.

### BIS C-6002-...-ST11 Interface Information / Wiring Diagrams

Wiring diagram for BIS C-6002-...-ST11 processor with adapter BIS C-654



Terminal location and designation

X1 Supply voltage, digital input  
X2 PROFIBUS-DP input  
X3 PROFIBUS-DP output  
Protection ground PE


Connection for Read/Write Head BIS C-355/...S92

X1, supply voltage, digital input




Pin	Function
1	+Vs
2	-IN
3	-Vs
4	+IN
5	n.c.

X2, PROFIBUS-input (male)



X3, PROFIBUS-output (female)



Pin	Function
1	VP
2	A
3	DGND
4	B
5	n.c.

n.c. = do not connect


The BIS C-6002-654-03-ST11 processor may only be operated in a compatible mode. This means switch S1/8 must be in the CN position (see 13). Please refer to the manual for BIS C-6\_2 for the parameter values and enabling the "Select both heads" function and use the GSD file C6x2.

The ground connector should be connected to earth directly or through a RC combination depending on the system (potential counterpoise).

When connecting the bus leads, make sure that the shield has proper connection to connector housing.


### BIS C-6002-019-655-03-ST11 Interface Information / Wiring Diagrams

Wiring diagram for BIS C-6002 processors with adapter BIS C-655 (2 x 2 heads)




X1 Supply voltage, digital input  
X2 PROFIBUS-DP input  
X3 PROFIBUS-DP output  
Function ground FE

X1, supply voltage, digital input




Pin	Function
1	+Vs
2	-IN
3	-Vs
4	+IN
5	n.c.

X2, PROFIBUS-input (male)



X3, PROFIBUS-output (female)



Pin	Function
1	VP
2	A
3	DGND
4	B
5	n.c.

n.c. = do not connect

The ground connector should be connected to earth directly or through a RC combination depending on the system (potential counterpoise).  
When connecting the bus leads, make sure that the shield has proper connection to connector housing.

Terminal block connections

11	10	9	8
BK	YE	GY	
Head Select			

## BIS C-6002 Changing the EEPROM


### Changing the EEPROM in the BIS C-6002 processor



Be sure before opening that the unit is disconnected from power..

To avoid damaging the EEPROM, please observe the requirements for handling electrostatically sensitive components.

The EEPROM is replaced by unplugging and plugging back into the socket.



Location of the EEPROM

## BIS C-6002 Technical Data


<b>Dimensions, Weight</b>	<b>Housing</b>	Plastic ABS
	Dimensions with read/write head BIS C-65_ Dimensions with adapter BIS C-650 Weight	ca. 169 x 90 x 35 mm ca. 185 x 90 x 35 mm ca. 500 g
<b>Operating Conditions</b>	Ambient temperature	0 °C to + 50 °C
<b>Enclosure Rating</b>	Enclosure rating	IP 65 (with read/write head)
<b>Connections BIS C-6002-...-KL2</b>	Terminal block	19-pin
	Cable entry	2 x PG 11 fittings (metal)
	Cable diameter	5 to 10 mm
	Cable entry	1 x PG 9 fittings (metal)
	Cable diameter	4 to 8 mm
	Conductor size with ferrules	0.14 to 1 mm <sup>2</sup> 0.25 to 0.34 mm <sup>2</sup>
<b>Connections BIS C-6002-...-ST11</b>	Integral connector X1 for <b>V<sub>S</sub>, IN</b>	5-pin (male)
	Integral connector X2 for <b>PROFIBUS-DP</b> Input	5-pin (male)
	Integral connector X3 for <b>PROFIBUS-DP</b> Output	5-pin (female)
<b>Electrical Connections</b>	<b>Supply voltage V<sub>S</sub>, input</b>	DC 24 V ± 20 %
	Ripple	≤ 10 %
	Current draw	≤ 400 mA
	<b>PROFIBUS-DP</b> slave	electrically isolated

**BIS C-6002  
Technical Data**

**Electrical Connections**  
(continued)

**Digital Input (+IN, -IN)**  
Control voltage active  
Control voltage inactive  
Input current at 24 V  
Delay time, typ.

Optocoupler isolated  
4 V to 40 V  
1.5 V to -40 V  
11 mA  
5 ms




with KL2 only:

**Control outputs CT Present 1 and 2**  
Output circuit PNP (current sourcing)  
Operating voltage  $V_{SO}$  (external) for output  
Ripple  
Output current  
Voltage drop at 20 mA  
Output resistance  $R_A$

Optocoupler isolated

DC 24 V  $\pm$  20 %  
 $\leq$  10 %  
max. 20 mA  
approx. 2.5 V  
10 k $\Omega$  to  $-V_{SO}$



**Service interface**

RS 232

**Read/Write Head**

option for mounted adapter BIS C-650 \*)

integrated, BIS C-65\_ and following \*);  
2 x connectors 4-pin (male)  
for all read/write heads BIS C-3\_ \_  
with 4-pin connector (female),  
**except** BIS C-350 and BIS C-352  
1 x connector 8-pin (male)  
for one of the read/write heads  
BIS C-350 or BIS C-352

option for mounted adapter BIS C-670 \*)

\*) rotatable by 90 degrees

**Function Displays**

BIS operating messages:  
Ready / Bus active  
CT1 Present / operating  
CT2 Present / operating

LED red / green  
LED green / yellow  
LED green / yellow

english

BALLUFF

**BIS C-6002  
Technical Data**



The CE-Mark is your assurance that our products are in conformance with the EU Directive

2004/108/EC (EMC-Guideline)

and the EMC Law. Testing in our EMC Laboratory, which is accredited by the DATech for Testing of Electromagnetic Compatibility, has confirmed that Balluff products meet the EMC requirements of the Generic Standard

EN 61000-6-4 (Emission) and EN 61000-6-2 (Noise Immunity).

**BIS C-6002**  
**Ordering Information**

**Ordering Code**

**BIS C-6002-019- - - -03-**

Balluff Identification System \_\_\_\_\_  
 Type C Read/Write System \_\_\_\_\_  
 Hardware Type \_\_\_\_\_  
 6002 = plastic housing, PROFIBUS-DP  
 Software-Type \_\_\_\_\_  
 019 = PROFIBUS-DP  
 Read/Write Head / Adapter \_\_\_\_\_  
 000 = no read/write head  
 651 = with read/write head Type 651 (with circular antenna on top)  
 652 = with read/write head Type 652 (with circular antenna on front)  
 653 = with read/write head Type 653 (with rod antenna)  
 650 = adapter with two connections for external read/write heads BIS C-3\_ \_  
 (except BIS C-350 and -352)  
 654 = adapter with one connection for external read/write heads BIS C-355/\_ \_S92  
 with cable BIS C-520-...  
 655 = adapter with 4 connections for external read/write heads BIS C-3\_ \_  
 (except BIS C-35\_ )  
 670 = adapter with one cable connection for an external read/write head  
 BIS C-350 or BIS C-352)  
 Interface \_\_\_\_\_  
 03 = bus versions  
 User Connection \_\_\_\_\_  
 KL2 = terminal block via 2 x PG 11 and 1 x PG 9 cable fittings  
 ST11 = Connector version X1, X2, X3 (2x male 5-pin, 1x female 5-pin)

**BIS C-6002**  
**Ordering Information**


**Accessory for ST11**

Type		Ordering code
Connector	for X1	BKS-S 79-00
	for X2	BKS-S103-00
	for X3	BKS-S105-00
Protective cap	for X3	BKS 12-CS-00
	for X3	BKS-S105-R01
Termination	for X3	BKS-S105-R01
Protective cap	for Head 1, Head 2	BES 12-SM-2

### BIS C-6022 Mounting Processor

#### Mounting the BIS C-6022 processor

The processor is mounted using 4 M4 screws.




### BIS C-6022 Opening the processor / Interface information

#### Opening the BIS C-6022 processor

To set the PROFIBUS-DP address, activate or deactivate the internal termination resistor, set the compatibility mode or to change the EEPROM, you must open up the BIS C-6022 processor.

Remove the 4 screws on the BIS C-6022 and lift off the cover. See the following [7] for additional information.

#### BIS C-6022 interfaces



Connection locations  
and names

### BIS C-6022 Interface Information / Wiring Diagrams

To insert BIS C-6022 processor into the serial PROFIBUS and to connect the supply voltage and the digital input, the cables have to be connected to the terminals of the processor. For more details regarding the wiring see the following . The read/write heads have to be connected to the terminals Head 1 and Head 2.

#### PROFIBUS-DP

Ensure that the device is turned off.

Connect the "incoming" PROFIBUS cable to the PROFIBUS-Input. Connect the "outgoing" PROFIBUS cable to the PROFIBUS-Output.

The last bus module must terminate the bus with a resistor. In the case of the BIS C-6022, this can be realized in two different ways:

- In the device**  
by closing the switch S2 (factory standard is open)  
The PROFIBUS-Output must be closed off with a screw cover in order to maintain the enclosure rating.



S2	Terminating resistor
closed	active
open	passive

- Outside the device** in a connector. In this case the signal VP and DGND should be brought out in order to connect the external resistor to the potential.  
**Note:** In this case the S2 switch has to be open!



**No supply voltage** is allowed on the PROFIBUS connections!


Connect cable for the supply voltage, the digital input, and the outputs to terminal X1.

### BIS C-6022 Interface Information / Wiring Diagrams


#### Remote bus cable for PROFIBUS-DP

To insert BIS C-6022 processor into the serial PROFIBUS-DP, there are the terminal X2 for the PROFIBUS output and the terminal X3 for the PROFIBUS input.

#### BIS C-6022-...-ST10




#### BIS C-6022-...-ST14




### BIS C-6022-...-ST10 Interface Information / Wiring Diagrams

Wiring diagram for BIS C-6022-...-ST10 processor




The ground connector should be connected to earth directly or through a RC combination depending on the system (potential counterpoise).  
When connecting the bus leads, make sure that the shield has proper connection to connector housing.

X1, supply voltage, digital input, and CT Present outputs




Pin	Function
1	+Vs
2	CT Present 2
3	-Vs
4	+IN
5	CT Present 1

X2, PROFIBUS output  
X3, PROFIBUS input



Pin	Function
1	DGND
2	A
3	n.c.
4	B
5	n.c.
6	VP
7	+24 V
8	GND
9	+
10...12	n.c.

X4, Service interface




Pin	Function
1	n.c.
2	TxD
3	GND
4	RxD

n.c. = do not connect!


### BIS C-6022-...-ST14 Interface Information / Wiring Diagrams

Wiring diagram for BIS C-6022-...-ST14 processor




The ground connector should be connected to earth directly or through a RC combination depending on the system (potential counterpoise).  
When connecting the bus leads, make sure that the shield has proper connection to connector housing.

X1, supply voltage, digital input




Pin	Function
1	+Vs
2	-IN
3	-Vs
4	+IN
5	n.c.

X2, PROFIBUS input (male)




X3, PROFIBUS output (female)



Pin	Function
1	VP
2	A
3	DGND
4	B
5	n.c.

X4, Service interface



Pin	Function
1	n.c.
2	TxD
3	GND
4	RxD

n.c. = do not connect!



### BIS C-6022 Changing the EEPROM

#### Changing the EEPROM in the BIS C-6022 processor

To change the EEPROM, open the processor as described on 76.




Be sure before opening that the unit is disconnected from power.

To avoid damaging the EEPROM, please observe the requirements for handling electrostatically sensitive components.




The EEPROM is replaced by unplugging and plugging back into the socket.



Location of the EEPROM

### BIS C-6022 Technical Data

<b>Dimensions, weight</b>	<b>Housing</b>	Metal
	Dimensions Weight	190 x 120 x 60 mm 820 g
<b>Operating conditions</b>	Ambient temperature	0 °C to +60 °C
<b>Enclosure</b>	Protection class	IP 65 (when connected)
<b>Connections</b> <b>BIS C-6022-...-ST10</b>	Integral connector X1 for $V_{S1}$ , <b>CT Present</b> , <b>+IN</b>	5-pin (male)
	Round connector X2 / X3 for <b>PROFIBUS-DP</b> Integral connector X4 for <b>Service interface</b>	12-pin (female) 4-pin (male)
<b>Connections</b> <b>BIS C-6022-...-ST14</b>	Integral connector X1 for $V_{S1}$ , <b>+IN</b>	5-pin (male)
	Integral connector X2 for <b>PROFIBUS-DP</b> input Integral connector X3 for <b>PROFIBUS-DP</b> output Integral connector X4 for <b>Service interface</b>	5-pin (male) 5-pin (female) 4-pin (male)
<b>Electrical connections</b>	<b>Supply voltage <math>V_S</math></b>	DC 24 V $\pm$ 20 %
	Ripple Current draw	$\leq$ 10 % $\leq$ 400 mA
with ST10 only:	<b>Control outputs CT Present 1 and 2</b>	Optocoupler isolated PNP (current sourcing) DC 24 V $\pm$ 20 % via X1 $\leq$ 10 % max. 20 mA approx. 2.5 V 10 k $\Omega$ to $-V_S$




**BIS C-6022  
Technical Data**

**Electrical Connections**  
(continued)

**Digital input +IN**

Control voltage active  
Control voltage inactive  
Input current at 24 V  
Delay time, typ.

Optocoupler isolated  
4 V to 40 V  
1.5 V to -40 V  
11 mA  
5 ms



**PROFIBUS-DP, Connector X2, X3  
Head 1, Head 2, Read/Write Head**

serial interface for PROFIBUS stations  
via 2 x connectors for all  
read/write heads BIS C-3\_ \_  
with 4-pin connector (female),  
**excluding** BIS C-350 and BIS C-352  
RS 232

**Service interface X4**

**Function displays**

BIS operating messages:  
Ready / Bus active  
CT1 Present / operating  
CT2 Present / operating

LED red / green  
LED green / yellow  
LED green / yellow



The CE-Mark is your assurance that our products are in conformance with the EU Directive

2004/108/EC (EMC-Guideline)

and the EMC Law. Testing in our EMC Laboratory, which is accredited by the DATech for Testing of Electromagnetic Compatibility, has confirmed that Balluff products meet the EMC requirements of the Generic Standard

EN 61000-6-4 (Emission) and EN 61000-6-2 (Noise Immunity).


english

**BALLUFF**

**BIS C-6022  
Ordering Information**

**Ordering code**

**BIS C-6022-019-050-03-ST**



**Accessory**  
(optional,  
not included)

Type		Ordering code for ST10	Ordering code for ST14
Mating connector	for X1	BKS-S 79-00	BKS-S 79-00
	for X2	BKS-S 86-00	BKS-S103-00
	for X3	BKS-S 86-00	BKS-S105-00
	for X4	BKS-S 10-3	BKS-S 10-3
Protective cap	for Head_ , X4	BES 12-SM-2	BES 12-SM-2
Protective cap		115 475 for X2	BKS 12-CS-01 for X3
Termination			BKS-S105-R01 for X3

## Appendix, ASCII Table

Deci- mal	Hex	Control Code	ASCII	Deci- mal	Hex	Control Code	ASCII	Deci- mal	Hex	ASCII	Deci- mal	Hex	ASCII	Deci- mal	Hex	ASCII	Deci- mal	Hex	ASCII
0	00	Ctrl @	NUL	22	16	Ctrl V	SYN	44	2C	,	65	41	A	86	56	V	107	6B	k
1	01	Ctrl A	SOH	23	17	Ctrl W	ETB	45	2D	-	66	42	B	87	57	W	108	6C	l
2	02	Ctrl B	STX	24	18	Ctrl X	CAN	46	2E	.	67	43	C	88	58	X	109	6D	m
3	03	Ctrl C	ETX	25	19	Ctrl Y	EM	47	2F	/	68	44	D	89	59	Y	110	6E	n
4	04	Ctrl D	EOT	26	1A	Ctrl Z	SUB	48	30	0	69	45	E	90	5A	Z	111	6F	o
5	05	Ctrl E	ENQ	27	1B	Ctrl [	ESC	49	31	1	70	46	F	91	5B	[	112	70	p
6	06	Ctrl F	ACK	28	1C	Ctrl \	FS	50	32	2	71	47	G	92	5C	\	113	71	q
7	07	Ctrl G	BEL	29	1D	Ctrl ]	GS	51	33	3	72	48	H	93	5D	]	114	72	r
8	08	Ctrl H	BS	30	1E	Ctrl ^	RS	52	34	4	73	49	I	94	5E	^	115	73	s
9	09	Ctrl I	HT	31	1F	Ctrl _	US	53	35	5	74	4A	J	95	5F	_	116	74	t
10	0A	Ctrl J	LF	32	20		SP	54	36	6	75	4B	K	96	60	`	117	75	u
11	0B	Ctrl K	VT	33	21		!	55	37	7	76	4C	L	97	61	a	118	76	v
12	0C	Ctrl L	FF	34	22		*	56	38	8	77	4D	M	98	62	b	119	77	w
13	0D	Ctrl M	CR	35	23		#	57	39	9	78	4E	N	99	63	c	120	78	x
14	0E	Ctrl N	SO	36	24		\$	58	3A	:	79	4F	O	100	64	d	121	79	y
15	0F	Ctrl O	SI	37	25		%	59	3B	;	80	50	P	101	65	e	122	7A	z
16	10	Ctrl P	DLE	38	26		&	60	3C	<	81	51	Q	102	66	f	123	7B	{
17	11	Ctrl Q	DC1	39	27		'	61	3D	=	82	52	R	103	67	g	124	7C	
18	12	Ctrl R	DC2	40	28		(	62	3E	>	83	53	S	104	68	h	125	7D	}
19	13	Ctrl S	DC3	41	29		)	63	3F	?	84	54	T	105	69	i	126	7E	~
20	14	Ctrl T	DC4	42	2A		*	64	40	@	85	55	U	106	6A	j	127	7F	DEL
21	15	Ctrl U	NAK	43	2B		+												