


REV	Description	DATE	BY
C	1. Improved layout for the USB PHY. 2. Removed unused parts from the design. 3. Added current measurement function to the TWL4030. 4. Added filter caps to the VBUS rail input and output. 5.Changed U9 & U11 package to the QFN..	8/14/08	GC
C1	1. Added J12 and J13 to provide access to the RGB TTL signals on the LCD. 2. Added 5 filter caps. 3. Moved the USB Host port from Port1 to Port2. 4. Deleted R1. 5. Added 10K pulldown to USB reset signal. 6. Added 10K pulldown resistors as ID function to determine board type by reading these pins. 7. Added series resistor, R53, in the CLK line of the HSUSB clock line. May be removed after testing.	10/1/08	GC
C2	1. Moved the McBSP3_DX signal to pin AB26. 2. Moved the McBSP3_DR signal to pin AB25. 3. Moved the McBSP3_CLKX signal to pin AD25. 4. Changes were to allow access to three PWM signals from OMAP3530.	12/16/08	GC
C3	1. Added series resistor to BKBAT. 2. Added TP to BKBAT to allow access for battery. 3. Added a 47pf CAP and 3.3uH inductor to the S-Video feedback resistors.	2/11/2009	GC
C3A	1. Switched to TPS65950 based on the availability of the parts. 2. Made the battery an installed component. Removed parallell resistor.	4/21/2009	GC
C3B	1. Corrected J4 and J5 symbol for the RGB interface.No electrical changes were made. 2. Removed battery as an installed component due to availability issues.	4/30/2009	GC
C4	1. Added C141, 22uF in parallell with C97. 2. Added option to allow the USB PHY and CLKOUT to be powered from the VIO_1V8 rail or the VAUX2 rail from the TPS65950. Default is VIO_1V8 rail. 3. Changed 1.8V filter CAP on USB PHY to 22uf. 4. Made R113 a DNI and installed R112.	10/5/2009	GC
C4A	1. Made R67 an installed inductor and made R68 a DNI. Switched to LDO powered EHCI USB Ph.	11/5/2009	GC


CONTENTS	
PAGE NO.	SCHEMATIC PAGE
1	COVER PAGE
2	USB OTG CONNECTOR AND MAIN POWER
3	OMAP3 1 OF 3
4	OMAP3 2 OF 3, JTAG, SWITCHES, LEDS, SVIDEO
5	OMAP3 3 OF 3
6	TPS65950 1 of 2, AUDIO JACKS, LED, 26MHZ, 32KHZ
7	TPS65950 2 of 2, Power Rails
8	USB HOST AND EXPANSION
9	SD/MMC, SERIAL HEADER
10	DVI-D

This schematic is ***NOT SUPPORTED*** and DOES NOT constitute a reference design. Only "community" support is allowed via resources at BeagleBoard.org/discuss.

THERE IS NO WARRANTY FOR THIS DESIGN , TO THE EXTENT PERMITTED BY APPLICABLE LAW. EXCEPT WHEN OTHERWISE STATED IN WRITING THE COPYRIGHT HOLDERS AND/OR OTHER PARTIES PROVIDE THE DESIGN "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. THE ENTIRE RISK AS TO THE QUALITY AND PERFORMANCE OF THE DESIGN IS WITH YOU. SHOULD THE DESIGN DESIGN PROVE DEFECTIVE, YOU ASSUME THE COST OF ALL NECESSARY SERVICING, REPAIR OR CORRECTION.


beagleboard.org

Title		Beagle-Cover Page	
Size	Document Number		Rev
B	450-5000-001		C4A
Date:	Tuesday, December 01, 2009	Sheet	1 of 10



Title		Beagle-USB Client and Power	
Size	Document Number	Rev	
B	400-5000-001	C4A	
Date:	Tuesday, December 01, 2009	Sheet	2 of 10

- × H10 SDR_C_BA1
- × H9 SDR_C_BA0
- × E1 SDR_C_A14
- × E2 SDR_C_A13
- × D1 SDR_C_A12
- × D3 SDR_C_A11
- × D4 SDR_C_A10
- × A9 SDR_C_A9
- × C1 SDR_C_A8
- × C2 SDR_C_A7
- × C3 SDR_C_A6
- × D5 SDR_C_A5
- × C4 SDR_C_A4
- × C5 SDR_C_A3
- × B3 SDR_C_A2
- × B4 SDR_C_A1
- × A4 SDR_C_A0

- × H14 SDR_C_nRAS
- × H13 SDR_C_nCAS
- × H15 SDR_C_nWE
- × A13 SDR_C_CLK
- × A14 SDR_C_nCLK
- × H17 SDR_C_CKE1
- × H18 SDR_C_CKE0
- × H12 SDR_C_nCS0
- × H11 SDR_C_nCS0
- × C20 SDR_C_DM3
- × B11 SDR_C_DM2
- × A16 SDR_C_DM1
- × E7 SDR_C_DM0
- × A20 SDR_C_DQS3
- × A10 SDR_C_DQS2
- × A17 SDR_C_DQS1
- × A6 SDR_C_DQS0

- AG22 DSS_D0/DX0/UART1_CTS/DSSVENC656_DATA0/GPIO_70
- AH22 DSS_D1/DY0/UART1_RTS/DSSVENC656_DATA1/GPIO_71
- AG23 DSS_D2/DX1/DSSVENC656_DATA2/GPIO_72
- AH23 DSS_D3/DY1/DSSVENC656_DATA3/GPIO_73
- AG24 DSS_D4/DX2/UART3_RX_IRRX/DSSVENC656_DATA4/GPIO_74
- AH24 DSS_D5/DY2/UART3_TX_IRTX/DSSVENC656_DATA5/GPIO_75
- E26 DSS_D6/UART1_TX/DSSVENC656_DATA6/GPIO_76/HW_DBG14
- F28 DSS_D7/UART1_RX/DSSVENC656_DATA7/GPIO_77/HW_DBG15
- E27 DSS_D8/GPIO_78/HW_DBG16
- G26 DSS_D9/GPIO_79/HW_DBG17
- AD28 DSS_D10/SDI_DAT1N/GPIO_80
- AD27 DSS_D11/SDI_DAT1P/GPIO_81
- AB28 DSS_D12/SDI_DAT2N/GPIO_82
- AB27 DSS_D13/SDI_DAT2P/GPIO_83
- AA27 DSS_D14/SDI_DAT3N/GPIO_84
- AA27 DSS_D15/SDI_DAT3P/GPIO_85
- G25 DSS_D16/GPIO_86
- H27 DSS_D17/GPIO_87
- H26 DSS_D18/SDI_VSYNC/McSPI3_CLK/DSS_D0/GPIO_88
- H25 DSS_D19/SDI_HSYNC/McSPI3_SIMO/DSS_D1/GPIO_89
- E28 DSS_D20/SDI_DEN/McSPI3_SOMI/DSS_D2/GPIO_90
- J26 DSS_D21/SDI_STP/McSPI3_CS0/DSS_D3/GPIO_91
- AC27 DSS_D22/SDI_CLKP/McSPI3_CS1/DSS_D4/GPIO_92
- AC28 DSS_D23/SDI_CLKN/DSS_D5/GPIO_93
- D28 DSS_PCLK/GPIO_66/HW_DBG12
- D26 DSS_HSYNC/GPIO_67/HW_DBG13
- D27 DSS_VSYNC/GPIO_68
- E27 DSS_ACBIAS/GPIO_69

- × R10 MMC1_CLK0
- × N26 MMC1_CMD
- × M27 MMC1_DAT0
- × N27 MMC1_DAT1
- × N26 MMC1_DAT2
- × P28 MMC1_DAT3
- × P27 MMC1_DAT4
- × P26 MMC1_DAT5
- × R27 MMC1_DAT6
- × R25 MMC1_DAT7

- × AE2 MMC2_CLK0
- × AG5 MMC2_CMD
- × AH5 MMC2_DAT0
- × AH4 MMC2_DAT1
- × AC4 MMC2_DAT2
- × AF4 MMC2_DAT3
- × AF4 MMC2_DAT4
- × AH3 MMC2_DAT5
- × AF3 MMC2_DAT6
- × AE3 MMC2_DAT7

- × AE2 MMC2_CLK/McSPI3_CLK/GPIO_130
- × AG5 MMC2_CMD/McSPI3_SIMO/GPIO_131
- × AH5 MMC2_DAT0/McSPI3_SOMI/GPIO_132
- × AH4 MMC2_DAT1/GPIO_133
- × AC4 MMC2_DAT2/McSPI3_CS1/GPIO_134
- × AF4 MMC2_DAT3/McSPI3_CS0/GPIO_135
- × AF4 MMC2_DAT4/McSPI3_CS0/GPIO_135
- × AH3 MMC2_DAT5/McSPI3_CS0/GPIO_135
- × AF3 MMC2_DAT6/McSPI3_CS0/GPIO_135
- × AE3 MMC2_DAT7/McSPI3_CS0/GPIO_135

- 10 DSS_D0
- 10 DSS_D1
- 10 DSS_D2
- 10 DSS_D3
- 10 DSS_D4
- 10 DSS_D5
- 10 DSS_D6
- 10 DSS_D7
- 10 DSS_D8
- 10 DSS_D9
- 10 DSS_D10
- 10 DSS_D11
- 10 DSS_D12
- 10 DSS_D13
- 10 DSS_D14
- 10 DSS_D15
- 10 DSS_D16
- 10 DSS_D17
- 10 DSS_D18
- 10 DSS_D19
- 10 DSS_D20
- 10 DSS_D21
- 10 DSS_D22
- 10 DSS_D23
- 10 DSS_PCLK
- 10 DSS_HSYNC
- 10 DSS_VSYNC
- 10 DSS_ACBIAS

- 9 MMC1_CLK0
- 9 MMC1_CMD
- 9 MMC1_DAT0
- 9 MMC1_DAT1
- 9 MMC1_DAT2
- 9 MMC1_DAT3
- 9 MMC1_DAT4
- 9 MMC1_DAT5
- 9 MMC1_DAT6
- 9 MMC1_DAT7

- 8 MMC2_CLK0
- 8 MMC2_CMD
- 8 MMC2_DAT0
- 8 MMC2_DAT1
- 8 MMC2_DAT2
- 8 MMC2_DAT3
- 8 MMC2_DAT4
- 8 MMC2_DAT5
- 8 MMC2_DAT6
- 8 MMC2_DAT7

- 8 MMC2_CLK/McSPI3_CLK/GPIO_130
- 8 MMC2_CMD/McSPI3_SIMO/GPIO_131
- 8 MMC2_DAT0/McSPI3_SOMI/GPIO_132
- 8 MMC2_DAT1/GPIO_133
- 8 MMC2_DAT2/McSPI3_CS1/GPIO_134
- 8 MMC2_DAT3/McSPI3_CS0/GPIO_135
- 8 MMC2_DAT4/McSPI3_CS0/GPIO_135
- 8 MMC2_DAT5/McSPI3_CS0/GPIO_135
- 8 MMC2_DAT6/McSPI3_CS0/GPIO_135
- 8 MMC2_DAT7/McSPI3_CS0/GPIO_135

- × C21 SDR_C_D31
- × B21 SDR_C_D30
- × A21 SDR_C_D29
- × D20 SDR_C_D28
- × B20 SDR_C_D27
- × B19 SDR_C_D26
- × A19 SDR_C_D25
- × C18 SDR_C_D24
- × D14 SDR_C_D23
- × B13 SDR_C_D22
- × A11 SDR_C_D21
- × C12 SDR_C_D20
- × C11 SDR_C_D19
- × B10 SDR_C_D18
- × D11 SDR_C_D17
- × D18 SDR_C_D16
- × B17 SDR_C_D15
- × C17 SDR_C_D14
- × D17 SDR_C_D13
- × B16 SDR_C_D12
- × C15 SDR_C_D11
- × B14 SDR_C_D10
- × C14 SDR_C_D9
- × A9 SDR_C_D8
- × B9 SDR_C_D7
- × A7 SDR_C_D6
- × C9 SDR_C_D5
- × C8 SDR_C_D4
- × B6 SDR_C_D3
- × C6 SDR_C_D2
- × D6 SDR_C_D1
- × D6 SDR_C_D0


- × K3 GPMC_A10/SYS_nDMAREQ3/GPIO_43
- × L3 GPMC_A9/SYS_nDMAREQ2/GPIO_42
- × M3 GPMC_A8/GPIO_41
- × N3 GPMC_A7/GPIO_40
- × R3 GPMC_A6/GPIO_39
- × T3 GPMC_A5/GPIO_38
- × K4 GPMC_A4/GPIO_37
- × L4 GPMC_A3/GPIO_36
- × M4 GPMC_A2/GPIO_35
- × N4 GPMC_A1/GPIO_34

- × Y1 GPMC_D15/GPIO_51
- × W1 GPMC_D14/GPIO_50
- × T2 GPMC_D13/GPIO_49
- × R2 GPMC_D12/GPIO_48
- × R1 GPMC_D11/GPIO_47
- × P1 GPMC_D10/GPIO_46
- × K2 GPMC_D9/GPIO_45
- × H2 GPMC_D8/GPIO_44
- × W2 GPMC_D7
- × V2 GPMC_D6
- × V1 GPMC_D5
- × T1 GPMC_D4
- × P2 GPMC_D3
- × L2 GPMC_D2
- × K1 GPMC_D1
- × K1 GPMC_D0


- × G4 GPMC_nCS0
- × H3 GPMC_nCS1/GPIO_52
- × V8 GPMC_nCS2/GPIO_53
- × U8 GPMC_nCS3/GPIO_54
- × T8 GPMC_nCS4/SYS_nDMAREQ1/McBSP4_CLKX/GPT9_PWM_EVT/GPIO_55
- × R8 GPMC_nCS5/SYS_nDMAREQ2/McBSP4_DR/GPT10_PWM_EVT/GPIO_56
- × P8 GPMC_nCS6/SYS_nDMAREQ3/McBSP4_DX/GPT11_PWM_EVT/GPIO_57
- × N8 GPMC_nCS7/GPMC_IODIR/McBSP4_FSX/GPT8_PWM_EVT/GPIO_58
- × T4 GPMC_CLK/GPIO_59
- × F4 GPMC_nWE
- × G2 GPMC_nADV_ALE
- × F3 GPMC_nADV_ALE
- × G3 GPMC_nBE0_CLE/GPIO_60
- × U3 GPMC_nBE1/GPIO_61
- × H1 GPMC_nWP/GPIO_62
- × M8 GPMC_WAIT0
- × L8 GPMC_WAIT1/GPIO_63
- × K8 GPMC_WAIT2/GPIO_64
- × J8 GPMC_WAIT3/SYS_nDMAREQ1/GPIO_65

- × AB26 UART2_CTS/McBSP3_DX/GPT9_PWM_EVT/GPIO_144
- × AB25 UART2_RTS/McBSP3_DR/GPT10_PWM_EVT/GPIO_145
- × AA25 UART2_TX/McBSP3_CLKX/GPT11_PWM_EVT/GPIO_146
- × AD25 UART2_RX/McBSP3_FSX/GPT8_PWM_EVT/GPIO_147
- × H18 UART3_CTS/RCTX/GPIO_163
- × H18 UART3_RTS/SDI/GPIO_164
- × H20 UART3_RX_IRRX/GPIO_165
- × H21 UART3_TX_IRTX/GPIO_166

VIO_1V8



Title		
Beagle-OMAP3530 Processor (1 of 3)		
Size	Document Number	Rev
B	450-5000-001	C4A
Date:	Tuesday, December 01, 2009	Sheet 3 of 10




NAND BOOT.....RA RD
 ONE NAND BOOT....RB RC
 BOOT_0b01111 NAND USB UART MMC1
 PERH_0b01111 USB UART MMC1 NAND
 BOOT_0b10000 OneNAND USB UART MMC1
 PERH_0b10000 USB UART MMC1 OneNAND


Resistor are loaded based upon POP memory type. Default for this revision is NAND.

Hold S1 down while pressing and releasing S2. This will force a peripheral boot. S2 can also be used as a switch for applications or SW user after booting.

COLD RESET
 Pressing and releasing S2 will reset ARM Processor.



Insures that the DVI-D is powered down at powerup.





beagleboard.org


Title		Beagle-TPS65950 (1 of 2)	
Size	Document Number	450-5000-001	
B		Date:	Tuesday, December 01, 2009
		Sheet	6 of 10
		Rev	C4A



Title Beagle-TPS65050 (2 of 2), POWER RAILS

Size Document Number Rev C4A
B 450-5000-001


Date: Tuesday, December 01, 2009 Sheet 7 of 10




Title Beagle-USB Host and Expansion Connector.

Size	Document Number	Rev
B	450-5000-001	C4A



Date: Tuesday, December 01, 2009 Sheet 8 of 10




SD/MMC Connector 6 in 1
MMC+, MMCMobile, SD,
MMC, miniSD, RS-MMC



UART3 Serial Port





beagleboard.org

Title **Beagle-RS232 and SD/MMC Connector**


Size	Document Number	Rev
B	450-5000-001	C4A

Date: **Tuesday, December 01, 2009** Sheet **9** of **10**



LCD RGB Interface



DVI-D Interface



DDC I2C Interface



Title Beagle-DVI-D and LCD Interface		
Size B	Document Number 450-5000-001	Rev C4A
Date: Tuesday, December 01, 2009	Sheet 10	of 10