

NI-VXITM

Software Reference Manual for BASIC



July 1994 Edition

Part Number 320328-01

**© Copyright 1991, 1994 National Instruments Corporation.
All Rights Reserved.**

National Instruments Corporate Headquarters

6504 Bridge Point Parkway

Austin, TX 78730-5039

(512) 794-0100

Technical support fax: (800) 328-2203

(512) 794-5678

Branch Offices:

Australia (03) 879 9422, Austria (0662) 435986, Belgium 02/757.00.20, Canada (Ontario) (519) 622-9310,

Canada (Québec) (514) 694-8521, Denmark 45 76 26 00, Finland (90) 527 2321, France (1) 48 14 24 24,

Germany 089/741 31 30, Italy 02/48301892, Japan (03) 3788-1921, Netherlands 03480-33466, Norway 32-848400,

Spain (91) 640 0085, Sweden 08-730 49 70, Switzerland 056/20 51 51, U.K. 0635 523545

Limited Warranty

The media on which you receive National Instruments software are warranted not to fail to execute programming instructions, due to defects in materials and workmanship, for a period of 90 days from date of shipment, as evidenced by receipts or other documentation. National Instruments will, at its option, repair or replace software media that do not execute programming instructions if National Instruments receives notice of such defects during the warranty period. National Instruments does not warrant that the operation of the software shall be uninterrupted or error free.

A Return Material Authorization (RMA) number must be obtained from the factory and clearly marked on the outside of the package before any equipment will be accepted for warranty work. National Instruments will pay the shipping costs of returning to the owner parts which are covered by warranty.

National Instruments believes that the information in this manual is accurate. The document has been carefully reviewed for technical accuracy. In the event that technical or typographical errors exist, National Instruments reserves the right to make changes to subsequent editions of this document without prior notice to holders of this edition. The reader should consult National Instruments if errors are suspected. In no event shall National Instruments be liable for any damages arising out of or related to this document or the information contained in it.

EXCEPT AS SPECIFIED HEREIN, NATIONAL INSTRUMENTS MAKES NO WARRANTIES, EXPRESS OR IMPLIED, AND SPECIFICALLY DISCLAIMS ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. CUSTOMER'S RIGHT TO RECOVER DAMAGES CAUSED BY FAULT OR NEGLIGENCE ON THE PART OF NATIONAL INSTRUMENTS SHALL BE LIMITED TO THE AMOUNT THERETOFORE PAID BY THE CUSTOMER. NATIONAL INSTRUMENTS WILL NOT BE LIABLE FOR DAMAGES RESULTING FROM LOSS OF DATA, PROFITS, USE OF PRODUCTS, OR INCIDENTAL OR CONSEQUENTIAL DAMAGES, EVEN IF ADVISED OF THE POSSIBILITY THEREOF. This limitation of the liability of National Instruments will apply regardless of the form of action, whether in contract or tort, including negligence. Any action against National Instruments must be brought within one year after the cause of action accrues. National Instruments shall not be liable for any delay in performance due to causes beyond its reasonable control. The warranty provided herein does not cover damages, defects, malfunctions, or service failures caused by owner's failure to follow the National Instruments installation, operation, or maintenance instructions; owner's modification of the product; owner's abuse, misuse, or negligent acts; and power failure or surges, fire, flood, accident, actions of third parties, or other events outside reasonable control.

Copyright

Under the copyright laws, this publication may not be reproduced or transmitted in any form, electronic or mechanical, including photocopying, recording, storing in an information retrieval system, or translating, in whole or in part, without the prior written consent of National Instruments Corporation.

Trademarks

NI-VXI™ and TIC™ are trademarks of National Instruments Corporation.

Product and company names listed are trademarks or trade names of their respective companies.

Warning Regarding Medical and Clinical Use of National Instruments Products

National Instruments products are not designed with components and testing intended to ensure a level of reliability suitable for use in treatment and diagnosis of humans. Applications of National Instruments products involving medical or clinical treatment can create a potential for accidental injury caused by product failure, or by errors on the part of the user or application designer. Any use or application of National Instruments products for or involving medical or clinical treatment must be performed by properly trained and qualified medical personnel, and all traditional medical safeguards, equipment, and procedures that are appropriate in the particular situation to prevent serious injury or death should always continue to be used when National Instruments products are being used. National Instruments products are NOT intended to be a substitute for any form of established process, procedure, or equipment used to monitor or safeguard human health and safety in medical or clinical treatment.

Contents

About This Manual	xiii
Organization of This Manual.....	xiii
Conventions Used in This Manual.....	xiv
Related Documentation	xv
Customer Communication	xv
Chapter 1	
Introduction to VXI	1-1
About the NI-VXI Functions	1-1
VXIbus Overview	1-1
VXI Devices	1-1
Register-Based Devices.....	1-2
Message-Based Devices	1-2
Word Serial Protocol.....	1-2
Commander/Servant Hierarchies.....	1-3
Interrupts and Asynchronous Events.....	1-3
MXIbus Overview	1-3
Chapter 2	
Introduction to the NI-VXI Functions	2-1
Calling Syntax	2-2
Input Versus Output Parameters	2-2
Multiple Mainframe Support	2-3
Embedded Versus External and Extended Controllers.....	2-3
The Extender Versus Controller Parameters	2-4
NI-VXI Multiple Mainframe Portability	2-5
Chapter 3	
System Configuration Functions	3-1
Functional Overview	3-1
InitVXIlibrary ()	3-1
CloseVXIlibrary ().....	3-1
FindDevLA (namepat, manid, modelcode, devclass, slot, mainframe, cmdrla, la)	3-2
GetDevInfoShort (la, field, shortvalue).....	3-2
GetDevInfoLong (la, field, longvalue).....	3-2
GetDevInfoStr (la, field, stringvalue)	3-2
SetDevInfoShort (la, field, shortvalue)	3-2
SetDevInfoLong (la, field, longvalue).....	3-3
SetDevInfoStr (la, field, stringvalue)	3-3
CreateDevInfo (la).....	3-3
Function Descriptions	3-4
CloseVXIlibrary	3-4
CreateDevInfo	3-5
FindDevLA	3-6
GetDevInfoLong	3-8
GetDevInfoShort	3-9
GetDevInfoStr	3-11
InitVXIlibrary	3-12
SetDevInfoLong	3-13
SetDevInfoShort	3-14
SetDevInfoStr	3-16

Chapter 4

Commander Word Serial Protocol Functions	4-1
Functional Overview	4-2
WSrd (la, buf, count, modevalue, retcount)	4-2
WSrdf (la, filename, count, modevalue, retcount)	4-2
WSrdi (la, buf, count, modevalue, retcount)	4-2
WSrdl (la, buf, count, modevalue, retcount)	4-2
WSwrt (la, buf, count, modevalue, retcount)	4-3
WSwrtf (la, filename, count, modevalue, retcount)	4-3
WSwrti (la, buf, count, modevalue, retcount)	4-3
WSwrtl (la, buf, count, modevalue, retcount)	4-3
WScmd (la, cmd, respflag, response)	4-3
WSresp (la, response)	4-4
WStrg (la)	4-4
WSclr (la)	4-4
WSabort (la, abortop)	4-4
WSLcmd (la, cmd, respflag, response)	4-4
WSLresp (la, response)	4-5
WSEcmd (la, cmdExt, cmd, respflag, response)	4-5
WSsetTmo (timo, actualtimo)	4-5
WSgetTmo (actualtimo)	4-5
Function Descriptions	4-6
WSabort	4-6
WSclr	4-7
WScmd	4-8
WSEcmd	4-9
WSgetTmo	4-10
WSLcmd	4-11
WSLresp	4-12
WSrd	4-13
WSrdf	4-15
WSrdi	4-17
WSrdl	4-19
WSresp	4-21
WSsetTmo	4-22
WStrg	4-23
WSwrt	4-24
WSwrtf	4-26
WSwrti	4-28
WSwrtl	4-30

Chapter 5

Servant Word Serial Protocol Functions	5-1
Programming Considerations	5-2
Functional Overview	5-3
WSSenable ()	5-3
WSSdisable ()	5-3
WSSrd (buf, count, modevalue)	5-3
WSSrdi (buf, count, modevalue)	5-3
WSSrdl (buf, count, modevalue)	5-3
DefaultWSSrdHandler (status, count)	5-4
WSSwrt (buf, count, modevalue)	5-4
WSSwrti (buf, count, modevalue)	5-4
WSSwrtl (buf, count, modevalue)	5-4
DefaultWSSwrtHandler (status, count)	5-4
DefaultWSScmdHandler (cmd)	5-5
WSSsendResp (response)	5-5
WSSnoResp ()	5-5

DefaultWSSLcmdHandler (cmd)	5-5
WSSLsendResp (response)	5-5
WSSLnoResp ().....	5-5
DefaultWSSecmdHandler (cmdExt, cmd)	5-6
WSSabort (abortop).....	5-6
GenProtError (proterr).....	5-6
RespProtError ()	5-6
Function Descriptions	5-7
GenProtError	5-7
RespProtError	5-8
WSSabort.....	5-9
WSSdisable	5-10
WSSenable	5-11
WSSLnoResp	5-12
WSSLsendResp.....	5-13
WSSnoResp.....	5-14
WSSrd	5-15
WSSrdi	5-16
WSSrdl	5-17
WSSsendResp	5-18
WSSwrt	5-19
WSSwrti	5-20
WSSwrtl	5-21
Default Handlers for the Servant Word Serial Functions	5-22
DefaultWSScmdHandler	5-22
DefaultWSSecmdHandler.....	5-23
DefaultWSSLcmdHandler.....	5-24
DefaultWSSrdHandler.....	5-25
DefaultWSSwrtHandler (status, count).....	5-26

Chapter 6

Low-Level VXIbus Access Functions	6-1
Programming Considerations.....	6-1
Multiple Privilege Access for a Window	6-2
Owner Privilege	6-2
Access Only Privilege.....	6-3
Owner and Access Only Privilege Versus Interrupt Service Routines.....	6-3
Functional Overview	6-3
MapVXIAddress (accessparms, address, timo, windownum, ret)	6-3
UnMapVXIAddress (windownum).....	6-4
GetWindowRange (windownum, windowbase, windowend).....	6-4
VXIpeek (addressptr, accwidth, value)	6-4
VXIpoke (addressptr, accwidth, value).....	6-4
SetContext (windownum, context).....	6-4
GetContext (windownum, context)	6-5
SetPrivilege (windownum, priv)	6-5
GetPrivilege (windownum, priv).....	6-5
SetByteOrder (windownum, ordermode)	6-5
GetByteOrder (windownum, ordermode)	6-5
GetVXIbusStatusInd (controller, field, status).....	6-6
Function Descriptions	6-7
GetByteOrder	6-7
GetContext.....	6-8
GetPrivilege.....	6-9
GetVXIbusStatusInd	6-10
GetWindowRange	6-11
MapVXIAddress	6-12
SetByteOrder	6-14
SetContext	6-15

SetPrivilege	6-16
UnMapVXIAddress.....	6-17
VXIpeek	6-18
VXIpoke	6-19

Chapter 7

High-Level VXIbus Access Functions.....	7-1
Programming Considerations for High-Level VXIbus Access Functions.....	7-1
Functional Overview	7-2
VXIin (accessparms, address, accwidth, value)	7-2
VXIout (accessparms, address, accwidth, value)	7-2
VXIinReg (la, reg, value)	7-2
VXIoutReg (la, reg, value)	7-2
VXImove (srcparms, srcaddr, destparms, destaddr, length, accwidth).....	7-2
Function Descriptions	7-3
VXIin.....	7-3
VXIinReg	7-5
VXImove.....	7-6
VXIout.....	7-8
VXIoutReg	7-10

Chapter 8

Local Resource Access Functions.....	8-1
Functional Overview	8-1
GetMyLA ().....	8-1
VXIinLR (reg, accwidth, value).....	8-1
VXIoutLR (reg, accwidth, value).....	8-1
SetMODID (enable, modid)	8-2
ReadMODID (modid)	8-2
VXImemAlloc (accwidth, useraddr, vxiaddr).....	8-2
VXImemCopy (useraddr, bufaddr, accwidth, dir).....	8-2
VXImemFree (useraddr)	8-2
Function Descriptions	8-3
GetMyLA	8-3
ReadMODID	8-4
SetMODID	8-5
VXIinLR.....	8-6
VXImemAlloc	8-7
VXImemCopy	8-8
VXImemFree.....	8-9
VXIoutLR.....	8-10

Chapter 9

VXI Signal Functions	9-1
Programming Considerations for Signal Queuing.....	9-1
WaitForSignal Considerations.....	9-2
Functional Overview	9-3
RouteSignal (la, modemask)	9-3
EnableSignalInt ()	9-3
DisableSignalInt ().....	9-3
DefaultSignalHandler (sigval).....	9-3
SignalDeq (la, signalmask, sigval)	9-3
SignalEnq (sigval)	9-4
SignalJam (sigval).....	9-4
WaitForSignal (la, signalmask, timeout, retsignal, retsignalmask).....	9-4
Function Descriptions	9-5
DisableSignalInt	9-5

EnableSignalInt	9-6
RouteSignal	9-7
SignalDeq	9-9
SignalEnq	9-11
SignalJam	9-12
WaitForSignal	9-13
Default Handler for VXI Signal Functions	9-15
DefaultSignalHandler	9-15

Chapter 10

VXI Interrupt Functions	10-1
Programming Considerations.....	10-2
ROAK Versus RORA VXI Interrupters	10-2
Functional Overview	10-3
RouteVXIint (controller, Sroute).....	10-3
EnableVXItoSignalInt (controller, levels).....	10-3
DisableVXItoSignalInt (controller, levels)	10-3
EnableVXIint (controller, levels)	10-4
DisableVXIint (controller, levels).....	10-4
VXIintAcknowledgeMode (controller, modes).....	10-4
DefaultVXIintHandler (controller, level, statusId)	10-4
AssertVXIint (controller, level, statusId)	10-4
DeAssertVXIint (controller, level)	10-5
AcknowledgeVXIint (controller, level, statusId)	10-5
Function Descriptions	10-6
AcknowledgeVXIint	10-6
AssertVXIint	10-7
DeAssertVXIint.....	10-8
DisableVXIint	10-9
DisableVXItoSignalInt.....	10-10
EnableVXIint.....	10-11
EnableVXItoSignalInt.....	10-12
RouteVXIint	10-13
VXIintAcknowledgeMode	10-14
Default Handler for VXI Interrupt Functions	10-15
DefaultVXIintHandler.....	10-15

Chapter 11

VXI Trigger Functions	11-1
Capabilities of the National Instruments Triggering Hardware.....	11-2
External Controller/VXI-MXI Trigger Capabilities (without TIC Chip)	11-2
Embedded Controller Trigger Capabilities (without TIC Chip)	11-3
Embedded and External Controller Trigger Capabilities (with TIC Chip).....	11-3
Sourcing	11-6
Accepting	11-8
Mapping/Conditioning	11-8
Setup/Configuration Options	11-9
Combination Options	11-9
Functional Overview	11-10
Source Trigger Functions	11-10
SrcTrig (controller, line, prot, timeout).....	11-10
DefaultTrigHandler (controller, line, type).....	11-10
DefaultTrigHandler2 (controller, line, type).....	11-10

Acceptor Trigger Functions.....	11-10
EnableTrigSense (controller, line, prot).....	11-11
DisableTrigSense (controller, line).....	11-11
DefaultTrigHandler (controller, line, type).....	11-11
DefaultTrigHandler2 (controller, line, type).....	11-11
AcknowledgeTrig (controller, line).....	11-11
WaitForTrig (controller, line, timeout).....	11-11
Map Trigger Functions.....	11-12
MapTrigToTrig (controller, srcTrig, destTrig, mapmode).....	11-12
UnMapTrigToTrig (controller, srcTrig, destTrig).....	11-12
Trigger Configuration Functions.....	11-12
TrigAssertConfig (controller, line, configmode).....	11-12
TrigExtConfig (controller, extline, configmode).....	11-12
TrigCntrConfig (controller, configmode, source, count).....	11-13
TrigTickConfig (controller, configmode, source, tcount1, tcount2).....	11-13
Function Descriptions.....	11-14
AcknowledgeTrig.....	11-14
DisableTrigSense.....	11-15
EnableTrigSense.....	11-16
MapTrigToTrig.....	11-17
SrcTrig.....	11-19
TrigAssertConfig.....	11-21
TrigCntrConfig.....	11-23
TrigExtConfig.....	11-24
TrigTickConfig.....	11-26
UnMapTrigToTrig.....	11-28
WaitForTrig.....	11-29
Default Handlers for VXI Trigger Functions.....	11-30
DefaultTrigHandler.....	11-30
DefaultTrigHandler2.....	11-31

Chapter 12

System Interrupt Handler Functions.....	12-1
Functional Overview.....	12-1
EnableSysfail (controller).....	12-1
DisableSysfail (controller).....	12-1
DefaultSysfailHandler (controller).....	12-1
EnableACfail (controller).....	12-2
DisableACfail (controller).....	12-2
DefaultACfailHandler (controller).....	12-2
EnableSoftReset ().....	12-2
DisableSoftReset ().....	12-2
DefaultSoftResetHandler ().....	12-3
EnableSysreset (controller).....	12-3
DisableSysreset (controller).....	12-3
AssertSysreset (controller, resetmode).....	12-3
DefaultSysresetHandler (controller).....	12-3
DefaultBusErrorHandler ().....	12-3
Function Descriptions.....	12-4
AssertSysreset.....	12-4
DisableACfail.....	12-5
DisableSoftReset.....	12-6
DisableSysfail.....	12-7
DisableSysreset.....	12-8
EnableACfail.....	12-9
EnableSoftReset.....	12-10
EnableSysfail.....	12-11
EnableSysreset.....	12-12
Default Handlers for the System Interrupt Handler Functions.....	12-13

DefaultACfailHandler	12-13
DefaultBusErrorHandler	12-13
DefaultSoftResetHandler.....	12-14
DefaultSysfailHandler	12-14
DefaultSysresetHandler.....	12-14

Chapter 13

VXIbus Extender Functions	13-1
Functional Overview	13-1
MapECLtrig (extender, lines, directions)	13-1
MapTTLtrig (extender, lines, directions)	13-1
MapUtilBus (extender, modes)	13-1
MapVXIint (extender, levels, directions).....	13-2
Function Descriptions	13-3
MapECLtrig.....	13-3
MapTTLtrig.....	13-4
MapUtilBus	13-5
MapVXIint	13-6

Appendix

Customer Communication	Appendix-1
-------------------------------------	------------

Glossary	Glossary-1
-----------------------	------------

Index	Index-1
--------------------	---------

Figures

Figure 1-1. VXI Configuration Registers	1-1
Figure 1-2. VXI Software Protocols	1-2
Figure 2-1. Embedded Versus External CPU Configurations	2-3
Figure 2-2. Extender Versus Controller Parameters	2-4
Figure 2-3. External CPU Configuration with Multiple Extended Controllers.....	2-5
Figure 5-1. NI-VXI Servant Word Serial Model.....	5-2
Figure 9-1. NI-VXI VXI Interrupt and Signal Model	9-2
Figure 10-1. NI-VXI VXI Interrupt and Signal Model	10-2
Figure 11-1. TIC Chip Block Diagram.....	11-4
Figure 11-2. Trigger Module Block Diagram.....	11-5
Figure 11-3. GPIO Module Block Diagram	11-6

About This Manual

This manual describes in detail the features of the NI-VXI software and the VXI function calls in BASIC.

Organization of This Manual

The *NI-VXI Software Reference Manual for BASIC* is organized as follows:

- Chapter 1, *Introduction to VXI*, introduces you to the concepts of VXI and MXI, and to the NI-VXI software.
- Chapter 2, *Introduction to the NI-VXI Functions*, introduces you to the NI-VXI functions and their capabilities, discusses the use of function parameters, and describes application environments for which the functions are designed.
- Chapter 3, *System Configuration Functions*, describes the BASIC syntax and use of the VXI system configuration functions. These functions copy all of the Resource Manager table information into data structures at startup so that you can find device names or logical addresses by specifying certain attributes of the device for identification purposes. This chapter defines the parameters and shows examples of the use of each function.
- Chapter 4, *Commander Word Serial Protocol Functions*, describes the BASIC syntax and use of the VXI Commander Word Serial Protocol functions. Word serial communication is the minimal mode of communication between VXI Message-Based devices within the VXI Commander/Servant hierarchy. Commander Word Serial functions let the local CPU (the CPU on which the NI-VXI interface resides) perform VXI Message-Based Commander Word Serial communication with its Servants. This chapter defines the parameters and shows examples of the use of each function.
- Chapter 5, *Servant Word Serial Protocol Functions*, describes the BASIC syntax and use of the VXI Servant Word Serial Protocol functions and default handlers. Word serial communication is the minimal mode of communication between VXI Message-Based devices within the VXI Commander/Servant hierarchy. The local CPU (the CPU on which the NI-VXI interface resides) uses the Servant Word Serial functions to perform VXI Message-Based Servant Word Serial communication with its Commander. This chapter defines the parameters and shows examples of the use of each function.
- Chapter 6, *Low-Level VXIbus Access Functions*, describes the BASIC syntax and use of the VXI low-level VXIbus access functions. Low-level VXIbus access is the fastest access method for directly reading from or writing to any of the VXIbus address spaces. This chapter defines the parameters and shows examples of the use of each function.
- Chapter 7, *High-Level VXIbus Access Functions*, describes the BASIC syntax and use of the VXI high-level VXIbus access functions. With high-level VXIbus access functions, you have direct access to the VXIbus address spaces. You can use these functions to read, write, and move blocks of data between any of the VXIbus address spaces. When execution speed is not a critical issue, these functions provide an easy-to-use interface. This chapter defines the parameters and shows examples of the use of each function.
- Chapter 8, *Local Resource Access Functions*, describes the BASIC syntax and use of the VXI local resource access functions. With these functions, you have access to miscellaneous local resources such as the local CPU VXI register set, Slot 0 MODID operations, and the local CPU VXI Shared RAM. These functions are useful for shared memory type communication, non-Resource Manager operation, and debugging purposes. This chapter defines the parameters and shows examples of the use of each function.

- Chapter 9, *VXI Signal Functions*, describes the BASIC syntax and use of the VXI signal functions and default handler. With these functions, VXI bus master devices can interrupt another device. VXI signal functions can specify the signal routing, manipulate the global signal queue, and wait for a particular signal value (or set of values) to be received. This chapter defines the parameters and shows examples of the use of each function.
- Chapter 10, *VXI Interrupt Functions*, describes the BASIC syntax and use of the VXI interrupt functions and default handler. VXI interrupts are a basic form of asynchronous communication used by VXI devices with VXI interrupter support. These functions can specify the status/ID processing method, install interrupt service routines, and assert specified VXI interrupt lines with a specified status/ID value. This chapter defines the parameters and shows examples of the use of each function.
- Chapter 11, *VXI Trigger Functions*, describes the BASIC syntax and use of the VXI trigger functions and default handlers. These functions provide a standard interface to source and accept any of the VXIbus TTL or ECL trigger lines. VXI trigger functions support all VXI-defined trigger protocols, with the actual capabilities dependent on the specific hardware platform. This chapter defines the parameters and shows examples of the use of each function.
- Chapter 12, *System Interrupt Handler Functions*, describes the BASIC syntax and use of the VXI system interrupt handler functions and default handlers. With these functions, you can handle miscellaneous system conditions that can occur in the VXI environment. This chapter defines the parameters and shows examples of the use of each function.
- Chapter 13, *VXIbus Extender Functions*, describes the BASIC syntax and use of the VXI extender functions. These functions can be used to dynamically reconfigure multiple-mainframe transparent mapping of the VXI interrupt and trigger lines and utility bus signals. This chapter defines the parameters and shows examples of the use of each function.
- The appendix, *Customer Communication*, directs you where you can find forms you can use to request help from National Instruments or to comment on our products and manuals.
- The *Glossary* contains an alphabetical list and description of terms used in this manual, including abbreviations, acronyms, metric prefixes, mnemonics, and symbols.
- The *Index* contains an alphabetical list of key terms and topics in this manual, including the page where you can find each one.

Conventions Used in This Manual

Throughout this manual, the following conventions are used to distinguish elements of text:

<i>italic</i>	Italic text denotes emphasis, a cross reference, or an introduction to a key concept. In this manual, italics are also used to denote Word Serial commands, queries, and signals.
monospace	Text in this font denotes the names of all VXI function calls, sections of code, function syntax, parameter names, console responses, and syntax examples.
<i>bold italic</i>	Text in this font denotes an important note.

Numbers in this manual are base 10 unless noted as follows:

- Binary numbers are indicated by a -b suffix (for example, 11010101b).
- Octal numbers are indicated by an -o suffix (for example, 325o).
- Hexadecimal numbers are indicated by an -h suffix (for example, D5h).
- ASCII character and string values are indicated by double quotation marks (for example, "This is a string").

Terminology that is specific to a chapter or section is defined at its first occurrence.

Related Documentation

The following documents contain information that you may find helpful as you read this manual:

- *IEEE Standard for a Versatile Backplane Bus: VMEbus*, ANSI/IEEE Standard 1014-1987
- *NI-VXI Software Reference Manual for C*, National Instruments Corporation
- *VXI-1, VXIbus System Specification*, Revision 1.4, VXIbus Consortium
- *VXI-6, VXIbus Mainframe Extender Specification*, Revision 1.0, VXIbus Consortium

Customer Communication

National Instruments wants to receive your comments on our products and manuals. We are interested in the applications you develop with our products, and we want to help if you have problems with them. To make it easy for you to contact us, this manual and your Getting Started manual contain comment and configuration forms for you to complete. These forms are in the appendix, *Customer Communication*, at the end of our manuals.

Chapter 1

Introduction to VXI

This chapter introduces you to the concepts of VXI (VME eXtensions for Instrumentation) and MXI (Multisystem eXtension Interface), and to the NI-VXI software.

About the NI-VXI Functions

The comprehensive functions for programming the VXIbus that are included with the NI-VXI software are available for a variety of controller platforms and operating systems. Among the compatible platforms are the National Instruments line of embedded controllers and external computers that have a MXIbus interface.

This manual describes the NI-VXI functions in groups based on their functionality. Chapter 2, *Introduction to the NI-VXI Functions*, describes these groups and explains when the functions within a group are normally used. Chapters 3 through 13 completely define each function within a group.

VXIbus Overview

This section introduces some of the concepts of the VXIbus specification.

VXI Devices

A VXI device has a unique *logical address*, which serves as a means of accessing the device in the VXI system. This logical address is analogous to a GPIB device address. VXI uses an 8-bit logical address, allowing for up to 256 VXI devices in a VXI system.

Each VXI device must have a specific set of registers, called *configuration registers* (Figure 1-1). These registers are located in the upper 16 KB of the 64 KB A16 VME address space. The logical address of a VXI device determines the location of the device's configuration registers in the 16 KB area reserved by VXI.




Figure 1-1. VXI Configuration Registers

Register-Based Devices

Through the use of the VXI configuration registers, which are required for all VXI devices, the system can identify each VXI device, its type, model and manufacturer, address space, and memory requirements. VXIbus devices with only this minimum level of capability are called *Register-Based* devices. With this common set of configuration registers, the centralized *Resource Manager* (RM), essentially a software module, can perform automatic system and memory configuration when the system is initialized.

Message-Based Devices

In addition to Register-Based devices, the VXIbus specification also defines *Message-Based* devices, which are required to have *communication registers* as well as the configuration registers. All Message-Based VXIbus devices, regardless of the manufacturer, can communicate at a minimum level using the VXI-specified *Word Serial Protocol*, as shown in Figure 1-2. In addition, you can establish higher-performance communication channels, such as shared-memory channels, to take advantage of the VXIbus bandwidth capabilities.




Figure 1-2. VXI Software Protocols

Word Serial Protocol

The VXIbus Word Serial Protocol is a standardized message-passing protocol. This protocol is functionally very similar to the IEEE 488 protocol, which transfers data messages to and from devices one byte (or word) at a time. Thus, VXI Message-Based devices communicate in a fashion very similar to IEEE 488 instruments. In general, Message-Based devices typically contain some level of local intelligence that uses or requires a high level of communication. In addition, Word Serial Protocol has messages for configuring Message-Based devices and the system resources.

All VXI Message-Based devices are required to use Word Serial Protocol and communicate in a standard way. The protocol is called *word serial*, because if you want to communicate with a Message-Based device, you do so by writing and reading 16-bit words one at a time to and from the Data In (write Data Low) and Data Out (read Data Low) hardware registers located on the device itself. Word serial communication is paced by bits in the device's response register that indicate whether the Data In register is empty and whether the Data Out register is full. This operation is very similar to Universal Asynchronous Receiver Transmitter (UART) on a serial port.

Commander/Servant Hierarchies

The VXIbus specification defines a Commander/Servant communication protocol so that you can construct hierarchical systems using conceptual layers of VXI devices. This structure is like an inverted tree. A *Commander* is any device in the hierarchy with one or more associated lower-level devices, or *Servants*. A *Servant* is any device in the subtree of a Commander. A device can be both a Commander and a Servant in a multiple-level hierarchy.

A Commander has exclusive control of its immediate Servants' (one or more) communication and configuration registers. Any VXI module has one and only one Commander. Commanders use Word Serial Protocol to communicate with Servants through the Servants' communication registers. Servants communicate with their Commander, responding to the Word Serial commands and queries from their Commander. Servants can also communicate asynchronous status and events to their Commander through hardware interrupts, or by writing specific messages directly to their Commander's Signal register.

Interrupts and Asynchronous Events

Servants can communicate asynchronous status and events to their Commander through hardware interrupts or by writing specific messages (signals) directly to their Commander's hardware Signal register. Devices that are *not* bus masters always transmit such information via interrupts, whereas devices that *do* have bus master capability can use either interrupts or send signals. Some devices can receive only signals, but others might be only interrupt handlers.

The VXIbus specification defines Word Serial commands so that a Commander can understand the capabilities of its Servants and configure them to generate interrupts or signals in a particular way. For example, a Commander can instruct its Servants to use a particular interrupt line, to send signals rather than generate interrupts, or configure the reporting of only certain status or error conditions.

Although the Word Serial Protocol is reserved for Commander/Servant communications, you can establish peer-to-peer communication between two VXI devices through a specified shared-memory protocol or simply by writing specific messages directly to the device's Signal register.

MXIbus Overview

The MXIbus is a high-performance communication link that interconnects devices using round, flexible cables. MXI operates like modern backplane computer buses, but is a cabled communication link for very high-speed communication between physically separate devices. The emergence of the VXIbus inspired MXI. National Instruments, a member of the VXIbus Consortium, recognized that VXI requires a new generation of connectivity for the instrumentation systems of the future. National Instruments developed the MXIbus specification over a period of two years and announced it in April 1989 as an open industry standard.

National Instruments offers MXI interface products for a variety of platforms, including the VXIbus and VMEbus backplane systems, and the PC AT, EISA, PS/2, Sun SPARCstation, Macintosh, DECstation 5000, and IBM RISC System/6000 computer systems. These MXI products directly and transparently couple these industry-standard computers to the VXIbus and the VMEbus backplanes. They also transparently extend VXI/VME across multiple mainframes, and seamlessly integrate external devices that cannot physically fit on a plug-in module into a VXI/VME system.

Chapter 2

Introduction to the NI-VXI Functions

This chapter introduces you to the NI-VXI functions and their capabilities, discusses the use of function parameters, and describes application environments for which the functions are designed.

The NI-VXI functions are a set of BASIC functions you can use to perform operations in the VXI environment. The NI-VXI BASIC interface is independent of the hardware platform and the operating system environment. The NI-VXI functions are divided into the following groups.

- **System Configuration Functions**
The System Configuration functions provide the lowest-level initialization of the NI-VXI interface. In addition, the System Configuration functions can retrieve or modify device configuration information.
- **Commander Word Serial Protocol Functions**
Word Serial is the minimal mode of communication between VXI Message-Based devices. Commander Word Serial functions give you all of the necessary capabilities to communicate with a Message-Based Servant device using the Word Serial, Longword Serial, or Extended Longword Serial protocols. These capabilities include command/query sending and buffer reads/writes.
- **Servant Word Serial Protocol Functions**
Servant Word Serial functions give you all of the necessary capabilities to communicate with the Message-Based Commander of the local CPU (the device on which the NI-VXI interface resides) using the Word Serial, Longword Serial, or Extended Longword Serial protocols. These capabilities include command/query handling and buffer reads/writes.
- **Low-Level VXIbus Access Functions**
Low-Level VXIbus access is the fastest access method for directly reading from or writing to any of the VXIbus address spaces. You can use these functions to obtain a pointer that is directly mapped to a particular VXIbus address. How the pointer is used is at the discretion of the application. When using the Low-Level Access functions in your application, you need to take certain programming constraints and error conditions such as Bus Error (BERR*) into consideration.
- **High-Level VXIbus Access Functions**
Similar to the Low-Level VXIbus Access functions, the High-Level VXIbus Access functions give you direct access to the VXIbus address spaces. You can use these functions to read, write, and move blocks of data between any of the VXIbus address spaces. You can specify any VXIbus privilege mode or byte order. The functions trap and report Bus Errors. When the execution speed is not a critical issue, the High-Level VXIbus Access functions provide an easy-to-use interface.
- **Local Resource Access Functions**
Local Resource Access functions let you access miscellaneous local resources such as the local CPU VXI register set, Slot 0 MODID operations (when the local device is configured for Slot 0 operation), and the local CPU VXI Shared RAM. These functions are useful for shared memory type communication, for non-Resource Manager operation (when the local CPU is not the Resource Manager), and for debugging purposes.
- **VXI Signal Functions**
VXI Signals are an alternate method for VXI bus masters to interrupt another device. The value written to a device's Signal register has the same format as the status/ID value returned during a VXI interrupt acknowledge cycle. You can route VXI signals to an interrupt service routine or queue them on a global signal queue. You can use these functions to specify the signal routing, install interrupt service routines, manipulate the global signal queue, and wait for a particular signal value (or set of values) to be received.

- **VXI Interrupt Functions**
VXI Interrupt functions give you the ability to process individual VXI interrupt status/IDs as VME status/IDs, VXI status/IDs, or VXI signals. By default, status/IDs are processed as VXI signals (either with an interrupt service routine or by queuing on the global signal queue). VXI interrupt functions can specify the status/ID processing method and install interrupt service routines. In addition, VXI interrupt functions can assert specified VXI interrupt lines with a specified status/ID value.
- **VXI Trigger Functions**
The VXI Trigger functions are a standard interface for sourcing and accepting any of the VXIbus TTL or ECL trigger lines. The VXI trigger functions support all VXI-defined trigger protocols. The actual capabilities depend on the specific hardware platform. The VXI trigger functions can install interrupt service routines for various trigger interrupt conditions.
- **System Interrupt Handler Functions**
The System Interrupt Handler functions let you install interrupt service routines for the system interrupt conditions. These conditions include Sysfail, ACfail, Sysreset, Bus Error, and Soft Reset interrupts.
- **VXIbus Extender Functions**
The VXIbus Extender functions can dynamically reconfigure multimainframe transparent mapping of the VXI interrupt lines, TTL triggers, ECL triggers, and utility bus signals. The National Instruments Resource Manager configures the mainframe extenders with settings based on user-modifiable configuration files.

Calling Syntax

The function syntax used in this manual is specific to BASIC programming language. Each individual platform has been optimized within the boundaries of the particular hardware and operating system environment.

The following chapters use a generic BASIC syntax to describe each function and its argument. Keep in mind that QuickBASIC does *not* require that you include a set of empty parentheses in calls to functions such as `InitVXIlibrary` or `CloseVXIlibrary` that have no parameters; that is, the call will succeed in QuickBASIC whether or not you include the parentheses. However, Visual Basic *does* require the parentheses for proper syntax. For that reason, this manual uses the parentheses in all function calls that have no parameters.

Input Versus Output Parameters

BASIC function calls let you pass parameters by value or by reference. To pass information back to the calling subprogram requires passing by reference. The way parameters are passed in NI-VXI functions is declared in the BASIC module file `NIVXI.BAS`.

Example: `ret% = GetDevInfoShort% (la%, field%, shortvalue%)`

The `NIVXI.BAS` file defines `shortvalue%` as an output parameter, and `la%` and `field%` as input parameters.

Multiple Mainframe Support

The NI-VXI functions described in this manual fully support multiple mainframes both in external CPU configurations and embedded CPU configurations. The Startup Resource Manager supports one or more mainframe extenders and configures a single- or multiple-mainframe VXI system. Refer to *VXIbus Mainframe Extender Specification*, Revision 1.3 or later, for more details on multiple mainframe systems.

If you have a multiple-mainframe VXI system, please continue with the following sections in this chapter. If you have a single-mainframe system, you can proceed to the other chapters in this manual.

Embedded Versus External and Extended Controllers

The two basic types of multiple mainframe configurations are the *embedded* CPU (controller) configuration and the *external* CPU (controller) configuration (see Figure 2-1 for examples). The embedded CPU configuration is an intelligent CPU interface directly plugged into the VXI backplane. The embedded CPU must have all of its required VXI interface capabilities built onto the embedded CPU itself. An embedded CPU has direct access to the VXIbus backplane where it is installed. It uses mainframe extenders to access other mainframes.




Figure 2-1. Embedded Versus External CPU Configurations

The external CPU configuration involves plugging an interface board into an existing computer that connects the external CPU to VXI mainframes via one or more VXIbus extended controllers. An extended controller is a mainframe extender with additional VXIbus controller capabilities.

Special features outside of the scope of the *VXIbus Mainframe Extender Specification* have been added to National Instruments MXIbus mainframe extender products for more complete support of the VXIbus capabilities. These features give the external CPU all of the features of an embedded CPU, including VXI interrupt, TTL trigger, ECL trigger, Sysfail, and ACfail support for interrupting, sensing, and/or asserting these VXIbus signals. The specific capabilities of the MXIbus mainframe extender are dependent upon the specific product and configuration.

Extended controllers exist only on the first level of mainframe hierarchy, as Figure 2-1 illustrates. The first level of hierarchy for the embedded CPU is always the local mainframe. Because of this, the embedded CPU will never have any extended controllers. An external CPU along with an extended controller is functionally equivalent to an embedded CPU configuration. An external CPU with more than one extended controller is a superset of the embedded CPU configuration. If the application requires the local CPU (external or embedded) to receive VXI interrupts, triggers, and utility signals from below the first level of mainframe hierarchy, you should extend these VXIbus signals using the transparent VXIbus extender method (requiring INTX support on MXI extender products) via the Resource Manager configuration or VXIbus Extender functions.

The Extender Versus Controller Parameters

This document uses the `extender` and `controller` parameters to specify the VXI mainframe to which a particular function applies. In general, the value of the `extender` or `controller` parameter is either the local CPU or the VXI logical address of the VXI mainframe extender device you are using to access the particular mainframe (for example, a VXI-MXI or VME-MXI). Refer to Figure 2-2 for an example of VXI mainframe extenders used with the `extender` and/or `controller` parameters.




Figure 2-2. Extender Versus Controller Parameters

You can use the `extender` parameter only with the VXIbus Extender functions, which are fully described in Chapter 13, *VXIbus Extender Functions*. With these functions, you can reconfigure the transparent VXI mainframe extension configured by the Resource Manager. The extensions included are VXI interrupts, TTL triggers, ECL triggers, and Utility Bus (Sysfail, ACfail, and Sysreset). The capabilities of the VXIbus Extender functions are mapped directly onto the capabilities of the individual mapping registers of the standard VXIbus mainframe extender. Because the Resource Manager configures the mainframe extenders with settings based on user-modifiable configuration files, you will probably never need to use the VXIbus Extender functions in your application.

You can find the `controller` parameter only in NI-VXI functions that apply to embedded or extended controller capabilities. These capabilities include VXI interrupt, ACfail, Sysfail, and TTL/ECL trigger services. In embedded CPU configurations, you must always use a value of -1 or a local CPU logical address for the `controller` parameter to specify the local resources of the embedded CPU. For external CPU configurations, a -1 or local CPU logical address specifies the first extended controller (the mainframe extender with the lowest VXI logical address).

You can use other values in external CPU configurations that have more than one extended controller. In this case, the `controller` parameter value specifies the specific extended controller for which the functions should apply. As a result, you can use different sets of VXIbus resources within individual first-level mainframes (for example, different VXI interrupt levels handled on a per-mainframe basis). Notice that having more than one extended controller is not directly portable to the embedded CPU configuration.

NI-VXI Multiple Mainframe Portability

You should aim to achieve full portability between an external CPU configuration and an embedded CPU configuration in any multiple-platform application. Assuming that the extended controller and the embedded CPU have the required hardware support, single-mainframe systems have no configuration portability problems. Single-mainframe systems do not require functions that use the `extender` parameter for multiple-mainframe extension, and functions that use the `controller` parameter always specify the single extended controller or embedded CPU by default.

However, for direct portability of a multiple-mainframe configuration, you should probably not use multiple mainframes (extended controllers) on the first level of the hierarchy. Because the first link into VXI for an embedded CPU is a single VXI backplane interface (and not multiple backplane interfaces), the external CPU's multiple extended controller configuration has no functional equivalent. See Figure 2-3 for an example of this type of configuration.




Figure 2-3. External CPU Configuration with Multiple Extended Controllers

While this configuration may be advantageous for certain applications, it is not directly portable to an embedded CPU configuration (the embedded CPU configuration is more restrictive). For external CPU configurations, the only equivalent configuration is one extended controller on the first link from the external CPU. You should extend any additional mainframes out of the first (root) frame. Figure 2-1 illustrates this type of configuration. When looking for portability problems between the two types of configurations, always consider the combination of the external CPU and its associated mainframe extender as equivalent to an embedded CPU. The special features of the MXI mainframe extenders give the external CPU the extended VXIbus capabilities of an embedded CPU (on a per-mainframe basis). The NI-VXI interface treats the combination of the external CPU and the MXI mainframe extenders (extended controllers) as equivalent to an embedded CPU.

It is possible to change the external CPU configuration shown in Figure 2-1 into a multiple first-level mainframe configuration. Figure 2-3 shows how you could arrange the three mainframes. Notice that the first (root) mainframe has two mainframe extenders in Figure 2-1 in order to make a two-level mainframe hierarchy, whereas the configuration in Figure 2-3 has only one. The multiple first-level case always saves one mainframe extender interface. This savings may overcome the portability advantages for your application.

On the other hand, you can also make a multiple-mainframe configuration such as the system in Figure 2-3 fully compatible with the embedded CPU configuration in Figure 2-1. Multiple mainframes on the first level in an external CPU situation are not software compatible with the embedded CPU situation for one reason. Any functions that use the `controller` parameter with values other than -1 or the local CPU logical address would return error codes when used in the embedded CPU configuration. Using these `controller` parameter values implies that more than one extended controller has VXI interrupts, triggers, Sysfail, and/or ACfail conditions controlled directly by the external CPU. For full portability, you need to avoid this situation, which you can do by transparently mapping the Resource Manager and the VXIbus Extender functions (requiring INTX support for MXIbus mainframe extenders). You must map all first-level mainframe VXI interrupts, triggers, and Sysfail and ACfail conditions into the first-level mainframe with the lowest logical address (the default extended controller). From this point, the only value of the `controller` parameter required is -1 or the local CPU logical address. You can then achieve transparent operation of the `controller` parameter functions and direct portability to the embedded CPU configuration.

Chapter 3

System Configuration Functions

This chapter describes the BASIC syntax and use of the VXI system configuration functions. These functions copy all of the Resource Manager (RM) table information into data structures at startup so that you can find device names or logical addresses by specifying certain attributes of the device for identification purposes.

Initializing and closing the NI-VXI software interface and getting information about devices in the system are among the most important aspects of the NI-VXI software. All applications need to use the System Configuration functions at one level or another. When the NI-VXI RM runs, it logs the system configuration information in the RM table file, `resman.tbl`. The `InitVXIlibrary` function reads the information from `resman.tbl` into data structures accessible from the `DevInfo` function class. From this point on, you can retrieve any device-related information from the entry in the table. Only in very special cases should you modify the information in the table, which you can do by using one of the `DevInfo` functions. In this manner, both the application and the driver functions can directly access all the necessary VXI system information. Your application must call the `CloseVXIlibrary` function upon exit to free all data structures and disable interrupts.

Functional Overview

The following paragraphs describe the system configuration functions. The descriptions are grouped by functionality and are presented at a functional level describing the operation of each of the functions.

InitVXIlibrary ()

`InitVXIlibrary` is the application startup initialization routine. An application must call `InitVXIlibrary` at application startup. `InitVXIlibrary` performs all necessary installation and initialization procedures to make the NI-VXI interface functional. This includes copying all of the RM device information into the data structures in the NI-VXI library. This function configures all hardware interrupt sources (but leaves them disabled) and installs the corresponding default handlers. It also creates and initializes any other data structures required internally by the NI-VXI interface. When your application completes (or is aborted), it must call `CloseVXIlibrary` to free data structures and disable all of the interrupt sources.

CloseVXIlibrary ()

`CloseVXIlibrary` is the application termination routine, which should be called at the end (or abort) of any application. `CloseVXIlibrary` disables interrupts and frees dynamic memory allocated for the internal RM table and other structures. You must include a call to `CloseVXIlibrary` at the termination of your application (for whatever reason) to free all data structures allocated by `InitVXIlibrary` and disable interrupts. Failure to call `CloseVXIlibrary` when terminating your application can cause unpredictable and undesirable results. If your application can be aborted from some operating system abort routine (such as a *break* key or a process kill signal), be certain to install an abort/close routine to call `CloseVXIlibrary`.

FindDevLA (namepat, manid, modelcode, devclass, slot, mainframe, cmdrla, la)

`FindDevLA` scans the RM table information for a device with the specified attributes and returns its VXI logical address. You can use any combination of attributes to specify a device. A -1 or "" specifies to ignore the corresponding field in the attribute comparison. After finding the VXI logical address, you can use one of the `DevInfo` functions to get any information about the specified device.

GetDevInfoShort (la, field, shortvalue)

`GetDevInfoShort` returns information about the specified device from the NI-VXI RM table. The `field` parameter specifies the attribute of the information to retrieve. `GetDevInfoShort` is a function layered on top of `GetDevInfo` for languages (such as BASIC) that cannot typecast the `fieldvalues` of `GetDevInfo`. `GetDevInfoShort` returns only the `fields` of `GetDevInfo` that are 16-bit integers. Possible `fields` include the Commander's logical address, mainframe number, slot, manufacturer ID number, manufacturer name, model code, device class, VXI space allocated, VXI interrupt lines/handlers allocated, protocols supported, and so on.

GetDevInfoLong (la, field, longvalue)

`GetDevInfoLong` returns information about the specified device from the NI-VXI RM table. The `field` parameter specifies the attribute of the information to retrieve. `GetDevInfoLong` is a function layered on top of `GetDevInfo` for languages (such as BASIC) that cannot typecast the `fieldvalues` of `GetDevInfo`. `GetDevInfoLong` returns only the `fields` of `GetDevInfo` that are 32-bit integers. Possible `fields` include the VXI address base and size allocated to the device by the RM.

GetDevInfoStr (la, field, stringvalue)

`GetDevInfoStr` returns information about the specified device from the NI-VXI RM table. The `field` parameter specifies the attribute of the information to retrieve. `GetDevInfoStr` is a function layered on top of `GetDevInfo` for languages (such as BASIC) that cannot typecast the `fieldvalues` of `GetDevInfo`. `GetDevInfoStr` returns only the `fields` of `GetDevInfo` that are character strings. Possible `fields` include the device name, manufacturer name, and model name.

SetDevInfoShort (la, field, shortvalue)

`SetDevInfoShort` changes information about the specified device in the NI-VXI RM table. The `field` parameter specifies the attribute of the information to change. `SetDevInfoShort` is a function layered on top of `SetDevInfo` for languages (such as BASIC) that cannot typecast the `fieldvalues` of `SetDevInfo`. `SetDevInfoShort` changes only the `fields` of `SetDevInfo` that are 16-bit integers. Possible `fields` include the Commander's logical address, mainframe number, slot, manufacturer ID number, model code, device class, VXI space allocated, VXI interrupt lines/handlers allocated, protocols supported, and so on. Use this function only in very special situations, because it updates information in the NI-VXI interface and can affect execution. At the startup of your application, `InitVXIlibrary` completely initializes the RM table according to how the RM configured the VXI system. No initial changes are necessary for VXI devices.

SetDevInfoLong (la, field, longvalue)

`SetDevInfoLong` changes information about the specified device in the NI-VXI RM table. The `field` parameter specifies the attribute of the information to change. `SetDevInfoLong` is a function layered on top of `SetDevInfo` for languages (such as BASIC) that cannot typecast the `field` values of `SetDevInfo`. `SetDevInfoLong` returns only the `fields` of `SetDevInfo` that are 32-bit integers. Possible `fields` include the VXI address base and size allocated to the device by the RM. Use this function only in very special situations, because it updates information in the NI-VXI interface and can affect execution. At the startup of your application, `InitVXIlibrary` completely initializes the RM table according to how the RM configured the VXI system. No initial changes are necessary for VXI devices.

SetDevInfoStr (la, field, stringvalue)

`SetDevInfoStr` changes information about the specified device in the NI-VXI RM table. The `field` parameter specifies the attribute of the information to change. `SetDevInfoStr` is a function layered on top of `SetDevInfo` for languages (such as BASIC) that cannot typecast the `field` values of `SetDevInfo`. `SetDevInfoStr` returns only the `fields` of `SetDevInfo` that are character strings. Possible `fields` include the device name, manufacturer name, and model name. Use this function only in very special situations, because it updates information in the NI-VXI interface and can affect execution. At the startup of your application, `InitVXIlibrary` completely initializes the RM table according to how the RM configured the VXI system. No initial changes are necessary for VXI devices.

CreateDevInfo (la)

`CreateDevInfo` creates a new entry in the NI-VXI RM table for the specified logical address. It installs default NULL values into the entry. You must use one of the `DevInfo` functions after this point to change any of the device information as needed. Use this function only in very special situations. At the startup of your application, `InitVXIlibrary` completely initializes the RM table according to how the RM configured the VXI system. No initial changes/creations are necessary for VXI devices. You can use `CreateDevInfo` to add non-VXI devices or pseudo devices (future expansion).

Function Descriptions

The following paragraphs describe the system configuration functions. The descriptions are explained at the BASIC syntax level and are listed in alphabetical order.

CloseVXIlibrary

Syntax: ret% = CloseVXIlibrary% ()

Action: Disables interrupts and frees dynamic memory allocated for the internal device information table. This function should be called before the application is exited.

Remarks: Parameters:

 none

Return value:

ret	integer	Return Status
		0 = NI-VXI library closed successfully
		1 = Successful; previous InitVXIlibrary calls still pending
		-1 = NI-VXI library was not open

Example: ' NI-VXI application shell program.

```

ret% = InitVXIlibrary% ( )
IF ret% < 0 THEN
    ' RM table memory allocation or file open failed.
END IF

' Application-specific program.

ret% = CloseVXIlibrary% ( )

```

CreateDevInfo

Syntax: ret% = CreateDevInfo% (la%)

Action: Allocates space in the device information table for a new entry with logical address la. It sets fields for the entry in the device information table to default values (null or unasserted values).

Remarks: Input parameter:

la	integer	Logical address of device for which to create entry
----	---------	---

Return value:

ret	integer	Return Status
		0 = Entry successfully created
		-1 = la already exists
		-2 = la out of range 0 to 511
		-3 = Dynamic memory allocation failure

Example: ' Create a new entry for pseudo logical address 298.

```
la% = 298
ret% = CreateDevInfo% (la%)
IF ret% <> 0 THEN
    ' Error creating new entry.
END IF
```

FindDevLA

Syntax: `ret% = FindDevLA% (namepat$, manid%, modelcode%, devclass%, slot%, mainframe%, cmdrla%, la%)`

Action: Finds a VXI device with the specified attributes in the device information table and returns its logical address. If the `namepat` parameter is " " or any other attribute is -1, that attribute is not used in the matching algorithm. For `namepat`, it accepts a partial name (for example, for a device called GPIB-VXI it accepts GPI). If two or more devices match, it returns the logical address of the first device found.

Remarks: Input parameters:

<code>namepat</code>	<code>string</code>	Name Pattern
<code>manid</code>	<code>integer</code>	VXI manufacturer ID number
<code>modelcode</code>	<code>integer</code>	Manufacturer's 12-bit model number
<code>devclass</code>	<code>integer</code>	Device class of the device -1 = Any 0 = Memory Class device 1 = Extended Class device 2 = Message-Based device 3 = Register-Based device
<code>slot</code>	<code>integer</code>	Slot location of the device
<code>mainframe</code>	<code>integer</code>	Mainframe location of device (logical address of extender)
<code>cmdrla</code>	<code>integer</code>	Commander's logical address

Output parameter:

<code>la</code>	<code>integer</code>	Logical address of the device found
-----------------	----------------------	-------------------------------------

Return value:

<code>ret</code>	<code>integer</code>	Return Status 0 = A device matching the specification was found -1 = No device matching the specification was found
------------------	----------------------	---

Example: ' Find the logical address of a device with manid = &HFF6
' (National Instruments) and modelcode = &HFF (GPIB-VXI).

```
DIM namepat AS STRING * 13

namepat$ = ""
manid% = &HFF6
modelcode% = &HFF
devclass% = -1
mainframe% = -1
slot% = -1
cmdr1a% = -1
ret% = FindDevLA% (namepat$, manid%, modelcode%, devclass%,
    mainframe%, slot%, cmdr1a%, la%)
IF ret% <> 0 THEN
    ' No device with manid = &HFF6 and modelcode = &HFF was
    ' found.
ELSE
    ' Device was found, logical address in la.
END IF
```

GetDevInfoLong

Syntax: ret% = GetDevInfoLong% (la%, field%, longvalue&)

Action: Gets information about a specified device from the device information table. This function is layered on top of GetDevInfo and returns only those fields that are 32-bit integers.

Remarks: Input parameters:

la	integer	Logical address of device to get information about
field	integer	Field identification number

<u>Field</u>	<u>Description</u>
--------------	--------------------

12	Base of A24/A32 memory
13	Size of A24/A32 memory

Output parameter:

longvalue	long	Information for that field
-----------	------	----------------------------

Return value:

ret	integer	Return Status
		0 = The specified information was returned
		-1 = Device not found
		-2 = Invalid field

Example: ' Get the A24 base of a device at Logical Address 4.

```

la% = 4
field% = 12
ret% = GetDevInfoLong% (la%, field%, longvalue&)
IF ret% <> 0 THEN
    ' Invalid logical address or field specified.
END IF

```

GetDevInfoShort

Syntax: `ret% = GetDevInfoShort% (la%, field%, shortvalue%)`

Action: Gets information about a specified device from the device information table. This function is layered on top of `GetDevInfo` and returns only those fields that are 16-bit integers.

Remarks: Input parameters:

<code>la</code>	<code>integer</code>	Logical address of device to get information about
<code>field</code>	<code>integer</code>	Field identification number

<u>Field</u>	<u>Description</u>
2	Commander's logical address
3	Mainframe
4	Slot
5	Manufacturer identification number
7	Model code
9	Device class
10	Extended subclass (if extended class device)
11	Address space used
14	Memory type and access time
15	Bit vector list of VXI interrupter lines
16	Bit vector list of VXI interrupt handler lines
17	Mainframe extender and controller information
	<u>Bits</u> <u>Description</u>
15 to 13	Reserved
12	1 = Child side extender 0 = Parent side extender
11	1 = Frame extender 0 = Not frame extender
10	1 = Extended controller
9	1 = Embedded controller
8	1 = External controller
7 to 0	Frame extender towards root frame
18	Asynchronous mode control state
19	Response enable state
20	Protocols supported
21	Capability/status flags
22	Status state (Passed/Failed, Ready/Not Ready)

Output parameter:

<code>shortvalue</code>	<code>integer</code>	Information for that field
-------------------------	----------------------	----------------------------

Return value:

<code>ret</code>	<code>integer</code>	Return Status
		0 = The specified information was returned
		-1 = Device not found
		-2 = Invalid field

Example: ' Get the model code of a device at Logical Address 4.

```
la% = 4
field% = 7
ret% = GetDevInfoShort% (la%, field%, shortvalue%)
IF ret% <> 0 THEN
    ' Invalid logical address or field specified.
END IF
```

GetDevInfoStr

Syntax: ret% = GetDevInfoStr% (la%, field%, stringvalue\$)

Action: Gets information about a specified device from the device information table. This function is layered on top of GetDevInfo and returns only those fields that are character strings.

Remarks: Input parameters:

la	integer	Logical address of device to get information about
field	integer	Field identification number

<u>Field</u>	<u>Description</u>
--------------	--------------------

1	Device name
6	Manufacturer name
8	Model name

Output parameter:

stringvalue	string	Buffer to receive information for that field
-------------	--------	--

Return value:

ret	integer	Return Status
		0 = The specified information was returned
		-1 = Device not found
		-2 = Invalid field

Example: ' Get the model name of a device at Logical Address 4.

```
DIM stringvalue AS STRING * 14
```

```
la% = 4
```

```
field% = 8
```

```
ret% = GetDevInfoStr% (la%, field%, stringvalue$)
```

```
IF ret% <> 0 THEN
```

```
    ' Invalid logical address or field specified.
```

```
ENDIF
```

InitVXIlibrary

Syntax: ret% = InitVXIlibrary% ()

Action: Allocates and initializes the data structures required by the NI-VXI library functions. This function reads the RM table file and copies all of the device information into data structures in local memory. It also performs other initialization operations, such as installing the default interrupt handlers and initializing their associated global variables.

Remarks: Parameters:

 none

Return value:

ret	integer	Return Status
		0 = NI-VXI library initialized
		1 = NI-VXI library already initialized (repeat call)
		-1 = NI-VXI library initialization failed

Example: ' NI-VXI application shell program.

```
ret% = InitVXIlibrary% ()
IF ret% < 0 THEN
    ' RM table memory allocation or file open failed.
END IF

' Application-specific program.

ret% = CloseVXIlibrary% ()
```

SetDevInfoLong

Syntax: ret% = SetDevInfoLong% (la%, field%, longvalue&)

Action: Sets information about a specified device in the device information table. This function is layered on top of SetDevInfo and changes only those fields that are 32-bit integers.

Remarks: Input parameters:

la	integer	Logical address of device to set information for
field	integer	Field identification number
	<u>Field</u>	<u>Description</u>
	12	Base of A24/A32 memory
	13	Size of A24/A32 memory
longvalue	long	Information for that field

Output parameters:

none

Return value:

ret	integer	Return Status
		0 = The specified information was returned
		-1 = Device not found
		-2 = Invalid field

Example: ' Set the A24 base of a device at Logical Address 4.

```

la% = 4
field% = 12
longvalue& = &H200000&
ret% = SetDevInfoLong% (la%, field%, longvalue&)
IF ret% <> 0 THEN
    ' Invalid logical address or field specified.
END IF

```

SetDevInfoShort

Syntax: `ret% = SetDevInfoShort% (la%, field%, shortvalue%)`

Action: Sets information about a specified device in the device information table. This function is layered on top of `SetDevInfo` and changes only those fields that are 16-bit integers.

Remarks: Input parameters:

<code>la</code>	<code>integer</code>	Logical address of device to set information for
<code>field</code>	<code>integer</code>	Field identification number

<u>Field</u>	<u>Description</u>
2	Commander's logical address
3	Mainframe
4	Slot
5	Manufacturer identification number
7	Model code
9	Device class
10	Extended subclass (if extended class device)
11	Address space used
14	Memory type and access time
15	Bit vector list of VXI interrupter lines
16	Bit vector list of VXI interrupt handler lines
17	Mainframe extender and controller information

<u>Bits</u>	<u>Description</u>
15 to 13	Reserved
12	1 = Child side extender 0 = Parent side extender
11	1 = Frame extender 0 = Not frame extender
10	1 = Extended controller
9	1 = Embedded controller
8	1 = External controller
7 to 0	Frame extender towards root frame

18	Asynchronous mode control state
19	Response enable state
20	Protocols supported
21	Capability/status flags
22	Status state (Passed/Failed, Ready/Not Ready)

<code>shortvalue</code>	<code>integer</code>	Information for that field
-------------------------	----------------------	----------------------------

Output parameters:

`none`

Return value:

<code>ret</code>	<code>integer</code>	Return Status
		0 = The specified information was returned
		-1 = Device not found
		-2 = Invalid field

Example: ' Set the model code of a device at Logical Address 4.

```
la% = 4
field% = 7
shortvalue% = &HFFFF
ret% = SetDevInfoShort% (la%, field%, shortvalue%)
IF ret% <> 0 THEN
    ' Invalid logical address or field specified.
END IF
```

SetDevInfoStr

Syntax: ret% = SetDevInfoStr% (la%, field%, stringvalue\$)

Action: Sets information about a specified device in the device information table. This function is layered on top of SetDevInfo and changes only those fields that are character strings.

Remarks: Input parameters:

la	integer	Logical address of device to set information for
field	integer	Field identification number

<u>Field</u>	<u>Description</u>
--------------	--------------------

1	Device name
6	Manufacturer name
8	Model name

stringvalue	string	Buffer to receive information for that field
-------------	--------	--

Output parameters:

none

Return value:

ret	integer	Return Status
		0 = The specified information was returned
		-1 = Device not found
		-2 = Invalid field

Example: ' Set the model name of a device at Logical Address 4.

```

la% = 4
field% = 8
stringvalue$ = "DMM0"
ret% = SetDevInfoStr% (la%, field%, stringvalue$)
IF ret% <> 0 THEN
    ' Invalid logical address or field specified.
END IF

```

Chapter 4

Commander Word Serial Protocol Functions

This chapter describes the BASIC syntax and use of the VXI Commander Word Serial Protocol functions. Word Serial communication is the minimal mode of communication between VXI Message-Based devices within the VXI Commander/Servant hierarchy. The Commander Word Serial functions let the local CPU (the CPU on which the NI-VXI interface resides) perform VXI Message-Based Commander Word Serial communication with its Servants. The four basic types of Commander Word Serial transfers are as follows.

- Command sending
- Query sending
- Buffer writes
- Buffer reads

Word Serial Protocol is a simple 16-bit transfer protocol between a Commander and its Servants. The Commander polls specific bits in the Servant's VXI Response register to determine when it can write a command, when it can read a response from the Data Low register, and when a Word Serial protocol error occurs. Before a Commander can send a Word Serial command to a Servant, it must first poll the Write Ready (WR) bit until it is asserted (set to 1). The Commander can then write the command to the Data Low register. If the Commander is sending a query, it first sends the query in the same manner as sending a command, but then continues by polling the Read Ready (RR) bit until it is asserted. It then reads the response from the Data Low register. A buffer write simply involves sending a series of *Byte Available* (BAV) Word Serial commands to the Servant, with the additional constraint that the Data In Ready (DIR) bit as well as the WR bit must be asserted before sending the *Byte Available*. The lower 8 bits (bits 0 to 7) of the 16-bit command contain a single byte of data (bit 8 is the END bit). Therefore, one *Byte Available* is sent for each data byte in the buffer written. A buffer read simply involves sending a series of *Byte Request* (BREQ) Word Serial queries to the Servant, with the additional constraint that the Data Out Ready (DOR) bit as well as the WR bit must be asserted before sending the *Byte Request*. The lower 8 bits (bits 0 to 7) of the 16-bit response contain a single byte of data (bit 8 is the END bit). Therefore, one *Byte Request* is sent for each data byte in the buffer read.

In addition to the WR, RR, DIR, and DOR bits that get polled during various Word Serial transfers, the functions also check the ERR* bit. The ERR* bit indicates when a Word Serial Protocol error occurs. The Word Serial Protocol error can be Unsupported Command, Multiple Query Error (MQE), DIR Violation, DOR Violation, RR Violation, or WR Violation. After the Servant asserts the ERR* bit, the application can determine the actual error that occurred by sending a *Read Protocol Error* query to the Servant. The NI-VXI Word Serial functions query the Servant automatically and return the appropriate error codes to the caller, at which time the Servant deasserts the ERR* bit.

In addition to the four basic types of Word Serial transfers, there are two special cases: the Word Serial *Clear* and *Trigger* commands. The Word Serial *Clear* command must ignore the ERR* bit. One of the functions of the *Clear* command is to clear a pending protocol error condition. If the ERR* bit was polled during the transfer, the *Clear* would not succeed. The Word Serial *Trigger* command requires polling the DIR bit as well as the WR bit (similar to the buffer write) before writing the *Trigger* to the Data Low register. The VXIbus specification requires polling the DIR bit for the Word Serial *Trigger* to keep the write and trigger model consistent with IEEE 488.2.

The Longword Serial and Extended Longword Serial Protocols are similar to the Word Serial Protocol, but involve 32-bit and 48-bit command transfers, respectively, instead of the 16-bit transfers of the Word Serial Protocol. The VXIbus specification, however, provides no common command usages for these protocols. The commands are either VXI Reserved or User-Defined. The NI-VXI interface gives you the ability to send any one of these commands.

Functional Overview

The following paragraphs describe the Commander Word Serial, Longword Serial, and Extended Longword Serial Protocol functions. The descriptions are grouped by functionality and are presented at a functional level describing the operation of each of the functions.

WSrd (la, buf, count, modevalue, retcount)

`WSrd` is the buffer read function. `WSrd` reads a specified number of bytes from a Servant device into a local memory buffer, using the VXIbus Byte Transfer Protocol. The process involves sending a series of *Byte Request* (BREQ) Word Serial queries and reading the responses. Each response contains a data byte in the lower 8 bits and the END bit in bit 8. Before sending the BREQ command, `WSrd` polls both Response register bits—Data Out Ready (DOR) and Write Ready (WR). It polls the Response register Read Ready (RR) bit before reading the response from the Data Low register. The read terminates when it receives a maximum number of bytes or if it encounters an END bit, a carriage return (CR), a line feed (LF), or a user-specified termination character.

WSrdf (la, filename, count, modevalue, retcount)

This function is an extension of the `WSrd` function. `WSrdf` reads a specified number of bytes from a Servant device into the specified file, using the VXIbus Byte Transfer Protocol. The process involves calling the function `WSrd` (possibly many times) to read in a block of data and writing the data to the specified file. The read terminates when it receives a maximum number of bytes or if it encounters an END bit, a carriage return (CR), a line feed (LF), or a user-specified termination character.

WSrdi (la, buf, count, modevalue, retcount)

This function is an extension of the `WSrd` function. `WSrdi` reads a specified integer array from a Servant device into a local memory buffer, using the VXIbus Byte Transfer Protocol. The process involves sending a series of *Byte Request* (BREQ) Word Serial queries and reading the responses. Each response contains a data byte in the lower 8 bits and the END bit in bit 8. Before sending the BREQ command, `WSrdi` polls both Response register bits—Data Out Ready (DOR) and Write Ready (WR). It polls the Response register Read Ready (RR) bit before reading the response from the Data Low register. The read terminates when it receives a maximum number of bytes or if it encounters an END bit, a carriage return (CR), a line feed (LF), or a user-specified termination character.

WSrdl (la, buf, count, modevalue, retcount)

This function is an extension of the `WSrd` function. `WSrdl` reads a specified longword array from a Servant device into a local memory buffer, using the VXIbus Byte Transfer Protocol. The process involves sending a series of *Byte Request* (BREQ) Word Serial queries and reading the responses. Each response contains a data byte in the lower 8 bits and the END bit in bit 8. Before sending the BREQ command, `WSrdl` polls both Response register bits—Data Out Ready (DOR) and Write Ready (WR). It polls the Response register Read Ready (RR) bit before reading the response from the Data Low register. The read terminates when it receives a maximum number of bytes or if it encounters an END bit, a carriage return (CR), a line feed (LF), or a user-specified termination character.

WSwrt (la, buf, count, modevalue, retcount)

This function is the buffer write function. `WSwrt` writes a specified number of bytes from a memory buffer to a Message-Based Servant using the VXIbus Byte Transfer Protocol. The process involves sending a series of *Byte Available* (BAV) Word Serial commands with a single byte in the lower 8 bits of the command. Before sending the BAV command, `WSwrt` polls both Response register bits—Data In Ready (DIR) and Write Ready (WR)—until asserted. The `modevalue` parameter in the call specifies whether to send BAV only or BAV with END for the last byte of the transfer.

WSwrtf (la, filename, count, modevalue, retcount)

This function is an extension of the `WSwrt` function. `WSwrtf` writes a specified number of bytes from the specified file to a Message-Based Servant using the VXIbus Byte Transfer Protocol. The process involves calling the `WSwrt` function (possibly many times) to write out a block of data read from the specified file. The `modevalue` parameter in the call specifies whether to send BAV only or BAV with END for the last byte of the transfer.

WSwrti (la, buf, count, modevalue, retcount)

This function is an extension of the `WSwrt` function. `WSwrti` writes a specified integer array from a memory buffer to a Message-Based Servant using the VXIbus Byte Transfer Protocol. The process involves sending a series of *Byte Available* (BAV) Word Serial commands with a single byte in the lower 8 bits of the command. Before sending the BAV command, `WSwrti` polls both Response register bits—Data In Ready (DIR) and Write Ready (WR)—until asserted. The `modevalue` parameter in the call specifies whether to send BAV only or BAV with END for the last byte of the transfer.

WSwrtl (la, buf, count, modevalue, retcount)

This function is an extension of the `WSwrt` function. `WSwrtl` writes a specified longword from a memory buffer to a Message-Based Servant using the VXIbus Byte Transfer Protocol. The process involves sending a series of *Byte Available* (BAV) Word Serial commands with a single byte in the lower 8 bits of the command. Before sending the BAV command, `WSwrtl` polls both Response register bits—Data In Ready (DIR) and Write Ready (WR)—until asserted. The `modevalue` parameter in the call specifies whether to send BAV only or BAV with END for the last byte of the transfer.

WScmd (la, cmd, respflag, response)

`WScmd` sends a Word Serial command or query to a Message-Based Servant. It polls the WR bit before sending the command, and polls the RR bit before reading the response (if applicable) from the Data Low register. `WScmd` polls the WR bit after either sending the command (for a command) or reading the response (for a query), to guarantee that no protocol errors occurred during the transfer. Under the VXIbus specification, the ERR* bit can be asserted at any time prior to reasserting the WR bit. Do not use this function to send the Word Serial commands *Byte Available* (BAV), *Byte Request* (BREQ), *Trigger*, or *Clear*. All of these Word Serial commands require different Response register polling techniques.

WSresp (la, response)

WSresp retrieves a response to a previously sent Word Serial Protocol query from a VXI Message-Based Servant.

Note: *This function is intended for debug purposes only.*

Normally, you would use the WScmd function to send Word Serial queries with the response automatically read (specified with respflag). In cases when you need to inspect the Word Serial transfer at a lower level, however, you can break up the query sending and query response retrieval by using the WScmd function to send the query as a command and using the WSresp function to retrieve the response. During the interim period between sending the WScmd and WSresp functions, you can check register values and other hardware conditions. WSresp polls the RR bit before reading the response from the Data Low register. After reading the response, it polls the Response register until the WR bit is asserted.

WStrg (la)

WStrg sends the Word Serial *Trigger* command to a Message-Based Servant. Before sending the *Trigger* command (by writing to the Data Low register), WStrg polls both Response register bits—Data In Ready (DIR) and Write Ready (WR)—until asserted. You cannot use the WScmd function to send the Word Serial *Trigger* command (WScmd polls only for WR before sending the command). WStrg polls the WR bit until asserted again after sending the *Trigger* command to guarantee that no protocol errors occurred during the transfer.

WSclr (la)

WSclr sends the Word Serial *Clear* command to a Message-Based Servant. The *Clear* command clears any pending protocol error on the receiving device. The ERR* bit is ignored during the transfer so as not to generate a protocol error. WSclr polls the WR bit until asserted after sending the *Clear* command to verify that the command executed properly.

WSabort (la, abortop)

WSabort aborts the Commander Word Serial operation (s) in progress with a particular device. This function does not perform any Word Serial transfers. Instead, it aborts any Word Serial operation already in progress. The abortop parameter specifies the type of abort to perform. The ForcedAbort operation aborts read, write, and trigger operations with the specified device. The UnSupCom operation performs an Unsupported Command abort of the current Word Serial, Longword Serial, or Extended Longword Serial command in progress. The UnSupCom operation is called when an *Unrecognized Command* Event is received by DefaultSignalHandler.

WSLcmd (la, cmd, respflag, response)

WSLcmd sends a Longword Serial command or query to a Message-Based Servant. It polls the WR bit before sending the command. WSLcmd sends the command by writing the Data High register first with the upper 16 bits of the 32-bit command, and then writing the Data Low register with the lower 16 bits of the 32-bit command. It then polls the RR bit before reading the 32-bit response from the Data Low and Data High registers. WSLcmd polls the WR bit after either sending the command (for a command) or reading the response (for a query), to guarantee that no protocol errors occurred during the transfer.

WSLresp (la, response)

WSLresp retrieves a response to a previously sent Longword Serial Protocol query from a VXI Message-Based Servant.

Note: *This function is intended for debug purposes only.*

Normally, you would use the WSLcmd function to send Longword Serial queries with the response automatically read (specified with respflag). In cases when you need to inspect the Longword Serial transfer at a lower level, however, you can break up the query sending and query response retrieval by using the WSLcmd function to send the query as a command, and using the WSLresp function to retrieve the response. WSLresp polls the RR bit before reading the response from the Data High and Data Low registers to form the 32-bit response. After reading the response, it polls the Response register until the WR bit is asserted to guarantee that no protocol errors occurred during the transfer.

WSEcmd (la, cmdExt, cmd, respflag, response)

WSEcmd sends an Extended Word Serial command or query to a Message-Based Servant. It polls the WR bit before sending the 48-bit command. WSEcmd sends the command by writing the Data Extended register first with the upper 16 bits of the command (cmdExt), followed by the Data High register with the middle 16 bits of the command (upper 16 bits of cmd), and concluding with the Data Low register with the lower 16 bits of the command (lower 16 bits of cmd). It then polls the RR bit before reading the 32-bit response from the Data Low and Data High registers (there are no 48-bit responses for Extended Longword Serial). WSEcmd polls the WR bit after either sending the command (for a command) or reading the response (for a query), to guarantee that no protocol errors occurred during the transfer.

WSsetTmo (timo, actualtimo)

WSsetTmo sets the timeout period for all of the Commander Word Serial Protocol functions. It sets the timeout value in milliseconds to the nearest resolution of the host CPU. When a timeout occurs during a Commander Word Serial Protocol function, the function terminates with a corresponding error code.

WSgetTmo (actualtimo)

WSgetTmo retrieves the current timeout period for all of the Commander Word Serial Protocol functions. It retrieves the current timeout value in milliseconds to the nearest resolution of the host CPU.

Function Descriptions

The following paragraphs describe the Commander Word Serial, Longword Serial, and Extended Longword Serial Protocol functions. The descriptions are explained at the BASIC syntax level and are listed in alphabetical order.

WSabort

Syntax: `ret% = WSabort% (la%, abortop%)`

Action: Performs a Forced or Unrecognized (Unsupported) Command abort of a Commander Word Serial operation (s) in progress.

Remarks: Input parameters:

<code>la</code>	<code>integer</code>	Logical address of the Message-Based device
<code>abortop</code>	<code>integer</code>	The operation to abort <ul style="list-style-type: none"> 1 = Forced Abort: aborts WSwrt, WSrd, and WStrg 2 = UnSupCom: aborts WScmd, WSLcmd, and WSEcmd 3 = Forced Abort: aborts WScmd, WSLcmd, and WSEcmd 4 = Forced Abort: aborts all Word Serial operations 5 = Async Abort: aborts all Word Serial operations immediately. Be careful when using this option. During a Word Serial query, the Servant may be left in an invalid state if the operation is aborted after writing the query and before reading the response register. When using this option, the Word Serial operation aborts immediately as compared to using options 1, 3, and 4, where the operation does not abort until reading the response.

Output parameters:

`none`

Return value:

<code>ret</code>	<code>integer</code>	Return Status <ul style="list-style-type: none"> 0 = Successfully aborted -1 = Invalid la -2 = Invalid abortop
------------------	----------------------	---

Example: `' Perform Unsupported Command abort on Logical Address 5.`

```

la% = 5
abortop% = 2
ret% = WSabort% (la%, abortop%)
IF ret% < 0 THEN
  ' An error occurred during WSabort.
END IF

```

WSclr

Syntax: ret% = WSclr% (la%)

Action: Sends the Word Serial *Clear* command to a Message-Based device.

Remarks: Input parameter:

la integer Logical address of the Message-Based device

Output parameters:

none

Return value:

ret integer Return status bit vector

The following table gives the meaning of each bit that is set to one (1).

<u>Bit</u>	<u>Name</u>	<u>Description</u>
<u>Error Conditions</u> (Bit 15 = 1)		
7	BERR	Bus error occurred during transfer
5	InvalidLA	Invalid la specified
2	TIMO_DONE	Timed out before WR set (clear complete)
1	TIMO_SEND	Timed out before able to send <i>Clear</i>
<u>Successful Transfer</u> (Bit 15 = 0)		
0	IODONE	Command transfer successfully completed

Example: ' Send Clear command to Logical Address 5.

```
la% = 5
ret% = WSclr% (la%)
IF ret% < 0 THEN
    ' An error occurred during the command transfer.
END IF
```

WScmd

Syntax: `ret% = WScmd% (la%, cmd%, respflag%, response%)`

Action: Sends a Word Serial command or query to a Message-Based device.

Remarks: Input parameters:

la	integer	Logical address of the Message-Based device
cmd	integer	Word Serial command value
respflag	integer	Non-0 = Get a response (query) 0 = Do not get a response (command)

Output parameter:

response	integer	16-bit location to store response
----------	---------	-----------------------------------

Return value:

ret	integer	Return status bit vector
-----	---------	--------------------------

The following table gives the meaning of each bit that is set to one (1).

<u>Bit</u>	<u>Name</u>	<u>Description</u>
<u>Error Conditions</u> (Bit 15 = 1)		
14	WRviol	Write Ready protocol violation during transfer
13	RRviol	Read Ready protocol violation during transfer
12	DORviol	Data Out Ready protocol violation
11	DIRviol	Data In Ready protocol violation
10	RdProtErr	Read protocol error
9	UnSupCom	Device did not recognize the command
7	BERR	Bus error occurred during transfer
6	MQE	Multiple query error occurred during transfer
5	InvalidLA	Invalid la specified
2	TIMO_RES	Timed out before response received
1	TIMO_SEND	Timed out before able to send command

Successful Transfer (Bit 15 = 0)

0	IODONE	Command transfer successfully completed
---	--------	---

Example: ' Send the Word Serial command Read STB to a device at Logical Address 5, and get the response.

```

la% = 5
cmd% = &HCFFF
respflag% = 1
ret% = WScmd% (la%, cmd%, respflag%, response%)
IF ret% < 0 THEN
    ' Error occurred during WS command transfer.
END IF
    
```

WSEcmd

Syntax: `ret% = WSEcmd% (la%, cmdExt%, cmd&, respflag%, response&)`

Action: Sends an Extended Longword Serial command or query to a Message-Based device.

Remarks: Input parameters:

<code>la</code>	<code>integer</code>	Logical address of the Message-Based device
<code>cmdExt</code>	<code>integer</code>	Upper 16 bits of 48-bit Extended Longword Serial command value
<code>cmd</code>	<code>long</code>	Lower 32 bits of 48-bit Extended Longword Serial command value
<code>respflag</code>	<code>integer</code>	Non-0 = Get a response (query) 0 = Do not get a response (command)

Output parameter:

<code>response</code>	<code>long</code>	32-bit location to store response
-----------------------	-------------------	-----------------------------------

Return value:

<code>ret</code>	<code>integer</code>	Return status bit vector
------------------	----------------------	--------------------------

The following table gives the meaning of each bit that is set to one (1).

<u>Bit</u>	<u>Name</u>	<u>Description</u>
------------	-------------	--------------------

Error Conditions (Bit 15 = 1)

14	WRviol	Write Ready protocol violation during transfer
13	RRviol	Read Ready protocol violation during transfer
12	DORviol	Data Out Ready protocol violation
11	DIRviol	Data In Ready protocol violation
10	RdProtErr	Read protocol error
9	UnSupCom	Device did not recognize the command
7	BERR	Bus error occurred during transfer
6	MQE	Multiple query error occurred during transfer
5	InvalidLA	Invalid la specified
2	TIMO_RES	Timed out before response received
1	TIMO_SEND	Timed out before able to send command

Successful Transfer (Bit 15 = 0)

0	IODONE	Command transfer successfully completed
---	--------	---

Example: ' Send the Extended Longword Serial command FFFCFFFDFFFE hex to
' device at Logical Address 5, and get the response.

```

la% = 5
cmdExt% = &HFFFC
cmd& = &HFFFDFFFE&
respflag% = 1
ret% = WSEcmd% (la%, cmdExt%, cmd&, respflag%, response&)
IF ret% < 0 THEN
  ' Error occurred during command transfer.
END IF

```


WSgetTmo

Syntax: `ret% = WSgetTmo% (actualtimo&)`

Action: Gets the actual time period to wait before aborting a Word Serial, Longword Serial, or Extended Longword Serial Protocol transfer.

Remarks: Input parameters:

none

Output parameter:

`actualtimo` `long` Timeout period in milliseconds

Return value:

`ret` `integer` 0 = Successful

Example: ' Get the timeout period.

`ret% = WSgetTmo% (actualtimo&)`

WSLcmd

Syntax: `ret% = WSLcmd% (la%, cmd%, respflag%, response%)`

Action: Sends a Longword Serial command or query to a Message-Based device.

Remarks: Input parameters:

<code>la</code>	integer	Logical address of the Message-Based device
<code>cmd</code>	long	Longword Serial command value
<code>respflag</code>	integer	Non-0 = Get a response (query) 0 = Do not get a response (command)

Output parameter:

<code>response</code>	long	32-bit location to store response
-----------------------	------	-----------------------------------

Return value:

<code>ret</code>	integer	Return status bit vector
------------------	---------	--------------------------

The following table gives the meaning of each bit that is set to one (1).

<u>Bit</u>	<u>Name</u>	<u>Description</u>
------------	-------------	--------------------

Error Conditions (Bit 15 = 1)

14	WRviol	Write Ready protocol violation during transfer
13	RRviol	Read Ready protocol violation during transfer
12	DORviol	Data Out Ready protocol violation
11	DIRviol	Data In Ready protocol violation
10	RdProtErr	Read protocol error
9	UnSupCom	Device did not recognize the command
7	BERR	Bus error occurred during transfer
6	MQE	Multiple query error occurred during transfer
5	InvalidLA	Invalid <code>la</code> specified
2	TIMO_RES	Timed out before response received
1	TIMO_SEND	Timed out before able to send command

Successful Transfer (Bit 15 = 0)

0	IODONE	Command transfer successfully completed
---	--------	---

Example: ' Send the Longword Serial command `&HFFFCFFFD&` to a device at
' Logical Address 5, and get the response.

```
la% = 5
cmd% = &HFFFCFFFD&
respflag% = 1
ret% = WSLcmd% (la%, cmd%, respflag%, response%)
IF ret% < 0 THEN
    ' Error occurred during command transfer.
END IF
```

WSLresp

Syntax: ret% = WSLresp% (la%, response&)

Action: Retrieves a response to a previously sent Longword Serial Protocol query from a VXI Message-Based device. WSLcmd can send a query and automatically read a response. However, if it is necessary to break up the sending of the query and the reading of the response, you can use WSLcmd to send the query without reading the response and use WSLresp to read the response.

Note: *This function is intended for debug use only.*

Remarks: Input parameter:

la	integer	Logical address of the Message-Based device
----	---------	---

Output parameter:

response	long	32-bit location to store response
----------	------	-----------------------------------

Return value:

ret	integer	Return status bit vector
-----	---------	--------------------------

The following table gives the meaning of each bit that is set to one (1).

<u>Bit</u>	<u>Name</u>	<u>Description</u>
------------	-------------	--------------------

Error Conditions (Bit 15 = 1)

14	WRviol	Write Ready protocol violation during transfer
13	RRviol	Read Ready protocol violation during transfer
12	DORviol	Data Out Ready protocol violation
11	DIRviol	Data In Ready protocol violation
10	RdProtErr	Read protocol error
9	UnSupCom	Device did not recognize the command
7	BERR	Bus error occurred during transfer
6	MQE	Multiple query error occurred during transfer
5	InvalidLA	Invalid la specified
2	TIMO_RES	Timed out before response received

Successful Transfer (Bit 15 = 0)

0	IODONE	Command transfer successfully completed
---	--------	---

Example: ' Retrieve a response for a previously sent Longword Serial query
 ' from Logical Address 5.

```
la% = 5
ret% = WSLresp% (la%, response&)
IF ret% < 0 THEN
    ' Error occurred during transfer.
END IF
```

WSrd

Syntax: ret% = WSrd% (la%, buf\$, count&, modevalue%, retcount&)

Action: Transfers the specified number of data bytes from a Message-Based device into a specified local memory buffer, using the VXIbus Byte Transfer Protocol.

Remarks: Input parameters:

la	integer	Logical address to read buffer from
count	long	Maximum number of bytes to transfer
modevalue	integer	Mode of transfer (bit vector)

<u>Bit</u>	<u>Description</u>
0	Not DOR 0 = Abort if not DOR 1 = Poll until DOR
1	END bit termination suppression 0 = Terminate transfer on END bit 1 = Do not terminate transfer on END
2	LF character termination 1 = Terminate transfer on LF bit 0 = Do not terminate transfer on LF
3	CR character termination 1 = Terminate transfer on CR bit 0 = Do not terminate transfer on CR
4	EOS character termination 1 = Terminate transfer on EOS bit 0 = Do not terminate transfer on EOS
8 to 15	EOS character (valid if EOS termination)

Output parameters:

buf	string	Read buffer
retcount	long	Number of bytes actually transferred

Return value:

ret	integer	Return status bit vector
-----	---------	--------------------------

The following table gives the meaning of each bit that is set to one (1).

<u>Bit</u>	<u>Name</u>	<u>Description</u>
------------	-------------	--------------------

Error Conditions (Bit 15 = 1)

14	WRviol	Write Ready protocol violation during transfer
13	RRviol	Read Ready protocol violation during transfer
12	DORviol	Data Out Ready protocol violation
11	DIRviol	Data In Ready protocol violation
10	RdProtErr	Read protocol error
9	UnSupCom	Device does not support the command
8	TIMO	Timeout
7	BERR	Bus error occurred during transfer
6	MQE	Multiple query error occurred during transfer
5	InvalidLA	Invalid la specified
4	ForcedAbort	User abort occurred during I/O

Successful Transfer (Bit 15 = 0)

3	DirDorAbort	Transfer aborted—device not DOR
2	TC	All bytes received
1	END	Any one of the termination received
0	IODONE	Successful transfer

Example: ' Read up to 30 bytes from a device at Logical Address 5. Poll
' until device is DOR. Terminate transfer on END bit only.

```

DIM buf AS STRING * 100
la% = 5
count& = 30&
modevalue% = &H0001 ' Poll until DOR, terminate transfer on END.
ret% = WSrd% (la%, buf$, count&, modevalue%, retcount&)
IF ret% < 0 THEN
    ' An error occurred during the buffer read.
END IF

```

WSrdf

Syntax: ret% = WSrdf% (la%, filename\$, count&, modevalue%, retcount&)

Action: Reads the specified number of data bytes from a Message-Based device and writes them to the specified file, using the VXIbus Byte Transfer Protocol and standard file I/O.

Remarks: Input parameters:

la	integer	Logical address to read buffer from
filename	string	Name of the file to read data into
count	long	Maximum number of bytes to transfer
modevalue	integer	Mode of transfer (bit vector)

<u>Bit</u>	<u>Description</u>
0	Not DOR 0 = Abort if not DOR 1 = Poll until DOR
1	END bit termination suppression 0 = Terminate transfer on END bit 1 = Do not terminate transfer on END
2	LF character termination 1 = Terminate transfer on LF bit 0 = Do not terminate transfer on LF
3	CR character termination 1 = Terminate transfer on CR bit 0 = Do not terminate transfer on CR
4	EOS character termination 1 = Terminate transfer on EOS bit 0 = Do not terminate transfer on EOS
8 to 15	EOS character (valid if EOS termination)

Output parameter:

retcount	long	Number of bytes actually transferred
----------	------	--------------------------------------

Return value:

ret	integer	Return status bit vector
-----	---------	--------------------------

The following table gives the meaning of each bit that is set to one (1).

<u>Bit</u>	<u>Name</u>	<u>Description</u>
------------	-------------	--------------------

Error Conditions (Bit 15 = 1)

14	WRviol	Write Ready protocol violation during transfer
13	RRviol	Read Ready protocol violation during transfer
12	DORviol	Data Out Ready protocol violation
11	DIRviol	Data In Ready protocol violation
10	RdProtErr	Read protocol error
9	UnSupCom	Device does not support the command
8	TIMO	Timeout
7	BERR	Bus error occurred during transfer
6	MQE	Multiple query error occurred during transfer
5	InvalidLA	Invalid la specified
4	ForcedAbort	User abort occurred during I/O
1	FIOerr	Error reading or writing file
0	FOPENerr	Error opening file

Successful Transfer (Bit 15 = 0)

3	DirDorAbort	Transfer aborted—device not DOR
2	TC	All bytes received
1	END	Any one of the termination received
0	IODONE	Successful transfer

Example: ' Read 16 kilobytes (&H4000) from a device at Logical Address 5
' into a file called "rdfile.dat." Poll until device is DOR.
' Terminate the transfer on END bit or line feed (LF).

```

la% = 5
filename$ = "rdfile.dat"
count& = &H4000&
modevalue% = &H0005      ' Poll until DOR, terminate on END or LF.
ret% = WSrdf% (la%, filename$, count&, modevalue%, retcount&)
IF ret% < 0 THEN
    ' An error occurred during the buffer read into the file.
END IF

```

WSrdi

Syntax: `ret% = WSrdi% (la%, buf%(), count&, modevalue%, retcount&)`

Action: Transfers the specified number of integers from a Message-Based device into a specified local memory buffer, using the VXIbus Byte Transfer Protocol.

Remarks: Input parameters:

<code>la</code>	<code>integer</code>	Logical address to read buffer from
<code>count</code>	<code>long</code>	Maximum number of integers to transfer
<code>modevalue</code>	<code>integer</code>	Mode of transfer (bit vector)

<u>Bit</u>	<u>Description</u>
0	Not DOR 0 = Abort if not DOR 1 = Poll until DOR
1	END bit termination suppression 0 = Terminate transfer on END bit 1 = Do not terminate transfer on END
2	LF character termination 1 = Terminate transfer on LF bit 0 = Do not terminate transfer on LF
3	CR character termination 1 = Terminate transfer on CR bit 0 = Do not terminate transfer on CR
4	EOS character termination 1 = Terminate transfer on EOS bit 0 = Do not terminate transfer on EOS
8 to 15	EOS character (valid if EOS termination)

Output parameters:

<code>buf</code>	<code>integer array</code>	Read buffer
<code>retcount</code>	<code>long</code>	Number of integers actually transferred

Return value:

<code>ret</code>	<code>integer</code>	Return status bit vector
------------------	----------------------	--------------------------

The following table gives the meaning of each bit that is set to one (1).

<u>Bit</u>	<u>Name</u>	<u>Description</u>
------------	-------------	--------------------

Error Conditions (Bit 15 = 1)

14	WRviol	Write Ready protocol violation during transfer
13	RRviol	Read Ready protocol violation during transfer
12	DORviol	Data Out Ready protocol violation
11	DIRviol	Data In Ready protocol violation
10	RdProtErr	Read protocol error
9	UnSupCom	Device does not support the command
8	TIMO	Timeout
7	BERR	Bus error occurred during transfer
6	MQE	Multiple query error occurred during transfer
5	InvalidLA	Invalid <code>la</code> specified
4	ForcedAbort	User abort occurred during I/O

Successful Transfer (Bit 15 = 0)

3	DirDorAbort	Transfer aborted—device not DOR
2	TC	All bytes received
1	END	Any one of the termination received
0	IODONE	Successful transfer

Example: ' Read up to 30 integers from a device at Logical Address 5. Poll
' until device is DOR. Terminate transfer on END bit only.

```

DIM buf%(100)
la% = 5
count& = 30&
modevalue% = &H0001 ' Poll until DOR, terminate transfer on END.
ret% = WSrdi% (la%, buf%(), count&, modevalue%, retcount&)
IF ret% < 0 THEN
    ' An error occurred during the buffer read.
END IF

```

WSrdl

Syntax: ret% = WSrdl% (la%, buf&(), count&, modevalue%, retcount&)

Action: Transfers the specified number of long integers from a Message-Based device into a specified local memory buffer, using the VXIbus Byte Transfer Protocol.

Remarks: Input parameters:

la	integer	Logical address to read buffer from
count	long	Maximum number of long integers to transfer
modevalue	integer	Mode of transfer (bit vector)
	<u>Bit</u>	<u>Description</u>
	0	Not DOR 0 = Abort if not DOR 1 = Poll until DOR
	1	END bit termination suppression 0 = Terminate transfer on END bit 1 = Do not terminate transfer on END
	2	LF character termination 1 = Terminate transfer on LF bit 0 = Do not terminate transfer on LF
	3	CR character termination 1 = Terminate transfer on CR bit 0 = Do not terminate transfer on CR
	4	EOS character termination 1 = Terminate transfer on EOS bit 0 = Do not terminate transfer on EOS
	8 to 15	EOS character (valid if EOS termination)

Output parameters:

buf	long array	Read buffer
retcount	long	Number of long integers actually transferred

Return value:

ret	integer	Return status bit vector
-----	---------	--------------------------

The following table gives the meaning of each bit that is set to one (1).

<u>Bit</u>	<u>Name</u>	<u>Description</u>
------------	-------------	--------------------

Error Conditions (Bit 15 = 1)

14	WRviol	Write Ready protocol violation during transfer
13	RRviol	Read Ready protocol violation during transfer
12	DORviol	Data Out Ready protocol violation
11	DIRviol	Data In Ready protocol violation
10	RdProtErr	Read protocol error
9	UnSupCom	Device does not support the command
8	TIMO	Timeout
7	BERR	Bus error occurred during transfer
6	MQE	Multiple query error occurred during transfer
5	InvalidLA	Invalid la specified
4	ForcedAbort	User abort occurred during I/O

Successful Transfer (Bit 15 = 0)

3	DirDorAbort	Transfer aborted—device not DOR
2	TC	All bytes received
1	END	Any one of the termination received
0	IODONE	Successful transfer

Example: ' Read up to 30 long integers from a device at Logical Address 5.
 ' Poll until device is DOR. Terminate transfer on END bit only.

```

DIM buf$(100)
la% = 5
count% = 30&
modevalue% = &H0001 ' Poll until DOR, terminate transfer on END.
ret% = WSrdl$(la%, buf$, count%, modevalue%, retcount%)
IF ret% < 0 THEN
  ' An error occurred during the buffer read.
END IF

```

WSresp

Syntax: ret% = WSresp% (la%, response%)

Action: Retrieves a response to a previously sent Word Serial Protocol query from a VXI Message-Based device. WScmd can send a query and automatically read a response. However, if it is necessary to break up the sending of the query and the reading of the response, you can use WScmd to send the query without reading the response and use WSresp to read the response.

Note: *This function is intended for debug use only.*

Remarks: Input parameter:

la	integer	Logical address of the Message-Based device
----	---------	---

Output parameter:

response	integer	16-bit location to store response
----------	---------	-----------------------------------

Return value:

ret	integer	Return status bit vector
-----	---------	--------------------------

The following table gives the meaning of each bit that is set to one (1).

<u>Bit</u>	<u>Name</u>	<u>Description</u>
<u>Error Conditions</u> (Bit 15 = 1)		
14	WRviol	Write Ready protocol violation during transfer
13	RRviol	Read Ready protocol violation during transfer
12	DORviol	Data Out Ready protocol violation
11	DIRviol	Data In Ready protocol violation
10	RdProtErr	Read protocol error
9	UnSupCom	Device does not support the command
7	BERR	Bus error occurred during transfer
6	MQE	Multiple query error occurred during transfer
5	InvalidLA	Invalid la specified
2	TIMO_RES	Timed out before response received
<u>Successful Transfer</u> (Bit 15 = 0)		
0	IODONE	Command transfer successfully completed

Example: ' Send Read STB as a command and retrieve the response later.

```

la% = 5
cmd% = &HCFFF
respflag% = 0          ' Do NOT read response.
ret% = WScmd% (la%, cmd%, respflag%, response%)
IF ret% < 0 THEN
  ' Error occurred during WS command transfer.
ELSE
  ret% = WSresp% (la%, response%)
  IF ret% < 0 THEN
    ' Error occurred during response retrieval.
  END IF
END IF
END IF

```

WSsetTmo

Syntax: ret% = WSsetTmo% (timo&, actualtimo&)

Action: Sets the time period to wait before aborting a Word Serial, Longword Serial, or Extended Longword Serial Protocol transfer. It returns the actual timeout value set (the nearest timeout period possible greater than or equal to the timeout period specified).

Remarks: Input parameter:

 timo long Timeout period in milliseconds

 Output parameter:

 actualtimo long Actual timeout period set in milliseconds

 Return value:

 ret integer 0 = Successful

Example: ' Set the timeout period to 2 seconds.

```
timo& = 2000&
ret% = WSsetTmo% (timo&, actualtimo&)
```

WStrg**Syntax:** `ret% = WStrg% (la%)`**Action:** Sends the Word Serial *Trigger* command to a Message-Based device.**Remarks:** Input parameter:

<code>la</code>	<code>integer</code>	Logical address of the Message-Based device.
-----------------	----------------------	--

Output parameters:

none

Return value:

<code>ret</code>	<code>integer</code>	Return status bit vector
------------------	----------------------	--------------------------

The following table gives the meaning of each bit that is set to one (1).

<u>Bit</u>	<u>Name</u>	<u>Description</u>
<u>Error Conditions</u> (Bit 15 = 1)		
14	WRviol	Write Ready protocol violation during transfer
13	RRviol	Read Ready protocol violation during transfer
12	DORviol	Data Out Ready protocol violation
11	DIRviol	Data In Ready protocol violation
10	RdProtErr	Read protocol error
9	UnSupCom	Device did not recognize the command
7	BERR	Bus error occurred during transfer
6	MQE	Multiple query error occurred during transfer
5	InvalidLA	Invalid <code>la</code> specified
4	ForcedAbort	User abort occurred during I/O
1	TIMO_SEND	Timed out before able to send command
<u>Successful Transfer</u> (Bit 15 = 0)		
0	IODONE	Command transfer successfully completed

Example: ' Send Trigger command to Logical Address 5.

```

la% = 5
ret% = WStrg% (la%)
IF ret% < 0 THEN
  ' An error occurred during the command transfer.
END IF

```

WSwrt

Syntax: ret% = WSwrt% (la%, buf\$, count&, modevalue%, retcount&)

Action: Transfers the specified number of data bytes from a specified local memory buffer to a Message-Based device, using the VXIbus Byte Transfer Protocol.

Remarks: Input parameters:

la	integer	VXI logical address to write buffer to
buf	string	Write buffer
count	long	Maximum number of bytes to transfer
modevalue	integer	Mode of transfer (bit vector)

<u>Bit</u>	<u>Description</u>
0	0 = Abort if device is not DIR 1 = Poll until device is DIR
1	1 = Set END bit on the last byte of transfer 0 = Clear END bit on the last byte of transfer

Output parameter:

retcount	long	Number of bytes actually transferred
----------	------	--------------------------------------

Return value:

ret	integer	Return status bit vector
-----	---------	--------------------------

The following table gives the meaning of each bit that is set to one (1).

<u>Bit</u>	<u>Name</u>	<u>Description</u>
------------	-------------	--------------------

Error Conditions (Bit 15 = 1)

14	WRviol	Write Ready protocol violation during transfer
13	RRviol	Read Ready protocol violation during transfer
12	DORviol	Data Out Ready protocol violation
11	DIRviol	Data In Ready protocol violation
10	RdProtErr	Read protocol error
9	UnSupCom	Device does not support the command
8	TIMO	Timeout
7	BERR	Bus error occurred during transfer
6	MQE	Multiple query error occurred during transfer
5	InvalidLA	Invalid la specified
4	ForcedAbort	User abort occurred during I/O

Successful Transfer (Bit 15 = 0)

3	DirDorAbort	Transfer aborted—device not DIR
2	TC	All bytes sent
1	END	The END bit was sent
0	IODONE	Successful transfer

Example: ' Write the 14-byte ASCII command "VXI:CONF:NUMB?" to a device at
' Logical Address 5. Poll until device is DIR, and send END with
' the last byte.

```
la% = 5
buf$ = "VXI:CONF:NUMB?"
count& = StringLength% (buf$)
modevalue% = &H0003 ' Poll until DIR; send END with last byte.
ret% = WSwrt% (la%, buf$, count&, modevalue%, retcount&)
IF ret% < 0 THEN
    ' An error occurred during the buffer write.
END IF
```

WSwrtf

Syntax: ret% = WSwrtf% (la%, filename\$, count&, modevalue%, retcount&)

Action: Transfers up to the specified number of data bytes from the specified file to a Message-Based device, using the VXIbus Byte Transfer Protocol and standard file I/O.

Remarks: Input parameters:

la	integer	VXI logical address to write buffer to
filename	string	Name of the file to write data from
count	long	Maximum number of bytes to transfer
modevalue	integer	Mode of transfer (bit vector)

<u>Bit</u>	<u>Description</u>
0	0 = Abort if device is not DIR 1 = Poll until device is DIR
1	1 = Set END bit on the last byte of transfer 0 = Clear END bit on the last byte of transfer

Output parameter:

retcount	long	Number of bytes actually transferred
----------	------	--------------------------------------

Return value:

ret	integer	Return status bit vector
-----	---------	--------------------------

The following table gives the meaning of each bit that is set to one (1).

<u>Bit</u>	<u>Name</u>	<u>Description</u>
------------	-------------	--------------------

Error Conditions (Bit 15 = 1)

14	WRviol	Write Ready protocol violation during transfer
13	RRviol	Read Ready protocol violation during transfer
12	DORviol	Data Out Ready protocol violation
11	DIRviol	Data In Ready protocol violation
10	RdProtErr	Read protocol error
9	UnSupCom	Device does not support the command
8	TIMO	Timeout
7	BERR	Bus error occurred during transfer
6	MQE	Multiple query error occurred during transfer
5	InvalidLA	Invalid la specified
4	ForcedAbort	User abort occurred during I/O
1	FIOerr	Error reading or writing file
0	FOPENerr	Error opening file

Successful Transfer (Bit 15 = 0)

3	DirDorAbort	Transfer aborted—device not DIR
2	TC	All bytes sent
1	END	The END bit was sent
0	IODONE	Successful transfer

Example: ' Write 16 kilobytes (&H4000&) to a device at Logical Address 5
' from the file "wrtfile.dat." Poll until device is DIR, and send
' END with the last byte.

```
la% = 5
filename$ = "wrtfile.dat"
count& = &H4000&
modevalue% = &H0003 ' Send END, wait until DIR if not already DIR.
ret% = WSwrtf% (la%, filename$, count&, modevalue%, retcount&)
IF ret% < 0 THEN
    ' An error occurred during the buffer write.
END IF
```

WSwrti

Syntax: ret% = WSwrti% (la%, buf%(), count&, modevalue%, retcount&)

Action: Transfers the specified number of integers from a specified local memory buffer to a Message-Based device, using the VXIbus Byte Transfer Protocol.

Remarks: Input parameters:

la	integer	VXI logical address to write buffer to
buf	integer array	Write buffer
count	long	Maximum number of integers to transfer
modevalue	integer	Mode of transfer (bit vector)

<u>Bit</u>	<u>Description</u>
0	0 = Abort if device is not DIR 1 = Poll until device is DIR
1	1 = Set END bit on the last byte of transfer 0 = Clear END bit on the last byte of transfer

Output parameter:

retcount	long	Number of integers actually transferred
----------	------	---

Return value:

ret	integer	Return status bit vector
-----	---------	--------------------------

The following table gives the meaning of each bit that is set to one (1).

<u>Bit</u>	<u>Name</u>	<u>Description</u>
------------	-------------	--------------------

Error Conditions (Bit 15 = 1)

14	WRviol	Write Ready protocol violation during transfer
13	RRviol	Read Ready protocol violation during transfer
12	DORviol	Data Out Ready protocol violation
11	DIRviol	Data In Ready protocol violation
10	RdProtErr	Read protocol error
9	UnSupCom	Device does not support the command
8	TIMO	Timeout
7	BERR	Bus error occurred during transfer
6	MQE	Multiple query error occurred during transfer
5	InvalidLA	Invalid la specified
4	ForcedAbort	User abort occurred during I/O

Successful Transfer (Bit 15 = 0)

3	DirDorAbort	Transfer aborted—device not DIR
2	TC	All bytes received
1	END	Any one of the termination received
0	IODONE	Successful transfer

Example: ' Write an array containing binary short integer data to a device
' at Logical Address 5. Poll until device is DIR, and send END
' with the last byte.

```
DIM buf%(100)
CALL InitBuf (buf%())' Initialize buffer with integer data.
la% = 5
count& = 14&
modevalue% = &H0003 ' Poll until DIR; send END with last byte.
ret% = WSwrti% (la%, buf%(), count&, modevalue%, retcount&)
IF ret% < 0 THEN
    ' An error occurred during the buffer write.
END IF
```

WSwrtl

Syntax: ret% = WSwrtl% (la%, buf&(), count&, modevalue%, retcount&)

Action: Transfers the specified number of long integers from a specified local memory buffer to a Message-Based device, using the VXIbus Byte Transfer Protocol.

Remarks: Input parameters:

la	integer	VXI logical address to write buffer to
buf	long array	Write buffer
count	long	Maximum number of long integers to transfer
modevalue	integer	Mode of transfer (bit vector)

<u>Bit</u>	<u>Description</u>
------------	--------------------

0	0 = Abort if device is not DIR 1 = Poll until device is DIR
1	1 = Set END bit on the last byte of transfer 0 = Clear END bit on the last byte of transfer

Output parameter:

retcount	long	Number of long integers actually transferred
----------	------	--

Return value:

ret	integer	Return status bit vector
-----	---------	--------------------------

The following table gives the meaning of each bit that is set to one (1).

<u>Bit</u>	<u>Name</u>	<u>Description</u>
------------	-------------	--------------------

Error Conditions (Bit 15 = 1)

14	WRviol	Write Ready protocol violation during transfer
13	RRviol	Read Ready protocol violation during transfer
12	DORviol	Data Out Ready protocol violation
11	DIRviol	Data In Ready protocol violation
10	RdProtErr	Read protocol error
9	UnSupCom	Device does not support the command
8	TIMO	Timeout
7	BERR	Bus error occurred during transfer
6	MQE	Multiple query error occurred during transfer
5	InvalidLA	Invalid la specified
4	ForcedAbort	User abort occurred during I/O

Successful Transfer (Bit 15 = 0)

3	DirDorAbort	Transfer aborted—device not DIR
2	TC	All bytes received
1	END	Any one of the termination received
0	IODONE	Successful transfer

Example: ' Write an array containing binary long integer data to a device
' at Logical Address 5. Poll until device is DIR, and send END
' with the last byte.

```
DIM buf$(100)
la% = 5
CALL InitBuf(buf$()) ' Initialize buffer with long data.
count% = 14 ' Total (14 * 4 = 56) bytes to transfer.
modevalue% = &H0003 ' Poll until DIR; send END with last byte.
ret% = WSwrtl$(la%, buf$(), count%, modevalue%, retcount%)
IF ret% < 0 THEN
    ' An error occurred during the buffer write.
END IF
```

Chapter 5

Servant Word Serial Protocol Functions

This chapter describes the BASIC syntax and use of the VXI Servant Word Serial Protocol functions. Word Serial communication is the minimal mode of communication between VXI Message-Based devices within the VXI Commander/Servant hierarchy. The local CPU (the CPU on which the NI-VXI functions are running) uses the Servant Word Serial functions to perform VXI Message-Based Servant Word Serial communication with its Commander. These functions are needed only in the case where the local CPU is not a Top-Level Commander (also not the Resource Manager), such as in a multiple CPU situation. In a multiple CPU situation, the local CPU must allow the Resource Manager device to configure the local CPU and can optionally implement some basic message-transfer Word Serial communication with its Commander. The four basic types of Servant Word Serial functions are as follows.

- Receiving commands
- Receiving and responding to queries
- Responding to requests to send buffers
- Receiving buffers

Word Serial Protocol is a simple 16-bit transfer protocol between a Commander and its Servants. The Commander polls specific bits in the Servant's VXI Response register to determine when it can write a command or read a response from the Data Low register. It also determines when a Word Serial protocol error occurs. Before a Commander can send a Word Serial command to a Servant, it must first poll the Write Ready (WR) bit until it is asserted (set to 1). The Commander can then write the command to the Data Low register. If the Commander is sending a query, it first sends the query in the same manner as sending a command, but then continues by polling the Read Ready (RR) bit until it is asserted. It then reads the response from the Data Low register.

A buffer write is simply a series of *Byte Available* Word Serial commands sent to the Servant, with the additional constraint that the Data In Ready (DIR) bit as well as the WR bit must be asserted before sending the *Byte Available* command. The lower 8 bits (bits 0 to 7) of the 16-bit command contain a single byte of data (bit 8 is the END bit). Therefore, one *Byte Available* is sent for each data byte in the buffer written. A buffer read is simply a series of *Byte Request* Word Serial queries sent to the Servant, with the additional constraint that the Data Out Ready (DOR) bit as well as the WR bit must be asserted before sending the *Byte Request*. The lower 8 bits (bits 0 to 7) of the 16-bit response contain a single byte of data (bit 8 is the END bit). Therefore, one *Byte Request* is sent for each data byte in the buffer read.

In addition to polling the WR, RR, DIR, and DOR bits during various Word Serial transfers, the functions also check the ERR* bit. The ERR* bit indicates when a Word Serial Protocol error occurs. The Word Serial Protocol error can be Unsupported Command, Multiple Query Error (MQE), DIR Violation, DOR Violation, RR Violation, or WR Violation. The Servant Word Serial Protocol functions let the local CPU generate any of the Word Serial Protocol errors and respond to the *Read Protocol Error* Word Serial query with the corresponding protocol error. The functions automatically handle asserting and deasserting of the ERR* bit.

The Longword Serial and Extended Longword Serial Protocols are similar to the Word Serial Protocol, but involve 32-bit and 48-bit command transfers, respectively, instead of the 16-bit transfers of the Word Serial Protocol. The VXI specification, however, provides no common command usages for these protocols. The commands are either VXI Reserved or User-Defined. The NI-VXI interface gives you the ability to receive and process any one of these commands.

Programming Considerations

Most of the Servant Word Serial functions require an interrupt handler (which can be written only in the C language environment). The commands must be parsed (and responded to) within the appropriate interrupt handler. Word Serial commands *Byte Available* (BAV) and *Byte Request* (BREQ) are special cases for reads and writes. For reads and writes, a user-supplied handler is notified only that the transfer is complete. Asserting and deasserting all Response register bits (DIR, DOR, WR, RR, and ERR*) occurs automatically within the functions as required. Figure 5-1 is a graphical overview of the Servant Word Serial functions.




Figure 5-1. NI-VXI Servant Word Serial Model

Functional Overview

The following paragraphs describe the Servant Word Serial, Longword Serial, and Extended Longword Serial Protocol functions. The descriptions are grouped by functionality and are presented at a functional level describing the operation of each of the functions.

WSSenable ()

`WSSenable` enables all Servant Word Serial functions. More precisely, this function sensitizes the local CPU to interrupts generated when writing a Word Serial command to the Data Low register or reading a response from the Data Low register. At any time after `InitVXIlibrary` initializes the NI-VXI software, you can call `WSSenable` to set up processing of Servant Word Serial commands and queries.

WSSdisable ()

`WSSdisable` disables all Servant Word Serial functions from being used. More precisely, this function desensitizes the local CPU to interrupts generated when writing a Word Serial command to the Data Low register or reading a response from the Data Low register.

WSSrd (buf, count, modevalue)

`WSSrd` is the buffer read function. `WSSrd` receives a specified number of bytes from a VXI Message-Based Commander device and places the bytes into a memory buffer, using the VXIbus Byte Transfer Protocol. The process involves setting the DIR and WR bits on the local CPU Response register and building a buffer out of data bytes received via a series of *Byte Available* (BAV) Word Serial commands. When `WSSrd` reaches the specified count or an END bit, or an error occurs, it calls the `WSSrd` interrupt handler with the status of the call. It clears the DIR bit before setting the WR on the last byte of transfer.

WSSrdi (buf, count, modevalue)

`WSSrdi` is an extension of the buffer read function `WSSrd`. `WSSrdi` receives a specified number of integers from a VXI Message-Based Commander device and places the integer array into a memory buffer, using the VXIbus Byte Transfer Protocol. The process involves setting the DIR and WR bits on the local CPU Response register and building a buffer out of the data integer array received via a series of *Byte Available* (BAV) Word Serial commands. When `WSSrdi` reaches the specified count or an END bit, or an error occurs, it calls the `WSSrdi` interrupt handler with the status of the call. It clears the DIR bit before setting the WR on the last byte of transfer.

WSSrdl (buf, count, modevalue)

`WSSrdl` is an extension of the buffer read function `WSSrd`. `WSSrdl` receives a specified number of longwords from a VXI Message-Based Commander device and places the longs into a memory buffer, using the VXIbus Byte Transfer Protocol. The process involves setting the DIR and WR bits on the local CPU Response register and building a buffer out of data longs received via a series of *Byte Available* (BAV) Word Serial commands. When `WSSrdl` reaches the specified count or an END bit, or an error occurs, it calls the `WSSrdl` interrupt handler with the status of the call. It clears the DIR bit before setting the WR on the last byte of transfer.

DefaultWSSrdHandler (status, count)

DefaultWSSrdHandler is the sample handler for the WSSrd interrupt, which InitVXIlibrary automatically installs as a default handler when it initializes the NI-VXI software. When WSSrd reaches the specified count or an END bit, or an error occurs, it calls the WSSrd interrupt handler with the status of the call. The default handler simply sets the global variables WSSrdDone, WSSrdDoneStatus, and WSSrdDoneCount. You can use the variable WSSrdDone to poll until the operation is complete. Afterwards, you can inspect WSSrdDoneStatus and WSSrdDoneCount to see the outcome of the call.

WSSwrt (buf, count, modevalue)

WSSwrt sends a specified number of bytes to a VXI Message-Based Commander device, using the VXIbus Byte Transfer Protocol. The process involves setting the DOR and WR bits in the local Response register and responding to a series of *Byte Request* (BREQ) Word Serial commands. When the data output completes or an error occurs, WSSwrt calls its interrupt handler with the status of the call. Before responding to the last byte of the write, it clears DOR to prevent another BREQ from being sent before the application is able to handle the BREQ properly.

WSSwrti (buf, count, modevalue)

WSSwrti is an extension of the write function WSSwrt. WSSwrti sends a specified integer array to a VXI Message-Based Commander device, using the VXIbus Byte Transfer Protocol. The process involves setting the DOR and WR bits in the local Response register and responding to a series of *Byte Request* (BREQ) Word Serial commands. When the data output completes or an error occurs, WSSwrti calls its interrupt handler with the status of the call. Before responding to the last byte of the write, it clears DOR to prevent another BREQ from being sent before the application is able to handle the BREQ properly.

WSSwrtl (buf, count, modevalue)

WSSwrtl is an extension of the write function WSSwrt. WSSwrtl sends a specified number of longwords to a VXI Message-Based Commander device, using the VXIbus Byte Transfer Protocol. The process involves setting the DOR and WR bits in the local Response register and responding to a series of *Byte Request* (BREQ) Word Serial commands. When the data output completes or an error occurs, WSSwrt calls its interrupt handler with the status of the call. Before responding to the last byte of the write, it clears DOR to prevent another BREQ from being sent before the application is able to handle the BREQ properly.

DefaultWSSwrtHandler (status, count)

DefaultWSSwrtHandler is the sample handler for the WSSwrt interrupt, which InitVXIlibrary automatically installs as a default handler when it initializes the NI-VXI software. When WSSwrt reaches the specified count or an error occurs, it calls the WSSwrt interrupt handler with the status of the call. The default handler simply sets the global variables WSSwrtDone, WSSwrtDoneStatus, and WSSwrtDoneCount. You can use the variable WSSwrtDone to poll until the operation is complete. Afterwards, you can inspect WSSwrtDoneStatus and WSSwrtDoneCount to see the outcome of the call.

DefaultWSScmdHandler (cmd)

`DefaultWSScmdHandler` is the sample Word Serial command handler, which `InitVXIlibrary` automatically installs as a default handler when it initializes the NI-VXI software. The current `WSScmdHandler` is called whenever the local CPU Commander sends any Word Serial Protocol command or query (other than BAV or BREQ). While Word Serial operations are enabled, the `WSScmd` interrupt handler is called every time a Word Serial command is received (other than BAV if a `WSSrd` call is pending, or BREQ if a `WSSwrt` call is pending). `DefaultWSScmdHandler` parses the commands and takes appropriate action. If it is a query, it returns a response using the `WSSsendResp` function. If it is a command, it calls the `WSSnoResp` function to acknowledge it. If either a BREQ or BAV command is received via this handler, it calls `GenProtError` with the corresponding protocol error code (DOR violation or DIR violation). For unsupported commands, the protocol error code sent to `GenProtError` is `UnSupCom`.

WSSsendResp (response)

`WSSsendResp` responds to a Word Serial Protocol query from a VXI Message-Based Commander device. The `WSScmd` interrupt handler calls this function to respond to a Word Serial query. If a previous response has not been read yet, a `WSSsendResp` call generates a Multiple Query Error (MQE). Otherwise, it writes a response value to the Data Low register and sets the RR bit is. It also sets the WR bit so that it is ready to accept any further Word Serial commands.

WSSnoResp ()

`WSSnoResp` sets the WR bit so that it is ready to accept any further Word Serial commands. The `WSScmd` interrupt handler should call `WSSnoResp` after processing a Word Serial command (it calls `WSSsendResp` for a Word Serial query, which requires a response).

DefaultWSSLcmdHandler (cmd)

`DefaultWSSLcmdHandler` is the sample Word Longword Serial command handler, which `InitVXIlibrary` automatically installs as a default handler when it initializes the NI-VXI software. The current `WSSLcmdHandler` is called whenever the local CPU Commander sends any Longword Serial Protocol command or query. While Word Serial operations are enabled, the `WSSLcmdHandler` is called whenever a Longword Serial command is received. The `WSSLcmdHandler` must parse the commands and take the appropriate action. Because the VXI specification does not define any Longword Serial commands, `DefaultWSSLcmdHandler` calls `GenProtError` with a protocol error code of `UnSupCom` for every Longword Serial command received.

WSSLsendResp (response)

`WSSLsendResp` responds to a Longword Serial Protocol query from a VXI Message-Based Commander device. The `WSSLcmd` interrupt handler calls this function to respond to a Longword Serial query. If a previous response has not been read yet, a `WSSLsendResp` call generates a Multiple Query Error (MQE). Otherwise, it writes a response value to the Data High and Data Low registers and sets the RR bit. It also sets the WR bit so that it is ready to accept any further Word Serial commands.

WSSLnoResp ()

`WSSLnoResp` sets the WR bit so that it is ready to accept any further Longword Serial commands. The `WSSLcmd` interrupt handler should call `WSSLnoResp` after processing a Longword Serial command (it calls `WSSLsendResp` for Longword Serial queries).

DefaultWSSEcmdHandler (cmdExt, cmd)

DefaultWSSEcmdHandler is the sample Word Extended Longword Serial command handler, which InitVXIlibrary automatically installs as a default handler when it initializes the NI-VXI software. The current WSSEcmdHandler is called whenever the local CPU Commander sends any Extended Longword Serial Protocol command or query. While Word Serial operations are enabled, the WSSEcmdHandler is called whenever a Longword Serial command is received. WSSEcmdHandler must parse the commands and take the appropriate action. Because the VXI specification does not define any Extended Longword Serial commands, DefaultWSSEcmdHandler calls GenProtError with a protocol error code of UnSupCom for every Extended Longword Serial command received.

WSSabort (abortop)

WSSabort aborts the Servant Word Serial operation(s) in progress. It returns an error code of ForcedAbort to the WSSrd or WSSwrt interrupt handlers in response to the corresponding pending functions. This may be necessary if the application needs to abort for some application-specific reason, or if the Commander of this device sends a Word Serial *Clear, End Normal Operation, or Abort* command.

GenProtError (proterr)

In response to a Word Serial Protocol Error, the application should call GenProtError to generate the error. Generating the error consists of preparing the response to a future *Read Protocol Error* query (saving the value in a global variable) and setting the ERR* bit in the local Response register. The RespProtError function actually generates the response when the *Read Protocol Error* query is received later.

RespProtError ()

In response to a Word Serial *Read Protocol Error* query, RespProtError places the saved error response in the Data Low register, sets the saved error response to ffffh (no error), deasserts ERR*, and sets RR. If no previous error is pending, it returns the value ffffh.

Function Descriptions

The following paragraphs describe the Servant Word Serial, Longword Serial, and Extended Longword Serial Protocol functions. The descriptions are explained at the BASIC syntax level and are listed in alphabetical order.

GenProtError

Syntax: `ret% = GenProtError% (proterr%)`

Action: Generates a Word Serial protocol error if one is not already pending. It asserts the Response register bit ERR* if the value of the protocol error, `proterr`, is not -1. If `proterr` is -1, it deasserts the ERR* bit. If no previous error existed, it saves the `proterr` value for response to a future *Read Protocol Error* query via the function `RespProtError`. If a previous error does exist, the ERR* bit remains asserted but the protocol error specified by `proterr` is ignored.

Remarks: Input parameter:

<code>proterr</code>	integer	Protocol error to generate
	<u>Value</u>	<u>Protocol Error Description</u>
	-1	Clear any protocol error condition
	-3	Multiple Query Error (MQE)
	-4	Unsupported Command (UnSupCom)
	-5	Data In Ready violation (DIRviol)
	-6	Data Out Ready violation (DORviol)
	-7	Read Ready violation (RRviol)
	-8	Write Ready violation (WRviol)
	others	Reserved

Output parameters:

none

Return value:

<code>ret</code>	integer	Return Status
		1 = Successful, but error will be ignored because a previous error is pending
		0 = Successful
		-1 = Servant Word Serial functions not supported

Example: ' Generate a protocol error of DORviol.

```

proterr% = &HFFFA
ret% = GenProtError% (proterr%)
IF ret% < 0 THEN
    ' An error occurred in GenProtError.
END IF

```

RespProtError

Syntax: ret% = RespProtError%()

Action: Responds to the Word Serial *Read Protocol Error* query with the last protocol error generated via the GenProtError function, and then deasserts the ERR* bit.

Remarks: Parameters:

 none

 Return value:

ret	integer	Return Status
		0 = Successful
		-1 = Servant Word Serial functions not supported
		-2 = Response is still pending and a multiple query error is generated

Example: ' Respond to the Word Serial Read Protocol Error query.

```
ret% = RespProtError%()
IF ret% < 0 THEN
  ' An error occurred in RespProtError.
END IF
```

WSSabort

Syntax: ret% = WSSabort% (abortop%)

Action: Aborts the Servant Word Serial operation (s) in progress.

Remarks: Input parameter:

abortop	integer	The operation to abort, bit vector
---------	---------	------------------------------------

<u>Bit</u>	<u>Description</u>
0	Abort WSSwrt
1	Abort WSSrd
2	Abort WSSsendResp
15	Initialize Word Serial Servant hardware. This includes aborting all Word Serial operations, clearing out errors, removing all pending Word Serial Servant interrupts, and disabling the interrupts.

Output parameters:

none

Return value:

ret	integer	Return Status
		0 = Successfully aborted
		-1 = Servant Word Serial functions not supported
		-2 = Unable to abort

Example: ' Abort WSSwrt.

```

abortop% = &H0001
ret% = WSSabort% (abortop%)
IF ret% < 0 THEN
    ' An error occurred during WSSabort.
END IF

```

WSSdisable

Syntax: ret% = WSSdisable%()

Action: Desensitizes the local CPU to interrupts generated when a Word Serial command is written to the Data Low register or when a response is read from the Data Low register.

Remarks: Parameters:

 none

 Return value:

ret	integer	Return Status
		0 = Successful
		-1 = Servant Word Serial functions not supported

Example: ' Disable all the Servant Word Serial functions.

```
ret% = WSSdisable%()
```

WSSenable

Syntax: `ret% = WSSenable%()`

Action: Sensitizes the local CPU to interrupts generated when a Word Serial command is written to the Data Low register or when a response is read from the Data Low register.

Remarks: Parameters:

none

Return value:

<code>ret</code>	integer	Return Status
		0 = Successful
		-1 = Servant Word Serial functions not supported

Example: ' Enable all the Servant Word Serial functions.

```
ret% = WSSenable%()
```

WSSLnoResp

Syntax: ret% = WSSLnoResp%()

Action: Acknowledges a received Longword Serial Protocol command that has no response and asserts the Write Ready (WR) bit in the local CPU Response register. This function must be called after processing a Longword Serial Protocol command (queries are responded to with WSSLsendResp).

Remarks: Parameters:

 none

Return value:

ret	integer	Return Status
		0 = Successful
		-1 = Servant Word Serial functions not supported

Example: ' Acknowledge the reception of a Longword Serial Protocol command
 ' that has no response.

```
ret% = WSSLnoResp%()
IF ret% < 0 THEN
  ' An error occurred during WSSLnoResp.
END IF
```

WSSLsendResp

Syntax: ret% = WSSLsendResp% (response&)

Action: Responds to a received Longword Serial Protocol query with a response and asserts the WR bit (in addition to the RR bit) in the local CPU Response register. This function must be called after processing a Longword Serial Protocol query (commands are acknowledged with WSSLnoResp).

Remarks: Input parameter:

 response long 32-bit response

 Output parameters:

 none

 Return value:

 ret integer Return Status

 0 = Successful

 -1 = Servant Word Serial functions not supported

 -2 = Response still pending (MQE generated)

Example: ' Respond to a received Longword Serial Protocol query.

```
response& = &HFFFCFFFD&
ret% = WSSLsendResp% (response&)
IF ret% < 0 THEN
  ' An error occurred during WSSLsendResp.
END IF
```

WSSnoResp

Syntax: ret% = WSSnoResp%()

Action: Acknowledges a received Word Serial Protocol command that has no response and asserts the WR bit in the local CPU Response register. This function must be called after processing a Word Serial Protocol command (queries are responded to with WSSsendResp).

Remarks: Parameters:

 none

 Return value:

ret	integer	Return Status
		0 = Successful
		-1 = Servant Word Serial functions not supported

Example: ' Acknowledge the reception of a Word Serial Protocol command
 ' that has no response.

```
ret% = WSSnoResp%()
IF ret% < 0 THEN
  ' An error occurred during WSSnoResp.
END IF
```

WSSrd

Syntax: `ret% = WSSrd% (buf$, count&, modevalue%)`

Action: Posts a read operation to begin receiving the specified number of data bytes from a Message-Based Commander into a specified memory buffer, using the VXIbus Byte Transfer Protocol.

Remarks: Input parameters:

count	long	Maximum number of bytes to transfer
modevalue	integer	Mode of transfer (bit vector)

<u>Bit</u>	<u>Description</u>
0	DIR signal mode to Commander 0 = Do not send DIR signal to Commander 1 = Send DIR signal to Commander
15 to 1	Reserved (0)

Output parameter:

buf	string	Read buffer
-----	--------	-------------

Return value:

ret	integer	Return Status
-----	---------	---------------

1 = Posted successfully; will begin after a
WSSenable()
0 = Posted successfully
-1 = Servant Word Serial functions not supported
-2 = WSSrd already in progress

Example: ' Read 10 bytes from the Commander.

```
DIM buf AS STRING * 100
count& = 10&
modevalue% = &H0000 ' Do not send DIR signal to Commander.
ret% = WSSrd% (buf$, count&, modevalue%)
IF ret% < 0 THEN
    ' An error occurred during WSSrd.
END IF
```

WSSrdi

Syntax: `ret% = WSSrdi% (buf%(), count&, modevalue%)`

Action: Posts a read operation to begin receiving the specified number of integers from a Message-Based Commander into a specified memory buffer, using the VXIbus Byte Transfer Protocol.

Remarks: Input parameters:

<code>count</code>	<code>long</code>	Maximum number of integers to transfer
<code>modevalue</code>	<code>integer</code>	Mode of transfer (bit vector)

Bit

Description

0

DIR signal mode to Commander

0 = Do not send DIR signal to Commander

1 = Send DIR signal to Commander

15 to 1

Reserved (0)

Output parameter:

<code>buf</code>	<code>integer array</code>	Read buffer
------------------	----------------------------	-------------

Return value:

<code>ret</code>	<code>integer</code>	Return Status
------------------	----------------------	---------------

1 = Posted successfully; will begin after a
`WSSenable()`

0 = Posted successfully

-1 = Servant Word Serial functions not supported

-2 = WSSrdi already in progress

Example: `' Read 10 integers from the Commander.`

```

DIM buf%(100)
count& = 10&
modevalue% = &H0000 ' Do not send DIR signal to Commander.
ret% = WSSrdi% (buf%(), count&, modevalue%)
IF ret% < 0 THEN
    ' An error occurred during WSSrdi.
END IF
    
```

WSSrdl

Syntax: `ret% = WSSrdl% (buf&(), count&, modevalue%)`

Action: Posts a read operation to begin receiving the specified number of long integers from a Message-Based Commander into a specified memory buffer, using the VXIbus Byte Transfer Protocol.

Remarks: Input parameters:

<code>count</code>	<code>long</code>	Maximum number of long integers to transfer
<code>modevalue</code>	<code>integer</code>	Mode of transfer (bit vector)

<u>Bit</u>	<u>Description</u>
0	DIR signal mode to Commander 0 = Do not send DIR signal to Commander 1 = Send DIR signal to Commander
15 to 1	Reserved (0)

Output parameter:

<code>buf</code>	<code>long array</code>	Read buffer
------------------	-------------------------	-------------

Return value:

<code>ret</code>	<code>integer</code>	Return Status
		1 = Posted successfully; will begin after a <code>WSSenable()</code>
		0 = Posted successfully
		-1 = Servant Word Serial functions not supported
		-2 = WSSrdl already in progress

Example: ' Read 10 long integers from the Commander.

```

DIM buf$(100)
count% = 10&
modevalue% = &H0000 ' Do not send DIR signal to Commander.
ret% = WSSrdl% (buf$( ), count%, modevalue%)
IF ret% < 0 THEN
    ' An error occurred during WSSrdl.
END IF

```

WSSsendResp

Syntax: ret% = WSSsendResp% (response%)

Action: Responds to a received Word Serial Protocol query with a response and asserts the WR bit (in addition to the RR bit) in the local CPU Response register. This function must be called after processing a Word Serial Protocol query (commands are acknowledged with WSSnoResp).

Remarks: Input parameter:

 response integer 16-bit response

 Output parameters:

 none

 Return value:

 ret integer Return Status

 0 = Successful

 -1 = Servant Word Serial functions not supported

 -2 = Response still pending (MQE generated)

Example: ' Respond with &H1234 to a received Word Serial Protocol query.

```
response% = &H1234
ret% = WSSsendResp% (response%)
IF ret% < 0 THEN
    ' An error occurred during WSSsendResp.
END IF
```


WSSwrt

Syntax: `ret% = WSSwrt% (buf$, count&, modevalue%)`

Action: Posts the write operation to transfer the specified number of data bytes from a specified memory buffer to the Message-Based Commander, using the VXIbus Byte Transfer Protocol.

Remarks: Input parameters:

<code>buf</code>	<code>string</code>	Write buffer
<code>count</code>	<code>long</code>	Maximum number of bytes to transfer
<code>modevalue</code>	<code>integer</code>	Mode of transfer (bit vector)
	<u>Bit</u>	<u>Description</u>
	0	DOR signal mode to Commander (if enabled) 0 = Do not send DOR signal to Commander 1 = Send DOR signal to Commander
	1	END bit termination with last byte 0 = Do not send END with the last byte 1 = Send END with the last byte

Output parameters:

`none`

Return value:

<code>ret</code>	<code>integer</code>	Return Status 1 = Posted successfully; will begin after a <code>WSSenable()</code> 0 = Posted successfully -1 = Servant Word Serial functions not supported -2 = WSSwrt already in progress
------------------	----------------------	--

Example: ' Write 6 bytes to the Commander.

```
buf$ = "1.0422"
count& = 6&
modevalue% = &H0002 ' Send END with the last byte.
ret% = WSSwrt% (buf$, count&, modevalue%)
IF ret% < 0 THEN
    ' An error occurred during WSSwrt.
END IF
```

WSSwrTi

Syntax: `ret% = WSSwrTi% (buf%(), count&, modevalue%)`

Action: Posts the write operation to transfer the specified number of integers from a specified memory buffer to the Message-Based Commander, using the VXIbus Byte Transfer Protocol.

Remarks: Input parameters:

<code>buf</code>	<code>integer array</code>	Write buffer
<code>count</code>	<code>long</code>	Maximum number of integers to transfer
<code>modevalue</code>	<code>integer</code>	Mode of transfer (bit vector)
	<u>Bit</u>	<u>Description</u>
	0	DOR signal mode to Commander (if enabled) 0 = Do not send DOR signal to Commander 1 = Send DOR signal to Commander
	1	END bit termination with last byte 0 = Do not send END with the last byte 1 = Send END with the last byte

Output parameters:

`none`

Return value:

<code>ret</code>	<code>integer</code>	Return Status
		1 = Posted successfully; will begin after a <code>WSSenable()</code>
		0 = Posted successfully
		-1 = Servant Word Serial functions not supported
		-2 = WSSwrTi already in progress

Example: `' Write 6 integers to the Commander.`

```

DIM buf%(100)
count& = 6&
modevalue% = &H0002 ' Send END with the last byte.
ret% = WSSwrTi% (buf%(), count&, modevalue%)
IF ret% < 0 THEN
    ' An error occurred during WSSwrTi.
END IF
    
```

WSSwrtl

Syntax: `ret% = WSSwrtl% (buf&(), count&, modevalue%)`

Action: Posts the write operation to transfer the specified number of long integers from a specified memory buffer to the Message-Based Commander, using the VXIbus Byte Transfer Protocol.

Remarks: Input parameters:

<code>buf</code>	long array	Write buffer
<code>count</code>	long	Maximum number of long integers to transfer
<code>modevalue</code>	integer	Mode of transfer (bit vector)

<u>Bit</u>	<u>Description</u>
0	DOR signal mode to Commander (if enabled) 0 = Do not send DOR signal to Commander 1 = Send DOR signal to Commander
1	END bit termination with last byte 0 = Do not send END with the last byte 1 = Send END with the last byte

Output parameters:

none

Return value:

<code>ret</code>	integer	Return Status
		1 = Posted successfully; will begin after a <code>WSSenable()</code>
		0 = Posted successfully
		-1 = Servant Word Serial functions not supported
		-2 = WSSwrtl already in progress

Example: ' Write 6 long integers to the Commander.

```
DIM buf&(100)
count& = 6&
modevalue% = &H0002 ' Send END with the last byte.
ret% = WSSwrtl% (buf&(100), count&, modevalue%)
IF ret% < 0 THEN
    ' An error occurred during WSSwrtl.
END IF
```

Default Handlers for the Servant Word Serial Functions

The NI-VXI software provides the following default handlers for the VXI Servant Word Serial functions. These are sample handlers that `InitVXIlibrary` installs when it initializes the software at the beginning of the application program. Default handlers give you the most common functionality required for a VXI system. They are given in C source code form on your NI-VXI distribution media.

DefaultWSScmdHandler

Syntax: `DefaultWSScmdHandler (cmd%)`

Action: Handles any Word Serial Protocol command or query received from a VXI Message-Based Commander. Uses global variables to handle many of the Word Serial commands. Implements all commands required for Servant operation.

Remarks: Input parameter:

<code>cmd</code>	<code>integer</code>	16-bit Word Serial command received
------------------	----------------------	-------------------------------------

Output parameters:

`none`

Return value:

`none`

DefaultWSSEcmdHandler

Syntax: DefaultWSSEcmdHandler (cmdExt%, cmd&)

Action: Handles Extended Longword Serial Protocol commands or queries received from a VXI Message-Based Commander. Returns an Unsupported Command protocol error for all commands and queries because the VXI specification does not define any Extended Longword Serial commands.

Remarks: Input parameters:

cmdExt	integer	Upper 16 bits of 48-bit Extended Longword Serial command received
--------	---------	---

cmd	long	Lower 32 bits of 48-bit Extended Longword Serial command received
-----	------	---

Output parameters:

none

Return value:

none

DefaultWSSLCmdHandler

Syntax: DefaultWSSLCmdHandler (cmd&)

Action: Handles Longword Serial Protocol commands or queries received from a VXI Message-Based Commander. Returns an Unsupported Command protocol error for all commands and queries because the VXI specification does not define any Longword Serial commands.

Remarks: Input parameter:

cmd	long	32-bit Longword Serial command received
-----	------	---

Output parameters:

none

Return value:

none

DefaultWSSrdHandler

Syntax: DefaultWSSrdHandler (status%, count&)

Action: Handles the termination of a Servant Word Serial read operation started with WSSrd. Sets the global variable WSSrdDone% to 1, the WSSrdDoneStatus% variable to status, and the WSSrdDoneCount& to count.

Remarks: Input parameters:

status integer Status bit vector

The following table gives the meaning of each bit that is set to 1.

<u>Bit</u>	<u>Name</u>	<u>Description</u>
<u>Error Conditions</u> (Bit 15 = 1)		
14	WRviol	Write Ready protocol violation during transfer
13	RRviol	Read Ready protocol violation during transfer
12	DORviol	Data Out Ready protocol violation
11	DIRviol	Data In Ready protocol violation
4	ForcedAbort	WSSabort called to force abort
<u>Successful Transfer</u> (Bit 15 = 0)		
2	TC	All bytes received
1	END	END received with last byte
0	IODONE	Transfer successfully completed
count	long	Actual number of bytes received

Output parameters:

none

Return value:

none

DefaultWSSwrtHandler (status, count)

Syntax: DefaultWSSwrtHandler (status%, count&)

Action: Handles the termination of a Servant Word Serial write operation started with WSSwrt. Sets the global variable WSSwrtDone% to 1, the WSSwrtDoneStatus% variable to status, and the WSSwrtDoneCount& variable to count.

Remarks: Input parameters:

status integer Status bit vector

The following table gives the meaning of each bit that is set to 1.

<u>Bit</u>	<u>Name</u>	<u>Description</u>
<u>Error Conditions</u> (Bit 15 = 1)		
14	WRviol	Write Ready protocol violation during transfer
13	RRviol	Read Ready protocol violation during transfer
12	DORviol	Data Out Ready protocol violation
11	DIRviol	Data In Ready protocol violation
4	ForcedAbort	WSSabort called to force abort
<u>Successful Transfer</u> (Bit 15 = 0)		
2	TC	All bytes sent
1	END	END sent with last byte
0	IODONE	Transfer successfully completed
count	long	Actual number of bytes sent

Output parameters:

none

Return value:

none

Chapter 6

Low-Level VXIbus Access Functions

This chapter describes the BASIC syntax and use of the VXI low-level VXIbus access functions. You can use both low-level and high-level VXIbus Access functions to directly read or write to VXIbus addresses. Some of the situations that require direct reads and writes to the different VXIbus address spaces include the following.

- Register-Based device/instrument drivers
- Non-VXI/VME device/instrument drivers
- Accessing device-dependent registers on any type of VXI/VME device
- Implementing shared memory protocols

Low-level and high-level access to the VXIbus, as the NI-VXI interface defines them, are very similar in nature. Both sets of functions can perform direct reads of and writes to any VXIbus address space with any privilege state or byte order. However, the two interfaces have different emphases with respect to user protection, error checking, and access speed.

Low-level VXIbus access is the fastest access method (in terms of overall throughput to the device) for directly reading or writing to/from any of the VXIbus address spaces. As such, however, it is more detailed and leaves more issues for the application to resolve. You can use these functions to obtain addresses that are directly mapped to a particular VXIbus address with a particular VXI access privilege and byte ordering. How the addresses are used is at the discretion of the application. You need to consider a number of issues when using these addresses:

- Byte, word, or longword accesses are made based on the size specified.
- You need to determine bounds for the addresses.
- Based on the methods in which a particular hardware platform sets up access to VXI address spaces, using more than one address can also result in conflicts.

High-level VXIbus access functions need not take into account any of the considerations that are required by the low-level VXIbus access functions. The high-level VXIbus access functions have all necessary information for accessing a particular VXIbus address wholly contained within the function parameters. The parameters prescribe the address space, privilege state, byte order, and offset within the address space. High-level VXIbus access functions automatically trap bus errors and return an appropriate error status. Using the high-level VXIbus access functions involves more overhead, but if overall throughput of a particular access (for example, configuration or small number of accesses) is not the primary concern, the high-level VXIbus access functions act as an easy-to-use interface that can do any VXIbus accesses necessary for an application.

Programming Considerations

All accesses to the VXIbus address spaces involve reads and writes to particular offsets within the local CPU address space, which are made to correspond to addresses on the VXIbus (using a complex hardware interface). The areas where the address space of the local CPU is mapped onto the VXIbus are referred to as *windows*. The sizes and numbers of windows present vary depending on the hardware being used. The size of the window is always a power of two, where a multiple of the size of the window would encompass an entire VXIbus address space. The multiple for which a window currently can access is determined by modifying a *window base* register. The constraints of a particular hardware platform lead to restrictions on the area of address space reserved for windows into VXIbus address spaces. Be sure to take into account the number and size of the windows provided by a particular platform. If mapping an address requires the use of the same window as another address already in existence, the window context must be saved and restored. If you intend to increment or decrement a mapped address, you need to test the bounds for accessing within a particular address space before accessing within the

space. Based on your knowledge of the platform, you can make assumptions about the sizes of windows. If you are more concerned with portability of code, however, you should base your assumptions on the minimal support on all of the target platforms. Not all platforms support all access modes (for example, 680X0 platforms do not support Intel byte ordering).

Note: *We strongly recommend that your devices have all of the same access privileges and byte orders. The VXIbus specification requires that VXI devices respond to nonprivileged data privilege state (address modifier codes) with Motorola byte order. Following this principle will greatly increase overall throughput of the program. Otherwise, the application must keep saving and restoring the state of the windows into VXIbus address spaces.*

NI-VXI uses a term within this chapter called the hardware (or window) *context*. The hardware context for a VXI window consists of the VXI address space being accessed, the base offset into the address space, the access privilege, and the byte order for the accesses through the window. Before accessing a particular address, you must set up the window with the appropriate hardware context. You can use the `MapVXIAddress` function for this purpose. This function returns an address that you can use for subsequent accesses to the window with the `VXIpeek` and `VXIpoke` functions. In addition, `VXIpeek` and `VXIpoke` allow for compatibility between BASIC and other languages such as C.

Multiple Privilege Access for a Window

A potential problem can occur for the application programmer when the application requires different privilege states, byte orders, and/or base addresses within the same window. If the hardware context changes due to a subsequent call to `MapVXIAddress` or other calls such as `SetPrivilege` or `SetByteOrder`, previously mapped addresses would not have their intended access parameters. This problem is greater in a multitasking system, where independent and conflicting processes can change the hardware context. Two types of access privileges to a window are available to aid in solving this problem: *Owner Privilege*, and *Access Only Privilege*. These two privileges define which caller of the `MapVXIAddress` function can change the settings of the corresponding window.

Owner Privilege

A caller can obtain Owner Privilege to a window by requesting owner privilege in the `MapVXIAddress` call (via the `accessparms` parameter). This call will not succeed if another process already has either Owner Privilege or Access Only Privilege to that window. If the call succeeds, the function returns a valid address and a non-negative return value. The 32-bit `windowId` output parameter returned from the `MapVXIAddress` call associates the address returned from the function with a particular window and also signifies Owner Privilege to that window. Owner Privilege access is complete and exclusive. The caller can use `SetPrivilege`, `SetByteOrder`, and `SetContext` with this `windowId` to dynamically change the access privileges. Notice that if the call to `MapVXIAddress` succeeds for either Owner Privilege or Access Only Privilege, the address remains valid in both cases until an explicit `UnMapVXIAddress` call is made for the corresponding window. The address is guaranteed to be a valid address in either multitasking systems or non-multitasking systems. The advantage with Owner Privilege is that it gives the caller complete and exclusive access for that window, so you can dynamically change the access privileges. Because no other callers can succeed, there is no problem with either destroying another caller's access state or having an inconsistent address environment.

Access Only Privilege

A process can obtain Access Only Privilege by requesting access only privileges in the `MapVXIAddress` call. With this privilege mode, you can have multiple addresses in the same process or over multiple processes to access a particular window simultaneously, while still guaranteeing that the hardware context does not change between accesses. The call succeeds under either of the following conditions:

1. No processes are mapped for the window (first caller for Access Only Privilege for this window). The hardware context is set as requested in the call. The call returns a successful status and a valid address and `windowId` for Access Only Privilege.
2. No process currently has Owner Privilege to the required window. There *are* processes with Access Only Privilege, but they are using the same hardware context (privilege state, byte order, address range) for their accesses to the window. Because the hardware context is compatible, it does not need to be changed. The call returns a successful status and a valid address and `windowId` for Access Only Privilege.

The successful call returns a valid address and a non-negative return value. The 32-bit window number signifies that the access privileges to the window are Access Only Privilege.

With Access Only Privilege, you cannot use the `SetPrivilege`, `SetByteOrder`, and `SetContext` calls in your application to dynamically change the hardware context. No Access Only accessor can change the state of the window. The initial Access Only call sets the hardware context for the window, which cannot be changed until all Access Only accessors have called `UnMapVXIAddress` to free the window. The functions `GetPrivilege`, `GetByteOrder`, and `GetContext` will succeed regardless of whether the caller has Owner Privilege or Access Only Privilege.

Owner and Access Only Privilege Versus Interrupt Service Routines

Regardless of whether a window has Owner Privilege or Access Only Privilege, you may find it necessary to temporarily control a particular window for a period of time. An interrupt service routine is a good example of this type of situation. Because an interrupt service routine cannot *wait* for an `UnMapVXIAddress` call, the interrupt service routine must be able to temporarily take control of a particular window. To accomplish this task, you can use the `SaveContext` and `RestoreContext` functions in languages (such as C language) that support user-defined interrupt handlers. `SaveContext` logs the current settings of the windows and `RestoreContext` returns the windows to their old settings. Because an interrupt service routine can be suspended only by a higher level interrupt service routine, there is never any problem with the usage of `SaveContext` and `RestoreContext`.

Functional Overview

The following paragraphs describe the low-level VXIbus access functions. The descriptions are grouped by functionality and are presented at a functional level describing the operation of each of the functions.

MapVXIAddress (accessparms, address, timo, windownum, ret)

`MapVXIAddress` sets up a window into one of the VXI address spaces and returns a local address that will access the specified VXI address. The `accessparms` parameter specifies Owner Privilege/Access Only Privilege, the VXI address space, the VXI access privilege, and the byte ordering. The value of the `timo` parameter gives the time (in milliseconds) that the process will wait to check if a window is available. The function returns immediately if the window is already available, or if the `timo` value is 0. The function ignores the `timo` field in a uni-process (non-multitasking) system. The return value in `windownum` gives a unique window identifier that various calls such as `GetWindowRange` or `GetContext` use to get window settings. When a request for Owner Privilege is granted, you can also use this window identifier to change the hardware context for that window through the use of calls such as `SetContext` or `SetPrivilege`.

UnMapVXIAddress (windownum)

UnMapVXIAddress deallocates the window mapped using the MapVXIAddress function. If the caller is an Owner Privilege accessor (only one is permitted), the window is free to be remapped. If the caller is an Access Only Privilege accessor, the window can be remapped only if the caller is the last Access Only accessor. After a call is made to UnMapVXIAddress, the address obtained from MapVXIAddress is no longer valid. You should no longer use the address because a subsequent call may have changed the settings for the particular window, or the window may no longer be accessible at all.

GetWindowRange (windownum, windowbase, windowend)

GetWindowRange retrieves the range of addresses that a particular VXIbus window can currently access within a particular VXIbus address space. The windowbase and windowend output parameters are based on VXI addresses (not local CPU addresses). The windownum parameter value should be the value returned from a MapVXIAddress call. The VXI address space being accessed is inherent in the windownum parameter.

Note: *Take into account that the Resource Manager assigns all VXI devices VXI addresses based on a power of two, and that all windows are based on a power of two. The application can reduce or altogether exclude overhead for testing window bounds by keeping this in mind.*

VXIpeek (addressptr, accwidth, value)

VXIpeek reads a single byte, word, or longword from a particular address obtained by MapVXIAddress.

VXIpoke (addressptr, accwidth, value)

VXIpoke writes a single byte, word, or longword to a particular address obtained by MapVXIAddress.

SetContext (windownum, context)

SetContext sets all of the hardware interface settings (context) for a particular VXI window.

Note: *This function is for use with non-virtual memory systems only.*

The application must have Owner Access Privilege to the applicable window for this function to execute successfully. Any application can use GetContext along with SetContext to save and restore the VXI interface hardware state (context) for a particular window. As a result, the application can set the hardware context associated with a particular address into VXI address spaces (obtained from MapVXIAddress). After making a MapVXIAddress call for Owner Access to a particular window (and possibly calls to SetPrivilege and SetByteOrder), you can call GetContext to save this context for later restoration by SetContext.

GetContext (windownum, context)

GetContext retrieves all of the hardware interface settings (context) for a particular VXI window.

Note: *This function is for use with non-virtual memory systems only.*

The application can have either Owner Access Privilege or Access Only Privilege to the applicable window for this function to execute successfully. Any application can use GetContext along with SetContext to save and restore the VXI interface hardware state (context) for a particular window.

SetPrivilege (windownum, priv)

SetPrivilege sets the VXIbus windowing hardware to access the specified window with the specified VXIbus access privilege. The possible privileges include Nonprivileged Data, Supervisory Data, Nonprivileged Program, Supervisory Program, Nonprivileged Block, and Supervisory Block access. The application must have Owner Access Privilege to the applicable window for this function to execute successfully. Notice that some platforms may not support all of the privilege states. This is reflected in the return code of the call to SetPrivilege. Nonprivileged Data transfers, which must be supported within the VXI environment, are supported on all hardware platforms.

GetPrivilege (windownum, priv)

GetPrivilege retrieves the current windowing hardware VXIbus access privileges for the specified window. The possible privileges include Nonprivileged Data, Supervisory Data, Nonprivileged Program, Supervisory Program, Nonprivileged Block, and Supervisory Block access. The application can have either Owner Access Privilege or Access Only Privilege to the applicable window for this function to execute successfully.

SetByteOrder (windownum, ordermode)

SetByteOrder sets the byte/word order of data transferred into or out of the specified window. The two possible settings are Motorola (most significant byte/word first) or Intel (least significant byte/word first). The application must have Owner Access Privilege to the applicable window for this function to execute successfully. Notice that some hardware platforms do not allow you to change the byte order of a window, which is reflected in the return code of the call to SetByteOrder. Most Intel processor-based hardware platforms support both byte order modes. Most Motorola processor-based hardware platforms support only the Motorola byte order mode, because the VXIbus is based on Motorola byte order.

GetByteOrder (windownum, ordermode)

GetByteOrder retrieves the byte/word order of data transferred into or out of the specified window. The two possible settings are Motorola (most significant byte/word first) or Intel (least significant byte/word first). The application can have either Owner Access Privilege or Access Only Privilege to the applicable window for this function to execute successfully.

GetVXIbusStatusInd (controller, field, status)

GetVXIbusStatusInd retrieves information about the current state of the VXIbus.

Note: *This function is for debug purposes only.*

The information that can be returned includes the state of the Sysfail, ACfail, VXI interrupt, TTL trigger, or ECL trigger lines as well as the number of VXI signals on the global signal queue. The specified information returns in a single integer value. The `field` parameter specifies the particular VXIbus information to be returned. An individual hardware platform might not support the specified hardware signals polled. In this case, a value of -1 returns in `status`. Interrupt service routines can automatically handle all of the conditions retrieved from this function, if enabled to do so. You can use this function for simple polled operations.

Function Descriptions

The following paragraphs describe the low-level VXIbus access functions. The descriptions are explained at the BASIC syntax level and are listed in alphabetical order.

GetByteOrder

Syntax: `ret% = GetByteOrder% (windownum&, ordermode%)`

Action: Gets the byte/word order of data transferred into or out of the specified window.

Remarks: Input parameter:

<code>windownum</code>	<code>long</code>	Window number as returned from <code>MapVXIAddress</code>
------------------------	-------------------	---

Output parameter:

<code>ordermode</code>	<code>integer</code>	Contains the byte/word ordering
		0 = Motorola byte ordering
		1 = Intel byte ordering

Return value:

<code>ret</code>	<code>integer</code>	Return Status
		0 = Successful
		1 = Byte order returned successfully; same for all
		-1 = Invalid windownum

Example: ' Get the byte order for the specified window.

 ' Window value is set in `MapVXIAddress`.

```
ret% = GetByteOrder% (windownum&, ordermode%)
```

GetContext

Syntax: `ret% = GetContext% (windownum&, context&)`

Action: Gets the current hardware interface settings (context) for the specified window.

Remarks: Input parameter:

<code>windownum</code>	<code>long</code>	Window number as returned from <code>MapVXIAddress</code>
------------------------	-------------------	---

Output parameter:

<code>context</code>	<code>long</code>	Returned VXI hardware access context
----------------------	-------------------	--------------------------------------

Return value:

<code>ret</code>	<code>integer</code>	Return Status
		0 = Successful
		-1 = Invalid windownum

Example: `' Get or set the context for a window.`

`' Window ID set in MapVXIAddress call.`

`ret% = GetContext% (windownum&, context&)`

`' Change window settings as needed.`

`ret% = SetContext% (windownum&, context&)`

GetPrivilege

Syntax: `ret% = GetPrivilege% (windownum&, priv%)`

Action: Gets the current VXI/VME access privilege for the specified window.

Remarks: Input parameter:

<code>windownum</code>	<code>long</code>	Window number as returned from <code>MapVXIAddress</code>
------------------------	-------------------	---

Output parameter:

<code>priv</code>	<code>integer</code>	Access Privilege
		0 = Nonprivileged data access
		1 = Supervisory data access
		2 = Nonprivileged program access
		3 = Supervisory program access
		4 = Nonprivileged block access
		5 = Supervisory block access

Return value:

<code>ret</code>	<code>integer</code>	Return Status
		0 = Successful
		-1 = Invalid windownum

Example: `' Get the privilege for a window.`
 `' Window value is returned from MapVXIAddress.`
 `ret% = GetPrivilege% (windownum&, priv%)`
 `IF ret% <> 0 THEN`
 `' Error occurred in GetPrivilege.`
 `END IF`

GetVXIbusStatusInd

Syntax: ret% = GetVXIbusStatusInd% (controller%, field%, status%)

Action: Gets information about the state of the VXIbus for the specified field in a particular controller.

Remarks: Input parameters:

controller	integer	Controller to get status from (-2 = OR of all)
field	integer	Number of field to return information on
	1	BusError ' 1 = Last access BERRed
	2	Sysfail ' 1 = SYSFAIL* asserted
	3	ACfail ' 1 = ACFAIL* asserted
	4	SignalIn ' Number of signals queued
	5	VXIints ' Bit vector 1 = interrupt asserted
	6	ECLtrigs ' Bit vector 1 = trigger asserted
	7	TTLtrigs ' Bit vector 1 = trigger asserted

Output parameter:

status	integer	VXIbus Status
		A value of -1 in any of the fields means that there is no hardware support for that particular state.

Return value:

ret	integer	Return Status
		0 = Status information received successfully
		-1 = Unsupportable function (no hardware support)
		-2 = Invalid controller
		-3 = Invalid field

Example: ' Get the VXIbus status for Sysfail on local (or first)
 ' controller.

```

controller% = -1
field% = 2
ret% = GetVXIbusStatusInd% (controller%, field%, status%)
IF ret% < 0 THEN
    ' Error in GetVXIbusStatusInd.
END IF
    
```

GetWindowRange

Syntax: `ret% = GetWindowRange% (windownum&, windowbase&, windowend&)`

Action: Gets the range of addresses that a particular window, allocated with the `MapVXIAddress` function, can currently access within a particular VXIbus address space.

Remarks: Input parameter:

<code>windownum</code>	long	Window number obtained from <code>MapVXIAddress</code>
------------------------	------	--

 Output parameters:

<code>windowbase</code>	long	Base VXI Address
<code>windowend</code>	long	End VXI Address

 Return value:

<code>ret</code>	integer	Return Status
------------------	---------	---------------

 0 = Successful
 -1 = Invalid windownum

Example: ' Get the range for the window obtained from `MapVXIAddress`.

```
accessparms% = 1
address& = &HC100&
timo& = 0&
addr& = MapVXIAddress& (accessparms%, address&, timo&,
                          windownum&, ret%)
IF ret% < 0 THEN
    ' Map failed; handle error.
END IF

ret% = GetWindowRange% (windownum&, windowbase&, windowend&)
```

MapVXIAddress

Syntax: `addr& = MapVXIAddress& (accessparms%, address&, timo&, windownum&, ret%)`

Action: Sets up a window into one of the VXI address spaces according to the access parameters specified, and returns an address to a local CPU address that accesses the specified VXI address. This function also returns the window ID associated with the window, which is used with all other low-level VXIbus access functions.

Remarks: Input parameters:

<code>accessparms</code>	<code>integer</code>	(Bits 0-1) VXI Address Space 1 = A16 2 = A24 3 = A32 (Bits 2-4) Access Privilege 0 = Nonprivileged data access 1 = Supervisory data access 2 = Nonprivileged program access 3 = Supervisory program access 4 = Nonprivileged block access 5 = Supervisory block access (Bit 5) 0 (Bit 6) Access Mode 0 = Access Only 1 = Owner Access (Bit 7) Byte Order 0 = Motorola 1 = Intel (Bits 8-15) 0
<code>address</code>	<code>long</code>	Address within A16, A24, or A32
<code>timo</code>	<code>long</code>	Timeout (in milliseconds)
Output parameters:		
<code>windownum</code>	<code>long</code>	Window number for use with other functions
<code>ret</code>	<code>integer</code>	Return Status 0 = Map successful -2 = Invalid/unsupported accessparms -3 = Invalid address -5 = Byte order not supported -6 = Offset not accessible with this hardware -7 = Privilege not supported -8 = Timeout (window still in use; must use UnMapVXIAddress)
Return value:		
<code>addr</code>	<code>long</code>	Address to local address for specified VXI address; 0 if unable to get address.

Note: *The address obtained by calling this function should be used only to access data with the functions `VXIpeek` and `VXIpoke`.*

Example:

```
' Get the local address address for address &HC100& in the A16
' space (base of Logical Address 4's VXI registers) with
' nonprivileged data and Motorola byte order. Wait up to 5
' seconds to get "Access Only" access to the window.

accessparms% = 1      ' A16, Motorola, nonprivileged data.
address& = &HC100&    ' Address = &HC000 + &H40 * Logical Address
timo& = 5000&        ' 5 seconds (5000 milliseconds)
addr& = MapVXIAddress& (accessparms%, address&, timo&, windownum&,
    ret%)
IF ret% < 0 THEN
    ' Unable to get the address.
END IF
```

SetByteOrder

Syntax: `ret% = SetByteOrder% (windownum&, ordermode%)`

Action: Sets the byte/word order of data transferred into or out of the specified window.

Remarks: Input parameters:

windownum	long	Window number as returned from MapVXIAddress
ordermode	integer	Sets the byte/word ordering
		0 = Motorola byte ordering
		1 = Intel byte ordering

Output parameters:

 none

Return value:

ret	integer	Return Status
		0 = Successful; byte order set for specific window only
		1 = Successful; byte order set for all windows
		-1 = Invalid windownum
		-2 = Invalid ordermode
		-5 = ordermode not supported
		-9 = windownum is not Owner Access

Example: ' Set the byte order to Motorola for a window.

```
' Window set in call to MapVXIAddress().
ordermode% = 0
ret% = SetByteOrder% (windownum&, ordermode%)
IF ret% < 0 THEN
    ' Capability not present.
END IF
```

SetContext

Syntax: `ret% = SetContext% (windownum&, context&)`

Action: Sets the current hardware interface settings (context) for the specified window. The value for context should have been set previously by the function GetContext.

Remarks: Input parameters:

windownum	long	Window number as returned from MapVXIAddress
context	long	VXI hardware context to install (context returned from GetContext)

Output parameters:

none

Return value:

ret	integer	Return Status
		0 = Successful
		-1 = Invalid windownum
		-2 = Invalid/unsupported context
		-9 = windownum is not Owner Access
		-10 = Base address change is not supported

Example:

```
' Get or set the context for a window.

' Window ID set in MapVXIAddress call.
ret% = GetContext% (windownum&, context&)

' Change window settings as needed.

ret% = SetContext% (windownum&, context&)
```

SetPrivilege

Syntax: `ret% = SetPrivilege% (windownum&, priv%)`

Action: Sets the VXI/VME access privilege for the specified window to the specified privilege state.

Remarks: Input parameters:

<code>windownum</code>	<code>long</code>	Window number as returned from <code>MapVXIAddress</code>
<code>priv</code>	<code>integer</code>	Access Privilege

0 = Nonprivileged data access
 1 = Supervisory data access
 2 = Nonprivileged program access
 3 = Supervisory program access
 4 = Nonprivileged block access
 5 = Supervisory block access

Output parameters:

`none`

Return value:

<code>ret</code>	<code>integer</code>	Return Status
------------------	----------------------	---------------

0 = Successful
 -1 = Invalid `windownum`
 -2 = Invalid `priv`
 -7 = `priv` not supported
 -9 = `windownum` is not Owner Access

Example: ' Set nonprivileged data access for a window.

```
' Window ID set in MapVXIAddress call.
priv% = 0
ret% = SetPrivilege% (windownum&, priv%)
IF ret% < 0 THEN
  ' Error occurred in SetPrivilege.
END IF
```


UnMapVXIAddress

Syntax: ret% = UnMapVXIAddress% (windownum&)

Action: Deallocates a window that was allocated using the MapVXIAddress function.

Remarks: Input parameter:

windownum	long	Window number obtained from MapVXIAddress
-----------	------	---

Output parameters:

none

Return value:

ret	integer	Return Status
		1 = Access Only released (accessors remain)
		0 = Window successfully unmapped
		-1 = Invalid windownum

Example: ' Unmap the window obtained from MapVXIAddress.

```

accessparms% = 1
address& = &HC100&
timo& = 0&
addr& = MapVXIAddress& (accessparms%, address&, timo&, windownum&,
                        ret%)
IF addr& <> 0& THEN
  ' Use the address here.
  ret% = UnMapVXIAddress% (windownum&)
  IF ret% < 0 THEN
    ' Unmap successful.
  END IF
END IF

```

VXIpeek

Syntax: CALL VXIpeek (addressptr&, accwidth%, value)

Action: Reads a single byte, word, or longword from a specified VXI address by de-referencing an address obtained from MapVXIAddress.

Remarks: Input parameters:

addressptr	long	Address address obtained from MapVXIAddress
accwidth	integer	Byte, word, or longword
		1 = Byte
		2 = Word
		4 = Longword

Output parameter:

value	any	Data value read (byte, integer, or long)
-------	-----	--

Return value:

none

Example: ' Read the value from the VXI Status register of the device at
' Logical Address 4 into value, an integer variable.

```

accessparms% = 1      ' A16, Motorola, nonprivileged data.
addressptr& = MapVXIAddress (accessparms%, &HC106&, &H7FFFFFFF&,
                             windownum&, ret%)
IF ret% >= 0 THEN    ' If a valid address was returned.
    CALL VXIpeek (addressptr&, 2, value%)
END IF

```

VXIpoke

Syntax: CALL VXIpoke (addressptr&, accwidth%, value&)

Action: Writes a single byte, word, or longword to a specified VXI address by de-referencing an address obtained from MapVXIAddress.

Remarks: Input parameters:

addressptr	long	Address address obtained from MapVXIAddress
accwidth	integer	Byte, word, or longword 1 = Byte 2 = Word 4 = Longword
value	long	Data value to write

Output parameters:

none

Return value:

none

Example: ' Write the value &HFD04& (REQT event) to the Signal register of
' the device at Logical Address 0.

```

accessparms% = 1      ' A16, Motorola, nonprivileged data.
addressptr& = MapVXIAddress (accessparms%, &HC008&, &H7FFFFFFF&,
                             windownum&, ret%)
IF ret% >= 0& THEN    ' If a valid address was returned.
    value& = &HFD04&
    CALL VXIpoke (addressptr&, 2, value&)
END IF

```

Chapter 7

High-Level VXIbus Access Functions

This chapter describes the BASIC syntax and use of the VXIbus high-level VXIbus access functions. Low-level and high-level VXIbus access functions are used to directly read or write to VXIbus addresses. Direct reads and writes to the different VXIbus address spaces are required in many situations, including the following.

- Register-Based device/instrument drivers
- Non-VXI/VME device/instrument drivers
- Accessing device-dependent registers on any type of VXI/VME device
- Implementing shared memory protocols

Low-level and high-level access to the VXIbus, as the NI-VXI interface defines them, are very similar in nature. Both sets of functions can perform direct reads of and writes to any VXIbus address space with any privilege state or byte order. However, the two interfaces have different emphases with respect to user protection, error checking, and access speed.

Low-level VXIbus access is the fastest access method (in terms of overall throughput to the device) for directly reading or writing to/from any of the VXIbus address spaces. As such, however, it is more detailed and leaves more issues for the application to resolve. You can use these functions to obtain addresses that are directly mapped to a particular VXIbus address with a particular VXI access privilege and byte ordering. How the addresses are used is at the discretion of the application. You need to consider a number of issues when using these addresses. Byte, word, or longword accesses are made based on the size specified. You should determine bounds for the addresses. Based on the methods in which a particular hardware platform sets up access to VXI address spaces, using more than one address can also result in conflicts. Your application must check error conditions such as Bus Error (BERR*) separately.

High-level VXIbus access functions need not take into account any of the considerations that are required by the low-level VXIbus access functions. The high-level VXIbus access functions have all necessary information for accessing a particular VXIbus address wholly contained within the function parameters. The parameters prescribe the address space, privilege state, byte order, and offset within the address space. Bus errors are automatically trapped, and an appropriate error status is returned. Using the high-level VXIbus access functions involves more overhead, but if overall throughput of a particular access (for example, configuration or small number of accesses) is not the primary concern, the high-level VXIbus access functions act as an easy-to-use interface that can do any VXIbus accesses necessary for an application.

Programming Considerations for High-Level VXIbus Access Functions

All accesses to the VXIbus address spaces performed by use of the high-level VXIbus access functions are fully protected. The hardware interface settings (*context*) for the applicable window are saved on entry to the function and restored upon exit. No other functions in the NI-VXI interface, including the low-level VXIbus access functions, will conflict with the high-level VXIbus access functions. You can use both high-level and low-level VXIbus access functions at the same time.

Functional Overview

The following paragraphs describe the high-level VXIbus access functions. The descriptions are grouped by functionality and are presented at a functional level describing the operation of each of the functions.

VXIin (accessparms, address, accwidth, value)

VXIin reads a single byte, word, or longword from a particular VXI address in one of the VXI address spaces. The parameter **accessparms** specifies the VXI address space, the VXI privilege access, and the byte order to use with the access. The **address** parameter specifies the offset within the particular VXI address space. The **accwidth** parameter selects either byte, word, or longword transfers. The value read from the VXIbus returns in the output parameter **value**. If the VXI address selected has no device residing at the address and a bus error occurs, **VXIin** traps the bus error condition and returns a corresponding return status.

VXIout (accessparms, address, accwidth, value)

VXIout writes a single byte, word, or longword to a particular VXI address in one of the VXI address spaces. The parameter **accessparms** specifies the VXI address space, the VXI privilege access, and the byte order to use with the access. The **address** parameter specifies the offset within the particular VXI address space. The **accwidth** parameter selects either byte, word, or longword transfers. If the VXI address selected has no device residing at the address and a bus error occurs, **VXIout** traps the bus error condition and returns a corresponding return status.

VXIinReg (la, reg, value)

VXIinReg reads a single word from a particular VXI device's VXI registers within the logical address space (the upper 16 KB of VXI A16 address space). The function sets the VXI access privilege to Nonprivileged Data and the byte order to Motorola. If the VXI address selected has no device residing at the address and a bus error occurs, **VXIinReg** traps the bus error condition and returns a corresponding return status. This function is mainly for convenience and is simply a layer on top of **VXIinLR** and **VXIin**. If the **la** specified is the local CPU logical address, it calls the **VXIinLR** function. Otherwise, it calculates the A16 address of the VXI device's register and calls **VXIin**.

VXIoutReg (la, reg, value)

VXIoutReg writes a single word to a particular VXI device's VXI registers within the logical address space (the upper 16 KB of VXI A16 address space). The function sets the VXI access privilege to Nonprivileged Data and the byte order to Motorola. If the VXI address selected has no device residing at the address and a bus error occurs, **VXIinReg** traps the bus error condition and returns a corresponding return status. This function is mainly for convenience and is simply a layer on top of **VXIoutLR** and **VXIout**. If the **la** specified is the local CPU logical address, it calls the **VXIoutLR**. Otherwise, it calculates the A16 address of the VXI device's register and calls **VXIout**.

VXImove (srcparms, srcaddr, destparms, destaddr, length, accwidth)

VXImove moves a block of bytes, words, or longwords from a particular address in one of the available address spaces (local, VXI A16, VXI A24, VXI A32) to any other address in any one of the address spaces. The parameters **srcparms** and **destparms** specify the address space, the VXI privilege access, and the byte order used to perform the access for the source address and the destination address, respectively. The **srcaddr** and **destaddr** parameters specify the offset within the particular address space for the source and destination, respectively. The **accwidth** parameter selects either byte, word, or longword transfers. If one of the addresses selected has no device residing at the address and a bus error occurs, **VXImove** traps the bus error condition and returns a corresponding return status.

Function Descriptions

The following paragraphs describe the high-level VXIbus access functions. The descriptions are explained at the BASIC syntax level and are listed in alphabetical order.

VXIin

Syntax: ret% = VXIin% (accessparms%, address&, accwidth%, value)

Action: Reads a single byte, word, or longword from a specified VXI address with the specified byte order and privilege state.

Remarks: Input parameters:

accessparms	integer	(Bits 0, 1) VXI Address Space 1 = A16 2 = A24 3 = A32 (Bits 2 to 4) Access Privilege 0 = Nonprivileged data access 1 = Supervisory data access 2 = Nonprivileged program access 3 = Supervisory program access 4 = Nonprivileged block access 5 = Supervisory block access (Bits 5, 6) Reserved (should be 0) (Bit 7) Byte Order 0 = Motorola 1 = Intel (Bits 8 to 15) Reserved (should be 0)
address	long	VXI address within specified space
accwidth	integer	Read Width 1 = Byte 2 = Word 4 = Longword

Output parameter:

value	any	Value read (byte, integer, or long)
-------	-----	-------------------------------------

Return value:

ret	integer	Return Status
		0 = Read completed successfully
		-1 = Bus error occurred during transfer
		-2 = Invalid parms
		-3 = Invalid address
		-4 = Invalid accwidth
		-5 = Byte order not supported
		-6 = address not accessible with this hardware
		-7 = Privilege not supported
		-9 = accwidth not supported

Example: ' Read Protocol register of the device at Logical Address 4.

```

accessparms% = 1
address& = &HC108& ' &HC000 + LA * &H40 + Protocol register
                ' offset 8.
accwidth% = 2
ret% = VXIin% (accessparms%, address&, accwidth%, value%)
IF ret% < 0 THEN
    ' Error occurred during read.
END IF

```

VXIinReg

Syntax: ret% = VXIinReg% (la%, reg%, value%)

Action: Reads a single word from a specified VXI register offset on the specified VXI device. The register is read in Motorola byte order and as nonprivileged data.

Remarks: Input parameters:

la	integer	Logical address of the device to read from
reg	integer	Offset within VXI logical address registers

Output parameter:

value	integer	Value read from the device's VXI register
-------	---------	---

Return value:

ret	integer	Return Status
		0 = Read completed successfully
		-1 = Bus error occurred during transfer
		-3 = Invalid reg specified

Example: ' Read Protocol register of the device at Logical Address 4.

```

la% = 4
reg% = 8      ' Protocol register offset.
ret% = VXIinReg% (la%, reg%, value%)
IF ret% < 0 THEN
    ' Error occurred during read.
END IF

```


VXImove

Syntax: ret% = VXImove% (srcparms%, srcaddr, destparms%, destaddr,
 length%, accwidth%)

Action: Copies a block of memory from a specified source location in any address space (local, A16, A24, A32) to a specified destination in any address space.

Remarks: Input parameters:

srcparms	integer	<p>(Bits 0, 1) Source Address Space 0 = Local (bits 2, 3, 4, and 7 should be 0) 1 = A16 2 = A24 3 = A32</p> <p>(Bits 2 to 4) Access Privilege 0 = Nonprivileged data access 1 = Supervisory data access 2 = Nonprivileged program access 3 = Supervisory program access 4 = Nonprivileged block access 5 = Supervisory block access</p> <p>(Bits 5, 6) Reserved (should be 0)</p> <p>(Bit 7) Byte Order 0 = Motorola 1 = Intel</p> <p>(Bits 8 to 15) Reserved (should be 0)</p>
srcaddr	any	<p>Address within source address space. This address is a long integer value if it represents a VXI space (1, 2, 3) or an array address for a local address space (0).</p>
destparms	integer	<p>(Bits 0, 1) Destination Address Space 0 = Local (bits 2, 3, 4, and 7 should be 0) 1 = A16 2 = A24 3 = A32</p> <p>(Bits 2 to 4) Access Privilege 0 = Nonprivileged data access 1 = Supervisory data access 2 = Nonprivileged program access 3 = Supervisory program access 4 = Nonprivileged block access 5 = Supervisory block access</p> <p>(Bits 5, 6) Reserved (should be 0)</p> <p>(Bit 7) Byte Order 0 = Motorola 1 = Intel</p> <p>(Bits 8 to 15) Reserved (should be 0)</p>
destaddr	any	<p>Address within destination address space. This address is a long integer value if it represents a VXI space (1, 2, 3) or an array address for a local address space (0).</p>
length	long	<p>Number of elements to transfer</p>

accwidth	integer	Byte, word, or longword
		1 = Byte
		2 = Word
		4 = Longword

Output parameters:

none

Return value:

ret	integer	Return Status
		0 = Transfer completed successfully
		-1 = Bus error occurred
		-2 = Invalid srcparms or destparms
		-3 = Invalid srcaddr or destaddr
		-4 = Invalid accwidth
		-5 = Byte order not supported
		-6 = Address not accessible with this hardware
		-7 = Privilege not supported
		-8 = Timeout, DMA aborted (if applicable)
		-9 = accwidth not supported

Example: ' Move 1 kilobyte from A24 space at &H200000& to a local buffer.

```

DIM destaddr AS STRING * 1024
srcparms% = 2          ' A24, nonprivileged data, Motorola.
srcaddr& = &H200000&
destparms% = 0        ' Local space.
length& = &H400&     ' 1 kilobyte.
accwidth% = 2        ' Transfer as words.
ret% = VXImove (srcparms%, srcaddr&, destparms%, destaddr$,
    length%, accwidth%)
IF ret% < 0 THEN
    ' Error occurred during VXImove.
END IF

```

VXIout

Syntax: `ret% = VXIout% (accessparms%, address&, accwidth%, value&)`

Action: Writes a single byte, word, or longword to a specified VXI address with the specified byte order and privilege state.

Remarks: Input parameters:

<code>accessparms</code>	<code>integer</code>	(Bits 0, 1) VXI Address Space 1 = A16 2 = A24 3 = A32 (Bits 2 to 4) Access Privilege 0 = Nonprivileged data access 1 = Supervisory data access 2 = Nonprivileged program access 3 = Supervisory program access 4 = Nonprivileged block access 5 = Supervisory block access (Bits 5, 6) Reserved (should be 0) (Bit 7) Byte Order 0 = Motorola 1 = Intel (Bits 8 to 15) Reserved (should be 0)
<code>address</code>	<code>long</code>	VXI address within specified address space
<code>accwidth</code>	<code>integer</code>	Byte, word, or longword 1 = Byte 2 = Word 4 = Longword
<code>value</code>	<code>long</code>	Data value to write
Output parameters:		
<code>none</code>		
Return value:		
<code>ret</code>	<code>integer</code>	Return Status 0 = Write completed successfully -1 = Bus error occurred during transfer -2 = Invalid <code>accessparms</code> -3 = Invalid address -4 = Invalid <code>accwidth</code> -5 = Byte order not supported -6 = Address not accessible with this hardware -7 = Privilege not supported -9 = <code>accwidth</code> not supported

Example: ' Write the value &HFD04 (the REQ_T event for Logical Address 4)
' to the Signal register of the device at Logical device at
' Address 0.

```
accessparms% = 1
address& = &HC008&      ' address = &HC000 + LA * &H40 + register
                        ' offset 8

accwidth% = 2
value& = &HFD04&       ' REQ_T
ret% = VXIout% (accessparms%, address&, accwidth%, value&)
IF ret% < 0 THEN
    ' Error occurred during write.
END IF
```

VXIoutReg

Syntax: ret% = VXIoutReg% (la%, reg%, value%)

Action: Writes a single word to a specified VXI register offset on the specified VXI device. The register is written in Motorola byte ordering and as nonprivileged data.

Remarks: Input parameters:

la	integer	Logical address of the device to write to
reg	integer	Offset within VXI logical address registers
value	integer	Value written to the device VXI register

Output parameters:

none

Return value:

ret	integer	Return Status
		0 = Write completed successfully
		-1 = Bus error occurred during transfer
		-3 = Invalid reg specified

Example: ' Write Signal register of the device at Logical Address 0 with
 ' the value &HFD0A (REQT for Logical Address 10).

```

la% = 0
reg% = 8           ' Signal register offset
value% = &HFD0A   ' REQT for Logical Address 10
ret% = VXIoutReg% (la%, reg%, value%)
IF ret% < 0 THEN
  ' Error occurred during write.
END IF

```

Chapter 8

Local Resource Access Functions

This chapter describes the BASIC syntax and use of the VXI local resource access functions. Local resources are hardware and/or software capabilities that are reserved for the local CPU (the CPU on which the NI-VXI interface resides). With these functions, you have access to miscellaneous local resources such as the local CPU VXI register set, Slot 0 MODID operations, and the local CPU VXI Shared RAM. These functions are useful for shared memory type communication, non-Resource Manager operation, and debugging purposes.

Access to the local CPU logical address is required for sending correct VXI signal values to other devices. Reading local VXI registers is required for retrieving configuration information. Writing to the A24 and A32 pointer registers is required for use under the Shared Memory Protocol of the VXIbus specification, Revision 1.2. Exercising the local CPU MODID capabilities (if the local CPU is a VXI Slot 0 device) can be helpful for debugging a prototype VXI device's slot association (MODID) capability.

Functional Overview

The following paragraphs describe the local resource access functions. The descriptions are grouped by functionality and are presented at a functional level describing the operation of each of the functions.

GetMyLA ()

GetMyLA retrieves the logical address of the local VXI device. The local CPU VXI logical address is required for retrieving configuration information with one of the GetDevInfo functions. The local CPU VXI logical address is also required for creating correct VXI signal values to send to other devices.

VXIinLR (reg, accwidth, value)

VXIinLR reads a single byte, word, or longword from the local CPU VXI registers. On many CPUs, the local CPU VXI registers cannot be accessed from the local CPU in the VXI A16 address space window (due to hardware limitations). Another area in the local CPU address space is reserved for accessing the local CPU VXI registers. VXIinLR is designed to read these local VXI registers. The VXI access privilege is not applicable but can be assumed to be nonprivileged data. The byte order is Motorola. Unless otherwise specified, reads should always be performed as words. You can use this function to read configuration information (manufacturer, model code, and so on) for the local CPU.

VXIoutLR (reg, accwidth, value)

VXIoutLR writes a single byte, word, or longword to the local CPU VXI registers. On many CPUs, the local CPU VXI registers cannot be accessed from the local CPU in the VXI A16 address space window (due to hardware limitations). Another area in the local CPU address space is reserved for accessing the local CPU VXI registers. VXIoutLR is designed to write to these local VXI registers. The VXI access privilege is not applicable but can be assumed to be nonprivileged data. The byte order is Motorola. Unless otherwise specified, writes should always be performed as words. You can use this function to write application-specific registers (A24 pointer register, A32 pointer register, and so on) for the local CPU.

SetMODID (enable, modid)

SetMODID controls the MODID line drivers of the local CPU when configured as a VXI Slot 0 device. The `enable` parameter enables the MODID drivers for all the slots. The `modid` parameter specifies which slots should have their corresponding MODID lines asserted.

ReadMODID (modid)

ReadMODID senses the MODID line drivers of the local CPU when configured as a VXI Slot 0 device. The `modid` output parameter returns the polarity of each of the slot's MODID lines.

VXImemAlloc (accwidth, useraddr, vxiaddr)

VXImemAlloc allocates physical RAM from the operating system's dynamic memory pool. This RAM will reside in the VXI Shared RAM region of the local CPU. VXImemAlloc returns not only the user address that the application uses, but also the VXI address that a remote device would use to access this RAM. This function is very helpful on virtual memory systems, which require contiguous, locked down blocks of virtual-to-physical RAM. On non-virtual memory systems, this function is simply a memory allocation and an address translation. When the application is finished using the memory, it must call VXImemFree to return the memory to the operating system's dynamic memory pool.

VXImemCopy (useraddr, bufaddr, accwidth, dir)

VXImemCopy copies blocks of memory to or from the local user's address space into the local shared memory region. On some interfaces, your application cannot directly access local shared memory. VXImemCopy gives you fast access to this local shared memory.

VXImemFree (useraddr)

VXImemFree deallocates physical RAM from the operating system's dynamic memory pool allocated using VXImemAlloc. VXImemAlloc returns not only the user address that the application uses, but also the VXI address that a remote device would use to access this RAM. When the application is through using the memory, it must call VXImemFree (with the user address) to return the memory to the operating system's dynamic memory pool.

Function Descriptions

The following paragraphs describe the local resource access functions. The descriptions are explained at the BASIC syntax level and are listed in alphabetical order.

GetMyLA

Syntax: `la% = GetMyLA% ()`

Action: Gets the logical address of the local VXI device (the VXI device on which this copy of the NI-VXI software is running).

Remarks: Parameters:

 none

 Return value:

`la` `integer` Logical address of the local device

Example: ' Get my logical address.

`la% = GetMyLA% ()`

ReadMODID

Syntax: `ret% = ReadMODID% (modid%)`

Action: Senses the MODID lines of the VXIbus backplane. This function applies only to the local device, which must be a Slot 0 device.

Remarks: Input parameters:

 none

 Output parameter:

<code>modid</code>	<code>integer</code>	Bit vector as follows:
	<u>Bits</u>	<u>Description</u>
	12-0	MODID lines 12 to 0, respectively
	13	MODID enable bit

 Return value:

<code>ret</code>	<code>integer</code>	Return Status
		0 = Successfully read MODID lines
		-1 = Not a Slot 0 device

Example: ' Read all the MODID lines 0 to 12.

```
ret% = ReadMODID% (modid%)
IF ret% <> 0 THEN
  ' Error occurred in ReadMODID.
END IF
```

SetMODID

Syntax: `ret% = SetMODID% (enable%, modid%)`

Action: Controls the assertion of the MODID lines of the VXIbus backplane. This function applies only to the local device, which must be a Slot 0 device.

Remarks: Input parameters:

<code>enable</code>	<code>integer</code>	1 = Set MODID enable bit 0 = Clear MODID enable bit
---------------------	----------------------	--

<code>modid</code>	<code>integer</code>	Bit vector for Bits 0 to 12, corresponding to Slots 0 to 12
--------------------	----------------------	---

Output parameters:

`none`

Return value:

<code>ret</code>	<code>integer</code>	Return Status 0 = Successfully set MODID lines -1 = Not a Slot 0 device
------------------	----------------------	---

Example: ' Set all the MODID lines 0 to 12.

```
enable% = 1
modid% = &H1FFF ' Bit vector (Bits 0 to 12).

ret% = SetMODID% (enable%, modid%)
IF ret% <> 0 THEN
    ' Error occurred in SetMODID.
END IF
```

VXIinLR

Syntax: ret% = VXIinLR% (reg%, accwidth%, value)

Action: Reads a single byte, word, or longword from a particular VXI register on the local VXI device. The register is read in Motorola byte order and as nonprivileged data.

Remarks: Input parameters:

reg	integer	Offset within VXI logical address registers
accwidth	integer	Byte, word, or longword
		1 = Byte
		2 = Word
		4 = Longword

Output parameter:

value	any	Data value read (byte, integer, or long)
-------	-----	--

Return value:

ret	integer	Return Status
		0 = Successful
		-1 = Bus error
		-3 = Invalid reg
		-4 = Invalid accwidth
		-9 = accwidth not supported

Example: ' Read the value of the local Offset register.

```

reg% = 6           ' Offset register offset within registers.
accwidth% = 2     ' Read word register.
ret% = VXIinLR% (reg%, accwidth%, value%)
IF ret% <> 0 THEN
  ' Error in VXIinLR.
END IF

```

VXImemAlloc

Syntax: ret% = VXImemAlloc% (accwidth&, useraddr&, vxiaddr&)

Action: Allocates dynamic system RAM from the VXI Shared RAM area of the local CPU and returns both the local and remote VXI addresses. The VXI address space is the same as the space for which the local device is dual-porting memory. This function can be used for setting up shared memory transfers.

Remarks: Input parameter:

accwidth	long	Number of bytes to allocate
----------	------	-----------------------------

Output parameters:

useraddr	long	Returned application memory buffer address
vxiaddr	long	Returned remote VXI memory buffer address

Return value:

ret	integer	Return Status
-----	---------	---------------

0 = Successful; memory can be accessed directly
1 = Successful; memory must be accessed using VXImemCopy
-1 = Memory allocation failed
-2 = Local CPU is A16 only

Example: ' Allocate, use, and free 32 kilobytes of VXI Shared system RAM.

```
accwidth& = &H8000& ' 32 kilobytes
ret% = VXImemAlloc% (accwidth&, useraddr&, vxiaddr&)
IF ret% < 0 THEN
    ' Error in VXImemAlloc.
END IF

' Use buffer.

ret% = VXImemFree% (useraddr&)
IF ret% <> 0 THEN
    ' Error in VXImemFree.
END IF
```

VXImemCopy

Syntax: ret% = VXImemCopy% (useraddr&, bufaddr&, accwidth&, dir&)

Action: Copies an application buffer to or from the local shared memory. On some systems, local shared memory cannot be accessed directly by an application. VXImemCopy provides a fast access method to local shared memory.

Remarks: Input parameter:

useraddr	long	User address returned by VXImemAlloc
bufaddr	long	User's local buffer address
accwidth	long	Size of buffer to be allocated/copied
dir	integer	Direction of transfer
		1 = Copy from bufaddr to useraddr
		0 = Copy from useraddr to bufaddr

Output parameters:

none

Return value:

ret	integer	Return Status
		0 = Successful
		-1 = Copy failed
		-5 = Invalid dir

Example: ' Allocate, copy, use, and free 32 kilobytes of VXI Shared system
RAM.

```

DIM bufaddr% (16384)
accwidth& = &H8000& ' 32 kilobytes
ret% = VXImemAlloc% (accwidth&, useraddr&, vxiaddr&)
IF ret% < 0 THEN
  ' Error in VXImemAlloc.
END IF

' Remote Bus Master access.

IF ret% = 1 THEN
  ret% = VXImemCopy% (useraddr&, bufaddr&, accwidth, 0)
END IF
' Use the buffer.
ret% = VXImemFree% (useraddr&)
```

VXImemFree

Syntax: ret% = VXImemFree% (useraddr&)

Action: Deallocates dynamic system RAM from the VXI Shared RAM area of the local CPU that was allocated using the VXImemAlloc function.

Remarks: Input parameter:
 useraddr long Application memory buffer address to free

Output parameters:
 none

Return value:
 ret integer Return Status
 0 = Successful
 -1 = Memory deallocation failed

Example: ' Allocate, use, and free 32 kilobytes of VXI Shared system RAM.

```
accwidth& = &H8000&
ret% = VXImemAlloc% (accwidth&, useraddr&, vxiaddr&)
IF ret% <> 0 THEN
    ' Error in VXImemAlloc.
END IF

' Use buffer.

ret% = VXImemFree% (useraddr&)
IF ret% <> 0 THEN
    ' Error in VXImemFree.
END IF
```

VXIoutLR

Syntax: ret% = VXIoutLR% (reg%, accwidth%, value&)

Action: Writes a single byte, word, or longword to a particular VXI register on the local VXI device. The register is written in Motorola byte order and as nonprivileged data.

Remarks: Input parameters:

reg	integer	Offset within VXI logical address registers
accwidth	integer	Byte, word, or longword 1 = Byte 2 = Word 4 = Longword
value	long	Data value to write

Output parameters:

none

Return value:

ret	integer	Return Status 0 = Successful -1 = Bus error -3 = Invalid reg -4 = Invalid accwidth -9 = accwidth not supported
-----	---------	---

Example: ' Write the value of &HFD00 (REQT) to the local Signal register.

```

reg% = 8           ' Register offset for Signal register.
accwidth% = 2     ' Word register.
value& = &HFD00   ' REQT.
ret% = VXIoutLR% (reg%, accwidth%, value&)
IF ret% <> 0 THEN
  ' Error in VXIoutLR.
END IF

```

Chapter 9

VXI Signal Functions

This chapter describes the BASIC syntax and use of the VXI signal functions and default handler. With these functions, VXI bus master devices can interrupt another device. VXI signal functions can specify the signal routing, manipulate the global signal queue, and wait for a particular signal value (or set of values) to be received.

VXI signals are a basic form of asynchronous communication used by VXI bus master devices. A VXI signal is a 16-bit value written to the Signal register of a VXI Message-Based device. Normally, the write to the Signal register generates a local CPU interrupt, and the local CPU then acquires the signal value in some device-specific manner. All National Instruments hardware platforms have a hardware FIFO to accumulate signal values while waiting for the local CPU to retrieve them. The format of the 16-bit signal value is defined by the VXIbus specification and is the same as the format used for the VXI interrupt status/ID word that is returned during a VXI interrupt acknowledge cycle. All VXI signals and status/ID values contain the VXI logical address of the sending device in the lower 8 bits of the VXI signal or status/ID value. The upper 8 bits of the 16-bit value depends on the VXI device type.

VXI signals from Message-Based devices can be one of two types: *Response* signals and *Event* signals (bit 15 distinguishes between the two). *Response* signals are used to report changes in Word Serial communication status between a Servant and its Commander. *Event* signals are used to inform another device of other asynchronous changes. The four *Event* signals currently defined by the VXIbus specification (other than *Shared Memory Events*) are *No Cause Given*, *Request for Service True* (REQT), *Request for Service False* (REQF), and *Unrecognized Command*. REQT and REQF are used to manipulate the SRQ condition (RSV bit assertion in the IEEE 488/488.2 status byte) while *Unrecognized Command* is used to report unsupported Word Serial commands (only in VXIbus specification, Revision 1.2). If the sender of a signal (or VXI interrupt status/ID) value is a Register-Based device, the upper 8 bits are device dependent. Consult your device manual for definitions of these values.

Two methods are available to handle VXI signals under the NI-VXI software interface. You can handle the signals either at interrupt service routine time or by queueing on a global signal queue. The `RouteSignal` function specifies which types of signals are handled at interrupt service routine time, and which are queued onto the global signal queue for each VXI logical address. The `InitVXIlibrary` function automatically installs a default handler, `DefaultSignalHandler`, for every VXI logical address. If signals are queued, the application can use the `SignalDeq` function to selectively retrieve a signal off a global signal queue by VXI logical address and/or type of signal.

In another method for handling signals (and VXI interrupts routed to signals) other than the two previous methods, you can use the function `WaitForSignal`. This function can suspend a process/function until a particular signal (or one of a set of signals) arrives. A multitasking operating system lets you have any number of `WaitForSignal` calls pending, even for the same logical address. A non-multitasking operating system permits only one pending `WaitForSignal` call.

Programming Considerations for Signal Queuing

The global signal queue used to hold signal values is of a finite length. If the application is not handling signals fast enough, it is theoretically possible to fill the global signal queue. If the global signal queue becomes full, `DisableSignalInt` is called to inhibit more signals from being received. Under the VXIbus specification, if the local CPU signal FIFO becomes full (in which case a signal be lost if another signal is written), the local CPU must return a bus error on any subsequent writes to its Signal register. This bus error condition notifies the sending CPU that it should retry the signal transfer. This guarantees the application that, even if the global signal queue becomes full, no signals will be lost.

In addition to `DisableSignalInt`, the application calls `DisableVXItoSignalInt` to disable VXI interrupts from occurring on levels that are routed to the signal processor. When a `SignalDeq` call removes a signal from the global signal queue, the interrupts for the Signal register and the VXI interrupt levels routed to the signal handler are automatically re-enabled. If signals received never get dequeued, the global signal queue eventually becomes full and the interrupts will be disabled forever. If the signals were routed to the `DefaultSignalHandler`, all except *Unrecognized Command* Events from Message-Based devices perform no operation. *Unrecognized Command* Events must call the function `WSabort` to abort the current Word Serial operation in progress.




Figure 9-1. NI-VXI VXI Interrupt and Signal Model

WaitForSignal Considerations

You can use the `WaitForSignal` function to suspend a process/function until a particular VXI signal (or one of a set of signals) arrives. The application should route any signals to be waited on to the global signal queue. Notice that if the `RouteSignal` function specifies for the signal to be handled by the interrupt service routine, the signal could be received before the `WaitForSignal` call has been initiated. In this event, the `WaitForSignal` call will not detect that the signal was previously received and the process/function may block until a timeout. `WaitForSignal` attempts to dequeue a signal of the specified type before the process/function times out. If an appropriate signal can be dequeued, the signal returns immediately to the caller and the process/function is not suspended.

Functional Overview

The following paragraphs describe the VXI signal functions and default handler. The descriptions are grouped by functionality and are presented at a functional level describing the operation of each of the functions.

RouteSignal (la, modemask)

RouteSignal specifies how to route VXI signals for the application. Two methods are available to handle VXI signals. You can handle the signals either at interrupt service routine time or by queueing on a global signal queue. For each VXI logical address, the RouteSignal function specifies which types of signals should be handled at interrupt service routine time, and which should be queued on the global signal queue. A default handler, DefaultSignalHandler, is automatically installed when InitVXIlibrary is called from the application for every VXI logical address. If signals are queued, the application can use the SignalDeq function to selectively return a signal off a global signal queue by VXI logical address and/or type of signal. The default for RouteSignal is to have all signals routed to interrupt service routines.

EnableSignalInt ()

EnableSignalInt sensitizes the application to local signal interrupts. When signal interrupts are enabled, any write to the local CPU VXI Signal register causes an interrupt on the local CPU. The internal signal router then routes the signal value to the installed interrupt service routine or to the global signal queue, as specified by the RouteSignal function. EnableSignalInt must be called after InitVXIlibrary to begin the reception of signals. Calls to RouteSignal must be made before the signal interrupt is enabled to guarantee proper signal routing of the first signals.

DisableSignalInt ()

DisableSignalInt desensitizes the application to local signal interrupts. While signal interrupts are disabled, a write to the local CPU VXI Signal register does not cause an interrupt on the local CPU; instead, the local CPU hardware signal FIFO begins to fill up. If the hardware FIFO becomes full, bus errors will occur on subsequent writes to the Signal register. This function is automatically called when the global signal queue becomes full, and is automatically re-enabled on a call to SignalDeq. DisableSignalInt along with EnableSignalInt can be used to temporarily suspend the generation of signal interrupts.

DefaultSignalHandler (signal)

DefaultSignalHandler is the sample handler for VXI signals, and is installed when the InitVXIlibrary function is called for every applicable VXI logical address. The default handler performs no action on the signals except when *Unrecognized Command* Events are received. For these events, it calls the function WSabort with an abortop of UnSupCom to abort the current Word Serial transfer in progress.

SignalDeq (la, signalmask, signal)

SignalDeq is used to retrieve signals from the global signal queue. Two methods are available to handle VXI signals. You can handle the signals either at interrupt service routine time or by queueing on a global signal queue. The RouteSignal function specifies which types of signals should be handled by which of the two methods for each VXI logical address. You can use SignalDeq to selectively dequeue a signal off of the global signal queue. The signal specified by signalmask for the specified logical address (la) is dequeued and returned in the output parameter signal.

SignalEnq (signal)

SignalEnq is used to place signals at the end of the global signal queue. You can use SignalEnq within a signal interrupt handler to queue a signal or to simulate the reception of a signal by placing a value on the global signal queue that was not actually received as a signal.

SignalJam (signal)

SignalJam is used to place signals at the front of the global signal queue. You can use SignalJam to simulate the reception of a signal by placing a value on the global signal queue that was not actually received as a signal. Because SignalJam places signal values on the front of the global signal queue, the signal is guaranteed to be the first of its type to be dequeued.

Note: *This function is intended for debug purposes only.*

WaitForSignal (la, signalmask, timeout, retsignal, retsignalmask)

WaitForSignal waits for the specified maximum amount of time for a particular signal (or class of signals) to be received. Signalmask defines the type(s) of signals that the application program waits for. The timeout value specifies the maximum amount of time (in milliseconds) to wait until the signal occurs. The signal that unblocks the WaitForSignal call returns in the output parameter retsignal. You should use the WaitForSignal function only when signals are queued. A multitasking operating system lets you have any number of WaitForSignal calls pending, even for the same logical address. A non-multitasking operating system permits only one pending WaitForSignal call (because non-multitasking systems can only have one application/process running at a time).

Function Descriptions

The following paragraphs describe the VXI signal functions and default handler. The descriptions are explained at the BASIC syntax level and are listed in alphabetical order.

DisableSignalInt

Syntax: `ret% = DisableSignalInt% ()`

Action: Desensitizes the local CPU to interrupts generated by writes to the local VXI Signal register. While disabled, no VXI signals are processed. If the local VXI hardware Signal register is implemented as a FIFO, signals are held in the FIFO until the signal interrupt is enabled via the `EnableSignalInt` function. When the FIFO is full, the remote VXI device will get a Bus Error in response to a write to the Signal register.

Remarks: Parameters:

 none

 Return value:

 ret integer Return Status

 0 = Signal interrupts successfully disabled

Example: ' Disable the signal interrupt.

`ret% = DisableSignalInt% ()`

EnableSignalInt

Syntax: `ret% = EnableSignalInt% ()`

Action: Sensitizes the local CPU to interrupts generated by writes to the local VXI Signal register.

Remarks: Parameters:

 none

Return value:

<code>ret</code>	integer	Return Status
		1 = Signal queue full; will enable after dequeuing a signal
		0 = Signal interrupts successfully enabled

Example: ' Enable the signal interrupt.

```
ret% = EnableSignalInt% ( )
```

RouteSignal

Syntax: `ret% = RouteSignal% (la%, modemask&)`

Action: Specifies how each type of signal is to be processed for each logical address. A signal can be enqueued on a global signal queue (for later dequeuing via `SignalDeq`) or handled at interrupt service routine time by an installed signal handler for the specified logical address.

Remarks: Input parameters:

<code>la</code>	integer	Logical address to set handler for (-1 = any known <code>la</code>)
<code>modemask</code>	long	A bit vector that specifies whether each type of signal is enqueued or handled by the signal handler. A zero in any bit position causes signals of the associated type to be queued on the global signal queue. All other signals are handled by the signal handler.

If `la` is a Message-Based device:

<u>Bit</u>	<u>Event Signal</u>
14	User-Defined events
13	VXI Reserved events
12	Shared Memory events
11	Unrecognized Command events
10	Request False (REQF) events
9	Request True (REQT) events
8	No Cause Given events

<u>Bit</u>	<u>Response Signal</u>
7	Unused
6	B14
5	Data Out Ready (DOR)
4	Data In Ready (DIR)
3	Protocol Error (ERR)
2	Read Ready (RR)
1	Write Ready (WR)
0	Fast Handshake (FHS)

If `la` is *not* a Message-Based device:

<u>Bit</u>	<u>Type of Signal (status/ID) values</u>
15 to 8	Active high bit (if 1 in bits 15 to 8, respectively)
7 to 0	Active low bit (if 0 in bits 15 to 8, respectively)

Output parameters:

`none`

Return value:

<code>ret</code>	integer	Return Status
		0 = Successful
		-1 = Invalid <code>la</code>

Example 1: ' Route signals for Logical Address 4 so that only REQT and REQF
' signals are enqueued on the signal queue, and the rest of the
' signals are handled by the signal handler.

```
la% = 4
modemask& = &HF9FF&
ret% = RouteSignal% (la%, modemask&)
```

Example 2: ' Route Register-Based status/ID values for Logical Address 7 so
' that all status/IDs with a 0 in bits 15 to 12 are queued and all
' status/IDs with a 1 in bits 11 to 8 are handled by the signal
' handler.

```
la% = 7
modemask& = &H0FF0&
ret% = RouteSignal% (la%, modemask&)
```

SignalDeq

Syntax: `ret% = SignalDeq% (la%, signalmask&, sigval%)`

Action: Gets a signal specified by the signalmask from the signal queue for the specified logical address.

Remarks: Input parameters:

<code>la</code>	<code>integer</code>	Logical address to dequeue signal from (255 = VME interrupt routed to signal queue; -1 = any known <code>la</code>)
<code>signalmask</code>	<code>long</code>	A bit vector indicating the type of signal to dequeue; a one in any bit position causes the subroutine to dequeue signals of the associated type, as follows.

If `la` is a Message-Based device:

<u>Bit</u>	<u>Event Signal</u>
14	User-Defined events
13	VXI Reserved events
12	Shared Memory events
11	Unrecognized Command events
10	Request False (REQF) events
9	Request True (REQT) events
8	No Cause Given events

<u>Bit</u>	<u>Response Signal</u>
7	Unused
6	B14
5	Data Out Ready (DOR)
4	Data In Ready (DIR)
3	Protocol error (ERR)
2	Read Ready (RR)
1	Write Ready (WR)
0	Fast Handshake (FHS)

If `la` is *not* a Message-Based device
or if `la` = 255 (VME status/ID):

<u>Bit</u>	<u>Type of Signal (status/ID) values</u>
15 to 8	Active high bit (if 1 in bits 15 to 8, respectively)
7 to 0	Active low bit (if 0 in bits 15 to 8, respectively)

Output parameter:

<code>sigval</code>	<code>integer</code>	Signal value dequeued from the signal queue
---------------------	----------------------	---

Return value:

<code>ret</code>	<code>integer</code>	Return Status 0 = A signal was returned in <code>sigval</code> -1 = The signal queue is empty or no match
------------------	----------------------	---

Example: ' Dequeue any type of signal from the signal queue for Logical
' Address 10.

```
la% = 10
signalmask& = &HFFFF&
ret% = SignalDeq% (la%, signalmask&, sigval%)
IF ret% <> 0 THEN
    ' Empty signal queue for Logical Address 10.
END IF
```

SignalEnq

Syntax: `ret% = SignalEnq% (sigval%)`

Action: Puts a signal on the tail of the signal queue.

Remarks: Input parameter:

<code>sigval</code>	<code>integer</code>	Value to enqueue at the tail of the signal queue
---------------------	----------------------	--

Output parameters:

`none`

Return value:

<code>ret</code>	<code>integer</code>	Return Status
		0 = Signal was queued
		-1 = Signal was not queued because the signal queue is full
		-2 = Signal was not queued because the logical address is invalid

Example: ' Enqueue signal &HFD02 (REQT for Logical Address 2) at the tail
' of the signal queue.

```
sigval% = &HFD02
ret% = SignalEnq% (sigval%)
IF ret% <> 0 THEN
    ' signal queue is full.
END IF
```

SignalJam

Syntax: ret% = SignalJam% (sigval%)

Action: Puts a signal on the head of the signal queue.

Note: *This function is intended for debug purposes only.*

Remarks: Input parameter:

 sigval integer Signal value to put on the head of the queue

 Output parameters:

 none

 Return value:

ret	integer	Return Status
		0 = Signal was queued
		-1 = Signal was not queued because the signal queue is full
		-2 = Signal was not queued because the logical address is invalid

Example: ' Put signal &HFD02 (REQT for Logical Address 2) on the head of
 ' the signal queue.

```
sigval% = &HFD02
ret% = SignalJam% (sigval%)
IF ret% <> 0 THEN
  ' signal queue is full.
END IF
```

WaitForSignal

Syntax: ret% = WaitForSignal% (la%, signalmask&, timeout&, retsignal%, retsignalmask&)

Action: Waits for a specified type(s) of signal or status/ID to be received from a specified logical address.

Remarks: Input parameters:

la	integer	Logical address of device sourcing the signal (255 = VME interrupt routed to signal queue; -1 = any known la)
signalmask	long	A bit vector indicating the type(s) of signals that the application waits for; a one in any bit position causes the subroutine to detect signals of the associated type, as follows.

If la is a Message-Based device:

<u>Bit</u>	<u>Event Signal</u>
14	User-Defined events
13	VXI Reserved events
12	Shared Memory events
11	Unrecognized Command events
10	Request False (REQF) events
9	Request True (REQT) events
8	No Cause Given events

<u>Bit</u>	<u>Response Signal</u>
7	Unused
6	B14
5	Data Out Ready (DOR)
4	Data In Ready (DIR)
3	Protocol Error (ERR)
2	Read Ready (RR)
1	Write Ready (WR)
0	Fast Handshake (FHS)

If la is *not* a Message-Based device
or if la = 255 (VME status/ID):

<u>Bit</u>	<u>Type of Signal (status/ID) values</u>
15 to 8	Active high bit (if 1 in bits 15 to 8, respectively)
7 to 0	Active low bit (if 0 in bits 15 to 8, respectively)

timeout	long	Time to wait until signal occurs (0 = forever)
---------	------	--

Output parameters:

retsignal	integer	Signal received
retsignalmask	long	A bit vector indicating the type(s) of signals that the application received. The bits have the same meaning as that of the input signalmask.

Return value:

ret	integer	Return Status
		0 = One of the specified signals was received
		-1 = Invalid la
		-2 = Timeout occurred while waiting for the specified signal(s)

Example: ' Wait 2 seconds for REQT signal from Logical Address 5.

```

la% = 5
signalmask& = &H0200&
timeout& = 2000&      ' 2000 milliseconds = 2 seconds.
ret% = WaitForSignal% (la%, signalmask&, timeout&, retsignal%,
    retsignalmask&)
IF ret% <> 0 THEN
    ' signal received within specified waiting period.
END IF

```

Default Handler for VXI Signal Functions

The NI-VXI software provides the following default handler for the VXI signals. This is a sample handler that `InitVXIlibrary` installs when it initializes the software at the beginning of the application program. Default handlers give you the most common functionality required for a VXI system. They are given in C source code form on your NI-VXI distribution media.

DefaultSignalHandler

Syntax: `DefaultSignalHandler (sigval%)`

Action: Handles the VXI signals. It does nothing with the signals, with the exception of the VXIbus specification 1.2 Event signal *Unrecognized Command*. It calls `WSabort` if the *Unrecognized Command* Event is received.

Remarks: Input parameter:
 `sigval` `integer` Actual 16-bit VXI signal

Output parameters:
 `none`

Return value:
 `none`

Chapter 10

VXI Interrupt Functions

This chapter describes the BASIC syntax and use of the VXI interrupt functions and default handler. VXI interrupts are a basic form of asynchronous communication used by VXI devices with VXI interrupter support. In VME, a device asserts a VME interrupt line and the VME interrupt handler device acknowledges the interrupt. During the VME interrupt acknowledge cycle, an 8-bit status/ID value is returned. Most 680X0-based VME CPUs use this 8-bit value as a local interrupt vector value routed directly to the 680X0 processor. This value determines which interrupt service routine to invoke. In VXI, however, the VXI interrupt acknowledge cycle returns (at a minimum) a 16-bit status/ID value. This 16-bit status/ID value is data, not a vector base location. The definition of the 16-bit vector is specified by the VXIbus specification and is the same as for the VXI signal. The lower 8 bits of the status/ID value form the VXI logical address of the interrupting device, while the upper 8 bits specify the reason for interrupting.

VXI status/ID values from Message-Based devices can be one of two types: *Response* status/IDs and *Event* status/IDs (bit 15 distinguishes between the two). *Response* status/IDs report changes in Word Serial communication status between a Servant and its Commander. *Event* status/IDs inform another device of other asynchronous changes. The four *Event* status/IDs currently defined by the VXIbus specification (other than *Shared Memory Events*) are *No Cause Given*, *Request for Service True* (REQT), *Request for Service False* (REQF), and *Unrecognized Command*. REQT and REQF manipulate the SRQ condition (RSV bit assertion in the IEEE 488/488.2 status byte), while *Unrecognized Command* reports unsupported Word Serial commands (only in VXIbus specification, Revision 1.2). If the VXI interrupt status/ID value is from a Register-Based device, the upper 8 bits are device dependent. Consult your device manual for definitions of these values.

Because the VXI interrupt status/ID has the same format as the VXI signal, VXI interrupts can be handled as VXI signals. The `RouteVXIint` function specifies whether the status/ID value should be handled as a signal or handled by a VXI/VME interrupt handler. Two methods are available to handle VXI signals. You can handle the signals either at interrupt service routine time or by queueing on a global signal queue. The `RouteSignal` function specifies which method to use for each VXI logical address. The `InitVXIlibrary` function automatically installs a default handler, `DefaultSignalHandler`, for every VXI logical address. If signals are queued, the application can use the `SignalDeq` function to selectively return a signal off a global signal queue by VXI logical address and/or type of signal.

In another method for handling signals (and VXI interrupts routed to signals) other than the two previous methods, you can use the `WaitForSignal` function to suspend a process/function until a particular signal (or one of a set of signals) arrives. A multitasking operating system lets you have any number of `WaitForSignal` calls pending, even for the same logical address. A non-multitasking operating system permits only one pending `WaitForSignal` call.

If `RouteVXIint` specifies a status/ID value to be handled by the VXI interrupt handler and not by the signal handler, the specified VXI interrupt handler is invoked. The main use for the VXI interrupt handler is to handle VME interrupters. The VXI interrupt handler for a particular level is called with the VXI interrupt level and the status/ID without any interpretation of the status/ID value. The VXI interrupt handler can do whatever is necessary with the status/ID value. The `InitVXIlibrary` function automatically installs a default handler, `DefaultVXIintHandler`, at the start of the application. You can use `EnableVXIint` and `DisableVXIint` to sensitize and desensitize the application to VXI interrupts routed to the VXI interrupt handlers. Use `EnableVXItoSignalint` and `DisableVXItoSignalint` to sensitize and desensitize the application to VXI interrupts routed to be processed as VXI signals.

When you are testing VXI interrupt handlers or creating a Message-Based interrupter, you must assert a VXIbus interrupt line and present a valid status/ID value. The `AssertVXIint` function asserts an interrupt on the local CPU or on the specified extended controller. Use the `DeAssertVXIint` function to deassert the VXI interrupt. `AcknowledgeVXIint` acknowledges VXI interrupts that the local CPU is not enabled to automatically handle via `EnableVXIint` or `EnableVXItoSignalint`. Both `DeAssertVXIint` and `AcknowledgeVXIint` are intended for debug use only.

Programming Considerations

Figure 10-1 is a graphical overview of the NI-VXI interrupt and signal model.




Figure 10-1. NI-VXI VXI Interrupt and Signal Model

ROAK Versus RORA VXI Interrupters

In VXI, there are two types of interrupters. The Release On Acknowledge (ROAK) interrupter is the more common. A ROAK interrupter automatically deasserts the VXI interrupt line it is asserting when an interrupt acknowledge cycle on the VXI backplane occurs on the corresponding level. The VXIbus specification requires that all Message-Based devices be ROAK interrupters. It is recommended that all other types of VXI devices also be ROAK interrupters. The Release On Register Access (RORA) interrupter is the second type of VXI interrupter. The RORA interrupter continues to assert the VXI interrupt line after the interrupt acknowledge cycle is complete. The RORA interrupter will deassert the VXI interrupt only when some device-specific interaction is performed. There is no standard method to cause a RORA interrupter to deassert its interrupt line. Because a RORA interrupt remains asserted on the VXI backplane, the local CPU interrupt generation must be inhibited until the device-dependent acknowledgement is complete. The function `VXIintAcknowledgeMode` specifies whether to handle a VXI interrupt level for a particular controller (embedded or extended) as a RORA or ROAK interrupt. If the VXI interrupt is specified as a RORA interrupt, the local CPU automatically inhibits VXI interrupt generation for the corresponding controller and levels whenever the corresponding VXI interrupt occurs. After the application has handled and caused the RORA interrupter to deassert the interrupt line, the application must call either `EnableVXIint` or `EnableVXItoSignalInt` to re-enable local CPU interrupt generation.

Functional Overview

The following paragraphs describe the VXI interrupt functions and default handler. The descriptions are grouped by functionality and are presented at a functional level describing the operation of each of the functions.

RouteVXIint (controller, Sroute)

`RouteVXIint` specifies whether status/ID values returned from a VXI/VME interrupt acknowledge cycle are routed to a VXI interrupt service routine or to the VXI signal processing routine. Because VME interrupters may be present in a VXI system, the VXI interrupt handler functions can be used to directly handle VME interrupts. The function `RouteVXIint` specifies whether the status/ID value should be handled as a signal or handled locally by a VXI interrupt handler. Two methods are available to handle VXI signals. You can handle the signals either at interrupt service routine time or by queuing on a global signal queue. The `RouteSignal` function specifies which method to use for each VXI logical address. If the VXI interrupt status/IDs are specified to be handled by a VXI interrupt handler, the process involves sending the level and status/ID value to the appropriate VXI interrupt handler when a VXI interrupt occurs. You can install an individual handler for each of the seven VXI interrupt levels. You must use `EnableVXIint` and `EnableVXItoSignalInt` to sensitize the local CPU to interrupts generated by VXI interrupts. Only the levels routed to the appropriate handlers (VXI/VME interrupts or VXI signals) via the `RouteVXIint` function are enabled.

EnableVXItoSignalInt (controller, levels)

`EnableVXItoSignalInt` is used to sensitize the application to specified VXI interrupt levels being processed as VXI signals. After `InitVXIlibrary` is called, the application can sensitize itself to interrupt levels for which it is configured to handle. `RouteVXIint` specifies whether VXI interrupts are to be handled as VXI/VME interrupts or as VXI signals (the default is VXI signals). An `EnableVXItoSignalInt` call enables the VXI interrupt levels that are routed to VXI signals. Use `DisableVXItoSignalInt` to disable these VXI interrupts. Use `EnableVXIint` to enable VXI interrupts not routed to VXI signals. A -1 (or local logical address) in the `controller` parameter specifies the local embedded controller or the first extended controller (in an external controller situation). If a `RouteVXIint` call has specified to route a particular VXI interrupt level to the VXI signal processing routine and the global signal queue becomes full, `DisableVXItoSignalInt` is automatically called to inhibit these VXI interrupts from being received from the appropriate levels. `EnableVXItoSignalInt` is automatically called to enable VXI interrupt reception when `SignalDeq` is called.

DisableVXItoSignalInt (controller, levels)

`DisableVXItoSignalInt` desensitizes the application to specified VXI interrupt levels being processed as VXI signals. An `EnableVXItoSignalInt` call enables the VXI interrupt levels that are routed to VXI signals. Use `DisableVXItoSignalInt` to disable these VXI interrupts. Use `EnableVXIint` to enable VXI interrupts not routed to VXI signals. A -1 (or local logical address) in the `controller` parameter specifies the local frame (for an embedded CPU) or the first extended controller (in an external CPU situation). If a `RouteVXIint` call has specified to route a particular VXI interrupt level to the VXI signal processing routine and the global signal queue becomes full, `DisableVXItoSignalInt` is automatically called to inhibit these VXI interrupts from being received from the appropriate levels. `EnableVXItoSignalInt` is automatically called to enable VXI interrupt reception when `SignalDeq` is called.

EnableVXIint (controller, levels)

`EnableVXIint` sensitizes the application to specified VXI interrupt levels being processed as VXI/VME interrupts (not as VXI signals). After `InitVXIlibrary` is called, the application can sensitize itself to interrupt levels for which it is configured to handle. `RouteVXIint` specifies whether VXI interrupts are to be handled as VXI/VME interrupts or as VXI signals (the default is VXI signals). You must also then call `EnableVXIint` to enable VXI interrupts handled as VXI/VME interrupts (not as VXI signals). A -1 (or local logical address) in the `controller` parameter specifies the local frame (for an embedded CPU) or the first extended controller (in an external CPU situation).

DisableVXIint (controller, levels)

`DisableVXIint` desensitizes the application to specified VXI interrupt levels being processed as VXI/VME interrupts (not as VXI signals). `EnableVXIint` enables VXI interrupts handled as VXI/VME interrupts (not as VXI signals). A -1 (or local logical address) in the `controller` parameter specifies the local frame (for an embedded CPU) or the first extended controller (in an external CPU situation).

VXIintAcknowledgeMode (controller, modes)

`VXIintAcknowledgeMode` specifies whether to handle the VXI interrupt acknowledge cycle for the specified controller (embedded or extended) for the specified levels as ROAK VXI interrupts or as RORA interrupts. If the VXI interrupt level is handled as a RORA VXI interrupt, the local interrupt generation is automatically inhibited during the VXI interrupt acknowledgement. After device-specific interaction has caused the deassertion of the VXI interrupt on the VXI backplane, your application must call `EnableVXIint` or `EnableVXItoSignalInt` to re-enable the appropriate VXI interrupt level.

DefaultVXIintHandler (controller, level, statusId)

`DefaultVXIintHandler` is the sample handler for VXI interrupts, which is installed when the function `InitVXIlibrary` is called. If VXI interrupts are enabled (via `EnableVXIint`), the VXI interrupt handler for a specific logical address is called. The `RouteVXIint` function must first be called to route VXI interrupts to the interrupt service routine (as opposed to the signal processing routine). `DefaultVXIintHandler` sets the global variables `VXIintController`, `VXIintLevel`, and `VXIintStatusId`.

AssertVXIint (controller, level, statusId)

`AssertVXIint` asserts a particular VXI interrupt level on a specified controller (embedded or extended) and returns the specified status/ID value when acknowledged. You can use `AssertVXIint` to send any status/ID value to the VXI interrupt handler configured for the specified VXI interrupt level. `AssertVXIint` returns immediately (that is, it does not wait for the VXI interrupt to be acknowledged). You can call the function `GetVXIbusStatusInd` to detect if the VXI interrupt has been serviced. Use `DeAssertVXIint` to deassert a VXI interrupt that had been asserted using `AssertVXIint` but not yet acknowledged.

DeAssertVXIint (controller, level)

DeAssertVXIint deasserts the VXI interrupt level on a given controller that was previously asserted by AssertVXIint. You can use AssertVXIint to send any status/ID value to the VXI interrupt handler configured for the specified VXI interrupt level. You can call the function GetVXIbusStatusInd to detect if the VXI interrupt has been serviced. Use DeAssertVXIint to deassert a VXI interrupt that had been asserted using AssertVXIint but not yet acknowledged.

Note: *Deasserting a VXI interrupt may violate the VME and VXIbus specifications.*

AcknowledgeVXIint (controller, level, statusId)

AcknowledgeVXIint performs an VXI interrupt acknowledge (IACK cycle) on the VXIbus backplane in the specified controller and VXI interrupt level.

Note: *This function is for debug purposes only.*

Normally, VXI interrupts are automatically acknowledged when enabled via the function EnableVXIint. However, if the VXI interrupts are not enabled and the assertion of an interrupt is detected through some method (such as GetVXIbusStatusInd), you can use AcknowledgeVXIint to acknowledge an interrupt and return the status/ID value. If the controller parameter specifies an extended controller, AcknowledgeVXIint specifies hardware on the VXI frame extender (if present) to acknowledge the specified interrupt.

Function Descriptions

The following paragraphs describe the VXI interrupt functions and default handler. The descriptions are explained at the BASIC syntax level and are listed in alphabetical order.

AcknowledgeVXIint

Syntax: `ret% = AcknowledgeVXIint% (controller%, level%, statusId&)`

Action: Performs an IACK cycle on the VXIbus on the specified controller (either an embedded CPU or an extended controller) for a particular VXI interrupt level. VXI interrupts are automatically acknowledged when enabled by `EnableVXItoSignalInt` and `EnableVXIint`. Use this function to manually acknowledge VXI interrupts that the local device is not enabled to receive.

Note: *This function is for debug purposes only. VXI interrupts are automatically acknowledged when the local CPU is sensitized to interrupts via the `EnableVXIint` or `EnableVXItoSignalInt` functions.*

Remarks: Input parameters:

controller	integer	Controller on which to acknowledge interrupt
level	integer	Interrupt level to acknowledge

Output parameter:

statusId	long	Status/ID obtained during IACK cycle
----------	------	--------------------------------------

Return value:

ret	integer	Return Status
		0 = IACK cycle completed successfully
		-1 = Unsupportable function (no hardware support for IACK)
		-2 = Invalid controller
		-3 = Invalid level
		-4 = Bus error occurred during IACK cycle

Example: `' Acknowledge Interrupt 4 on the local CPU (or first extended
' controller).`

```
controller% = -1
level% = 4
ret% = AcknowledgeVXIint% (controller%, level%, statusId&)
```

AssertVXIint

Syntax: `ret% = AssertVXIint% (controller%, level%, statusId&)`

Action: Asserts a VXI interrupt line on the specified controller (either an embedded CPU or an extended controller). When the VXI interrupt is acknowledged (a VXI IACK cycle occurs), the specified status/ID is passed to the device that acknowledges the VXI interrupt.

Remarks: Input parameters:

controller	integer	Controller on which to assert interrupt
level	integer	Interrupt level to assert
statusId	long	Status/ID to present during IACK cycle

Output parameters:

none

Return value:

ret	integer	Return Status
		0 = Interrupt line asserted successfully
		-1 = Unsupportable function (no hardware support for VXI interrupter)
		-2 = Invalid controller
		-3 = Invalid level
		-5 = VXI interrupt still pending from previous AssertVXIint

Example: ' Assert Interrupt 4 on the local CPU (or first extended
' controller) with status/ID of &H1111&.

```

controller% = -1
level% = 4
statusId& = &H1111&
ret% = AssertVXIint% (controller%, level%, statusId&)

```

DeAssertVXIint

Syntax: ret% = DeAssertVXIint% (controller%, level%)

Action: Asynchronously deasserts a VXI interrupt line on the specified controller (either an embedded CPU or an extended controller) previously asserted by the function `AssertVXIint`.

Note: *This function is for debug purposes only. Deasserting a VXI interrupt can cause a violation of the VME and VXIbus specifications.*

Remarks: Input parameters:

controller	integer	Controller on which to deassert interrupt
level	integer	Interrupt level to deassert

Output parameters:

none

Return value:

ret	integer	Return Status
		0 = Interrupt line deasserted successfully
		-1 = Unsupportable function (no hardware support)
		-2 = Invalid controller
		-3 = Invalid level

Example: ' Deassert Interrupt 4 on the local CPU (or first extended
 ' controller).

```
controller% = -1
level% = 4
ret% = DeAssertVXIint% (controller%, level%)
```

DisableVXIint

Syntax: `ret% = DisableVXIint% (controller%, levels%)`

Action: Desensitizes the local CPU to specified VXI interrupts generated in the specified controller that the `RouteVXIint` function routed to be handled as VXI interrupts (not as VXI signals). The RM assigns the interrupt levels automatically. Use the `GetDevInfo` functions to retrieve the assigned levels.

Remarks: Input parameters:

<code>controller</code>	<code>integer</code>	Controller (embedded or extended) to disable interrupts
<code>levels</code>	<code>integer</code>	Vector of VXI interrupt levels to disable. Bits 6 to 0 correspond to VXI interrupt levels 7 to 1, respectively. 1 = Disable for appropriate level 0 = Leave at current setting

Output parameters:

`none`

Return value:

<code>ret</code>	<code>integer</code>	Return Status 0 = VXI interrupt disabled -1 = No hardware support -2 = Invalid controller
------------------	----------------------	--

Example: `' Disable VXI Interrupt 4 on the local CPU (or first extended
' controller).`

```

controller% = -1           ' Local CPU or first frame.
levels% = &H0008         ' Interrupt level 4.
ret% = DisableVXIint% (controller%, levels%)

```

DisableVXItoSignalInt

Syntax: ret% = DisableVXItoSignalInt% (controller%, levels%)

Action: Desensitizes the local CPU to specified VXI interrupts generated in the specified controller that the RouteVXIint function routed to be handled as VXI signals.

Remarks: Input parameters:

controller	integer	Controller (embedded or extended) to disable interrupts
levels	integer	Vector of VXI interrupt levels to disable. Bits 6 to 0 correspond to VXI interrupt levels 7 to 1, respectively. 1 = Disable for appropriate level 0 = Leave at current setting

Output parameters:

none

Return value:

ret	integer	Return Status 0 = VXI interrupt disabled -1 = No hardware support -2 = Invalid controller
-----	---------	--

Example: ' Disable VXI Interrupt 6 on the local CPU (or first extended
 ' controller).

```
controller% = -1           ' Local CPU or first frame.
levels% = &H0020         ' Interrupt level 6.
ret% = DisableVXItoSignalInt% (controller%, levels%)
```

EnableVXIint

Syntax: `ret% = EnableVXIint% (controller%, levels%)`

Action: Sensitizes the local CPU to specified VXI interrupts generated in the specified controller that the `RouteVXIint` function routed to be handled as VXI interrupts (not as VXI signals). The RM assigns the interrupt levels automatically. Use the `GetDevInfo` functions to retrieve the assigned levels. Notice that each VXI interrupt is physically enabled only if the `RouteVXIint` function has specified that the VXI interrupt be routed to be handled as a VXI/VME interrupt.

Remarks: Input parameters:

<code>controller</code>	<code>integer</code>	Controller (embedded or extended) to enable interrupts
<code>levels</code>	<code>integer</code>	Vector of VXI interrupt levels to enable. Bits 6 to 0 correspond to VXI interrupt levels 7 to 1, respectively. 1 = Enable for appropriate level 0 = Leave at current setting

Output parameters:

`none`

Return value:

<code>ret</code>	<code>integer</code>	Return Status 0 = VXI interrupt enabled -1 = No hardware support -2 = Invalid controller
------------------	----------------------	---

Example: ' Enable VXI Interrupt 4 on the local CPU (or first extended
 ' controller).

```
controller% = -1           ' Local CPU or first frame.
levels% = &H0008         ' Interrupt level 4.
ret% = EnableVXIint% (controller%, levels%)
```

EnableVXItoSignalInt

Syntax: `ret% = EnableVXItoSignalInt% (controller%, levels%)`

Action: Sensitizes the local CPU to specified VXI interrupts generated in the specified controller that the `RouteVXIint` function routed to be handled as VXI interrupts (not as VXI signals). The RM assigns the interrupt levels automatically. Use the `GetDevInfo` functions to retrieve the assigned levels. Notice that each VXI interrupt is physically enabled only if the `RouteVXIint` function has specified that the VXI interrupt be routed to be handled as a VXI signal.

Remarks: Input parameters:

<code>controller</code>	<code>integer</code>	Controller (embedded or extended) to enable interrupts
<code>levels</code>	<code>integer</code>	Vector of VXI interrupt levels to enable. Bits 6 to 0 correspond to VXI interrupt levels 7 to 1, respectively. 1 = Enable for appropriate level 0 = Leave at current setting

Output parameters:

`none`

Return value:

<code>ret</code>	<code>integer</code>	Return Status 1 = Signal queue full, will enable after a signal is dequeued 0 = VXI interrupt enabled -1 = No hardware support -2 = Invalid controller
------------------	----------------------	--

Example: `' Enable VXI Interrupt 6 on the local CPU (or first extended
' controller).`

```
controller% = -1           ' Local CPU or first frame.
levels% = &H0020         ' Interrupt level 6.
ret% = EnableVXItoSignalInt% (controller%, levels%)
```

RouteVXIint

Syntax: `ret% = RouteVXIint% (controller%, Sroute%)`

Action: Specifies whether to route the status/ID value retrieved from a VXI interrupt acknowledge cycle to the VXI interrupt handler or to the signal processing routine. `RouteVXIint` dynamically enables and disables the appropriate VXI interrupts based on the current settings from calls to `EnableVXIint` and `EnableVXItoSignalInt`.

Remarks: Input parameters:

<code>controller</code>	integer	Controller (embedded or extended) to specify route for
<code>Sroute</code>	integer	A bit vector that specifies whether to handle a VXI/VME interrupt as a signal or route it to the VXI/VME interrupt handler routine.

Bits 6 to 0 correspond to VXI interrupt levels 7 to 1, respectively.

1 = Handle VXI interrupt for this level as a signal
0 = Handle VXI interrupt as a VXI interrupt

Bits 14 to 8 correspond to VXI interrupt levels 7 to 1, respectively.

1 = Route as 8-bit VME status/ID
0 = Route as 16-bit VXI status/ID

Output parameters:

`none`

Return value:

<code>ret</code>	integer	Return Status
		0 = Successful
		-1 = No hardware support
		-2 = Invalid controller

Example:

```
' Route VXI interrupts for level 4 (on the local controller) to
' the VXI interrupt handler and the rest of the levels to the
' signal processor.
```

```
controller% = -1
Sroute% = &HFFF7
ret% = RouteVXIint% (controller%, Sroute%)
```

VXIintAcknowledgeMode

Syntax: `ret% = VXIintAcknowledgeMode% (controller%, modes%)`

Action: Specifies whether to handle the VXI interrupt acknowledge cycle for the specified controller (embedded or extended) for the specified levels as Release On AcKnowledge (ROAK) interrupts or as Release On Register Access (RORA) interrupts. If the VXI interrupt level is handled as a RORA VXI interrupt, further local interrupt generation is automatically inhibited while the VXI interrupt acknowledge is performed. `EnableVXIint` or `EnableVXItoSignalInt` must be called to re-enable the appropriate VXI interrupt level whenever a RORA VXI interrupt occurs.

Remarks: Input parameters:

<code>controller</code>	<code>integer</code>	Controller (embedded or extended) for which to specify interrupt acknowledge
<code>modes</code>	<code>integer</code>	Vector of VXI interrupt levels to set to RORA/ROAK interrupt acknowledge mode. Bits 6 to 0 correspond to VXI interrupt levels 7 to 1, respectively.
		0 = Set to ROAK VXI interrupt for corresponding level
		1 = Set to RORA VXI interrupt for corresponding level

Output parameters:

`none`

Return value:

<code>ret</code>	<code>integer</code>	Return Status
		0 = VXI interrupt enabled
		-1 = No hardware support
		-2 = Invalid controller

Example: `' Set VXI Interrupt levels 2 and 3 on the local CPU (or first`
`' extended controller) to be RORA interrupters--set reset to ROAK.`

```
controller% = -1           ' Local CPU or first frame.
modes% = &H0006          ' Levels 2 and 3 are RORA mode.
ret% = VXIintAcknowledgeMode% (controller%, modes%)
```

Default Handler for VXI Interrupt Functions

The NI-VXI software provides the following default handler for the VXI interrupts. This is a sample handler that `InitVXIlibrary` installs when it initializes the software at the beginning of the application program. Default handlers give you the most common functionality required for a VXI system. They are given in C source code form on your NI-VXI distribution media.

DefaultVXIintHandler

Syntax: `DefaultVXIintHandler (controller%, level%, statusID&)`

Action: Handles the VXI interrupts. The global variable `VXIintController` is set to `controller`. `VXIintLevel%` is set to `level`. `VXIintStatusId&` is set to `statusId`.

Remarks: Input parameters:

<code>controller</code>	<code>integer</code>	Controller (embedded or extended) that interrupted
<code>level</code>	<code>integer</code>	The received VXI interrupt level
<code>statusId</code>	<code>long</code>	Status/ID obtained during IACK cycle (if it is a 16-bit VXI IACK value, it may be equivalent to a VXI signal)

Output parameters:

`none`

Return value:

`none`

Chapter 11

VXI Trigger Functions

This chapter describes the BASIC syntax and use of the VXI trigger functions. VXI triggers are a backplane feature that VXI added to the VME standard. Tight timing and signaling is important between many types of controllers and/or instruments. In the past, clumsy cables of specified length had to be connected between controllers and/or instruments to get the required timing. For many systems, phase shifting and propagation delays had to be calculated precisely, based on the instrument connection scheme. This limited the architecture of many systems. In VXI however, every VXI card with a P2 connector has access to eight 10 MHz TTL trigger lines. If the VXI board has a P3 connector, it has access to six 100 MHz ECL trigger lines. The phase shifting and propagation delays can be held to a known maximum, based on the VXIbus specification's rigid requirement on backplanes. The VXIbus specification does not currently prescribe an allocation method for TTL or ECL trigger lines. The application must decide how to allocate any use any of the trigger lines it requires. The VXIbus specification specifies several trigger protocols that can be supported, thereby promoting compatibility among the various VXI devices. The following is a description of the four basic protocols.

- **SYNC**
The most basic protocol is SYNC protocol. SYNC protocol is simply a pulse of a minimum time (30 nsec on TTL, 8 nsec on ECL) on any one of the trigger lines.
- **ASYN**C
ASYN is a two-device, two-line handshake protocol. ASYN uses two consecutive even/odd trigger lines (a source/acceptor line and an acknowledge line, respectively). The sourcing device sources a trigger pulse (30 nsec TTL, 8 nsec ECL minimum) on the even trigger line (TTL0, TTL2, TTL4, TTL6, ECL0, ECL2, or ECL4) and waits for the acknowledge pulse on the next highest odd trigger line (TTL1, TTL3, TTL5, TTL7, ECL1, ECL3, or ECL5). The acceptor waits for the sourced pulse on the even trigger line. Sometime after the source pulse is sensed (no maximum time is specified), the acceptor sends an acknowledge pulse back on the next highest odd trigger line to complete the handshake.
- **SEMI-SYN**C
SEMI-SYN is a one-line, open collector, multiple-device handshake protocol. The sourcing device sources a trigger pulse (50 nsec TTL, 20 nsec ECL minimum) on any one of the trigger lines. The accepting device(s) must begin to assert the same trigger line upon reception (within 40 nsec TTL, 15 nsec ECL maximum time from source assertion edge). The accepting device(s) can later unassert the trigger line (no maximum time is specified) to complete the handshake.
- **START/STOP**
START/STOP is a one-line, multiple-device protocol. Only the VXI Slot 0 device can source START/STOP, but it can be sensed by any other devices on the VXI backplane. The START/STOP protocol is synchronized with the backplane clock (CLK10 for TTL, CLK100 and SYNC100 for ECL) onto any one of the trigger lines. It generates a START condition on the assertion edge on the trigger line, and a STOP condition on the unassertion edge of the trigger line.

You can use these four protocols in any way that your application requires. You can use them for device synchronization, for stepping through tests, or for a command path. The NI-VXI trigger functions are designed to accommodate all trigger lines and the four protocols for all appropriate TTL and ECL VXI trigger lines (SYNC, ASYN, SEMI-SYN, and START/STOP).

The VXI trigger functions have been grouped into the following four categories.

- Source trigger functions
- Acceptor trigger functions
- Map trigger functions
- Trigger configuration functions

The actual capabilities of specific systems are based on the triggering capabilities of the hardware devices involved (both the sourcing and accepting devices). All of the NI-VXI functions have appropriate error response for unsupported capabilities.

Capabilities of the National Instruments Triggering Hardware

The NI-VXI trigger functions are a general purpose interface designed to accommodate most uses of VXI triggers. The actual capabilities of a particular platform will always be a subset of these capabilities. In general, however, National Instruments hardware has only four current hardware capability categories.

- Trigger control used on a VXI-MXI frame extender when used as an extended controller (under direct control of a root-level MXI controller interface) that *does not* have the National Instruments Trigger Interface Chip (TIC) on it
- An embedded controller *without* the National Instruments TIC
- Trigger control used on a VXI-MXI frame extender when used as an extended controller (under direct control of a root-level MXI controller interface) that *does* have the National Instruments TIC on it
- An embedded controller *with* the National Instruments TIC

External Controller/VXI-MXI Trigger Capabilities (without TIC Chip)

All National Instruments external controllers connected to VXI-MXI frame extenders without the TIC chip have the same basic trigger capabilities.

- Source a single TTL or ECL (0 and 1 only) trigger using any protocol on any one of the backplane TTL trigger lines.
- Accept a single backplane TTL or ECL (0 and 1 only) trigger using any protocol (as long as it does not source SEMI-SYNC and ASYNC protocols at the same time).
- Map a front panel In connector to a TTL or ECL (0 or 1 only) trigger line (sourcing will be disabled).
- Source a TTL or ECL (0 or 1 only) trigger out the front panel.
- Map a TTL or ECL (0 or 1 only) trigger line from the backplane out the front panel Out connector (accepting disabled). (Some platforms do not have this capability.)

These controllers do not support the following capabilities.

- Multiple-line support
- Crosspoint switching
- Signal conditioning
- External connections other than the front panel In/Out

Embedded Controller Trigger Capabilities (without TIC Chip)

All National Instruments embedded controllers without the TIC chip have the same basic trigger capabilities.

- Source a single TTL trigger using any protocol on any one of the backplane TTL trigger lines.
- Accept a single backplane TTL trigger using any protocol (as long as it does not source SEMI-SYNC and ASYNC protocols at the same time).
- Map a front panel In connector to a TTL trigger line (sourcing will be disabled).
- Source a TTL trigger out the front panel.
- Map a TTL trigger line from the backplane out the front panel Out connector (accepting disabled). (Some platforms do not have this capability).

These controllers do not support the following capabilities.

- ECL triggers
- Multiple-line support
- Crosspoint switching
- Signal conditioning
- External connections other than the front panel In/Out

Embedded and External Controller Trigger Capabilities (with TIC Chip)

National Instruments has developed a highly functional ASIC specifically designed for use within the VXIbus triggering environment. This ASIC is the Trigger Interface Chip (TIC).

The TIC chip has access to all of the eight VXI TTL trigger lines, two ECL trigger lines (ECL 0 and ECL 1), and ten external or General Purpose Input/Output (GPIO) connections. The TIC chip also contains a 16-bit counter and a dual 5-bit scaler tick timer. It contains a full crosspoint switch for routing trigger lines and GPIOs (as well as the counter and the tick timers) between one another.

Figure 11-1 is a block diagram showing the general capabilities of the TIC chip. Figures 11-2 and 11-3 are block diagrams of the trigger module and GPIO module, respectively.




Figure 11-1. TIC Chip Block Diagram

Figure 11-2 is a second-level block diagram of the trigger module within the TIC chip.




Figure 11-2. Trigger Module Block Diagram

Figure 11-3 is a second-level block diagram of the GPIO module within the TIC chip.




Figure 11-3. GPIO Module Block Diagram

All National Instruments embedded controllers with the TIC chip have the same basic trigger capabilities. Minor differences reside only with the external or GPIO connections. The following sections list these capabilities.

Sourcing

- TTL/ECL lines (*any* line, all lines at the same time)
 - START (continuous ON)
 - STOP (continuous OFF)
 - SYNC
 - SEMI-SYNC (with interrupt when acknowledged)
 - SEMI-SYNC (wait to be acknowledged)
 - Automatic detection of unassertion edge overrun errors

- TTL/ECL lines (*even/odd* pairs of lines, all pairs at the same time)
 - ASYNC (with interrupt when acknowledged)
 - Automatic acknowledge overrun detection provided (will detect if acknowledge line receives more than one pulse)
 - ASYNC (wait to be acknowledged)
- GPIO lines
 - START (continuous ON)
 - STOP (continuous OFF)
 - SYNC
- Counter (one 16-bit counter only)
 - Interrupt when counter has counted down regardless of mapping or protocol
 - Map counter finished signal (GCNTR) to any GPIO line
 - Multiple SYNC sourcing
 - 100 nsec pulse sourced 0 to 65535 times at a particular frequency with a minimum gap of 200 nsec between pulses (3.3 MHz)
 - Frequency source can be any of the following.

CLK10:	3.33 MHz time period (100 nsec pulse, 200 nsec gap)
EXTCLK:	Configured frequency (100 nsec pulse on each clock edge)
TTL/ECL trigger:	Configured frequency (100 nsec pulse on each clock edge)
 - Multiple SEMI-SYNC sourcing 0 to 65535 times
 - Uses trigger line as source to counter to wait for acknowledge (unassertion) and generates next pulse (100 nsec delay before next pulse)
- TICK timers (count source to power of 2 only from 2^0 to 2^{32})
 - Interrupt when TICK1 has counted down regardless of configuration.
 - TICK2 can be interrupted only if routed to a trigger line.
(refer to the *Mapping/Conditioning* section later in this chapter)
 - Use as a square wave (not as 100 nsec pulse) counter: *No* tick rollover selected
 - Source can be any GPIO, CLK10, or EXTCLK.
 - TICK1 specifies length total count.
 - TICK2 specifies frequency to tick for TICK1 period of time.

Note: *This works up until the last TICK2 count (when TICK1 is going to zero). A 0 nsec to 20 nsec glitch on TICK2 happens on the last tick.*
 - Use as a continuous tick timer and/or scaled trigger output: rollover mode
 - Source can be any GPIO, CLK10, or EXTCLK.
 - TICK1 specifies timer interrupt/trigger pulse duration.
 - TICK2 specifies scaled length trigger output of source.
 - You can map TICK2 output to any GPIO; if a GPIO is externally (off chip) routed to EXTCLK, any EXTCLK can be configured based on TICK2 output. You can use this EXTCLK for signal conditioning (refer to the *Mapping/Conditioning* section later in this chapter).

Accepting

- TTL/ECL lines (*any* line, all lines at the same time)
 - START (continuous ON)
 - STOP (continuous OFF)
 - SYNC
 - SEMI-SYNC (with function call acknowledge)
 - All protocols can call an interrupt service routine when trigger occurs, or they can wait until the trigger occurs. In addition, automatic detection of assertion and unassertion overruns is provided.
- TTL/ECL lines (*even/odd* pairs of lines, all pairs at the same time)
 - ASYNC with function call acknowledge
 - ASYNC can either have an interrupt service routine called when trigger occurs, or wait until the trigger occurs. In addition, automatic detection of assertion edge overruns is provided.
- Counter (one 16-bit counter only)
 - Interrupt when counter has counted down regardless of mapping or protocol
 - Multiple SYNC accepting
 - Detect assertion edges 0 to 65535 times.
 - Detection source can be *any number* of the following: CLK10, EXTCLK (configured frequency), or a TTL/ECL trigger line. Normal operation would use one source (simultaneous sourcing on two sources will be detected as one clock).
 - Multiple SEMI-SYNC accepting
 - Detect assertion edges 0 to 65535 times participating in the SEMI-SYNC acknowledge protocol.
 - Uses trigger line as source to counter to wait for assertion of each trigger and generates proper acknowledge; last count is left unacknowledged so that software can take action before acknowledging.
 - Detection source can be *any number* of the following: CLK10, EXTCLK (configured frequency), or a TTL/ECL trigger line. Normal operation would use one source (simultaneous sourcing on two sources will be detected as one clock).
- TICK timers (count source to power of 2 only from 2^0 to 2^{32}) as described previously in the *Sourcing* section earlier in this chapter

Mapping/Conditioning

- To TTL/ECL lines (*any* line, all lines at the same time)
 - Map any one external input (GPIO) to trigger line.
 - Map CNTR pulse output to trigger line.
 - Map TICK1 square wave output to trigger line.
 - Map TICK2 square wave output to trigger line.
- To external (GPIO) lines (*any* line, all lines at the same time)
 - Map any one TTL/ECL trigger line to GPIO.
 - Map CNTR terminated continuous output to GPIO line.
 - Map TICK2 square wave output to GPIO line.

- Signal condition any of the previously listed sources before entering the GPIO.
 - Invert the polarity of the source.
 - Synchronize the pulse to the next clock edge.
 - Pulse stretch for one clock period (synchronous or nonsynchronous).
 - Pulse stretch overrun errors (new pulse received before stretching completed) automatically enabled if sensing source. Can call `EnableTrigSense` with a special protocol to monitor only pulse stretch overrun errors.
 - Select clock source (CLK10 or EXTCLK) from which to synchronize/pulse stretch.

Setup/Configuration Options

- Configure external (GPIO) lines (*any* line, all lines at the same time).
 - Make mapping to GPIO go out the chip or feed it back for crosspoint.
 - Can invert the polarity of the source mapped to a GPIO (regardless of whether routed out the chip or fed back).
 - If external (off chip) input, can configure to invert polarity.
 - If I/O or fed back, can configure to be high, low, or tristated (unconfigured). Must be tristated to be used in sourcing START/STOP/SYNC out a GPIO. If configured to be high or low, source cannot have another source mapped as an input.
- Configure trigger assertion method (*any* line, all lines at the same time).
 - Have the output driver for a particular trigger line (re-)synchronize the trigger to CLK10. (You can globally select for all trigger lines whether to synchronize to the rising or falling edge of CLK10.)
 - Specify that an automatic hardware SEMI-SYNC acknowledge assertion happen on any trigger input assertion. This acknowledgment can be released either by an external line (GPIO) mapped to the trigger line or from a software acknowledgment call.

Combination Options

- Sourcing and accepting
 - You can source and accept on all TTL/ECL trigger lines for all protocols at the same time. You can enable both acknowledge and sensing interrupts at the same time. This should help you debug and test your code as well as part of a possible configuration (you could use `SrcTrig` to abort a pending `WaitForTrig`).
 - You can source and accept on all protocols regardless of the crosspoint switch mapping. (For example, you could have a trigger line mapped to a GPIO and back to a different trigger line and still assert the GPIO or assert/sense both trigger lines.) This gives you maximum flexibility for system configuration and debugging purposes.

Functional Overview

The following paragraphs describe the VXI trigger functions and default handlers. The descriptions are grouped by functionality and are presented at a functional level describing the operation of each of the functions.

Source Trigger Functions

The NI-VXI source trigger functions act as a standard interface to assert (source) TTL and ECL triggers, as well as for detect acknowledgments from accepting devices. These functions can source any of the VXI-defined trigger protocols from the local embedded controller or external extended controller(s). You can use the `SrcTrig` function to initiate any of the trigger protocols. A default handler, `DefaultTrigHandler`, is installed for each one of the trigger lines when `InitVXIlibrary` is called.

SrcTrig (controller, line, prot, timeout)

Use `SrcTrig` to source any one of the VXI-defined trigger protocols from the local CPU or from any remote frame extender device that supports trigger assertion. For protocols that require an acknowledgment from the accepting device (ASYNC or SEMI-SYNC), you need to specify whether to wait for an acknowledgment (with a timeout) or return immediately and let the trigger interrupt handler get called when the acknowledgment is received. You also have the option to simply assert or deassert any of the trigger lines continuously, or route an external trigger (possibly from the front panel) to the VXIbus backplane.

DefaultTrigHandler (controller, line, type)

`DefaultTrigHandler` is the sample handler for the receiving acknowledges and sensing triggers, which is automatically installed when the `InitVXIlibrary` function is called. After a `SrcTrig` call in the ASYNC or SEMI-SYNC protocols, the trigger handler for a specific trigger line is called when the accepting device(s) returns an acknowledgment. `DefaultTrigHandler` calls the `AcknowledgeTrig` function if the `type` parameter specifies that an acknowledge interrupt occurred. Otherwise, `DefaultTrigHandler` performs no operations.

DefaultTrigHandler2 (controller, line, type)

`DefaultTrigHandler2` is a sample handler for receiving trigger interrupt sources similar to the `DefaultTrigHandler` function. `DefaultTrigHandler2` performs no operations. The application must perform any required acknowledgments.

Acceptor Trigger Functions

The NI-VXI acceptor trigger functions act as a standard interface to sense (accept) TTL and ECL triggers, as well as to send acknowledgments back to the sourcing device. These functions can sense any of the VXI-defined trigger protocols on the local embedded controller or external extended controller(s). Use the `EnableTrigSense` function to prepare for the sensing of any of the trigger protocols. If the protocol requires an acknowledgment, you should call the `AcknowledgeTrig` function when appropriate. A default handler, `DefaultTrigHandler`, is installed for each one of the trigger lines when `InitVXIlibrary` is called. In addition, you can use the `WaitForTrig` function if your application does not need to install interrupt handlers.

EnableTrigSense (controller, line, prot)

`EnableTrigSense` configures and sensitizes the triggering hardware to generate interrupts when the specified VXI-defined trigger protocol is sensed on the specified trigger line. When `EnableTrigSense` has configured and enabled the triggering hardware to generate interrupts, sensing the specified trigger protocol generates a local CPU interrupt. The trigger handler installed is automatically called when a trigger interrupt occurs. If the trigger protocol requires an acknowledgment (either ASYNC or SEMI-SYNC), you should call `AcknowledgeTrig` when it is appropriate to acknowledge the interrupt. `AcknowledgeTrig` will acknowledge the trigger protocol accordingly. A default handler, `DefaultTrigHandler`, is automatically installed when the `InitVXIlibrary` function is called.

DisableTrigSense (controller, line)

`DisableTrigSense` unconfigures and desensitizes the triggering hardware that was enabled by the `EnableTrigSense` function to generate interrupts when any VXI-defined trigger protocol is sensed on the specified trigger line.

DefaultTrigHandler (controller, line, type)

`DefaultTrigHandler` is the sample handler for the receiving acknowledges and sensing triggers, and is automatically installed after a call to `InitVXIlibrary`. After a call to `EnableTrigSense` for a particular VXI trigger line protocol, the trigger handler for a specific trigger line is called when the sourcing device senses the sourced trigger. If the configured VXI trigger protocol requires an acknowledgment (either ASYNC or SEMI-SYNC), you must call the `AcknowledgeTrig` function to perform the acknowledgment. `DefaultTrigHandler` calls the `AcknowledgeTrig` function if the `type` parameter specifies that an acknowledge interrupt occurred. Otherwise, `DefaultTrigHandler` performs no operations.

DefaultTrigHandler2 (controller, line, type)

`DefaultTrigHandler2` is a sample handler for receiving trigger interrupt sources similar to `DefaultTrigHandler`. `DefaultTrigHandler2` performs no operations. The application must perform any required acknowledgments.

AcknowledgeTrig (controller, line)

`AcknowledgeTrig` performs the required trigger acknowledgments for the ASYNC or SEMI-SYNC VXI-defined protocol, as configured via the `EnableTrigSense` function. After a call to `EnableTrigSense` for a particular VXI trigger line protocol, the trigger handler for a specific trigger line is called when the sourcing device senses the sourced trigger. If the configured VXI trigger protocol requires an acknowledgment (either ASYNC or SEMI-SYNC), you must call the `AcknowledgeTrig` function to perform the acknowledgment. A default handler, `DefaultTrigHandler`, is automatically installed when the `InitVXIlibrary` function is called for every applicable trigger line.

WaitForTrig (controller, line, timeout)

You can use the `WaitForTrig` function to suspend operation until it receives a trigger configured by the `EnableTrigSense` function. After a call to `EnableTrigSense` for a particular VXI trigger line protocol, the trigger handler for a specific trigger line is called when the sourcing device senses the sourced trigger. You can use `WaitForTrig` as an alternate method for receiving sensed triggers by having the caller wait until the trigger occurs instead of installing an interrupt handler. The current trigger interrupt handler is invoked regardless of whether a `WaitForTrig` call is pending. If the configured VXI trigger protocol requires an acknowledgment (either ASYNC or SEMI-SYNC), you can call the `AcknowledgeTrig` to perform the acknowledgment.

Map Trigger Functions

You can use the NI-VXI map trigger functions as configuration tools for multiframe and local support for VXI triggers. You can configure the triggering hardware to route specified source trigger locations to destination trigger locations by using the `MapTrigToTrig` and `UnMapTrigToTrig` functions. The possible values for source or destination locations are the TTL trigger lines, ECL trigger lines, Star X lines, Star Y lines, or miscellaneous external sources. Miscellaneous external sources include front panel trigger ins, front panel trigger outs, local clocks, and crosspoint switch locations. The external source locations are dependent on the particular hardware platforms capabilities. In this way, you can use `MapTrigToTrig` as a simple map from an external source to a trigger line, or as a complex crosspoint switch configurator (depending on the hardware capabilities of the specified device).

MapTrigToTrig (controller, srcTrig, destTrig, mapmode)

`MapTrigToTrig` configures triggering hardware to route specified source trigger locations to destination trigger locations with some possible signal conditioning. The possible values for source or destination locations are the TTL trigger lines, ECL trigger lines, Star X lines, Star Y lines, or miscellaneous external sources. Miscellaneous external sources include front panel trigger ins, front panel trigger outs, local clocks, and crosspoint switch locations. The `mapmode` parameter specifies how the line is to be routed to the destination. You can manipulate the line in various ways, including inverting it, synchronizing it with the CLK10, or stretching it to a minimum time. In this way, you can use `MapTrigToTrig` as a simple map from an external source to a trigger line, or as a complex crosspoint switch configurator (depending on the hardware capabilities of the applicable device).

UnMapTrigToTrig (controller, srcTrig, destTrig)

`UnMapTrigToTrig` unconfigures triggering hardware that was configured by the `MapTrigToTrig` function to route specified source trigger locations to destination trigger locations.

Trigger Configuration Functions

You can use the NI-VXI trigger configuration functions to configure not only the general settings of the trigger inputs and outputs, but also the TIC counter and tick timers.

TrigAssertConfig (controller, line, configmode)

`TrigAssertConfig` configures the local triggering generation method for the TTL/ECL triggers. You can decide on an individual basis whether to synchronize the triggers to CLK10. You can globally select on all the trigger lines whether to synchronize to the rising or falling edge of CLK10. In addition, you can specify the trigger line to partake in automatic external SEMI-SYNC acknowledgment. In this mode, when a trigger is sensed on the line, the line is asserted until an external (GPIO) trigger line mapped to the corresponding trigger line is pulsed. You can also use `AcknowledgeTrig` to manually acknowledge a pending SEMI-SYNC trigger configured in this fashion.

TrigExtConfig (controller, extline, configmode)

`TrigExtConfig` configures the way the external trigger sources (General Purpose Inputs and Outputs, or *GPIOs*) are configured. The TIC chip has ten GPIO lines. GPIO 0 is connected to the front panel In connector. GPIO 1 is connected to the front panel Out connector. GPIO 2 is connected to a direct ECL bypass from the front panel. GPIO 3 is fed back in as the EXTCLK signal used for signal conditioning modes with `MapTrigToTrig`. The six remaining GPIOs are dependent upon the hardware platform. Consult the documentation for your specific platform for further information. Regardless of the sources connected to the GPIOs, `TrigExtConfig` configures several aspects of the connection. You can disconnect and feed back the connection for use as a crosspoint switch. You can also choose whether to invert the external input. In addition, you can configure the GPIO to be asserted high or low

continuously. In this configuration, no input mapping is possible (that is, you cannot map any trigger lines to the GPIO).

TrigCntrConfig (controller, configmode, source, count)

`TrigCntrConfig` configures the TIC chip's 16-bit counter. You can use this function to initialize, reload, or disable the current counter settings. If the counter is initialized, you must call either `EnableTrigSense` or `SrcTrig` to actually start the counter. You can use any trigger line, `CLK10`, or `EXTCLK` as the source of the counter. The count range is 1 to 65535. You can use the counter to source multiple synchronous or multiple semi-synchronous triggers to one or more trigger lines. You can also use it to accept multiple synchronous or multiple semi-synchronous triggers from one trigger line. The counter has two outputs: `TCNTR` and `GCNTR`. The `TCNTR` signal pulses for 100 nsec every time a source pulse occurs. You can use `MapTrigToTrig` to map the `TCNTR` signal to one or more trigger lines. The `GCNTR` signal stays unasserted until the counter goes from 1 to 0. It then becomes asserted until the counter is disabled. You can use the `MapTrigToTrig` function to directly map the `GCNTR` signal to one or more GPIO lines.

TrigTickConfig (controller, configmode, source, tcount1, tcount2)

`TrigTickConfig` configures the TIC chip's dual 5-bit tick timers. This function can initialize with auto reload, initialize with manual reload, do a manual reload, or disable the current tick timer settings. If the tick timer is initialized, you must call either `EnableTrigSense` or `SrcTrig` to start the tick timer. You can use any GPIO line, `CLK10`, or `EXTCLK` as the source of the tick timer. Both tick timers—`TICK1` and `TICK2`—count independently from the same internal counter. The range for each tick timer is specified as a power of two from 0 to 31. If you did not select auto reload, the timer stops when `TICK1` has counted to 0. You can use `MapTrigToTrig` to map the `TICK1` output signal to one or more trigger lines, or to map the `TICK2` output signal to one or more trigger lines or GPIO lines. Both `TICK1` and `TICK2` outputs are square wave outputs. The signal is asserted for the duration of the corresponding tick count and then unasserted for the duration of the count.

Function Descriptions

The following paragraphs describe the VXI trigger functions and default handlers. The descriptions are explained at the BASIC syntax level and are listed in alphabetical order.

AcknowledgeTrig

Note: *This function call may not exist on some platforms that do not have the TIC chip. If this is the case, you can achieve the same functionality by using the name `AcknowledgeTTLtrig` or `AcknowledgeECLtrig` with the same parameters as described below.*

Syntax: `ret% = AcknowledgeTrig% (controller%, line%)`

Action: Acknowledges the specified TTL/ECL or external (GPIO) trigger on the specified controller. The TTL/ECL trigger interrupt handler is called after an TTL/ECL trigger is sensed. If the sensed protocol requires an acknowledge (ASYN or SEMI-SYN protocols), the application should call `AcknowledgeTrig` after performing any device-dependent operations. If you configured a trigger line using the `TrigAssertConfig` function to participate in external (GPIO) SEMI-SYN acknowledging, you can use `AcknowledgeTrig` to manually acknowledge a pending external SEMI-SYN trigger.

Remarks: Input parameters:

<code>controller</code>	<code>integer</code>	Controller on which to acknowledge trigger interrupt
<code>line</code>	<code>integer</code>	TTL, ECL, or external trigger line to acknowledge
	<u>Value</u>	<u>Trigger Line</u>
	0 to 7	TTL trigger lines 0 to 7
	8 to 13	ECL trigger lines 0 to 5
	40 to 49	External source/destination (GPIO 0 to 9)

Output parameters:

`none`

Return value:

<code>ret</code>	<code>integer</code>	Return Status
		1 = Successful, protocol has no need to acknowledge
		0 = Successful
		-1 = Unsupportable function (no hardware support)
		-2 = Invalid controller
		-3 = Invalid line
		-4 = line not supported
		-12 = line not configured for sensing
		-17 = No trigger sensed
		-18 = line not configured for external SEMI-SYN

Example: `' Acknowledge the ECL trigger interrupt for line 2 on the local
' CPU (or the first extended controller).`

```
controller% = -1
line% = 10
ret% = AcknowledgeTrig% (controller%, line%)
```

DisableTrigSense

Note: *This function call may not exist on some platforms that do not have the TIC chip. If this is the case, you can achieve the same functionality by using the name `DisableTTLsense` or `DisableECLsense` with the same parameters as described below.*

Syntax: `ret% = DisableTrigSense% (controller%, line%)`

Action: Disables the sensing of the specified TTL/ECL trigger line, counter, or tick timer that was enabled by `EnableTrigSense`.

Remarks: Input parameters:

<code>controller</code>	integer	Controller on which to disable sensing
<code>line</code>	integer	Trigger line to disable sensing
	<u>Value</u>	<u>Trigger Line</u>
	0 to 7	TTL trigger lines 0 to 7
	8 to 13	ECL trigger lines 0 to 5
	50	TIC counter
	60	TIC tick timers

Output parameters:

`none`

Return value:

<code>ret</code>	integer	Return Status
		0 = Successful
		-1 = Unsupportable function (no hardware support)
		-2 = Invalid controller
		-3 = Invalid line
		-4 = line not supported
		-12 = line not configured for sensing

Example: `' Disable sensing of ECL line 2 on the local CPU (or the first
' extended controller).`

```
controller% = -1
line% = 10
ret% = DisableTrigSense% (controller%, line%)
```

EnableTrigSense

Note: *This function call may not exist on some platforms that do not have the TIC chip. If this is the case, you can achieve the same functionality by using the name `EnableTTLsense` or `EnableECLsense` with the same parameters as described below.*

Syntax: `ret% = EnableTrigSense% (controller%, line%, prot%)`

Action: Enables the sensing of the specified TTL/ECL trigger line or starts up the counter or tick timer for the specified protocol. When the protocol is sensed, the corresponding trigger interrupt handler is invoked. In order to start up the counter or tick timers, you must first call either the `TrigCntrConfig` or the `TrigTickConfig` function, respectively.

Remarks: Input parameters:

<code>controller</code>	integer	Controller on which to enable sensing										
<code>line</code>	integer	Trigger line to enable sensing										
		<table> <thead> <tr> <th>Value</th> <th>Trigger Line</th> </tr> </thead> <tbody> <tr> <td>0 to 7</td> <td>TTL trigger lines 0 to 7</td> </tr> <tr> <td>8 to 13</td> <td>ECL trigger lines 0 to 5</td> </tr> <tr> <td>50</td> <td>TIC counter</td> </tr> <tr> <td>60</td> <td>TIC tick timers</td> </tr> </tbody> </table>	Value	Trigger Line	0 to 7	TTL trigger lines 0 to 7	8 to 13	ECL trigger lines 0 to 5	50	TIC counter	60	TIC tick timers
Value	Trigger Line											
0 to 7	TTL trigger lines 0 to 7											
8 to 13	ECL trigger lines 0 to 5											
50	TIC counter											
60	TIC tick timers											
<code>prot</code>	integer	Protocol to use										
		<ul style="list-style-type: none"> 0 = ON 1 = OFF 2 = START 3 = STOP 4 = SYNC 5 = SEMI-SYNC 6 = ASYNC 										

Output parameters:

none

Return value:

<code>ret</code>	integer	Return Status
		<ul style="list-style-type: none"> 0 = Successful -1 = Unsupportable function (no hardware support) -2 = Invalid controller -3 = Invalid line or <code>prot</code> -4 = line not supported -5 = <code>prot</code> not supported -7 = line already in use -12 = line not configured for use in sensing -15 = Previous operation incomplete

Example: `' Enable sensing of ECL line 2 on the local CPU (or the first extended controller) for SEMI-SYNC protocol.`

```
controller% = -1
line% = 10
prot% = 5
ret% = EnableTrigSense% (controller%, line%, prot%)
```

MapTrigToTrig

Syntax: `ret% = MapTrigToTrig% (controller%, srcTrig%, destTrig%, mapmode%)`

Action: Maps the specified TTL, ECL, Star X, Star Y, external connection (GPIO), or miscellaneous signal line to another. The actual support present is completely hardware dependent and is reflected in the error status and in hardware-specific documentation.

Remarks: Input parameters:

<code>controller</code>	integer	Controller on which to map signal lines																														
<code>srcTrig</code>	integer	Source line to map to destination																														
<code>destTrig</code>	integer	Destination line to map from source																														
		<table> <thead> <tr> <th><u>Value</u></th> <th><u>Source or Destination Line</u></th> </tr> </thead> <tbody> <tr> <td>0 to 7</td> <td>TTL trigger lines 0 to 7</td> </tr> <tr> <td>8 to 13</td> <td>ECL trigger lines 0 to 5</td> </tr> <tr> <td>14 to 26</td> <td>Star X lines 0 to 12 *</td> </tr> <tr> <td>27 to 39</td> <td>Star Y lines 0 to 12 *</td> </tr> <tr> <td>40 to 49</td> <td>External source/destination (GPIO 0 to 9)</td> </tr> <tr> <td>40</td> <td>Front panel In (connector 1)</td> </tr> <tr> <td>41</td> <td>Front panel Out (connector 2)</td> </tr> <tr> <td>42</td> <td>ECL bypass from front panel</td> </tr> <tr> <td>43</td> <td>Connection to EXTCLK input pin</td> </tr> <tr> <td>44 to 49</td> <td>Hardware-dependent GPIOs 4 to 9</td> </tr> <tr> <td>50</td> <td>TIC counter pulse output (TCNTR)</td> </tr> <tr> <td>51</td> <td>TIC counter finished output (GCNTR)</td> </tr> <tr> <td>60</td> <td>TIC TICK1 tick timer output</td> </tr> <tr> <td>61</td> <td>TIC TICK2 tick timer output</td> </tr> </tbody> </table>	<u>Value</u>	<u>Source or Destination Line</u>	0 to 7	TTL trigger lines 0 to 7	8 to 13	ECL trigger lines 0 to 5	14 to 26	Star X lines 0 to 12 *	27 to 39	Star Y lines 0 to 12 *	40 to 49	External source/destination (GPIO 0 to 9)	40	Front panel In (connector 1)	41	Front panel Out (connector 2)	42	ECL bypass from front panel	43	Connection to EXTCLK input pin	44 to 49	Hardware-dependent GPIOs 4 to 9	50	TIC counter pulse output (TCNTR)	51	TIC counter finished output (GCNTR)	60	TIC TICK1 tick timer output	61	TIC TICK2 tick timer output
<u>Value</u>	<u>Source or Destination Line</u>																															
0 to 7	TTL trigger lines 0 to 7																															
8 to 13	ECL trigger lines 0 to 5																															
14 to 26	Star X lines 0 to 12 *																															
27 to 39	Star Y lines 0 to 12 *																															
40 to 49	External source/destination (GPIO 0 to 9)																															
40	Front panel In (connector 1)																															
41	Front panel Out (connector 2)																															
42	ECL bypass from front panel																															
43	Connection to EXTCLK input pin																															
44 to 49	Hardware-dependent GPIOs 4 to 9																															
50	TIC counter pulse output (TCNTR)																															
51	TIC counter finished output (GCNTR)																															
60	TIC TICK1 tick timer output																															
61	TIC TICK2 tick timer output																															
<code>mapmode</code>	integer	Signal conditioning mode (0 = no conditioning)																														
		<table> <thead> <tr> <th><u>Bit</u></th> <th><u>Conditioning Effect</u></th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Synchronize with next CLK edge</td> </tr> <tr> <td>1</td> <td>Invert signal polarity</td> </tr> <tr> <td>2</td> <td>Pulse stretch to one CLK minimum</td> </tr> <tr> <td>3</td> <td>Use EXTCLK (not CLK10) for conditioning</td> </tr> </tbody> </table>	<u>Bit</u>	<u>Conditioning Effect</u>	0	Synchronize with next CLK edge	1	Invert signal polarity	2	Pulse stretch to one CLK minimum	3	Use EXTCLK (not CLK10) for conditioning																				
<u>Bit</u>	<u>Conditioning Effect</u>																															
0	Synchronize with next CLK edge																															
1	Invert signal polarity																															
2	Pulse stretch to one CLK minimum																															
3	Use EXTCLK (not CLK10) for conditioning																															

All other values are reserved for future expansion.

Output parameters:

`none`

Return value:

<code>ret</code>	integer	Return Status
		<ul style="list-style-type: none"> 0 = Successful -1 = Unsupported function, no mapping capability -2 = Invalid <code>controller</code> -8 = Unsupported <code>srcTrig</code> -9 = Unsupported <code>destTrig</code> -10 = Unsupported <code>mapmode</code> -11 = Already mapped, must use <code>UnMapTrigToTrig</code>

***Note:** *Star X and Star Y are not currently supported lines.*

Example: ' Map TTL line 4 on the local CPU (or first extended controller)
 ' to go out of the front panel with no signal conditioning.

```
controller% = -1  ' Local CPU
srcTrig% = 4     ' TTL line 4.
destTrig% = 41   ' Front panel out connector.
mapmode% = 0     ' No conditioning.
ret% = MapTrigToTrig% (controller%, srcTrig%, destTrig%, mapmode%)
```

SrcTrig

Note: *This function call may not exist on some platforms that do not have the TIC chip. If this is the case, you can achieve the same functionality by using the name SrcTTLtrig or SrcECLtrig with the same parameters as described below.*

Syntax: `ret% = SrcTrig% (controller%, line%, prot%, timeout&)`

Action: Sources the specified protocol on the specified TTL, ECL, or external trigger line on the specified controller.

Remarks: Input parameters:

controller	integer	Controller on which to source trigger line												
line	integer	Trigger line to source												
		<table> <thead> <tr> <th>Value</th> <th>Trigger Line</th> </tr> </thead> <tbody> <tr> <td>0 to 7</td> <td>TTL trigger lines 0 to 7</td> </tr> <tr> <td>8 to 13</td> <td>ECL trigger lines 0 to 5</td> </tr> <tr> <td>40 to 49</td> <td>External source/destination (GPIO 0 to 9) *</td> </tr> <tr> <td>50</td> <td>TIC counter **</td> </tr> <tr> <td>60</td> <td>TIC tick timers **</td> </tr> </tbody> </table>	Value	Trigger Line	0 to 7	TTL trigger lines 0 to 7	8 to 13	ECL trigger lines 0 to 5	40 to 49	External source/destination (GPIO 0 to 9) *	50	TIC counter **	60	TIC tick timers **
Value	Trigger Line													
0 to 7	TTL trigger lines 0 to 7													
8 to 13	ECL trigger lines 0 to 5													
40 to 49	External source/destination (GPIO 0 to 9) *													
50	TIC counter **													
60	TIC tick timers **													
prot	integer	Protocol to use												
		0 = ON 1 = OFF 2 = START 3 = STOP 4 = SYNC 5 = SEMI-SYNC 6 = ASYNC 7 = SEMI-SYNC and wait for acknowledge 8 = ASYNC and wait for acknowledge ffffh = Abort previous acknowledge pending (5 and 6)												
timeout	long	Timeout value in milliseconds												

Output parameters:

none

Return value:

ret	integer	Return Status
		0 = Successful -1 = Unsupportable function (no hardware support) -2 = Invalid controller -3 = Invalid line or prot -4 = line not supported -5 = prot not supported -6 = Timeout occurred waiting for acknowledge -7 = line already in use -12 = line not configured for use in sourcing -15 = Previous operation incomplete -16 = Previous acknowledge still pending

* Supports ON, OFF, START, STOP, and SYNC protocols only

** Supports SYNC and SEMI-SYNC protocols only

Example: ' Source ECL line 2 on the local CPU (or the first extended
 ' controller) for SEMI-SYNC protocol.

```
controller% = -1  
line% = 10  
prot% = 5  
timeout& = 0&  
ret% = SrcTrig% (controller%, line%, prot%, timeout&)
```

TrigAssertConfig

Syntax: `ret% = TrigAssertConfig% (controller%, line%, configmode%)`

Action: Configures the specified TTL/ECL trigger line assertion method. You can (re-)synchronize TTL/ECL triggers to CLK10 on a per-line basis. You can globally select on all TTL/ECL trigger lines whether to synchronize to the rising or falling edge of CLK10. In addition, you can specify a trigger line to partake in SEMI-SYNC accepting with external acknowledge.

Remarks: Input parameters:

<code>controller</code>	<code>integer</code>	Controller on which to configure assertion mode										
<code>line</code>	<code>integer</code>	Trigger line to configure										
		<table> <thead> <tr> <th><u>Value</u></th> <th><u>Trigger Line</u></th> </tr> </thead> <tbody> <tr> <td>0 to 7</td> <td>TTL trigger lines 0 to 7</td> </tr> <tr> <td>8 to 13</td> <td>ECL trigger lines 0 to 5</td> </tr> <tr> <td>ffffh</td> <td>General assertion configuration (all lines)</td> </tr> </tbody> </table>	<u>Value</u>	<u>Trigger Line</u>	0 to 7	TTL trigger lines 0 to 7	8 to 13	ECL trigger lines 0 to 5	ffffh	General assertion configuration (all lines)		
<u>Value</u>	<u>Trigger Line</u>											
0 to 7	TTL trigger lines 0 to 7											
8 to 13	ECL trigger lines 0 to 5											
ffffh	General assertion configuration (all lines)											
<code>configmode</code>	<code>integer</code>	Configuration mode										
		<table> <thead> <tr> <th><u>Bit</u></th> <th><u>Specific Line Configuration Modes</u></th> </tr> </thead> <tbody> <tr> <td>0</td> <td>1 = Synchronize falling edge of CLK10 0 = Synchronize rising edge of CLK10</td> </tr> </tbody> </table> <table> <thead> <tr> <th><u>Bit</u></th> <th><u>General Configuration Modes</u></th> </tr> </thead> <tbody> <tr> <td>1</td> <td>1 = Pass trigger through asynchronously 0 = Synchronize with next CLK10 edge</td> </tr> <tr> <td>2</td> <td>1 = Participate in SEMI-SYNC with external trigger acknowledge protocol 0 = Do not participate</td> </tr> </tbody> </table>	<u>Bit</u>	<u>Specific Line Configuration Modes</u>	0	1 = Synchronize falling edge of CLK10 0 = Synchronize rising edge of CLK10	<u>Bit</u>	<u>General Configuration Modes</u>	1	1 = Pass trigger through asynchronously 0 = Synchronize with next CLK10 edge	2	1 = Participate in SEMI-SYNC with external trigger acknowledge protocol 0 = Do not participate
<u>Bit</u>	<u>Specific Line Configuration Modes</u>											
0	1 = Synchronize falling edge of CLK10 0 = Synchronize rising edge of CLK10											
<u>Bit</u>	<u>General Configuration Modes</u>											
1	1 = Pass trigger through asynchronously 0 = Synchronize with next CLK10 edge											
2	1 = Participate in SEMI-SYNC with external trigger acknowledge protocol 0 = Do not participate											

All other values are reserved for future expansion.

Output parameters:

`none`

Return value:

<code>ret</code>	<code>integer</code>	Return Status
		<ul style="list-style-type: none"> 0 = Successful -1 = Unsupportable function (no hardware support) -2 = Invalid controller -3 = Invalid line -4 = line not supported -10 = Invalid configuration mode

Example 1: `' Configure all TTL/ECL trigger lines generally to synchronize to
' the falling edge of CLK10 (as opposed to the rising edge).`

```
controller% = -1
line% = -1
configmode% = 1
ret% = TrigAssertConfig% (controller%, line%, configmode%)
```

Example 2: ' Configure TTL trigger line 4 to synchronize to CLK10 for any
' assertion method and do not participate in SEMI-SYNC.

```
controller% = -1  
line% = 4  
configmode% = 0  
ret% = TrigAssertConfig% (controller%, line%, configmode%)
```

TrigCntrConfig

Syntax: `ret% = TrigCntrConfig% (controller%, configmode%, source%, count%)`

Action: Configures TIC chip internal 16-bit counter. Call `SrcTrig` or `EnableTrigSense` to actually start the counter. The input can be any trigger line, CLK10, or the EXTCLK connection. The counter has two outputs: TCNTR (one 100 nsec pulse per input edge) and GCNTR (unasserted until count goes from 1 to 0, then asserted until counter reloaded or reset). You can use `MapTrigToTrig` to map TCNTR to any number of the TTL or ECL trigger lines, and to map GCNTR to any number of the external (GPIO) lines.

Remarks: Input parameters:

<code>controller</code>	integer	Controller on which to configure the TIC counter										
<code>configmode</code>	integer	Configuration mode										
		<table> <thead> <tr> <th><u>Value</u></th> <th><u>Configuration Mode</u></th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Initialize the counter</td> </tr> <tr> <td>2</td> <td>Reload the counter leaving enabled</td> </tr> <tr> <td>3</td> <td>Disable/abort any count in progress</td> </tr> </tbody> </table>	<u>Value</u>	<u>Configuration Mode</u>	0	Initialize the counter	2	Reload the counter leaving enabled	3	Disable/abort any count in progress		
<u>Value</u>	<u>Configuration Mode</u>											
0	Initialize the counter											
2	Reload the counter leaving enabled											
3	Disable/abort any count in progress											
<code>source</code>	integer	Trigger line to configure as input to counter										
		<table> <thead> <tr> <th><u>Value</u></th> <th><u>Trigger Line</u></th> </tr> </thead> <tbody> <tr> <td>0 to 7</td> <td>TTL trigger lines 0 to 7</td> </tr> <tr> <td>8 to 13</td> <td>ECL trigger lines 0 to 5</td> </tr> <tr> <td>70</td> <td>CLK10</td> </tr> <tr> <td>71</td> <td>EXTCLK connection</td> </tr> </tbody> </table>	<u>Value</u>	<u>Trigger Line</u>	0 to 7	TTL trigger lines 0 to 7	8 to 13	ECL trigger lines 0 to 5	70	CLK10	71	EXTCLK connection
<u>Value</u>	<u>Trigger Line</u>											
0 to 7	TTL trigger lines 0 to 7											
8 to 13	ECL trigger lines 0 to 5											
70	CLK10											
71	EXTCLK connection											
<code>count</code>	integer	Number of input pulses to count before terminating										

Output parameters:

`none`

Return value:

<code>ret</code>	integer	Return Status
		<ul style="list-style-type: none"> 0 = Successful -1 = Unsupportable function (no hardware support) -2 = Invalid controller -3 = Invalid source line -10 = Invalid configmode -12 = Counter not initialized -15 = Previous count incomplete

Example:

```
' Configure the counter to count 25 assertions on TTL trigger line
' 5 (the prot parameter in EnableTrigSense determines whether the
' counter accepts SYNC or SEMI-SYNC assertions).
```

```
controller% = -1
configmode% = 0          ' Initialize the counter
source% = 5
count% = 25
ret% = TrigCntrConfig% (controller%, configmode%, source%, count%)
```

TrigExtConfig

Syntax: `ret% = TrigExtConfig% (controller%, extline%, configmode%)`

Action: Configures the external trigger (GPIO) lines. You can feed back the external trigger lines for use in the crosspoint switch output. You can assert the external trigger lines high or low or leave them unconfigured (tristated) for use as a crosspoint switch input. If you do not feed the external input back, you can invert it before mapping it to a trigger line.

Remarks: Input parameters:

<code>controller</code>	<code>integer</code>	Controller on which to configure the external connection														
<code>extline</code>	<code>integer</code>	Trigger line to configure														
		<table> <thead> <tr> <th><u>Value</u></th> <th><u>Trigger Line</u></th> </tr> </thead> <tbody> <tr> <td>40 to 49</td> <td>External source/destination (GPIO 0 to 9)</td> </tr> <tr> <td>40</td> <td>Front panel In (connector 1)</td> </tr> <tr> <td>41</td> <td>Front panel Out (connector 2)</td> </tr> <tr> <td>42</td> <td>ECL bypass from front panel</td> </tr> <tr> <td>43</td> <td>EXTCLK</td> </tr> <tr> <td>44 to 49</td> <td>Hardware-dependent GPIOs 4 to 9</td> </tr> </tbody> </table>	<u>Value</u>	<u>Trigger Line</u>	40 to 49	External source/destination (GPIO 0 to 9)	40	Front panel In (connector 1)	41	Front panel Out (connector 2)	42	ECL bypass from front panel	43	EXTCLK	44 to 49	Hardware-dependent GPIOs 4 to 9
<u>Value</u>	<u>Trigger Line</u>															
40 to 49	External source/destination (GPIO 0 to 9)															
40	Front panel In (connector 1)															
41	Front panel Out (connector 2)															
42	ECL bypass from front panel															
43	EXTCLK															
44 to 49	Hardware-dependent GPIOs 4 to 9															
<code>configmode</code>	<code>integer</code>	Configuration mode														
		<table> <thead> <tr> <th><u>Bit</u></th> <th><u>Configuration Modes</u></th> </tr> </thead> <tbody> <tr> <td>0</td> <td>1 = Feed back any line mapped as input into the crosspoint switch 0 = Drive input to external (GPIO) pin</td> </tr> <tr> <td>1</td> <td>1 = Assert input (regardless of feedback) 0 = Leave input unconfigured</td> </tr> <tr> <td>2</td> <td>1 = If assertion selected, assert low 0 = If assertion selected, assert high</td> </tr> <tr> <td>3</td> <td>1 = Invert external input (not fed back) 0 = Pass external input unchanged</td> </tr> </tbody> </table>	<u>Bit</u>	<u>Configuration Modes</u>	0	1 = Feed back any line mapped as input into the crosspoint switch 0 = Drive input to external (GPIO) pin	1	1 = Assert input (regardless of feedback) 0 = Leave input unconfigured	2	1 = If assertion selected, assert low 0 = If assertion selected, assert high	3	1 = Invert external input (not fed back) 0 = Pass external input unchanged				
<u>Bit</u>	<u>Configuration Modes</u>															
0	1 = Feed back any line mapped as input into the crosspoint switch 0 = Drive input to external (GPIO) pin															
1	1 = Assert input (regardless of feedback) 0 = Leave input unconfigured															
2	1 = If assertion selected, assert low 0 = If assertion selected, assert high															
3	1 = Invert external input (not fed back) 0 = Pass external input unchanged															

All other values are reserved for future expansion.

Output parameters:

`none`

Return value:

<code>ret</code>	<code>integer</code>	Return Status
		<ul style="list-style-type: none"> 0 = Successful -1 = Unsupportable function (no hardware support) -2 = Invalid controller -3 = Invalid extline -10 = Invalid configuration mode

Example 1: `' Configure external line 41 (front panel Out) to not be fed back
' and left tristated for use as a mapped output via MapTrigToTrig.`

```
controller% = -1
extline% = 41
configmode% = 0
ret% = TrigExtConfig% (controller%, extline%, configmode%)
```

Example 2: ' Configure external line 40 (front panel In) to not be fed back
' and left tristated for use as a mapped input via MapTrigToTrig.
' Invert the front panel In signal.

```
controller% = -1  
extline% = 40  
configmode% = 8  
ret% = TrigExtConfig% (controller%, extline%, configmode%)
```

Example 3: ' Configure external line 48 (GPIO 8) to be fed back for use as a
' crosspoint switch input and output via MapTrigToTrig.

```
controller% = -1  
extline% = 48  
configmode% = 8  
ret% = TrigExtConfig% (controller%, extline%, configmode%)
```

Example 1: ' Configure the tick timers to interrupt every 6.55 milliseconds
' by dividing down CLK10 as an input. Call EnableTrigSense to
' start the tick timers and enable interrupts.

```
controller% = -1
configmode% = 0      ' Initialize with rollover
source% = 70         ' CLK10
tcount1% = 16        ' Divide down by 65536 (2^16)
tcount2% = 0         ' Does not matter
ret% = TrigTickConfig% (controller%, configmode%, source%,
                       tcount1%, tcount2%)
```

Example 2: ' Configure the tick timers to output a continuous 9.765-kHz
' square wave on TICK1 output and a 1.25 MHz clock on TICK2 output
' by dividing down CLK10 as an input. Call SrcTrig to start the
' tick timers.

```
controller% = -1
configmode% = 0      ' Initialize with rollover
source% = 70         ' CLK10
tcount1% = 10        ' Divide down by 1024 (2^10)
tcount2% = 3         ' Divide down by 8
ret% = TrigTickConfig% (controller%, configmode%, source%,
                       tcount1%, tcount2%)
```

UnMapTrigToTrig

Syntax: `ret% = UnMapTrigToTrig% (controller%, srcTrig%, destTrig%)`

Action: Unmaps the specified TTL, ECL, Star X, Star Y, external connection (GPIO), or miscellaneous signal line that was mapped to another line using the `MapTrigToTrig` function.

Remarks: Input parameters:

<code>controller</code>	integer	Controller on which to unmap signal lines
<code>srcTrig</code>	integer	Source line to unmap from destination
<code>destTrig</code>	integer	Destination line mapped from source
	<u>Value</u>	<u>Source or Destination</u>
	0 to 7	TTL trigger lines 0 to 7
	8 to 13	ECL trigger lines 0 to 5
	14 to 26	Star X lines 0 to 12 *
	27 to 39	Star Y lines 0 to 12 *
	40 to 49	External source/destination (GPIO 0 to 9)
	40	Front panel In (connector 1)
	41	Front panel Out (connector 2)
	42	ECL bypass from front panel
	43	Connection to EXTCLK input pin
	44 to 49	Hardware-dependent GPIOs 4 to 9
	50	TIC counter pulse output (TCNTR)
	51	TIC counter finished output (GCNTR)
	60	TIC TICK1 tick timer output
	61	TIC TICK2 tick timer output

Output parameters:

none

Return value:

<code>ret</code>	integer	Return Status
		0 = Successful
		-1 = Unsupported function, no mapping capability
		-2 = Invalid controller
		-12 = Not previously mapped

Example: ' Unmap route of TTL line 4 on the local CPU (or first extended
' controller) to go out of the front panel as mapped by
' `MapTrigToTrig`.

```
controller% = -1      ' Local CPU
srcTrig% = 4         ' TTL line 4
destTrig% = 49      ' Front panel out connector
ret% = UnMapTrigToTrig% (controller%, srcTrig%, destTrig%)
```

***Note:** *Star X and Star Y are not currently supported lines.*

WaitForTrig

Note: *This function call may not exist on some platforms that do not have the TIC chip. If this is the case, you can achieve the same functionality by using the name `WaitForTTLtrig` or `WaitForECLtrig` with the same parameters as described below.*

Syntax: `ret% = WaitForTrig% (controller%, line%, timeout&)`

Action: Waits for the specified trigger line to be sensed on the specified controller for the specified time. `EnableTrigSense` must be called to sensitize the hardware to the particular trigger protocol to be sensed.

Remarks: Input parameters:

<code>controller</code>	integer	Controller on which to wait for trigger
<code>line</code>	integer	Trigger line to wait on
		<u>Value</u> <u>Trigger Line</u>
		0 to 7 TTL trigger lines 0 to 7
		8 to 13 ECL trigger lines 0 to 5
		50 TIC counter
		60 TIC TICK1 tick timer
<code>timeout</code>	long	Timeout value in milliseconds

Output parameters:

none

Return value:

<code>ret</code>	integer	Return Status
		0 = Successful
		-1 = Unsupportable function (no hardware support)
		-2 = Invalid controller
		-3 = Invalid line
		-4 = line not supported
		-6 = Timeout occurred
		-12 = line not configured for sensing

Example: `' Wait for ECL line 2 on the local CPU (or the first extended
' controller) to be encountered.`

```
controller% = -1
line% = 10
timeout& = 10000&
ret% = WaitForTrig% (controller%, line%, timeout&)
```

Default Handlers for VXI Trigger Functions

The NI-VXI software provides the following default handlers for the VXI trigger functions. These are sample handlers that `InitVXIlibrary` installs when it initializes the software at the beginning of the application program. Default handlers give you the most common functionality required for a VXI system. They are given in C source code form on your NI-VXI distribution media.

DefaultTrigHandler

Note: *This function call may not exist on some platforms that do not have the TIC chip. If this is the case, you can achieve the same functionality by using the name `DefaultTTLtrigHandler` or `DefaultECLtrigHandler` with the same parameters as described below.*

Syntax: `DefaultTrigHandler (controller%, line%, type%)`

Action: Handles the VXI triggers on specified trigger lines. Calls the `AcknowledgeTrig` function to acknowledge the trigger interrupt if the `type` parameter specifies trigger sensed. Otherwise, the interrupt is ignored.

Remarks: Input parameters:

<code>controller</code>	<code>integer</code>	Controller from which the trigger interrupt is received												
<code>line</code>	<code>integer</code>	Trigger line interrupt received on												
		<table> <thead> <tr> <th><u>Value</u></th> <th><u>Trigger Line</u></th> </tr> </thead> <tbody> <tr> <td>0 to 7</td> <td>TTL trigger lines 0 to 7</td> </tr> <tr> <td>8 to 13</td> <td>ECL trigger lines 0 to 5</td> </tr> <tr> <td>50</td> <td>TIC counter</td> </tr> <tr> <td>60</td> <td>TIC TICK1 tick timer</td> </tr> </tbody> </table>	<u>Value</u>	<u>Trigger Line</u>	0 to 7	TTL trigger lines 0 to 7	8 to 13	ECL trigger lines 0 to 5	50	TIC counter	60	TIC TICK1 tick timer		
<u>Value</u>	<u>Trigger Line</u>													
0 to 7	TTL trigger lines 0 to 7													
8 to 13	ECL trigger lines 0 to 5													
50	TIC counter													
60	TIC TICK1 tick timer													
<code>type</code>	<code>integer</code>	Conditioning Effect												
		<table> <thead> <tr> <th><u>Bit</u></th> <th><u>Conditioning Effect</u></th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0 = Sourced trigger acknowledged 1 = Trigger sensed</td> </tr> <tr> <td>2</td> <td>1 = Assertion edge overrun occurred</td> </tr> <tr> <td>3</td> <td>1 = Unassertion edge overrun occurred</td> </tr> <tr> <td>4</td> <td>1 = Pulse stretch overrun occurred</td> </tr> <tr> <td>15</td> <td>1 = Error summary (2, 3, 4 = 1)</td> </tr> </tbody> </table>	<u>Bit</u>	<u>Conditioning Effect</u>	0	0 = Sourced trigger acknowledged 1 = Trigger sensed	2	1 = Assertion edge overrun occurred	3	1 = Unassertion edge overrun occurred	4	1 = Pulse stretch overrun occurred	15	1 = Error summary (2, 3, 4 = 1)
<u>Bit</u>	<u>Conditioning Effect</u>													
0	0 = Sourced trigger acknowledged 1 = Trigger sensed													
2	1 = Assertion edge overrun occurred													
3	1 = Unassertion edge overrun occurred													
4	1 = Pulse stretch overrun occurred													
15	1 = Error summary (2, 3, 4 = 1)													

Output parameters:

`none`

Return value:

`none`

DefaultTrigHandler2

Syntax: DefaultTrigHandler2 (controller%, line%, type%)

Action: Handles the VXI triggers on specified trigger lines. This trigger interrupt handler performs no operations. Any triggers that require acknowledgments must be acknowledged at the application level.

Remarks: Input parameters:

controller integer Controller from which the trigger interrupt is received

line integer Trigger line interrupt received on

<u>Value</u>	<u>Trigger Line</u>
0 to 7	TTL trigger lines 0 to 7
8 to 13	ECL trigger lines 0 to 5
50	TIC counter
60	TIC TICK1 tick timer

type integer Conditioning Effect

<u>Bit</u>	<u>Conditioning Effect</u>
0	0 = Sourced trigger acknowledged 1 = Trigger sensed
2	1 = Assertion edge overrun occurred
3	1 = Unassertion edge overrun occurred
4	1 = Pulse stretch overrun occurred
15	1 = Error summary (2, 3, 4 = 1)

Output parameters:

none

Return value:

none

Chapter 12

System Interrupt Handler Functions

This chapter describes the BASIC syntax and use of the VXI system interrupt handler functions and default handlers. You can use these functions to handle miscellaneous system conditions that can occur in the VXI environment, such as Sysfail, ACfail, Bus Error, Sysreset, and/or Soft Reset interrupts. The NI-VXI software interface can handle all of these system conditions for the application through the use of interrupt service routines. The NI-VXI software handles all system interrupt handlers in the same manner. Each type of interrupt has its own specified default handler, which is installed when `InitVXIlibrary` initializes the NI-VXI software. All system interrupt handlers are initially disabled (except for Bus Error). It is necessary to call the corresponding enable function for each handler to invoke the default or user-installed handler.

Functional Overview

The following paragraphs describe the system interrupt handler functions and default handlers. The descriptions are grouped by functionality and are presented at a functional level describing the operation of each of the functions.

EnableSysfail (controller)

`EnableSysfail` sensitizes the application to Sysfail interrupts from embedded controller or extended controller(s) Sysfail conditions (dependent on the hardware platform and configuration). The VXIbus specification requires that all VXI Commanders monitor the PASSEd or FAILEd state of their VXI Servants. When a VXIbus device is in the FAILEd state, the failed device clears its PASS bit (in its Status register) and asserts the SYSFAIL* signal on the VXIbus backplane. A Sysfail condition detected on the local CPU generates an interrupt that calls the current Sysfail interrupt handler. The failed Servant device must be forced offline or brought back online in an orderly fashion.

DisableSysfail (controller)

`DisableSysfail` desensitizes the application to Sysfail interrupts from embedded controller or extended controller(s) Sysfail conditions (dependent on the hardware platform). The VXIbus specification requires that all VXI Commanders monitor the PASSEd or FAILEd state of their VXI Servants. When a VXIbus device is in the FAILEd state, the failed device clears its PASS bit (in its Status register) and asserts the SYSFAIL* signal on the VXIbus backplane.

DefaultSysfailHandler (controller)

`DefaultSysfailHandler` is the sample handler for the Sysfail interrupt, and is installed as a default handler when `InitVXIlibrary` initializes the NI-VXI software. The VXIbus specification requires that all VXI Commanders monitor the PASSEd or FAILEd state of their VXI Servants. When a VXIbus device is in the FAILEd state, the failed device clears its PASS bit (in its Status register) and asserts the SYSFAIL* signal on the VXIbus backplane. A Sysfail condition detected on the local CPU generates an interrupt that calls the current Sysfail interrupt handler. The failed Servant device must be forced offline or brought back online in an orderly fashion. `DefaultSysfailHandler` scans the local CPU Servants and if a Servant is detected to have failed, sets the Servant's Sysfail Inhibit bit in its Control register. In addition, it increments the global variable `SysfailRecv&`.

EnableACfail (controller)

`EnableACfail` sensitizes the application to ACfail interrupts from embedded controller or extended controller(s) ACfail conditions (dependent on the hardware platform). The VXIbus specification allows for a minimum amount of time after a power failure condition occurs for the system to remain operational. The detection of the power failure asserts the VXIbus backplane signal ACFAIL*. An ACfail condition detected on the local CPU generates an interrupt that calls the current ACfail interrupt handler. Your application can take any appropriate action within the allotted time period before complete power failure.

DisableACfail (controller)

`DisableACfail` desensitizes the application to ACfail interrupts from embedded controller or extended controller(s) ACfail conditions (dependent on the hardware platform). The VXIbus specification allows for a minimum amount of time after a power failure condition occurs for the system to remain operational. The detection of the power failure asserts the VXIbus backplane signal ACFAIL*. An ACfail condition detected on the local CPU generates an interrupt that calls the current ACfail interrupt handler. Your application can take any appropriate action within the allotted time period before complete power failure.

DefaultACfailHandler (controller)

`DefaultACfailHandler` is the sample handler for the ACfail interrupt, and is installed as a default handler when `InitVXIlibrary` initializes the NI-VXI software. It simply increments the global variable `ACfailRecv&`. The VXIbus specification allows for a minimum amount of time after a power failure condition occurs for the system to remain operational. The detection of the power failure asserts the VXIbus backplane signal ACFAIL*. An ACfail condition detected on the local CPU generates an interrupt that calls the current ACfail interrupt handler. Your application can take any appropriate action within the allotted time period before complete power failure. You must call `EnableACfail` to enable ACfail interrupts after the `InitVXIlibrary` call.

EnableSoftReset ()

`EnableSoftReset` sensitizes the application to Soft Reset conditions on the local CPU. A write to the Reset bit in the VXI Control register of the local CPU resets the VXI interface (if an embedded CPU) and the VXI register sets (VXI logical address and address base are retained). The write to the Reset bit causes an interrupt on the local CPU, which can be handled in any appropriate manner. The CPU cannot restart operation until the Reset bit is cleared. After the Reset bit is cleared, the local CPU can go through a reinitialization process or simply reboot altogether. Your application should never write to the Reset bit if the local CPU is the Resource Manager (and top-level Commander). Writing the Reset bit of any device should be reserved for the Commander of the device.

DisableSoftReset ()

`DisableSoftReset` desensitizes the application to Soft Reset conditions on the local CPU. A write to the Reset bit in the VXI Control register of the local CPU resets the VXI interface (if an embedded CPU) and the VXI register sets (VXI logical address and address base are retained). The write to the Reset bit causes an interrupt on the local CPU, which can be handled in any appropriate manner. The CPU cannot restart operation until the Reset bit is cleared. After the Reset bit is cleared, the local CPU can go through a reinitialization process or simply reboot altogether. Your application should never write to the Reset bit if the local CPU is the Resource Manager (and top-level Commander). Writing the Reset bit of any device should be reserved for the Commander of the device.

DefaultSoftResetHandler ()

`DefaultSoftResetHandler` is the sample handler for the Soft Reset interrupt, and is installed as a default handler when `InitVXIlibrary` initializes the NI-VXI software. It simply increments the global variable `SoftResetRecv&`. A write to the Reset bit in the VXI Control register of the local CPU resets the VXI interface (if an embedded CPU) and the VXI register sets (VXI logical address and address base are retained). The write to the Reset bit causes an interrupt on the local CPU, which can be handled in any appropriate manner. The CPU cannot restart operation until the Reset bit is cleared. After the Reset bit is cleared, the local CPU can go through a reinitialization process or simply reboot altogether. Your application should never write to the Reset bit if the local CPU is the Resource Manager (and top-level Commander). Writing the Reset bit of any device should be reserved for the Commander of the device. `EnableSoftReset` must be called to enable writes to the Reset bit to generate interrupts to the local CPU after the `InitVXIlibrary` call.

EnableSysreset (controller)

`EnableSysreset` sensitizes the application to Sysreset interrupts from embedded or extended controller(s) (dependent on the hardware platform). Notice that if the local CPU is configured to be reset by Sysreset conditions on the backplane, the interrupt handler will not get invoked (the CPU will reboot).

DisableSysreset (controller)

`DisableSysreset` desensitizes the application to Sysreset interrupts from embedded or extended controller(s) (dependent on the hardware platform).

AssertSysreset (controller, resetmode)

`AssertSysreset` asserts the SYSRESET* signal on the specified controller. You can use this function to reset the local CPU, individual mainframes, all mainframes, or the entire system. If you reset the system but not the local CPU, you will need to re-execute all device configuration programs.

DefaultSysresetHandler (controller)

`DefaultSysresetHandler` is the sample handler for the Sysreset interrupt, and is installed as a default handler when `InitVXIlibrary` initializes the NI-VXI software. It simply increments the global variable `SysresetRecv&`.

DefaultBusErrorHandler ()

`DefaultBusErrorHandler` is the sample handler for the Bus Error exception, and is installed as a default handler when `InitVXIlibrary` initializes the NI-VXI software. During an access to the VXIbus, the BERR* signal (Bus Error) is asserted to end the bus cycle if the address or mode of access is determined to be invalid. The Bus Error exception condition generates an exception on the local CPU, which can be trapped by the Bus Error handler. In cases where it is possible for a particular access to generate Bus Errors at times and valid results at other times, your application should have a retry mechanism. Because Bus Errors can occur at any time, a corresponding enable and disable function is not possible.

Function Descriptions

The following paragraphs describe the system interrupt handler functions and default handlers. The descriptions are explained at the BASIC syntax level and are listed in alphabetical order.

AssertSysreset

Syntax: `ret% = AssertSysreset% (controller%, resetmode%)`

Action: Asserts the SYSRESET* signal in the mainframe specified by controller.

Remarks: Input parameter:

<code>controller</code>	<code>integer</code>	Logical address of mainframe extender on which to assert SYSRESET* -1 = From the local CPU or first extended controller -2 = All extenders
<code>resetmode</code>	<code>integer</code>	Mode of execution 0 = Do not disturb original configuration 1 = Force link between SYSRESET* and local reset (SYSRESET* resets local CPU) 2 = Break link between SYSRESET* and local reset (SYSRESET* does <i>not</i> reset local CPU)

Output parameters:

`none`

Return value:

<code>ret</code>	<code>integer</code>	Return Status 0 = SYSRESET* signal successfully asserted -1 = AssertSysreset not supported -2 = Invalid controller
------------------	----------------------	---

Example: ' Assert SYSRESET* on the first extended controller (or local CPU) without changing the current configuration.

```
controller% = -1
resetmode% = 0
ret% = AssertSysreset% (controller%, resetmode%)
```


DisableACfail

Syntax: `ret% = DisableACfail% (controller%)`

Action: Desensitizes the local CPU from interrupts generated from ACfail conditions on the embedded CPU VXIbus backplane or from the specified extended controller VXI backplane (if external CPU).

Remarks: Input parameter:

`controller` `integer` Logical address of mainframe extender to disable

 Output parameters:

`none`

 Return value:

`ret` `integer` Return Status

 0 = ACfail interrupt successfully disabled

 -1 = ACfail interrupts not supported

 -2 = Invalid controller

Example: `' Disable the ACfail interrupt on the first frame (or local CPU).`

`controller% = -1`

`ret% = DisableACfail% (controller%)`

DisableSoftReset

Syntax: ret% = DisableSoftReset% ()

Action: Disables the local Soft Reset interrupt being generated from a write to the Reset bit of the local CPU Control register.

Remarks: Parameters:

 none

 Return value:

 ret integer Return Status

 0 = Soft Reset interrupt successfully disabled

 -1 = Soft Reset interrupts not supported

Example: ' Disable the Soft Reset interrupt.

```
ret% = DisableSoftReset% ( )
```

EnableACfail

Syntax: `ret% = EnableACfail% (controller%)`

Action: Sensitizes the local CPU to interrupts generated from ACfail conditions on the embedded CPU VXIbus backplane or from the specified extended controller VXI backplane (if external CPU).

Remarks: Input parameter:

<code>controller</code>	<code>integer</code>	Logical address of mainframe extender to enable
-------------------------	----------------------	---

Output parameters:

`none`

Return value:

<code>ret</code>	<code>integer</code>	Return Status
		0 = ACfail interrupt successfully enabled
		-1 = ACfail interrupts not supported
		-2 = Invalid controller

Example: ' Enable the ACfail interrupt on the first frame (or local CPU).

```
controller% = -1
ret% = EnableACfail% (controller%)
```

EnableSoftReset

Syntax: `ret% = EnableSoftReset% ()`

Action: Enables the local Soft Reset interrupt being generated from a write to the Reset bit of the local CPU Control register.

Remarks: Parameters:

 none

 Return value:

`ret` `integer` Return Status

 0 = Soft Reset interrupt successfully enabled

 -1 = Soft Reset interrupts not supported

Example: ' Enable the Soft Reset interrupt.

```
ret% = EnableSoftReset% ()
```

EnableSysfail

Syntax: `ret% = EnableSysfail% (controller%)`

Action: Sensitizes the local CPU to interrupts generated from Sysfail conditions on the embedded CPU VXIbus backplane or from the specified extended controller VXI backplane (if external CPU).

Remarks: Input parameter:

<code>controller</code>	<code>integer</code>	Logical address of mainframe extender to enable
-------------------------	----------------------	---

Output parameters:

`none`

Return value:

<code>ret</code>	<code>integer</code>	Return Status
		0 = Sysfail interrupt successfully enabled
		-1 = Sysfail interrupts not supported
		-2 = Invalid controller

Example: ' Enable the Sysfail interrupt in the local CPU (or first frame).

```
controller% = -1
ret% = EnableSysfail% (controller%)
```

EnableSysreset

Syntax: `ret% = EnableSysreset% (controller%)`

Action: Sensitizes the application to Sysreset interrupts from the embedded CPU's VXIbus backplane or from the specified extended controller's VXI backplane (if external CPU).

Remarks: Input parameter:

`controller` `integer` Logical address of mainframe extender to enable

Output parameters:

`none`

Return value:

`ret` `integer` Return Status

 0 = Sysreset interrupt successfully enabled

 -1 = Sysreset interrupts not supported

 -2 = Invalid controller

Example: `' Enable the Sysreset interrupt in the local CPU (or first frame).`

`controller% = -1`

`ret% = EnableSysreset% (controller%)`

Default Handlers for the System Interrupt Handler Functions

The NI-VXI software provides the following default handlers for the system interrupt handler functions. These are sample handlers that `InitVXIlibrary` installs when it initializes the software at the beginning of the application program. Default handlers give you the most common functionality required for a VXI system. They are given in C source code form on your NI-VXI distribution media.

DefaultACfailHandler

Syntax: `DefaultACfailHandler (controller%)`

Action: This default handler simply increments the global variable `ACfailRecv&`.

Remarks: Input parameter:

`controller` `integer` Logical address of controller interrupting

Output parameters:

`none`

Return value:

`none`

DefaultBusErrorHandler

Syntax: `DefaultBusErrorHandler ()`

Action: This default handler simply increments the global variable `BusErrorRecv&`.

Remarks: Parameters:

`none`

Return value:

`none`

DefaultSoftResetHandler

Syntax: DefaultSoftResetHandler ()

Action: This default handler simply increments the global variable `SoftResetRecv&`.

Remarks: Parameters:

none

Return value:

none

DefaultSysfailHandler

Syntax: DefaultSysfailHandler (controller%)

Action: Handles the interrupt generated when the SYSFAIL* signal on the VXI backplane is asserted. If a Servant is detected to have failed (as indicated when its PASS bit is cleared), the default Sysfail handler sets that Servant's Sysfail Inhibit bit and optionally sets its Reset bit. In addition, the global variable `SysfailRecv&` is incremented.

Remarks: Input parameter:

controller integer Logical address of controller interrupting

Output parameters:

none

Return value:

none

DefaultSysresetHandler

Syntax: DefaultSysresetHandler (controller%)

Action: Handles the interrupt generated when the SYSRESET* signal on the VXI backplane is asserted (and the local CPU is not configured to be reset itself). This default handler simply increments the global variable `SysresetRecv&`.

Remarks: Input parameter:

controller integer Logical address of controller interrupting

Output parameters:

none

Return value:

none

Chapter 13

VXibus Extender Functions

This chapter describes the BASIC syntax and use of the VXibus extender functions. The NI-VXI software interface fully supports the standard VXibus extension method presented in the *VXibus Mainframe Extender Specification*. When the National Instruments Resource Manager (RM) completes its configuration, all default transparent extensions are complete. The transparent extensions include extensions of VXI interrupt, TTL trigger, ECL trigger, Sysfail, ACfail, and Sysreset VXibus signals. You can use the VXibus extender functions to dynamically change the default RM settings if your application has such a requirement. Usually, the application never needs to change the default settings. Consult your utilities manual on how to use `vxiedit` or `vxitedit` to change the default extender settings.

Functional Overview

The following paragraphs describe the VXibus extender functions. The descriptions are grouped by functionality and are presented at a functional level describing the operation of each of the functions.

MapECLtrig (extender, lines, directions)

`MapECLtrig` configures mainframe extender triggering hardware to map the specified ECL triggers for the specified mainframe in the specified direction (into or out of the mainframe). If the specified frame extender can extend VXI ECL triggers between the mainframes, you can use the `MapECLtrig` function to configure the mainframe-to-mainframe mapping. The NI-VXI Resource Manager automatically configures a default mapping based on the user-modifiable configuration files. The `MapECLtrig` function can dynamically reconfigure the ECL trigger mapping. Only special circumstances should necessitate any changes to the default configuration.

MapTTLtrig (extender, lines, directions)

`MapTTLtrig` configures mainframe extender triggering hardware to map the specified TTL triggers for the specified mainframe in the specified direction (into or out of the mainframe). If the specified frame extender can extend VXI TTL triggers between the mainframes, you can use the `MapTTLtrig` function to configure the mainframe-to-mainframe mapping. The NI-VXI Resource Manager automatically configures a default mapping based on the user-modifiable configuration files. The `MapTTLtrig` function can dynamically reconfigure the TTL trigger mapping. Only special circumstances should necessitate any changes to the default configuration.

MapUtilBus (extender, modes)

`MapUtilBus` configures mainframe extender utility bus hardware to map Sysfail, ACfail, and/or Sysreset for the specified mainframe into and/or out of the mainframe. If the specified frame extender can extend the VXI utility signals between mainframes, you can use the `MapUtilBus` function to configure the mainframe-to-mainframe mapping. The NI-VXI Resource Manager automatically configures a default mapping based on user-modifiable configuration files. The `MapUtilBus` function can dynamically reconfigure the utility bus mapping. Only special circumstances should necessitate any changes to the default configuration.

MapVXIint (extender, levels, directions)

MapVXIint can be used to change the VXI interrupt extension configuration in multiple-mainframe configurations. If the specified frame extender can extend the VXI interrupts between mainframes, you can use the MapVXIint function to configure the mainframe-to-mainframe mapping. The NI-VXI Resource Manager automatically configures a default mapping based on user-modifiable configuration files. The MapVXIint function can dynamically reconfigure the utility bus mapping. Only special circumstances should necessitate any changes to the default configuration.

Function Descriptions

The following paragraphs describe the system configuration functions. The descriptions are explained at the BASIC syntax level and are listed in alphabetical order.

MapECLtrig

Syntax: `ret% = MapECLtrig% (extender%, lines%, directions%)`

Action: Maps the specified ECL trigger lines for the specified mainframe in the specified direction (into or out of the mainframe).

Remarks: Input parameters:

<code>extender</code>	<code>integer</code>	Mainframe extender for which to map ECL lines
<code>lines</code>	<code>integer</code>	Bit vector of ECL trigger lines. Bits 5 to 0 correspond to ECL lines 5 to 0, respectively. 1 = Enable for appropriate line 0 = Disable for appropriate line
<code>directions</code>	<code>integer</code>	Bit vector of directions for ECL lines. Bits 5 to 0 correspond to ECL lines 5 to 0, respectively. 1 = Into the mainframe 0 = Out of the mainframe

Output parameters:

`none`

Return value:

<code>ret</code>	<code>integer</code>	Return Status 0 = Successful -1 = Unsupportable function (no hardware support) -2 = Invalid extender
------------------	----------------------	---

Example: `' Map ECL lines 0 and 1 on the mainframe extender at Logical
' Address 5 to go into the mainframe.`

```
extender% = 5
lines% = &H003           ' ECL lines 0 and 1.
directions% = &H0003
ret% = MapECLtrig% (extender%, lines%, directions%)
```

MapTTLtrig

Syntax: `ret% = MapTTLtrig% (extender%, lines%, directions%)`

Action: Maps the specified TTL trigger lines for the specified mainframe in the specified direction (into or out of the mainframe).

Remarks: Input parameters:

<code>extender</code>	<code>integer</code>	Mainframe extender for which to map TTL lines
<code>lines</code>	<code>integer</code>	Bit vector of TTL trigger lines. Bits 7 to 0 correspond to TTL lines 7 to 0, respectively. 1 = Enable for appropriate line 0 = Disable for appropriate line
<code>directions</code>	<code>integer</code>	Bit vector of directions for TTL lines. Bits 7 to 0 correspond to TTL lines 7 to 0, respectively. 1 = Into the mainframe 0 = Out of the mainframe

Output parameters:

`none`

Return value:

<code>ret</code>	<code>integer</code>	Return Status 0 = Successful -1 = Unsupportable function (no hardware support) -2 = Invalid extender
------------------	----------------------	---

Example: `' Map TTL lines 4 and 5 on the mainframe extender at Logical
' Address 5 to go out of the mainframe.`

```
extender% = 5
lines% = &H0030      ' TTL lines 4, 5.
directions% = &H0
ret% = MapTTLtrig% (extender%, lines%, directions%)
```

MapUtilBus

Syntax: `ret% = MapUtilBus% (extender%, modes%)`

Action: Maps the specified VXI utility bus signal for the specified mainframe into and/or out of the mainframe. The utility bus signals include Sysfail, ACfail, and Sysreset.

Remarks: Input parameters:

<code>extender</code>	<code>integer</code>	Mainframe extender for which to map utility bus signals
<code>modes</code>	<code>integer</code>	Bit vector of utility bus signals corresponding to the utility bus signals

1 = Enable for corresponding signal and direction
0 = Disable for corresponding signal and direction

<u>Bit</u>	<u>Utility Bus Signal and Direction</u>
------------	---

5	ACfail into the mainframe
4	ACfail out of the mainframe
3	Sysfail into the mainframe
2	Sysfail out of the mainframe
1	Sysreset into the mainframe
0	Sysreset out of the mainframe

Output parameters:

`none`

Return value:

<code>ret</code>	<code>integer</code>	Return Status
------------------	----------------------	---------------

0 = Successful
-1 = Unsupportable function (no hardware support)
-2 = Invalid extender

Example: ' Map Sysfail into Mainframe 5. Map Sysreset into and out
' of Mainframe 5. Do not map ACfail at all.

```
extender% = 5
modes% = &H000B
ret% = MapUtilBus% (extender%, modes%)
```

MapVXIint

Syntax: ret% = MapVXIint% (extender%, levels%, directions%)

Action: Maps the specified VXI interrupt levels for the specified mainframe in the specified direction (into or out of the mainframe).

Remarks: Input parameters:

extender	integer	Mainframe extender for which to map VXI interrupt levels
levels	integer	Bit vector of VXI interrupt levels. Bits 6 to 0 correspond to VXI interrupt levels 7 to 1, respectively. 1 = Enable for appropriate level 0 = Disable for appropriate level
directions	integer	Bit vector of directions for VXI interrupt levels. Bits 6 to 0 correspond to VXI interrupt levels 7 to 1, respectively. 1 = Into the mainframe 0 = Out of the mainframe

Output parameters:

none

Return value:

ret	integer	Return Status 0 = Successful -1 = Unsupportable function (no hardware support) -2 = Invalid extender
-----	---------	---

Example: ' Map VXI interrupt levels 4 and 7 on the mainframe extender at
' Logical Address 5 to go out of the mainframe. Map VXI interrupt
' level 1 to go into the mainframe.

```
extender% = 5
levels% = &H0049      ' Levels 1, 4, 7.
directions% = &H0001  ' Level 1 only one in.
ret% = MapVXIint% (extender%, levels%, directions%)
```


Appendix

Customer Communication

For your convenience, this appendix and your Getting Started manual contain forms to help you gather the information necessary to help us solve technical problems you might have as well as a form you can use to comment on the product documentation. Filling out a copy of the *Technical Support Form* from your Getting Started manual before contacting National Instruments helps us help you better and faster.

National Instruments provides comprehensive technical assistance around the world. In the U.S. and Canada, applications engineers are available Monday through Friday from 8:00 a.m. to 6:00 p.m. (central time). In other countries, contact the nearest branch office. You may fax questions to us at any time.

Corporate Headquarters

(512) 795-8248

Technical support fax: (800) 328-2203
(512) 794-5678

Branch Offices

Branch Offices	Phone Number	Fax Number
Australia	(03) 879 9422	(03) 879 9179
Austria	(0662) 435986	(0662) 437010-19
Belgium	02/757.00.20	02/757.03.11
Denmark	45 76 26 00	45 76 71 11
Finland	(90) 527 2321	(90) 502 2930
France	(1) 48 14 24 00	(1) 48 14 24 14
Germany	089/741 31 30	089/714 60 35
Italy	02/48301892	02/48301915
Japan	(03) 3788-1921	(03) 3788-1923
Netherlands	03480-33466	03480-30673
Norway	32-848400	32-848600
Spain	(91) 640 0085	(91) 640 0533
Sweden	08-730 49 70	08-730 43 70
Switzerland	056/20 51 51	056/27 00 25
U.K.	0635 523545	0635 523154

Documentation Comment Form

National Instruments encourages you to comment on the documentation supplied with our products. This information helps us provide quality products to meet your needs.

Title: **NI-VXI™ Software Reference Manual for BASIC**

Edition Date: **July 1994**

Part Number: **320328-01**

Please comment on the completeness, clarity, and organization of the manual.

If you find errors in the manual, please record the page numbers and describe the errors.

Thank you for your help.

Name _____

Title _____

Company _____

Address _____

Phone (_____) _____

Mail to: Technical Publications
National Instruments Corporation
6504 Bridge Point Parkway, MS 53-02
Austin, TX 78730-5039

Fax to: Technical Publications
National Instruments Corporation
MS 53-02
(512) 794-5678

Glossary

Prefix	Meaning	Value
n-	nano-	10^{-9}
m-	milli-	10^{-3}
k-	kilo-	10^3
M-	mega-	10^6
G-	giga-	10^9

A

A16 space	One of the VXIbus address spaces. Equivalent to the VME 64 KB <i>short</i> address space. In VXI, the upper 16 KB of A16 space is allocated for use by VXI devices configuration registers. This 16 KB region is referred to as VXI Configuration space.
A24 space	One of the VXIbus address spaces. Equivalent to the VME 16 MB <i>standard</i> address space.
A32 space	One of the VXIbus address spaces. Equivalent to the VME 4 GB <i>extended</i> address space.
ACFAIL*	A VMEbus backplane signal that is asserted when a power failure has occurred (either AC line source or power supply malfunction), or if it is necessary to disable the power supply (such as for a high temperature condition).
address	Character code that identifies a specific location (or series of locations) in memory.
address modifier	One of six signals in the VMEbus specification used by VMEbus masters to indicate the address space and mode (supervisory/nonprivileged, data/program/block) in which a data transfer is to take place.
address space	A set of 2^n memory locations differentiated from other such sets in VXI/VMEbus systems by six signal lines known as address modifiers. n is the number of address lines required to uniquely specify a byte location in a given space. Valid numbers for n are 16, 24, and 32.
address window	A range of address space that can be accessed from the application program.
ANSI	American National Standards Institute
ASCII	American Standard Code for Information Interchange. A 7-bit standard code adopted to facilitate the interchange of data among various types of data processing and data communications equipment.
ASIC	Application-Specific Integrated Circuit (a custom chip)
asserted	A signal in its active true state.
asynchronous	Not synchronized; not controlled by periodic time signals, and therefore unpredictable with regard to the timing of execution of commands.

Glossary

ASync Protocol A two-device, two-line handshake trigger protocol using two consecutive even/odd trigger lines (a source/acceptor line and an acknowledge line).

B

backplane An assembly, typically a PCB, with 96-pin connectors and signal paths that bus the connector pins. A C-size VXIbus system will have two sets of bused connectors called the J1 and J2 backplanes. A D-size VXIbus system will have three sets of bused connectors called the J1, J2, and J3 backplane.

base address A specified address that is combined with a *relative* address (or offset) to determine the *absolute* address of a data location. All VXI address windows have an associated base address for their assigned VXI address spaces.

BAV Word Serial Byte Available command. Used to transfer 8 bits of data from a Commander to its Servant under the Word Serial Protocol.

BERR* Bus Error signal. This signal is asserted by either a slave device or the BTO unit when an incorrect transfer is made on the Data Transfer Bus (DTB). The BERR* signal is also used in VXI for certain protocol implementations such as writes to a full Signal register and synchronization under the Fast Handshake Word Serial Protocol.

binary A numbering system with a base of 2.

bit Binary digit. The smallest possible unit of data: a two-state, true/false, 1/0 alternative. The building block of binary coding and numbering systems. Eight bits make up a *byte*.

bit vector A string of related bits in which each bit has a specific meaning.

BREQ Word Serial Byte Request query. Used to transfer 8 bits of data from a Servant to its Commander under the Word Serial Protocol.

BTO See *Bus Timeout Unit*.

buffer Temporary memory/storage location for holding data before it can be transmitted elsewhere.

bus master A device that is capable of requesting the Data Transfer Bus (DTB) for the purpose of accessing a slave device.

bus timeout unit A VMEbus functional module that times the duration of each data transfer on the Data Transfer Bus (DTB) and terminates the DTB cycle if the duration is excessive. Without the termination capability of this module, a Bus Master attempt to access a nonexistent slave could result in an indefinitely long wait for a slave response.

byte A grouping of adjacent binary digits operated on by the computer as a single unit. In VXI systems, a byte consists of 8 bits.

byte order How bytes are arranged within a word or how words are arranged within a longword. Motorola ordering stores the most significant byte (MSB) or word first, followed by the least significant byte (LSB) or word. Intel ordering stores the LSB or word first, followed by the MSB or word.

C

clearing	Replacing the information in a register, storage location, or storage unit with zeros or blanks.
CLK10	A 10 MHz, ± 100 -ppm, individually buffered (to each module slot), differential ECL system clock that is sourced from Slot 0 and distributed to Slots 1 through 12 on P2. It is distributed to each slot as a single-source, single-destination signal with a matched delay of under 8 nsec.
command	A directive to a device. In VXI, three types of commands are as follows: In Word Serial Protocol, a 16-bit imperative to a servant from its Commander (written to the Data Low register); In Shared Memory Protocol, a 16-bit imperative from a client to a server, or vice versa (written to the Signal register); In Instrument devices, an ASCII-coded, multi-byte directive.
commander	A Message-Based device which is also a bus master and can control one or more Servants.
communications registers	In Message-Based devices, a set of registers that are accessible to the device's Commander and are used for performing Word Serial Protocol communications.
configuration registers	A set of registers through which the system can identify a module device type, model, manufacturer, address space, and memory requirements. In order to support automatic system and memory configuration, the VXIbus specification requires that all VXIbus devices have a set of such registers.
controller	An intelligent device (usually involving a CPU) that is capable of controlling other devices.
CR	Carriage Return; the ASCII character 0Dh.

D

data transfer bus	One of four buses on the VMEbus backplane. The DTB is used by a bus master to transfer binary data between itself and a slave device.
decimal	Numbering system based upon the ten digits 0 to 9. Also known as base 10.
de-referencing	Accessing the contents of the address location pointed to by a pointer.
default handler	Automatically installed at startup to handle associated interrupt conditions; the software can then replace it with a specified handler.
DIR	Data In Ready
DIRviol	Data In Ready violation
DOR	Data Out Ready
DORviol	Data Out Ready violation
DRAM	Dynamic RAM (Random Access Memory); storage that the computer must refresh at frequent intervals.
DTB	See <i>Data Transfer Bus</i> .

E

ECL	Emitter-Coupled Logic
embedded controller	An intelligent CPU (controller) interface plugged directly into the VXI backplane, giving it direct access to the VXIbus. It must have all of its required VXI interface capabilities built in.
END	Signals the end of a data string.
EOS	End Of String; a character sent to designate the last byte of a data message.
ERR	Protocol error
Event signal	A 16-bit value written to a Message-Based device's Signal register in which the most significant bit (bit 15) is a 1, designating an Event (as opposed to a Response signal). The VXI specification reserves half of the Event values for definition by the VXI Consortium. The other half are user defined.
Extended Class device	A class of VXIbus device defined for future expansion of the VXIbus specification. These devices have a subclass register within their configuration space that defines the type of extended device.
Extended Longword Serial Protocol	A form of Word Serial communication in which Commanders and Servants communicate with 48-bit data transfers.
extended controller	A mainframe extender with additional VXIbus controller capabilities.
external controller	In this configuration, a plug-in interface board in a computer is connected to the VXI mainframe via one or more VXIbus extended controllers. The computer then exerts overall control over VXIbus system operations.

F

FHS	Fast Handshake; a mode of the Word Serial Protocol which uses the VXIbus signals DTACK* and BERR* for synchronization instead of the Response register bits.
FIFO	First In-First Out; a method of data storage in which the first element stored is the first one retrieved.

G

GPIB	General Purpose Interface Bus; the industry-standard IEEE 488 bus.
GPIO	General Purpose Input Output, a module within the National Instruments TIC chip which is used for two purposes. First, GPIOs are used for connecting external signals to the TIC chip for routing/conditioning to the VXIbus trigger lines. Second, GPIOs are used as part of a crosspoint switch matrix.

H

handshaking	A type of protocol that makes it possible for two devices to synchronize operations.
hardware context	The hardware setting for address space, access privilege, and byte ordering.
hex	Hexadecimal; the numbering system with base 16, using the digits 0 to 9 and letters A to F.
high-level	Programming with instructions in a notation more familiar to the user than machine code. Each high-level statement corresponds to several low-level machine code instructions and is machine-independent, meaning that it is portable across many platforms.
Hz	Hertz; a measure of cycles per second.

I

IACK	Interrupt Acknowledge
IEEE	Institute of Electrical and Electronics Engineers
IEEE 1014	The VME specification.
IEEE 488	Standard 488-1978, which defines the GPIB. Its full title is <i>IEEE Standard Digital Interface for Programmable Instrumentation</i> . Also referred to as IEEE 488.1 since the adoption of IEEE 488.2.
IEEE 488.2	A supplemental standard for GPIB. Its full title is <i>Codes, Formats, Protocols and Common Commands</i> .
I/O	Input/output; the techniques, media, or devices used to achieve communication between entities.
interrupt	A means for a device to notify another device that an event occurred.
interrupt handler	A functional module that detects interrupt requests generated by interrupters and performs appropriate actions.
interrupter	A device capable of asserting interrupts and responding to an interrupt acknowledge cycle.
INTX	Interrupt and Timing Extension; a daughter card option for MXI mainframe extenders that extends interrupt lines and reset signals on VME boards. On VXI boards it also extends trigger lines and the VXIbus CLK10 signal.

K

KB	1,024 or 2^{10}
kilobyte	A thousand bytes.

L

LF	Linefeed; the ASCII character 0Ah.
----	------------------------------------

Glossary

logical address	An 8-bit number that uniquely identifies the location of each VXIbus device's configuration registers in a system. The A16 register address of a device is $C000h + \text{Logical Address} * 40h$.
longword	Data type of 32-bit integers.
Longword Serial Protocol	A form of Word Serial communication in which Commanders and Servants communicate with 32-bit data transfers instead of 16-bit data transfers as in the normal Word Serial Protocol.
low-level	Programming at the system level with machine-dependent commands.

M

MB	1,048,576 or 2^{20}
mapping	Establishing a range of address space for a one-to-one correspondence between each address in the window and an address in VXIbus memory.
master	A functional part of a MXI/VME/VXIbus device that initiates data transfers on the backplane. A transfer can be either a read or a write.
megabyte	A million bytes.
Message-Based device	An intelligent device that implements the defined VXIbus registers and communication protocols. These devices are able to use Word Serial Protocol to communicate with one another through communication registers.
Memory Class device	A VXIbus device that, in addition to configuration registers, has memory in VME A24 or A32 space that is accessible through addresses on the VME/VXI data transfer bus.
MODID	Module Identification lines; a set of 13 signal lines on the VXI backplane that VXI systems use to identify which modules are located in which slots in the mainframe.
MQE	Multiple Query Error; a type of Word Serial Protocol error. If a Commander sends two Word Serial queries to a Servant without reading the response to the first query before sending the second query, a MQE is generated.
multitasking	The ability of a computer to perform two or more functions simultaneously without interference from one another. In operating system terms, it is the ability of the operating system to execute multiple applications/processes by time-sharing the available CPU resources.
MXIbus	Multisystem eXtension Interface Bus; a high-performance communication link that interconnects devices using round, flexible cables.

N

NI-VXI	The National Instruments bus interface software for VME/VXIbus systems.
nonprivileged access	One of the defined types of VMEbus data transfers; indicated by certain address modifier codes. Each of the defined VMEbus address spaces has a defined nonprivileged access mode.
null	A special value to denote that the contents (usually of a pointer) are invalid or zero.

O

octal Numbering system with base 8, using numerals 0 to 7.

P

parse The act of interpreting a string of data elements as a command to perform a device-specific action.

peek To read the contents.

poke To write a value.

privileged access See *Supervisory Access*.

propagation Passing of signal through a computer system.

protocol Set of rules or conventions governing the exchange of information between computer systems.

Q

query Like command, causes a device to take some action, but requires a response containing data or other information. A command does not require a response.

queue A group of items waiting to be acted upon by the computer. The arrangement of the items determines their processing priority. Queues are usually accessed in a FIFO fashion.

R

read To get information from any input device or file storage media.

register A high-speed device used in a CPU for temporary storage of small amounts of data or intermediate results during processing.

Register-Based device A Servant-only device that supports only the four basic VXIbus configuration registers. Register-Based devices are typically controlled by Message-Based devices via device-dependent register reads and writes.

REQF Request False; a VXI Event condition transferred using either VXI signals or VXI interrupts, indicating that a Servant no longer has a need for service.

REQT Request True; a VXI Event condition transferred using either VXI signals or VXI interrupts, indicating that a Servant has a need for service.

resman The name of the National Instruments Resource Manager application in the NI-VXI bus interface software. See *Resource Manager*.

Resource Manager A Message-Based Commander located at Logical Address 0, which provides configuration management services such as address map configuration, Commander and Servant mappings, and self-test and diagnostic management.

Glossary

Response signal	Used to report changes in Word Serial communication status between a Servant and its Commander.
ret	Return value.
RM	See <i>Resource Manager</i> .
ROAK	Release On Acknowledge; a type of VXI interrupter which always deasserts its interrupt line in response to an IACK cycle on the VXIbus. All Message-Based VXI interrupters must be ROAK interrupters.
ROR	Release On Request; a type of VME bus arbitration where the current VMEbus master relinquishes control of the bus only when another bus master requests the VMEbus.
RORA	Release On Register Access; a type of VXI/VME interrupter which does not deassert its interrupt line in response to an IACK cycle on the VXIbus. A device-specific register access is required to remove the interrupt condition from the VXIbus. The VXI specification recommends that VXI interrupters be only ROAK interrupters.
RR	Read Ready; a bit in the Response register of a Message-Based device used in Word Serial Protocol indicating that a response to a previously sent query is pending.
RRviol	Read Ready protocol violation; a type of Word Serial Protocol error. If a Commander attempts to read a response from the Data Low register when the device is not Read Ready (does not have a response pending), a Read Ready violation may be generated.
rsv	Request Service; a bit in the status byte of an IEEE 488.1 and 488.2 device indicating a need for service. In VXI, whenever a new need for service arises, the rsv bit should be set and the REQT signal sent to the Commander. The rsv bit should be automatically deasserted when the Word Serial Read Status Byte query is sent.
S	
sec	seconds
SEMI-SYNC Protocol	A one-line, open collector, multiple-device handshake trigger protocol.
servant	A device controlled by a Commander; there are Message-Based and Register-Based Servants.
setting	To place a binary cell into the 1 (non-zero) state.
Shared Memory Protocol	A communications protocol for Message-Based devices that uses a block of memory that is accessible to both a client and a server. The memory block acts as the medium for the protocol transmission.
short integer	Data type of 16 bits, same as <i>word</i> .
signal	Any communication between Message-Based devices consisting of a write to a Signal register. Sending a signal requires that the sending device have VMEbus master capability.
signed integer	n bit pattern, interpreted such that the range is from $-2^{(n-1)}$ to $+2^{(n-1)} - 1$.
slave	A functional part of a MXI/VME/VXIbus device that detects data transfer cycles initiated by a VMEbus master and responds to the transfers when the address specifies one of the device's registers.

SMP	See <i>Shared Memory Protocol</i> .
SRQ	Service Request
status/ID	A value returned during an IACK cycle. In VME, usually an 8-bit value which is either a status/data value or a vector/ID value used by the processor to determine the source. In VXI, a 16-bit value used as a data; the lower 8 bits form the VXI logical address of the interrupting device and the upper 8 bits specify the reason for interrupting.
STST	START/STOP trigger protocol; a one-line, multiple-device protocol which can be sourced only by the VXI Slot 0 device and sensed by any other device on the VXI backplane.
supervisory access	One of the defined types of VMEbus data transfers; indicated by certain address modifier codes.
synchronous communications	A communications system that follows the command/response cycle model. In this model, a device issues a command to another device; the second device executes the command and then returns a response. Synchronous commands are executed in the order they are received.
SYNC Protocol	The most basic trigger protocol, simply a pulse of a minimum duration on any one of the trigger lines.
SYSFAIL*	A VMEbus signal that is used by a device to indicate an internal failure. A failed device asserts this line. In VXI, a device that fails also clears its PASSEd bit in its Status register.
SYSRESET*	A VMEbus signal that is used by a device to indicate a system reset or power-up condition.
system clock driver	A VMEbus functional module that provides a 16 MHz timing signal on the utility bus.
system controller	A functional module that has arbiter, daisy-chain driver, and MXIbus cycle timeout responsibility. Always the first device in the MXIbus daisy-chain.
system hierarchy	The tree structure of the Commander/Servant relationships of all devices in the system at a given time. In the VXIbus structure, each Servant has a Commander. A Commander can in turn be a Servant to another Commander.

T

TIC	Trigger Interface Chip; a proprietary National Instruments ASIC used for direct access to the VXI trigger lines. The TIC contains a 16-bit counter, a dual 5-bit tick timer, and a full crosspoint switch.
tick	The smallest unit of time as measured by an operating system.
trigger	Either TTL or ECL lines used for intermodule communication.
tristated	Defines logic that can have one of three states: low, high, and high-impedance.
TTL	Transistor-Transistor Logic

U

unasserted	A signal in its inactive false state.
unsigned integer	n bit pattern interpreted such that the range is from 0 to $2^n - 1$.
UnSupCom	Unsupported Command; a type of Word Serial Protocol error. If a Commander sends a command or query to a Servant which the Servant does not know how to interpret, an Unsupported Command protocol error is generated.

V

VME	Versa Module Eurocard or IEEE 1014
VMEbus Class device	Also called non-VXIbus or foreign devices when found in VXIbus systems. They lack the configuration registers required to make them VXIbus devices.
VIC	VXI Interactive Control program, a part of the NI-VXI bus interface software package. Used to program VXI devices, and develop and debug VXI application programs. Called <i>VICtext</i> when used on text-based platforms.
VXIbus	VMEbus Extensions for Instrumentation
VXIedit	VXI Resource Editor program, a part of the NI-VXI bus interface software package. Used to configure the system, edit the manufacturer name and ID numbers, edit the model names of VXI and non-VXI devices in the system, as well as the system interrupt configuration information, and display the system configuration information generated by the Resource Manager. Called <i>VXIedit</i> when used on text-based platforms.

W

Word Serial Protocol	The simplest required communication protocol supported by Message-Based devices in the VXIbus system. It utilizes the A16 communication registers to perform 16-bit data transfers using a simple polling handshake method.
word	A data quantity consisting of 16 bits.
write	Copying data to a storage device.
WR	Write Ready; a bit in the Response register of a Message-Based device used in Word Serial Protocol indicating the ability for a Servant to receive a single command/query written to its Data Low register.
WRviol	Write Ready protocol violation; a type of Word Serial Protocol error. If a Commander attempts to write a command or query to a Servant that is not Write Ready (already has a command or query pending), a Write Ready protocol violation may be generated.
WSP	See <i>Word Serial Protocol</i> .

Index

A

accepting capabilities, TIC chip, 11-8
acceptor trigger functions. *See* VXI trigger functions.
access privileges
 Access Only Privilege, 6-2 to 6-3
 access privilege vs. interrupt service routines, 6-3
 GetPrivilege function, 6-5, 6-9
 Owner Privilege, 6-2
 SetPrivilege function, 6-5, 6-16
AcknowledgeTrig function
 description of, 11-14
 functional overview, 11-11
AcknowledgeVXIint function
 description of, 10-6
 functional overview, 10-5
AssertVXIint function
 description of, 10-7
 functional overview, 10-4
AssertSysreset function
 description of, 12-4
 functional overview, 12-3
ASYNC trigger protocol, 11-1
asynchronous events and interrupts, 1-3

B

byte/word order functions
 GetByteOrder, 6-5, 6-7
 SetByteOrder, 6-5, 6-14

C

calling syntax, 2-2
CloseVXIlibrary function
 description of, 3-4
 functional overview, 3-1
combination options, TIC, 11-9
Commander
 Commander/Servant hierarchies, 1-3
 interrupts and asynchronous events, 1-3
Commander Word Serial Protocol functions
 overview, 2-1, 4-1
 special types of transfers, 4-1
 types of transfers, 4-1
 WSabort
 description of, 4-6
 functional overview, 4-4

WSclr
 description of, 4-7
 functional overview, 4-4
WScmd
 description of, 4-8
 functional overview, 4-3
WSEcmd
 description of, 4-9
 functional overview, 4-5
WSgetTmo
 description of, 4-10
 functional overview, 4-5
WSLcmd
 description of, 4-11
 functional overview, 4-4
WSLresp
 description of, 4-12
 functional overview, 4-5
WSrd
 description of, 4-13 to 4-14
 functional overview, 4-2
WSrdf
 description of, 4-15 to 4-16
 functional overview, 4-2
WSrdi
 description of, 4-17 to 4-18
 functional overview, 4-2
WSrdl
 description of, 4-19 to 4-20
 functional overview, 4-2
WSresp
 description of, 4-21
 functional overview, 4-4
WSsetTmo
 description of, 4-22
 functional overview, 4-5
WSstrg
 description of, 4-23
 functional overview, 4-4
WSwrt
 description of, 4-24 to 4-25
 functional overview, 4-3
WSwrtf
 description of, 4-26 to 4-27
 functional overview, 4-3
WSwrti
 description of 4-28 to 4-29
 functional overview, 4-3
WSwrtl
 description of 4-30 to 4-31
 functional overview, 4-3

communication protocols
 Commander/Servant hierarchies, 1-3
 IEEE-488 protocol, 1-2 to 1-3
 interrupts and asynchronous events, 1-3
 Word Serial Protocol, 1-2 to 1-3
 configuration functions. *See* system configuration functions.
 configuration options, TIC chip, 11-9
 configuration registers for VXI, 1-1
 context functions. *See* low-level VXIbus access functions.
 controller parameter, 2-4 to 2-5
 CreateDevInfo function
 description of, 3-5
 functional overview, 3-3
 customer communication, xv, Appendix-1

D

DeAssertVXIint function
 description of, 10-8
 functional overview, 10-5
 debug functions
 WSLresp function, 4-5, 4-12
 WSresp function, 4-4, 4-21
 DefaultACfailHandler function
 description of, 12-13
 functional overview, 12-2
 DefaultBusErrorHandler function
 description of, 12-13
 functional overview, 12-3
 DefaultSignalHandler function
 description of, 9-15
 functional overview, 9-3
 DefaultSoftResetHandler function
 description of, 12-14
 functional overview, 12-3
 DefaultSysfailHandler function
 description of, 12-14
 functional overview, 12-1
 DefaultSysresetHandler function
 description of, 12-14
 function overview, 12-3
 DefaultTrigHandler function
 description of, 11-30
 functional overview, 11-10 to 11-11
 DefaultTrigHandler2 function
 description of, 11-31
 functional overview, 11-10 to 11-11
 DefaultVXIintHandler function
 description of, 10-15
 functional overview, 10-4
 DefaultWSScmdHandler function
 description of, 5-22
 functional overview, 5-5
 DefaultWSSEcmdHandler function
 description of, 5-23
 functional overview, 5-6

DefaultWSSLcmdHandler function
 description of, 5-24
 functional overview, 5-5
 DefaultWSSrdHandler function
 description of, 5-25
 functional overview, 5-4
 DefaultWSSwrHandler function
 description of, 5-26
 functional overview, 5-4
 device information functions. *See* system configuration functions.
 DisableACfail function
 description of, 12-5
 functional overview, 12-2
 DisableSignalInt function
 description of, 9-5
 functional overview, 9-3
 DisableSoftReset function
 description of, 12-5
 functional overview, 12-2
 DisableSysfail function
 description of, 12-7
 functional overview, 12-1
 DisableSysreset function
 description of, 12-8
 functional overview, 12-3
 DisableTrigSense function
 description of, 11-15
 functional overview, 11-11
 DisableVXIint function
 description of, 10-9
 functional overview, 10-4
 DisableVXItoSignalInt function
 description of, 10-10
 functional overview, 10-3
 documentation
 conventions used in the manual, xiv
 organization of this manual, xiii-xiv
 related documentation, xv

E

embedded and external controller (with TIC chip), 11-3 to 11-9
 accepting, 11-8
 combination options, 11-9
 General Purpose I/O (GPIO) module block diagram, 11-6
 mapping/conditioning, 11-8 to 11-9
 setup/configuration options, 11-9
 sourcing, 11-6 to 11-7
 TIC chip block diagram, 11-4
 trigger module block diagram, 11-5
 embedded controller trigger capabilities (without TIC chip), 11-3

embedded CPU (controller) mainframe configuration, 2-3 to 2-4

EnableACfail function
description of, 12-9
functional overview, 12-2

EnableSignalInt function
description of, 9-6
functional overview, 9-3

EnableSoftReset function
description of, 12-10
functional overview, 12-2

EnableSysfail function
description of, 12-11
functional overview, 12-1

EnableSysreset function
description of, 12-12
functional overview, 12-3

EnableTrigSense function
description of, 11-16
functional overview, 11-11

EnableVXIint function
description of, 10-11
functional overview, 10-4

EnableVXItoSignalInt function
description of, 10-12
functional overview, 10-3

error functions
GenProtError, 5-6, 5-7
RespProtError, 5-6, 5-8

errors
return parameters and system errors, 2-2
Word Serial Protocol errors, 4-1

extended CPU (controller) mainframe configuration
embedded vs. external and extended
controllers, 2-3 to 2-4
extender vs. controller parameters, 2-4 to 2-5

Extended Longword Serial protocol, 4-1, 5-1

extender functions. *See* VXIbus Extender functions.

external controller/VXI-MXI trigger capabilities (without TIC chip), 11-2

external CPU (controller) mainframe configuration, 2-3 to 2-4

F

FindDevLA function
description of, 3-6 to 3-7
functional overview, 3-2

functions. *See also* Commander Word Serial Protocol functions; high-level VXIbus access functions; local resource access functions; low-level VXIbus access functions; Servant Word Serial Protocol functions; system configuration functions; system interrupt handler functions; VXI interrupt functions; VXI signal functions; VXI trigger functions; VXIbus extender functions.
calling syntax, 2-2

embedded vs. external and extended controllers, 2-3 to 2-4

extender vs. controller parameters, 2-4 to 2-5

input vs. output parameters, 2-2

multiple mainframe support, 2-3

NI-VXI portability, 2-5 to 2-6

overview of functions, 2-1 to 2-2

return parameters and system errors, 2-2

G

general purpose I/O (GPIO) module block diagram, 11-6

GenProtError function
description of, 5-7
functional overview, 5-6

GetByteOrder function
description of, 6-7
functional overview, 6-5

GetContext function
description of, 6-8
functional overview, 6-5

GetDevInfoLong function
description of, 3-8
functional overview, 3-2

GetDevInfoShort function
description of, 3-9 to 3-10
functional overview, 3-2

GetDevInfoStr function
description of, 3-11
functional overview, 3-2

GetMyLA function
description of, 8-3
functional overview, 8-1

GetPrivilege function
description of, 6-9
functional overview, 6-5

GetVXIbusStatusInd function
description of, 6-10
functional overview, 6-6

GetWindow Range function
description of, 6-11
functional overview, 6-4

GPIO (general purpose I/O module) block diagram, 11-6

H

hardware capabilities. *See* triggering hardware capabilities.

hardware (window) context, 6-2

high-level VXIbus access functions
compared with low-level VXIbus access functions, 6-1, 7-1
overview, 2-1, 7-1

programming considerations, 7-1
 VXIin
 description of, 7-3 to 7-4
 functional overview, 7-2
 VXIinReg
 description of, 7-5
 functional overview, 7-2
 VXImove
 description of, 7-6 to 7-7
 functional overview, 7-2
 VXIout
 description of, 7-8 to 7-9
 functional overview, 7-2
 VXIoutReg
 description of, 7-10
 functional overview, 7-2

I

InitVXIlibrary function
 description of, 3-12
 functional overview, 3-1
 input vs. output parameters, 2-2
 interrupt functions. *See* system interrupt handler functions; VXI interrupt functions.
 interrupts
 compared with signals, 10-1
 interrupt service routines, 6-3
 interrupts and asynchronous events, 1-3
 methods for handling, 10-1
 NI-VXI VXI interrupt and signal model, 9-2, 10-2
 ROAK versus RORA VXI interrupters, 10-2 to 10-3

L

local resource access functions
 definition of, 8-1
 GetMyLA
 description of, 8-3
 functional overview, 8-1
 overview, 2-1
 ReadMODID
 description of, 8-4
 functional overview, 8-2
 SetMODID
 description of, 8-5
 functional overview, 8-2
 VXIinLR
 description of, 8-6
 functional overview, 8-1
 VXImemAlloc
 description of, 8-7
 functional overview, 8-2

VXImemCopy
 description of, 8-8
 functional overview, 8-2
 VXImemFree
 description of, 8-9
 functional overview, 8-2
 VXIoutLR
 description of, 8-10
 functional overview, 8-1
 Longword Serial protocol, 4-1, 5-1
 low-level VXIbus access functions
 compared with high-level VXIbus access functions, 6-1, 7-1
 GetByteOrder
 description of, 6-7
 functional overview, 6-5
 GetContext
 description of, 6-8
 functional overview, 6-5
 GetPrivilege
 description of, 6-9
 functional overview, 6-5
 GetVXIbusStatusInd
 description of, 6-10
 functional overview, 6-6
 GetWindowRange
 description of, 6-11
 functional overview, 6-4
 MapVXIAddress
 description of, 6-12 to 6-13
 functional overview, 6-3
 overview, 2-1, 6-1
 programming considerations, 6-1 to 6-3
 Access Only Privilege, 6-2 to 6-3
 access privileges vs. interrupt service routines, 6-3
 multiple privilege access for windows, 6-2 to 6-3
 Owner Privilege, 6-2
 SetByteOrder
 description of, 6-14
 functional overview, 6-5
 SetContext
 description of, 6-15
 functional overview, 6-4
 SetPrivilege
 description of, 6-16
 functional overview, 6-5
 UnMapVXIAddress
 description of, 6-17
 functional overview, 6-4
 VXIpeek
 description of, 6-18
 functional overview, 6-4
 VXIpoke
 description of, 6-19
 functional overview, 6-4

M

mainframe support. *See* multiple mainframes.
 map trigger functions. *See* VXI trigger functions.
 MapECLtrig function
 description of, 13-3
 functional overview, 13-1
 mapping/conditioning, TIC chip, 11-8 to 11-9
 MapTrigToTrig function
 description of, 11-17 to 11-19
 functional overview, 11-12
 MapTTLtrig function
 description of, 13-4
 functional overview, 13-1
 MapUtilBus function
 description of, 13-5
 functional overview, 13-1
 MapVXIAddress function
 description of, 6-12 to 6-13
 functional overview, 6-3
 MapVXIint function
 description of, 13-6
 functional overview, 13-2
 memory resource functions. *See* local resource access functions.
 Message-Based devices
 definition and overview, 1-2
 types of VXI signals, 9-1
 types of VXI status/ID values, 10-1
 multiple mainframes
 embedded vs. external and extended controllers, 2-3 to 2-4
 extender vs. controller parameters, 2-4 to 2-5
 NI-VXI function support of, 2-3
 portability of configurations, 2-5 to 2-6
 multiple privilege access for windows, 6-2 to 6-3
 Multisystem eXtension Interface (MXIbus), 1-3
 MXIbus, 1-3

N

National Instruments triggering hardware. *See* triggering hardware capabilities.
 NI-VXI functions. *See* functions.

P

parameters
 extender vs. controller parameters, 2-4 to 2-5
 input vs. output parameters, 2-2
 return parameters and system errors, 2-2
 peer-to-peer communication, 1-3
 portability of NI-VXI mainframe configurations, 2-5 to 2-6

privileges. *See* access privileges.
 programming considerations
 high-level VXIbus access functions, 7-1
 low-level VXIbus access functions, 6-1 to 6-3
 ROAK versus RORA VXI interrupters, 10-2 to 10-3
 Servant Word Serial Protocol functions, 5-2
 VXI interrupt functions, 10-2 to 10-3
 VXI signal functions, 9-1 to 9-2
 WaitForSignal considerations, 9-2
 protocols. *See* communication protocols; trigger protocols.

R

ReadMODID function
 description of, 8-4
 functional overview, 8-2
 Register-Based devices, 1-2
 Release On Acknowledge (ROAK) interrupt, 10-2 to 10-3
 Release On Register Access (RORA) interrupt, 10-2 to 10-3
 resource functions. *See* local resource access functions.
 Resource Manager, 1-2
 RespProtError function
 description of, 5-8
 functional overview, 5-6
 return parameters and system errors, 2-2
 ROAK versus RORA VXI interrupters, 10-2 to 10-3
 RouteSignal function
 description of, 9-7 to 9-8
 functional overview, 9-3
 RouteVXIint function
 description of, 10-13
 functional overview, 10-3

S

SEMI-SYNC trigger protocol, 11-1
 Servant Word Serial Protocol functions
 DefaultWSScmdHandler
 description of, 5-22
 functional overview, 5-5
 DefaultWSSecmdHandler
 description of, 5-23
 functional overview, 5-6
 DefaultWSSLcmdHandler
 description of, 5-24
 functional overview, 5-5
 DefaultWSSrdHandler
 description of, 5-25
 functional overview, 5-4

- DefaultWSSwrHandler
 - description of, 5-26
 - functional overview, 5-4
- GenProtError
 - description of, 5-7
 - functional overview, 5-6
- overview, 2-1, 5-1
- programming considerations, 5-2
- RespProtError
 - description of, 5-8
 - functional overview, 5-6
- types of functions, 5-1
- WSSabort
 - description of, 5-9
 - functional overview, 5-6
- WSSdisable
 - description of, 5-10
 - functional overview, 5-3
- WSSenable
 - description of, 5-11
 - functional overview, 5-3
- WSSLnoResp
 - description of, 5-12
 - functional overview, 5-5
- WSSLsendResp
 - description of, 5-13
 - functional overview, 5-5
- WSSnoResp
 - description of, 5-14
 - functional overview, 5-5
- WSSrd
 - description of, 5-15
 - functional overview, 5-3
- WSSrdi
 - description of, 5-16
 - functional overview, 5-3
- WSSrdl
 - description of, 5-17
 - functional overview, 5-3
- WSSsendResp
 - description of, 5-18
 - functional overview, 5-5
- WSSwrt
 - description of, 5-19
 - functional overview, 5-4
- WSSwrti
 - description of, 5-20
 - functional overview, 5-4
- WSSwrtl
 - description of, 5-21
 - functional overview, 5-4
- Servants
 - Commander/Servant hierarchies, 1-3
 - interrupts and asynchronous events, 1-3
- SetByteOrder function
 - description of, 6-14
 - functional overview, 6-5
- SetContext function
 - description of, 6-15
 - functional overview, 6-4
- SetDevInfoLong function
 - description of, 3-13
 - functional overview, 3-3
- SetDevInfoShort function
 - description of, 3-14 to 3-15
 - functional overview, 3-2
- SetDevInfoStr function
 - description of, 3-16
 - functional overview, 3-3
- SetMODID function
 - description of, 8-5
 - functional overview, 8-2
- SetPrivilege function
 - description of, 6-16
 - functional overview, 6-5
- setup/configuration options, TIC chip, 11-9
- signal functions. *See* VXI signal functions.
- SignalDeq function
 - description of, 9-9 to 9-10
 - functional overview, 9-3
- SignalEnq function
 - description of, 9-11
 - functional overview, 9-4
- SignalJam function
 - description of, 9-12
 - functional overview, 9-4
- signals
 - compared with interrupts, 10-1
 - signal queuing, 9-1 to 9-2
- source trigger functions. *See* VXI trigger functions.
- SrcTrig function
 - description of, 11-19
 - functional overview, 11-10
- START/STOP trigger protocol, 11-1
- SYNC trigger protocol, 11-1
- system configuration functions
 - CloseVXIlibrary
 - description of, 3-4
 - functional overview, 3-1
 - CreateDevInfo
 - description of, 3-5
 - functional overview, 3-3
 - FindDevLA
 - description of, 3-6 to 3-7
 - functional overview, 3-2
 - GetDevInfoLong
 - description of, 3-8
 - functional overview, 3-2
 - GetDevInfoShort
 - description of, 3-9 to 3-10
 - functional overview, 3-2
 - GetDevInfoStr
 - description of, 3-11
 - functional overview, 3-2

- InitVXIlibrary
 - description of, 3-12
 - functional overview, 3-1
- overview, 2-1
- SetDevInfoLong
 - description of, 3-13
 - functional overview, 3-3
- SetDevInfoShort
 - description of, 3-14 to 3-15
 - functional overview, 3-2
- SetDevInfoStr
 - description of, 3-16
 - functional overview, 3-3
- system errors, 2-2
- system interrupt handler functions
 - AssertSysreset
 - description of, 12-4
 - functional overview, 12-3
 - DefaultACfailHandler
 - description of, 12-13
 - functional overview, 12-2
 - DefaultBusErrorHandler
 - description of, 12-13
 - functional overview, 12-3
 - DefaultSoftResetHandler
 - description of, 12-14
 - functional overview, 12-3
 - DefaultSysfailHandler
 - description of, 12-14
 - functional overview, 12-1
 - DefaultSysresetHandler
 - description of, 12-14
 - functional overview, 12-3
 - DisableACfail
 - description of, 12-5
 - functional overview, 12-2
 - DisableSoftReset
 - description of, 12-6
 - functional overview, 12-2
 - DisableSysfail
 - description of, 12-6
 - functional overview, 12-1
 - DisableSysreset
 - description of, 12-8
 - functional overview, 12-3
 - EnableACfail
 - description of, 12-9
 - functional overview, 12-2
 - EnableSoftReset
 - description of, 12-10
 - functional overview, 12-2
 - EnableSysfail
 - description of, 12-11
 - functional overview, 12-1
 - EnableSysreset
 - description of, 12-12
 - functional overview, 12-3
- overview, 2-2, 12-1

T

- technical support, Appendix-1
- TIC chip. *See* Trigger Interface Chip (TIC).
- TrigAssertConfig function
 - description of, 11-21 to 11-22
 - functional overview, 11-12
- TrigCntrConfig function
 - description of, 11-23
 - functional overview, 11-13
- TrigExtConfig function
 - description of, 11-24 to 11-25
 - functional overview, 11-12
- trigger configuration functions. *See* VXI trigger functions.
- trigger functions. *See* VXI trigger functions.
- Trigger Interface Chip (TIC)
 - accepting, 11-8
 - block diagram, 11-4
 - combination options, 11-9
 - definition of, 11-3
 - general purpose I/O (GPIO) module block diagram, 11-6
 - mapping/conditioning, 11-8 to 11-9
 - setup/configuration options, 11-9
 - sourcing, 11-6 to 11-7
 - trigger module block diagram, 11-5
 - trigger protocols
 - ASYNCR, 11-1
 - SEMI-SYNCR, 11-1
 - START/STOP, 11-1
 - SYNCR, 11-1
 - triggering hardware capabilities, 11-2 to 11-9
 - embedded and external controller (with TIC chip), 11-3 to 11-9
 - accepting, 11-8
 - combination options, 11-9
 - General Purpose I/O (GPIO) module block diagram, 11-6
 - mapping/conditioning, 11-8 to 11-9
 - setup/configuration options, 11-9
 - sourcing, 11-6 to 11-7
 - TIC chip block diagram, 11-4
 - trigger module block diagram, 11-5
 - embedded controller (without TIC chip), 11-3
 - external controller (without TIC chip), 11-2
 - overview, 11-2
- TrigTickConfig function
 - description of, 11-26 to 11-27
 - functional overview, 11-13
- type definitions, 2-2

U

- UnMapTrigToTrig function
 - description of, 11-28
 - functional overview, 11-12
- UnMapVXIAddress function
 - description of, 6-17
 - functional overview, 6-4

V

- VXI interrupt functions
 - AcknowledgeVXlint
 - description of, 10-6
 - functional overview, 10-5
 - AssertVXlint
 - description of, 10-7
 - functional overview, 10-4
 - DeAssertVXlint
 - description of, 10-8
 - functional overview, 10-5
 - DefaultVXlintHandler
 - description of, 10-15
 - functional overview, 10-4
 - DisableVXlint
 - description of, 10-9
 - functional overview, 10-4
 - DisableVXItoSignalInt
 - description of, 10-10
 - functional overview, 10-3
 - EnableVXlint
 - description of, 10-11
 - functional overview, 10-4
 - EnableVXItoSignalInt
 - description of, 10-12
 - functional overview, 10-3
 - overview, 2-2, 10-1
 - programming considerations, 10-2 to 10-3
 - RouteVXlint
 - description of, 10-13
 - functional overview, 10-3
 - VXlintAcknowledgeMode
 - description of, 10-14
 - functional overview, 10-4
- VXI signal functions
 - DefaultSignalHandler
 - description of, 9-15
 - functional overview, 9-3
 - DisableSignalInt
 - description of, 9-5
 - functional overview, 9-3
 - EnableSignalInt
 - description of, 9-6
 - functional overview, 9-3
 - overview, 2-1, 9-1
 - programming considerations, 9-1 to 9-2
 - RouteSignal
 - description of, 9-7 to 9-8
 - functional overview, 9-3
 - SignalDeq
 - description of, 9-9 to 9-10
 - functional overview, 9-3
 - SignalEnq
 - description of, 9-11
 - functional overview, 9-4
 - SignalJam
 - description of, 9-12
 - functional overview, 9-4
 - WaitForSignal
 - description of, 9-13 to 9-14
 - functional overview, 9-4
- VXI trigger functions
 - acceptor trigger functions, 11-10 to 11-11
 - AcknowledgeTrig
 - description of, 11-14
 - functional overview, 11-11
 - DefaultTrigHandler
 - description of, 11-30
 - functional overview, 11-10, 11-11
 - DefaultTrigHandler2
 - description of, 11-31
 - functional overview, 11-10, 11-11
 - DisableTrigSense
 - description of, 11-15
 - functional overview, 11-11
 - EnableTrigSense
 - description of, 11-16
 - functional overview, 11-11
 - map trigger functions, 11-12
 - MapTrigToTrig
 - description of, 11-17 to 11-18
 - functional overview, 11-12
 - National Instruments hardware capabilities, 11-2 to 11-9
 - embedded and external controller (with TIC chip), 11-3 to 11-9
 - embedded controller (without TIC chip), 11-3
 - external controller (without TIC chip), 11-2
 - overview, 2-2, 11-1
 - protocols for
 - ASYNC, 11-1
 - SEMI-SYNC, 11-1
 - START/STOP, 11-1
 - SYNC, 11-1
 - source trigger functions, 11-10
 - SrcTrig
 - description of, 11-19 to 11-20
 - functional overview, 11-10
 - TrigAssertConfig
 - description of, 11-21 to 11-22
 - functional overview, 11-12

- TrigCntrConfig
 - description of, 11-23
 - functional overview, 11-13
 - TrigExtConfig
 - description of, 11-24 to 11-25
 - functional overview, 11-12
 - trigger configuration functions, 11-12 to 11-13
 - TrigTickConfig
 - description of, 11-26 to 11-27
 - functional overview, 11-13
 - UnMapTrigToTrig
 - description of, 11-28
 - functional overview, 11-12
 - WaitForTrig
 - description of, 11-29
 - functional overview, 11-11
 - VXIbus
 - Commander/Servant hierarchies, 1-3
 - interrupts and asynchronous events, 1-3
 - Message-Based devices, 1-2
 - overview, 1-1 to 1-3
 - platforms supported, 1-1
 - Register-Based devices, 1-2
 - VXI devices, 1-1
 - Word Serial Protocol, 1-2 to 1-3
 - VXIbus Extender functions
 - extender vs. controller parameters, 2-4 to 2-5
 - MapECLtrig
 - description of, 13-3
 - functional overview, 13-1
 - MapTTLtrig
 - description of, 13-4
 - functional overview, 13-1
 - MapUtilBus
 - description of, 13-5
 - functional overview, 13-1
 - MapVXIint
 - description of, 13-6
 - functional overview, 13-2
 - overview, 2-2, 13-1
 - VXIin function
 - description of, 7-3 to 7-4
 - functional overview, 7-2
 - VXIinLR function
 - description of, 8-6
 - functional overview, 8-1
 - VXIinReg function
 - description of, 7-5
 - functional overview, 7-2
 - VXIintAcknowledgeMode function
 - description of, 10-14
 - functional overview, 10-4
 - VXImemAlloc function
 - description of, 8-7
 - functional overview, 8-2
 - VXImemCopy function
 - description of, 8-9
 - functional overview, 8-2
 - VXImemFree function
 - description of, 8-8
 - functional overview, 8-2
 - VXImove function
 - description of, 7-6 to 7-7
 - functional overview, 7-2
 - VXIout function
 - description of, 7-8
 - functional overview, 7-2
 - VXIoutLR function
 - description of, 8-10
 - functional overview, 8-1
 - VXIoutReg function
 - description of, 7-10
 - functional overview, 7-2
 - VXIpeek function
 - description of, 6-18
 - functional overview, 6-4
 - VXIpoke function
 - description of, 6-19
 - functional overview, 6-4
- ## W
- WaitForSignal function
 - description of, 9-13 to 9-14
 - functional overview, 9-4
 - programming considerations, 9-2
 - WaitForTrig function
 - description of, 11-29
 - functional overview, 11-11
 - window functions. *See* low-level VXIbus access functions.
 - windows
 - access privileges, 6-2 to 6-3
 - definition of, 6-1
 - hardware (window) context, 6-2
 - multiple privilege access, 6-2 to 6-3
 - programming considerations, 6-1 to 6-3
 - window base register, 6-1
 - Word Serial Protocol. *See also* Commander Word Serial Protocol functions; Servant Word Serial Protocol functions.
 - Commander/Servant communication, 1-3
 - definition of, 1-2 to 1-3
 - interrupts and asynchronous events, 1-3
 - WSabort function
 - description of, 4-6
 - functional overview, 4-4
 - WSclr function
 - description of, 4-7
 - functional overview, 4-4
 - WScmd function
 - description of, 4-8
 - functional overview, 4-3

- WSEcmd function
 - description of, 4-9
 - functional overview, 4-5
- WSgetTmo function
 - description of, 4-10
 - functional overview, 4-5
- WSLcmd function
 - description of, 4-11
 - functional overview, 4-4
- WSLresp function
 - description of, 4-12
 - functional overview, 4-5
- WSrd function
 - description of, 4-13 to 4-14
 - functional overview, 4-2
- WSrdf function
 - description of, 4-15 to 4-16
 - functional overview, 4-2
- WSrdi function
 - description of, 4-17 to 4-18
 - functional overview, 4-2
- WSrdl function
 - description of, 4-19 to 4-20
 - functional overview, 4-2
- WSresp function
 - description of, 4-21
 - functional overview, 4-4
- WSSabort function
 - description of, 5-9
 - functional overview, 5-6
- WSSdisable function
 - description of, 5-10
 - functional overview, 5-3
- WSSenable function
 - description of, 5-11
 - functional overview, 5-3
- WSSsetTmo function
 - description of, 4-22
 - functional overview, 4-5
- WSSLnoResp function
 - description of, 5-12
 - functional overview, 5-5
- WSSLsendResp function
 - description of, 5-13
 - functional overview, 5-5
- WSSnoResp function
 - description of, 5-12, 5-14
 - functional overview, 5-5
- WSSrd function
 - description of, 5-15
 - functional overview, 5-3
- WSSrdi function
 - description of, 5-16
 - functional overview, 5-3
- WSSrdl function
 - description of, 5-17
 - functional overview, 5-3
- WSSsendResp function
 - description of, 5-18
 - functional overview, 5-5
- WSSwrt function
 - description of, 5-19
 - functional overview, 5-4
- WSSwrti function
 - description of, 5-20
 - functional overview, 5-4
- WSSwrtl function
 - description of, 5-21
 - functional overview, 5-4
- WStrg function
 - description of, 4-23
 - functional overview, 4-4
- WSwrt function
 - description of, 4-24 to 4-25
 - functional overview, 4-3
- WSwrtf function
 - description of, 4-26 to 4-27
 - functional overview, 4-3
- WSwrti function
 - description of, 4-28 to 4-29
 - functional overview, 4-3
- WSwrtl function
 - description of, 4-30 to 4-31
 - functional overview, 4-3