# 1Mx1 CMOS Dynamic RAM Page Mode, Commercial and Industrial Temperature Range

The MCM511000A is a 1.0µ CMOS high-speed, dynamic random access memory. It is organized as 1,048,576 one-bit words and fabricated with CMOS silicon-gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost.

The MCM511000A requires only ten address lines; row and column address inputs are multiplexed. The device is packaged in a standard 300-mil dual-in-line plastic package (DIP), a 300-mil SOJ plastic package, and a 100-mil zig-zag in-line package (ZIP).

- Two Temperature Ranges: Commercial 0°C to 70°C Industrial -40°C to +85°C
- Three-State Data Output
- · Common I/O with Early Write
- Fast Page Mode
- Test Mode
- TTL-Compatible Inputs and Output
- RAS Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 512 Cycle Refresh: MCM511000A = 8 ms MCM51L1000A = 64 ms
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (tRAC):

MCM511000A-70 and MCM51L1000A-70 = 70 ns (Max)

MCM511000A-80 and MCM51L1000A-80 = 80 ns (Max)

MCM511000A-10 and MCM51L1000A-10 = 100 ns (Max)

· Low Active Power Dissipation:

MCM511000A-70 and MCM51L1000A-70 = 440 mW (Max) MCM511000A-80 and MCM51L1000A-80 = 385 mW (Max) MCM511000A-10 and MCM51L1000A-10 = 330 mW (Max)

• Low Standby Power Dissipation:

MCM511000A and MCM51L1000A = 11 mW (Max, TTL Levels)

MCM511000A = 5.5 mW (Max, CMOS Levels)

MCM51L1000A = 1.1 mW (Max, CMOS Levels)

#### n r 26 J V<sub>SS</sub> 25 D Q DUAL-IN-LINE wσ 24 T CAS RAS [ 3 18 VSS 23 NC TF [ wπ 17 h Q 22 A9 NC 🛚 5 PIN 16 CAS BAS [ ASSIGNMENT 15 A9 14 A8 18 □ A8 13 🛭 A7 h A7 17 D A6 16 12 D A6 A2 [ 11 A5 15 1 A5 A3 [] 12 АЗ [] v<sub>CC</sub> ☐ 13 10 A4 14 A4 v<sub>CC</sub> ₫ 9

## MCM511000A MCM51L1000A



P PACKAGE 300 MIL PLASTIC CASE 7074



J PACKAGE 300 MIL SOJ CASE 822




Z PACKAGE PLASTIC ZIG-ZAG IN-LINE CASE 836

PIN NAMES					
A0-A9 Address Input					
D Data Input					
Q Data Output					
W Read/Write Enable					
RAS Row Address Strobe					
CAS Column Address Strobe					
VCC Power Supply (+5 V)					
V <sub>SS</sub> Ground					
TF Test Function Enable					
No Connection					

ZIG-Z	AG	IN-L	INE
A9	3	2	CAS
Q D	5	.4.	V <sub>SS</sub>
RĀŠ	7.	6	w
NC.	9	8	TF
A0	11	10	NC
A2	13	, 14	A1
vcc	15	16	АЗ
A5	17	18	A4
<b>A</b> 7	19	20	A6 A8

SMALL OUTLINE



## ABSOLUTE MAXIMUM RATING (See Note)

Rating	Symbol	Value	Unit	
Power Supply Voltage	Vcc	-1 to +7	v	
Voltage Relative to VSS for Any P	in Except V <sub>CC</sub>	V <sub>in</sub> , V <sub>out</sub>	-1 to +7	+ ·
Test Function Input Voltage		V <sub>in (TF)</sub>	-1 to +10.5	v
Data Out Current		lout	50	mA
Power Dissipation		PD	600	mW
Operating Temperature Range	Commercial Industrial	TA	0 to +70 -40 to +85	°C
Storage Temperature Range		T <sub>sto</sub>	-55 to +150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

## DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C} \text{ and } -40 \text{ to } +85^{\circ}\text{C}, \text{ Unless Otherwise Noted})$ 

## RECOMMENDED OPERATING CONDITIONS

Parameter Parameter	Symbol	Min	Тур	Max	11-14	T
Supply Voltage (Operating Voltage Range)			1717	Mex	Unit	Notes
The state of the s	v <sub>cc</sub>	4.5	5.0	5.5	V	1
	Vss	0	0	0		
ogic High Voltage, All Inputs	VIH	2.4		6.5	<del></del> _	╆
ogic Low Voltage, All Inputs		-		<del>                                     </del>		<u>'</u> -
est Function Input High Voltage		-1.0		0.8	٧	1
	V <sub>IH (TF)</sub>	V <sub>CC</sub> + 4.5	-	10.5	V	1
est Function Input Low Voltage	VIL (TF)	-1.0		V <sub>CC</sub> + 1.0		<del></del>

## DC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit	Notes
VCC Power Supply Current  MCM511000A-70 and MCM51L1000A-70, t <sub>RC</sub> = 130 ns, T <sub>A</sub> = 0°C to 70°C  MCM511000A-80 and MCM51L1000A-80, t <sub>RC</sub> = 150 ns, T <sub>A</sub> = 0°C to 70°C  MCM511000A-10 and MCM51L1000A-10, t <sub>RC</sub> = 180 ns, T <sub>A</sub> = 0°C to 70°C  MCM511000A-C70 and MCM51L1000A-C70, t <sub>RC</sub> = 130 ns, T <sub>A</sub> = -40°C to +85°C  MCM511000A-C80 and MCM51L1000A-C80, t <sub>RC</sub> = 150 ns, T <sub>A</sub> = -40°C to +85°C  MCM511000A-C10 and MCM51L1000A-C10, t <sub>RC</sub> = 180 ns, T <sub>A</sub> = -40°C to +85°C	lcc1	_ _ _ _	80 70 60 85 75 65	mA	3
V <sub>CC</sub> Power Supply Current (Standby) ( <del>RAS</del> =CAS=V <sub>IH</sub> )  MCM511000A- and MCM51L1000A-, T <sub>A</sub> = 0°C to 70°C  MCM511000A-C and MCM51L1000A-C, T <sub>A</sub> = −40°C to +85°C	ICC2	<u>-</u>	2	mA	
VCC Power Supply Current During RAS Only Refresh Cycles (CAS=V <sub> H</sub> ) MCM511000A-70 and MCM51L1000A-70, t <sub>RC</sub> = 130 ns, T <sub>A</sub> = 0°C to 70°C MCM511000A-80 and MCM51L1000A-80, t <sub>RC</sub> = 150 ns, T <sub>A</sub> = 0°C to 70°C MCM511000A-10 and MCM51L1000A-10, t <sub>RC</sub> = 180 ns, T <sub>A</sub> = 0°C to 70°C MCM511000A-C70 and MCM51L1000A-C70, t <sub>RC</sub> = 130 ns, T <sub>A</sub> = -40°C to +85°C MCM511000A-C80 and MCM51L1000A-C80, t <sub>RC</sub> = 150 ns, T <sub>A</sub> = -40°C to +85°C MCM511000A-C10 and MCM51L1000A-C10, t <sub>RC</sub> = 180 ns, T <sub>A</sub> = -40°C to +85°C	lcc3		80 70 60 85 75 65	mA	3
V <sub>CC</sub> Power Supply Current During Fast Page Mode Cycle (\$\overline{RAS}\$ = V <sub>IL</sub> )  MCM511000A-70 and MCM51L1000A-70, tp <sub>C</sub> = 40 ns, T <sub>A</sub> = 0°C to 70°C  MCM511000A-80 and MCM51L1000A-80, tp <sub>C</sub> = 45 ns, T <sub>A</sub> = 0°C to 70°C  MCM511000A-10 and MCM51L1000A-10, tp <sub>C</sub> = 55 ns, T <sub>A</sub> = 0°C to 70°C  MCM511000A-C70 and MCM51L1000A-70, tp <sub>C</sub> = 40 ns, T <sub>A</sub> = -40°C to +85°C  MCM511000A-C80 and MCM51L1000A-C80, tp <sub>C</sub> = 45 ns, T <sub>A</sub> = -40°C to +85°C  MCM511000A-C10 and MCM51L1000A-C10, tp <sub>C</sub> = 55 ns, T <sub>A</sub> = -40°C to +85°C	IGC4	_ _ _ _	60 50 40 65 55 45	mA	3, 4
V <sub>CC</sub> Power Supply Current (Standby) (RAS=CAS=V <sub>CC</sub> -0.2 V) MCM511000A-, T <sub>A</sub> = 0°C to 70°C and MCM511000A-C, T <sub>A</sub> = -40°C to +85°C MCM51L1000A-, T <sub>A</sub> = 0°C to 70°C MCM51L1000A-C, T <sub>A</sub> = -40°C to +85°C	ICC5	<u>-</u>	1.0 200 400	mA μA μA	
V <sub>CC</sub> Power Supply Current During CAS Before RAS Refresh Cycle MCM511000A-70 and MCM51L1000A-70, t <sub>RC</sub> = 130 ns, T <sub>A</sub> = 0°C to 70°C MCM511000A-80 and MCM51L1000A-80, t <sub>RC</sub> = 150 ns, T <sub>A</sub> = 0°C to 70°C MCM511000A-10 and MCM51L1000A-10, t <sub>RC</sub> = 180 ns, T <sub>A</sub> = 0°C to 70°C MCM511000A-C70 and MCM51L1000A-C70, t <sub>RC</sub> = 130 ns, T <sub>A</sub> = −40°C to +85°C MCM511000A-C80 and MCM51L1000A-C80, t <sub>RC</sub> = 150 ns, T <sub>A</sub> = −40°C to +85°C MCM511000A-C10 and MCM51L1000A-C10, t <sub>RC</sub> = 180 ns, T <sub>A</sub> = −40°C to +85°C	ICC6		80 70 60 85 75 65	mA	3
$V_{CC}$ Power Supply Current, Battery Backup Mode (t <sub>RC</sub> = 125 μs. t <sub>RAS</sub> = 1 μs. CAS=CAS Before RAS Cycle or 0.2 V, A0–A9, $\overline{W}$ , D = $V_{CC}$ = 0.2 V or 0.2 V) MCM51L1000A-, T <sub>A</sub> = 0°C to 70°C MCM51L1000A-C, T <sub>A</sub> = $-40$ °C to $+85$ °C	ICC7	_ 	300 500	μА	3
Input Leakage Current (Except TF) (0 V ≤ Vin ≤ 6.5 V)	likg(I)	-10	10	μА	<u> </u>
Input Leakage Current (TF) (0 V ≤ V <sub>in</sub> (TF) ≤ V <sub>CC</sub> + 0.5 V)	l <sub>lkg(l)</sub>	-10	10	μA	<b>↓</b>
Output Leakage Current (CAS = V <sub>IH</sub> , 0 V ≤ V <sub>out</sub> ≤ 5.5 V)	l <sub>lkg(O)</sub>	-10	10	μA	<b>_</b>
Test Function Input Current ( $V_{CC} + 4.5 \text{ V} \le V_{in} \text{ (TF)} \le V_{CC} \le 10.5 \text{ V}$ )	lin (TF)		1	mA	╄.
Output High Voltage (I <sub>OH</sub> = -5 mA)	VOH	2.4	<del>  -</del>	V	┿-
Output Low Voltage (I <sub>OL</sub> = 4.2 mA)	VOL	<u> </u>	0.4	v	

## CAPACITANCE (f = 1.0 MHz, T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5 V, Periodically Sampled Rather Than 100% Tested)

CAPACITATION (1 = 1:0 tol. 12; 1A = 20 0; 1CC					_
Parameter		Symbol	Max	Unit	Notes
Input Capacitance	D, A0-A9	C <sub>in</sub>	5	pF	4
I The Capacitance	RAS, CAS, W, TF		7	1	
Output Capacitance (CAS = V <sub>IH</sub> to Disable Output)	Q	Cout	7	pF	4

## NOTES:

- All voltages referenced to VSS.
   Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
   Measured with one address transition per page mode cycle.
   Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: C = IΔt/ΔV.

## **AC OPERATING CONDITIONS AND CHARACTERISTICS**

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C} \text{ and } -40 \text{ to } +85^{\circ}\text{C}, \text{Unless Otherwise Noted})$ 

## READ. WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, 4, and 5)

Paris de	Sym	bol		1000A-70 L1000A-70		1000A-80 L1000A-80	MCM511000A-10 MCM51L1000A-10			
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	RELREL	†RC	130	T -	150		180		ns	6
Read-Write Cycle Time	†RELREL	tRWC	155		175		210	<del>  -</del>	ns	6
Page Mode Cycle Time	†CELCEL	tPC	40		45		55	+		0
Page Mode Read-Write Cycle Time	<sup>t</sup> CELCEL	tPRWC	65	<del> </del>	70	<del> </del>	85	<del>  _</del>	ns	<b>-</b>
Access Time from RAS	IRELQV	<sup>†</sup> RAC		70	<del></del>	80		100	ns	<del> </del>
Access Time from CAS	CELQV	1CAC		20	<del>                                     </del>	20		25	ns	7, 8
Access Time from Column Address	tavov	tAA		35		40		50	ns	7, 9
Access Time from CAS Precharge	<sup>t</sup> CEHQV	<sup>t</sup> CPA		35		40		50	ns	7, 10
CAS to Output in Low-Z	CELQX	ICLZ	0		<del>-</del> -	<del>  -</del> -	0		ns	7
Output Buffer and Turn-Off Delay	CEHQZ	tOFF I	0	20	0	20	0	-	ns	7
Transition Time (Rise and Fall)	IT	t <sub>T</sub>	3	50	3	50	3	20	ns	11
RAS Precharge Time	TREHREL	tap	50	<del>  ==</del> -	60	30		50	ns	
RAS Pulse Width	TRELREH	<sup>1</sup> RAS	70	10,000	80	10.000	70		ns	
RAS Pulse Width (Fast Page Mode)	TRELREH	IRASP	70	100,000	80	10,000	100	10,000	ns	
RAS Hold Time	†CELREH	†RSH	20	100,000	20	<del>                                     </del>	100	100,000	ns	
RAS Hold Time from CAS Precharge (Page Mode Cycle Only)	tCELREH .	†HHCP	35		40	=	25 50		ns ns	
CAS Hold Time	†RELCEH	t <sub>CSH</sub>	70		80		100	┝┈┩		
CAS Pulse Width	CELCEH	tCAS	20	10,000	20	10.000	25	10,000	ns	
RAS to CAS Delay Time	RELCEL	¹RCD	20	50	20	60	25		ns	
RAS to Column Address Delay Time	†RELAV	¹RAD	15	35	15	40		75	ns	12
CAS to RAS Precharge Time	CEHREL	tCRP	5		5	-40	20	50	ns	_13
CAS Precharge Time (Page Mode Cycle Only)	CEHCEL	tCP	10		10	<del></del>	5 10		ns ns	
Row Address Setup Time	†AVREL	†ASFI	0		0				_	
Row Address Hold Time	RELAX	t <sub>RAH</sub>	10		10	<del>-</del> +	0	_=-	ns	
Column Address Setup Time	TAVCEL	†ASC	0	+	0		15		ns	
Column Address Hold Time	†CELAX	<sup>1</sup> CAH	15		15		20		ns	

## NOTES:

- (continued)
- 1. V<sub>IH</sub> min and V<sub>IL</sub> max are reference levels for measuring timing of input signals. Transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>. 2. An initial pause of 200 μs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between  $v_{IH}$  and  $v_{IL}$  (or between  $v_{IL}$  and  $\bar{v_{IH}}$  in a monotonic manner.
- 4. AC measurements t<sub>T</sub> = 5.0 ns.
- TF pin must be at V<sub>IL</sub> or open if not used.
- 6. The specifications for t<sub>RC</sub> (min) and t<sub>RWC</sub> (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C and -40°C  $\leq$  T<sub>A</sub>  $\leq$  +85°C) is assured.
- Measured with a current load equivalent to 2 TTL (-200 μA, +4 mA) loads and 100 pF with the data output trip points set at V<sub>OH</sub> = 2.0 V and V<sub>OL</sub> = 0.8 V.
- Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max).
- Assumes that t<sub>RCD</sub> ≥ t<sub>RCD</sub> (max).
- 10. Assumes that t<sub>RAD</sub> ≥ t<sub>RAD</sub> (max).
   11. t<sub>OFF</sub> (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 12. Operation within the t<sub>RCD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RCD</sub> (max) is specified as a reference point only; if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.

  13. Operation within the t<sub>RAD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RAD</sub> (max) is specified as a reference point only; if t<sub>RAD</sub> is
- greater than the specified tRAD (max) limit, then access time is controlled exclusively by tAA.

## MCM511000A • MCM51L1000A


DEAD WRITE AND READ-WRITE CYCLES (Continued)

Parameter	Symb	MCM511000A-70 Symbol MCM51L1000A-70		MCM511000A-80 MCM51L1000A-80		MCM511000A-10 MCM51L1000A-10		Unit	Note:	
rarameter	Std	Alt	Min	Max	Min	Max	Min	Max	• • •	
Column Address Hold Time Referenced to RAS	<sup>t</sup> RELAX	<sup>t</sup> AR	55		60	_	75	_	ns	
Column Address to RAS Lead Time	tavreh	<sup>1</sup> RAL	35	_	40	_	50	<u> </u>	ns	
Read Command Setup Time	†WHCEL	tRCS	0	-	0	_	0		ns	
Read Command Hold Time Referenced to CAS	tCEHWX	<sup>t</sup> RCH	0	_	0		0	_	ns	14
Read Command Hold Time Referenced to RAS	<sup>t</sup> REHWX	tRRH	0	_	0	_	0		ns	14
Write Command Hold Time Referenced to CAS	<sup>†</sup> CELWH	†WCH	15	_	15	_	20		ns	
Write Command Hold Time Referenced to RAS	<sup>†</sup> RELWH	tWCR	55	_	60	_	75		ns	
Write Command Pulse Width	twLwH	tWP	15		15	_	20	_	ns	
Write Command to RAS Lead Time	†WLREH	tRWL	20	_	20	_	25		ns	
Write Command to CAS Lead Time	tWLCEH	tCWL	20	<u> </u>	20		25	_	ns	
Data in Setup Time	†DVCEL	¹DS	0	T -	0		0		ns	15
Data in Hold Time	†CELDX	<sup>†</sup> DH	15		15		20		ns	15
Data in Hold Time Referenced to	†RELDX	†DHR	55		60		75	_	ns	
Refresh Period MCM511000A MCM51L1000A	<sup>t</sup> RVRV	<sup>1</sup> RFSH	_	8 64	_	8 64	<u> </u>	8 64	ms	
Write Command Setup Time	†WLCEL	twcs	0	Ī	0	_	0		ns	16
CAS to Write Delay	tCELWL	†CWD	20		20	Τ-	25	<b>—</b>	ns	16
RAS to Write Delay	tRELWL	tRWD	70	<u> </u>	80	_	100	I -	ns	16
Column Address to Write Delay Time	tAVWL	tawD	35	-	40	-	50		ns	16
CAS Precharge to Write Delay Time	1CEHWL	tCPWD	35		40	_	50	T -	ns	16
CAS Setup Time for CAS Before RAS Refresh	¹RELCEL	tcsn	5	_	5	-	5		ns	
CAS Hold Time for CAS Before RAS Refresh	<sup>t</sup> RELCEH	†CHR	15	T -	15		20	_	ns	
CAS Precharge to CAS Active Time	<sup>†</sup> REHCEL	†RPC	0	_	0	_	0	<u> </u>	ns	
CAS Precharge Time for CAS Before RAS Counter Test	†CEHCEL	tCPT	40	_	40	<u> </u>	50		ns	
CAS Precharge Time	†CEHCEL	tCPN	10	_	10		15		ns	
Test Mode Enable Setup Time Referenced to RAS	TEHREL	tTES	0		0		0		ns	
Test Mode Enable Hold Time Referenced to RAS	<sup>1</sup> REHTEL	ttehr.	0		0		0		ns	
Test Mode Enable Hold Time Referenced to CAS	<sup>†</sup> CEHTEL	<sup>t</sup> TEHC	0	_	0		0		ns	


## NOTES:

 <sup>14.</sup> Either tara or tara must be satisfied for a read cycle.
 15. These parameters are referenced to CAS leading edge in early write cycles and to W leading edge in delayed write or read-write cycles.

<sup>16.</sup> twos. trwo. tcwp. tcpwp, and tawp are not restrictive operating parameters. They are included in the data sheet as electrical character-IWCS-IRWD-ICWD-ICPWD, are not restrictive operating parameters. They are included in the data sheet as electrical challed issues only; if  $WCS \ge t_{WCS} \ge t_{WCS}$  (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if  $t_{CWD} \ge t_{CWD}$  (min),  $t_{RWD} \ge t_{RWD}$  (min),  $t_{RWD} \ge t_{RWD}$  (min),  $t_{RWD} \ge t_{RWD}$  (min), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.




## **EARLY WRITE CYCLE**




## READ-WRITE CYCLE t RP - tash TROD - t CRP 1CAS - t CPN - tRWL - t<sub>CWL</sub>-IRAL → I<sub>ASC\_</sub> ADDRESSES VIH COLUMN ADDRESS ROW ADDRESS t AWD + t<sub>CWD</sub> -- t<sub>DH</sub> tos VALID DATA IOFF TRAC Q (DATA OUT) VOH -- HIGH Z -VALID DATA t CLZ

## FAST PAGE MODE READ CYCLE




MOTOROLA MEMORY DATA

## FAST PAGE MODE EARLY WRITE CYCLE




MOTOROLA MEMORY DATA


# RAS ONLY REFRESH CYCLE (W and A9 are Don't Care)




# CAS BEFORE RAS REFRESH CYCLE (W and A0 to A9 are Don't Care)




## HIDDEN REFRESH CYCLE (READ)



## HIDDEN REFRESH CYCLE (EARLY WRITE)





#### DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 8 milliseconds with the device powered up), a wake up sequence of eight active cycles is necessary to ensure proper operation.

#### ADDRESSING THE RAM

The ten address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe ( $\overline{RAS}$ ) and column address strobe ( $\overline{CAS}$ ), into two separate 10-bit address fields. A total of twenty address bits, ten rows and ten columns, will decode one of the 1,048,576 bit tocations in the device.  $\overline{RAS}$  active transition is followed by  $\overline{CAS}$  active transition (active = V IL. taco minimum) for all read or write cycles. The delay between  $\overline{RAS}$  and  $\overline{CAS}$  active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external  $\overline{\text{CAS}}$  signal is ignored until an internal  $\overline{\text{RAS}}$  signal is available. This "gate" feature on the external  $\overline{\text{CAS}}$  clock enables the internal  $\overline{\text{CAS}}$  line as soon as the row address hold time (tpAH) specification is met (and defines tpCD minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the  $\overline{\text{CAS}}$  clock.

There are two other variations in addressing the 1M RAM: RAS only refresh cycle and CAS before RAS refresh cycle. Both are discussed in separate sections that follow.

#### **READ CYCLE**

The DRAM may be read with four different cycles: "normal" random read cycle, page mode read cycle, read-write cycle, and page mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with  $\overline{RAS}$  and  $\overline{CAS}$  active transitions latching the desired bit location. The write  $(\overline{W})$  input level must be high  $(V_{IH})$ .  $t_{RCS}$  (minimum) before the  $\overline{CAS}$  active transition, to enable read mode.

Both the RAS and  $\overline{\text{CAS}}$  clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. However,  $\overline{\text{CAS}}$  must be active before or at tractorial maximum to guarantee valid data out (Q) at track (access time from  $\overline{\text{RAS}}$  active transition). If the tractorial maximum is exceeded, read access time is determined by the  $\overline{\text{CAS}}$  clock active transition (tractor).

The RAS and CAS clocks must remain active for a minimum time of tras and tras respectively, to complete the read cycle. We must remain high throughout the cycle, and for time trans or trace and trace the transition. The transition of the transiti

#### WRITE CYCLE

The user can write to the DRAM with any of four cycles: early write, late write, page mode early write, and page mode readwrite. Early and late write modes are discussed here, while page mode write operations are covered in another section.

A write cycle begins as described in ADDRESSING THE RAM. Write mode is enabled by the transition of  $\overline{W}$  to active  $(V_{|L})$ . Early and late write modes are distinguished by the active transition of  $\overline{W}$ , with respect to  $\overline{CAS}$ . Minimum active time  $t_{RAS}$  and  $t_{CAS}$ , and precharge time  $t_{RP}$  apply to write mode, as in the read mode.

An early write cycle is characterized by  $\overline{W}$  active transition at minimum time twos before  $\overline{CAS}$  active transition. Data in (D) is referenced to  $\overline{CAS}$  in an early write cycle.  $\overline{RAS}$  and  $\overline{CAS}$  clocks must stay active for tpwL and tcwL, respectively, after the start of the early write operation to complete the cycle.

Q remains High Z throughout an early write cycle because  $\overline{W}$  active transition precedes or coincides with  $\overline{CAS}$  active transition, keeping data-out buffers disabled. This feature can be utilized on systems with a common I/O bus, provided all writes are performed with early write cycles, to prevent bus contention

A late write cycle occurs when  $\overline{W}$  active transition is made after  $\overline{CAS}$  active transition.  $\overline{W}$  active transition could be delayed for almost 10 microseconds after  $\overline{CAS}$  active transition, (tRCD+tCWD+tRWL+2tT)  $\leq$  tRAS, if other timing minimums (tRCD-tRWL, and tT) are maintained. D is referenced to  $\overline{W}$  active transition in a late write cycle. Output buffers are enabled by  $\overline{CAS}$  active transition but Q may be indeterminate—sende 16 of AC operating conditions table.  $\overline{RAS}$  and  $\overline{CAS}$  must remain active for tRWL and tCWL, respectively, after  $\overline{W}$  active transition to complete the write cycle.

#### **READ-WRITE CYCLE**

A read-write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the **WRITE CYCLE** section, except  $\overline{W}$  must remain high for  $t_{CWD}$  minimum after the  $\overline{CAS}$  active transition, to quarantee valid Q before writing the bit.

#### PAGE MODE CYCLES

Page mode allows fast successive data operations at all 2048 column locations on a selected row of the 1M dynamic RAM. Read access time in page mode (tCAC) is typically half the regular  $\overline{RAS}$  clock access time, tRAC. Page mode operation consists of keeping  $\overline{RAS}$  active while toggling  $\overline{CAS}$  between V<sub>IH</sub> and V<sub>IL</sub>. The row is latched by  $\overline{RAS}$  active transition, while each  $\overline{CAS}$  active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read, write, or read-write cycle, as described in prior sections. Once the timing requirements for the first cycle are met,  $\overline{CAS}$  transitions to inactive for minimum of tcp, white  $\overline{RAS}$  remains low (V<sub>IL</sub>). The second  $\overline{CAS}$  active transition while  $\overline{RAS}$  is low initiates the first page mode cycle (tpc or tpRWC). Either a read, write, or read-write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by tpASp. Page mode operation is ended when  $\overline{RAS}$  transitions to inactive, coincident with or following  $\overline{CAS}$  inactive transition.

#### DEEDERH CVCI ER

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge degrades with time and temperature, thus each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the MCM511000A require refresh every 8 milliseconds while refresh time for the MCM51L1000A is 64 milliseconds.

Refresh is accomplished by cycling through the 512 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM511000A and 124.8 microseconds for the MCM51L1000A. Burst refresh, a refresh of all 512 rows consecutively, must be performed every 8 milliseconds on the MCM5111000A and 64 milliseconds on the MCM5111000A.

A normal read, write, or read-write operation to the RAM will refresh all the bits (2048) associated with the particular row decoded. Three other mehtods of refresh, RAS-only refresh, CAS before RAS refresh, and Hidden refresh are available on this device for greater system flexibility.

## RAS-Only Refresh

 $\overline{\text{RAS}}$ -only refresh consists of  $\overline{\text{RAS}}$  transition to active, latching the row address to be refreshed, while  $\overline{\text{CAS}}$  remains high (V<sub>IH</sub>) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

## CAS Before RAS Refresh

CAS before RAS refresh is enabled by bringing CAS active before RAS. This clock order actives an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh).

#### Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding  $\overline{\text{CAS}}$  active at the end of a read or write cycle, while  $\overline{\text{RAS}}$  cycles inactive for  $\overline{\text{tpp}}$  and back to active, starts the hidden refresh. This is essentially the execution of a  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh from a cycle in progress (see Figure 1).

## **CAS BEFORE RAS REFRESH COUNTER TEST**

The internal refresh counter of this device can be tested with a CAS before RAS refresh counter test. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 512 cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed after a minimum of eight CAS before RAS initialization cycles. Test procedure:

- 1. Write "0"s into all memory cells with normal write mode.
- Select a column address, read "0" out and write "1" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 512 times.
- Read the "1"s which were written in step 2 in normal read mode.
- 4. Using the same starting column address as in step 2, read "1" out and write "0" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 512 times.
- 5. Read "0"s which were written in step 4 in normal read mode.
- 6. Repeat steps 1 to 5 using complement data.




Figure 1. Hidden Refresh Cycle

## TEST MODE

Internal organization of this device (256K×4) allows it to be tested as if it were a 256K×1 DRAM. Only nine of the ten addresses (A0–A8) are used in test mode; A9 is internally disabled. A test mode write cycle writes data, D (data in), to a bit in each of the four 256K×1 blocks (B0–B3), in parallet. A test mode cycle reads a bit in each of the four blocks. If data is the same in all four bits, Q (data out) is the same as the data in each bit. If data is not the same in all four bits, Q is high Z. See truth table and test mode block diagram.

Test mode can be used in any timing cycle, including page

mode cycles. The test mode function is enabled by holding the "TF" pin on "super voltage" for the specified period (tTES, tTEHR, tTEHC; see **TEST MODE CYCLE**).

"Super voltage" = V<sub>CC</sub> + 4.5 V


#### where

4.5 V <  $V_{CC}$  < ;5.5 V and maximum voltage = 10.5 V. A9 is ignored in test mode. In normal operation, the "TF" pin must either be connected to  $V_{II}$ , or left open.


Test Mode Truth Table

D	BO	B1	B2	B3	Q
0	0	0	0	0	0
<u>-</u>	<u>'</u>	High-Z			


## **TEST MODE BLOCK DIAGRAM**



## TEST MODE BLOCK DIAGRAM



# ORDERING INFORMATION (Order by Full Part Number)



## Commercial Temperature Range 0 to 70°C

		•	
Full Part Numbers— MCM511000AP70 MCM511000AP80 MCM511000AP10	MCM511000AJ70 MCM511000AJ80 MCM511000AJ10	MCM511000AJ70R2 MCM511000AJ80R2 MCM511000AJ10R2	MCM511000AZ70 MCM511000AZ80 MCM511000AZ10
MCM51L1000AP70 MCM51L1000AP80 MCM51L1000AP10	MCM51L1000AJ70 MCM51L1000AJ80 MCM51L1000AJ10	MCM51L1000AJ70R2 MCM51L1000AJ80R2	MCM51L1000AZ70 MCM51L1000AZ80
			BACB4641 1000 A 710

## Industrial Temperature Range -40 to +85°C

MCM511000APC70 MCM51100	00AJC70 MCM511000AJC70R2	MCM511000AZC70
MCM511000APC80 MCM51100	00AJC80 MCM511000AJC80R2	MCM511000AZC80
MCM511000APC10 MCM51100	00AJC10 MCM511000AJC10R2	MCM511000AZC10
MCM51L1000APC70 MCM51L10	00AJC70 MCM51L100AJC70R2	MCM51L1000AZC70
MCM51L1000APC80 MCM51L10	00AJC80 MCM51L100AJC80R2	MCM51L1000AZC80
MCM51L1000APC10_MCM51L10	NA IC10 MCM51L100A IC10D3	MCMETI 1000A7C10

NOTE: Low Power Industrial Temperature SOJ device part numbers are one character shorter than corresponding PDIP or ZIP part numbers.