

# PRELIMINARY DATA SHEET

# NEC

## AGC AMPLIFIER | UPC3211GR

### FEATURES


- **WIDE GAIN CONTROL RANGE:** 55 dB (TYP)
- **LOW DISTORTION:**  
 IM<sub>3</sub> = 57 dBc (TYP) at P<sub>OUT</sub> = -10 dBm  
 IM<sub>2</sub> = 44 dBc (TYP) at P<sub>OUT</sub> = -10 dBm
- **SUPPLY VOLTAGE:** 9 V
- **PACKAGED IN 20 PIN SSOP SUITABLE FOR HIGH-DENSITY SURFACE MOUNT**

### DESCRIPTION

The UPC3211GR is a Silicon RFIC designed as an AGC amplifier for digital CATV return path applications. This IC consists of an AGC amplifier with 55 dB gain control range which is packaged in a 20 pin SSOP.

NEC's stringent quality assurance and test procedures ensure the highest reliability and performance.

### INTERNAL BLOCK DIAGRAM



### ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C, V<sub>CC</sub> = 9 V, V<sub>AGC</sub> = 0 V, V<sub>PS</sub> = 9 V, unless otherwise specified)

PART NUMBER PACKAGE OUTLINE			UPC3211GR S20		
SYMBOLS	PARAMETERS AND CONDITIONS	UNITS	MIN	TYP	MAX
I <sub>CC</sub>	Circuit Current (no input signal), V <sub>AGC</sub> = 0 V V <sub>AGC</sub> = 3 V	mA mA	29	38 43	51
I <sub>CC(PS)</sub>	Circuit Current in Power Save Mode (no input signal), V <sub>PS</sub> = 0 V <sup>1</sup>	mA		3	
G <sub>MAX</sub>	Maximum Gain <sup>2</sup>	dB	14	16	18
G <sub>CR</sub>	Gain Control Range <sup>2</sup> , V <sub>AGC</sub> = 0 to 3 V	dB	47	55	
G <sub>FLAT</sub>	Gain Flatness, f <sub>IN</sub> = 5 to 100 MHz, 6 MHz Bandwidth	dB		±0.1	
P <sub>SAT</sub>	Saturated Output Power, P <sub>IN</sub> = -5 dBm	dBm		+5	
I <sub>SOL</sub>	Isolation in Sleep Mode, V <sub>PS</sub> = 0 V <sup>1</sup>	dB	60	65	
IM <sub>2</sub>	2nd Order Intermodulation Level, f <sub>IN1</sub> = 65 MHz, f <sub>IN2</sub> = 66.8 MHz, P <sub>OUT</sub> = -10 dBm	dBc		44	40
IM <sub>3</sub>	3rd Order Intermodulation Level, f <sub>IN1</sub> = 65 MHz, f <sub>IN2</sub> = 66.8 MHz, P <sub>OUT</sub> = -10 dBm	dBc		57	50
NF	Noise Figure, f <sub>IN</sub> = 65 MHz	dB		10	
OIP <sub>3</sub>	Output 3rd Order Intercept Point, f <sub>IN1</sub> = 65 MHz, f <sub>IN2</sub> = 66.8 MHz	dBm		+16	
T <sub>PS (RISE)</sub>	Power Save Rise Time, V <sub>PS(OFF)</sub> → V <sub>PS(ON)</sub>	μs		200	
T <sub>PS (FALL)</sub>	Power Save Fall Time, V <sub>PS(ON)</sub> → V <sub>PS(OFF)</sub>	mS		1.7	

Notes:

1. Bias V<sub>PS</sub> through a 5 kΩ Resistor.
2. f<sub>IN</sub> = 65 MHz, P<sub>IN</sub> = -20 dBm.

**ABSOLUTE MAXIMUM RATINGS<sup>1</sup>** (T<sub>A</sub> = 25°C)

SYMBOLS	PARAMETERS	UNITS	RATINGS
V <sub>CC</sub>	Supply Voltage	V	11.0
V <sub>PS</sub>	Power Save Voltage <sup>3</sup>	V	11.0
V <sub>AGC</sub>	AGC Control Voltage	V	3.6
P <sub>D</sub>	Power Dissipation <sup>2</sup>	mW	500
T <sub>A</sub>	Operating Ambient Temp.	°C	-40 to +75
T <sub>STG</sub>	Storage Temp. Range	°C	-55 to +150
P <sub>IN(MAX)</sub>	Maximum Input Level	dBm	+5

Notes:


1. Operation in excess of any one of these conditions may result in permanent damage.
2. T<sub>A</sub> = 75°C Mounted on a 50x50x1.6 mm double epoxy glass board.
3. Bias V<sub>PS</sub> through 5 kΩ resistor.

**RECOMMENDED OPERATING CONDITIONS**


SYMBOLS	PARAMETERS	UNITS	MIN	TYP	MAX
V <sub>CC</sub>	Supply Voltage	V	8.0	9.0	10.0
V <sub>PS</sub>	Power Save Voltage	V	0	-	10.0
V <sub>AGC</sub>	AGC Control Voltage	V	0	-	3.3
T <sub>A</sub>	Operating Ambient Temp.	°C	-40	+25	+75
f <sub>IN</sub>	Input Frequency	MHz	5	-	100
P <sub>IN(MAX)</sub>	Maximum Input Level	dBm	-	-	0

**TYPICAL PERFORMANCE CURVES** (T<sub>A</sub> = 25°C)


**CIRCUIT CURRENT vs. SUPPLY VOLTAGE**




**CIRCUIT CURRENT vs. POWER SAVE VOLTAGE**









**CIRCUIT CURRENT vs. AGC VOLTAGE**



**PA BIAS VOLTAGE vs. SUPPLY VOLTAGE**




TYPICAL PERFORMANCE CURVES (TA = 25°C)




STANDARD PERFORMANCE CURVES (TA = 25°C)


3RD ORDER INTERMODULATION LEVEL AND OUTPUT POWER vs. INPUT POWER




2ND ORDER INTERMODULATION LEVEL AND OUTPUT POWER vs. INPUT POWER




CIRCUIT CURRENT vs. TEMPERATURE



GAIN vs. INPUT FREQUENCY AND TEMPERATURE




GAIN vs. AGC VOLTAGE AND TEMPERATURE



## STANDARD PERFORMANCE CURVES ( $T_A = 25^\circ\text{C}$ )


### INPUT IMPEDANCE (PIN 19)



	Start 0.1 MHz	Stop 100 MHz
$\Delta 1$ : 5 MHz	533.6 $\Omega$	-16.4 $\Omega$
$\Delta 2$ : 40 MHz	515.2 $\Omega$	-81.4 $\Omega$
$\Delta 3$ : 65 MHz	493.7 $\Omega$	-123.3 $\Omega$
$\Delta 4$ : 100 MHz	455.9 $\Omega$	-190.3 $\Omega$

$T_A = 25^\circ\text{C}$   
 $V_{CC} = 9\text{ V}$   
 $P_{IN} = -20\text{ dBm}$

### OUTPUT IMPEDANCE (PIN 11)



	Start 5 MHz	Stop 100 MHz
$\Delta 1$ : 5 MHz	9.779 $\Omega$	-2.306 $\Omega$
$\Delta 2$ : 40 MHz	10.066 $\Omega$	3.033 $\Omega$
$\Delta 3$ : 65 MHz	10.574 $\Omega$	5.237 $\Omega$
$\Delta 4$ : 100 MHz	11.88 $\Omega$	7.805 $\Omega$


$T_A = 25^\circ\text{C}$   
 $V_{CC} = 9\text{ V}$   
 $P_{IN} = -20\text{ dBm}$

DISCONTINUED


**PIN FUNCTIONS**

Pin No.	Symbol	Pin Voltage (V)	Description	Equivalent Circuit					
1	NC	—	No connection. This pin should be left open.						
2	VAGC	0 to 3	Automatic gain control pin. VAGC Up = Gain Down.						
3	GND	0	Differential amp ground pins. These pins must be connected to system ground. Form ground pattern as wide as possible to minimize ground impedance.						
4									
5	Vcc1	9.0	Supply voltage pin for the AGC amp. This pin should be connected with a bypass capacitor to minimize ground impedance.						
6	Vcc2	9.0	Supply voltage pin for the differential amp and output block. This pin should be connected with a bypass capacitor to minimize ground impedance.						
7	GND	0	Differential amp ground pins. These pins must be connected to system ground. Form ground pattern as wide as possible to minimize ground impedance.						
8									
9									
10	REG BYPASS	1.64	Bypass pin of regulator block. This pin should be bypassed to ground through a capacitor.						
11	OUT2	6.9	Signal output pins. These are emitter-follower outputs, which feature low impedance. In case of single-ended output, the unused pin should be connected to ground through a load resistor.						
12	OUT1	6.9							
13	GND	0	Output block ground pin. This pin must be connected to system ground. Form ground pattern as wide as possible to minimize ground impedance.						
14	PA_BIAS	2.45	This pin provides the base bias voltage to transistors configured as a power amplifier.						
15	Vps	9.0	Power save control pin can control the On/Sleep state with bias as follows: <table border="1" style="margin: 10px auto;"> <thead> <tr> <th>Vps (V)</th> <th>STATE</th> </tr> </thead> <tbody> <tr> <td>3-9</td> <td>ON</td> </tr> <tr> <td>0-2</td> <td>SLEEP</td> </tr> </tbody> </table> It is recommended to use a 5 kΩ in series with this pin.		Vps (V)	STATE	3-9	ON	0-2
Vps (V)	STATE								
3-9	ON								
0-2	SLEEP								
16	GND	0	AGC amp ground pin. This pin must be connected to system ground. Form ground pattern as wide as possible to minimize ground impedance.						
18									
17	AGC <sub>IN2</sub>	2.43	Signal input pins. In the case of single-ended input, bypass the unused pin to ground through a capacitor.						
19	AGC <sub>IN1</sub>	2.43							
20	NC	—	No connection. This pin should be left open.						

TYPICAL APPLICATION




MEASUREMENT CIRCUIT



Note:  
 1. The pin that is not connected to the 50 Ω test system should be grounded through a 50 Ω resistor.

**PACKAGE DIMENSIONS** (Units in mm)

**PACKAGE OUTLINE S20**



Note:  
1. All dimensions are typical unless otherwise specified.

**ORDERING INFORMATION**

PART NUMBER	QUANTITY
UPC3211GR-E1	2.5 k/Reel

Notes:  
Embossed tape, 12 mm wide. Pin 1 indicates pull-out direction of tape.