

8-Bit CMOS Microcontrollers with A/D Converter

Devices included in this data sheet:

- PIC16C63A
- PIC16C65B PIC16C74B

PIC16C73B

PIC16CXX Microcontroller Core Features:


- High-performance RISC CPU
- Only 35 single word instructions to learn
- All single cycle instructions except for program branches which are two cycle
- Operating speed: DC 20 MHz clock input DC - 200 ns instruction cycle
- 4K x 14 words of Program Memory, 192 x 8 bytes of Data Memory (RAM)
- Interrupt capability
- Eight-level deep hardware stack
- Direct, indirect and relative addressing modes
- Power-on Reset (POR)
- Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- Programmable code-protection
- Power-saving SLEEP mode
- · Selectable oscillator options
- Low-power, high-speed CMOS EPROM technology
- Wide operating voltage range: 2.5V to 5.5V
- High Sink/Source Current 25/25 mA
- Commercial, Industrial and Automotive temperature ranges
- Low-power consumption:
 - < 5 mA @ 5V, 4 MHz
 - 23 μA typical @ 3V, 32 kHz
 - < 3 µA typical standby current


Devices	I/O A/D		PSP	Interrupts
	Pins	Chan.		
PIC16C63A	22	-	No	10
PIC16C65B	33	-	Yes	11
PIC16C73B	22	5	No	11
PIC16C74B	33	8	Yes	12

PIC16C7X Peripheral Features:

- Timer0: 8-bit timer/counter with 8-bit prescaler
- Timer1: 16-bit timer/counter with prescaler can be incremented during sleep via external crystal/clock
- Timer2: 8-bit timer/counter with 8-bit period register, prescaler and postscaler
- · Capture, Compare, PWM modules
 - Capture is 16-bit, max. resolution is 200 ns
 - Compare is 16-bit, max. resolution is 200 ns
 - PWM max. resolution is 10-bit
- 8-bit multichannel Analog-to-Digital converter
- Synchronous Serial Port (SSP) with SPI[™] and I²C[™]
- Universal Synchronous Asynchronous Receiver Transmitter (USART/SCI)
- Parallel Slave Port (PSP), 8-bits wide with external RD, WR and CS controls
- Brown-out detection circuitry for Brown-out Reset (BOR)

Pin Diagram:





Key Features PICmicro™ Mid-Range MCU Family Reference Manual (DS33023)	PIC16C63A	PIC16C65B	PIC16C73B	PIC16C74B
Program Memory (EPROM) x 14	4K	4K	4K	4K
Data Memory (Bytes) x 8	192	192	192	192
Pins	28	40	28	40
Parallel Slave Port	—	Yes	—	Yes
Capture/Compare/PWM Modules	2	2	2	2
Timer Modules	3	3	3	3
A/D Channels	_	—	5	8
Serial Communication	SPI/I ² C, USART	SPI/I ² C, USART	SPI/I ² C, USART	SPI/I ² C, USART
In-Circuit Serial Programming	Yes	Yes	Yes	Yes
Brown-out Reset	Yes	Yes	Yes	Yes
Interrupt Sources	10	11	11	12
Packages	28-pin SDIP, SOIC, SSOP, Windowed Cerdip	40-pin PDIP; 44-pin PLCC, MQFP, TQFP, Windowed Cerdip	28-pin SDIP, SOIC, SSOP, Windowed Cerdip	40-pin PDIP; 44-pin PLCC, MQFP, TQFP, Windowed Cerdip

Table of Contents

1.0	General Description	5				
2.0	PIC16C63A/65B/73B/74B Device Varieties					
3.0	Architectural Overview					
4.0	Memory Organization					
4.0 5.0	/O Ports					
5.0 6.0	Timer0 Module					
6.0 7.0						
7.0 8.0	Timer1 Module					
	Timer2 Module					
9.0	Capture/Compare/PWM ModuleS					
	Synchronous Serial Port (SSP) Module					
	Universal Synchronous Asynchronous Receiver Transmitter (USART)					
	Analog-to-Digital Converter (A/D) Module					
	Special Features of the CPU					
	Instruction Set Summary					
	Development Support					
	Electrical Characteristics					
17.0	DC and AC Characteristics Graphs and Tables	137				
18.0	Packaging Information	139				
Appe	dix A: Revision History	151				
Appe	Idix B: Device Differences	151				
Appe	ndix C: DEVICE MIGRATIONS - PIC16C63/65A/73A/74A → PIC16C63A/65B/73B/74B	152				
Appe	ndix D: Migration from Baseline to Midrange Devices	154				
On-L	Dn-Line Support					
	Reader Response					
	roduct Identification System					
	•					

To Our Valued Customers

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number. e.g., DS30000A is version A of document DS30000.

New Customer Notification System

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.

Errata

An errata sheet may exist for current devices, describing minor operational differences (from the data sheet) and recommended workarounds. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (602) 786-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Corrections to this Data Sheet

We constantly strive to improve the quality of all our products and documentation. We have spent a great deal of time to ensure that this document is correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error, please:

- Fill out and mail in the reader response form in the back of this data sheet.
- E-mail us at webmaster@microchip.com.

We appreciate your assistance in making this a better document.

NOTES:

1.0 GENERAL DESCRIPTION

The PIC16C63A/65B/73B/74B devices are low-cost, high-performance, CMOS, fully-static, 8 bit microcontrollers in the PIC16CXX mid-range family.

All PICmicro[®] microcontrollers employ an advanced RISC architecture. The PIC16CXX microcontroller family has enhanced core features, eight-level deep stack and multiple internal and external interrupt sources. The separate instruction and data buses of the Harvard architecture allow a 14-bit wide instruction word with the separate 8-bit wide data. The two stage instruction pipeline allows all instructions to execute in a single cycle, except for program branches, which require two cycles. A total of 35 instructions (reduced instruction set) are available. Additionally, a large register set gives some of the architectural innovations used to achieve a very high performance.

The PIC16C63A/73B devices have 22 I/O pins. The PIC16C65B/74B devices have 33 I/O pins. Each device has 192 bytes of RAM. In addition, several peripheral features are available including: three timer/ counters, two Capture/Compare/PWM modules and two serial ports. The Synchronous Serial Port (SSP) can be configured as either a 3-wire Serial Peripheral Interface (SPI) or the two-wire Inter-Integrated Circuit (I²C) bus. The Universal Synchronous Asynchronous Receiver Transmitter (USART) is also known as the Serial Communications Interface or SCI. Also, a 5channel high-speed 8-bit A/D is provided on the PIC16C73B, while the PIC16C74B offers 8 channels. The 8-bit resolution is ideally suited for applications requiring low-cost analog interface, e.g., thermostat control, pressure sensing, etc.

The PIC16C63A/65B/73B/74B devices have special features to reduce external components, thus reducing cost, enhancing system reliability and reducing power consumption. There are four oscillator options, of which the single pin RC oscillator provides a low-cost solution, the LP oscillator minimizes power consumption, XT is a standard crystal, and the HS is for high speed crystals. The SLEEP (power-down) feature provides a power-saving mode. The user can wake up the chip from SLEEP through several external and internal interrupts and resets.

A highly reliable Watchdog Timer (WDT), with its own on-chip RC oscillator, provides protection against software lock-up, and also provides one way of waking the device from SLEEP.

A UV erasable CERDIP packaged version is ideal for code development, while the cost-effective One-Time-Programmable (OTP) version is suitable for production in any volume.

The PIC16C63A/65B/73B/74B devices fit nicely in many applications ranging from security and remote sensors to appliance control and automotive. The EPROM technology makes customization of application programs (transmitter codes, motor speeds, receiver frequencies, etc.) extremely fast and convenient. The small footprint packages make this microcontroller series perfect for all applications with space limitations. Low cost, low power, high performance, ease of use and I/O flexibility make the PIC16C63A/65B/73B/74B devices very versatile, even in areas where no microcontroller use has been considered before (e.g., timer functions, serial communication, capture and compare, PWM functions and coprocessor applications).

1.1 Family and Upward Compatibility

Users familiar with the PIC16C5X microcontroller family will realize that this is an enhanced version of the PIC16C5X architecture. Please refer to Appendix A for a detailed list of enhancements. Code written for the PIC16C5X can be easily ported to the PIC16CXX family of devices (Appendix B).

1.2 Development Support

PICmicro[®] devices are supported by the complete line of Microchip Development tools.

Please refer to Section 15.0 for more details about Microchip's development tools.

NOTES:

2.0 PIC16C63A/65B/73B/74B DEVICE VARIETIES

A variety of frequency ranges and packaging options are available. Depending on application and production requirements, the proper device option can be selected using the information in the PIC16C63A/65B/73B/74B Product Identification System section at the end of this data sheet. When placing orders, please use that page of the data sheet to specify the correct part number.

For the PIC16C7X family, there are two device "types" as indicated in the device number:

- 1. **C**, as in PIC16**C**74. These devices have EPROM type memory and operate over the standard voltage range.
- 2. **LC**, as in PIC16**LC**74. These devices have EPROM type memory and operate over an extended voltage range.

2.1 UV Erasable Devices

The UV erasable version, offered in windowed CERDIP packages, is optimal for prototype development and pilot programs. This version can be erased and reprogrammed to any of the oscillator modes.

Microchip's PICSTART[®] Plus and PRO MATE[®] II programmers both support programming of the PIC16C63A/65B/73B/74B.

2.2 <u>One-Time-Programmable (OTP)</u> <u>Devices</u>

The availability of OTP devices is especially useful for customers who need the flexibility for frequent code updates and small volume applications.

The OTP devices, packaged in plastic packages, permit the user to program them once. In addition to the program memory, the configuration bits must also be programmed.

2.3 <u>Quick-Turnaround-Production (QTP)</u> <u>Devices</u>

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who choose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices but with all EPROM locations and configuration options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. Please contact your local Microchip Technology sales office for more details.

2.4 <u>Serialized Quick-Turnaround</u> <u>Production (SQTPSM) Devices</u>

Microchip offers a unique programming service where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number, which can serve as an entry-code, password or ID number. NOTES:

3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC16CXX family can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC16CXX uses a Harvard architecture, in which program and data are accessed from separate memories using separate buses. This improves bandwidth over traditional von Neumann architecture in which program and data are fetched from the same memory using the same bus. Separating program and data buses further allows instructions to be sized differently than the 8-bit wide data word. Instruction opcodes are 14-bits wide making it possible to have all single word instructions. A 14-bit wide program memory access bus fetches a 14-bit instruction in a single cycle. A twostage pipeline overlaps fetch and execution of instructions (Example 3-1). Consequently, most instructions execute in a single cycle (200 ns @ 20 MHz) except for program branches.

All devices covered by this datasheet contain 4K x 14-bit program memory and 192 x 8-bit data memory.

The PIC16CXX can directly or indirectly address its register files or data memory. All special function registers, including the program counter, are mapped in the data memory. The PIC16CXX has an orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC16CXX simple yet efficient. In addition, the learning curve is reduced significantly.

PIC16CXX devices contain an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between the data in the working register and any register file.

The ALU is 8-bits wide and capable of addition, subtraction, shift and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. In two-operand instructions, typically one operand is the working register (W register). The other operand is a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.

The W register is an 8-bit working register used for ALU operations. It is not an addressable register.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the STATUS register. The C and DC bits operate as a borrow bit and a digit borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.




FIGURE 3-1: PIC16C63A/65B/73B/74B BLOCK DIAGRAM

Pin Name	DIP Pin#	SOIC Pin#	I/O/P Type	Buffer Type	Description
OSC1/CLKIN	9	9	I	ST/CMOS ⁽³⁾	Oscillator crystal input/external clock source input.
OSC2/CLKOUT	10	10	0	-	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, the OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
MCLR/Vpp	1	1	I/P	ST	Master clear (reset) input or programming voltage input. This pin is an active low reset to the device.
					PORTA is a bi-directional I/O port.
RA0/AN0 ⁽⁴⁾	2	2	I/O	TTL	RA0 can also be analog input 0 ⁽⁴⁾
RA1/AN1 ⁽⁴⁾	3	3	I/O	TTL	RA1 can also be analog input 1 ⁽⁴⁾
RA2/AN2 ⁽⁴⁾	4	4	I/O	TTL	RA2 can also be analog input 2 ⁽⁴⁾
RA3/AN3/VREF ⁽⁴⁾	5	5	I/O	TTL	RA3 can also be analog input 3 or analog reference voltage ⁽⁴⁾
RA4/T0CKI	6	6	I/O	ST	RA4 can also be the clock input to the Timer0 module. Output is open drain type.
RA5/SS/AN4 ⁽⁴⁾	7	7	I/O	TTL	RA5 can also be analog input 4 ⁽⁴⁾ or the slave select for the synchronous serial port.
					PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.
RB0/INT	21	21	I/O	TTL/ST ⁽¹⁾	RB0 can also be the external interrupt pin.
RB1	22	22	I/O	TTL	
RB2	23	23	I/O	TTL	
RB3	24	24	I/O	TTL	
RB4	25	25	I/O	TTL	Interrupt on change pin.
RB5	26	26	I/O	TTL	Interrupt on change pin.
RB6	27	27	I/O	TTL/ST ⁽²⁾	Interrupt on change pin. Serial programming clock.
RB7	28	28	I/O	TTL/ST ⁽²⁾	Interrupt on change pin. Serial programming data.
					PORTC is a bi-directional I/O port.
RC0/T1OSO/T1CKI	11	11	I/O	ST	RC0 can also be the Timer1 oscillator output or Timer1 clock input.
RC1/T1OSI/CCP2	12	12	I/O	ST	RC1 can also be the Timer1 oscillator input or Capture2 input/Compare2 output/PWM2 output.
RC2/CCP1	13	13	I/O	ST	RC2 can also be the Capture1 input/Compare1 output/PWM1 output.
RC3/SCK/SCL	14	14	I/O	ST	RC3 can also be the synchronous serial clock input/output for both SPI and I ² C modes.
RC4/SDI/SDA	15	15	I/O	ST	RC4 can also be the SPI Data In (SPI mode) or data I/O (I ² C mode).
RC5/SDO	16	16	I/O	ST	RC5 can also be the SPI Data Out (SPI mode).
RC6/TX/CK	17	17	I/O	ST	RC6 can also be the USART Asynchronous Transmit or Synchronous Clock.
RC7/RX/DT	18	18	I/O	ST	RC7 can also be the USART Asynchronous Receive or Synchronous Data.
Vss	8, 19	8, 19	Р	<u> </u>	Ground reference for logic and I/O pins.
Vdd	20	20	Р	_	Positive supply for logic and I/O pins.
Legend: I = input Note 1: This buffer	O = outp — = Not	used	TTL =	input/output TTL input	P = power ST = Schmitt Trigger input

TABLE 3-1:	PIC16C63A/73B PINOU	T DESCRIPTION

2: This buffer is a Schmitt Trigger input when used in serial programming mode.

3: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.

4: A/D module is not available in the PIC16C63A.

Pin Name	DIP Pin#	PLCC Pin#	TQFP MQFP Pin#	I/O/P Type	Buffer Type	Description
OSC1/CLKIN	13	14	30	Ι	ST/CMOS ⁽⁴⁾	Oscillator crystal input/external clock source input.
OSC2/CLKOUT	14	15	31	0	_	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
MCLR/Vpp	1	2	18	I/P	ST	Master clear (reset) input or programming voltage input. This pin is an active low reset to the device.
						PORTA is a bi-directional I/O port.
RA0/AN0 ⁽⁵⁾	2	3	19	I/O	TTL	RA0 can also be analog input 0 ⁽⁵⁾
RA1/AN1 ⁽⁵⁾	3	4	20	I/O	TTL	RA1 can also be analog input 1 ⁽⁵⁾
RA2/AN2 ⁽⁵⁾	4	5	21	I/O	TTL	RA2 can also be analog input 2 ⁽⁵⁾
RA3/AN3/VREF ⁽⁵⁾	5	6	22	I/O	TTL	RA3 can also be analog input 3 or analog reference voltage ⁽⁵⁾
RA4/T0CKI	6	7	23	I/O	ST	RA4 can also be the clock input to the Timer0 timer/ counter. Output is open drain type.
RA5/ SS /AN4 ⁽⁵⁾	7	8	24	I/O	TTL	RA5 can also be analog input 4 ⁽⁵⁾ or the slave select for the synchronous serial port.
						PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.
RB0/INT	33	36	8	I/O	TTL/ST ⁽¹⁾	RB0 can also be the external interrupt pin.
RB1	34	37	9	I/O	TTL	
RB2	35	38	10	I/O	TTL	
RB3	36	39	11	I/O	TTL	
RB4	37	41	14	I/O	TTL	Interrupt on change pin.
RB5	38	42	15	I/O	TTL	Interrupt on change pin.
RB6	39	43	16	I/O	TTL/ST ⁽²⁾	Interrupt on change pin. Serial programming clock.
RB7	40	44	17	I/O	TTL/ST ⁽²⁾	Interrupt on change pin. Serial programming data.
Legend: I = input	0 = 0	utput lot used	•		put/output TTL input	P = power ST = Schmitt Triager input

TABLE 3-2:PIC16C65B/74B PINOUT DESCRIPTION

— = Not used TTL = TTL input ST = Schmitt Trigger input
 Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in serial programming mode.

3: This buffer is a Schmitt Trigger input when configured as general purpose I/O and a TTL input when used in the parallel slave port mode (for interfacing to a microprocessor bus).

4: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.

5: A/D is not available on the PIC16C65B.

TABLE 3-2:	PIC16C65B/74B PINOUT DESCRIPTION (CONTINUED)	
-------------------	--	--

Pin Name	DIP Pin#	PLCC Pin#	TQFP MQFP Pin#	I/O/P Type	Buffer Type	Description
						PORTC is a bi-directional I/O port.
RC0/T1OSO/T1CKI	15	16	32	I/O	ST	RC0 can also be the Timer1 oscillator output or a Timer1 clock input.
RC1/T1OSI/CCP2	16	18	35	I/O	ST	RC1 can also be the Timer1 oscillator input or Capture2 input/Compare2 output/PWM2 output.
RC2/CCP1	17	19	36	I/O	ST	RC2 can also be the Capture1 input/Compare1 output/ PWM1 output.
RC3/SCK/SCL	18	20	37	I/O	ST	RC3 can also be the synchronous serial clock input/ output for both SPI and I ² C modes.
RC4/SDI/SDA	23	25	42	I/O	ST	RC4 can also be the SPI Data In (SPI mode) or data I/O (I^2C mode).
RC5/SDO	24	26	43	I/O	ST	RC5 can also be the SPI Data Out (SPI mode).
RC6/TX/CK	25	27	44	I/O	ST	RC6 can also be the USART Asynchronous Transmit or Synchronous Clock.
RC7/RX/DT	26	29	1	I/O	ST	RC7 can also be the USART Asynchronous Receive or Synchronous Data.
						PORTD is a bi-directional I/O port or parallel slave port when interfacing to a microprocessor bus.
RD0/PSP0	19	21	38	I/O	ST/TTL ⁽³⁾	
RD1/PSP1	20	22	39	I/O	ST/TTL ⁽³⁾	
RD2/PSP2	21	23	40	I/O	ST/TTL ⁽³⁾	
RD3/PSP3	22	24	41	I/O	ST/TTL ⁽³⁾	
RD4/PSP4	27	30	2	I/O	ST/TTL ⁽³⁾	
RD5/PSP5	28	31	3	I/O	ST/TTL ⁽³⁾	
RD6/PSP6	29	32	4	I/O	ST/TTL ⁽³⁾	
RD7/PSP7	30	33	5	I/O	ST/TTL ⁽³⁾	
						PORTE is a bi-directional I/O port.
RE0/RD/AN5 ⁽⁵⁾	8	9	25	I/O	ST/TTL ⁽³⁾	RE0 can also be read control for the parallel slave port, or analog input 5 ⁽⁵⁾ .
RE1/WR/AN6 ⁽⁵⁾	9	10	26	I/O	ST/TTL ⁽³⁾	RE1 can also be write control for the parallel slave port, or analog input 6 ⁽⁵⁾ .
RE2/CS/AN7 ⁽⁵⁾	10	11	27	I/O	ST/TTL ⁽³⁾	RE2 can also be select control for the parallel slave port, or analog input $7^{(5)}$.
Vss	12,31	13,34	6,29	Р	—	Ground reference for logic and I/O pins.
Vdd	11,32	12,35	7,28	Р	_	Positive supply for logic and I/O pins.
NC	-	1,17,28, 40	12,13, 33,34		_	These pins are not internally connected. These pins should be left unconnected.
Legend: I = input	0 = 0 — = N	utput lot used			put/output TL input	P = power ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in serial programming mode.

3: This buffer is a Schmitt Trigger input when configured as general purpose I/O and a TTL input when used in the parallel slave port mode (for interfacing to a microprocessor bus).

4: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.

5: A/D is not available on the PIC16C65B.

3.1 **Clocking Scheme/Instruction Cycle**

The clock input (from OSC1) is internally divided by four to generate four non-overlapping quadrature clocks namely, Q1, Q2, Q3 and Q4. Internally, the program counter (PC) is incremented every Q1, the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 3-2.

3.2 Instruction Flow/Pipelining

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle, while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO), then two cycles are required to complete the instruction (Example 3-1).

A fetch cycle begins with the program counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the "Instruction Register" (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).





FIGURE 3-2: **CLOCK/INSTRUCTION CYCLE**

INSTRUCTION PIPELINE FLOW EXAMPLE 3-1:



"flushed" from the pipeline, while the new instruction is being fetched and then executed.

4.0 MEMORY ORGANIZATION


4.1 Program Memory Organization

The PIC16C63A/65B/73B/74B has a 13-bit program counter capable of addressing an 8K x 14 program memory space. All devices covered by this datasheet have 4K x 14 bits of program memory. The address range is 0000h - 0FFFh for all devices.

Accessing a location above 0FFFh will cause a wraparound.

The reset vector is at 0000h and the interrupt vector is at 0004h.

FIGURE 4-1: PIC16C63A/65B/73B/74B PROGRAM MEMORY MAP AND STACK



4.2 Data Memory Organization

The data memory is partitioned into multiple banks which contain the General Purpose Registers (GPR) and the Special Function Registers (SFR). Bits RP1 and RP0 are the bank select bits.

RP1:RP0 (STATUS<6:5>)

- = 00 \rightarrow Bank0
- = 01 \rightarrow Bank1
- = 10 \rightarrow Bank2
- = 11 \rightarrow Bank3

Each bank extends up to 7Fh (128 bytes). The lower locations of each bank are reserved for the SFRs. Above the SFRs are GPRs, implemented as static RAM.

All implemented banks contain SFRs. Some "high use" SFRs from one bank may be mirrored in another bank for code reduction and quicker access.

Note:	Maintain	the	IRP	and	RP1	bits	clear	in
	these devices.							

4.2.1 GENERAL PURPOSE REGISTER FILE

The register file can be accessed either directly or indirectly through the File Select Register (FSR) (Section 4.5).

FIGURE 4-2: REGISTER FILE MAP

File Addres	55	A	File ddress					
00h	INDF ⁽¹⁾	INDF ⁽¹⁾	80h					
01h	TMR0	OPTION_REG	81h					
02h	PCL	PCL	82h					
03h	STATUS	STATUS	83h					
04h	FSR	FSR	84h					
05h	PORTA	TRISA	85h					
06h	PORTB	TRISB	86h					
07h	PORTC	TRISC	87h					
08h	PORTD ⁽²⁾	TRISD ⁽²⁾	88h					
09h	PORTE ⁽²⁾	TRISE ⁽²⁾	89h					
0Ah	PCLATH	PCLATH	8Ah					
0Bh	INTCON	INTCON	8Bh					
0Ch	PIR1	PIE1	8Ch					
0Dh	PIR2	PIE2	8Dh					
0Eh	TMR1L	PCON	8Eh					
0Fh	TMR1H		8Fh					
10h	T1CON		90h					
11h	TMR2		91h					
12h	T2CON	PR2	92h					
13h	SSPBUF	SSPADD	93h					
14h	SSPCON	SSPSTAT	94h					
15h	CCPR1L		95h					
16h	CCPR1H		96h					
17h	CCP1CON		97h					
18h	RCSTA	TXSTA	98h					
19h	TXREG	SPBRG	99h					
1Ah	RCREG		9Ah					
1Bh	CCPR2L		9Bh					
1Ch	CCPR2H		9Ch					
1Dh	CCP2CON		9Dh					
1Eh	ADRES ⁽³⁾	(2)	9Eh					
1Fh	ADCON0 ⁽³⁾	ADCON1 ⁽³⁾	9Fh					
20h			A0h					
	General Purpose	General Purpose						
	Register	Register						
7Fh			FFh					
	Bank 0	Bank 1						
Unimplemented data memory locations, read as '0'.								
Note 1:	Not a physical reg	ister.						
2:	These registers are not implemented on the							
0 -	PIC16C63A/73B, read as '0'. These registers are not implemented on the							
3:	PIC16C63A/65B,	•	UN THE					
	· · · · · ,							

4.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and Peripheral Modules for controlling the desired operation of the device. These registers are implemented as static RAM.

The Special Function Registers can be classified into two sets (core and peripheral). Those registers associated with the "core" functions are described in this section, and those related to the operation of the peripheral features are described in the section of that peripheral feature.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets ⁽³⁾
Bank 0											
00h	INDF ⁽⁴⁾	Addressing	this location	uses conter	nts of FSR to	address dat	a memory (r	ot a physica	l register)	0000 0000	0000 0000
01h	TMR0	Timer0 mod	lule's registe	r						xxxx xxxx	uuuu uuuu
02h	PCL ⁽⁴⁾	Program Co	ounter's (PC)) Least Signi	ficant Byte					0000 0000	0000 0000
03h	STATUS ⁽⁴⁾	IRP ⁽²⁾	RP1 ⁽²⁾	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
04h	FSR ⁽⁴⁾	Indirect data	a memory ad	ddress pointe	ər					xxxx xxxx	uuuu uuuu
05h	PORTA	—	_	PORTA Dat	a Latch wher	n written: PO	RTA pins wh	nen read		0x 0000	0u 0000
06h	PORTB	PORTB Dat	a Latch whe	en written: PO	ORTB pins w	hen read				xxxx xxxx	uuuu uuuu
07h	PORTC	PORTC Dat	a Latch whe	en written: P	ORTC pins w	hen read				xxxx xxxx	uuuu uuuu
08h	PORTD ⁽⁵⁾	PORTD Dat	a Latch whe	en written: P	ORTD pins w	hen read				XXXX XXXX	uuuu uuuu
09h	PORTE ⁽⁵⁾	—	_	—	—	—	RE2	RE1	RE0	xxx	uuu
0Ah	PCLATH ^(1,4)	_	_	_	Write Buffer	for the uppe	r 5 bits of the	e Program C	ounter	0 0000	0 0000
0Bh	INTCON ⁽⁴⁾	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽⁵⁾	ADIF ⁽⁶⁾	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
0Dh	PIR2	_	_	_	-	_	_	_	CCP2IF	0	0
0Eh	TMR1L	Holding reg	ister for the	Least Signifi	cant Byte of t	he 16-bit TN	IR1 register			xxxx xxxx	uuuu uuuu
0Fh	TMR1H	Holding reg	ister for the	Most Signific	ant Byte of th	ne 16-bit TM	R1 register			xxxx xxxx	uuuu uuuu
10h	T1CON	—	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu
11h	TMR2	Timer2 mod	lule's registe	r						0000 0000	0000 0000
12h	T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
13h	SSPBUF	Synchronou	is Serial Por	t Receive Bu	uffer/Transmit	Register				xxxx xxxx	uuuu uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	СКР	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
15h	CCPR1L	Capture/Co	mpare/PWN	I Register1 (LSB)					xxxx xxxx	uuuu uuuu
16h	CCPR1H	Capture/Co	mpare/PWN	I Register1 (MSB)					xxxx xxxx	uuuu uuuu
17h	CCP1CON	_	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00x
19h	TXREG	USART Trai	nsmit Data F	Register						0000 0000	0000 0000
1Ah	RCREG	USART Red	USART Receive Data Register								0000 0000
1Bh	CCPR2L	Capture/Co	mpare/PWN	I Register2 (LSB)					xxxx xxxx	uuuu uuuu
1Ch	CCPR2H	Capture/Co	mpare/PWN	I Register2 (MSB)					xxxx xxxx	uuuu uuuu
1Dh	CCP2CON	—	_	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	00 0000
1Eh	ADRES ⁽⁶⁾	A/D Result	Register							xxxx xxxx	uuuu uuuu
1Fh	ADCON0 ⁽⁶⁾	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON	0000 00-0	0000 00-0

TABLE 4-1:	SPECIAL FUNCTION REGISTER	SUMMARY

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented read as '0'.

Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8>.

2: The IRP and RP1 bits are reserved; always maintain these bits clear.

3: Other (non power-up) resets include external reset through MCLR and watchdog timer reset.

4: These registers can be addressed from either bank.

5: PORTD, PORTE and the parallel slave port are not implemented on the PIC16C63A/73B; always maintain these bits and registers clear.

6: The A/D is not implemented on the PIC16C63A/65B; always maintain these bits and registers clear.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets ⁽³⁾
Bank 1	1										
80h	INDF ⁽⁴⁾	Addressing	this location	uses conte	nts of FSR to	address dat	a memory (r	not a physica	I register)	0000 0000	0000 0000
81h	OPTION_REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
82h	PCL ⁽⁴⁾	Program Co	ounter's (PC)) Least Signi	ificant Byte					0000 0000	0000 0000
83h	STATUS ⁽⁴⁾	IRP ⁽²⁾	RP1 ⁽²⁾	RP0	то	PD	Z	DC	С	0001 1xxx	000g quuu
84h	FSR ⁽⁴⁾	Indirect data	a memory ad	ddress point	er					xxxx xxxx	uuuu uuuu
85h	TRISA	_		PORTA Da	ta Direction R	egister				11 1111	11 1111
86h	TRISB	PORTB Dat	a Direction F	Register						1111 1111	1111 1111
87h	TRISC	PORTC Dat	ta Direction I	Register						1111 1111	1111 1111
88h	TRISD ⁽⁵⁾	PORTD Dat	ta Direction I	Register						1111 1111	1111 1111
89h	TRISE ⁽⁵⁾	IBF	OBF	IBOV	PSPMODE	—	PORTE Da	ta Direction	Bits	0000 -111	0000 -111
8Ah	PCLATH ^(1,4)	_	_	—	Write Buffer	for the uppe	er 5 bits of th	e Program C	counter	0 0000	0 0000
8Bh	INTCON ⁽⁴⁾	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
8Ch	PIE1	PSPIE ⁽⁵⁾	ADIE ⁽⁶⁾	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
8Dh	PIE2	—	-	—	—	—	—	—	CCP2IE	0	0
8Eh	PCON	_	_	_	—	—	_	POR	BOR	dd	uu
8Fh	_	Unimpleme	Unimplemented							-	_
90h	_	Unimpleme	Jnimplemented							-	_
91h	_	Unimpleme	nted							-	_
92h	PR2	Timer2 Peri	od Register							1111 1111	1111 1111
93h	SSPADD	Synchronou	is Serial Por	t (I ² C mode)) Address Re	gister				0000 0000	0000 0000
94h	SSPSTAT	—	—	D/A	Р	S	R/W	UA	BF	00 0000	00 0000
95h	_	Unimpleme	nted							-	_
96h	_	Unimpleme	nted							-	-
97h	_	Unimpleme	nted							-	-
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	Generator R	egister	•				•	0000 0000	0000 0000
9Ah	_	Unimplemented							-	-	
9Bh	_	Unimpleme	Unimplemented							-	-
9Ch	_	Unimpleme	nted							-	-
9Dh	_	Unimpleme	Unimplemented						_	_	
9Eh	_	Unimpleme	nted							_	_
9Fh	ADCON1 ⁽⁶⁾	_	_	_	_	_	PCFG2	PCFG1	PCFG0	000	000

TABLE 4-1: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented read as '0'. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8>.

The IRP and RP1 bits are reserved; always maintain these bits clear.
 Other (non power-up) resets include external reset through MCLR and watchdog timer reset.

4: These registers can be addressed from either bank.

5: PORTD, PORTE and the parallel slave port are not implemented on the PIC16C63A/73B; always maintain these bits and registers clear.

6: The A/D is not implemented on the PIC16C63A/65B; always maintain these bits and registers clear.

4.2.2.1 STATUS REGISTER

The STATUS register, shown in Register 4-1, contains the arithmetic status of the ALU, the RESET status and the bank select bits for data memory.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the \overline{TO} and \overline{PD} bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper-three bits and set the Z bit. This leaves the STATUS register as 000u uluu (where u = unchanged).

It is recommended that only BCF, BSF, SWAPF and MOVWF instructions be used to alter the STATUS register. These instructions do not affect the Z, C or DC bits in the STATUS register. For other instructions which do not affect status bits, see the "Instruction Set Summary."

- Note 1: These devices do not use bits IRP and RP1 (STATUS<7:6>), maintain these bits clear to ensure upward compatibility with future products.
 - 2: The C and DC bits operate as borrow and digit borrow bits, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

REGISTER 4-1: STATUS REGISTER (ADDRESS 03h, 83h)

R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x			
IRP ⁽¹⁾	RP1 ⁽¹⁾	RP0	TO	PD	Z	DC	C ⁽²⁾	R = Readable bit		
bit7	1		L		I	I	bit0	W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR reset		
bit 7:	IRP ⁽¹⁾ : Register Bank Select bit (used for indirect addressing) 1 = Bank 2, 3 (100h - 1FFh) 0 = Bank 0, 1 (00h - FFh)									
bit 6-5:	<pre>bit 6-5: RP1⁽¹⁾:RP0: Register Bank Select bits (used for direct addressing) 11 = Bank 3 (180h - 1FFh) 10 = Bank 2 (100h - 17Fh) 01 = Bank 1 (80h - FFh) 00 = Bank 0 (00h - 7Fh) Each bank is 128 bytes</pre>									
bit 4:	TO: Time-out bit 1 = After power-up, CLRWDT instruction, or SLEEP instruction 0 = A WDT time-out occurred									
bit 3:	PD : Power-down bit 1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction									
bit 2:		esult of an			peration is z					
bit 1:	1 = A carr	 0 = The result of an arithmetic or logic operation is not zero DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) (for borrow the polarity is reversed) 1 = A carry-out from the 4th low order bit of the result occurred 0 = No carry-out from the 4th low order bit of the result 								
bit 0:	 C⁽²⁾: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) 1 = A carry-out from the most significant bit of the result occurred 0 = No carry-out from the most significant bit of the result occurred 									
Note	1: Maintair	n the IRP a	and RP1 b	its clear.						
:	second		For rotate					the two's complement of the the either the high or low order bit		

4.2.2.2 OPTION REGISTER

The OPTION_REG register is a readable and writable register, which contains various control bits to configure the TMR0/WDT prescaler, the external INT Interrupt, TMR0 and the weak pull-ups on PORTB.

Note: To achieve a 1:1 prescaler assignment for the TMR0 register, assign the prescaler to the watchdog timer.

REGISTER 4-2: OPTION_REG REGISTER (ADDRESS 81h, 181h)

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	R = Readable bit	
bit7							bit0	W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR reset	
bit 7:	RBPU : PO 1 = PORTE 0 = PORTE	3 pull-ups	are disal	oled	lividual port	latch valu	es		
bit 6:	INTEDG : I 1 = Interru 0 = Interru	pt on risin	ng edge o	f RB0/INT					
bit 5:	1 = Transit	TOCS : TMR0 Clock Source Select bit 1 = Transition on RA4/T0CKI pin 0 = Internal instruction cycle clock (CLKOUT)							
bit 4:	1 = Increm	T0SE : TMR0 Source Edge Select bit 1 = Increment on high-to-low transition on RA4/T0CKI pin 0 = Increment on low-to-high transition on RA4/T0CKI pin							
bit 3:	PSA : Pres 1 = Presca 0 = Presca	ler is ass	igned to t	he WDT) module				
bit 2-0:	PS2:PS0:	Prescaler	Rate Sel	ect bits					
	Bit Value	TMR0 R	ate WD	r Rate					
	000 001 010 011 100 101 110 111	1 : 2 1 : 4 1 : 8 1 : 16 1 : 32 1 : 64 1 : 12 1 : 25	8 1:	2 4					

4.2.2.3 INTCON REGISTER

The INTCON register is a readable and writable register, which contains various enable and flag bits for the TMR0 register overflow, RB Port change and external RB0/INT pin interrupts. **Note:** Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 4-3: INTCON REGISTER (ADDRESS 0Bh, 8Bh)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x	
GIE bit7	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF bit0	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR reset
bit 7:								
bit 6:	 PEIE: Peripheral Interrupt Enable bit 1 = Enables all un-masked peripheral interrupts 0 = Disables all peripheral interrupts 							
bit 5:	TOIE : TMR0 Overflow Interrupt Enable bit 1 = Enables the TMR0 interrupt 0 = Disables the TMR0 interrupt							
bit 4:	INTE: RB0/INT External Interrupt Enable bit 1 = Enables the RB0/INT external interrupt 0 = Disables the RB0/INT external interrupt							
bit 3:								
bit 2:	T0IF : TMR0 Overflow Interrupt Flag bit 1 = TMR0 register has overflowed (must be cleared in software) 0 = TMR0 register did not overflow							
bit 1:	INTF: RB0/INT External Interrupt Flag bit 1 = The RB0/INT external interrupt occurred (must be cleared in software) 0 = The RB0/INT external interrupt did not occur							
bit 0:								

4.2.2.4 PIE1 REGISTER

This register contains the individual enable bits for the peripheral interrupts.

REGISTER 4-4: PIE1 REGISTER (ADDRESS 8Ch)

Note: Bit PEIE (INTCON<6>) must be set to enable any peripheral interrupt.

			•		,					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
PSPIE ⁽¹⁾	ADIE ⁽²⁾	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE		Readable bit	
bit7		bit0 W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR reset								
bit 7:	1 = Enabl		P read/wr	ite interrup		Enable bit				
bit 6:	1 = Enabl	ADIE ⁽²⁾ : A/D Converter Interrupt Enable bit = Enables the A/D interrupt = Disables the A/D interrupt								
bit 5:	1 = Enabl	RCIE: USART Receive Interrupt Enable bit 1 = Enables the USART receive interrupt 2 = Disables the USART receive interrupt								
bit 4:	TXIE : USART Transmit Interrupt Enable bit 1 = Enables the USART transmit interrupt 0 = Disables the USART transmit interrupt									
bit 3:	1 = Enabl		P interrup	t	pt Enable b	bit				
bit 2:	CCP1IE : 1 = Enabl 0 = Disab	es the CC	P1 interru	pt						
bit 1:	1 = Enabl	TMR2IE: TMR2 to PR2 Match Interrupt Enable bit 1 = Enables the TMR2 to PR2 match interrupt 0 = Disables the TMR2 to PR2 match interrupt								
bit 0:	1 = Enabl	Image: TMR1 Overflow Interrupt Enable bit I = Enables the TMR1 overflow interrupt I = Disables the TMR1 overflow interrupt								
					llel slave por) implemente				this bit clear.	

4.2.2.5 PIR1 REGISTER

This register contains the individual flag bits for the peripheral interrupts.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.


REGISTER 4-5: PIR1 REGISTER PIC16C73/73A/74/74A/76/77 (ADDRESS 0Ch)

R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0		
PSPIF ⁽¹⁾ bit7	ADIF ⁽²⁾	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF bit0	W U	 Readable bit Writable bit Unimplemented bit, read as '0' Value at POR reset
bit 7:	PSPIF ⁽¹⁾ : Parallel Slave Port Read/Write Interrupt Flag bit 1 = A read or a write operation has taken place (must be cleared in software) 0 = No read or write has occurred								
bit 6:	ADIF⁽²⁾ : A/D Converter Interrupt Flag bit 1 = An A/D conversion completed (must be cleared in software) 0 = The A/D conversion is not complete								
bit 5:	RCIF : USART Receive Interrupt Flag bit 1 = The USART receive buffer is full (clear by reading RCREG) 0 = The USART receive buffer is empty								
bit 4:	TXIF : USART Transmit Interrupt Flag bit 1 = The USART transmit buffer is empty (clear by writing to TXREG) 0 = The USART transmit buffer is full								
bit 3:	SSPIF : Synchronous Serial Port Interrupt Flag bit 1 = The transmission/reception is complete (must be cleared in software) 0 = Waiting to transmit/receive								
	 0 = Waiting to transmit/receive CCP1IF: CCP1 Interrupt Flag bit Capture Mode 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred Compare Mode 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred PWM Mode Unused in this mode 								
bit 1:	TMR2IF : TMR2 to PR2 Match Interrupt Flag bit 1 = TMR2 to PR2 match occurred (must be cleared in software) 0 = No TMR2 to PR2 match occurred								
bit 0:	TMR1IF : TMR1 Overflow Interrupt Flag bit 1 = TMR1 register overflowed (must be cleared in software) 0 = TMR1 register did not overflow								
	devices.								on is reserved on these d on these devices.

4.2.2.6 PIE2 REGISTER

This register contains the individual enable bit for the CCP2 peripheral interrupt.

REGISTER 4-6: PIE2 REGISTER (ADDRESS 8Dh)




4.2.2.7 PIR2 REGISTER

This register contains the CCP2 interrupt flag bit.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 4-7: PIR2 REGISTER (ADDRESS 0Dh)




4.2.2.8 PCON REGISTER

The Power Control (PCON) register contains flag bits to allow differentiation between a Power-on Reset (POR), a Brown-out Reset (BOR), a Watch-dog Reset (WDT) and an external MCLR Reset.

Note: BOR is unknown on POR. It must be set by the user and checked on subsequent resets to see if BOR is clear, indicating a brown-out has occurred. The BOR status bit is a don't care and is not predictable if the brown-out circuit is disabled (by clearing the BODEN bit in the configuration word).


REGISTER 4-8: PCON REGISTER (ADDRESS 8Eh)



4.3 PCL and PCLATH

The program counter (PC) is 13-bits wide. The low byte comes from the PCL register, which is a readable and writable register. The upper bits (PC<12:8>) are not readable, but are indirectly writable through the PCLATH register. On any reset, the upper bits of the PC will be cleared. Figure 4-3 shows the two situations for the loading of the PC. The upper example in the figure shows how the PC is loaded on a write to PCL (PCLATH<4:0> \rightarrow PCH). The lower example in the figure shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3> \rightarrow PCH).

FIGURE 4-3: LOADING OF PC IN DIFFERENT SITUATIONS



4.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When doing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256 byte block). Refer to the application note *"Implementing a Table Read"* (AN556).

4.3.2 STACK

The PIC16CXX family has an 8-level deep x 13-bit wide hardware stack. The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

- Note 1: There are no status bits to indicate stack overflow or stack underflow conditions.
 - 2: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW, and RETFIE instructions, or the vectoring to an interrupt address.

4.4 Program Memory Paging

PIC16CXX devices are capable of addressing a continuous 8K word block of program memory. The CALL and GOTO instructions provide only 11 bits of address to allow branching within any 2K program memory page. When doing a CALL or GOTO instruction, the upper 2 bits of the address are provided by PCLATH<4:3>. When doing a CALL or GOTO instruction, the user must ensure that the page select bits are programmed so that the desired program memory page is addressed. If a return from a CALL instruction (or interrupt) is executed, the entire 13-bit PC is pushed onto the stack. Therefore, manipulation of the PCLATH<4:3> bits are not required for the return instructions (which POPs the address from the stack).

Note:	PCLATH<4> is not used in these PICmicro®
	devices. The use of PCLATH<4> as a gen-
	eral purpose read/write bit is not recom-
	mended, since this may affect upward
	compatibility with future products.

Example 4-1 shows the calling of a subroutine in page 1 of the program memory. This example assumes that PCLATH is saved and restored by the interrupt service routine (if interrupts are used).

EXAMPLE 4-1: CALL OF A SUBROUTINE IN PAGE 1 FROM PAGE 0

ORG 0x500	
BSF PCLATH, 3	;Select page 1 (800h-FFFh)
CALL SUB1_P1	;Call subroutine in
:	;page 1 (800h-FFFh)
:	
ORG 0x900	;page 1 (800h-FFFh)
SUB1_P1	
:	;called subroutine
:	;page 1 (800h-FFFh)
:	
RETURN	;return to Call subroutine
	;in page 0 (000h-7FFh)

4.5 Indirect Addressing, INDF and FSR Registers

The INDF register is not a physical register. Addressing the INDF register will cause indirect addressing.

Indirect addressing is possible by using the INDF register. Any instruction using the INDF register actually accesses the register pointed to by the File Select Register, FSR. Reading the INDF register itself indirectly (FSR = '0') will read 00h. Writing to the INDF register indirectly results in a no-operation (although status bits may be affected). An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (STATUS<7>), as shown in Figure 4-4.

A simple program to clear RAM locations 20h-2Fh using indirect addressing is shown in Example 4-2.

movlw 0x20 /initialize pointer

EXAMPLE 4-2:

	110111	01120	, intoidittee Pointer
	movwf	FSR	;to RAM
NEXT	clrf	INDF	clear INDF register;
	incf	FSR,F	;inc pointer
	btfss	FSR,4	;all done?
	goto	NEXT	;no clear next
CONTINU	Е		
	:		;yes continue

INDIRECT ADDRESSING

Note: Maintain the IRP and RP1 bits clear.




FIGURE 4-4: DIRECT/INDIRECT ADDRESSING

NOTES:

5.0 I/O PORTS

Some pins for these I/O ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

5.1 PORTA and TRISA Registers

PORTA is a 6-bit latch.

The RA4/T0CKI pin is a Schmitt Trigger input and an open drain output. All other RA port pins have TTL input levels and full CMOS output drivers. All pins have data direction bits (TRIS registers), which can configure these pins as output or input.

Setting a TRISA register bit puts the corresponding output driver in a hi-impedance mode. Clearing a bit in the TRISA register puts the contents of the output latch on the selected pin(s).

Reading the PORTA register reads the status of the pins whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, the value is modified, and then written to the port data latch.

Pin RA4 is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin.

On the PIC16C73B/74B, PORTA pins are multiplexed with analog inputs and analog VREF input. The operation of each pin is selected by clearing/setting the control bits in the ADCON1 register (A/D Control Register1).

Note: On all resets, pins with analog functions are configured as analog and digital inputs.

The TRISA register controls the direction of the RA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

EXAMPLE 5-1:	INITIALIZING PORTA
	(PIC16C73B/74B)

		•	
BCF	STATUS,	RPO ;	
CLRF	PORTA	;	Initialize PORTA by
		;	clearing output
		;	data latches
BSF	STATUS,	RPO ;	Select Bank 1
MOVLW	0x06	;	Configure all pins
MOVWF	ADCON1	;	as digital inputs
MOVLW	0xCF	;	Value used to
		;	initialize data
		;	direction
MOVWF	TRISA	;	Set RA<3:0> as inputs
		;	RA<5:4> as outputs
		;	TRISA<7:6> are always
		;	read as '0'.

FIGURE 5-1: BLOCK DIAGRAM OF RA3:RA0 AND RA5 PINS





FIGURE 5-2: BLOCK DIAGRAM OF RA4/T0CKI PIN



Name	Bit#	Buffer	Function
RA0/AN0 ⁽¹⁾	bit0	TTL	Digital input/output or analog input
RA1/AN1 ⁽¹⁾	bit1	TTL	Digital input/output or analog input
RA2/AN2 ⁽¹⁾	bit2	TTL	Digital input/output or analog input
RA3/AN3/VREF ⁽¹⁾	bit3	TTL	Digital input/output or analog input or VREF
RA4/T0CKI	bit4	ST	Digital input/output or external clock input for Timer0 Output is open drain type
RA5/SS/AN4 ⁽¹⁾	bit5	TTL	Input/output or slave select input for synchronous serial port or analog input

TABLE 5-1: PORTA FUNCTIONS

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: The A/D is not implemented on the PIC16C63A/65B. Pins will operate as digital I/O only. ADCON1 is not implemented; maintain this register clear.

TABLE 5-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
05h	PORTA	—	—	RA5	RA4	RA3	RA2	RA1	RA0	0x 0000	0u 0000
85h	TRISA	—	—	PORTA Dat	a Directio		11 1111	11 1111			
9Fh	ADCON1 ⁽¹⁾	_	_		_		PCFG2	PCFG1	PCFG0	000	000

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.


Note 1: The A/D is not implemented on the PIC16C63A/65B. Pins will operate as digital I/O only. ADCON1 is not implemented; maintain this register clear.

5.2 PORTB and TRISB Registers

PORTB is an 8-bit wide bi-directional port. The corresponding data direction register is TRISB. Setting a bit in the TRISB register puts the corresponding output driver in a hi-impedance input mode. Clearing a bit in the TRISB register puts the contents of the output latch on the selected pin(s).

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit $\overline{\text{RBPU}}$ (OPTION_REG<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a power-on reset.

FIGURE 5-3: BLOCK DIAGRAM OF RB3:RB0 PINS



Four of PORTB's pins, RB7:RB4, have an interrupt on change feature. Only pins configured as inputs can cause this interrupt to occur (i.e. any RB7:RB4 pin configured as an output is excluded from the interrupt on change comparison). The input pins (of RB7:RB4) are compared with the value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are OR'ed together to generate the RB Port Change Interrupt with flag bit RBIF (INTCON<0>).

This interrupt can wake the device from SLEEP. The user, in the interrupt service routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB. This will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition, and allow flag bit RBIF to be cleared.


This interrupt on mismatch feature, together with software configure able pull-ups on these four pins, allow easy interface to a keypad and make it possible for wake-up on key-depression. Refer to the Embedded Control Handbook, *"Implementing Wake-Up on Key Stroke"* (AN552).

The interrupt on change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt on change feature. Polling of PORTB is not recommended while using the interrupt on change feature.

RB0/INT is an external interrupt input pin and is configured using the INTEDG bit (OPTION_REG<6>).

RB0/INT is discussed in detail in Section 13.5.1.

FIGURE 5-4: BLOCK DIAGRAM OF RB7:RB4 PINS



Name	Bit#	Buffer	Function
RB0/INT	bit0	TTL/ST ⁽¹⁾	Input/output pin or external interrupt input. Internal software programmable weak pull-up.
RB1	bit1	TTL	Input/output pin. Internal software programmable weak pull-up.
RB2	bit2	TTL	Input/output pin. Internal software programmable weak pull-up.
RB3	bit3	TTL	Input/output pin. Internal software programmable weak pull-up.
RB4	bit4	TTL	Input/output pin (with interrupt on change). Internal software programmable weak pull-up.
RB5	bit5	TTL	Input/output pin (with interrupt on change). Internal software programmable weak pull-up.
RB6	bit6	TTL/ST ⁽²⁾	Input/output pin (with interrupt on change). Internal software programmable weak pull-up. Serial programming clock.
RB7	bit7	TTL/ST ⁽²⁾	Input/output pin (with interrupt on change). Internal software programmable weak pull-up. Serial programming data.

TABLE 5-3: PORTB FUNCTIONS

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in serial programming mode.

TABLE 5-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
06h, 106h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	uuuu uuuu
86h, 186h	TRISB	PORTB	Data Directi	on Regis		1111 1111	1111 1111				
81h, 181h	OPTION_REG	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111


Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTB.

5.3 PORTC and TRISC Registers

PORTC is an 8-bit bi-directional port. Each pin is individually configure able as an input or output through the TRISC register. PORTC is multiplexed with several peripheral functions (Table 5-5). PORTC pins have Schmitt Trigger input buffers.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. Since the TRIS bit override is in effect while the peripheral is enabled, read-modifywrite instructions (BSF, BCF, XORWF) with TRISC as destination should be avoided. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.

FIGURE 5-5: PORTC BLOCK DIAGRAM



Name	Bit#	Buffer Type	Function
RC0/T1OSO/T1CKI	bit0	ST	Input/output port pin or Timer1 oscillator output/Timer1 clock input.
RC1/T1OSI/CCP2	bit1	ST	Input/output port pin or Timer1 oscillator input or Capture2 input/Compare2 out- put/PWM2 output.
RC2/CCP1	bit2	ST	Input/output port pin or Capture1 input/Compare1 output/PWM1 output.
RC3/SCK/SCL	bit3	ST	RC3 can also be the synchronous serial clock for both SPI and I ² C modes.
RC4/SDI/SDA	bit4	ST	RC4 can also be the SPI Data In (SPI mode) or data I/O (I ² C mode).
RC5/SDO	bit5	ST	Input/output port pin or Synchronous Serial Port data output.
RC6/TX/CK	bit6	ST	Input/output port pin or USART Asynchronous Transmit, or USART Synchronous Clock.
RC7/RX/DT	bit7	ST	Input/output port pin or USART Asynchronous Receive, or USART Synchro- nous Data.

TABLE 5-5: PORTC FUNCTIONS

Legend: ST = Schmitt Trigger input

TABLE 5-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
07h	PORTC	RC7	RC6	xxxx xxxx	uuuu uuuu						
87h	TRISC	PORTC I	Data Direct		1111 1111	1111 1111					

Legend: x = unknown, u = unchanged.

© 1999 Microchip Technology Inc.


5.4 PORTD and TRISD Registers

Note:	The PIC16C63A and PIC16C73B do not											
	provide PORTD. The PORTD and TRISD											
	registers are not implemented.											

PORTD is an 8-bit port with Schmitt Trigger input buffers. Each pin is individually configured as an input or output.

PORTD can be configured as an 8-bit wide microprocessor port (parallel slave port) by setting control bit PSPMODE (TRISE<4>). In this mode, the input buffers are TTL.

FIGURE 5-6: PORTD BLOCK DIAGRAM



Name	Bit#	Buffer Type	Function
RD0/PSP0	bit0	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit0
RD1/PSP1	bit1	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit1
RD2/PSP2	bit2	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit2
RD3/PSP3	bit3	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit3
RD4/PSP4	bit4	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit4
RD5/PSP5	bit5	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit5
RD6/PSP6	bit6	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit6
RD7/PSP7	bit7	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit7

TABLE 5-7: PORTD FUNCTIONS

Legend: ST = Schmitt Trigger input TTL = TTL input

Note 1: Input buffers are Schmitt Triggers when in I/O mode and TTL buffer when in parallel slave port mode.

TABLE 5-8: SUMMARY OF REGISTERS ASSOCIATED WITH PORTD

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
08h	PORTD	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx xxxx	uuuu uuuu
88h	TRISD	PORT	D Data	Directio		1111 1111	1111 1111				
89h	TRISE	IBF	OBF	IBOV	PSPMODE	_	PORTE Dat	a Direction B	its	0000 -111	0000 -111

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by PORTD.

5.5 PORTE and TRISE Register

- **Note 1:** The PIC16C63A and PIC16C73B do not provide PORTE. The PORTE and TRISE registers are not implemented.
 - The PIC16C63A/65B does not provide an A/D module. A/D functions are not implemented.

PORTE has three pins RE0/RD/AN5, RE1/WR/AN6 and RE2/CS/AN7, which are individually configured as inputs or outputs. These pins have Schmitt Trigger input buffers.

I/O PORTE becomes control inputs for the microprocessor port when bit PSPMODE (TRISE<4>) is set. In this mode, the user must make sure that the TRISE<2:0> bits are set (pins are configured as digital inputs) and that register ADCON1 is configured for digital I/O. In this mode the input buffers are TTL.


Register 5-1 shows the TRISE register, which also controls the parallel slave port operation.

PORTE pins may be multiplexed with analog inputs (PIC16C74B only). The operation of these pins is selected by control bits in the ADCON1 register. When selected as an analog input, these pins will read as '0's.

TRISE controls the direction of the RE pins, even when they are being used as analog inputs. The user must make sure to keep the pins configured as inputs when using them as analog inputs.

Note: On a Power-on Reset these pins are configured as analog inputs.

TABLE 5-9: PORTE FUNCTIONS



Note 1: I/O pins have protection diodes to VDD and VSS.

Name	Bit#	Buffer Type	Function
RE0/RD/AN5	bitO	ST/TTL ⁽¹⁾	Input/output port pin or read control input in parallel slave port mode or analog input: RD 1 = Not a read operation 0 = Read operation. Reads PORTD register (if chip selected)
RE1/WR/AN6	bit1	ST/TTL ⁽¹⁾	Input/output port pin or write control input in parallel slave port mode or analog input: WR 1 = Not a write operation 0 = Write operation. Writes PORTD register (if chip selected)
RE2/CS/AN7	bit2	ST/TTL ⁽¹⁾	Input/output port pin or chip select control input in parallel slave port mode or analog input: CS 1 = Device is not selected 0 = Device is selected

Legend: ST = Schmitt Trigger input TTL = TTL input

Note 1: Input buffers are Schmitt Triggers when in I/O mode and TTL buffers when in parallel slave port mode.

REGISTER 5-1: TRISE REGISTER (ADDRESS 89h)

R-0	R-0	R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1					
IBF	OBF	IBOV	PSPMODE	0-0	TRISE2	TRISE1	TRISE0	R = Readable bit				
bit7		1001					bit0	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset				
bit 7 :	IBF: Input 1 = A word 0 = No wor	has been	received and is	s waiting t	o be read by	the CPU						
bit 6:	1 = The ou	tput buffer	ull Status bit still holds a pre has been read		ritten word							
bit 5:	•											
bit 4:	PSPMODE 1 = Paralle 0 = Genera	I slave port		e Select b	it							
bit 3:	Unimplem	ented: Rea	ad as '0'									
	PORTE D	ata Direc	tion Bits									
bit 2:	TRISE2 : D 1 = Input 0 = Output		ntrol bit for pin	RE2/CS//	AN7							
bit 1:	TRISE1 : D 1 = Input 0 = Output		ntrol bit for pin	RE1/WR/	AN6							
bit 0:	TRISE0 : D 1 = Input 0 = Output		ntrol bit for pin	RE0/RD//	AN5							

TABLE 5-10: SUMMARY OF REGISTERS ASSOCIATED WITH PORTE

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
09h	PORTE	—			_	_	RE2	RE1	RE0	xxx	uuu
89h	TRISE	IBF	OBF	IBOV	PSPMODE	—	PORTE Da	ta Direction	Bits	0000 -111	0000 -111
9Fh	ADCON1		_	_	_	_	PCFG2	PCFG1	PCFG0	000	000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by PORTE.

5.6 Parallel Slave Port (PSP)

Note:	The PIC16C63A and PIC16C73B do not
	provide a parallel slave port. The PORTD,
	PORTE, TRISD and TRISE registers are
	not implemented.

PORTD operates as an 8-bit wide Parallel Slave Port (PSP), or microprocessor port when control bit PSP-MODE (TRISE<4>) is set. In slave mode, it is asynchronously readable and writable, by the external world through \overline{RD} control input pin RE0/ \overline{RD} /AN5 and \overline{WR} control input pin RE1/ \overline{WR} /AN6.

It can directly interface to an 8-bit microprocessor data bus. The external microprocessor can read or write the PORTD latch as an 8-bit latch. Setting bit PSPMODE enables port pin RE0/ \overline{RD} /AN5 to be the \overline{RD} input, RE1/ \overline{WR} /AN6 to be the \overline{WR} input and RE2/ \overline{CS} /AN7 to be the \overline{CS} (chip select) input. For this functionality, the corresponding data direction bits of the TRISE register (TRISE<2:0>) must be configured as inputs (set) and the A/D port configuration bits PCFG2:PCFG0 (ADCON1<2:0>) must be set, which will configure pins RE2:RE0 as digital I/O.


There are actually two 8-bit latches, one for data-out (from the PICmicro[®]) and one for data input. The user writes 8-bit data to PORTD data latch and reads data from the port pin latch (note that they have the same address). In this mode, the TRISD register is ignored, since the microprocessor is controlling the direction of data flow.

A write to the PSP occurs when both the \overline{CS} and \overline{WR} lines are first detected low. When either the \overline{CS} or \overline{WR} lines become high (level triggered), then the Input Buffer Full (IBF) status flag bit (TRISE<7>) is set on the Q4 clock cycle, following the next Q2 cycle, to signal the write is complete (Figure 5-9). The interrupt flag bit PSPIF (PIR1<7>) is also set on the same Q4 clock cycle. IBF can only be cleared by reading the PORTD input latch. The Input Buffer Overflow (IBOV) status flag bit (TRISE<5>) is set if a second write to the PSP is attempted when the previous byte has not been read out of the buffer.

A read from the PSP occurs when both the \overline{CS} and \overline{RD} lines are first detected low. The Output Buffer Full (OBF) status flag bit (TRISE<6>) is cleared immediately (Figure 5-10) indicating that the PORTD latch is waiting to be read by the external bus. When either the \overline{CS} or \overline{RD} pin becomes high (level triggered), the interrupt flag bit PSPIF is set on the Q4 clock cycle, following the next Q2 cycle, indicating that the read is complete. OBF remains low until data is written to PORTD by the user firmware.

When not in PSP mode, the IBF and OBF bits are held clear. However, if flag bit IBOV was previously set, it must be cleared in firmware. An interrupt is generated and latched into flag bit PSPIF when a read or write operation is completed. PSPIF must be cleared by the user in firmware and the interrupt can be disabled by clearing the interrupt enable bit PSPIE (PIE1<7>).

FIGURE 5-8: PORTD AND PORTE BLOCK DIAGRAM (PARALLEL SLAVE



^{© 1999} Microchip Technology Inc.

PIC16C63A/65B/73B/74B

Q1 | Q2 | Q3 | Q4 Q1 | Q2 | Q3 | Q4 Q1 | Q2 | Q3 | Q4 CS WR RD PORTD<7:0> IBF PSPIF

FIGURE 5-9: PARALLEL SLAVE PORT WRITE WAVEFORMS

FIGURE 5-10: PARALLEL SLAVE PORT READ WAVEFORMS




TABLE 5-11: REGISTERS ASSOCIATED WITH PARALLEL SLAVE PORT

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
08h	PORTD	Port dat	ta latch	when w		xxxx xxxx	uuuu uuuu				
09h	PORTE	—	—	_	-	—	RE2	RE1	RE0	xxx	uuu
89h	TRISE	IBF	OBF	IBOV	PSPMODE	_	PORTE D	ata Directior	n Bits	0000 -111	0000 -111
0Ch	PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
9Fh	ADCON1	_	_	_	_	_	PCFG2	PCFG1	PCFG0	000	000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the Parallel Slave Port.

6.0 TIMER0 MODULE

The Timer0 module timer/counter has the following features:

- 8-bit timer/counter
- · Readable and writable
- 8-bit software programmable prescaler
- Internal or external clock select
- Interrupt on overflow from FFh to 00h
- Edge select for external clock

Figure 6-1 is a block diagram of the Timer0 module and the prescaler shared with the WDT.

Additional information on the Timer0 module is available in the PICmicro[™] Mid-Range MCU Family Reference Manual (DS33023A).


Timer mode is selected by clearing bit TOCS (OPTION_REG<5>). In timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register. Counter mode is selected by setting bit T0CS (OPTION_REG<5>). In counter mode, Timer0 will increment either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit T0SE (OPTION_REG<4>). Clearing bit T0SE selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 6.2.

The prescaler is mutually exclusively shared between the Timer0 module and the watchdog timer. The prescaler is not readable or writable. Section 6.3 details the operation of the prescaler.

6.1 <u>Timer0 Interrupt</u>

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h. This overflow sets bit T0IF (INTCON<2>). The interrupt can be masked by clearing bit T0IE (INTCON<5>). Bit T0IF must be cleared in software by the Timer0 module interrupt service routine before re-enabling this interrupt. The TMR0 interrupt cannot awaken the processor from SLEEP since the timer is shut off during SLEEP.

FIGURE 6-1: BLOCK DIAGRAM OF THE TIMER0/WDT PRESCALER



6.2 Using Timer0 with an External Clock

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks. Therefore, it is necessary for T0CKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

6.3 <u>Prescaler</u>

There is only one prescaler available which is mutually exclusively shared between the Timer0 module and the watchdog timer. A prescaler assignment for the Timer0

REGISTER 6-1: OPTION_REG REGISTER

module means that there is no prescaler for the Watchdog Timer, and vice-versa. This prescaler is not readable or writable (see Figure 6-1).

The PSA and PS2:PS0 bits (OPTION_REG<3:0>) determine the prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g. CLRF1, MOVWF1, BSF1, x....etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer. The prescaler is not readable or writable.

Note: Writing to TMR0, when the prescaler is assigned to Timer0, will clear the prescaler count, but will not change the prescaler assignment.

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
RBPU		-	TOSE	PSA	PS2	PS1	PS0	R = Readable bit		
bit 7	1		1002		1 1 02		bit 0	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset		
bit 7:	RBPU									
bit 6:	INTEDG									
bit 5:	 TOCS: TMR0 Clock Source Select bit 1 = Transition on T0CKI pin 0 = Internal instruction cycle clock (CLKOUT) 									
bit 4:	T0SE : TMR0 Source Edge Select bit 1 = Increment on high-to-low transition on T0CKI pin 0 = Increment on low-to-high transition on T0CKI pin									
bit 3:	PSA : Prescaler Assignment bit 1 = Prescaler is assigned to the WDT 0 = Prescaler is assigned to the Timer0 module									
bit 2-0:	PS2:PS0:	Prescaler Ra	te Select b	its						
	Bit Value	TMR0 Rate	WDT Rate							
	000 001 010 011 100 101 110 111	1:2 1:4 1:8 1:16 1:32 1:64 1:128 1:256	1:1 1:2 1:4 1:8 1:16 1:32 1:64 1:128							

Note: To avoid an unintended device RESET, the instruction sequence shown in the PICmicro[™] Mid-Range MCU Family Reference Manual (DS33023A) must be executed when changing the prescaler assignment from Timer0 to the WDT. This sequence must be followed even if the WDT is disabled.

PIC16C63A/65B/73B/74B

Address	Name	Bit 7	Bit 6	Bit 5				Value on all other resets			
01h,101h	TMR0	Timer0	module's re		xxxx xxxx	uuuu uuuu					
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000u
81h,181h	OPTION_REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

TABLE 6-1: REGISTERS ASSOCIATED WITH TIMER0

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Timer0.

PIC16C63A/65B/73B/74B

NOTES:

7.0 TIMER1 MODULE

The Timer1 module is a 16-bit timer/counter consisting of two 8-bit registers (TMR1H and TMR1L), which are readable and writable. The TMR1 Register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR1 Interrupt, if enabled, is generated on overflow, which is latched in interrupt flag bit TMR1IF (PIR1<0>). This interrupt can be enabled/disabled by setting/clearing TMR1 interrupt enable bit TMR1IE (PIE1<0>).

Timer1 can operate in one of two modes:

- As a timer
- As a counter

The operating mode is determined by the clock select bit, TMR1CS (T1CON<1>).

In timer mode, Timer1 increments every instruction cycle. In counter mode, it increments on every rising edge of the external clock input.

Timer1 can be enabled/disabled by setting/clearing control bit TMR1ON (T1CON<0>).

Timer1 also has an internal "reset input". This reset can be generated by either of the two CCP modules (Section 9.0). Register 7-1 shows the Timer1 control register.

When the Timer1 oscillator is enabled (T1OSCEN is set), the RC1/T1OSI/CCP2 and RC0/T1OSO/T1CKI pins become inputs. That is, the TRISC<1:0> value is ignored.

Additional information on timer modules is available in the PICmicro[™] Mid-range MCU Family Reference Manual (DS33023A).

U-0	U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 — T1CKPS1 T1CKPS0 T1OSCEN T1SYNC TMR1CS TMR10N R = Readab	le bit							
 bit7	bit0 W = Writable	e bit emented bit, 6 '0'							
bit 7-6:	Unimplemented: Read as '0'								
bit 5-4:	T1CKPS1:T1CKPS0 : Timer1 Input Clock Prescale Select bits 11 = 1:8 Prescale value 10 = 1:4 Prescale value 01 = 1:2 Prescale value 00 = 1:1 Prescale value								
bit 3:	T1OSCEN : Timer1 Oscillator Enable Control bit 1 = Oscillator is enabled 0 = Oscillator is shut off (The oscillator inverter is turned off to eliminate power drain)								
bit 2:	T1SYNC: Timer1 External Clock Input Synchronization Control bit								
	<u>TMR1CS = 1</u> 1 = Do not synchronize external clock input 0 = Synchronize external clock input								
	$\frac{\text{TMR1CS} = 0}{\text{This bit is ignored. Timer1 uses the internal clock when TMR1CS = 0.}$								
bit 1:	TMR1CS : Timer1 Clock Source Select bit 1 = External clock from pin RC0/T1OSO/T1CKI (on the rising edge) 0 = Internal clock (Fosc/4)								
bit 0:	TMR1ON: Timer1 On bit 1 = Enables Timer1 0 = Stops Timer1								

REGISTER 7-1: T1CON: TIMER1 CONTROL REGISTER (ADDRESS 10h)

7.1 <u>Timer1 Operation in Timer Mode</u>

Timer mode is selected by clearing the TMR1CS (T1CON<1>) bit. In this mode, the input clock to the timer is Fosc/4. The synchronize control bit $\overline{T1SYNC}$ (T1CON<2>) has no effect since the internal clock is always in sync.

7.2 <u>Timer1 Operation in Synchronized</u> <u>Counter Mode</u>

Counter mode is selected by setting bit TMR1CS. In this mode, the timer increments on every rising edge of clock input on pin RC1/T1OSI/CCP2, when bit T1OSCEN is set, or on pin RC0/T1OSO/T1CKI, when bit T1OSCEN is cleared.

If $\overline{\text{T1SYNC}}$ is cleared, then the external clock input is synchronized with internal phase clocks. The synchronization is done after the prescaler stage. The prescaler stage is an asynchronous ripple-counter.

In this configuration, during SLEEP mode, Timer1 will not increment even if the external clock is present, since the synchronization circuit is shut off. The prescaler however will continue to increment.




FIGURE 7-1: TIMER1 BLOCK DIAGRAM

7.3 <u>Timer1 Operation in Asynchronous</u> <u>Counter Mode</u>

If control bit $\overline{T1SYNC}$ (T1CON<2>) is set, the external clock input is not synchronized. The timer continues to increment asynchronous to the internal phase clocks. The timer will continue to run during SLEEP and can generate an interrupt on overflow which will wake-up the processor. However, special precautions in software are needed to read/write the timer (Section 7.3.1).

In asynchronous counter mode, Timer1 can not be used as a time-base for capture or compare operations.

7.3.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock will guarantee a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the timer register.

Reading the 16-bit value requires some care. Examples 12-2 and 12-3 in the PICmicro[™] Mid-Range MCU Family Reference Manual (DS33023A) show how to read and write Timer1 when it is running in asynchronous mode.

7.4 <u>Timer1 Oscillator</u>

A crystal oscillator circuit is built-in between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit T1OSCEN (T1CON<3>). The oscillator is a low power oscillator rated up to 200 kHz. It will continue to run during SLEEP. It is primarily intended for use with a 32 kHz crystal. Table 7-1 shows the capacitor selection for the Timer1 oscillator.

The Timer1 oscillator is identical to the LP oscillator. The user must provide a software time delay to ensure proper oscillator start-up.

TABLE 7-1:CAPACITOR SELECTION FOR
THE TIMER1 OSCILLATOR

Osc Type	Freq	C1	C2						
LP	32 kHz	33 pF	33 pF						
	100 kHz	15 pF	15 pF						
	200 kHz	15 pF	15 pF						
These values are for design guidance only.									
Crystals Tested:									
32.768 kHz	Epson C-00 ²	\pm 20 PPM							
100 kHz	Epson C-2 1	00.00 KC-P	\pm 20 PPM						
200 kHz	00 kHz STD XTL 200.000 kHz :								
 Note 1: Higher capacitance increases the stability of oscillator but also increases the start-up time. 2: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components. 									

7.5 <u>Resetting Timer1 using a CCP Trigger</u> Output

If the CCP1 or CCP2 module is configured in compare mode to generate a "special event trigger" (CCP1M3:CCP1M0 = 1011), this signal will reset Timer1.

Note:	The special event triggers from the CCP1
	and CCP2 modules will not set interrupt
	flag bit TMR1IF (PIR1<0>).

Timer1 must be configured for either timer or synchronized counter mode to take advantage of this feature. If Timer1 is running in asynchronous counter mode, this reset operation may not work.

In the event that a write to Timer1 coincides with a special event trigger from CCP1 or CCP2, the write will take precedence.

In this mode of operation, the CCPRxH:CCPRxL register pair effectively becomes the period register for Timer1.

7.6 <u>Resetting of Timer1 Register Pair</u> (TMR1H, TMR1L)

TMR1H and TMR1L registers are not reset to 00h on a POR or any other reset except by the CCP1 and CCP2 special event triggers.

T1CON register is reset to 00h on a Power-on Reset or a Brown-out Reset, which shuts off the timer and leaves a 1:1 prescale. In all other resets, the register is unaffected.

7.7 <u>Timer1 Prescaler</u>

The prescaler counter is cleared on writes to the TMR1H or TMR1L registers.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
0Bh,8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF ⁽²⁾	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE ⁽²⁾	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
0Eh	TMR1L	Holding register for the Least Significant Byte of the 16-bit TMR1 register									uuuu uuuu
0Fh	TMR1H	Holding re	Holding register for the Most Significant Byte of the 16-bit TMR1 register								uuuu uuuu
10h	T1CON		_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu

TABLE 7-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the Timer1 module.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16C63A/73B; always maintain these bits clear.

2: Bits ADIE and ADIF are reserved on the PIC16C63A/65B; always maintain these bits clear.

8.0 TIMER2 MODULE

Timer2 is an 8-bit timer with a prescaler and a postscaler. It can be used as the PWM time-base for the PWM mode of the CCP module(s). The TMR2 register is readable and writable, and is cleared on any device reset.

The input clock (Fosc/4) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits T2CKPS1:T2CKPS0 (T2CON<1:0>).

The Timer2 module has an 8-bit period register PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is initialized to FFh upon reset.

The match output of TMR2 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR2 interrupt (latched in flag bit TMR2IF, (PIR1<1>)).

Timer2 can be shut off by clearing control bit TMR2ON (T2CON<2>) to minimize power consumption.

Register 8-1 shows the Timer2 control register.

Additional information on timer modules is available in the PICmicro[™] Mid-Range MCU Family Reference Manual (DS33023A).

8.1 <u>Timer2 Prescaler and Postscaler</u>

The prescaler and postscaler counters are cleared when any of the following occurs:


- a write to the TMR2 register
- a write to the T2CON register
- any device reset (POR, MCLR reset, WDT reset or BOR)

TMR2 is not cleared when T2CON is written.


8.2 Output of TMR2

The output of TMR2 (before the postscaler) is fed to the SSPort module, which optionally uses it to generate shift clock.





REGISTER 8-1: T2CON: TIMER2 CONTROL REGISTER (ADDRESS 12h)



© 1999 Microchip Technology Inc.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF ⁽²⁾	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE ⁽²⁾	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
11h	TMR2	IR2 Timer2 module's register									0000 0000
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
92h	PR2 Timer2 Period Register								1111 1111	1111 1111	

 Legend:
 x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the Timer2 module.

 Note
 1:
 Bits PSPIE and PSPIF are reserved on the PIC16C63A/73B; always maintain these bits clear.

 2:
 Bits ADIE and ADIF are reserved on the PIC16C63A/65B; always maintain these bits clear.

9.0 CAPTURE/COMPARE/PWM MODULES

Each Capture/Compare/PWM (CCP) module contains a 16-bit register which can operate as a:

- 16-bit capture register
- 16-bit compare register
- PWM master/slave Duty Cycle register

Both the CCP1 and CCP2 modules are identical in operation, with the exception being the operation of the special event trigger. Table 9-1 and Table 9-2 show the resources and interactions of the CCP module(s). In the following sections, the operation of a CCP module is described with respect to CCP1. CCP2 operates the same as CCP1, except where noted.

CCP1 Module:

Capture/Compare/PWM Register1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP1CON register controls the operation of CCP1. The special event trigger is generated by a compare match and will reset Timer1.

CCP2 Module:

Capture/Compare/PWM Register1 (CCPR2) is comprised of two 8-bit registers: CCPR2L (low byte) and CCPR2H (high byte). The CCP2CON register controls the operation of CCP2. The special event trigger is generated by a compare match and will reset Timer1 and start an A/D conversion (if the A/D module is enabled).

Additional information on CCP modules is available in the PICmicro[™] Mid-Range MCU Family Reference Manual (DS33023) and in "Using the CCP Modules" (AN594).

TABLE 9-1: CCP MODE - TIMER RESOURCES REQUIRED

CCP Mode	Timer Resource
Capture	Timer1
Compare	Timer1
PWM	Timer2

TABLE 9-2:	INTERACTION OF TWO CCP MODULES
-------------------	--------------------------------

CCPx Mode	CCPy Mode	Interaction
Capture	Capture	Same TMR1 time-base.
Capture	Compare	The compare should be configured for the special event trigger, which clears TMR1.
Compare	Compare	The compare(s) should be configured for the special event trigger, which clears TMR1.
PWM	PWM	The PWMs will have the same frequency and update rate (TMR2 interrupt).
PWM	Capture	None.
PWM	Compare	None.

REGISTER 9-1: CCP1CON REGISTER/CCP2CON REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0						
_		CCPxX	CCPxY	CCPxM3	CCPxM2	CCPxM1	CCPxM0	R = Readable bit					
bit7							bit0	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset					
bit 7-6:	Unimplemented: Read as '0'												
bit 5-4:	 CCPxX:CCPxY: PWM Least Significant bits Capture Mode: Unused Compare Mode: Unused PWM Mode: These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPRxL. 												
bit 3-0:	0000 0100 0101 0110 0111 1000 1001 1010 1011	= Capture = Capture = Capture = Capture = Compa = Compa = Compa = Compa	A/Compare a mode, ev a mode, ev a mode, ev a mode, ev a mode, ev re mode, s re mode, g re mode, g re mode, t CCP2 res	very falling very rising e very 4th risi very 16th ris set output o clear output enerate so rigger spec	resets CCP: edge edge ng edge n match (CC on match (CC ftware intern ial event (CC	CPxIF bit is CCPxIF bit i upt on matc CPxIF bit is	is set) h (CCPxIF bi set, CCPx p	it is set, CCPx pin is unaffected) in is unaffected); CCP1 resets module is enabled)					

9.1 <u>Capture Mode</u>

In Capture mode, CCPR1H:CCPR1L captures the 16-bit value of the TMR1 register when an event occurs on pin RC2/CCP1. An event is defined as:

- Every falling edge
- · Every rising edge
- Every 4th rising edge
- Every 16th rising edge


An event is selected by control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). When a capture is made, the interrupt request flag bit CCP1IF (PIR1<2>) is set. The interrupt flag must be cleared in software. If another capture occurs before the value in register CCPR1 is read, the old captured value will be lost.

9.1.1 CCP PIN CONFIGURATION

In Capture mode, the RC2/CCP1 pin should be configured as an input by setting the TRISC<2> bit.

Note:	If the RC2/CCP1 pin is configured as an
	output, a write to the port can cause a cap-
	ture condition.

FIGURE 9-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



9.1.2 TIMER1 MODE SELECTION

Timer1 must be running in timer mode or synchronized counter mode for the CCP module to use the capture feature. In asynchronous counter mode, the capture operation may not work.

9.1.3 SOFTWARE INTERRUPT

When the capture mode is changed, a false capture interrupt may be generated. The user should keep bit CCP1IE (PIE1<2>) clear to avoid false interrupts and should clear the flag bit CCP1IF following any such change in operating mode.

9.1.4 CCP PRESCALER

There are four prescaler settings, specified by bits CCP1M3:CCP1M0. Whenever the CCP module is turned off, or the CCP module is not in capture mode, the prescaler counter is cleared. Any reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared, therefore, the first capture may be from a non-zero prescaler. Example 9-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

EXAMPLE 9-1: CHANGING BETWEEN CAPTURE PRESCALERS

CLRF	CCP1CON	;Turn CCP module off
MOVLW	NEW_CAPT_PS	;Load the W reg with
		; the new precscaler
		; move value and CCP ON
MOVWF	CCP1CON	;Load CCP1CON with this
		; value


9.2 <u>Compare Mode</u>

In Compare mode, the 16-bit CCPR1 register value is constantly compared against the TMR1 register pair value. When a match occurs, the RC2/CCP1 pin is:

- Driven High
- Driven Low
- Remains Unchanged

The action on the pin is based on the value of control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). At the same time, interrupt flag bit CCP1IF is set.

FIGURE 9-2: COMPARE MODE OPERATION BLOCK DIAGRAM



9.2.1 CCP PIN CONFIGURATION

The user must configure the RC2/CCP1 pin as an output by clearing the TRISC<2> bit.

Note:	Clearing the CCP1CON register will force
	the RC2/CCP1 compare output latch to the
	default low level. This is not the data latch.

9.2.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

9.2.3 SOFTWARE INTERRUPT MODE

When Generate Software Interrupt mode is chosen, the CCP1 pin is not affected. The CCPIF bit is set causing a CCP interrupt (if enabled).

9.2.4 SPECIAL EVENT TRIGGER

In this mode, an internal hardware trigger is generated, which may be used to initiate an action.

The special event trigger output of CCP1 resets the TMR1 register pair. This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1.

The special event trigger output of CCP2 resets the TMR1 register pair and starts an A/D conversion (if the A/D module is enabled).

Note: The special event trigger from the CCP1and CCP2 modules will not set interrupt flag bit TMR1IF (PIR1<0>).

9.3 <u>PWM Mode (PWM)</u>


In pulse width modulation mode, the CCPx pin produces up to a 10-bit resolution PWM output. Since the CCP1 pin is multiplexed with the PORTC data latch, the TRISC<2> bit must be cleared to make the CCP1 pin an output.

Note:	Clearing the CCP1CON register will force
	the CCP1 PWM output latch to the default
	low level. This is not the PORTC I/O data
	latch.

Figure 9-3 shows a simplified block diagram of the CCP module in PWM mode.


For a step by step procedure on how to set up the CCP module for PWM operation, see Section 9.3.3.

FIGURE 9-3: SIMPLIFIED PWM BLOCK DIAGRAM



A PWM output (Figure 9-4) has a time base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).

FIGURE 9-4: PWM OUTPUT



9.3.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula:

 $PWM period = [(PR2) + 1] \bullet 4 \bullet TOSC \bullet$ (TMR2 prescale value)

PWM frequency is defined as 1 / [PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP1 pin is set (exception: if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is latched from CCPR1L into CCPR1H

Note:	The Timer2 postscaler (see Section 8.1) is not used in the determination of the PWM
	frequency. The postscaler could be used to
	have a servo update rate at a different fre-
	quency than the PWM output.

9.3.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available: the CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The following equation is used to calculate the PWM duty cycle in time:

PWM duty cycle = (CCPR1L:CCP1CON<5:4>) • Tosc • (TMR2 prescale value) CCPR1L and CCP1CON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPR1H until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register.

The CCPR1H register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

When the CCPR1H and 2-bit latch match TMR2 concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCP1 pin is cleared.

Maximum PWM resolution (bits) for a given PWM frequency:

Resolution =
$$\frac{\log(\frac{\text{Fosc}}{\text{FPWM}})}{\log(2)}$$
 bits

Note: If the PWM duty cycle value is longer than the PWM period, the CCP1 pin will not be cleared.

9.3.3 SET-UP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Set the PWM period by writing to the PR2 register.
- 2. Set the PWM duty cycle by writing to the CCPR1L register and CCP1CON<5:4> bits.
- 3. Make the CCP1 pin an output by clearing the TRISC<2> bit.
- 4. Set the TMR2 prescale value and enable Timer2 by writing to T2CON.
- 5. Configure the CCP1 module for PWM operation.

PIC16C63A/65B/73B/74B

Address	Name	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0					PC	e on: DR, DR	Value on all other resets				
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF ⁽²⁾	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
0Dh	PIR2	_	—	—	_	_	_	_	CCP2IF		0		0
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE ⁽²⁾	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
8Dh	PIE2	_	—	—	_	_	_	_	CCP2IE		0		0
87h	TRISC	PORTC D	ata Direc	tion Registe	er					1111	1111	1111	1111
0Eh	TMR1L	Holding re	egister for	the Least S	ignificant By	/te of the 16-	bit TMR1 r	egister		xxxx	xxxx	uuuu	uuuu
0Fh	TMR1H	Holding re	egister for	the Most Si	gnificant By	te of the 16-b	oit TMR1 re	gister		xxxx	xxxx	uuuu	uuuu
10h	T1CON	_	—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00	0000	uu	uuuu
15h	CCPR1L	Capture/C	Compare/F	PWM registe	er1 (LSB)					xxxx	xxxx	uuuu	uuuu
16h	CCPR1H	Capture/C	Compare/F	PWM registe	er1 (MSB)					xxxx	xxxx	uuuu	uuuu
17h	CCP1CON	_		CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00	0000	00	0000
1Bh	CCPR2L	R2L Capture/Compare/PWM register2 (LSB)								xxxx	xxxx	uuuu	uuuu
1Ch	CCPR2H	Capture/C	Compare/F	PWM registe	er2 (MSB)					xxxx	xxxx	uuuu	uuuu
1Dh	CCP2CON		—	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00	0000	00	0000

TABLE 9-3: REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, AND TIMER1

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by Capture and Timer1.

Note 1: The PSP is not implemented on the PIC16C63A/73B; always maintain these bits clear.

2: The A/D is not implemented on the PIC16C63A/65B; always maintain these bits clear.

TABLE 9-4: REGISTERS ASSOCIATED WITH PWM AND TIMER2

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	PC	e on: DR, DR	all o	e on other sets
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF ⁽²⁾	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
0Dh	PIR2	—	_	_	_	—	—	_	CCP2IF		0		0
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE ⁽²⁾	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
8Dh	PIE2	_	_	_	_	—	—	_	CCP2IE		0		0
87h	TRISC	PORTC [Data Directi	on Registe	r					1111	1111	1111	1111
11h	TMR2	Timer2 m	odule's regi	ster						0000	0000	0000	0000
92h	PR2	Timer2 m	odule's peri	od register						1111	1111	1111	1111
12h	T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	-000	0000
15h	CCPR1L	Capture/C	Compare/PV	VM register	1 (LSB)					xxxx	xxxx	uuuu	uuuu
16h	CCPR1H	Capture/C	Compare/PV	VM register	1 (MSB)					xxxx	xxxx	uuuu	uuuu
17h	CCP1CON	—	—	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00	0000	00	0000
1Bh	CCPR2L	Capture/C	Capture/Compare/PWM register2 (LSB)							xxxx	xxxx	uuuu	uuuu
1Ch	CCPR2H	Capture/C	Compare/PV	VM register	2 (MSB)					xxxx	xxxx	uuuu	uuuu
1Dh	CCP2CON	—	—	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00	0000	00	0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by PWM and Timer2.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16C63A/73B; always maintain these bits clear.

2: Bits ADIE and ADIF are reserved on the PIC16C63A/65B; always maintain these bits clear.

10.0 SYNCHRONOUS SERIAL PORT (SSP) MODULE

10.1 SSP Module Overview

The Synchronous Serial Port (SSP) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be Serial EEPROMs, shift registers, display drivers, A/D converters, etc. The SSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I²C)

An overview of I^2C operations and additional information on the SSP module can be found in the PICmicroTM Mid-Range MCU Family Reference Manual (DS33023A).

10.2 SPI Mode	58
10.3 SSP I ² C Operation6	51

Refer to Application Note AN578, "Use of the SSP Module in the I^2C Multi-Master Environment."

10.2 SPI Mode for PIC16C63A/65B/73B/74B

REGISTER 10-1: SSPSTAT: SYNC SERIAL PORT STATUS REGISTER (ADDRESS 94h)

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0	
SMP	CKE	D/Ā	Р	S	R/W	UA	BF	R = Readable bit
bit7							bitO	W = Writable bit U = Unimplemented bit, read as '0' - n =Value at POR reset
bit 7:	$\frac{\text{SPI Ma}}{1 = \text{Inpu}}$ $0 = \text{Inpu}$ $\frac{\text{SPI Sla}}{\text{SMP m}}$ $\frac{l^2 C \text{ Mod}}{l^2 C \text{ Mod}}$	<u>ster Mode</u> ut data sa ut data sa <u>ve Mode</u> ust be cle <u>de</u>	ampled at ampled at	end of data middle of d n SPI is us	i output time ata output ti ed in slave r	me (Microw	ire [®])	
bit 6:	$\frac{\text{SPI Mo}}{\text{CKP} = 0}$ $1 = \text{Dat}$ $0 = \text{Dat}$ $1 = \text{Dat}$ $0 = \text{Dat}$ $1 = \text{Dat}$ 1^2C Mod	<u>de</u> 0 a transmi a transmi a transmi a transmi <u>de</u>	tted on ris tted on fa	ing edge o ling edge o ling edge o ing edge o	of SCK (Micro	owire [®] alter	nate)	
bit 5:	1 = Indi	cates that	t the last l		r) ed or transm ed or transm			
bit 4:	detecte 1 = Indi	d last. SS cates tha	SPEN is cl	eared) t has been	cleared who detected las			disabled, or when the Start bit i ET)
bit 3:	detecte 1 = Indi	d last. SS cates tha	SPEN is cl	eared) it has been	cleared who			disabled, or when the Stop bit i ET)
bit 2:	This bit	holds th s match to ad	e R/W bit	informatio	mode only) n following op bit, or AC		lress match	n. This bit is only valid from the
bit 1:	1 = Indi	cates that	t the user	it I ² C mode needs to u d to be upd	pdate the ac	dress in the	e SSPADD i	register
bit 0:		fer Full S						
	1 = Red	ceive com		es) PBUF is ful SSPBUF i				
	1 = Trai		rogress, S	SPBUF is PBUF is er				

REGISTER 10-2: SSPCON: SYNC SERIAL PORT CONTROL REGISTER (ADDRESS 14h)

WCOL	R/W-0 SSPOV	SSPEN	R/W-0 CKP	R/W-0 SSPM3	SSPM2	R/W-0 SSPM1	SSPM0	R = Readable bit
bit7							bitO	W = Writable bit U = Unimplemented bit, read as '0' - n =Value at POR reset
bit 7:	WCOL : W 1 = The SS 0 = No col	SPBUF regi			is still trans	smitting the	e previous w	ord (must be cleared in software
bit 6:	SSPOV: R	eceive Ov	erflow Indi	cator bit				
	the data in if only tran	byte is rece SSPSR is smitting da tion (and t	lost. Over ata, to avo	flow can o id setting	nly occur i overflow. I	n slave mo n master i	ode. The us	revious data. In case of overflow er must read the SSPBUF, even verflow bit is not set since eac egister.
	$\frac{\ln I^2 C \mod 1}{1 = A \text{ byte}}$ in transmit 0 = No over	is received mode. SS						us byte. SSPOV is a "don't care
bit 5:	SSPEN: S	ynchronou	is Serial P	ort Enable	bit			
	$\frac{\text{In SPI mod}}{1 = \text{Enable}}$ $0 = \text{Disable}$	es serial po					s serial por pins	t pins
	0 = Disabl	es the seria es serial p	ort and co	nfigures th	nese pins a	as I/O port	pins	ial port pins s input or output.
bit 4:	CKP : Cloc In SPI mod 1 = Idle sta 0 = Idle sta In I2C mod SCK relea $1 = Enable0 = Holds$	de ate for cloc ate for cloc de se control e clock	k is a high k is a low	level (Mici	owire [®] alt	ernate)	p time)	
bit 3-0:	$0110 = ^{2}(0)$ $0111 = ^{2}(0)$ $1011 = ^{2}(0)$ $1110 = ^{2}(0)$	PI master r PI master r PI master r PI master r PI slave mo C slave mo C slave mo C slave mo C slave mo C slave mo C slave mo	node, cloc node, cloc node, cloc ode, clock ode, clock ode, clock de, 7-bit a de, 10-bit controllec de, 7-bit a	k = Fosc/4 $k = Fosc/4$ $k = Fosc/4$ $k = TMR2$ $= SCK pin$ $ddress$ $address$ $I master m$ $ddress wither the second second$	4 output/2 a. <u>SS</u> pin c a. <u>SS</u> pin c node (slave th start an	ontrol ena ontrol disa e idle) d stop bit i	bled. abled. SS ca interrupts e t interrupts	

PIC16C63A/65B/73B/74B

10.2.1 SPI MODE

This section contains register definitions and operational characteristics of the SPI module. Additional information on the SPI module can be found in the PICmicro[™] Mid-Range MCU Family Reference Manual (DS33023A).

SPI mode allows 8 bits of data to be synchronously transmitted and received simultaneously. To accomplish communication, typically three pins are used:

- Serial Data Out (SDO) RC5/SDO
- Serial Data In (SDI) RC4/SDI/SDA
- Serial Clock (SCK) RC3/SCK/SCL


Additionally, a fourth pin may be used when in a slave mode of operation:

Slave Select (SS) RA5/SS/AN4

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits in the SSPCON register (SSPCON<5:0>) and SSPSTAT<7:6>. These control bits allow the following to be specified:

- Master Mode (SCK is the clock output)
- Slave Mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Clock edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- Slave Select Mode (Slave mode only)

FIGURE 10-1: SSP BLOCK DIAGRAM (SPI MODE)




To enable the serial port, SSP enable bit, SSPEN (SSPCON<5>) must be set. To reset or reconfigure SPI mode, clear bit SSPEN, re-initialize the SSPCON register, and then set bit SSPEN. This configures the SDI, SDO, SCK, and SS pins as serial port pins. For the pins to behave as the serial port function, they must have their data direction bits (in the TRISC register) appropriately programmed. That is:

- SDI must have TRISC<4> set
- SDO must have TRISC<5> cleared
- SCK (Master mode) must have TRISC<3> cleared
- SCK (Slave mode) must have TRISC<3> set
- SS must have TRISA<5> set

Note 1: When the SPI is in slave mode with \overline{SS} pin control enabled, (SSPCON<3:0> = 0100) the SPI module will reset if the \overline{SS} pin is set to VDD.

2: If the SPI is used in slave mode with CKE = '1', then the \overline{SS} pin control must be enabled.

PIC16C63A/65B/73B/74B









FIGURE 10-4: SPI MODE TIMING (SLAVE MODE WITH CKE = 1)



© 1999 Microchip Technology Inc.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR BOF	٤,	all o	e on ther ets
0Bh,8Bh. 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 C	000x	0000	000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF ⁽²⁾	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0	0000	0000	0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE ⁽²⁾	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0	0000	0000	0000
87h	TRISC	PORTC Da	ta Directio	on Registe	er					1111 1	.111	1111	1111
13h	SSPBUF	Synchronou	us Serial F	Port Recei	ve Buff	er/Transm	it Register	•		xxxx x	xxx	uuuu	uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0	0000	0000	0000
85h	TRISA	—	—	PORTA Data Direction Register						11 1	.111	11	1111
94h	SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0	0000	0000	0000

TABLE 10-1: REGISTERS ASSOCIATED WITH SPI OPERATION

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the SSP in SPI mode.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16C63A/73B; always maintain these bits clear.

2: Bits ADIE and ADIF are reserved on the PIC16C63A/65B; always maintain these bits clear.


10.3 <u>SSP I²C Operation</u>

The SSP module in I²C mode fully implements all slave functions, except general call support, and provides interrupts on start and stop bits in hardware to facilitate firmware implementations of the master functions. The SSP module implements the standard mode specifications as well as 7-bit and 10-bit addressing.

Two pins are used for data transfer. These are the RC3/SCK/SCL pin, which is the clock (SCL), and the RC4/SDI/SDA pin, which is the data (SDA). The user must configure these pins as inputs or outputs through the TRISC<4:3> bits.

The SSP module functions are enabled by setting SSP enable bit SSPEN (SSPCON<5>).

FIGURE 10-5: SSP BLOCK DIAGRAM (I²C MODE)



The SSP module has five registers for $\mathsf{I}^2\mathsf{C}$ operation. These are the:

- SSP Control Register (SSPCON)
- SSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- SSP Shift Register (SSPSR) Not directly accessible
- SSP Address Register (SSPADD)

The SSPCON register allows control of the I^2C operation. Four mode selection bits (SSPCON<3:0>) allow one of the following I^2C modes to be selected:

- I²C Slave mode (7-bit address)
- I²C Slave mode (10-bit address)
- I²C Slave mode (7-bit address), with start and stop bit interrupts enabled to support firmware Master mode
- I²C Slave mode (10-bit address), with start and stop bit interrupts enabled to support firmware Master mode
- I²C start and stop bit interrupts enabled to support firmware Master mode, Slave is idle

Selection of any I²C mode, with the SSPEN bit set, forces the SCL and SDA pins to be open drain, provided these pins are programmed to inputs by setting the appropriate TRISC bits.

Additional information on SSP I²C operation can be found in the PICmicro[™] Mid-Range MCU Family Reference Manual (DS33023A).

10.3.1 SLAVE MODE

In slave mode, the SCL and SDA pins must be configured as inputs (TRISC<4:3> set). The SSP module will override the input state with the output data when required (slave-transmitter).

When an address is matched or the data transfer after an address match is received, the hardware automatically will generate the acknowledge (\overline{ACK}) pulse, and then load the SSPBUF register with the received value currently in the SSPSR register.

There are certain conditions that will cause the SSP module not to give this ACK pulse. They include (either or both):

- a) The buffer full bit BF (SSPSTAT<0>) was set before the transfer was received.
- b) The overflow bit SSPOV (SSPCON<6>) was set before the transfer was received.

In this case, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF (PIR1<3>) is set. Table 10-2 shows what happens when a data transfer byte is received, given the status of bits BF and SSPOV. The shaded cells show the condition where user software did not properly clear the overflow condition. Flag bit BF is cleared by reading the SSPBUF register while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low for proper operation. The high and low times of the I^2C specification, as well as the requirement of the SSP module, is shown in timing parameter #100 and parameter #101.

10.3.1.1 ADDRESSING

Once the SSP module has been enabled, it waits for a START condition to occur. Following the START condition, the 8-bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match, and the BF and SSPOV bits are clear, the following events occur:

- a) The SSPSR register value is loaded into the SSPBUF register.
- b) The buffer full bit, BF is set.
- c) An ACK pulse is generated.
- d) SSP interrupt flag bit, SSPIF (PIR1<3>) is set (interrupt is generated if enabled) - on the falling edge of the ninth SCL pulse.

In 10-bit address mode, two address bytes need to be received by the slave (Figure 10-7). The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/W (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address the first byte would equal '1111 0 A9 A8 0', where A9 and A8 are the two MSbs of the address. The sequence of events for 10-bit address is as follows, with steps 7 - 9 for slave-transmitter:

- 1. Receive first (high) byte of address (bits SSPIF, BF, and bit UA (SSPSTAT<1>) are set).
- 2. Update the SSPADD register with second (low) byte of Address (clears bit UA and releases the SCL line).
- 3. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 4. Receive second (low) byte of address (bits SSPIF, BF, and UA are set).
- 5. Update the SSPADD register with the first (high) byte of address, if match releases SCL line, this will clear bit UA.
- 6. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 7. Receive repeated START condition.
- 8. Receive first (high) byte of address (bits SSPIF and BF are set).
- 9. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.

TABLE 10-2: DATA TRANSFER RECEIVED BYTE ACTIONS	TABLE 10-2:
---	-------------

	Bits as Data r is Received			Set bit SSPIF
BF	SSPOV	$SSPSR \to SSPBUF$	Generate ACK Pulse	(SSP Interrupt occurs if enabled)
0	0	Yes	Yes	Yes
1	0	No	No	Yes
1	1	No	No	Yes
0	1	No	No	Yes
Note:	Shaded cells sh	ow the conditions where the use	er software did not proper	ly clear the overflow condition.

10.3.1.2 RECEPTION

When the R/\overline{W} bit of the address byte is clear and an address match occurs, the R/\overline{W} bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register.

When the address byte overflow condition exists, then no acknowledge (\overline{ACK}) pulse is given. An overflow condition is defined as either bit BF (SSPSTAT<0>) is set or bit SSPOV (SSPCON<6>) is set. An SSP interrupt is generated for each data transfer byte. Flag bit SSPIF (PIR1<3>) must be cleared in software. The SSPSTAT register is used to determine the status of the byte.

FIGURE 10-6:	I ² C WAVEFORMS FOR RECEPTION (7-BIT ADDRESS)


Receiving Address R/W=0 Receiving Data ACK Receiving Data SDA 1 /A7 /A6 /A3 /A2 /A1 /ACK /D7 D6 /D7 D6 /D7 D6 /D7 /D6 /D7 D6 /D7 /D6 /D7	
SSPIF (PIR1<3>) Cleared in software BF (SSPSTAT<0>) SSPBUF register is read	Bus Master terminates transfer
SSP <u>OV (SSPCON<6>)</u> Bit SSPOV is set because the SSPBUF register is still for ACK is not set	

10.3.1.3 TRANSMISSION

When the R/\overline{W} bit of the incoming address byte is set and an address match occurs, the R/\overline{W} bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The \overline{ACK} pulse will be sent on the ninth bit, and pin RC3/SCK/SCL is held low. The transmit data must be loaded into the SSP-BUF register, which also loads the SSPSR register. Then pin RC3/SCK/SCL should be enabled by setting bit CKP (SSPCON<4>). The master must monitor the SCL pin prior to asserting another clock pulse. The slave devices may be holding off the master by stretching the clock. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 10-7). An SSP interrupt is generated for each data transfer byte. Flag bit SSPIF must be cleared in software, and the SSPSTAT register is used to determine the status of the byte. Flag bit SSPIF is set on the falling edge of the ninth clock pulse.

As a slave-transmitter, the \overline{ACK} pulse from the masterreceiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line was high (not \overline{ACK}), then the data transfer is complete. When the \overline{ACK} is latched by the slave, the slave logic is reset (resets SSPSTAT register) and the slave then monitors for another occurrence of the START bit. If the SDA line was low (\overline{ACK}), the transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then pin RC3/SCK/SCL should be enabled by setting bit CKP.

FIGURE 10-7: I²C WAVEFORMS FOR TRANSMISSION (7-BIT ADDRESS)



10.3.2 MASTER MODE

Master mode of operation is supported in firmware using interrupt generation on the detection of the START and STOP conditions. The STOP (P) and START (S) bits are cleared from a reset or when the SSP module is disabled. The STOP (P) and START (S) bits will toggle based on the START and STOP conditions. Control of the I²C bus may be taken when the P bit is set, or the bus is idle and both the S and P bits are clear.

In master mode the SCL and SDA lines are manipulated by clearing the corresponding TRISC<4:3> bit(s). The output level is always low, irrespective of the value(s) in PORTC<4:3>. So when transmitting data, a '1' data bit must have the TRISC<4> bit set (input) and a '0' data bit must have the TRISC<4> bit cleared (output). The same scenario is true for the SCL line with the TRISC<3> bit.

The following events will cause SSP Interrupt Flag bit, SSPIF, to be set (SSP Interrupt if enabled):

- START condition
- STOP condition
- Data transfer byte transmitted/received

Master mode of operation can be done with either the slave mode idle (SSPM3:SSPM0 = 1011) or with the slave active. When both master and slave modes are enabled, the software needs to differentiate the source(s) of the interrupt.

10.3.3 MULTI-MASTER MODE

In multi-master mode, the interrupt generation on the detection of the START and STOP conditions allows the determination of when the bus is free. The STOP (P) and START (S) bits are cleared from a reset or when the SSP module is disabled. The STOP (P) and START (S) bits will toggle based on the START and STOP conditions. Control of the I^2C bus may be taken when bit P (SSPSTAT<4>) is set, or the bus is idle and both the S and P bits clear. When the bus is busy, enabling the SSP Interrupt will generate the interrupt when the STOP condition occurs.

In multi-master operation, the SDA line must be monitored to see if the signal level is the expected output level. This check only needs to be done when a high level is output. If a high level is expected and a low level is present, the device needs to release the SDA and SCL lines (set TRISC<4:3>). There are two stages where this arbitration can be lost, these are:

- Address Transfer
- Data Transfer

When the slave logic is enabled, the slave continues to receive. If arbitration was lost during the address transfer stage, communication to the device may be in progress. If addressed an ACK pulse will be generated. If arbitration was lost during the data transfer stage, the device will need to re-transfer the data at a later time.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF ⁽²⁾	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE ⁽²⁾	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
13h	SSPBUF	Synchrono	us Serial	Port Rece	eive Buff	er/Transm	nit Registe	er		xxxx xxxx	uuuu uuuu
93h	SSPADD	Synchrono	us Serial	Port (I ² C	mode) A	ddress R	egister			0000 0000	0000 0000
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
94h	SSPSTAT	SMP ⁽³⁾	CKE ⁽³⁾	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000
87h	TRISC	PORTC Da	ata Direct	1111 1111	1111 1111						

TABLE 10-3: REGISTERS ASSOCIATED WITH I²C OPERATION

 $\label{eq:logarder} \begin{array}{ll} \mbox{Legend:} & x = \mbox{unknown}, \mbox{u} = \mbox{unknown}, \mbox{$-$} = \mbox{unimplemented locations read as '0'.} \\ & \mbox{Shaded cells are not used by SSP module in I}^2 C \mbox{ mode.} \end{array}$

Note 1: PSPIF and PSPIE are reserved on the PIC16C63A/73B; always maintain these bits clear.

2: ADIF and ADIE are reserved on the PIC16C63A/65B; always maintain these bits clear.

3: Maintain these bits clear in I²C mode.

PIC16C63A/65B/73B/74B

NOTES:

11.0 UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (USART)


The Universal Synchronous Asynchronous Receiver Transmitter (USART) module is one of the two serial I/ O modules. (USART is also known as a Serial Communications Interface or SCI). The USART can be configured as a full duplex asynchronous system that can communicate with peripheral devices, such as CRT terminals and personal computers, or it can be configured as a half duplex synchronous system that can communicate with peripheral devices, such as A/D or D/A integrated circuits, Serial EEPROMs etc.

The USART can be configured in the following modes:

- Asynchronous (full duplex)
- Synchronous Master (half duplex)
- Synchronous Slave (half duplex)

Bits SPEN (RCSTA<7>) and TRISC<7:6> have to be set in order to configure pins RC6/TX/CK and RC7/RX/DT as the universal synchronous asynchronous receiver transmitter.

REGISTER 11-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER (ADDRESS 98h)



REGISTER 11-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER (ADDRESS 18h)

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R-0	R-0	R-x	
SPEN bit7	RX9	SREN	CREN	_	FERR	OERR	RX9D bit0	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset
oit 7:	SPEN: Ser 1 = Serial p 0 = Serial p	port enable	d (Configu	es RC7/R	X/DT and	RC6/TX/CI	< pins as s	erial port pins)
bit 6:	RX9 : 9-bit 1 = Selects 0 = Selects	s 9-bit recep	otion					
bit 5:	SREN: Sin	gle Receive	e Enable bi	t				
	Asynchron Don't care	<u>ous mode</u>						
	Synchrono 1 = Enable 0 = Disable This bit is c	s single rec es single re	ceive ceive	is comple	ete.			
	Synchrono Unused in		<u>slave</u>					
bit 4:	CREN: Co	ntinuous Re	eceive Ena	ble bit				
		<u>ous mode</u> s continuou es continuo						
				until enabl	e bit CREN	l is cleared	(CREN ov	errides SREN)
bit 3:	Unimplem	ented: Rea	ad as '0'					
bit 2:	FERR: Fran 1 = Framin 0 = No fran	g error (Ca		ed by read	ling RCRE	G register	and receive	e next valid byte)
bit 1:	OERR : Ove 1 = Overru 0 = No ove	n error (Ca		d by clear	ing bit CR	EN)		
	RX9D : 9th							

11.1 USART Baud Rate Generator (BRG)

The BRG supports both the asynchronous and synchronous modes of the USART. It is a dedicated 8-bit baud rate generator. The SPBRG register controls the period of a free running 8-bit timer. In asynchronous mode, bit BRGH (TXSTA<2>) also controls the baud rate. In synchronous mode, bit BRGH is ignored. Table 11-1 shows the formula for computation of the baud rate for different USART modes which only apply in master mode (internal clock).

Given the desired baud rate and Fosc, the nearest integer value for the SPBRG register can be calculated using the formula in Table 11-1. From this, the error in baud rate can be determined.

It may be advantageous to use the high baud rate (BRGH = 1) even for slower baud clocks. This is because the Fosc/(16(X + 1)) equation can reduce the baud rate error in some cases.

TABLE 11-1:BAUD RATE FORMULA

Writing a new value to the SPBRG register causes the BRG timer to be reset (or cleared). This ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

11.1.1 SAMPLING

The data on the RC7/RX/DT pin is sampled three times near the center of each bit time by a majority detect circuit to determine if a high or a low level is present at the RX pin.

SYNC	BRGH = 0 (Low Speed)	BRGH = 1 (High Speed)
0	(Asynchronous) Baud Rate = Fosc/(64(SPBRG+1))	Baud Rate= Fosc/(16(SPBRG+1))
1	(Synchronous) Baud Rate = Fosc/(4(SPBRG+1))	NA

TABLE 11-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
98h	TXSTA	CSRC	TX9	TXEN	SYNC		BRGH	TRMT	TX9D	0000 -010	0000 -010
18h	RCSTA	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00x
99h	SPBRG	Baud Ra	ate Gene	erator Re		0000 0000	0000 0000				

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used by the BRG.

11.2 USART Asynchronous Mode

In this mode, the USART uses standard nonreturn-tozero (NRZ) format (one start bit, eight or nine data bits, and one stop bit). The most common data format is 8 bits. An on-chip, dedicated, 8-bit baud rate generator can be used to derive standard baud rate frequencies from the oscillator. The USART transmits and receives the LSb first. The USART's transmitter and receiver are functionally independent, but use the same data format and baud rate. The baud rate generator produces a clock either x16 or x64 of the bit shift rate, depending on bit BRGH (TXSTA<2>). Parity is not supported by the hardware, but can be implemented in software (and stored as the ninth data bit). Asynchronous mode is stopped during SLEEP.

Asynchronous mode is selected by clearing bit SYNC (TXSTA<4>).

The USART Asynchronous module consists of the following important elements:

- Baud Rate Generator
- · Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver

11.2.1 USART ASYNCHRONOUS TRANSMITTER

The USART transmitter block diagram is shown in Figure 11-1. The heart of the transmitter is the transmit (serial) shift register (TSR). The shift register obtains its data from the read/write transmit buffer, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the STOP bit has been transmitted from the previous load. As soon as the STOP bit is transmitted, the TSR is loaded with new data from the TXREG register (if available). Once the TXREG register transfers the data to the TSR register (occurs in one TCY), the TXREG register is empty and flag bit TXIF (PIR1<4>) is set. This interrupt can be enabled/disabled by setting/clearing enable bit TXIE

(PIE1<4>). Flag bit TXIF will be set regardless of the state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicated the status of the TXREG register, another bit TRMT (TXSTA<1>) shows the status of the TSR register. Status bit TRMT is a read only bit, which is set when the TSR register is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty.

Note 1:	The TSR register is not mapped in data memory, so it is not available to the user.
2:	Flag bit TXIF is set when enable bit TXEN is set. TXIF is cleared by loading TXREG.

Transmission is enabled by setting enable bit TXEN (TXSTA<5>). The actual transmission will not occur until the TXREG register has been loaded with data and the baud rate generator (BRG) has produced a shift clock (Figure 11-2). The transmission can also be started by first loading the TXREG register and then setting enable bit TXEN. Normally, when transmission is first started, the TSR register is empty. At that point, transfer to the TXREG register will result in an immediate transfer to TSR, resulting in an empty TXREG. A back-to-back transfer is thus possible (Figure 11-3). Clearing enable bit TXEN during a transmission will cause the transmission to be aborted and will reset the transmitter. As a result, the RC6/TX/CK pin will revert to hi-impedance.

In order to select 9-bit transmission, transmit bit TX9 (TXSTA<6>) should be set and the ninth bit should be written to TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to the TXREG register. This is because a data write to the TXREG register can result in an immediate transfer of the data to the TSR register (if the TSR is empty). In such a case, an incorrect ninth data bit may be loaded in the TSR register.





FIGURE 11-1: USART TRANSMIT BLOCK DIAGRAM

Steps to follow when setting up an Asynchronous Transmission:

- 1. Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is desired, set bit BRGH. (Section 11.1)
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, then set enable bit TXIE.
- 4. If 9-bit transmission is desired, then set transmit bit TX9.
- 5. Enable the transmission by setting bit TXEN, which will also set bit TXIF.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Load data to the TXREG register (starts transmission).






TABLE 11-3: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF ⁽²⁾	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN		FERR	OERR	RX9D	0000 -00x	0000 -00x
19h	TXREG	USART Trai	nsmit Reg	ister						0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE ⁽²⁾	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC		BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	Generator	0000 0000	0000 0000						

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for asynchronous transmission.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16C63A/73B; always maintain these bits clear.

2: Bits ADIE and ADIF are reserved on the PIC16C63A/65B; always maintain these bits clear.


FIGURE 11-2: ASYNCHRONOUS MASTER TRANSMISSION

11.2.2 USART ASYNCHRONOUS RECEIVER


The receiver block diagram is shown in Figure 11-4. The data is received on the RC7/RX/DT pin and drives the data recovery block. The data recovery block is actually a high speed shifter operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc.

Once asynchronous mode is selected, reception is enabled by setting bit CREN (RCSTA<4>).

The heart of the receiver is the receive (serial) shift register (RSR). After sampling the STOP bit, the received data in the RSR is transferred to the RCREG register (if it is empty). If the transfer is complete, flag bit RCIF (PIR1<5>) is set. The actual interrupt can be enabled/ disabled by setting/clearing enable bit RCIE (PIE1<5>). Flag bit RCIF is a read only bit which is cleared by the hardware. It is cleared when the RCREG register has been read and is empty. The RCREG is a double buffered register, i.e. it is a two deep FIFO. It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte to begin shifting to the RSR register. On the detection of the STOP bit of the third byte, if the RCREG register is still full, then overrun error bit OERR (RCSTA<1>) will be set. The word in the RSR will be lost. The RCREG register can be read twice to retrieve the two bytes in the FIFO. Overrun bit OERR has to be cleared in software. This is done by resetting the receive logic (CREN is cleared and then set). If bit OERR is set, transfers from the RSR register to the RCREG register are inhibited, so it is essential to clear error bit OERR if it is set. Framing error bit FERR (RCSTA<2>) is set if a stop bit is detected as clear. Bit FERR and the 9th receive bit are buffered the same way as the receive data. Reading the RCREG, will load bits RX9D and FERR with new values, therefore it is essential for the user to read the RCSTA register before reading RCREG register in order not to lose the old FERR and RX9D information.







Steps to follow when setting up an Asynchronous Reception:

- 1. Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is desired, set bit BRGH. (Section 11.1).
- 2. Enable the asynchronous serial port by clearing bit SYNC, and setting bit SPEN.
- 3. If interrupts are desired, then set enable bit RCIE.
- 4. If 9-bit reception is desired, then set bit RX9.
- 5. Enable the reception by setting bit CREN.

- Flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE was set.
- 7. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading the RCREG register.
- 9. If any error occurred, clear the error by clearing enable bit CREN.

TABLE 11-4: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF ⁽²⁾	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN		FERR	OERR	RX9D	0000 -00x	0000 -00x
1Ah	RCREG	USART R	eceive Regi	ister						0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE ⁽²⁾	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC		BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	SPBRG Baud Rate Generator Register									0000 0000

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16C73/73A/76; always maintain these bits clear.

2: Bits ADIE and ADIF are reserved on the PIC16C63A/65B; always maintain these bits clear.

11.3 USART Synchronous Master Mode

In Synchronous Master mode, the data is transmitted in a half-duplex manner, i.e., transmission and reception do not occur at the same time. When transmitting data, the reception is inhibited and vice versa. Synchronous mode is entered by setting bit SYNC (TXSTA<4>). In addition, enable bit SPEN (RCSTA<7>) is set in order to configure the RC6/TX/CK and RC7/RX/DT I/O pins to CK (clock) and DT (data) lines respectively. The Master mode indicates that the processor transmits the master clock on the CK line. The Master mode is entered by setting bit CSRC (TXSTA<7>).

11.3.1 USART SYNCHRONOUS MASTER TRANSMISSION

The USART transmitter block diagram is shown in Figure 11-1. The heart of the transmitter is the transmit (serial) shift register (TSR). The shift register obtains its data from the read/write transmit buffer register TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREG (if available). Once the TXREG register transfers the data to the TSR register (occurs in one Tcycle), the TXREG is empty and interrupt bit TXIF (PIR1<4>) is set. The interrupt can be enabled/disabled by setting/clearing enable bit TXIE (PIE1<4>). Flag bit TXIF will be set regardless of the state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicates the status of the TXREG register, another bit TRMT (TXSTA<1>) shows the status of the TSR register. TRMT is a read only bit which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty. The TSR is not mapped in data memory, so it is not available to the user.

Transmission is enabled by setting enable bit TXEN (TXSTA<5>). The actual transmission will not occur until the TXREG register has been loaded with data. The first data bit will be shifted out on the next available rising edge of the clock on the CK line. Data out is stable around the falling edge of the synchronous clock (Figure 11-6). The transmission can also be started by first loading the TXREG register and then setting bit TXEN (Figure 11-7). This is advantageous when slow baud rates are selected, since the BRG is kept in reset when bits TXEN, CREN and SREN are clear. Setting enable bit TXEN will start the BRG, creating a shift clock immediately. Normally, when transmission is first started, the TSR register is empty, so a transfer to the TXREG register will result in an immediate transfer to TSR resulting in an empty TXREG. Back-to-back transfers are possible.

Clearing enable bit TXEN, during a transmission, will cause the transmission to be aborted and will reset the transmitter. The DT and CK pins will revert to hi-impedance. If either bit CREN or bit SREN is set during a transmission, the transmission is aborted and the DT pin reverts to a hi-impedance state (for a reception). The CK pin will remain an output if bit CSRC is set (internal clock). The transmitter logic, however, is not reset, although it is disconnected from the pins. In order to reset the transmitter, the user has to clear bit TXEN. If bit SREN is set (to interrupt an on-going transmission and receive a single word), then after the single word is received, bit SREN will be cleared and the serial port will revert back to transmitting, since bit TXEN is still set. The DT line will immediately switch from hi-impedance receive mode to transmit and start driving. To avoid this, bit TXEN should be cleared.

In order to select 9-bit transmission, the TX9 (TXSTA<6>) bit should be set and the ninth bit should be written to bit TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to the TXREG register. This is because a data write to the TXREG can result in an immediate transfer of the data to the TSR register (if the TSR is empty). If the TSR was empty and the TXREG was written before writing the "new" TX9D, the "present" value of bit TX9D is loaded.

Steps to follow when setting up a Synchronous Master Transmission:

- 1. Initialize the SPBRG register for the appropriate baud rate (Section 11.1).
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set bit TX9.
- 5. Enable the transmission by setting bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF ⁽²⁾	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00x
19h	TXREG	USART Tra	ansmit Re	gister						0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE ⁽²⁾	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate Generator Register								0000 0000	0000 0000

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous master transmission.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16C63A/73B; always maintain these bits clear.

2: Bits ADIE and ADIF are reserved on the PIC16C63A/65B; always maintain these bits clear.

FIGURE 11-6: SYNCHRONOUS TRANSMISSION





FIGURE 11-7: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)



© 1999 Microchip Technology Inc.

11.3.2 USART SYNCHRONOUS MASTER RECEPTION

Once synchronous mode is selected, reception is enabled by setting either enable bit SREN (RCSTA<5>) or enable bit CREN (RCSTA<4>). Data is sampled on the RC7/RX/DT pin on the falling edge of the clock. If enable bit SREN is set, then only a single word is received. If enable bit CREN is set, the reception is continuous until CREN is cleared. If both bits are set, CREN takes precedence. After clocking the last bit, the received data in the Receive Shift Register (RSR) is transferred to the RCREG register (if it is empty). When the transfer is complete, interrupt flag bit RCIF (PIR1<5>) is set. The actual interrupt can be enabled/disabled by setting/clearing enable bit RCIE (PIE1<5>). Flag bit RCIF is a read only bit, which is reset by the hardware. In this case, it is reset when the RCREG register has been read and is empty. The RCREG is a double buffered register, i.e., it is a two deep FIFO. It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte to begin shifting into the RSR register. On the clocking of the last bit of the third byte, if the RCREG register is still full, then overrun error bit OERR (RCSTA<1>) is set. The word in the RSR will be lost. The RCREG register can be read twice to retrieve the two bytes in the FIFO. Bit OERR has to be cleared in software (by clearing bit CREN). If bit OERR is set, transfers from the RSR to the RCREG are inhibited, so it is essential to clear bit OERR

if it is set. The ninth receive bit is buffered the same way as the receive data. Reading the RCREG register will load bit RX9D with a new value, therefore it is essential for the user to read the RCSTA register before reading RCREG in order not to lose the old RX9D information.

Steps to follow when setting up a Synchronous Master Reception:

- 1. Initialize the SPBRG register for the appropriate baud rate. (Section 11.1)
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN, and CSRC.
- 3. Ensure bits CREN and SREN are clear.
- 4. If interrupts are desired, then set enable bit RCIE.
- 5. If 9-bit reception is desired, then set bit RX9.
- 6. If a single reception is required, set bit SREN. For continuous reception set bit CREN.
- Interrupt flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE was set.
- 8. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 9. Read the 8-bit received data by reading the RCREG register.
- 10. If any error occurred, clear the error by clearing bit CREN.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF ⁽²⁾	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00x
1Ah	RCREG	USART Re	eceive Reg	gister						0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE ⁽²⁾	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	Baud Rate Generator Register								0000 0000


TABLE 11-6: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for synchronous master reception.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16C63A/73B; always maintain these bits clear.

2: Bits ADIE and ADIF are reserved on the PIC16C63A/65B; always maintain these bits clear.

FIGURE 11-8: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)



11.4 USART Synchronous Slave Mode

Synchronous slave mode differs from the Master mode in the fact that the shift clock is supplied externally at the RC6/TX/CK pin (instead of being supplied internally in master mode). This allows the device to transfer or receive data while in SLEEP mode. Slave mode is entered by clearing bit CSRC (TXSTA<7>).

11.4.1 USART SYNCHRONOUS SLAVE TRANSMIT

The operation of the synchronous master and slave modes are identical, except in the case of the SLEEP mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in TXREG register.
- c) Flag bit TXIF will not be set.
- d) When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit TXIF will now be set.
- e) If enable bit TXIE is set, the interrupt will wake the chip from SLEEP and if the global interrupt is enabled, the program will branch to the interrupt vector (0004h).

Steps to follow when setting up a synchronous slave transmission:

- 1. Enable the synchronous slave serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. Clear bits CREN and SREN.
- 3. If interrupts are desired, then set enable bit TXIE.
- 4. If 9-bit transmission is desired, set bit TX9.
- 5. Enable the transmission by setting enable bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.

11.4.2 USART SYNCHRONOUS SLAVE RECEPTION

The operation of the synchronous master and slave modes is identical, except in the case of the SLEEP mode. Also, bit SREN is a don't care in slave mode.

If receive is enabled by setting bit CREN prior to the SLEEP instruction, a word may be received during SLEEP. On completely receiving the word, the RSR register will transfer the data to the RCREG register and if enable bit RCIE bit is set, the interrupt generated will wake the chip from SLEEP. If the global interrupt is enabled, the program will branch to the interrupt vector (0004h).

Steps to follow when setting up a Synchronous Slave Reception:

- 1. Enable the synchronous master serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. If interrupts are desired, set enable bit RCIE.
- 3. If 9-bit reception is desired, set bit RX9.
- 4. To enable reception, set enable bit CREN.
- 5. Flag bit RCIF will be set when reception is complete and an interrupt will be generated, if enable bit RCIE was set.
- 6. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading the RCREG register.
- 8. If any error occurred, clear the error by clearing bit CREN.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF ⁽²⁾	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00x
19h	TXREG	USART Tr	ansmit Re	gister						0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE ⁽²⁾	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate Generator Register								0000 0000	0000 0000

TABLE 11-7: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for synchronous slave transmission.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16C63A/73B; always maintain these bits clear.

2: Bits ADIE and ADIF are reserved on the PIC16C63A/65B; always maintain these bits clear.

TABLE 11-8: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF ⁽²⁾	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN		FERR	OERR	RX9D	0000 -00x	0000 -00x
1Ah	RCREG	USART Re	eceive Reg	gister						0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE ⁽²⁾	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate Generator Register								0000 0000	0000 0000

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for synchronous slave reception.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16C63A/73B; always maintain these bits clear.

2: Bits ADIE and ADIF are reserved on the PIC16C63A/65B; always maintain these bits clear.

12.0 ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

Note: The PIC16C63A and PIC16C65B do not include A/D modules. ADCON0, ADCON1 and ADRES registers are not implemented. ADIF and ADIE bits are reserved and should be maintained clear.

The 8-bit analog-to-digital (A/D) converter module has five inputs for the PIC16C73B and eight for the PIC16C74B.

The A/D allows conversion of an analog input signal to a corresponding 8-bit digital number. The output of the sample and hold is the input into the converter, which generates the result via successive approximation. The analog reference voltage is software selectable to either the device's positive supply voltage (VDD) or the voltage level on the RA3/AN3/VREF pin. The A/D converter has a unique feature of being able to operate while the device is in SLEEP mode. To operate in sleep, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

The A/D module has three registers. These registers are:

- A/D Result Register (ADRES)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)


The ADCON0 register, shown in Register 12-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 12-2, configures the functions of the port pins. The port pins can be configured as analog inputs (RA3 can also be a voltage reference) or as digital I/O.

Additional information on using the A/D module can be found in the PICmicro[™] Mid-Range MCU Family Reference Manual (DS33023A) and in Application Note, AN546.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	
ADCS1 bit7	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON bit0	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset
bit 7-6:	00 = Fos 01 = Fos 10 = Fos	c/2 c/8 c/32			Select bits	r)		
bit 5-3:	000 = cha 001 = cha 010 = cha 011 = cha 100 = cha 101 = cha 110 = cha	annel 0, (I annel 1, (I annel 2, (I annel 3, (I annel 4, (I annel 5, (I annel 6, (I	og Channe RA0/AN0) RA1/AN1) RA2/AN2) RA3/AN3) RA5/AN4) RE0/AN5) ⁽ RE1/AN6) ⁽ RE1/AN6) ⁽	1) 1)	its			
bit 2:	GO/DON	E: A/D Co	nversion S	Status bit				
		onversion			this bit starts is bit is autom			dware when the A/D conver-
bit 1:	Unimple	mented: F	Read as '0					
bit 0:		onverter r	nodule is o nodule is s		d consumes n	o operatir	ng current	
Note 1:	A/D chan	inels 5, 6	and 7 are i	mplement	ted on the PIC	16C74B	only.	

REGISTER 12-1: ADCON0 REGISTER (ADDRESS 1Fh)

REGISTER 12-2: ADCON1 REGISTER (ADDRESS 9Fh)




Note 1: RE0, RE1 and RE2 are implemented on the PIC16C74B only.

The following steps should be followed for doing an A/D conversion:

- 1. Configure the A/D module:
 - Configure analog pins / voltage reference / and digital I/O (ADCON1)
 - Select A/D input channel (ADCON0)
 - Select A/D conversion clock (ADCON0)
 - Turn on A/D module (ADCON0)
- 2. Configure A/D interrupt (if desired):
 - Clear ADIF bit
 - Set ADIE bit
 - Set GIE bit
- 3. Wait the required acquisition time.

FIGURE 12-1: A/D BLOCK DIAGRAM

- 4. Start conversion:
 - Set GO/DONE bit (ADCON0)
- 5. Wait for A/D conversion to complete, by either:
 - Polling for the GO/DONE bit to be cleared OR
 - Waiting for the A/D interrupt
- 6. Read A/D result register (ADRES), clear bit ADIF if required.
- 7. For next conversion, go to step 1 or step 2 as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2TAD is required before next acquisition starts.



12.1 A/D Acquisition Requirements


For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 12-2. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), Figure 12-2. The source impedance affects the offset voltage at the analog input (due to pin leakage current).

FIGURE 12-2: ANALOG INPUT MODEL

The maximum recommended impedance for analog sources is 10 k Ω . After the analog input channel is selected (changed), the acquisition must pass before the conversion can be started.

To calculate the minimum acquisition time, Equation 12-1 may be used. This equation assumes that 1/2 LSb error is used (512 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

To calculate the minimum acquisition time, TACQ, see the PICmicroTM Mid-Range MCU Family Reference Manual (DS33023A). In general, however, given a max of $10k\Omega$ and a worst case temperature of 100° C, TACQ will be no more than 16μ sec.



EQUATION 12-1: ACQUISITION TIME

- TACQ = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient
 - = TAMP + TC + TCOFF TAMP = 5μ S TC = - (51.2pF)(1k Ω + Rss + Rs) In(1/511) TCOFF = (Temp -25°C)(0.05 μ S/°C)

12.2 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 9.5TAD per 8-bit conversion. The source of the A/D conversion clock is software selectable. The four possible options for TAD are:

- 2Tosc
- 8Tosc
- 32Tosc
- Internal RC oscillator

For correct A/D conversions, the A/D conversion clock (TAD) must be selected to ensure a minimum TAD time of 1.6 $\mu s.$

12.3 Configuring Analog Port Pins

The ADCON1, TRISA and TRISE registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS2:CHS0 bits and the TRIS bits.

- Note 1: When reading the port register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs will convert an analog input. Analog levels on a digitally configured input will not affect the conversion accuracy.
 - 2: Analog levels on any pin that is defined as a digital input, but not as an analog input, may cause the input buffer to consume current that is out of the devices specification.
 - **3:** The TRISE register is not provided on the PIC16C73B.

12.4 <u>A/D Conversions</u>

Note: The GO/DONE bit should **NOT** be set in the same instruction that turns on the A/D.

Clearing the GO/DONE bit during a conversion will abort the current conversion. The ADRES register will NOT be updated with the partially completed A/D conversion sample. That is, the ADRES register will continue to contain the value of the last completed conversion (or the last value written to the ADRES register). After the A/D conversion is aborted, a 2TAD wait is required before the next acquisition is started. After this 2TAD wait, an acquisition is automatically started on the selected channel.

12.5 A/D Operation During Sleep

The A/D module can operate during SLEEP mode. This requires that the A/D clock source be set to RC (ADCS1:ADCS0 = 11). When the RC clock source is selected, the A/D module waits one instruction cycle before starting the conversion. This allows the SLEEP instruction to be executed, which eliminates all digital switching noise from the conversion. When the conversion is completed, the GO/DONE bit will be cleared, and the result loaded into the ADRES register. If the A/D interrupt is enabled, the device will wake-up from SLEEP. If the A/D interrupt is not enabled, the A/D module will then be turned off, although the ADON bit will remain set.

When the A/D clock source is another clock option (not RC), a SLEEP instruction will cause the present conversion to be aborted and the A/D module to be turned off, though the ADON bit will remain set.

Turning off the A/D places the A/D module in its lowest current consumption state.

Note:	For the A/D module to operate in SLEEP,
	the A/D clock source must be set to RC
	(ADCS1:ADCS0 = 11). To perform an A/D
	conversion in SLEEP, ensure the SLEEP
	instruction immediately follows the instruc-
	tion that sets the GO/DONE bit.

12.6 Effects of a RESET

A device reset forces all registers to their reset state. The A/D module is disabled and any conversion in progress is aborted. All pins with analog functions are configured as available inputs.

The ADRES register will contain unknown data after a power-on reset.

12.7 Use of the CCP Trigger

An A/D conversion can be started by the "special event trigger" of the CCP2 module. This requires that the CCP2M3:CCP2M0 bits (CCP2CON<3:0>) be programmed as 1011 and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/DONE bit will be set, starting the A/D conversion, and the Timer1 counter will be reset to zero. Timer1 is reset to automatically repeat the A/D acquisition period with minimal software overhead (moving the ADRES to the desired location). The appropriate analog input channel must be selected and the minimum acquisition done before the "special event trigger" sets the GO/DONE bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), then the "special event trigger" will be ignored by the A/D module, but will still reset the Timer1 counter.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
1Eh	ADRES	A/D Resu	ult Registe	ər						xxxx xxxx	uuuu uuuu
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/ DONE	—	ADON	0000 00-0	0000 00-0
9Fh	ADCON1		—	—	_	—	PCFG2	PCFG1	PCFG0	000	000
05h	PORTA	_	_	RA5	RA4	RA3	RA2	RA1	RA0	0x 0000	0u 0000
85h	TRISA	_	_	PORTA	A Data Direct	ion Regi	ster			11 1111	11 1111
09h	PORTE		—	—	_	—	RE2	RE1	RE0	xxx	uuu
89h	TRISE	IBF	OBF	IBOV	PSP- MODE	—	PORTE Da	ta Directio	on Bits	0000 -111	0000 -111

TABLE 12-1: SUMMARY OF A/D REGISTERS (PIC16C73B/74B ONLY)

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used for A/D conversion.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC6C63A/73B; always maintain these bits clear.

13.0 SPECIAL FEATURES OF THE CPU

What sets a microcontroller apart from other processors are special circuits to deal with the needs of realtime applications. The PIC16CXX family has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These are:

- Oscillator selection
- Reset
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- SLEEP
- Code protection
- ID locations
- In-Circuit Serial Programming (ICSP)

The PIC16CXX has a Watchdog Timer which can be shut off only through configuration bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in reset until the crystal oscillator is stable. The

REGISTER 13-1: CONFIGURATION WORD

other is the Power-up Timer (PWRT), which provides a fixed delay of 72 ms (nominal) on power-up only and is designed to keep the part in reset, while the power supply stabilizes. With these two timers on-chip, most applications need no external reset circuitry.

SLEEP mode is designed to offer a very low current power-down mode. The user can wake-up from SLEEP through external reset, WDT wake-up or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost, while the LP crystal option saves power. A set of configuration bits are used to select various options.

13.1 Configuration Bits

The configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped in program memory location 2007h.

The user will note that address 2007h is beyond the user program memory space. In fact, it belongs to the special test/configuration memory space (2000h - 3FFFh), which can be accessed only during programming.

CP1 (CP0	CP1	CP0	CP1	CP0	—	BODEN	CP1	CP0	PWRTE	WDTE	FOSC1	FOSC0	Register:	CONFIG
bit13													bit0	Address	2007h
bit 13-8	CP1	:CP0:	Code	Protect	ion bits	(2)									
5-4:				ction of											
	10 =	10 = Upper half of program memory code protected													
	01 =	D1 = Upper 3/4th of program memory code protected													
	00 =	00 = All memory is code protected													
bit 7:	Unir	nplen	nented	: Read	as '1'										
bit 6:	BOD	DEN: E	Brown-	out Res	set Ena	ble bit	(1)								
	1 = E	BOR e	enabled	ł											
	0 = E	= BOR disabled													
bit 3:	PWF	PWRTE: Power-up Timer Enable bit ⁽¹⁾													
	1 = F	PWRT	disabl	ed											
	0 = F	PWRT	enable	ed											
bit 2:	WD	E: W	atchdo	g Time	r Enabl	e bit									
	1 = \	NDT e	enabled	b											
	0 = \	NDT o	disable	d											
bit 1-0:	FOS	C1:F	OSCO:	Oscilla	tor Sele	ection	bits								
	11 =	RC c	scillato	or											
	10 =	HS o	scillato	or											
			scillato												
	00 =	LP o	scillato	r											
Note 1:	Enal	oling t	prown-o	out rese	et autor	natica	lly enable	es powe	ər-up ti	mer (PW	/RT), re	gardles	ss of the v	alue of bit P	WRTE.
2:	All of the CP1:CP0 pairs have to be given the same value to enable the code protection scheme listed.														

13.2 **Oscillator Configurations**

13.2.1 **OSCILLATOR TYPES**

The PIC16CXX can be operated in four different oscillator modes. The user can program two configuration bits (FOSC1 and FOSC0) to select one of these four modes:

- LP Low Power Crystal
- XT Crystal/Resonator
- HS High Speed Crystal/Resonator
- RC Resistor/Capacitor
- 13.2.2 CRYSTAL OSCILLATOR/CERAMIC RESONATORS

In XT, LP or HS modes, a crystal or ceramic resonator is connected to the OSC1/CLKIN and OSC2/CLKOUT pins to establish oscillation (Figure 13-1). The PIC16CXX oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in XT, LP or HS modes, the device can have an external clock source to drive the OSC1/CLKIN pin (Figure 13-2). See the PICmicro[™] Mid-Range MCU Reference Manual (DS33023A) for details on building an external oscillator.

FIGURE 13-1: CRYSTAL/CERAMIC **RESONATOR OPERATION** (HS. XT OR LP **OSC CONFIGURATION)**




FIGURE 13-2: EXTERNAL CLOCK INPUT **OPERATION (HS, XT OR LP OSC CONFIGURATION)**




TABLE 13-1: **CERAMIC RESONATORS**

Ranges Tested:										
Mode	Freq	OSC1	OSC2							
ХТ	455 kHz 2.0 MHz 4.0 MHz	68 - 100 pF 15 - 68 pF 15 - 68 pF	68 - 100 pF 15 - 68 pF 15 - 68 pF							
HS 8.0 MHz 10 - 68 pF 10 - 68 pF 16.0 MHz 10 - 22 pF 10 - 22 pF										
These value bottom of pa	•	gn guidance only	. See notes at							
Resonators	Used:									
455 kHz	Panasonic EF	O-A455K04B	± 0.3%							
2.0 MHz	Murata Erie CS	SA2.00MG	± 0.5%							
4.0 MHz	Murata Erie CS	SA4.00MG	± 0.5%							
8.0 MHz Murata Erie CSA8.00MT ± 0.5%										
16.0 MHz Murata Erie CSA16.00MX ± 0.5%										
Resonators used did not have built-in capacitors.										

CAPACITOR SELECTION FOR TABLE 13-2: **CRYSTAL OSCILLATOR**

Osc Type	Crystal Freq	Cap. Range C1	Cap. Range C2
LP	32 kHz	33 pF	33 pF
	200 kHz	15 pF	15 pF
ХТ	200 kHz	47-68 pF	47-68 pF
	1 MHz	15 pF	15 pF
	4 MHz	15 pF	15 pF
HS	4 MHz	15 pF	15 pF
	8 MHz	15-33 pF	15-33 pF
	20 MHz	15-33 pF	15-33 pF

These values are for design guidance only. See notes at bottom of page.

Crystals Used:

32 kHz	Epson C-001R32.768K-A	± 20 PPM					
200 kHz	STD XTL 200.000KHz	± 20 PPM					
1 MHz	ECS ECS-10-13-1	± 50 PPM					
4 MHz	ECS ECS-40-20-1	± 50 PPM					
8 MHz	EPSON CA-301 8.000M-C	± 30 PPM					
20 MHz	EPSON CA-301 20.000M-C	± 30 PPM					

- Note 1: Higher capacitance increases the stability of the oscillator, but also increases the start-up time.
 - 2: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
 - 3: Rs may be required in HS mode, as well as XT mode to avoid overdriving crystals with low drive level specification.
 - 4: When migrating from other PICmicro devices, oscillator performance should be verified.

13.2.3 RC OSCILLATOR

For timing insensitive applications, the "RC" device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (Rext) and capacitor (Cext) values, and the operating temperature. The oscillator frequency will vary from unit to unit due to normal process parameter variation. The difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low Cext values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 13-3 shows how the R/C combination is connected to the PIC16CXX.

The oscillator frequency, divided by 4, is available on the OSC2/CLKOUT pin, and can be used for test purposes or to synchronize other logic (see Figure 3-2 for waveform).

FIGURE 13-3: RC OSCILLATOR MODE

13.3 <u>Reset</u>

The PIC16CXX differentiates between various kinds of reset:

- Power-on Reset (POR)
- MCLR reset during normal operation
- MCLR reset during SLEEP
- WDT Reset (normal operation)
- Brown-out Reset (BOR)

Some registers are not affected in any reset condition; their status is unknown on POR and unchanged in any other reset. Most other registers are reset to a "reset state" on POR, on the $\overline{\text{MCLR}}$ and WDT Reset, on $\overline{\text{MCLR}}$ reset during SLEEP, and on BOR. The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits are set or cleared differently in different reset situations as indicated in Table 13-4. These bits are used in software to determine the nature of the reset. See Table 13-6 for a full description of reset states of all registers.

A simplified block diagram of the on-chip reset circuit is shown in Figure 13-4.

The PICmicro devices have a MCLR noise filter in the MCLR reset path. The filter will detect and ignore small pulses.

It should be noted that a WDT reset does not drive $\overline{\text{MCLR}}$ pin low.




FIGURE 13-4: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT

13.4 <u>Resets</u>

13.4.1 POWER-ON RESET (POR)

A Power-on Reset pulse is generated on-chip when VDD rise is detected (in the range of 1.5V - 2.1V). To take advantage of the POR, just tie the MCLR pin directly (or through a resistor) to VDD. This will eliminate external RC components usually needed to create a POR. A maximum rise time for VDD is specified. See Electrical Specifications for details.

When the device starts normal operation (exits the reset condition), device operating parameters (voltage, frequency, temperature) must be met to ensure operation. If these conditions are not met, the device must be held in reset until the operating conditions are met. Brown-out reset may be used to meet the startup conditions.

For additional information, refer to Application Note AN607, "*Power-up Trouble Shooting*."

13.4.2 POWER-UP TIMER (PWRT)

The Power-up Timer provides a fixed 72 ms nominal time-out on power-up from the POR. The PWRT operates on an internal RC oscillator. The device is kept in reset as long as the PWRT is active. The PWRT's time delay allows VDD to rise to an acceptable level. A configuration bit is provided to enable/disable the PWRT.

The power-up time delay will vary from chip to chip due to VDD, temperature and process variation. See DC parameters for details (TPWRT, parameter #33).

13.4.3 OSCILLATOR START-UP TIMER (OST)

The Oscillator Start-up Timer provides a delay of 1024 oscillator cycles (from OSC1 input) after the PWRT delay. This ensures that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP and HS modes and only on power-on reset or wake-up from SLEEP.

13.4.4 BROWN-OUT RESET (BOR)

The configuration bit, BODEN, can enable or disable the Brown-out Reset circuit. If VPP falls below VBOR (parameter D005, about 4V) for longer than TBOR (parameter #35, about 100 μ S), the brown-out situation will reset the device. If VDD falls below VBOR for less than TBOR, a reset may not occur.

Once the brown-out occurs, the device will remain in brown-out reset until VDD rises above VBOR. The power-up timer then keeps the device in reset for TPWRT (parameter #33, about 72mS). If VDD should fall below VBOR during TPWRT, the brown-out reset process will restart when VDD rises above VBOR with the power-up timer reset. The power-up timer is always enabled when the brown-out reset circuit is enabled regardless of the state of the PWRT configuration bit.

13.4.5 TIME-OUT SEQUENCE

On power-up, the time-out sequence is as follows: The PWRT delay starts (if enabled) when a POR reset occurs. Then OST starts counting 1024 oscillator cycles when PWRT ends (LP, XT, HS). When the OST ends, the device comes out of RESET.

If MCLR is kept low long enough, the time-outs will expire. Bringing MCLR high will begin execution immediately. This is useful for testing purposes or to synchronize more than one PIC16CXX device operating in parallel.

Table 13-5 shows the reset conditions for the STATUS, PCON and PC registers, while Table 13-6 shows the reset conditions for all the registers.

13.4.6 POWER CONTROL/STATUS REGISTER (PCON)

The Brown-out Reset Status bit, BOR, is unknown on a POR. It must be set by the user and checked on subsequent resets to see if bit BOR was cleared, indicating a BOR occurred. The BOR bit is not predictable if the brown-out reset circuitry is disabled.

The Power-on Reset Status bit, $\overline{\text{POR}}$, is cleared on a POR and unaffected otherwise. The user must set this bit following a POR and check it on subsequent resets to see if it has been cleared.

TABLE 13-3: TIME-OUT IN VARIOUS SITUATIONS

Oscillator Configuration	Power	-up	Durant	
	PWRTE = 0	PWRTE = 1	Brown-out	Wake-up from SLEEP
XT, HS, LP	72 ms + 1024Tosc	1024Tosc	72 ms + 1024Tosc	1024Tosc
RC	72 ms	_	72 ms	—

POR	BOR	ТО	PD	
0	x	1	1	Power-on Reset
0	x	0	х	Illegal, TO is set on POR
0	х	х	0	Illegal, PD is set on POR
1	0	1	1	Brown-out Reset
1	1	0	1	WDT Reset
1	1	0	0	WDT Wake-up
1	1	u	u	MCLR Reset during normal operation
1	1	1	0	MCLR Reset during SLEEP or interrupt wake-up from SLEEP

TABLE 13-4: STATUS BITS AND THEIR SIGNIFICANCE

TABLE 13-5: RESET CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	STATUS Register	PCON Register
Power-on Reset	000h	0001 1xxx	0x
MCLR Reset during normal operation	000h	000u uuuu	uu
MCLR Reset during SLEEP	000h	0001 Ouuu	uu
WDT Reset	000h	0000 luuu	uu
WDT Wake-up	PC + 1	uuu0 Ouuu	uu
Brown-out Reset	000h	000x xuuu	u0
Interrupt wake-up from SLEEP	PC + 1 ⁽¹⁾	uuul Ouuu	uu

Legend: u = unchanged, x = unknown, - = unimplemented bit read as '0'.

Note 1: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

Status Register

IRP	RP1	RP0	TO	PD	Z	DC	С
-----	-----	-----	----	----	---	----	---

PCON Register

	POR	BOR
--	-----	-----

Register	Ар	plicabl	e Devi	ices	Power-on Reset Brown-out Reset	MCLR Resets WDT Reset	Wake-up via WDT or Interrupt
W	63A	65B	73B	74B	xxxx xxxx	uuuu uuuu	uuuu uuuu
INDF	63A	65B	73B	74B	N/A	N/A	N/A
TMR0	63A	65B	73B	74B	xxxx xxxx	uuuu uuuu	uuuu uuuu
PCL	63A	65B	73B	74B	0000h	0000h	PC + 1(2)
STATUS	63A	65B	73B	74B	0001 1xxx	000q quuu (3)	uuuq quuu (3)
FSR	63A	65B	73B	74B	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTA	63A	65B	73B	74B	0x 0000	0u 0000	uu uuuu
PORTB	63A	65B	73B	74B	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTC	63A	65B	73B	74B	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTD	63A	65B	73B	74B	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTE	63A	65B	73B	74B	xxx	uuu	uuu
PCLATH	63A	65B	73B	74B	0 0000	0 0000	u uuuu
INTCON	63A	65B	73B	74B	0000 000x	0000 000u	uuuu uuuu (1)
	63A	65B	73B	74B	-0 0000	-0 0000	-u uuuu (1)
	63A	65B	73B	74B	-000 0000	-000 0000	-uuu uuuu (1)
PIR1	63A	65B	73B	74B	0000 0000	0000 0000	սսսս սսսս(1)
	63A	65B	73B	74B	0000 0000	0000 0000	uuuu uuuu (1)
PIR2	63A	65B	73B	74B	0	0	u(1)
TMR1L	63A	65B	73B	74B	xxxx xxxx	uuuu uuuu	uuuu uuuu
TMR1H	63A	65B	73B	74B	xxxx xxxx	uuuu uuuu	uuuu uuuu
T1CON	63A	65B	73B	74B	00 0000	uu uuuu	uu uuuu
TMR2	63A	65B	73B	74B	0000 0000	0000 0000	uuuu uuuu
T2CON	63A	65B	73B	74B	-000 0000	-000 0000	-uuu uuuu
SSPBUF	63A	65B	73B	74B	xxxx xxxx	uuuu uuuu	uuuu uuuu
SSPCON	63A	65B	73B	74B	0000 0000	0000 0000	uuuu uuuu
CCPR1L	63A	65B	73B	74B	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCPR1H	63A	65B	73B	74B	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCP1CON	63A	65B	73B	74B	00 0000	00 0000	uu uuuu
RCSTA	63A	65B	73B	74B	0000 -00x	0000 -00x	uuuu -uuu
TXREG	63A	65B	73B	74B	0000 0000	0000 0000	uuuu uuuu
RCREG	63A	65B	73B	74B	0000 0000	0000 0000	uuuu uuuu
CCPR2L	63A	65B	73B	74B	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCPR2H	63A	65B	73B	74B	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCP2CON	63A	65B	73B	74B	0000 0000	0000 0000	uuuu uuuu
ADRES	63A	65B	73B	74B	xxxx xxxx	uuuu uuuu	uuuu uuuu
ADCON0	63A	65B	73B	74B	0000 00-0	0000 00-0	uuuu uu-u
OPTION_REG	63A	65B	73B	74B	1111 1111	1111 1111	uuuu uuuu

TABLE 13-6: INITIALIZATION CONDITIONS FOR ALL REGISTERS

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition

Note 1: One or more bits in INTCON, PIR1 and/or PIR2 will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

3: See Table 13-5 for reset value for specific condition.

Register	Applicable Devices		Applicable Devices		Power-on Reset Brown-out Reset	MCLR Resets WDT Reset	Wake-up via WDT or Interrupt
TRISA	63A	65B	73B	74B	11 1111	11 1111	uu uuuu
TRISB	63A	65B	73B	74B	1111 1111	1111 1111	uuuu uuuu
TRISC	63A	65B	73B	74B	1111 1111	1111 1111	uuuu uuuu
TRISD	63A	65B	73B	74B	1111 1111	1111 1111	uuuu uuuu
TRISE	63A	65B	73B	74B	0000 -111	0000 -111	uuuu -uuu
	63A	65B	73B	74B	00 0000	00 0000	uu uuuu
PIE1	63A	65B	73B	74B	0-00 0000	0-00 0000	u-uu uuuu
	63A	65B	73B	74B	-000 0000	-000 0000	-uuu uuuu
	63A	65B	73B	74B	0000 0000	0000 0000	uuuu uuuu
PIE2	63A	65B	73B	74B	0	0	u
PCON	63A	65B	73B	74B	0q ⁽³⁾	uu	uu
PR2	63A	65B	73B	74B	1111 1111	1111 1111	1111 1111
SSPADD	63A	65B	73B	74B	0000 0000	0000 0000	uuuu uuuu
SSPSTAT	63A	65B	73B	74B	00 0000	00 0000	uu uuuu
TXSTA	63A	65B	73B	74B	0000 -010	0000 -010	uuuu -uuu
SPBRG	63A	65B	73B	74B	0000 0000	0000 0000	uuuu uuuu
ADCON1	63A	65B	73B	74B	000	000	uuu

TABLE 13-6: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

 $\label{eq:legend: u = unchanged, x = unknown, -= unimplemented bit, read as '0', q = value depends on condition$

Note 1: One or more bits in INTCON, PIR1 and/or PIR2 will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

3: See Table 13-5 for reset value for specific condition.

13.5 Interrupts

The interrupt control register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

Note:	Individual interrupt flag bits are set, regard-
	less of the status of their corresponding
	mask bit or the GIE bit.

A global interrupt enable bit, GIE (INTCON<7>) enables (if set) all un-masked interrupts or disables (if cleared) all interrupts. When bit GIE is enabled, and an interrupt's flag bit and mask bit are set, the interrupt will vector immediately. Individual interrupts can be disabled through their corresponding enable bits in various registers. Individual interrupt bits are set, regardless of the status of the GIE bit. The GIE bit is cleared on reset.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine, as well as sets the GIE bit, which re-enables interrupts.

The RB0/INT pin interrupt, the RB port change interrupt and the TMR0 overflow interrupt flags are contained in the INTCON register.

The peripheral interrupt flags are contained in the special function registers PIR1 and PIR2. The corresponding interrupt enable bits are contained in special function registers PIE1 and PIE2 and the peripheral interrupt enable bit is contained in special function register INTCON.

When an interrupt is responded to, the GIE bit is cleared to disable any further interrupt, the return address is pushed onto the stack, and the PC is loaded with 0004h. Once in the interrupt service routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid recursive interrupts.


For external interrupt events, such as the INT pin or PORTB change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends when the interrupt event occurs. The latency is the same for one or two cycle instructions. Individual interrupt flag bits are set, regardless of the status of their corresponding mask bit or the GIE bit.

- Note: If an interrupt occurs while the Global Interrupt Enable (GIE) bit is being cleared, the GIE bit may unintentionally be reenabled by the user's Interrupt Service Routine (the RETFIE instruction). The events that would cause this to occur are:
 - 1. An instruction clears the GIE bit while an interrupt is acknowledged.
 - 2. The program branches to the interrupt vector and executes the interrupt service routine.
 - 3. The interrupt service routine completes the execution of the RETFIE instruction. This causes the GIE bit to be set (enables interrupts), and the program returns to the instruction after the one which was meant to disable interrupts.

Perform the following to ensure that interrupts are globally disabled:

LOOP	BCF	INTCON,	GIE	;	Disable global
	DTTCC	INTCON,	CIE	;	interrupt bit Global interrupt
	BIFSC	INICON,	GIE	;	disabled?
	GOTO	LOOP		;	NO, try again
	:			;	Yes, continue
				;	with program
				;	flow

FIGURE 13-5: INTERRUPT LOGIC



13.5.1 INT INTERRUPT

Yes

Yes

Yes

Yes

Yes

Yes

Yes

Yes

Yes

PIC16C74B

The external interrupt on RB0/INT pin is edge triggered: either rising, if bit INTEDG (OPTION_REG<6>) is set or falling, if the INTEDG bit is clear. When a valid edge appears on the RB0/INT pin, flag bit INTF (INTCON<1>) is set. This interrupt can be disabled by clearing enable bit INTE (INTCON<4>). Flag bit INTF must be cleared in software in the interrupt service routine before re-enabling this interrupt. The INT interrupt can wake-up the processor from SLEEP, if bit INTE was set prior to going into SLEEP. The status of global interrupt enable bit GIE decides whether or not the processor branches to the interrupt vector following wake-up. See Section 13.8 for details on SLEEP mode.

13.5.2 TMR0 INTERRUPT

An overflow (FFh \rightarrow 00h) in the TMR0 register will set flag bit T0IF (INTCON<2>). The interrupt can be enabled/disabled by setting/clearing enable bit T0IE (INTCON<5>). (Section 6.0)

13.5.3 PORTB INTERRUPT ON CHANGE

An input change on PORTB<7:4> sets flag bit RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit RBIE (INTCON<4>). (Section 5.2)

Note: If a change on the I/O pin should occur when the read operation is being executed (start of the Q2 cycle), then the RBIF interrupt flag may not get set.

13.6 Context Saving During Interrupts

Yes

Yes

Yes

During an interrupt, only the return PC value is saved on the stack. Users may wish to save key registers during an interrupt i.e., W register and STATUS register. This will have to be implemented in software.

Example 13-1 stores and restores the STATUS, W, and PCLATH registers. The register W_TEMP must be defined in each bank and must be defined at the same offset from the bank base address (i.e., if W_TEMP is defined at 0x20 in bank 0, it must also be defined at 0xA0 in bank 1).

The example:

- a) Stores the W register.
- b) Stores the STATUS register in bank 0.
- c) Stores the PCLATH register.
- d) Executes the ISR code.
- e) Restores the STATUS register (and bank select bit).
- f) Restores the W and PCLATH registers.

EXAMPLE 13-1: SAVING STATUS, W, AND PCLATH REGISTERS IN RAM

MOVWF SWAPF CLRF MOVWF MOVF MOVWF : (ISR) :	W_TEMP STATUS,W STATUS STATUS_TEMP PCLATH,W PCLATH_TEMP	<pre>;Copy W to TEMP register, could be bank one or zero ;Swap status to be saved into W ;bank 0, regardless of current bank, Clears IRP,RP1,RP0 ;Save status to bank zero STATUS_TEMP register ;Only required if using pages 1, 2 and/or 3 ;Save PCLATH into W</pre>
MOVF MOVWF SWAPF MOVWF	PCLATH STATUS_TEMP, W STATUS	<pre>;Restore PCLATH ;Move W into PCLATH ;Swap STATUS_TEMP register into W ;(sets bank to original state) ;Move W into STATUS register :Swap W TEMD</pre>
SWAPF SWAPF	W_TEMP,F W_TEMP,W	;Swap W_TEMP ;Swap W_TEMP into W

13.7 Watchdog Timer (WDT)

The watchdog timer is a free running on-chip RC oscillator, which does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKIN pin. The WDT will run, even if the clock on the OSC1/CLKIN and OSC2/CLKOUT pins of the device has been stopped, for example, by execution of a SLEEP instruction.

During normal operation, a WDT time-out generates a device RESET (Watchdog Timer Reset). If the device is in SLEEP mode, a WDT time-out causes the device to wake-up and resume normal operation (Watchdog Timer Wake-up).

The WDT can be permanently disabled by clearing configuration bit WDTE (Section 13.1).

13.7.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms (parameter #31, TWDT). The time-out periods vary with temperature, VDD and process variations. If longer time-out periods are desired, a prescaler with a division

ratio of up to 1:128 can be assigned to the WDT under software control by writing to the OPTION register. Time-out periods up to 128 TWDT can be realized.

The CLRWDT and SLEEP instructions clear the WDT and the postscaler, if assigned to the WDT. In addition, the SLEEP instruction prevents the WDT from generating a reset, but will allow the WDT to wake the device from sleep mode.

The $\overline{\text{TO}}$ bit in the STATUS register will be cleared upon a WDT time-out.

13.7.2 WDT PROGRAMMING CONSIDERATIONS

It should also be taken into account that under worst case conditions (VDD = Min., Temperature = Max., and max. WDT prescaler) it may take several seconds before a WDT time-out occurs.

Note: When a CLRWDT instruction is executed and the prescaler is assigned to the WDT, the prescaler count will be cleared, but the prescaler assignment is not changed.

FIGURE 13-6: WATCHDOG TIMER BLOCK DIAGRAM




TABLE 13-7: SUMMARY OF WATCHDOG TIMER REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
2007h	Config. bits	-	BODEN ⁽¹⁾	CP1	CP0	PWRTE ⁽¹⁾	WDTE	FOSC1	FOSC0
81h,181h	OPTION_REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0

Legend: Shaded cells are not used by the Watchdog Timer.

Note 1: See Register 13-1 for operation of these bits.

13.8 Power-Down Mode (SLEEP)

Power-down mode is entered by executing a $\ensuremath{\mathtt{SLEEP}}$ instruction.

If enabled, the WDT will be cleared but keeps running, the \overline{PD} bit (STATUS<3>) is cleared, the \overline{TO} (STA-TUS<4>) bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had, before the SLEEP instruction was executed (driving high, low, or hi-impedance).

For lowest current consumption in this mode, place all I/O pins at either VDD or VSS, ensure no external circuitry is drawing current from the I/O pin, power-down the A/D, and disable external clocks. Pull all I/O pins that are hi-impedance inputs, high or low externally, to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or VSs for lowest current consumption. The contribution from on-chip pull-ups on PORTB should be considered.

The MCLR pin must be at a logic high level (VIHMC).

13.8.1 WAKE-UP FROM SLEEP

The device can wake up from SLEEP through one of the following events:

- 1. External reset input on $\overline{\text{MCLR}}$ pin.
- 2. Watchdog Timer Wake-up (if WDT was enabled).
- 3. Interrupt from INT pin, RB port change or some Peripheral Interrupts.

External MCLR reset will cause a device reset. All other events are considered a continuation of program execution and cause a "wake-up". The TO and PD bits in the STATUS register can be used to determine the cause of device reset. The PD bit, which is set on power-up, is cleared when SLEEP is invoked. The TO bit is cleared if a WDT time-out occurred (and caused wake-up).

The following peripheral interrupts can wake the device from SLEEP:

- 1. TMR1 interrupt. Timer1 must be operating as an asynchronous counter.
- 2. SSP (Start/Stop) bit detect interrupt.
- SSP transmit or receive in slave mode (SPI / I²C).
- 4. CCP capture mode interrupt.
- 5. Parallel slave port read or write.
- 6. A/D conversion (when A/D clock source is RC).
- 7. USART TX or RX (synchronous slave mode).

Other peripherals cannot generate interrupts since during SLEEP, no on-chip Q clocks are present.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

13.8.2 WAKE-UP USING INTERRUPTS


When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs before the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT postscaler will not be cleared, the TO bit will not be set and PD bit will not be cleared.
- If the interrupt occurs **during or after** the execution of a SLEEP instruction, the device will immediately wake up from sleep. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT postscaler will be cleared, the $\overline{\text{TO}}$ bit will be set and the $\overline{\text{PD}}$ bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the \overline{PD} bit. If the \overline{PD} bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.

FIGURE 13-7: WAKE-UP FROM SLEEP THROUGH INTERRUPT



Note 1: XT, HS or LP oscillator mode assumed.

2: TOST = 1024TOSC (drawing not to scale). This delay is not present in RC osc mode.

3: GIE = '1' assumed. After wake- up, the processor jumps to the interrupt routine. If GIE = '0', execution will continue in-line.

4: CLKOUT is not available in these osc modes, but shown here for timing reference.

13.9 Program Verification/Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

Note: Microchip does not recommend code protecting windowed devices. Devices that are code protected may be erased, but not programmed again.

13.10 ID Locations


Four memory locations (2000h - 2003h) are designated as ID locations where the user can store checksum or other code-identification numbers. These locations are not accessible during normal execution but are readable and writable during program/verify. It is recommended that only the four least significant bits of the ID location are used.

13.11 In-Circuit Serial Programming

PIC16CXX microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed. The device is placed into a program/verify mode by holding the RB6 and RB7 pins low, while raising the MCLR (VPP) pin from VIL to VIHH (see programming specification). RB6 becomes the programming clock and RB7 becomes the programming data. Both RB6 and RB7 are Schmitt Trigger inputs in this mode.

After reset, to place the device into programming/verify mode, the program counter (PC) is at location 00h. A 6-bit command is then supplied to the device. Depending on the command, 14 bits of program data are then supplied to or from the device, depending if the command was a load or a read. For complete details of serial programming, please refer to the PIC16C6X/7X Programming Specifications (Literature #DS30228).

FIGURE 13-8: TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION



14.0 INSTRUCTION SET SUMMARY

Each PIC16CXX instruction is a 14-bit word divided into an OPCODE, which specifies the instruction type and one or more operands, which further specify the operation of the instruction. The PIC16CXX instruction set summary in Table 14-2 lists **byte-oriented**, **bit-oriented**, and **literal and control** operations. Table 14-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven bit constant or literal value.

TABLE 14-1:OPCODE FIELD
DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1) The assembler will generate code with $x = 0$. It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1
label	Label name
TOS	Top of Stack
PC	Program Counter
PCLATH	Program Counter High Latch
GIE	Global Interrupt Enable bit
WDT	Watchdog Timer/Counter
TO	Time-out bit
PD	Power-down bit
dest	Destination either the W register or the specified register file location
[]	Options
()	Contents
\rightarrow	Assigned to
< >	Register bit field
E	In the set of
italics	User defined term (font is courier)

The instruction set is highly orthogonal and is grouped into three basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal and control operations

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s.

Table 14-2 lists the instructions recognized by the MPASM assembler.

Figure 14-1 shows the general formats that the instructions can have.

Note: To maintain upward compatibility with future PIC16CXX products, <u>do not use</u> the OPTION and TRIS instructions.

All examples use the following format to represent a hexadecimal number:

0xhh

where h signifies a hexadecimal digit.

FIGURE 14-1: GENERAL FORMAT FOR INSTRUCTIONS




TABLE 14-2: PIC16CXX INSTRUCTION SET

Mnemonic,		Description Cycle		14-Bit Opcode				Status	Notes
Operands				MSb			LSb	Affected	
BYTE-ORIENTED FILE REGISTER OPERATIONS									
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0000	0011	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1,2,3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1,2,3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1,2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1,2
MOVWF	f	Move W to f	1	00	0000	lfff	ffff		
NOP	-	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1,2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	1,2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		1,2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2
BIT-ORIENT	ED FIL	E REGISTER OPERATIONS		•					•
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1,2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3
LITERAL A	ND CO	NTROL OPERATIONS	•						
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk		
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO,PD	
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk		
RETFIE	-	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
SLEEP	-	Go into standby mode	1	00	0000	0110	0011	TO,PD	
SUBLW	k	Subtract W from literal	1	11	110x	kkkk	kkkk	C,DC,Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	1-1-1-1-	Z	1

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 Module.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

Note: Additional information on the mid-range instruction set is available in the PICmicro[™] Mid-Range MCU Family Reference Manual (DS33023).

14.1 Instruction Descriptions

ADDLW	Add Literal and W
Syntax:	[<i>label</i>] ADDLW k
Operands:	$0 \le k \le 255$
Operation:	$(W) + k \to (W)$
Status Affected:	C, DC, Z
Description:	The contents of the W register are added to the eight bit literal 'k' and the result is placed in the W register.

ANDWF	AND W with f
Syntax:	[<i>label</i>] ANDWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(W) .AND. (f) \rightarrow (destination)
Status Affected:	Z
Description:	AND the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

ADDWF	Add W and f		
Syntax:	[<i>label</i>] ADDWF f,d		
Operands:	$0 \le f \le 127$ $d \in [0,1]$		
Operation:	(W) + (f) \rightarrow (destination)		
Status Affected:	C, DC, Z		
Description:	Add the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.		

BCF	Bit Clear f
Syntax:	[<i>label</i>] BCF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$0 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

ANDLW	AND Literal with W
Syntax:	[<i>label</i>] ANDLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .AND. (k) \rightarrow (W)
Status Affected:	Z
Description:	The contents of W register are AND'ed with the eight bit literal 'k'. The result is placed in the W register.

BSF	Bit Set f
Syntax:	[<i>label</i>] BSF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$1 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is set.

BTFSS	Bit Test f, Skip if Set
Syntax:	[<i>label</i>] BTFSS f,b
Operands:	$0 \le f \le 127$ $0 \le b < 7$
Operation:	skip if (f) = 1
Status Affected:	None
Description:	If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead making this a 2TCY instruction.

CLRF	Clear f
Syntax:	[<i>label</i>] CLRF f
Operands:	$0 \le f \le 127$
Operation:	$\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	The contents of register 'f' are cleared and the Z bit is set.

BTFSC	Bit Test, Skip if Clear
Syntax:	[<i>label</i>] BTFSC f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	skip if (f) = 0
Status Affected:	None
Description:	If bit 'b' in register 'f' is '1', the next instruction is executed. If bit 'b', in register 'f', is '0', the next instruction is discarded, and a NOP is executed instead, making this a 2TCY instruction.

CLRW	Clear W
Syntax:	[label] CLRW
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow (W) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	W register is cleared. Zero bit (Z) is set.

CALL	Call Subroutine		
Syntax:	[<i>label</i>] CALL k	CLRWDT	Clear Watchdog Timer
Operands:	$0 \le k \le 2047$	Syntax:	[<i>label</i>] CLRWDT
Operation:	$(PC)+1 \rightarrow TOS,$	Operands:	None
Operation.	$(PC) + 1 \rightarrow 103,$ $k \rightarrow PC<10:0>,$ $(PCLATH<4:3>) \rightarrow PC<12:11>$	Operation:	$\begin{array}{l} 00h \rightarrow WDT \\ 0 \rightarrow WDT \text{ prescaler,} \\ \vdots \qquad \end{array}$
Status Affected:	None		$1 \rightarrow \overline{\text{TO}}$ $1 \rightarrow \overline{\text{PD}}$
(PC+1) is pushed onto the state eleven bit immediate address is into PC bits <10:0>. The upper the PC are loaded from PCLAT	Call Subroutine. First, return address (PC+1) is pushed onto the stack. The	Status Affected:	TO, PD
	eleven bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two cycle instruction.	Description:	CLRWDT instruction resets the Watch- dog Timer. It also resets <u>the presca</u> ler of the WDT. Status bits TO and PD are set.

COMF	Complement f
Syntax:	[label] COMF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	$(\overline{f}) \rightarrow$ (destination)
Status Affected:	Z
Description:	The contents of register 'f' are comple- mented. If 'd' is 0, the result is stored in W. If 'd' is 1, the result is stored back in register 'f'.

GOTO	Unconditional Branch
Syntax:	[<i>label</i>] GOTO k
Operands:	$0 \le k \le 2047$
Operation:	$k \rightarrow PC<10:0>$ PCLATH<4:3> \rightarrow PC<12:11>
Status Affected:	None
Description:	GOTO is an unconditional branch. The eleven bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two cycle instruction.

DECF	Decrement f
Syntax:	[<i>label</i>] DECF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	(f) - 1 \rightarrow (destination)
Status Affected:	Z
Description:	Decrement register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

INCF	Increment f
Syntax:	[<i>label</i>] INCF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$
Operation:	(f) + 1 \rightarrow (destination)
Status Affected:	Z
Description:	The contents of register 'f' are incre- mented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.

DECFSZ	Decrement f, Skip if 0	INCFSZ	Increment f, Skip if 0
Syntax:	[label] DECFSZ f,d	Syntax:	[label] INCFSZ f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$	Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$
Operation:	(f) - 1 \rightarrow (destination); skip if result = 0	Operation:	(f) + 1 \rightarrow (destination), skip if result = 0
Status Affected:	None	Status Affected:	None
Description:	The contents of register 'f' are decre- mented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. If the result is 1, the next instruction is executed. If the result is 0, then a NOP is executed instead making it a $2Tcy$ instruction.	Description:	The contents of register 'f' are incre- mented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. If the result is 1, the next instruction is executed. If the result is 0, a NOP is executed instead making it a 2TCY instruction.

IORLW	Inclusive OR Literal with W
Syntax:	[<i>label</i>] IORLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .OR. $k \rightarrow$ (W)
Status Affected:	Z
Description:	The contents of the W register are OR'ed with the eight bit literal 'k'. The result is placed in the W register.

MOVLW	Move Literal to W
Syntax:	[<i>label</i>] MOVLW k
Operands:	$0 \le k \le 255$
Operation:	$k \rightarrow (W)$
Status Affected:	None
Description:	The eight bit literal 'k' is loaded into W register. The don't cares will assemble as 0's.

IORWF	Inclusive OR W with f
Syntax:	[label] IORWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	(W) .OR. (f) \rightarrow (destination)
Status Affected:	Z
Description:	Inclusive OR the W register with regis- ter 'f'. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.

MOVWF	Move W to f
Syntax:	[label] MOVWF f
Operands:	$0 \le f \le 127$
Operation:	$(W) \rightarrow (f)$
Status Affected:	None
Description:	Move data from W register to register 'f'.

MOVF	Move f
Syntax:	[<i>label</i>] MOVF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	(f) \rightarrow (destination)
Status Affected:	Z
Description:	The contents of register f are moved to a destination dependant upon the status of d. If $d = 0$, destination is W register. If $d = 1$, the destination is file register f itself. $d = 1$ is useful to test a file register since status flag Z is affected.

NOP	No Operation
Syntax:	[label] NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Description:	No operation.

RETFIE	Return from Interrupt	RLF	Rotate Left f through Carry
Syntax:	[label] RETFIE	Syntax:	[<i>label</i>] RLF f,d
Operands: Operation:	None $TOS \rightarrow PC$.	Operands:	0 ≤ f ≤ 127 d ∈ [0,1]
oporation.	$1 \rightarrow \text{GIE}$	Operation:	See description below
Status Affected:	None	Status Affected:	С
		Description:	The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is stored back in register 'f'.

RETLW	Return with Literal in W	RRF	Rotate Right f through Carry
Syntax:	[<i>label</i>] RETLW k	Syntax:	[<i>label</i>] RRF f,d
Operands:	$0 \le k \le 255$	Operands:	$0 \le f \le 127$
Operation:	$k \rightarrow (W);$		d ∈ [0,1]
•	$TOS \rightarrow PC$	Operation:	See description below
Status Affected:	None	Status Affected:	С
Description:	The W register is loaded with the eight bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two cycle instruction.	Description:	The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.
			C Register f

RETURN	Return from Subroutine
Syntax:	[label] RETURN
Operands:	None
Operation:	$TOS\toPC$
Status Affected:	None
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two cycle instruction.

SLEEP	
Syntax:	[label] SLEEP
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow WDT, \\ 0 \rightarrow WDT \mbox{ prescaler}, \\ 1 \rightarrow \overline{TO}, \\ 0 \rightarrow \overline{PD} \end{array}$
Status Affected:	TO, PD
Description:	The power-down status bit, \overline{PD} is cleared. Time-out status bit, \overline{TO} is set. Watchdog Timer and its pres- caler are cleared. The processor is put into SLEEP mode with the oscillator stopped. See Section 13.8 for more details.

SUBLW	Subtract W from Literal	
Syntax:	[<i>label</i>] SUBLW k	
Operands:	$0 \le k \le 255$	
Operation:	$k \text{ - (W)} \to (W)$	
Status Affected:	C, DC, Z	
Description:	The W register is subtracted (2's com- plement method) from the eight bit lit- eral 'k'. The result is placed in the W register.	

XORLW	Exclusive OR Literal with W
Syntax:	[<i>label</i>] XORLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .XOR. $k \rightarrow (W)$
Status Affected:	Z
Description:	The contents of the W register are XOR'ed with the eight bit literal 'k'. The result is placed in the W register.

SUBWF	Subtract W from f
Syntax:	[<i>label</i>] SUBWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$
Operation:	(f) - (W) \rightarrow (destination)
Status Affected:	C, DC, Z
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

XORWF	Exclusive OR W with f	
Syntax:	[<i>label</i>] XORWF f,d	
Operands:	$0 \le f \le 127$ $d \in [0,1]$	
Operation:	(W) .XOR. (f) \rightarrow (destination)	
Status Affected:	Z	
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.	

SWAPF	Swap Nibbles in f
Syntax:	[label] SWAPF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	$(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$
Status Affected:	None
Description:	The upper and lower nibbles of regis- ter 'f' are exchanged. If 'd' is 0, the result is placed in W register. If 'd' is 1, the result is placed in register 'f'.

15.0 DEVELOPMENT SUPPORT

The PICmicro[®] microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB[™] IDE Software
- Assemblers/Compilers/Linkers
 - MPASM Assembler
 - MPLAB-C17 and MPLAB-C18 C Compilers
 - MPLINK/MPLIB Linker/Librarian
- Simulators
 - MPLAB-SIM Software Simulator
- Emulators
 - MPLAB-ICE Real-Time In-Circuit Emulator
 - PICMASTER[®]/PICMASTER-CE In-Circuit Emulator
 - ICEPIC™
- In-Circuit Debugger
 - MPLAB-ICD for PIC16F877
- Device Programmers
 - PRO MATE[®] II Universal Programmer
 - PICSTART[®] Plus Entry-Level Prototype Programmer
- Low-Cost Demonstration Boards
 - SIMICE
 - PICDEM-1
 - PICDEM-2
 - PICDEM-3
 - PICDEM-17
 - SEEVAL®
 - KEELOQ[®]

15.1 <u>MPLAB Integrated Development</u> Environment Software

- The MPLAB IDE software brings an ease of software development previously unseen in the 8-bit microcontroller market. MPLAB is a Windows[®]-based application which contains:
- Multiple functionality
 - editor
 - simulator
 - programmer (sold separately)
 - emulator (sold separately)
- A full featured editor
- A project manager
- · Customizable tool bar and key mapping
- A status bar
- On-line help

MPLAB allows you to:

- Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PICmicro tools (automatically updates all project information)
- Debug using:
 - source files
 - absolute listing file
 - object code

The ability to use MPLAB with Microchip's simulator, MPLAB-SIM, allows a consistent platform and the ability to easily switch from the cost-effective simulator to the full featured emulator with minimal retraining.

15.2 MPASM Assembler

MPASM is a full featured universal macro assembler for all PICmicro MCU's. It can produce absolute code directly in the form of HEX files for device programmers, or it can generate relocatable objects for MPLINK.

MPASM has a command line interface and a Windows shell and can be used as a standalone application on a Windows 3.x or greater system. MPASM generates relocatable object files, Intel standard HEX files, MAP files to detail memory usage and symbol reference, an absolute LST file which contains source lines and generated machine code, and a COD file for MPLAB debugging.

MPASM features include:

- MPASM and MPLINK are integrated into MPLAB projects.
- MPASM allows user defined macros to be created for streamlined assembly.
- MPASM allows conditional assembly for multi purpose source files.
- MPASM directives allow complete control over the assembly process.

15.3 <u>MPLAB-C17 and MPLAB-C18</u> <u>C Compilers</u>

The MPLAB-C17 and MPLAB-C18 Code Development Systems are complete ANSI 'C' compilers and integrated development environments for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers, respectively. These compilers provide powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compilers provide symbol information that is compatible with the MPLAB IDE memory display.

15.4 MPLINK/MPLIB Linker/Librarian

MPLINK is a relocatable linker for MPASM and MPLAB-C17 and MPLAB-C18. It can link relocatable objects from assembly or C source files along with precompiled libraries using directives from a linker script.

MPLIB is a librarian for pre-compiled code to be used with MPLINK. When a routine from a library is called from another source file, only the modules that contains that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications. MPLIB manages the creation and modification of library files.

MPLINK features include:

- MPLINK works with MPASM and MPLAB-C17 and MPLAB-C18.
- MPLINK allows all memory areas to be defined as sections to provide link-time flexibility.

MPLIB features include:

- MPLIB makes linking easier because single libraries can be included instead of many smaller files.
- MPLIB helps keep code maintainable by grouping related modules together.
- MPLIB commands allow libraries to be created and modules to be added, listed, replaced, deleted, or extracted.

15.5 MPLAB-SIM Software Simulator

The MPLAB-SIM Software Simulator allows code development in a PC host environment by simulating the PICmicro series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file or user-defined key press to any of the pins. The execution can be performed in single step, execute until break, or trace mode.

MPLAB-SIM fully supports symbolic debugging using MPLAB-C17 and MPLAB-C18 and MPASM. The Software Simulator offers the flexibility to develop and debug code outside of the laboratory environment making it an excellent multi-project software development tool.

15.6 <u>MPLAB-ICE High Performance</u> <u>Universal In-Circuit Emulator with</u> <u>MPLAB IDE</u>

The MPLAB-ICE Universal In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers (MCUs). Software control of MPLAB-ICE is provided by the MPLAB Integrated Development Environment (IDE), which allows editing, "make" and download, and source debugging from a single environment. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB-ICE allows expansion to support new PICmicro microcontrollers.

The MPLAB-ICE Emulator System has been designed as a real-time emulation system with advanced features that are generally found on more expensive development tools. The PC platform and Microsoft[®] Windows 3.x/95/98 environment were chosen to best make these features available to you, the end user.

MPLAB-ICE 2000 is a full-featured emulator system with enhanced trace, trigger, and data monitoring features. Both systems use the same processor modules and will operate across the full operating speed range of the PICmicro MCU.

15.7 PICMASTER/PICMASTER CE

The PICMASTER system from Microchip Technology is a full-featured, professional quality emulator system. This flexible in-circuit emulator provides a high-quality, universal platform for emulating Microchip 8-bit PICmicro microcontrollers (MCUs). PICMASTER systems are sold worldwide, with a CE compliant model available for European Union (EU) countries.

15.8 <u>ICEPIC</u>

ICEPIC is a low-cost in-circuit emulation solution for the Microchip Technology PIC16C5X, PIC16C6X, PIC16C7X, and PIC16CXXX families of 8-bit one-timeprogrammable (OTP) microcontrollers. The modular system can support different subsets of PIC16C5X or PIC16CXXX products through the use of interchangeable personality modules or daughter boards. The emulator is capable of emulating without target application circuitry being present.

15.9 MPLAB-ICD In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB-ICD, is a powerful, low-cost run-time development tool. This tool is based on the flash PIC16F877 and can be used to develop for this and other PICmicro microcontrollers from the PIC16CXXX family. MPLAB-ICD utilizes the In-Circuit Debugging capability built into the PIC16F87X. This feature, along with Microchip's In-Circuit Serial Programming protocol, offers cost-effective in-circuit flash programming and debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by watching variables, single-stepping and setting break points. Running at full speed enables testing hardware in real-time. The MPLAB-ICD is also a programmer for the flash PIC16F87X family.

15.10 PRO MATE II Universal Programmer

The PRO MATE II Universal Programmer is a full-featured programmer capable of operating in stand-alone mode as well as PC-hosted mode. PRO MATE II is CE compliant.

The PRO MATE II has programmable VDD and VPP supplies which allows it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for instructions and error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In stand-alone mode the PRO MATE II can read, verify or program PICmicro devices. It can also set code-protect bits in this mode.

15.11 <u>PICSTART Plus Entry Level</u> <u>Development System</u>

The PICSTART programmer is an easy-to-use, lowcost prototype programmer. It connects to the PC via one of the COM (RS-232) ports. MPLAB Integrated Development Environment software makes using the programmer simple and efficient.

PICSTART Plus supports all PICmicro devices with up to 40 pins. Larger pin count devices such as the PIC16C92X, and PIC17C76X may be supported with an adapter socket. PICSTART Plus is CE compliant.

15.12 <u>SIMICE Entry-Level</u> <u>Hardware Simulator</u>

SIMICE is an entry-level hardware development system designed to operate in a PC-based environment with Microchip's simulator MPLAB-SIM. Both SIMICE and MPLAB-SIM run under Microchip Technology's MPLAB Integrated Development Environment (IDE) software. Specifically, SIMICE provides hardware simulation for Microchip's PIC12C5XX, PIC12CE5XX, and PIC16C5X families of PICmicro 8-bit microcontrollers. SIMICE works in conjunction with MPLAB-SIM to provide non-real-time I/O port emulation. SIMICE enables a developer to run simulator code for driving the target system. In addition, the target system can provide input to the simulator code. This capability allows for simple and interactive debugging without having to manually generate MPLAB-SIM stimulus files. SIMICE is a valuable debugging tool for entry-level system development.

15.13 <u>PICDEM-1 Low-Cost PICmicro</u> <u>Demonstration Board</u>

The PICDEM-1 is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The users can program the sample microcontrollers provided with the PICDEM-1 board, on a PRO MATE II or PICSTART-Plus programmer, and easily test firmware. The user can also connect the PICDEM-1 board to the MPLAB-ICE emulator and download the firmware to the emulator for testing. Additional prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push-button switches and eight LEDs connected to PORTB.

15.14 PICDEM-2 Low-Cost PIC16CXX Demonstration Board

The PICDEM-2 is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-2 board, on a PRO MATE II programmer or PICSTART-Plus, and easily test firmware. The MPLAB-ICE emulator may also be used with the PICDEM-2 board to test firmware. Additional prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push-button switches, a potentiometer for simulated analog input, a Serial EEPROM to demonstrate usage of the I²C bus and separate headers for connection to an LCD module and a keypad.

15.15 PICDEM-3 Low-Cost PIC16CXXX Demonstration Board

The PICDEM-3 is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with a LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-3 board, on a PRO MATE II programmer or PICSTART Plus with an adapter socket, and easily test firmware. The MPLAB-ICE emulator may also be used with the PICDEM-3 board to test firmware. Additional prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include an RS-232 interface, push-button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM-3 board is an LCD panel, with 4 commons and 12 seqments, that is capable of displaying time, temperature and day of the week. The PICDEM-3 provides an additional RS-232 interface and Windows 3.1 software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals.

15.16 PICDEM-17

The PICDEM-17 is an evaluation board that demonstrates the capabilities of several Microchip microcon-PIC17C752, trollers. including PIC17C756, PIC17C762, and PIC17C766. All necessary hardware is included to run basic demo programs, which are supplied on a 3.5-inch disk. A programmed sample is included, and the user may erase it and program it with the other sample programs using the PRO MATE II or PICSTART Plus device programmers and easily debug and test the sample code. In addition, PICDEM-17 supports down-loading of programs to and executing out of external FLASH memory on board. The PICDEM-17 is also usable with the MPLAB-ICE or PICMASTER emulator, and all of the sample programs can be run and modified using either emulator. Additionally, a generous prototype area is available for user hardware.

15.17 <u>SEEVAL Evaluation and Programming</u> System

The SEEVAL SEEPROM Designer's Kit supports all Microchip 2-wire and 3-wire Serial EEPROMs. The kit includes everything necessary to read, write, erase or program special features of any Microchip SEEPROM product including Smart Serials[™] and secure serials. The Total Endurance[™] Disk is included to aid in tradeoff analysis and reliability calculations. The total kit can significantly reduce time-to-market and result in an optimized system.

15.18 <u>KEELOQ Evaluation and</u> <u>Programming Tools</u>

KEELOQ evaluation and programming tools support Microchips HCS Secure Data Products. The HCS evaluation kit includes an LCD display to show changing codes, a decoder to decode transmissions, and a programming interface to program test transmitters.

	PIC12CXXX	PIC14000	PIC16C5X	X9O91019	(XO9FOIG	PIC16F62	(70810I9	PIC16C1X	PIC16C8)	PIC16F8X	X6D81DI9	PIC17C4	PIC17C7X	PIC18CXX	83CXX 52CXX/ 54CXX/	хххээн	WCRFXX)	MCP2510
MPLAB™ Integrated Development Environment	>	>	>	>	>	>	>	>	>	>	>	>	>	>				
MPLAB TM C17 Compiler												>	>					
MPLAB TM C18 Compiler														>				
MPASM/MPLINK	>	>	>	>	>	>	>	>	>	>	>	>	>	>	>	>		
MPLAB TM -ICE	>	>	>	>	>	**`^	>	>	>	>	>	>	>	>				
PICMASTER/PICMASTER-CE	>	>	>	>	>		>	>	>		>	>	>					
In-Circuit Emulator	1		~	>	>		>	>	>		>							
ebugger MPLAB-ICD In-Circuit Debugger				*			*			>								
PICSTART®Plus Low-Cost Universal Dev. Kit	>	>	>	>	>	**^	>	>	>	>	>	>	~	`				
ସେମ୍ବର MATE® I Universal Programmer ଦି	>	>	>	>	>	**	>	>	>	>	>	>	>	>	>	>		
SIMICE	>		~			ļ			<u> </u>									
PICDEM-1			>		>		+ -		>			>						
PICDEM-2				√ †			à							~				
PICDEM-3											~							
PICDEM-14A		~																
PICDEM-17													~					
KEELoq® Evaluation Kit						ļ			<u> </u>							>		
KEELoo Transponder Kit						L										>		
microlD™ Programmer's Kit																	>	
125 kHz microID Developer's Kit																	>	
125 kHz Anticollision microID Developer's Kit																	>	
13.56 MHz Anticollision microlD Developer's Kit																	>	
MCP2510 CAN Developer's Kit																		>

TABLE 15-1: DEVELOPMENT TOOLS FROM MICROCHIP

© 1999 Microchip Technology Inc.

NOTES:


16.0 ELECTRICAL CHARACTERISTICS


Absolute Maximum Ratings (†)


Ambient temperature under bias	55°C to +125°C
Ambient temperature under bias Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD, MCLR and RA4)	
Voltage on VDD with respect to VSS	0.3V to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	0V to +13.25V
Voltage on RA4 with respect to Vss	0V to +8.5V
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin	300 mA
Maximum current into VDD pin	250 mA
Input clamp current, Iικ (VI < 0 or VI > VDD)	±20 mA
Output clamp current, Ioк (Vo < 0 or Vo > VDD)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by PORTA, PORTB, and PORTE (Note 3) (combined)	200 mA
Maximum current sourced by PORTA, PORTB, and PORTE (Note 3) (combined)	200 mA
Maximum current sunk by PORTC and PORTD (Note 3) (combined)	200 mA
Maximum current sourced by PORTC and PORTD (Note 3) (combined)	200 mA
Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD - \sum IOH} + \sum {(VDD-	Voh) x Ioh} + Σ (Vol x Iol)
2: Voltage spikes below Vss at the MCLR/VPP pin, inducing currents greater than 8	30 mA, may cause latch-up.


- 2: Voltage spikes below VSS at the MCLR/VPP pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR/VPP pin rather than pulling this pin directly to VSS.
- 3: PORTD and PORTE not available on the PIC16C63A/73B.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.














16.1 DC Characteristics: PIC16C63A/65B/73B/74B-04 (Commercial, Industrial, Extended) PIC16C6A/65B/73B/74B-20 (Commercial, Industrial, Extended)

DC CHA	RACTE	RISTICS	Standar Operatir			• 0° -40°	ons (unless otherwise stated) $C \leq TA \leq +70^{\circ}C$ for commercial $C \leq TA \leq +85^{\circ}C$ for industrial $C \leq TA \leq +125^{\circ}C$ for extended
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
D001 D001A	Vdd	Supply Voltage	4.0 4.5 VBOR*	_ _ _	5.5 5.5 5.5	V V V	XT, RC and LP osc mode HS osc mode BOR enabled (Note 7)
D002*	Vdr	RAM Data Retention Voltage (Note 1)	-	1.5	_	V	
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	-	Vss	_	V	See section on Power-on Reset for details
D004* D004A*	Svdd	VDD Rise Rate to ensure internal Power-on Reset signal	0.05 TBD	_	_	V/mS V/mS	PWRT enabled (PWRTE bit clear) PWRT disabled (PWRTE bit set) See section on Power-on Reset for details
D005	VBOR	Brown-out Reset voltage trip point	3.65	-	4.35	V	BODEN bit set
D010	Idd	Supply Current (Note 2, 5)	-	2.7	5	mA	XT, RC osc modes Fosc = 4 MHz, VDD = 5.5V (Note 4)
D013			-	10	20	mA	HS osc mode Fosc = 20 MHz, VDD = 5.5V
D020 D021 D021B	IPD	Power-down Current (Note 3, 5)	_ _ _ _	10.5 1.5 1.5 2.5	42 16 19 19	μΑ μΑ μΑ μΑ	$VDD = 4.0V, WDT enabled, -40^{\circ}C \text{ to } +85^{\circ}C$ $VDD = 4.0V, WDT \text{ disabled}, 0^{\circ}C \text{ to } +70^{\circ}C$ $VDD = 4.0V, WDT \text{ disabled}, -40^{\circ}C \text{ to } +85^{\circ}C$ $VDD = 4.0V, WDT \text{ disabled}, -40^{\circ}C \text{ to } +125^{\circ}C$
D022* D022A*	ΔIWDT ΔIBOR	Module Differential Current (Note 6) Watchdog Timer Brown-out Reset		6.0 100	20 150	μΑ μΑ	WDTE bit set, VDD = 4.0V BODEN bit set, VDD = 5.0V

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD,

MCLR = VDD; WDT enabled/disabled as specified.

3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.

4: For RC osc mode, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.

5: Timer1 oscillator (when enabled) adds approximately 20 µA to the specification. This value is from characterization and is for design guidance only. This is not tested.

6: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

7: When BOR is enabled, the device will operate correctly until the VBOR voltage trip point is reached.

DC CHA	RACTEI	RISTICS	Standa Operatir	-	-	e 0°	ons (unless otherwise stated) $C \le TA \le +70^{\circ}C$ for commercial $C \le TA \le +85^{\circ}C$ for industrial
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
D001	Vdd	Supply Voltage	2.5 Vbor*	_	5.5 5.5	V V	LP, XT, RC osc modes (DC - 4 MHz) BOR enabled (Note 7)
D002*	Vdr	RAM Data Retention Voltage (Note 1)	-	1.5	-	V	
D003	Vpor	VDD Start Voltage to ensure internal Power-on Reset signal	-	Vss	_	V	See section on Power-on Reset for details
D004* D004A*	Svdd	VDD Rise Rate to ensure internal Power-on Reset signal	0.05 TBD	_	-		PWRT enabled (PWRTE bit clear) PWRT disabled (PWRTE bit set) See section on Power-on Reset for details
D005	VBOR	Brown-out Reset voltage trip point	3.65	-	4.35	V	BODEN bit set
D010	IDD	Supply Current (Note 2, 5)	-	2.0	3.8	mA	XT, RC osc modes Fosc = 4 MHz, VDD = 3.0V (Note 4)
D010A			-	22.5	48	μA	LP osc mode Fosc = 32 kHz, VDD = 3.0V, WDT disabled
D020 D021 D021A	IPD	Power-down Current (Note 3, 5)	- - -	7.5 0.9 0.9	30 5 5	μΑ μΑ μΑ	$\label{eq:VDD} \begin{array}{l} VDD = 3.0V, \ WDT \ enabled, \ -40^\circ C \ \ to \ +85^\circC \\ VDD = 3.0V, \ WDT \ disabled, \ 0^\circ C \ \ to \ +70^\circC \\ VDD = 3.0V, \ WDT \ disabled, \ -40^\circ C \ \ to \ +85^\circC \\ \end{array}$
D022* D022A*	ΔIWDT ΔIBOR	Module Differential Current (Note 6) Watchdog Timer Brown-out Reset	_	6.0 100	20 150	μΑ μΑ	WDTE bit set, VDD = 4.0V BODEN bit set, VDD = 5.0V

16.2 DC Characteristics: PIC16LC63A/65B/73B/74B-04 (Commercial, Industrial)

*These parameters are characterized but not tested.

†Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested. **Note 1:** This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

- OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD,
- $\overline{MCLR} = VDD$; WDT enabled/disabled as specified.
- 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.
- 4: For RC osc mode, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.
- 5: Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.
- 6: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.
- 7: When BOR is enabled, the device will operate correctly until the VBOR voltage trip point is reached.

16.3 DC Characteristics: PIC16C63A/65B/73B/74B-04 (Commercial, Industrial, Extended) PIC16C63A/65B/73B/74B-20 (Commercial, Industrial, Extended) PIC16LC63A/65B/73B/74B-04 (Commercial, Industrial)

DC CHA	RACTE		Operating tempe	rature e Voo r	0°C ≤ -40°C ≤ -40°C ≤	≦ TA ≤ ≦ TA ≤ ≦ TA ≤	s otherwise stated) +70°C for commercial +85°C for industrial +125°C for extended d in DC spec Section 16.1
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
		Input Low Voltage					
	VIL	I/O ports					
D030 D030A		with TTL buffer	Vss Vss	-	0.15Vdd 0.8V	V V	For entire VDD range $4.5V \le VDD \le 5.5V$
D031		with Schmitt Trigger buffer	Vss	-	0.2Vdd	V	
D032		MCLR, OSC1 (in RC mode)	Vss	-	0.2Vdd	V	
D033		OSC1 (in XT, HS and LP modes)	Vss	-	0.3Vdd	V	Note 1
		Input High Voltage					
	VIH	I/O ports		-			
D040		with TTL buffer	2.0	-	Vdd	V	$4.5V \le VDD \le 5.5V$
D040A			0.25VDD + 0.8V	-	Vdd	V	For entire VDD range
D041		with Schmitt Trigger buffer	0.8Vdd	-	Vdd	V	For entire VDD range
D042		MCLR	0.8Vdd	-	Vdd	V	
D042A		OSC1 (XT, HS and LP modes)	0.7Vdd	-	Vdd	V	Note 1
D043		OSC1 (in RC mode)	0.9Vdd	-	Vdd	V	
		Input Leakage Current (Notes 2, 3)					
D060	lı∟	I/O ports	-	-	±1	μA	Vss ≤ VPIN ≤ VDD, Pin at hi-impedance
D061		MCLR, RA4/T0CKI	-	-	±5	μA	$Vss \leq VPIN \leq VDD$
D063		OSC1	-	-	±5	μA	Vss \leq VPIN \leq VDD, XT, HS and LP osc modes
D070	IPURB	PORTB weak pull-up current	50	250	400	μA	VDD = 5V, VPIN = VSS

*These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator mode, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PICmicro device be driven with external clock in RC mode.

2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

DC Characteristics:

PIC16C63A/65B/73B/74B-04 (Commercial, Industrial, Extended) PIC16C63A/65B/73B/74B-20 (Commercial, Industrial, Extended) PIC16LC63A/65B/73B/74B-04 (Commercial, Industrial) (CONTINUED)

DC CHA	RACTE		Operating Operating	temper voltage	rature 0 -40 -40	°C ≤ ⁻ °C ≤ ⁻ °C ≤ ⁻ e as de	unless otherwise stated) $TA \le +70^{\circ}C$ for commercial $TA \le +85^{\circ}C$ for industrial $TA \le +125^{\circ}C$ for extended escribed in DC spec
Param No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
		Output Low Voltage					
D080	Vol	I/O ports	-	-	0.6	V	IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C
			-	-	0.6	V	IOL = 7.0 mA, VDD = 4.5V, -40°C to +125°C
D083		OSC2/CLKOUT (RC osc mode)	-	-	0.6	V	IOL = 1.6 mA, VDD = 4.5V, -40°C to +85°C
			-	-	0.6	V	IOL = 1.2 mA, VDD = 4.5V, -40°C to +125°C
		Output High Voltage					
D090	Vон	I/O ports (Note 3)	Vdd-0.7	-	-	V	IOH = -3.0 mA, VDD = 4.5V, -40°С to +85°С
			Vdd-0.7	-	-	V	IOH = -2.5 mA, VDD = 4.5V, -40°С to +125°С
D092		OSC2/CLKOUT (RC osc mode)	Vdd-0.7	-	-	V	IOH = -1.3 mA, VDD = 4.5V, -40°С to +85°С
			Vdd-0.7	-	-	V	IOH = -1.0 mA, VDD = 4.5V, -40°С to +125°С
D150*	Vod	Open-Drain High Voltage	-	-	8.5	V	RA4 pin
		Capacitive Loading Specs on Output Pins					
D100	Cosc2	OSC2 pin	-	-	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1.
D101	Сю	All I/O pins and OSC2 (in RC mode)	-	-	50	pF	
D102	Cb	SCL, SDA in I ² C mode	-	-	400	pF	

*These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested. **Note 1:** In RC oscillator mode, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PICmicro device be

driven with external clock in RC mode.

2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

16.4 AC (Timing) Characteristics

16.4.1 TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created following one of the following formats:

1. TppS2p	pS	3. Tcc:st	(I ² C specifications only)
2. TppS		4. Ts	(I ² C specifications only)
Т			
F	Frequency	Т	Time
Lowerca	se letters (pp) and their meanings:		
рр			
сс	CCP1	OSC	OSC1
ck	CLKOUT	rd	RD
CS	CS	rw	RD or WR
di	SDI	SC	SCK
do	SDO	SS	SS
dt	Data in	tO	TOCKI
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR
Upperca	se letters and their meanings:		
S			
F	Fall	Р	Period
Н	High	R	Rise
I	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance
I ² C only			
AA	output access	High	High
BUF	Bus free	Low	Low
Tcc:st (I ² C specifications only)		
CC			
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	STOP condition
STA	START condition		


16.4.2 TIMING CONDITIONS

The temperature and voltages specified in Table 16-1 apply to all timing specifications unless otherwise noted. Figure 16-4 specifies the load conditions for the timing specifications.

TABLE 16-1: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions (unless otherwise stated)
	Operating temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial
AC CHARACTERISTICS	-40°C \leq TA \leq +85°C for industrial
AC CHARACTERISTICS	-40°C ≤ TA ≤+125°C for extended
	Operating voltage VDD range as described in DC spec Section 16.1 and
	Section 16.2. LC parts operate for commercial/industrial temperatures only.

FIGURE 16-4: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



16.4.3 TIMING DIAGRAMS AND SPECIFICATIONS

FIGURE 16-5: EXTERNAL CLOCK TIMING





TABLE 16-2:	EXTERNAL	CLOCK TIMING REQUIREMENTS	
-------------	----------	---------------------------	--

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
1A	Fosc	External CLKIN Frequency	DC		4	MHz	RC and XT osc modes
		(Note 1)	DC	—	4	MHz	HS osc mode (-04)
			DC	—	20	MHz	HS osc mode (-20)
			DC	—	200	kHz	LP osc mode
		Oscillator Frequency	DC	_	4	MHz	RC osc mode
		(Note 1)	0.1	—	4	MHz	XT osc mode
			4	—	20	MHz	HS osc mode
			5	—	200	kHz	LP osc mode
1	Tosc	External CLKIN Period	250	—	_	ns	RC and XT osc modes
		(Note 1)	250	—	—	ns	HS osc mode (-04)
			50	—	—	ns	HS osc mode (-20)
			5	—	—	μs	LP osc mode
		Oscillator Period	250	_	_	ns	RC osc mode
		(Note 1)	250	—	10,000	ns	XT osc mode
			250	—	250	ns	HS osc mode (-04)
			50	—	250	ns	HS osc mode (-20)
			5	—	—	μs	LP osc mode
2	Тсү	Instruction Cycle Time (Note 1)	200		DC	ns	Tcy = 4/Fosc
3*	TosL,	External Clock in (OSC1) High or	100		_	ns	XT oscillator
	TosH	Low Time	2.5	—	—	μs	LP oscillator
			15	—	—	ns	HS oscillator
4*	TosR,	External Clock in (OSC1) Rise or	—	_	25	ns	XT oscillator
	TosF	Fall Time	—	—	50	ns	LP oscillator
			—	—	15	ns	HS oscillator

* These parameters are characterized but not tested.

†Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.



Param No.	Sym	Characteris	tic	Min	Тур†	Мах	Units	Conditions
10*	TosH2ckL	OSC1↑ to CLKOUT↓		—	75	200	ns	Note 1
11*	TosH2ckH	OSC1↑ to CLKOUT↑		—	75	200	ns	Note 1
12*	TckR	CLKOUT rise time			35	100	ns	Note 1
13*	TckF	CLKOUT fall time			35	100	ns	Note 1
14*	TckL2ioV	CLKOUT \downarrow to Port out vali	d	—	_	0.5Tcy + 20	ns	Note 1
15*	TioV2ckH	Port in valid before CLKOL	JT ↑	Tosc + 200	_		ns	Note 1
16*	TckH2iol	Port in hold after CLKOUT	\uparrow	0	_		ns	Note 1
17*	TosH2ioV	OSC1 [↑] (Q1 cycle) to Port	out valid	_	50	150	ns	
18*	TosH2iol	OSC1 [↑] (Q2 cycle) to Port	PIC16CXX	100	_		ns	
18A*		input invalid (I/O in hold time)	PIC16LCXX	200			ns	
19*	TioV2osH	Port input valid to OSC1↑ time)	(I/O in setup	0		—	ns	
20*	TioR	Port output rise time	PIC16CXX	—	10	40	ns	
20A*			PIC16LCXX	_		80	ns	
21*	TioF	Port output fall time	PIC16CXX	—	10	40	ns	
21A*	1		PIC16LCXX	_	_	80	ns	
22††*	Tinp	INT pin high or low time	1	Тсү	_	—	ns	
23††*	Trbp	RB7:RB4 change INT high	or low time	Тсү	—	—	ns	

TABLE 16-3:	CLKOUT AND I/O TIMING REQUIREMENTS

* These parameters are characterized but not tested.

†Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested. ††These parameters are asynchronous events not related to any internal clock edge.

Note 1: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.




FIGURE 16-7: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING

FIGURE 16-8: BROWN-OUT RESET TIMING




TABLE 16-4:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER,
AND BROWN-OUT RESET REQUIREMENTS

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	2	_	_	μs	VDD = 5V, -40°C to +125°C
31*	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7	18	33	ms	VDD = 5V, -40°C to +125°C
32	Tost	Oscillation Start-up Timer Period	_	1024 Tosc	_	_	Tosc = OSC1 period
33*	Tpwrt	Power-up Timer Period	28	72	132	ms	VDD = 5V, -40°C to +125°C
34	Tioz	I/O Hi-impedance from MCLR Low or WDT reset	—	—	2.1	μs	
35	TBOR	Brown-out Reset Pulse Width	100	_	_	μs	Vdd ≤ Bvdd (D005)

* These parameters are characterized but not tested.

FIGURE 16-9: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS




TABLE 16-5:	TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS
-------------	---

Param No.	Sym		Characteristic		Min	Тур†	Max	Units	Conditions
40*	Tt0H	T0CKI High Pulse	Width	No Prescaler	0.5Tcy + 20	—	_	ns	Must also meet
				With Prescaler	10	—	—	ns	parameter 42
41*	Tt0L	T0CKI Low Pulse	Width	No Prescaler	0.5Tcy + 20	—	—	ns	Must also meet
					10	—	—	ns	parameter 42
42*	Tt0P	T0CKI Period		No Prescaler	Tcy + 40	—	_	ns	
				With Prescaler	Greater of: 20 or <u>Tcy + 40</u> N	—	_		N = prescale value (2, 4,, 256)
45*	Tt1H	T1CKI High Time	Synchronous, I	Prescaler = 1	0.5Tcy + 20	—	-	_	Must also meet
			-, ,	PIC16CXX	15	_	—	ns	parameter 47
			Prescaler = 2,4,8	PIC16LCXX	25	-	—	ns	
			Asynchronous	PIC16CXX	30	—		ns	
				PIC16LCXX	50	—		ns	
46*	Tt1L	T1CKI Low Time	Synchronous, I	Prescaler = 1	0.5TCY + 20	—	-	ns	Must also meet
			Synchronous,	PIC16CXX	15	—		ns	parameter 47
			Prescaler = 2,4,8	PIC16LCXX	25	-	-	ns	
			Asynchronous	PIC16CXX	30	—	-	ns	
				PIC16LCXX	50	_	_	ns	
47*	Tt1P	T1CKI input period	Synchronous	PIC16CXX	<u>Greater of:</u> 30 OR <u>TCY + 40</u> N	-	_	ns	N = prescale value (1, 2, 4, 8)
				PIC16LCXX	<u>Greater of:</u> 50 OR <u>TCY + 40</u> N				N = prescale value (1, 2, 4, 8)
			Asynchronous	PIC16CXX	60	—	—	ns	
				PIC16LCXX	100	-	—	ns	
	Ft1		l oscillator input frequency range ator enabled by setting bit T1OSCEN)		DC	-	200	kHz	
48	TCKEZtmr1	Delay from externa	al clock edge to	timer increment	2Tosc	—	7Tosc	—	

* These parameters are characterized but not tested.

FIGURE 16-10: CAPTURE/COMPARE/PWM TIMINGS (CCP1 AND CCP2)




TABLE 16-6: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP1 AND CCP2)

Param No.	Sym		Characteristic	Min		Тур†	Max	Units	Conditions
50*	TccL				0.5TCY + 20			ns	
		input low time	With Prescaler	PIC16CXX	10	_	_	ns	
				PIC16LCXX	20	_	_	ns	
51*	TccH		CCP1 and CCP2 No Prescaler		0.5TCY + 20	_	_	ns	
		input high time	With Prescaler	PIC16CXX	10	_	_	ns	
				PIC16LCXX	20			ns	
52*	TccP	CCP1 and CCP2	input period		<u>3Tcy + 40</u> N	_		ns	N = prescale value (1,4, or 16)
53*	TccR	CCP1 and CCP2	output rise	PIC16CXX		10	25	ns	
		time		PIC16LCXX	—	25	45	ns	
54*	TccF	CCP1 and CCP2	output fall time	PIC16CXX	—	10	25	ns	
				PIC16LCXX		25	45	ns	

* These parameters are characterized but not tested.

FIGURE 16-11: PARALLEL SLAVE PORT TIMING (PIC16C65B/74B)




TABLE 16-7: PARALLEL SLAVE PORT REQUIRE	MENTS (PIC16C65B/74B)
---	-----------------------

Param No.	Sym	Characteristic			Тур†	Max	Units	Conditions
62*	TdtV2wrH	Data in valid before \overline{WR}^{\uparrow} or \overline{CS}^{\uparrow} (setup time)		20			ns	
63*		WR↑ or CS↑ to data–in PIC16CXX		20	_	_	ns	
		invalid (hold time)	PIC16LCXX	35	_	_	ns	
64	TrdL2dtV	$\overline{RD}\downarrow$ and $\overline{CS}\downarrow$ to data–out valid			_	80	ns	
65*	TrdH2dtl	\overline{RD} for \overline{CS} to data-out inva	lid	10		30	ns	

*These parameters are characterized but not tested.

FIGURE 16-12: EXAMPLE SPI MASTER MODE TIMING (CKE = 0)




TABLE 16-8 :	EXAMPLE SPI MODE REQUIREMENTS	(MASTER MODE, CKE = 0)
IABLE IV V.		$(m \land 0) \vdash (m \circ 0) \vdash (m \circ 0)$

Param No.	Symbol	Characterist	lic	Min	Тур†	Max	Units	Conditions	
70	TssL2scH, TssL2scL	$\overline{SS}\downarrow$ to SCK \downarrow or SCK \uparrow input	SS↓ to SCK↓ or SCK↑ input				ns		
71	TscH	SCK input high time	Continuous	1.25Tcy + 30	—	_	ns		
71A		(slave mode)	Single Byte	40	—	_	ns	Note 1	
72	TscL	SCK input low time	Continuous	1.25Tcy + 30	_	_	ns		
72A		(slave mode)	Single Byte	40	—	_	ns	Note 1	
73	TdiV2scH, TdiV2scL	Setup time of SDI data input to SCK edge		100	—	-	ns		
73A	Тв2в	Last clock edge of Byte1 to the 1st clock edge of Byte2		1.5Tcy + 40	—	_	ns	Note 1	
74	TscH2diL, TscL2diL	Hold time of SDI data input	t to SCK edge	100	—	-	ns		
75	TdoR	SDO data output rise time	PIC16CXX		10	25	ns		
			PIC16LCXX		20	45	ns		
76	TdoF	SDO data output fall time			10	25	ns		
78	TscR	SCK output rise time	PIC16CXX		10	25	ns		
	(m:	(master mode)	PIC16LCXX	—	20	45	ns		
79	TscF	SCK output fall time (master mode)		—	10	25	ns		
80	TscH2doV,	SDO data output valid	PIC16CXX	—	—	50	ns		
	TscL2doV	after SCK edge	PIC16LCXX	—	_	100	ns		

†Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested. **Note 1:** Specification 73A is only required if specifications 71A and 72A are used.






TABLE 16-9: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 1)

Param No.	Symbol	Characteris	tic	Min	Тур†	Max	Units	Conditions
71	TscH	SCK input high time	Continuous	1.25Tcy + 30	—	—	ns	
71A		(slave mode)	Single Byte	40	—	—	ns	Note 1
72	TscL	SCK input low time	Continuous	1.25Tcy + 30	—	—	ns	
72A		(slave mode)	Single Byte	40	—	—	ns	Note 1
73	TdiV2scH, TdiV2scL	Setup time of SDI data inpedge	out to SCK	100	—	—	ns	
73A	Тв2в	Last clock edge of Byte1 t edge of Byte2	1.5Tcy + 40	—	—	ns	Note 1	
74	TscH2diL, TscL2diL	Hold time of SDI data input to SCK edge		100	—	—	ns	
75	TdoR	SDO data output rise	PIC16CXX	—	10	25	ns	
		time	PIC16LCXX		20	45	ns	
76	TdoF	SDO data output fall time		—	10	25	ns	
78	TscR	SCK output rise time	PIC16CXX	—	10	25	ns	
		(master mode)	PIC16LCXX		20	45	ns	
79	TscF	SCK output fall time (mas	ter mode)	—	10	25	ns	
80	TscH2doV,	SDO data output valid	PIC16CXX		_	50	ns	
	TscL2doV	after SCK edge	PIC16LCXX		—	100	ns	
81	TdoV2scH, TdoV2scL	SDO data output setup to	SCK edge	Тсү	—	_	ns	

†Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested. **Note 1:** Specification 73A is only required if specifications 71A and 72A are used.

FIGURE 16-14: EXAMPLE SPI SLAVE MODE TIMING (CKE = 0)




TABLE 16-10: EXAMPLE SPI MODE REQUIREMENTS (SLAVE MODE TIMING (CKE = 0)

Param No.	Symbol	Characterist	ic	Min	Тур†	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{\mathrm{SS}}\downarrow$ to $\mathrm{SCK}\downarrow$ or $\mathrm{SCK}\uparrow$ input		Тсү	—	_	ns	
71	TscH	SCK input high time	SCK input high time Continuous				ns	
71A		(slave mode)	Single Byte	40	—	_	ns	Note 1
72	TscL	SCK input low time	Continuous	1.25Tcy + 30		_	ns	
72A		(slave mode)	Single Byte	40	—		ns	Note 1
73	TdiV2scH, TdiV2scL	Setup time of SDI data inp	100	_	—	ns		
73A	Тв2в	Last clock edge of Byte1 to the 1st clock edge of Byte2		1.5Tcy + 40	_	_	ns	Note 1
74	TscH2diL, TscL2diL	Hold time of SDI data input to SCK edge		100	_	_	ns	
75	TdoR	SDO data output rise time	PIC16CXX	—	10	25	ns	
			PIC16LCXX		20	45	ns	
76	TdoF	SDO data output fall time		_	10	25	ns	
77	TssH2doZ	SS [↑] to SDO output hi-impe	edance	10		50	ns	
78	TscR	SCK output rise time	PIC16CXX	—	10	25	ns	
		(master mode)	PIC16LCXX		20	45	ns	
79	TscF	SCK output fall time (maste	er mode)		10	25	ns	
80	TscH2doV,	SDO data output valid	PIC16CXX		—	50	ns	
	TscL2doV	after SCK edge	PIC16LCXX		—	100	ns	
83	TscH2ssH, TscL2ssH	SS ↑ after SCK edge		1.5Tcy + 40		—	ns	

†Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested. **Note 1:** Specification 73A is only required if specifications 71A and 72A are used.




FIGURE 16-15: EXAMPLE SPI SLAVE MODE TIMING (CKE = 1)

TABLE 16-11: EXAMPLE SPI SLAVE MODE REQUIREMENTS (CKE = 1)

Param No.	Symbol	Characteristic		Min	Тур†	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS}\downarrow$ to SCK \downarrow or SCK \uparrow ir	$\overline{SS}\downarrow$ to $SCK\downarrow$ or $SCK\uparrow$ input		—		ns	
71	TscH	SCK input high time	Continuous	1.25Tcy + 30			ns	
71A		(slave mode)	Single Byte	40	_		ns	Note 1
72	TscL	SCK input low time	Continuous	1.25Tcy + 30	_	_	ns	
72A		(slave mode)	Single Byte	40	_	_	ns	Note 1
73A	Тв2в	Last clock edge of Byte1 to the 1st clock edge of Byte2		1.5Tcy + 40	—	_	ns	Note 1
74	TscH2diL, TscL2diL	Hold time of SDI data inp	out to SCK edge	100	_		ns	
75	TdoR	SDO data output rise	PIC16CXX	—	10	25	ns	
		time	PIC16LCXX		20	45	ns	
76	TdoF	SDO data output fall time	e	—	10	25	ns	
77	TssH2doZ	SS [↑] to SDO output hi-im	pedance	10	_	50	ns	
78	TscR	SCK output rise time	PIC16CXX	—	10	25	ns	
		(master mode)	PIC16LCXX	—	20	45	ns	
79	TscF	SCK output fall time (ma	ster mode)	—	10	25	ns	
80	TscH2doV,	SDO data output valid	PIC16CXX			50	ns	
	TscL2doV	after SCK edge	PIC16LCXX			100	ns	
82	TssL2doV	SDO data output valid	PIC16CXX			50	ns	
		after $\overline{SS}\downarrow$ edge	PIC16LCXX	—		100	ns	
83	TscH2ssH, TscL2ssH	SS ↑ after SCK edge		1.5Tcy + 40	—	—	ns	

†Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested. Note 1: Specification 73A is only required if specifications 71A and 72A are used.

FIGURE 16-16: I²C BUS START/STOP BITS TIMING





TABLE 16-12: I²C BUS START/STOP BITS REQUIREMENTS

Param No.	Sym	Charact	eristic	Min	Тур	Max	Units	Conditions
90*	TSU:STA	START condition	100 kHz mode	4700		_	ns	Only relevant for repeated
		Setup time	400 kHz mode	600		_		START condition
91*	THD:STA	START condition	100 kHz mode	4000		—		After this period the first clock
		Hold time	400 kHz mode	600		_		pulse is generated
92*	Tsu:sto	STOP condition	100 kHz mode	4700	_	_	ns	
		Setup time	400 kHz mode	600		_		
93	THD:STO	STOP condition	100 kHz mode	4000	_	_	ns	
		Hold time	400 kHz mode	600	_			

*These parameters are characterized but not tested.

FIGURE 16-17: I²C BUS DATA TIMING



Param. No.	Sym	Characte	eristic	Min	Мах	Units	Conditions
100*	Тнідн	Clock high time	100 kHz mode	4.0		μs	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6		μs	Device must operate at a minimum of 10 MHz
			SSP Module	1.5Tcy	_		
101*	TLOW	Clock low time	100 kHz mode	4.7	_	μs	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3	_	μs	Device must operate at a minimum of 10 MHz
			SSP Module	1.5TCY	_		
102*	TR SDA and SCL ri		100 kHz mode	—	1000	ns	
		time	400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10-400 pF
103*		SDA and SCL fall	100 kHz mode	—	300	ns	
		time	400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10-400 pF
90*	TSU:STA	START condition	100 kHz mode	4.7	_	μs	Only relevant for repeated
		setup time	400 kHz mode	0.6	_	μs	START condition
91*	THD:STA	START condition	100 kHz mode	4.0	_	μs	After this period the first
		hold time	400 kHz mode	0.6	_	μs	clock pulse is generated
106*	THD:DAT	Data input hold time	100 kHz mode	0	_	ns	
			400 kHz mode	0	0.9	μs	
107*	TSU:DAT	Data input setup	100 kHz mode	250	_	ns	Note 2
		time	400 kHz mode	100	_	ns	
92*	TSU:STO	STOP condition	100 kHz mode	4.7	_	μs	
		setup time	400 kHz mode	0.6	_	μs	
109*	ΤΑΑ	Output valid from	100 kHz mode	—	3500	ns	Note 1
		clock	400 kHz mode	—	_	ns	
110*	TBUF	Bus free time	100 kHz mode	4.7	—	μs	Time the bus must be free
			400 kHz mode	1.3	—	μs	before a new transmis- sion can start
	Cb	Bus capacitive loading	ng		400	рF	

TABLE 16-13: I²C BUS DATA REQUIREMENTS

*These parameters are characterized but not tested.

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

2: A fast-mode (400 kHz) I²C-bus device can be used in a standard-mode (100 kHz) I²C-bus system, but the requirement Tsu:DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line TR max.+tsu;DAT = 1000 + 250 = 1250 ns (according to the standard-mode I²C bus specification) before the SCL line is released.

FIGURE 16-18: USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING




TABLE 16-14: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param No.	Sym	Characteristic			Тур†	Max	Units	Conditions
120*	TckH2dtV	SYNC XMIT (MASTER &	PIC16CXX			80	ns	
		<u>SLAVE)</u> Clock high to data out valid	PIC16LCXX	_	—	100	ns	
121*	Tckrf	Clock out rise time and fall	PIC16CXX	_	—	45	ns	
		time (Master Mode)	PIC16LCXX	_	—	50	ns	
122*	Tdtrf	Data out rise time and fall time	PIC16CXX	_	—	45	ns	
			PIC16LCXX	_		50	ns	

*These parameters are characterized but not tested.

†Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 16-19: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




TABLE 16-15: USART SYNCHRONOUS RECEIVE REQUIREMENTS

Param No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
125*	TdtV2ckL	SYNC RCV (MASTER & SLAVE) Data setup before CK \downarrow (DT setup time)	15	_	_	ns	
126*	TckL2dtl	Data hold after CK \downarrow (DT hold time)	15	—		ns	

*These parameters are characterized but not tested.

TABLE 16-16:A/D CONVERTER CHARACTERISTICS:
PIC16C73B/74B-04 (COMMERCIAL, INDUSTRIAL, EXTENDED)
PIC16C73B/74B-20 (COMMERCIAL, INDUSTRIAL, EXTENDED)
PIC16LC73B/74B-04 (COMMERCIAL, INDUSTRIAL)

Param No.	Sym	Charact	eristic	Min	Тур†	Мах	Units	Conditions
A01	Nr	Resolution	PIC16CXX	_	_	8 bits	bit	$\begin{array}{l} \text{VREF} = \text{VDD} = 5.12\text{V},\\ \text{VSS} \leq \text{VAIN} \leq \text{VREF} \end{array}$
			PIC16LCXX		_	8 bits	bit	VREF = VDD = 2.5V
A02	Eabs	Total Absolute e	rror	—	—	< ± 1	LSb	$\begin{array}{l} VREF=VDD=5.12V,\\ VSS\leqVAIN\leqVREF \end{array}$
A03	Eı∟	Integral linearity	error	_	—	< ± 1	LSb	$\begin{array}{l} VREF=VDD=5.12V,\\ VSS\leqVAIN\leqVREF \end{array}$
A04	Edl	Differential linea	Differential linearity error		—	< ± 1	LSb	$\begin{array}{l} VREF = VDD = 5.12V,\\ VSS \leq VAIN \leq VREF \end{array}$
A05	Efs	Full scale error		—	—	< ± 1	LSb	$\begin{array}{l} VREF=VDD=5.12V,\\ VSS\leqVAIN\leqVREF \end{array}$
A06	EOFF	Offset error		—	_	< ± 1	LSb	$\begin{array}{l} VREF=VDD=5.12V,\\ VSS\leqVAIN\leqVREF \end{array}$
A10	_	Monotonicity (No	ote 3)	—	guaranteed	—	_	$VSS \leq VAIN \leq VREF$
A20	Vref	Reference voltag	je	2.5V	_	VDD + 0.3	V	
A25	VAIN	Analog input vol	tage	Vss - 0.3	_	VREF + 0.3	V	
A30	Zain	Recommended i analog voltage s		—	—	10.0	kΩ	
A40	IAD	A/D conversion	PIC16CXX	—	180	—	μΑ	Average current con-
		current (VDD)	PIC16LCXX		90	—	μΑ	sumption when A/D is on. (Note 1)
A50	IREF	VREF input current (Note 2)		10	_	1000	μΑ	During VAIN acquisition. Based on differential of VHOLD to VAIN to charge CHOLD, see Section 12.1.
				—	—	10	μA	During A/D Conversion cycle

* These parameters are characterized but not tested.


† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.

2: VREF current is from the RA3 pin or the VDD pin, whichever is selected as a reference input.

3: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

FIGURE 16-20: A/D CONVERSION TIMING



Param No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
130	TAD	A/D clock period	PIC16CXX	1.6	-		μs	Tosc based, VREF $\geq 3.0V$
			PIC16LCXX	2.0	_	_	μs	Tosc based, $2.5V \le VREF \le 5.5V$
			PIC16CXX	2.0	4.0	6.0	μs	A/D RC Mode
			PIC16LCXX	3.0	6.0	9.0	μs	A/D RC Mode
131	TCNV	Conversion time (not including S/H time) (Note 1)		11		11	TAD	
132	TACQ	Acquisition time		5*	_	_	μs	The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 20.0 mV @ 5.12V) from the last sampled voltage (as stated on CHOLD).
134	Tgo	Q4 to A/D clock start			Tosc/2	_	_	If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the SLEEP instruction to be executed.
135	Tswc	Switching from convert	\rightarrow sample time	1.5 §	—	_	TAD	

TABLE 16-17:	A/D CONVERSION REQUIREMENTS
--------------	-----------------------------

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: ADRES register may be read on the following TCY cycle.

2: See Section 12.1 for min conditions.

17.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES


Graphs and Tables not available at this time.

© 1999 Microchip Technology Inc.

NOTES:


18.0 PACKAGING INFORMATION

18.1 Package Marking Information




* Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask rev#, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.


Package Marking Information (Cont'd)



40-Lead CERDIP Windowed



44-Lead TQFP



Example

 \mathcal{M}

Example



PIC16C74B/JW

8/4/9905HAT


44-Lead MQFP




Example




44-Lead PLCC



Example



18.2 28-Lead Skinny Plastic Dual In-line (SP) - 300 mil (PDIP)



	Units				MILLIMETERS			
Dimensio	MIN	NOM	MAX	MIN	NOM	MAX		
Number of Pins	n		28			28		
Pitch	р		.100			2.54		
Top to Seating Plane	A	.140	.150	.160	3.56	3.81	4.06	
Molded Package Thickness	A2	.125	.130	.135	3.18	3.30	3.43	
Base to Seating Plane	A1	.015			0.38			
Shoulder to Shoulder Width	E	.300	.313	.325	7.62	7.94	8.26	
Molded Package Width	E1	.279	.307	.335	7.09	7.80	8.51	
Overall Length	D	1.345	1.365	1.385	34.16	34.67	35.18	
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43	
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38	
Upper Lead Width	B1	.040	.053	.065	1.02	1.33	1.65	
Lower Lead Width	В	.016	.019	.022	0.41	0.48	0.56	
Overall Row Spacing	eB	.320	.350	.430	8.13	8.89	10.92	
Mold Draft Angle Top	α	5	10	15	5	10	15	
Mold Draft Angle Bottom	β	5	10	15	5	10	15	
Mold Draft Angle Bottom	β	5	10	15	5	10	1	


*Controlling Parameter

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MO-095

Drawing No. C04-070


18.3 28-Lead Ceramic Dual In-line with Window (JW) - 300 mil (CERDIP)



	Units				MILLIMETERS			
Dimension	MIN	NOM	MAX	MIN	NOM	MAX		
Number of Pins	n		28			28		
Pitch	р		.100			2.54		
Top to Seating Plane	А	.170	.183	.195	4.32	4.64	4.95	
Ceramic Package Height	A2	.155	.160	.165	3.94	4.06	4.19	
Standoff	A1	.015	.023	.030	0.38	0.57	0.76	
Shoulder to Shoulder Width	E	.300	.313	.325	7.62	7.94	8.26	
Ceramic Pkg. Width	E1	.285	.290	.295	7.24	7.37	7.49	
Overall Length	D	1.430	1.458	1.485	36.32	37.02	37.72	
Tip to Seating Plane	L	.135	.140	.145	3.43	3.56	3.68	
Lead Thickness	С	.008	.010	.012	0.20	0.25	0.30	
Upper Lead Width	B1	.050	.058	.065	1.27	1.46	1.65	
Lower Lead Width	В	.016	.019	.021	0.41	0.47	0.53	
Overall Row Spacing	eB	.345	.385	.425	8.76	9.78	10.80	
Window Width	W1	.130	.140	.150	3.30	3.56	3.81	
Window Length	W2	.290	.300	.310	7.37	7.62	7.87	

*Controlling Parameter JEDEC Equivalent: MO-058 Drawing No. C04-080

18.4 <u>28-Lead Plastic Small Outline (SO) – Wide, 300 mil (SOIC)</u>



	Units				MILLIMETERS			
Dimensi	MIN	NOM	MAX	MIN	NOM	MAX		
Number of Pins	n		28			28		
Pitch	р		.050			1.27		
Overall Height	Α	.093	.099	.104	2.36	2.50	2.64	
Molded Package Thickness	A2	.088	.091	.094	2.24	2.31	2.39	
Standoff	A1	.004	.008	.012	0.10	0.20	0.30	
Overall Width	E	.394	.407	.420	10.01	10.34	10.67	
Molded Package Width	E1	.288	.295	.299	7.32	7.49	7.59	
Overall Length	D	.695	.704	.712	17.65	17.87	18.08	
Chamfer Distance	h	.010	.020	.029	0.25	0.50	0.74	
Foot Length	L	.016	.033	.050	0.41	0.84	1.27	
Foot Angle Top	¢	0	4	8	0	4	8	
Lead Thickness	С	.009	.011	.013	0.23	0.28	0.33	
Lead Width	В	.014	.017	.020	0.36	0.42	0.51	
Mold Draft Angle Top	α	0	12	15	0	12	15	
Mold Draft Angle Bottom	β	0	12	15	0	12	15	
*Controlling Devenuetor								

*Controlling Parameter


Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MS-013

Drawing No. C04-052

18.5 <u>28-Lead Plastic Shrink Small Outline (SS) – 209 mil, 5.30 mm (SSOP)</u>



	Units				MILLIMETERS*			
Dimension	MIN	NOM	MAX	MIN	NOM	MAX		
Number of Pins	n		28			28		
Pitch	р		.026			0.66		
Overall Height	Α	.068	.073	.078	1.73	1.85	1.98	
Molded Package Thickness	A2	.064	.068	.072	1.63	1.73	1.83	
Standoff	A1	.002	.006	.010	0.05	0.15	0.25	
Overall Width	E	.299	.309	.319	7.59	7.85	8.10	
Molded Package Width	E1	.201	.207	.212	5.11	5.25	5.38	
Overall Length	D	.396	.402	.407	10.06	10.20	10.34	
Foot Length	L	.022	.030	.037	0.56	0.75	0.94	
Lead Thickness	С	.004	.007	.010	0.10	0.18	0.25	
Foot Angle	φ	0	4	8	0.00	101.60	203.20	
Lead Width	В	.010	.013	.015	0.25	0.32	0.38	
Mold Draft Angle Top	α	0	5	10	0	5	10	
Mold Draft Angle Bottom	β	0	5	10	0	5	10	

*Controlling Parameter


Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MS-150

Drawing No. C04-073

18.6 40-Lead Plastic Dual In-line (P) - 600 mil (PDIP)




	Units		INCHES*		N	1ILLIMETERS	
Dimensio	on Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		40			40	
Pitch	р		.100			2.54	
Top to Seating Plane	A	.160	.175	.190	4.06	4.45	4.83
Molded Package Thickness	A2	.140	.150	.160	3.56	3.81	4.06
Base to Seating Plane	A1	.015			0.38		
Shoulder to Shoulder Width	E	.595	.600	.625	15.11	15.24	15.88
Molded Package Width	E1	.530	.545	.560	13.46	13.84	14.22
Overall Length	D	2.045	2.058	2.065	51.94	52.26	52.45
Tip to Seating Plane	L	.120	.130	.135	3.05	3.30	3.43
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.030	.050	.070	0.76	1.27	1.78
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56
Overall Row Spacing	eB	.620	.650	.680	15.75	16.51	17.27
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15
Mold Dratt Angle Bottom	р	5	10	15	5	10	

*Controlling Parameter

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MO-011 Drawing No. C04-016


18.7 40-Lead Ceramic Dual In-line with Window (JW) - 600 mil (CERDIP)



Units		INCHES*		N	1ILLIMETERS	6
n Limits	MIN	NOM	MAX	MIN	NOM	MAX
n		40			40	
р		.100			2.54	
Α	.185	.205	.225	4.70	5.21	5.72
A2	.155	.160	.165	3.94	4.06	4.19
A1	.030	.045	.060	0.76	1.14	1.52
Е	.595	.600	.625	15.11	15.24	15.88
E1	.514	.520	.526	13.06	13.21	13.36
D	2.040	2.050	2.060	51.82	52.07	52.32
L	.135	.140	.145	3.43	3.56	3.68
С	.008	.011	.014	0.20	0.28	0.36
В	.050	.053	.055	1.27	1.33	1.40
B1	.016	.020	.023	0.41	0.51	0.58
eB	.610	.660	.710	15.49	16.76	18.03
W	.340	.350	.360	8.64	8.89	9.14
	n Limits n P A A2 A1 E E1 D L C B B1 eB	n Limits MIN n P A .185 A2 .155 A1 .030 E .595 E1 .514 D 2.040 L .135 c .008 B .050 B1 .016 eB .610	Limits MIN NOM n 40 P .100 A .185 .205 A2 .155 .160 A1 .030 .045 E .595 .600 E1 .514 .520 D 2.040 2.050 L .135 .140 c .008 .011 B .050 .053 B1 .016 .020 eB .610 .660	h Limits MIN NOM MAX n 40 - P .100 - A .185 .205 .225 A2 .155 .160 .165 A1 .030 .045 .060 E .595 .600 .625 E1 .514 .520 .526 D 2.040 2.050 2.060 L .135 .140 .145 c .008 .011 .014 B .050 .053 .055 B1 .016 .020 .023 eB .610 .660 .710	Limits MIN NOM MAX MIN n 40 -	Limits MIN NOM MAX MIN NOM n 40 40 40 40 P .100 2.54 .25 .225 .470 .221 A2 .155 .160 .165 3.94 4.06 A1 .030 .045 .060 0.76 1.14 E .595 .600 .625 15.11 15.24 E1 .514 .520 .526 13.06 13.21 D 2.040 2.050 2.060 51.82 52.07 L .135 .140 .145 3.43 3.56 c .008 .011 .014 0.20 0.28 B .050 .053 .055 1.27 1.33 B1 .016 .020 .023 0.41 0.51 eB .610 .660 .710 15.49 16.76

*Controlling Parameter JEDEC Equivalent: MO-103 Drawing No. C04-014

18.8 44-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 1.0/0.10 mm Lead Form (TQFP)




	Units		INCHES		М	ILLIMETERS	*
Dimensior	1 Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		44			44	
Pitch	р		.031			0.80	
Pins per Side	n1		11			11	
Overall Height	A	.039	.043	.047	1.00	1.10	1.20
Molded Package Thickness	A2	.037	.039	.041	0.95	1.00	1.05
Standoff	A1	.002	.004	.006	0.05	0.10	0.15
Foot Length	L	.018	.024	.030	0.45	0.60	0.75
Footprint (Reference)	(F)		.039		1.00		
Foot Angle	¢	0	3.5	7	0	3.5	7
Overall Width	E	.463	.472	.482	11.75	12.00	12.25
Overall Length	D	.463	.472	.482	11.75	12.00	12.25
Molded Package Width	E1	.390	.394	.398	9.90	10.00	10.10
Molded Package Length	D1	.390	.394	.398	9.90	10.00	10.10
Lead Thickness	С	.004	.006	.008	0.09	0.15	0.20
Lead Width	В	.012	.015	.017	0.30	0.38	0.44
Pin 1 Corner Chamfer	СН	.025	.035	.045	0.64	0.89	1.14
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

*Controlling Parameter

Notes:

Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-026 Drawing No. C04-076

18.9 44-Lead Plastic Metric Quad Flatpack (PQ) 10x10x2 mm Body, 1.6/0.15 mm Lead Form (MQFP)



	Units		INCHES		М	ILLIMETERS	*
Dimensior	n Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		44			44	
Pitch	р		.031			0.80	
Pins per Side	n1		11			11	
Overall Height	Α	.079	.086	.093	2.00	2.18	2.35
Molded Package Thickness	A2	.077	.080	.083	1.95	2.03	2.10
Standoff	A1	.002	.006	.010	0.05	0.15	0.25
Foot Length	L	.029	.035	.041	0.73	0.88	1.03
Footprint (Reference)	(F)		.063			1.60	
Foot Angle	φ	0	3.5	7	0	3.5	7
Overall Width	Е	.510	.520	.530	12.95	13.20	13.45
Overall Length	D	.510	.520	.530	12.95	13.20	13.45
Molded Package Width	E1	.390	.394	.398	9.90	10.00	10.10
Molded Package Length	D1	.390	.394	.398	9.90	10.00	10.10
Lead Thickness	С	.005	.007	.009	0.13	0.18	0.23
Lead Width	В	.012	.015	.018	0.30	0.38	0.45
Pin 1 Corner Chamfer	СН	.025	.035	.045	0.64	0.89	1.14
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15


*Controlling Parameter


Notes: Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MS-022 Drawing No. C04-071

TRADADA

44-Lead Plastic Leaded Chip Carrier (L) – Square (PLCC) 18.10





	Units		INCHES*		M	IILLIMETERS	
Dimensio	n Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		44			44	
Pitch	р		.050			1.27	
Pins per Side	n1		11			11	
Overall Height	A	.165	.173	.180	4.19	4.39	4.57
Molded Package Thickness	A2	.145	.153	.160	3.68	3.87	4.06
Standoff	A1	.020	.028	.035	0.51	0.71	0.89
Side 1 Chamfer Height	A3	.024	.029	.034	0.61	0.74	0.86
Corner Chamfer 1	CH1	.040	.045	.050	1.02	1.14	1.27
Corner Chamfer (others)	CH2	.000	.005	.010	0.00	0.13	0.25
Overall Width	E	.685	.690	.695	17.40	17.53	17.65
Overall Length	D	.685	.690	.695	17.40	17.53	17.65
Molded Package Width	E1	.650	.653	.656	16.51	16.59	16.66
Molded Package Length	D1	.650	.653	.656	16.51	16.59	16.66
Footprint Width	E2	.590	.620	.630	14.99	15.75	16.00
Footprint Length	D2	.590	.620	.630	14.99	15.75	16.00
Lead Thickness	С	.008	.011	.013	0.20	0.27	0.33
Upper Lead Width	B1	.026	.029	.032	0.66	0.74	0.81
Lower Lead Width	В	.013	.020	.021	0.33	0.51	0.53
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10

*Controlling Parameter

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MO-047

Drawing No. C04-048

NOTES:

APPENDIX A: REVISION HISTORY

Version	Date	Revision Description
A	7/98	This is a new data sheet. However, the devices described in this data sheet are the upgrades to the devices found in the <i>PIC16C6X Data Sheet</i> , DS30234D, and the <i>PIC16C7X Data Sheet</i> , DS30390E.
В	1/99	 Corrections to Version A data sheet for technical accuracy. Added data: Operation of the SMP and CKE bits of the SSPSTAT register in I²C mode have been specified Frequency vs. VDD graphs for device operating area (in Electrical Specifications) Formula for calculating A/D acquisition time, TACQ (in the A/D section) Brief description of instructions Removed data (see PICmicro[™] Mid-Range MCU Family Reference Manual, DS33023A, for additional data): USART Baud Rate Tables (formulas for calculating baud rate remain)

APPENDIX B: DEVICE DIFFERENCES

The differences between the devices in this data sheet are listed in Table B-1.

TABLE B-1: DEVICE DIFFERENCES

Difference	PIC16C63A	PIC16C65B	PIC16C73B	PIC16C74B
A/D	no	no	5 channels, 8 bits	8 channels, 8 bits
Parallel Slave Port	no	yes	no	yes
Packages	28-pin PDIP, 28-pin windowed CERDIP, 28-pin SOIC, 28-pin SSOP	40-pin PDIP, 40-pin windowed CERDIP, 44-pin TQFP, 44-pin MQFP, 44-pin PLCC	28-pin PDIP, 28-pin windowed CERDIP, 28-pin SOIC, 28-pin SSOP	40-pin PDIP, 40-pin windowed CERDIP, 44-pin TQFP, 44-pin MQFP, 44-pin PLCC

APPENDIX C: DEVICE MIGRATIONS - PIC16C63/65B/73B/74B \rightarrow PIC16C63/65B/73B/74B

This document is intended to describe the functional differences and the electrical specification differences that are present when migrating from one device to the next. Table 1 shows functional differences, while Table 2 shows electrical and timing differences.

Note: Even though compatible devices are specified to be tested to the same electrical specification, the device characteristics may be different from each other (due to process differences). For systems that were designed to the device specifications, these process differences should not cause any issues in the application. For systems that did not tightly meet the electrical specifications, the process differences may cause the device to behave differently in the application.

Note: While there are no functional or electrical changes to the device oscillator specifications, the user should verify that the device oscillator starts and performs as expected. Adjusting the loading capacitor values and/ or the oscillator mode may be required.

TABLE C-1: FUNCTIONAL DIFFERENCES

No.	Module	Differences from PIC16C63/65A/73A/74A	H/W	S/W	Prog.
1	CCP	CCP Special Event Trigger clears Timer1.		>	—
2		Compare mode drives pin correctly.	_	2	—
3	Timers	Writing to TMR1L does not affect TMR1H.	_	2	—
4		WDT/TMR0 prescaler assignment changes do not affect TMR0 count.	_	2	—
5	SSP	TMR2 SPI clock synchronized to start of SPI Transmission.		~	_
6		Can now transmit multiple words in SPI mode.		~	_
7		Supports all four SPI modes. (Now uses SSP vs BSSP module.) See SSP module in the PICmicro [™] Mid-Range MCU Family Reference Manual (DS33023A).	_	~	—
8		I ² C no longer generates ACK pulses when module is enabled.		~	—
9	USART	Async receive errors due to BRGH setting corrected.		>	_
10	A/D	VREF=VDD when all inputs are configured as digital. This allows conversion of digital inputs. (A/D on PIC16C73X/74X only.)		~	—
S/W ·	- Issues m	ay exist with regard to the application circuits. ay exist with regard to the user program. nay exist when writing the program to the controller.			

Param				PIC16	C63/65A/7	73A/74A	PIC16C63A	/65B/7	73B/74B	
No.	Symbol	Character	ristic	Min	Тур†	Max	Min	Тур†	Max	Unit
Core										
D001	Vdd	Supply Voltage		4.0	_	6.0	4.0	—	5.5	V
D001A						—	V _{BOR} ⁽¹⁾	_	5.5	V
D005	Bvdd	Brown-out Reset \	/oltage	3.7	4.0	4.3	3.65	_	4.35	V
D150*	Vod	Open-Drain High \ RA4	/oltage on	_		14.0	-		8.5	V
A/D Con	verter									
A20	VREF	Reference voltage		3.0		$V_{DD} + 0.3$	2.5	_	$V_{DD} + 0.3$	V
131	TCNV	Conversion time (,	_	9.5	_	11	-	11	Tad
		(not including S/H	time)		(Note 3)		(Note 4)		(Note 4)	L
	SPI mode	T								
71	TscH	SCK input high	Continuous	T _{CY} +20	_	—	1.25T _{CY} + 30	—	—	ns
71A		time (slave mode)	Single Byte				40	—	—	ns
72	TscL	SCK input low	Continuous	T _{CY} +20	_	—	1.25T _{CY} + 30	_	—	ns
72A		time (slave mode)	Single Byte				40		—	ns
73	TdiV2scH TdiV2scL	Setup time of SDI SCK edge	data input to	50	—	—	100	—	—	ns
73A (Note 5)	Тв2в	Last clock edge of 1st clock edge of E		_	_	—	1.5T _{CY} + 40		—	ns
74	TscH2diL TscL2diL	Hold time of SDI d	ata input to	50	_	_	100			ns
75	TdoR	SDO data output	PIC16CXX	_	10	25	_	10	25	ns
		rise time	PIC16LCXX					20	45	ns
78	TscR	SCK output rise	PIC16CXX	_	10	25	_	10	25	ns
		time (master mode)	PIC16LCXX				_	20	45	ns
80	TscH2doV	SDO data output	PIC16CXX	_	—	50		_	50	ns
	TscL2doV	valid after SCK edge	PIC16LCXX				—		100	ns
83	TscH2ssH TscL2ssH	SS ↑ after SCK ed	ge	_		50	1.5T _{CY} + 40	_	_	ns

†Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: When BOR is enabled, the device will operate until V_{DD} drops below V_{BOR} .

- 2: ADRES register may be read on the following TCY cycle.
- 3: This is the time that the actual conversion requires.
- 4: This is the time from when the GO/DONE bit is set to when the conversion result appears in ADRES.
- 5: Specification 73A is only required if specifications 71A and 72A are used.

APPENDIX D: MIGRATION FROM BASELINE TO MIDRANGE DEVICES

This section discusses how to migrate from a baseline device (i.e., PIC16C5X) to a midrange device (i.e., PIC16CXXX).

The following are the list of modifications over the PIC16C5X microcontroller family:

- Instruction word length is increased to 14 bits. This allows larger page sizes both in program memory (2K now as opposed to 512 before) and register file (128 bytes now versus 32 bytes before).
- 2. A PC high latch register (PCLATH) is added to handle program memory paging. Bits PA2, PA1 and PA0 are removed from STATUS register.
- 3. Data memory paging is redefined slightly. STATUS register is modified.
- Four new instructions have been added: RETURN, RETFIE, ADDLW and SUBLW.
 Two instructions, TRIS and OPTION, are being phased out, although they are kept for compati-bility with PIC16C5X.
- 5. OPTION and TRIS registers are made addressable.
- 6. Interrupt capability is added. Interrupt vector is at 0004h.
- 7. Stack size is increased to 8 deep.
- 8. Reset vector is changed to 0000h.
- 9. Reset of all registers is revisited. Five different reset (and wake-up) types are recognized. Registers are reset differently.
- 10. Wake up from SLEEP through interrupt is added.
- 11. Two separate timers, Oscillator Start-up Timer (OST) and Power-up Timer (PWRT) are included for more reliable power-up. These timers are invoked selectively to avoid unnecessary delays on power-up and wake-up.
- 12. PORTB has weak pull-ups and interrupt on change feature.
- 13. T0CKI pin is also a port pin (RA4) now.
- 14. FSR is made a full 8-bit register.
- "In-Circuit Serial Programming" (ICSP) is made possible. The user can program PIC16CXX devices using only five pins: VDD, Vss, MCLR/ VPP, RB6 (clock) and RB7 (data in/out).
- 16. PCON status register is added with a Power-on Reset status bit (POR).
- 17. Code protection scheme is enhanced, such that portions of the program memory can be protected, while the remainder is unprotected.

 Brown-out protection circuitry has been added. Controlled by configuration word bit BODEN. Brown-out reset ensures the device is placed in a reset condition if VDD dips below a fixed setpoint.

To convert code written for PIC16C5X to PIC16CXX, the user should take the following steps:

- 1. Remove any program memory page select operations (PA2, PA1, PA0 bits) for CALL, GOTO.
- 2. Revisit any computed jump operations (write to PC or add to PC, etc.) to make sure page bits are set properly under the new scheme.
- 3. Eliminate any data memory page switching. Redefine data variables to reallocate them.
- 4. Verify all writes to STATUS, OPTION and FSR registers since these have changed.
- 5. Change reset vector to 0000h.

INDEX

Α	1
	1

A/D		
	ADCON0 Register	79
	ADCON1 Register	
	Analog Input Model Block Diagram	
	Analog-to-Digital Converter	
	Block Diagram	
	Configuring Analog Port Pins	
	Configuring the Interrupt	
	Configuring the Module	81
	Conversion Clock	
	Conversions Converter Characteristics	
	Effects of a Reset	
	Faster Conversion - Lower Resolution Tradeoff	
	Internal Sampling Switch (Rss) Impedance	
	Operation During Sleep	
	Sampling Requirements	
	Source Impedance	
	Timing Diagram	
	Using the CCP Trigger	
Abso	olute Maximum Ratings	
	ES Register	
Appl	lication Notes	
	AN552 (Implementing Wake-up on Key Strokes I	Jsing
	PIC16CXXX)	
	AN556 (Table Reading Using PIC16CXX	
	AN578 (Use of the SSP Module in the I ² C Multi-M	
	Environment)	
	AN607, Power-up Trouble Shooting	89
Arch	itecture	
	Overview	9
Asse	ambler	
	MPASM Assembler	107
в	MPASM Assembler	
B Baud	MPASM Assembler	69
B Baud BF	MPASM Assembler	69
B Baud BF	MPASM Assembler d Rate Formula k Diagrams	69 . 56, 61
B Baud BF	MPASM Assembler d Rate Formula k Diagrams A/D	69 . 56, 61 81
B Baud BF	MPASM Assembler d Rate Formula k Diagrams A/D Analog Input Model	69 . 56, 61 81 82
B Baud BF	MPASM Assembler d Rate Formula k Diagrams A/D Analog Input Model Capture	69 . 56, 61 81 82 51
B Baud BF	MPASM Assembler d Rate Formula k Diagrams A/D Analog Input Model Capture Compare	69 . 56, 61 81 82 51 52
B Baud BF	MPASM Assembler d Rate Formula k Diagrams A/D Analog Input Model Capture Compare I ² C Mode	69 . 56, 61 81 82 51 52 61
B Baud BF	MPASM Assembler d Rate Formula k Diagrams A/D Analog Input Model Capture Compare I ² C Mode On-Chip Reset Circuit	69 . 56, 61 81 82 51 52 61 88
B Baud BF	MPASM Assembler d Rate Formula k Diagrams A/D Analog Input Model Capture Compare I ² C Mode On-Chip Reset Circuit PIC16C74	
B Baud BF	MPASM Assembler d Rate Formula k Diagrams A/D Analog Input Model Capture Compare I ² C Mode On-Chip Reset Circuit	
B Baud BF	MPASM Assembler d Rate Formula k Diagrams A/D Analog Input Model Capture Compare I ² C Mode On-Chip Reset Circuit PIC16C74 PIC16C74A	
B Baud BF	MPASM Assembler d Rate Formula k Diagrams A/D Analog Input Model Capture Compare I ² C Mode On-Chip Reset Circuit PIC16C74 PIC16C74A PIC16C77 PORTC	
B Baud BF	MPASM Assembler d Rate Formula k Diagrams A/D Analog Input Model Capture Compare I ² C Mode On-Chip Reset Circuit PIC16C74 PIC16C74A PIC16C77	
B Baud BF	MPASM Assembler d Rate Formula k Diagrams A/D Analog Input Model Capture Compare I ² C Mode On-Chip Reset Circuit PIC16C74 PIC16C74A PIC16C77 PORTC PORTD (In I/O Port Mode)	
B Baud BF	MPASM Assembler d Rate Formula k Diagrams A/D Analog Input Model Capture Compare I ² C Mode On-Chip Reset Circuit PIC16C74 PIC16C74 A PIC16C77 PORTC PORTC PORTD (In I/O Port Mode) PORTD and PORTE as a Parallel Slave Port	
B Baud BF	MPASM Assembler d Rate Formula k Diagrams A/D Analog Input Model Capture Compare I ² C Mode On-Chip Reset Circuit PIC16C74 PIC16C74 PIC16C74A PIC16C77 PORTC PORTC PORTD (In I/O Port Mode) PORTD (In I/O Port Mode) PORTE (In I/O Port Mode) PORTE (In I/O Port Mode) PORTE (In I/O Port Mode) PORTE (In I/O Port Mode) PWM RA4/T0CKI Pin	
B Baud BF	MPASM Assembler d Rate Formula k Diagrams A/D Analog Input Model Capture Compare I ² C Mode On-Chip Reset Circuit PIC16C74 PIC16C74 A PIC16C74 A PIC16C77 PORTC PORTC (In I/O Port Mode) PORTD (In I/O Port Mode) PORTD (In I/O Port Mode) PORTE (In I/O Port Mode) PORTE (In I/O Port Mode) PORTE (In I/O Port Mode) PWM RA4/T0CKI Pin RB3:RB0 Port Pins	
B Baud BF	MPASM Assembler d Rate Formula k Diagrams A/D Analog Input Model Capture Compare I ² C Mode On-Chip Reset Circuit PIC16C74. PIC16C74. PIC16C74. PIC16C77. PORTC PORTC PORTD (In I/O Port Mode) PORTD (In I/O Port Mode) PORTD (In I/O Port Mode) PORTE (In I/O Port Mode) PORTE (In I/O Port Mode) PORTE (In I/O Port Mode) PORTE (In I/O Port Mode) PWM RA4/T0CKI Pin RB3:RB0 Port Pins RB7:RB4 Port Pins	
B Baud BF	MPASM Assembler d Rate Formula k Diagrams A/D Analog Input Model Capture Compare I ² C Mode On-Chip Reset Circuit PIC16C74 PIC16C74 PIC16C74 PIC16C77 PORTC PORTC PORTD (In I/O Port Mode) PORTD (In I/O Port Mode) PORTD (In I/O Port Mode) PORTE (In I/O Port Mode) PORTE (In I/O Port Mode) PORTE (In I/O Port Mode) PWM RA4/T0CKI Pin RB3:RB0 Port Pins RB7:RB4 Port Pins SSP in I ² C Mode	
B Baud BF	MPASM Assembler d Rate Formula k Diagrams A/D Analog Input Model Capture Compare I ² C Mode On-Chip Reset Circuit PIC16C74 PIC16C74 PIC16C74 PIC16C77 PORTC PORTC PORTD (In I/O Port Mode) PORTD (In I/O Port Mode) PORTD (In I/O Port Mode) PORTE (In I/O Port Mode) PORTE (In I/O Port Mode) PORTE (In I/O Port Mode) PWM RA4/T0CKI Pin RB3:RB0 Port Pins RB7:RB4 Port Pins SSP in I ² C Mode SSP in SPI Mode	
B Baud BF	MPASM Assembler d Rate Formula k Diagrams A/D Analog Input Model Capture Compare I ² C Mode On-Chip Reset Circuit PIC16C74 PIC16C74 PIC16C74 PIC16C77 PORTC PORTC In I/O Port Mode) PORTD (In I/O Port Mode) PORTD (In I/O Port Mode) PORTE (In I/O Port Mode) PWM RA4/T0CKI Pin RB3:RB0 Port Pins RB7:RB4 Port Pins SSP in I ² C Mode SSP in SPI Mode Timer0/WDT Prescaler	
B Baud BF	MPASM Assembler d Rate Formula k Diagrams A/D Analog Input Model Capture Compare I ² C Mode. On-Chip Reset Circuit. PIC16C74. PIC16C74. PIC16C74. PIC16C77. PORTC PORTC In I/O Port Mode) PORTD (In I/O Port Mode) PORTD (In I/O Port Mode) PORTE (In I/O Port Mode) PORTE (In I/O Port Mode) PORTE (In I/O Port Mode) PWM RA4/T0CKI Pin. RB3:RB0 Port Pins RB7:RB4 Port Pins SSP in I ² C Mode. SSP in SPI Mode Timer0/WDT Prescaler	
B Baud BF	MPASM Assembler d Rate Formula k Diagrams A/D Analog Input Model Capture Compare I ² C Mode. On-Chip Reset Circuit. PIC16C74. PIC16C74. PIC16C74A. PIC16C77. PORTC PORTD (In I/O Port Mode) PORTD (In I/O Port Mode) PORTD and PORTE as a Parallel Slave Port PORTE (In I/O Port Mode) PORTE (In I/O Port Mode) PWM RA4/T0CKI Pin. RB3:RB0 Port Pins RB7:RB4 Port Pins SSP in I ² C Mode. SSP in SPI Mode Timer0/WDT Prescaler Timer2. USART Receive	
B Baud BF	MPASM Assembler d Rate Formula k Diagrams A/D Analog Input Model Capture Compare I ² C Mode On-Chip Reset Circuit PIC16C74. PIC16C74. PIC16C77. PORTC PORTD (In I/O Port Mode) PORTD (In I/O Port Mode) PORTD and PORTE as a Parallel Slave Port PORTE (In I/O Port Mode) PORTE (In I/O Port Mode) PORTE (In I/O Port Mode) PORTE (In I/O Port Mode) PWM RA4/TOCKI Pin. RB3:RB0 Port Pins RB7:RB4 Port Pins SSP in I ² C Mode SSP in SPI Mode Timer0/WDT Prescaler Timer2 USART Receive USART Transmit	
B Baud BF Bloc	MPASM Assembler d Rate Formula k Diagrams A/D Analog Input Model Capture Compare I ² C Mode On-Chip Reset Circuit PIC16C74. PIC16C74. PIC16C77. PORTC PORTC (In I/O Port Mode) PORTD (In I/O Port Mode) PORTD (In I/O Port Mode) PORTE (In I/O Port Mode) PORTE (In I/O Port Mode) PORTE (In I/O Port Mode) PORTE (In I/O Port Mode) PWM RA4/T0CKI Pin RB3:RB0 Port Pins RB7:RB4 Port Pins SSP in I ² C Mode. SSP in SPI Mode Timer0/WDT Prescaler Timer2 USART Receive USART Transmit Watchdog Timer	
B Bauc BF Bloc	MPASM Assembler d Rate Formula k Diagrams A/D Analog Input Model Capture Compare I ² C Mode On-Chip Reset Circuit PIC16C74. PIC16C74. PIC16C77. PORTC PORTD (In I/O Port Mode) PORTD (In I/O Port Mode) PORTD and PORTE as a Parallel Slave Port PORTE (In I/O Port Mode) PORTE (In I/O Port Mode) PWM RA4/T0CKI Pin. RB3:RB0 Port Pins RB7:RB4 Port Pins SSP in I ² C Mode SSP in SPI Mode Timer0/WDT Prescaler Timer2 USART Receive USART Transmit	

Brown-out Reset (BOR)	
Timing Diagram	124
Buffer Full Status bit, BF	56
C	
C bit	19
Capture/Compare/PWM	15
Capture	
Block Diagram	
CCP1CON Register	50
CCP1IF	51
Mode	51
Prescaler	51
CCP Timer Resources	49
Compare	
Block Diagram	52
-	
Mode	
Software Interrupt Mode	
Special Event Trigger	
Special Trigger Output of CCP1	
Special Trigger Output of CCP2	52
Interaction of Two CCP Modules	49
Section	
Special Event Trigger and A/D Conversions	
Capture/Compare/PWM (CCP)	52
	50
PWM Block Diagram	
PWM Mode	
Timing Diagram	
CCP1IF bit	23
CCP2IE bit	24
CCP2IF bit	24
CCPR1H Register	17.49
CCPR1L Register	
CCPR2H Register	
•	
CCPR2L Register	
CCPxM0 bit	
CCPxM1 bit	50
CCPxM2 bit	50
CCPxM3 bit	50
CCPxX bit	50
CCPxY bit	50
CKE	
СКР	
Clock Polarity Select bit, CKP	
Clocking Scheme	14
Code Examples	
Call of a Subroutine in Page 1 from Page 0	26
Indirect Addressing	
Initializing PORTA	29
Code Protection	
Computed GOTO	
Configuration Bits	
-	
CREN bit	
CS pin	37
D	
D/A	56
Data Memory	
Register File Map	16
Data/Address bit, D/A	
DC bit	
DC Dit	
Development Support	
Device Differences	
Direct Addressing	27
E	
Electrical Characteristics	113
Errata	

Г	
FER	R bit
FSR	Register
G	
-	eral Description5
	bit
I	
I/O I	Ports
	PORTA
	PORTB
	PORTC
	PORTD
	PORTE
~	Section
I ² C	
	Addressing
	Block Diagram61
	I ² C Operation61
	Master Mode
	Mode
	Mode Selection
	Multi-Master Mode65
	Reception63
	Reception Timing Diagram63
	SCL and SDA pins61
	Slave Mode
	Transmission64
l^2C	(SSP Module)
10	Timing Diagram, Data
	Timing Diagram, Start/Stop Bits
	ircuit Serial Programming85, 98
IND	F Register 17, 18, 27
	F Register
Indii	ect Addressing27
Indii Insti	ect Addressing
Indii Insti Insti	ect Addressing
Indii Insti Insti Insti	ect Addressing 27 uction Cycle 14 uction Flow/Pipelining 14 uction Format 99 uction Set 101 ADDLW 101 ANDUF 101 ANDLW 101 ANDWF 101 BCF 101
Indii Insti Insti Insti	ect Addressing 27 uction Cycle 14 uction Flow/Pipelining 14 uction Format 99 uction Set 101 ADDLW 101 ADDLW 101 ANDLW 101 ANDLW 101 BCF 101 BSF 101
Indii Insti Insti Insti	ect Addressing 27 uction Cycle 14 uction Flow/Pipelining 14 uction Format 99 uction Set 101 ADDLW 101 ADDWF 101 ANDLW 101 BCF 101 BSF 101 BTFSC 102
Indii Insti Insti Insti	ect Addressing 27 uction Cycle 14 uction Flow/Pipelining 14 uction Format 99 uction Set 101 ADDLW 101 ADDWF 101 ANDLW 101 BCF 101 BSF 101 BTFSS 102
Indii Insti Insti Insti	ect Addressing 27 uction Cycle 14 uction Flow/Pipelining 14 uction Format 99 uction Set 101 ADDLW 101 ADDWF 101 ANDLW 101 BSF 101 BSF 101 BTFSS 102 CALL 102
Indii Insti Insti Insti	ect Addressing 27 uction Cycle 14 uction Flow/Pipelining 14 uction Format 99 uction Set 101 ADDLW 101 ANDLW 101 ANDLW 101 BCF 101 BSF 101 BTFSC 102 BTFSS 102 CALL 102 CLRF 102
Indii Insti Insti Insti	ect Addressing 27 uction Cycle 14 uction Flow/Pipelining 14 uction Format 99 uction Set 101 ADDLW 101 ADDWF 101 ANDLW 101 BCF 101 BSF 101 BTFSC 102 CALL 102 CLRF 102 CLRW 102
Indii Insti Insti Insti	ect Addressing 27 uction Cycle 14 uction Flow/Pipelining 14 uction Format 99 uction Set 101 ADDLW 101 ADDWF 101 ANDLW 101 BSF 101 BSF 101 BTFSS 102 CALL 102 CLRF 102 CLRW 102
Indii Insti Insti Insti	ect Addressing 27 uction Cycle 14 uction Flow/Pipelining 14 uction Format 99 uction Set 99 ADDLW 101 ADDWF 101 ANDLW 101 ANDWF 101 BSF 101 BSF 101 BTFSS 102 CLRF 102 CLRW 102 COMF 103
Indii Insti Insti Insti	ect Addressing 27 uction Cycle 14 uction Flow/Pipelining 14 uction Format 99 uction Set 101 ADDLW 101 ADDWF 101 ANDLW 101 BSF 101 BSF 101 BTFSS 102 CALL 102 CLRF 102 CLRW 102
Indii Insti Insti Insti	ect Addressing 27 uction Cycle 14 uction Flow/Pipelining 14 uction Format 99 uction Set 99 ADDLW 101 ADDWF 101 ANDLW 101 ANDWF 101 BSF 101 BSF 101 BTFSS 102 CLRF 102 CLRW 102 COMF 103
Indii Insti Insti Insti	ect Addressing 27 uction Cycle 14 uction Flow/Pipelining 14 uction Format 99 uction Set 101 ADDLW 101 ADDWF 101 ANDLW 101 ANDWF 101 BSF 101 BSF 101 BTFSS 102 CLRF 102 CLRW 102 COMF 103 DECF 103 DECF 103
Indii Insti Insti Insti	ect Addressing 27 uction Cycle 14 uction Flow/Pipelining 14 uction Format 99 uction Set 101 ADDLW 101 ADDWF 101 ANDLW 101 ANDWF 101 BSF 101 BSF 101 BTFSC 102 CLRF 102 CLRW 102 COMF 103 DECF 103 DECF 103 DECFSZ 103 GOTO 103
Indii Insti Insti Insti	ect Addressing 27 uction Cycle 14 uction Flow/Pipelining 14 uction Format 99 uction Set 101 ADDLW 101 ADDWF 101 ANDLW 101 ANDWF 101 BSF 101 BSF 101 BTFSS 102 CLRF 102 CLRW 102 COMF 103 DECF 103 DECFSZ 103 INCF 103
Indii Insti Insti Insti	ect Addressing 27 uction Cycle 14 uction Flow/Pipelining 14 uction Format 99 uction Set 101 ADDLW 101 ADDWF 101 ANDWF 101 BSF 101 BSF 101 BTFSS 102 CLRF 102 CLRWDT 102 COMF 103 DECF 103 DECFSZ 103 INCF 103 INCFSZ 103
Indii Insti Insti Insti	ect Addressing 27 uction Cycle 14 uction Flow/Pipelining 14 uction Format 99 uction Set 101 ADDLW 101 ADDWF 101 ANDWF 101 BCF 101 BSF 101 BTFSC 102 CLRF 102 CLRW 102 COMF 103 DECF 103 DECFSZ 103 INCF 103 INCFSZ 103 INCFSZ 103 IORLW 104
Indii Insti Insti Insti	ect Addressing 27 uction Cycle 14 uction Flow/Pipelining 14 uction Format 99 uction Set 101 ADDLW 101 ADDWF 101 ANDUW 101 ANDWF 101 BCF 101 BSF 101 BTFSC 102 CLRF 102 CLRW 102 CCMF 103 DECF 103 DECFSZ 103 INCF 103 INCFSZ 103 IORLW 104
Indii Insti Insti Insti	ect Addressing 27 uction Cycle 14 uction Flow/Pipelining 14 uction Format 99 uction Set 101 ADDLW 101 ADDWF 101 ANDUW 101 ANDWF 101 BCF 101 BSF 101 BTFSC 102 CLRF 102 CLRW 102 COMF 103 DECF 103 DECFSZ 103 INCFSZ 103 INCFSZ 103 INCFSZ 103 INCFWE 104 IORUW 104
Indii Insti Insti Insti	ect Addressing 27 uction Cycle 14 uction Flow/Pipelining 14 uction Format 99 uction Set 101 ADDLW 101 ADDWF 101 ANDLW 101 ANDWF 101 BSF 101 BSF 101 BTFSC 102 CLRF 102 CLRW 102 COMF 103 DECF 103 DECFSZ 103 INCFSZ 103 INCFSZ 103 INCFSZ 103 INCFVE 104 MOVF 104
Indii Insti Insti Insti	ect Addressing 27 uction Cycle 14 uction Flow/Pipelining 14 uction Format 99 uction Set 101 ADDLW 101 ADDWF 101 ANDUW 101 ANDWF 101 BCF 101 BSF 101 BTFSC 102 CLRF 102 CLRW 102 COMF 103 DECF 103 DECFSZ 103 INCFSZ 103 INCFSZ 103 INCFSZ 103 INCFWE 104 IORUW 104
Indii Insti Insti Insti	ect Addressing 27 uction Cycle 14 uction Flow/Pipelining 14 uction Format 99 uction Set 101 ADDLW 101 ADDWF 101 ANDLW 101 ANDWF 101 BSF 101 BSF 101 BTFSC 102 CLRF 102 CLRW 102 COMF 103 DECF 103 DECFSZ 103 INCFSZ 103 INCFSZ 103 INCFSZ 103 INCFVE 104 MOVF 104
Indii Insti Insti Insti	ect Addressing 27 uction Cycle 14 uction Flow/Pipelining 14 uction Format 99 uction Set 101 ADDLW 101 ADDWF 101 ANDWF 101 ANDWF 101 BSF 101 BSF 101 BTFSC 102 CLRF 102 CLRW 102 CLRWDT 102 COMF 103 DECF 103 DECFSZ 103 INCFSZ 103 INCFSZ 103 INCFSZ 103 INCFSZ 103 INCFSZ 103 INCFSZ 103 INCVE 104 MOVVF 104
Indii Insti Insti Insti	ect Addressing 27 uction Cycle 14 uction Flow/Pipelining 14 uction Format 99 uction Set 101 ADDLW 101 ADDWF 101 ANDWF 101 ANDWF 101 BSF 101 BSF 101 BTFSC 102 CLRF 102 CLRW 102 CLRWDT 102 COMF 103 DECF 103 DECFSZ 103 INCFSZ 103 INCFSZ 103 INCFSZ 103 INCWF 104 MOVF 104 MOVF 104

	5
RLF 10	5
RRF 10	5
SLEEP 10	5
SUBLW 10	6
SUBWF 10	6
SWAPF	6
XORLW 10	6
XORWF 10	6
Section9	9
Summary Table 10	0
INT Interrupt	
INTCON Register	
INTEDG bit	
Internal Sampling Switch (Rss) Impedance	
Interrupts	
PortB Change	
RB7:RB4 Port Change	
Section	
TMR0	
IRP bit	
Κ	0
KeeLoq® Evaluation and Programming Tools 11	^
	0
Loading of PC 2	c
	ь
M	_
MCLR	0
Memory	_
Data Memory 1	
Program Memory 1	5
Program Memory Maps	
PIC16C731	
PIC16C73A1	
	-
PIC16C741	5
PIC16C74 1 PIC16C74A 1	5
PIC16C741 PIC16C74A1 Register File Maps	5 5
PIC16C74	5 5 6
PIC16C74	5 5 6
PIC16C74 1 PIC16C74A 1 Register File Maps 1 PIC16C73 1 PIC16C73A 1 PIC16C74A 1 PIC16C74 1	5 5 6 6
PIC16C74 1 PIC16C74A 1 Register File Maps 1 PIC16C73 1 PIC16C73A 1 PIC16C74A 1 PIC16C74A 1 PIC16C74A 1	5 5 6 6 6 6 6
PIC16C74 1 PIC16C74A 1 Register File Maps 1 PIC16C73 1 PIC16C73A 1 PIC16C74A 1 PIC16C74A 1 PIC16C74A 1 PIC16C76 1	5 5 6 6 6 6 6 6 6
PIC16C74 1 PIC16C74A 1 Register File Maps 1 PIC16C73 1 PIC16C73A 1 PIC16C74A 1 PIC16C74A 1 PIC16C74A 1 PIC16C76 1 PIC16C77 1	5 5 6 6 6 6 6 6 6 6 6
PIC16C74 1 PIC16C74A 1 Register File Maps 1 PIC16C73 1 PIC16C73A 1 PIC16C74A 1 PIC16C74A 1 PIC16C74A 1 PIC16C76 1	5 5 6 6 6 6 6 6 6 6 6
PIC16C74 1 PIC16C74A 1 Register File Maps 1 PIC16C73 1 PIC16C73A 1 PIC16C74A 1 PIC16C74A 1 PIC16C74A 1 PIC16C76 1 PIC16C77 1 MPLAB Integrated Development Environment Software 10 0	55666667
PIC16C74 1 PIC16C74A 1 Register File Maps 1 PIC16C73 1 PIC16C73A 1 PIC16C74A 1 PIC16C74A 1 PIC16C74A 1 PIC16C76A 1 PIC16C77 1 MPLAB Integrated Development Environment Software 10	55666667
PIC16C74 1 PIC16C74A 1 Register File Maps 1 PIC16C73 1 PIC16C73A 1 PIC16C74A 1 PIC16C74A 1 PIC16C74A 1 PIC16C76 1 PIC16C77 1 MPLAB Integrated Development Environment Software 10 O 0 OERR bit 6 OPCODE 9	5 5 6 6 6 6 6 6 6 6 7 8 9
PIC16C74 1 PIC16C74A 1 Register File Maps 1 PIC16C73 1 PIC16C73A 1 PIC16C74A 1 PIC16C74A 1 PIC16C74A 1 PIC16C76 1 PIC16C77 1 MPLAB Integrated Development Environment Software 10 0 OERR bit. 6	5 5 6 6 6 6 6 6 6 6 7 8 9
PIC16C74 1 PIC16C74A 1 Register File Maps 1 PIC16C73 1 PIC16C73A 1 PIC16C74A 1 PIC16C74A 1 PIC16C74A 1 PIC16C76 1 PIC16C77 1 MPLAB Integrated Development Environment Software 10 O 0 OERR bit 6 OPCODE 9	556666667890
PIC16C74 1 PIC16C74A 1 Register File Maps 1 PIC16C73 1 PIC16C73A 1 PIC16C74A 1 PIC16C74A 1 PIC16C76 1 PIC16C76 1 PIC16C77 1 MPLAB Integrated Development Environment Software 10 O 0 OERR bit 6 OPCODE 9 OPTION Register 2 OSC selection 8 Oscillator 8	55 6666667 8905
PIC16C74 1 PIC16C74A 1 Register File Maps 1 PIC16C73 1 PIC16C73A 1 PIC16C74A 1 PIC16C74A 1 PIC16C74A 1 PIC16C76 1 PIC16C77 1 MPLAB Integrated Development Environment Software 10 O 0 OERR bit 6 OPCODE 9 OPTION Register 2 OSC selection 8	55 6666667 8905
PIC16C74 1 PIC16C74A 1 Register File Maps 1 PIC16C73 1 PIC16C73A 1 PIC16C74A 1 PIC16C74A 1 PIC16C76 1 PIC16C76 1 PIC16C77 1 MPLAB Integrated Development Environment Software 10 O 0 OERR bit 6 OPCODE 9 OPTION Register 2 OSC selection 8 Oscillator 8	55 66666667 8905 9
PIC16C74 1 PIC16C74A 1 Register File Maps 1 PIC16C73 1 PIC16C73A 1 PIC16C74A 1 PIC16C74A 1 PIC16C76 1 PIC16C76 1 PIC16C77 1 MPLAB Integrated Development Environment Software 10 O 0 OERR bit 6 OPCODE 9 OPTION Register 2 OSC selection 8 Oscillator 86, 8	55 66666667 8905 99
PIC16C74 1 PIC16C74A 1 Register File Maps 1 PIC16C73 1 PIC16C73A 1 PIC16C74A 1 PIC16C74A 1 PIC16C76 1 PIC16C77 1 MPLAB Integrated Development Environment Software 10 O 0 OERR bit 6 OPCODE 9 OPTION Register 2 OSC selection 8 MS 86, 8 LP 86, 8 RC 86, 8 XT 86, 8	55 66666667 8905 9969
PIC16C74 1 PIC16C74A 1 Register File Maps 1 PIC16C73 1 PIC16C74A 1 PIC16C74A 1 PIC16C74A 1 PIC16C74A 1 PIC16C76 1 PIC16C77 1 MPLAB Integrated Development Environment Software 10 O O OERR bit 6 OPCODE 9 OPTION Register 2 OSC selection 8 MS LP MS 86, 8 RC 86, 8	55 66666667 8905 9969
PIC16C74 1 PIC16C74A 1 Register File Maps 1 PIC16C73 1 PIC16C73A 1 PIC16C74A 1 PIC16C74A 1 PIC16C76 1 PIC16C77 1 MPLAB Integrated Development Environment Software 10 O 0 OERR bit 6 OPCODE 9 OPTION Register 2 OSC selection 8 MS 86, 8 LP 86, 8 RC 86, 8 XT 86, 8	55 66666667 8905 99696
PIC16C74 1 PIC16C74A 1 Register File Maps 1 PIC16C73 1 PIC16C73A 1 PIC16C74A 1 PIC16C74A 1 PIC16C74A 1 PIC16C76 1 PIC16C77 1 MPLAB Integrated Development Environment Software 10 O 0 OERR bit 6 OPCODE 9 OPTION Register 2 OSC selection 8 MS 86, 8 LP 86, 8 RC 8 XT 86, 8 Oscillator Configurations 8	55 66666667 8905 99696
PIC16C74 1 PIC16C74A 1 Register File Maps 1 PIC16C73 1 PIC16C73A 1 PIC16C74A 1 PIC16C74A 1 PIC16C76 1 PIC16C77 1 MPLAB Integrated Development Environment Software 10 O 0 OERR bit 6 OPCODE 9 OPTION Register 2 OSC selection 8 MS 86, 8 LP 86, 8 RC 8 XT 86, 8 Oscillator Configurations 8 Qutput of TMR2 4	55 66666667 8905 996967
PIC16C74 1 PIC16C74A 1 Register File Maps 1 PIC16C73 1 PIC16C73A 1 PIC16C74A 1 PIC16C74A 1 PIC16C74A 1 PIC16C76 1 PIC16C77 1 MPLAB Integrated Development Environment Software 10 O 0 OERR bit 6 OPCODE 9 OPTION Register 2 OSC selection 8 MS 86, 8 LP 86, 8 RC 8 XT 86, 8 Output of TMR2 4 P 5	55 66666667 8905 996967 6
PIC16C74 1 PIC16C74A 1 Register File Maps 1 PIC16C73 1 PIC16C73A 1 PIC16C74A 1 PIC16C74A 1 PIC16C74A 1 PIC16C76 1 PIC16C76 1 PIC16C77 1 MPLAB Integrated Development Environment Software 10 O 0 OERR bit 6 OPCODE 9 OPTION Register 2 OSC selection 8 MS 86, 8 LP 86, 8 RC 8 XT 86, 8 Qutput of TMR2 4 P 5 Packaging 13	55 66666667 8905 996967 69
PIC16C74 1 PIC16C74A 1 Register File Maps 1 PIC16C73 1 PIC16C73A 1 PIC16C74A 1 PIC16C74A 1 PIC16C74A 1 PIC16C76 1 PIC16C77 1 MPLAB Integrated Development Environment Software 10 O 0 OERR bit 6 OPCODE 9 OPTION Register 2 OSC selection 8 MS 86, 8 LP 86, 8 RC 8 XT 86, 8 Qutput of TMR2 4 P 5 Packaging 13 Paging, Program Memory 2	55 66666667 8905 996967 696
PIC16C74 1 PIC16C74A 1 Register File Maps 1 PIC16C73 1 PIC16C73A 1 PIC16C74A 1 PIC16C74A 1 PIC16C74A 1 PIC16C74A 1 PIC16C76 1 PIC16C77 1 MPLAB Integrated Development Environment Software10 0 O OERR bit 6 OPCODE 9 OPTION Register 2 OSC selection 8 86, 8 LP 86, 8 8 LP 86, 8 8 Qutput of TMR2 4 4 P 5 5 Packaging 13 13 Paging, Program Memory 2 2 Parallel Slave Port 34, 3	55 66666667 8905 996967 696
PIC16C74 1 PIC16C74A 1 Register File Maps 1 PIC16C73 1 PIC16C73A 1 PIC16C74A 1 PIC16C74A 1 PIC16C74A 1 PIC16C74A 1 PIC16C76 1 PIC16C77 1 MPLAB Integrated Development Environment Software 10 O OERR bit 6 OPCODE 9 OPTION Register 2 OSc selection 8 86, 8 LP 86, 8 8 LP 86, 8 8 P 86, 8 8 P 5 8 P 5 9 Packaging 13 13 Paging, Program Memory 2 2 Parallel Slave Port 34, 3	55 66666667 8905 996967 6967
PIC16C74 1 PIC16C74A 1 Register File Maps 1 PIC16C73 1 PIC16C73A 1 PIC16C74A 1 PIC16C74A 1 PIC16C74A 1 PIC16C74A 1 PIC16C76 1 PIC16C77 1 MPLAB Integrated Development Environment Software10 0 O OERR bit 6 OPCODE 9 OPTION Register 2 OSC selection 8 86, 8 LP 86, 8 8 LP 86, 8 8 Qutput of TMR2 4 4 P 5 5 Packaging 13 13 Paging, Program Memory 2 2 Parallel Slave Port 34, 3	55 666666667 8905 996967 6967 7

PCFG1 bit	
PCFG2 bit	
PCL Register	
PCLATH91	
PCLATH Register 17, 18, 26	
PCON Register	
PD bit	
PICDEM-1 Low-Cost PICmicro Demo Board)
PICDEM-2 Low-Cost PIC16CXX Demo Board 109)
PICDEM-3 Low-Cost PIC16CXXX Demo Board109)
PICSTART® Plus Entry Level Development System 109	
PIE1 Register	
PIE2 Register	
Pin Functions	
MCLR/VPP	,
OSC1/CLKIN	
OSC1/CERIN	
RA0/AN0	
RA1/AN1	
RA2/AN211, 12	
RA3/AN3/VREF11, 12	
RA4/T0CKI11, 12	
RA5/AN4/ SS 11, 12	
RB0/INT	2
RB111, 12	2
RB211, 12	2
RB311, 12	2
RB411, 12	2
RB511, 12	
RB6	
RB7	
RC0/T1OSO/T1CKI	
RC1/T10SI/CCP2	
RC2/CCP1	
RC3/SCK/SCL	
RC4/SDI/SDA 11, 13	
RC5/SDO	
RC6/TX/CK 11, 13, ??–77	
RC7/RX/DT11, 13, ??–77	
RD0/PSP013	
RD1/PSP113	
RD2/PSP213	
RD3/PSP313	3
RD4/PSP413	
RD5/PSP513	3
RD6/PSP613	
RD7/PSP713	3
RE0/RD/AN513	3
RE1/WR/AN6	
RE2/CS/AN7	
VDD	
VSS	
Pinout Descriptions	,
PIC16C73	
PIC16C73A11	
PIC16C74	
PIC16C74A12	
PIC16C7611	
PIC16C7712	2

PIR1 Register	
PIR2 Register	
POP	
POR	
Oscillator Start-up Timer (OST)	
Power Control Register (PCON)	89
Power-on Reset (POR)	85, 89, 91
Power-up Timer (PWRT)	
Power-Up-Timer (PWRT)	
TO	
POR bit	
Port RB Interrupt	
PORTA	
PORTA Register	
PORTB	
PORTB Register	
PORTC	
PORTC Register	
PORTD	
PORTD Register	17, 34
PORTE	
PORTE Register	17, 35
Power-down Mode (SLEEP)	
Power-on Reset (POR)	-
Timing Diagram	
PR2 Register	
PRO MATE® II Universal Programmer	
Product Identification System	
Program Memory	
Program Memory Paging	
Program Memory Paging Program Memory Maps	26
Program Memory Paging Program Memory Maps PIC16C73	26 15
Program Memory Paging Program Memory Maps PIC16C73 PIC16C73A	
Program Memory Paging Program Memory Maps PIC16C73 PIC16C73A PIC16C74	
Program Memory Paging Program Memory Maps PIC16C73 PIC16C73A PIC16C74 PIC16C74A	
Program Memory Paging Program Memory Maps PIC16C73 PIC16C73A PIC16C74 PIC16C74A Program Verification	
Program Memory Paging Program Memory Maps PIC16C73 PIC16C73A PIC16C74 PIC16C74A Program Verification PS0 bit	
Program Memory Paging Program Memory Maps PIC16C73 PIC16C73A PIC16C74 PIC16C74A Program Verification PS0 bit PS1 bit	26
Program Memory Paging Program Memory Maps PIC16C73 PIC16C73A PIC16C74 PIC16C74A Program Verification PS0 bit PS1 bit PS2 bit	
Program Memory Paging Program Memory Maps PIC16C73 PIC16C73A PIC16C74A PIC16C74A Program Verification PS0 bit PS1 bit PS2 bit PSA bit	26
Program Memory Paging Program Memory Maps PIC16C73 PIC16C73A PIC16C74 PIC16C74A Program Verification PS0 bit PS1 bit PS2 bit PSA bit PSPIF bit	26
Program Memory Paging Program Memory Maps PIC16C73 PIC16C73A PIC16C74 PIC16C74A Program Verification PS0 bit PS1 bit PS2 bit PSA bit PSPIF bit PSPMODE bit	
Program Memory Paging Program Memory Maps PIC16C73 PIC16C73A PIC16C74A PIC16C74A Program Verification PS0 bit PS1 bit PS2 bit PSA bit PSPIF bit PSPMODE bit PUSH	
Program Memory Paging Program Memory Maps PIC16C73 PIC16C73A PIC16C74A PIC16C74A Program Verification PS0 bit PS0 bit PS1 bit PS2 bit PS4 bit PSPIF bit PSPMODE bit PUSH R	26 15 15 15 98 20 20 20 20 20 20 20 20 20 20 20 20 20
Program Memory Paging Program Memory Maps PIC16C73 PIC16C73A PIC16C74A PIC16C74A PIC16C74A Program Verification PS0 bit PS1 bit PS2 bit PSPIF bit PSPMODE bit PUSH R	26 15 15 15 98 20 20 20 20 20 20 20 20 20 20 23 34, 35, 37 26 56
Program Memory Paging Program Memory Maps PIC16C73 PIC16C73A PIC16C74A PIC16C74A PIC16C74A Program Verification PS0 bit PS1 bit PS2 bit PSPIF bit PSPMODE bit PUSH R R R/W	26 15 15 15 98 20 20 20 20 20 20 20 20 23 . 34, 35, 37 26 62, 63, 64
Program Memory Paging Program Memory Maps PIC16C73 PIC16C73. PIC16C74. PIC16C74A. PIC16C74A. Program Verification PS0 bit PS1 bit PS2 bit PSPIF bit PSPMODE bit PUSH R R/W RIF bit	26 15 15 15 98 20 20 20 20 20 20 20 20 20 20 20 20 20
Program Memory Paging Program Memory Maps PIC16C73 PIC16C73A PIC16C74A PIC16C74A PIC16C74A Program Verification PS0 bit PS1 bit PS2 bit PSPIF bit PSPMODE bit PUSH R R/W RIF bit RBIF bit RBPU bit	26 15 15 15 98 20 20 20 20 20 20 20 23 34, 35, 37 26
Program Memory Paging Program Memory Maps PIC16C73 PIC16C73 PIC16C74 PIC16C74A PIC16C74A. Program Verification PS0 bit PS1 bit PS2 bit PSA bit PSPIF bit PSPMODE bit PUSH R R/W RBIF bit RBPU bit RC Oscillator RC	26 15 15 15 98 20 20 20 20 20 20 20 20 20 20 20 20 20
Program Memory Paging Program Memory Maps PIC16C73 PIC16C73. PIC16C74. PIC16C74A. PIC16C74A. Program Verification PS0 bit PS1 bit PS2 bit PS4 bit PSPIF bit PSPMODE bit PUSH R R/W RJW RBIF bit RBIF bit RBIF bit RC Oscillator RCIF bit	26 15 15 15 98 20 20 20 20 20 20 20 20 20 20 20 20 20
Program Memory Paging Program Memory Maps PIC16C73 PIC16C73 PIC16C74. PIC16C74A. PIC16C74A. Program Verification PS0 bit PS1 bit PS2 bit PS4 bit PSPIF bit PSPMODE bit PUSH R R/W R/W RBIF bit RBIF bit RBPU bit RC Oscillator RCSTA Register	26 15 15 15 98 20 20 20 20 20 20 20 20 20 20 20 20 20
Program Memory Paging Program Memory Maps PIC16C73	26 15 15 15 98 20 20 20 20 20 20 20 20 20 20 20 20 20
Program Memory Paging Program Memory Maps PIC16C73	26 15 15 15 98 20 20 20 20 20 20 20 20 20 20 20 20 20
Program Memory Paging Program Memory Maps PIC16C73	26 15 15 15 98 20 20 20 20 20 20 20 20 20 20 20 20 20
Program Memory Paging Program Memory Maps PIC16C73	26 15 15 15 20 20 20 20 20 20 20 20 20 20 20 20 20
Program Memory Paging Program Memory Maps PIC16C73	26 15 15 15 20 20 20 20 20 20 20 20 20 20 20 20 20

Registers

PIC16C73	16
PIC16C73A	16
PIC16C74	16
PIC16C74A	-
Reset Conditions.	
SSPSTAT	
Summary	17
Reset85	
Timing Diagram	124
Reset Conditions for Special Registers	90
Revision History	
RP0 bit	
RP1 bit	
RX9 bit	
RX9D bit	68
S	
S	56
SCL	
SEEVAL® Evaluation and Programming System	
Serial Communication Interface (SCI) Module, See USAF	RT
Services	
One-Time-Programmable (OTP)	7
Quick-Turnaround-Production (QTP)	
Serialized Quick-Turnaround Production (SQTP)	
	/
Slave Mode	
SCL	61
SDA	61
SLEEP	5, 87
SMP	56
Software Simulator (MPLAB-SIM)	
SPBRG Register	
	10
Special Features of the CPU	85
Special Function Registers	
Special Function Registers	
PIC16C73	17
PIC16C73 PIC16C73A	
PIC16C73 PIC16C73A	17
PIC16C73 PIC16C73A PIC16C74	17 17
PIC16C73 PIC16C73A PIC16C74 PIC16C74A	17 17 17
PIC16C73 PIC16C73A PIC16C74 PIC16C74A Special Function Registers, Section	17 17 17 16
PIC16C73 PIC16C73A PIC16C74 PIC16C74A Special Function Registers, Section SPEN bit	17 17 17 16
PIC16C73 PIC16C73A PIC16C74 PIC16C74A Special Function Registers, Section SPEN bit SPI	17 17 17 16 68
PIC16C73 PIC16C73A PIC16C74 PIC16C74A Special Function Registers, Section SPEN bit	17 17 17 16 68
PIC16C73 PIC16C73A PIC16C74 PIC16C74A Special Function Registers, Section SPEN bit SPI Block Diagram	17 17 17 16 68
PIC16C73 PIC16C73A PIC16C74 PIC16C74A Special Function Registers, Section SPEN bit SPI Block Diagram Master Mode Timing	17 17 17 16 68 58 59
PIC16C73 PIC16C73A PIC16C74 PIC16C74A Special Function Registers, Section SPEN bit SPI Block Diagram Master Mode Timing Serial Clock	17 17 17 16 68 58 59 58
PIC16C73 PIC16C73A PIC16C74 PIC16C74A Special Function Registers, Section SPEN bit SPI Block Diagram Master Mode Timing Serial Clock Serial Data In	17 17 17 16 68 58 59 58 58
PIC16C73 PIC16C73A PIC16C74 PIC16C74A Special Function Registers, Section SPEN bit SPI Block Diagram Master Mode Timing Serial Clock Serial Data In Serial Data Out	17 17 17 16 68 58 59 58 58 58
PIC16C73 PIC16C73A PIC16C74 PIC16C74A Special Function Registers, Section SPEN bit SPI Block Diagram Master Mode Timing Serial Clock Serial Data In Serial Data Out Slave Mode Timing	17 17 17 16 68 58 59 58 58 58 59
PIC16C73 PIC16C73A PIC16C74 PIC16C74A Special Function Registers, Section SPEN bit SPI Block Diagram Master Mode Timing Serial Clock Serial Data In Serial Data Out	17 17 17 16 68 58 59 58 58 58 59
PIC16C73 PIC16C73A PIC16C74 PIC16C74A Special Function Registers, Section SPEN bit SPI Block Diagram Master Mode Timing Serial Clock Serial Data In Serial Data Out Slave Mode Timing	17 17 17 16 68 58 59 58 58 58 59 59 59
PIC16C73 PIC16C73A PIC16C74 PIC16C74A Special Function Registers, Section SPEN bit SPI Block Diagram Master Mode Timing Serial Clock Serial Data In Serial Data Out Slave Mode Timing Slave Mode Timing Diagram	17 17 17 16 68 58 59 58 58 59 59 59 59 59 59
PIC16C73 PIC16C73A PIC16C74A Special Function Registers, Section SPEN bit SPI Block Diagram Master Mode Timing Serial Clock Serial Data In Serial Data Out Slave Mode Timing Slave Mode Timing Diagram Slave Select SPI Mode	17 17 17 16 68 58 59 58 58 59 59 59 59 58 59 58
PIC16C73 PIC16C73A PIC16C74A Special Function Registers, Section SPEN bit SPI Block Diagram Master Mode Timing Serial Clock Serial Data In Serial Data Out Slave Mode Timing Slave Mode Timing Diagram Slave Select SPI Mode SSPCON	17 17 17 16 68 59 58 59 58 58 59 59 59 59 59 59 59 59 59 59 59 59 59 59 58 59 58 59 58 59 58 59 58 59 58 59 58 59 58 59
PIC16C73 PIC16C73A PIC16C74A Special Function Registers, Section SPEN bit SPI Block Diagram Master Mode Timing Serial Clock Serial Data In Serial Data Out Slave Mode Timing Slave Mode Timing Diagram Slave Select SPI Mode SSPCON SSPSTAT	17 17 17 68 58 59 58 58 59 55 59 55 59 55 59 555
PIC16C73 PIC16C73A PIC16C74A Special Function Registers, Section SPEN bit SPI Block Diagram Master Mode Timing Serial Clock Serial Data In Serial Data Out Slave Mode Timing Slave Mode Timing Diagram Slave Select SPI Mode SSPSTAT SPI Clock Edge Select bit, CKE	17 17 17 68 58 59 58 58 58 59 59 59 59 58 59 55
PIC16C73 PIC16C73A PIC16C74A Special Function Registers, Section SPEN bit SPI Block Diagram Master Mode Timing Serial Clock Serial Data In Serial Data Out Slave Mode Timing Diagram Slave Mode Timing Diagram Slave Select SPI Mode SSPSTAT SPI Clock Edge Select bit, CKE SPI Data Input Sample Phase Select bit, SMP	17 17 17 16 58 59 58 58 59 58 59 59 58 59 58 59 58 59 58 59 58 59 58 59 58 59 58 59 58 59 58 59 58 59 58 59 58 59 58 59 58 59 58 59 58 59 55 59 555
PIC16C73 PIC16C73A PIC16C74A Special Function Registers, Section SPEN bit SPI Block Diagram Master Mode Timing Serial Clock Serial Data In Serial Data Out Slave Mode Timing Diagram Slave Mode Timing Diagram Slave Select SPI Mode SSPCON SSPSTAT SPI Clock Edge Select bit, CKE SPI Data Input Sample Phase Select bit, SMP SREN bit	17 17 17 16 58 59 58 58 59 58 59 59 58 59 58 59 58 59 58 59 58 59 58 59 58 59 58 59 58 59 58 59 58 59 58 59 58 59 58 59 58 59 58 59 58 59 55 59 555
PIC16C73 PIC16C73A PIC16C74A Special Function Registers, Section SPEN bit SPI Block Diagram Master Mode Timing Serial Clock Serial Data In Serial Data Out Slave Mode Timing Diagram Slave Mode Timing Diagram Slave Select SPI Mode SPI Mode SPI Mode SPI Mode SPI Clock Edge Select bit, CKE SPI Data Input Sample Phase Select bit, SMP SREN bit SSP	17 17 17 16 68 59 58 58 58 59 58 59 59 59 58 59 58 59 59 58 59 58 59 59 58 59 58 59 55 566
PIC16C73 PIC16C73A PIC16C74A Special Function Registers, Section SPEN bit SPI Block Diagram Master Mode Timing Serial Clock Serial Data In Serial Data Out Slave Mode Timing Diagram Slave Mode Timing Diagram Slave Select SPI Mode SSPCON SSPSTAT SPI Clock Edge Select bit, CKE SPI Data Input Sample Phase Select bit, SMP SREN bit	17 17 17 16 68 59 58 58 58 59 58 59 59 59 58 59 58 59 59 58 59 58 59 59 58 59 58 59 55 566
PIC16C73 PIC16C73A PIC16C74A Special Function Registers, Section SPEN bit SPI Block Diagram Master Mode Timing Serial Clock Serial Data In Serial Data Out Slave Mode Timing Diagram Slave Mode Timing Diagram Slave Select SPI Mode SPI Mode SPI Mode SPI Mode SPI Clock Edge Select bit, CKE SPI Data Input Sample Phase Select bit, SMP SREN bit SSP	17 17 17 16 68 59 58 58 58 59 58 59 59 58 59 58 59 58 55 56 56 56 56 56 56 555 555
PIC16C73 PIC16C73A PIC16C74A Special Function Registers, Section SPEN bit SPI Block Diagram Master Mode Timing Serial Clock Serial Data In Serial Data In Serial Data Out Slave Mode Timing Diagram Slave Mode Timing Diagram Slave Select SPI Mode SSPCON SSPSTAT SPI Clock Edge Select bit, CKE SPI Data Input Sample Phase Select bit, SMP SREN bit SSP Module Overview Section	17 17 17 16 68 58 59 59 58 59 59 58 59 56 56 56 56 56 56 555 55
PIC16C73 PIC16C73A PIC16C74A Special Function Registers, Section SPEN bit SPI Block Diagram Master Mode Timing Serial Clock Serial Data In Serial Data Out Slave Mode Timing Diagram Slave Mode Timing Diagram Slave Select SPI Mode SSPCON SSPSTAT. SPI Clock Edge Select bit, CKE SPI Data Input Sample Phase Select bit, SMP SREN bit SSP Module Overview SSPCON	17 17 17 16 68 58 59 59 58 59 56 555 555 555 555 555 555 555 555 555 555 555 555 555 555 555 555 557 555 555 557 555 557 555 557 555 557 555 557 555 557
PIC16C73 PIC16C73A PIC16C74 PIC16C74A Special Function Registers, Section SPEN bit SPI Block Diagram Master Mode Timing Serial Clock Serial Data In Serial Data Out Slave Mode Timing Diagram Slave Mode Timing Diagram Slave Select SPI Mode SSPCON SSPSTAT SPI Clock Edge Select bit, CKE SPI Data Input Sample Phase Select bit, SMP SREN bit SSP Module Overview SSPCON SSPSTAT	17 17 17 16 68 59 58 58 58 58 58 59 58 56 55
PIC16C73 PIC16C73A PIC16C74 PIC16C74A Special Function Registers, Section SPEN bit SPI Block Diagram Master Mode Timing Serial Clock Serial Data In Serial Data Out Slave Mode Timing Diagram Slave Mode Timing Diagram Slave Select SPI Mode SSPCON SSPSTAT SPI Clock Edge Select bit, CKE SPI Data Input Sample Phase Select bit, SMP SREN bit SSP Module Overview SSPCON SSPSTAT SSPADD Register	17 17 17 16 68 59 58 59 58 58 59 59 58 59 59 58 59 59 58 59 58 59 56 55
PIC16C73 PIC16C73A PIC16C74 PIC16C74A Special Function Registers, Section SPEN bit SPI Block Diagram Master Mode Timing Serial Clock Serial Data In Serial Data Out Slave Mode Timing Diagram Slave Mode Timing Diagram Slave Select SPI Mode SSPCON SSPSTAT SPI Clock Edge Select bit, CKE SPI Data Input Sample Phase Select bit, SMP SREN bit SSP Module Overview SSPCON SSPSTAT	17 17 17 16 68 59 58 59 58 58 59 59 58 59 59 58 59 59 58 59 58 59 56 55
PIC16C73 PIC16C73A PIC16C74 PIC16C74A Special Function Registers, Section SPEN bit SPI Block Diagram Master Mode Timing Serial Clock Serial Data In Serial Data Out Slave Mode Timing Diagram Slave Mode Timing Diagram Slave Select SPI Mode SSPCON SSPSTAT SPI Clock Edge Select bit, CKE SPI Data Input Sample Phase Select bit, SMP SREN bit SSP Module Overview SSPCON SSPSTAT SSPADD Register	17 17 17 16 68 58 59 58 58 58 58 59 59 58 59 59 59 58 59 59 59 58 59 58 59 56 55 55 55 55 55 57
PIC16C73 PIC16C73A PIC16C74 PIC16C74A Special Function Registers, Section SPEN bit SPI Block Diagram Master Mode Timing Serial Clock Serial Data In Serial Data Out Slave Mode Timing Diagram Slave Mode Timing Diagram Slave Select SPI Mode SSPCON SSPCON SSPSTAT SPI Clock Edge Select bit, CKE SPI Data Input Sample Phase Select bit, SMP SREN bit SSP Module Overview SSPSTAT SSPADD Register SSPBUF Register	17 17 17 16 68 58 58 58 58 58 58 58 58 58 59 56 55 55 55 55 55 55 55 55 55 55 55 55 55
PIC16C73 PIC16C73A PIC16C74A Special Function Registers, Section SPEN bit SPI Block Diagram Master Mode Timing Serial Clock Serial Data In Serial Data Out Slave Mode Timing Diagram Slave Mode Timing Diagram Slave Select SPI Mode SSPCON SSPSTAT SPI Clock Edge Select bit, CKE SPI Data Input Sample Phase Select bit, SMP SREN bit SSP Module Overview SSPCON SSPSTAT SSPADD Register SSPCON SSPCON SSPCON SSPSTAT SSPADD Register SSPCON SSPCON SSPCON SSPCON SSPCON SSPSTAT SSPADD Register SSPCON	17 17 17 16 68 58 58 58 58 58 58 59 56 55 55 55 55 55 55 57 55 55 57
PIC16C73 PIC16C73A PIC16C74A Special Function Registers, Section SPEN bit SPI Block Diagram Master Mode Timing Serial Clock Serial Data In Serial Data Out Slave Mode Timing Diagram Slave Mode Timing Diagram Slave Select SPI Mode SSPCON SSPSTAT SPI Clock Edge Select bit, CKE SPI Data Input Sample Phase Select bit, SMP SREN bit SSP Module Overview SSPCON SSPSTAT SSPCON	17 17 17 16 68 58 58 58 58 58 58 58 58 59 56 55 55 57 55 55 55 55 57 55 55 57 55 57 55 57 55 57 55 57 55 57 55 57 55 57 55 57

SSPM3:SSPM0	
SSPOV	
SSPSTAT Register 18, 5	
Stack	
Overflows	
Underflow	
Start bit, S	
STATUS Register	
Stop bit, P Synchronous Serial Port Enable bit, SSPEN	
Synchronous Serial Port Mode Select bits,	57
SSPM3:SSPM0	57
Synchronous Serial Port Module	
Synchronous Serial Port Status Register	
T	
TOCS bit	20
T1CKPS0 bit	
T1CKPS1 bit	
T1CON Register	
T1OSCEN bit	43
T1SYNC bit	43
T2CKPS0 bit	47
T2CKPS1 bit	47
T2CON Register	
Tad	33
Timer0	
RTCC	
Timing Diagram 12	25
Timer1 Timing Diagram12	25
Timing Diagram 1.	20
Timero	
External Clock	10
Interrupt	
Prescaler	
Prescaler Block Diagram	
Section	
T0CKI	40
T0IF	94
TMR0 Interrupt	94
Timer1	
Asynchronous Counter Mode	45
Capacitor Selection	
Operation in Timer Mode	
Oscillator	
Prescaler	
Resetting of Timer1 Registers	
Resetting Timer1 using a CCP Trigger Output	
Synchronized Counter Mode	
Synchronized Counter Mode	
Synchronized Counter Mode	45
Synchronized Counter Mode	45
Synchronized Counter Mode	45 45
Synchronized Counter Mode	45 45 47
Synchronized Counter Mode	45 45 47 47
Synchronized Counter Mode	45 45 47 47 47
Synchronized Counter Mode	45 45 47 47 47 47
Synchronized Counter Mode	45 45 47 47 47 47 47
Synchronized Counter Mode	45 45 47 47 47 47 47 47 63
Synchronized Counter Mode	45 45 47 47 47 47 47 47 63 59
Synchronized Counter Mode	45 45 47 47 47 47 47 47 63 59 59
Synchronized Counter Mode	45 45 47 47 47 47 47 47 47 63 59 59
Synchronized Counter Mode	45 45 47 47 47 47 47 47 47 63 59 59 59 59
Synchronized Counter Mode	45 45 47 47 47 47 47 47 63 59 59 59 71 72
Synchronized Counter Mode	45 45 47 47 47 47 47 47 63 59 59 71 72 76

Wake-up from Sleep via Interrupt
Brown-out Reset (BOR)124
Capture/Compare/PWM (CCP)126
CLKOUT and I/O 123
External Clock122
I ² C Bus Data132
I ² C Bus Start/Stop Bits132
Oscillator Start-up Timer (OST) 124
Parallel Slave Port (PSP) 127
Power-up Timer (PWRT) 124
Reset124
Timer0 and Timer1125
USART Synchronous Receive (Master/Slave) 134
USART SynchronousTransmission (Master/Slave). 134
Watchdog Timer (WDT)
TMR0 Register
TMR1CS bit
TMR1H Register
TMR1IF bit
TMR1L Register
TMR1ON bit
TMR2 Register
TMR2IF bit
TO bit
TOUTPS0 bit
TOUTPS1 bit
TOUTPS2 bit
TOUTPS3 bit
TRISA Register
TRISB Register
TRISC Register
TRISD Register
TRISE Register
TXIF bit
TXSTA Register
U
UA
Universal Synchronous Asynchronous Receiver Transmitter
(USART)
Update Áddress bit, UA
•

USART
Asynchronous Mode70
Asynchronous Receiver
Asynchronous Reception
Asynchronous Transmitter
Baud Rate Generator (BRG) 69
Receive Block Diagram72
Sampling69
Synchronous Master Mode74
Timing Diagram, Synchronous Receive
Timing Diagram, Synchronous Transmission 134
Synchronous Master Reception
Synchronous Master Transmission
Synchronous Slave Mode77
Synchronous Slave Reception
Synchronous Slave Transmit77
Transmit Block Diagram 70
UV Erasable Devices7
W
Wake-up from SLEEP
Watchdog Timer (WDT)
Timing Diagram
WCOL
WDT
Block Diagram 96
Period
Programming Considerations
Timeout
WR pin
Write Collision Detect bit, WCOL 57
WWW, On-Line Support
Ζ
Z bit

NOTES:

ON-LINE SUPPORT

Microchip provides on-line support on the Microchip World Wide Web (WWW) site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked
 Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- Listing of seminars and events

Systems Information and Upgrade Hot Line

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits.The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and

1-602-786-7302 for the rest of the world.

981103

Trademarks: The Microchip name, logo, PIC, PICmicro, PICSTART, PICMASTER and PRO MATE are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. *Flex*ROM, MPLAB and *fuzzy*-LAB are trademarks and SQTP is a service mark of Microchip in the U.S.A.

All other trademarks mentioned herein are the property of their respective companies.

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (602) 786-7578.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

To:	Technical Publicat	ions Manager	Total Pages Sent
RE:	: Reader Response	•	
Fror	m: Name		
	• •		
Δnn	blication (optional):)	FAX: ()
	uld you like a reply?	Y N	
			mbor: DC2000EB
		/73B/74B Literature Nur	
Que	estions:		
1.	What are the best fea	tures of this document?	
2.	How does this docum	ent meet your hardware a	and software development needs?
0			
3.	Do you find the organ	ization of this data sheet e	easy to follow? If not, why?
4.	What additions to the	data sheet do vou think w	vould enhance the structure and subject?
		,	
5.	What deletions from t	he data sheet could be ma	ade without affecting the overall usefulness?
6.	Is there any incorrect	or misleading information	(what and where)?
_			
7.	How would you impro	ve this document?	
8.	How would you improv	ve our software, systems,	and silicon products?

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	<u>-XX X XX XXX</u> Frequency Temperature Package Pattern Range Range	 Examples: a) PIC16C74B -04/P 301 = Commercial temp., PDIP package, 4 MHz, normal VDD limits, QTP pattern #301. b) PIC16LC63A - 04I/SO = Industrial temp., SOIC
Device	PIC16C6X ⁽¹⁾ , PIC16C6XT ⁽²⁾ ;VDD range 4.0V to 5.5V PIC16LC6X ⁽¹⁾ , PIC16LC6XT ⁽²⁾ ;VDD range 2.5V to 5.5V PIC16C7X ⁽¹⁾ , PIC16C7XT ⁽²⁾ ;VDD range 4.0V to 5.5V PIC16LC7X ⁽¹⁾ , PIC16LC7XT ⁽²⁾ ;VDD range 2.5V to 5.5V	 c) package, 200 kHz, Extended VDD limits. c) PIC16C65B - 20I/P = Industrial temp., PDIP package, 20MHz, normal VDD limits.
Frequency Range	04 = 4 MHz 20 = 20 MHz	Note 1: C = CMOS LC = Low Power CMOS 2: T = in tape and reel - SOIC, SSOP,
Temperature Range	blank = 0° C to 70° C (Commercial) I = -40° C to $+85^{\circ}$ C (Industrial) E = -40° C to $+125^{\circ}$ C (Extended)	PLCC, QFP, TQ and FP packages only.
Package	$ \begin{array}{llllllllllllllllllllllllllllllllllll$	
Pattern	QTP, SQTP, Code or Special Requirements (blank otherwise)	

* JW Devices are UV erasable and can be programmed to any device configuration. JW Devices meet the electrical requirement of each oscillator type (including LC devices).

Sales and Support

Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office
- 2. The Microchip Corporate Literature Center U.S. FAX: (602) 786-7277
- 3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

New Customer Notification System

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office Microchip Technology Inc. 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-786-7200 Fax: 480-786-7277 Technical Support: 480-786-7627 Web Address: http://www.microchip.com

Atlanta

Microchip Technology Inc. 500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307

Boston

Microchip Technology Inc. 5 Mount Royal Avenue Marlborough, MA 01752 Tel: 508-480-9990 Fax: 508-480-8575

Chicago

Microchip Technology Inc. 333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Microchip Technology Inc. 4570 Westgrove Drive, Suite 160 Addison, TX 75248 Tel: 972-818-7423 Fax: 972-818-2924

Dayton

Microchip Technology Inc. Two Prestige Place, Suite 150 Miamisburg, OH 45342 Tel: 937-291-1654 Fax: 937-291-9175

Detroit

Microchip Technology Inc. Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

Los Angeles

Microchip Technology Inc. 18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338

New York

Microchip Technology Inc. 150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 631-273-5305 Fax: 631-273-5335

San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

AMERICAS (continued)

Toronto

Microchip Technology Inc. 5925 Airport Road, Suite 200 Mississauga, Ontario L4V 1W1, Canada Tel: 905-405-6279 Fax: 905-405-6253 ASIA/PACIFIC

Hong Kong Microchip Asia Pacific Unit 2101, Tower 2 Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2-401-1200 Fax: 852-2-401-3431 Beijing Microchip Technology, Beijing Unit 915, 6 Chaoyangmen Bei Dajie Dong Erhuan Road, Dongcheng District New China Hong Kong Manhattan Building Beijing 100027 PRC Tel: 86-10-85282100 Fax: 86-10-85282104 India Microchip Technology Inc. India Liaison Office No. 6, Legacy, Convent Road Bangalore 560 025, India Tel: 91-80-229-0061 Fax: 91-80-229-0062 Japan Microchip Technology Intl. Inc.

Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa 222-0033 Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122 Korea

Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea Tel: 82-2-554-7200 Fax: 82-2-558-5934

Shanghai

Microchip Technology

RM 406 Shanghai Golden Bridge Bldg. 2077 Yan'an Road West, Hong Qiao District Shanghai, PRC 200335 Tel: 86-21-6275-5700 Fax: 86 21-6275-5060



Singapore Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore 188980 Tel: 65-334-8870 Fax: 65-334-8850

Taiwan, R.O.C

Microchip Technology Taiwan 10F-1C 207

Tung Hua North Road

Taipei, Taiwan, ROC Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

United Kingdom

Arizona Microchip Technology Ltd. 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5858 Fax: 44-118 921-5835

Denmark

Microchip Technology Denmark ApS **Regus Business Centre** Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910

France

Arizona Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany

Arizona Microchip Technology GmbH Gustav-Heinemann-Ring 125 D-81739 München, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44 Italy

Arizona Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy Tel: 39-039-65791-1 Fax: 39-039-6899883

11/15/99

DNV MSC USA The Netherland Accredited by the RvA CCRED DIN ISO 9001 / QS-9000 **REGISTERED FIRM**

Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro[®] 8-bit MCUs, KEELOQ[®] code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.

Printed on recycled paper. All rights reserved. © 1999 Microchip Technology Incorporated. Printed in the USA. 11/99

Information contained in this publication regarding device applications and the like is intended for suggestion only and may be superseded by updates. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infiningement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No incorposed in the super super system of the other support systems is not authorized except with express written approval by Microchip. No incorposed in the support system of the other support system of the other support system of the other support system of the support system of the other support system of

