## Microchip

## PIC18F010/020 <br> Data Sheet

## High Performance Microcontrollers

"All rights reserved. Copyright © 2001, Microchip Technology Incorporated, USA. Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights. The Microchip logo and name are registered trademarks of Microchip Technology Inc. in the U.S.A. and other countries. All rights reserved. All other trademarks mentioned herein are the property of their respective companies. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights."

## Trademarks

The Microchip name, logo, PIC, PICmicro, PICMASTER, PICstart, PRO MATE, KeeLoq, SEEVAL, MPLAB and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

Total Endurance, ICSP, In-Circuit Serial Programming, FilterLab, MXDEV, microID, FlexROM, fuzzyLAB, MPASM, MPLINK, MPLIB, PICDEM, ICEPIC, Migratable Memory, FanSense, ECONOMONITOR and SelectMode are trademarks of Microchip Technology Incorporated in the U.S.A.

Serialized Quick Term Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.
© 2001, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.


Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro ${ }^{\oplus}$-bit MCUs, KEELOQ ${ }^{\oplus}$ code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.

## High Performance Microcontrollers

## High Performance RISC CPU:

- C compiler optimized instruction set
- Linear program memory addressing
- $4096 \times 8$ on-chip FLASH program memory
- $2048 \times 8$ on-chip FLASH program memory (PIC18F010)
- Linear data memory addressing
- $256 \times 8$ general purpose registers
- $64 \times 8$ EEPROM
- Operating speed:
- DC - 40MHz clock input
- DC - 100 ns instruction cycle
- Internal oscillator with 5 program selectable speeds $(32 \mathrm{kHz}, 500 \mathrm{kHz}, 1 \mathrm{MHz}$, $4 \mathrm{MHz}, 8 \mathrm{MHz}$ )
- 2.0 V operation $(4 \mathrm{MHz})$
- 16-bit wide instructions
- 8-bit wide data path
- 31 levels of hardware stack
- Software stack capability
- Multi-vector interrupt capability
- $8 \times 8$ multiply single cycle hardware


## Special Microcontroller Features:

- Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Brown-out Reset (BOR)
- Programmable Low Voltage Detection circuitry (PLVD)
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- Programmable code protection
- Power saving SLEEP mode with Wake-up on Pin Change
- In-Circuit Serial Programming (ICSP ${ }^{\text {TM }}$ ) via two pins
- Low cost MPLAB ${ }^{\circledR}$ ICD available


## Peripheral Features:

- High current sink/source $25 \mathrm{~mA} / 25 \mathrm{~mA}$
- Timer0: 8-bit/16-bit timer/counter with 8-bit programmable prescaler

Pinout Diagram:


## CMOS Technology:

- Low power, high speed CMOS FLASH technology
- Fully static design
- Wide operating voltage range (2.0V to 5.5 V )
- Commercial, Industrial and Extended temperature ranges
- Low power consumption


## PIC18F010/020

## Table of Contents

1.0 Device Overview ..... 3
2.0 Oscillator Configurations .....
3.0 Reset ..... 15
4.0 Memory Organization ..... 23
5.0 Data EEPROM Memory ..... 43
6.0 Table Read/Write Instructions ..... 47
7.0 8 X 8 Hardware Multiplier ..... 55
8.0 Interrupts ..... 59
9.0 I/O Port ..... 67
10.0 Timer0 Module ..... 73
11.0 Low Voltage Detect ..... 77
12.0 Special Features of the CPU ..... 83
13.0 Instruction Set Summary ..... 95
14.0 Development Support. ..... 139
15.0 Electrical Characteristics ..... 145
16.0 DC and AC Characteristics Graphs and Tables ..... 157
17.0 Packaging Information. ..... 159
Appendix A: Conversion Considerations ..... 163
Appendix B: Migration from Baseline to Enhanced Devices ..... 163
Appendix C: Migration from Mid-range to Enhanced Devices ..... 164
Appendix D: Migration from High-end to Enhanced Devices ..... 164
Index ..... 165
On-Line Support ..... 169
Reader Response ..... 170
PIC18F010/020 Product Identification System ..... 171

## TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.
If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@mail.microchip.com or fax the Reader Response Form in the back of this data sheet to (480) 792-4150. We welcome your feedback.

## Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at: http://www.microchip.com
You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

## Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.
To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (480) 792-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

## Customer Notification System

Register on our web site at www.microchip.com/cn to receive the most current information on all of our products.

### 1.0 DEVICE OVERVIEW

This document contains device specific information for the PIC18F010/020 microcontrollers. These devices come in 8 -pin packages. Table $1-1$ is an overview of the features. Figure 1-1 presents the block diagram for the PIC18F010/020 devices and Table 1-2 gives the pin descriptions.

## TABLE 1-1: DEVICE FEATURES

| Features | PIC18F010 | PIC18F020 |
| :---: | :---: | :---: |
| Operating Frequency | DC - 40 MHz | DC - 40 MHz |
| Program Memory (Bytes) | 2 K | 4 K |
| Program Memory (Instructions) | 1024 | 2048 |
| Data Memory (SRAM) | 256 | 256 |
| Data Memory (EEPROM) | 64 | 64 |
| Interrupt Sources | 5 | 5 |
| I/O Ports | PORTB (6-bit) | PORTB (6-bit) |
| Timers | 1 (8/16-bit) | 1 (8/16-bit) |
| RESETS (and Delays) | POR, BOR, | POR, BOR, |
|  | RESET Instruction, | RESET Instruction, |
|  | Stack Full, | Stack Full, |
|  | Stack Underflow |  |
| (PWRT, OST) | (PWRT, OST) |  |
| Programmable Low Voltage Detect | Yes | Yes |
| Programmable Brown-out Reset | Yes | Yes |
| Instruction Set | 75 | 75 |
| Packages | 8-pin PDIP | 8-pin PDIP |
|  | 8-pin SOIC | 8-pin SOIC |

FIGURE 1-1: PIC18F010/020 BLOCK DIAGRAM


TABLE 1-2: PIC18F010/020 PRODUCT PINOUT OVERVIEW

| Bondpad Name | Devices |  | Function/Description |
| :--- | :---: | :---: | :--- |
|  | 8-Pin PDIP | 8-Pin SoIC |  |
| VDD | 1 | 1 | Power |
| VSS | 8 | 8 | Ground |
| RB5/OSC1/CLKIN | 2 | 2 | Bi-directional I/O pin (TTL) with optional interrupt-on-change, clock <br> input, or oscillator input |
| RB4/OSC2/CLKOUT | 3 | 3 | Bi-directional I/O pin (TTL) with optional interrupt-on-change, <br> oscillator output, or CLKOUT output |
| RB3/MCLR/VPP | 4 | 4 | Bi-directional I/O pin (TTL), open drain, with optional <br> interrupt-on-change, or Master Clear External Reset input (ST) |
| RB2/TOCKI/INT0 | 5 | 5 | Bi-directional I/O pin (TTL) with optional interrupt-on-change, TMR0 <br> clock input (ST), or interrupt input (ST) |
| RB1 | 6 | 6 | Bi-directional I/O pin (TTL) with optional interrupt-on-change |
| RB0 | 7 | 7 | Bi-directional I/O pin (TTL) with optional interrupt-on-change |

### 2.0 OSCILLATOR CONFIGURATIONS

### 2.1 Oscillator Types

The PIC18F010/020 can be operated in eight different oscillator modes. Programming these modes is done via the CONFIG1H register (FOSC2, FOSC1, and FOSCO).

1. LP Low Power Crystal
2. XT Crystal/Resonator
3. HS High Speed Crystal/Resonator
4. EC External Clock
5. RC External Resistor/Capacitor
6. RCIO External Resistor/Capacitor with I/O pin enabled
7. INTOSC Precision Internal Oscillator
8. INTOSCIO Precision Internal Oscillator with I/O pin enabled

### 2.2 Crystal Oscillator/Ceramic Resonators

In XT, LP, or HS oscillator modes, a crystal or ceramic resonator is connected to the RB5/OSC1 and RB4/ OSC2 pins to establish oscillation. Figure 2-1 shows the pin connections. An external clock source may also be connected to the OSC1 pin in these modes, as shown in Figure 2-2.
The PIC18F010/020 oscillator design requires the use of a parallel cut crystal.

Note: Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications.

FIGURE 2-1: CRYSTAL/CERAMIC RESONATOR OPERATION
(HS, XT OR LP
OSC CONFIGURATION)


Note 1: See Table 2-1 and Table 2-2 for recommended values of C1 and C2.
2: A series resistor (Rs) may be required for AT strip cut crystals.
3: RF varies with the crystal chosen.

FIGURE 2-2: EXTERNAL CLOCK INPUT OPERATION (HS, XT OR LP OSC CONFIGURATION)


TABLE 2-1: CERAMIC RESONATORS

| Ranges Tested: |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Mode | Freq. | OSC1 | OSC2 |  |  |
| XT | 455 kHz | $68-100 \mathrm{pF}$ | $68-100 \mathrm{pF}$ |  |  |
|  | 2.0 MHz | $15-68 \mathrm{pF}$ | $15-68 \mathrm{pF}$ |  |  |
|  | 4.0 MHz | $15-68 \mathrm{pF}$ | $15-68 \mathrm{pF}$ |  |  |
| HS | 8.0 MHz | $10-68 \mathrm{pF}$ | $10-68 \mathrm{pF}$ |  |  |
|  | 16.0 MHz | $10-22 \mathrm{pF}$ | $10-22 \mathrm{pF}$ |  |  |
| These values are for design guidance only. |  |  |  |  |  |
| See notes at bottom of page. |  |  |  |  |  |
| Resonators Used: |  |  |  |  |  |
| 455 kHz | Panasonic EFO-A455K04B |  |  |  | $\pm 0.3 \%$ |
| 2.0 MHz | Murata Erie CSA2.00MG | $\pm 0.5 \%$ |  |  |  |
| 4.0 MHz | Murata Erie CSA4.00MG | $\pm 0.5 \%$ |  |  |  |
| 8.0 MHz | Murata Erie CSA8.00MT |  |  |  | $\pm 0.5 \%$ |
| 16.0 MHz | Murata Erie CSA16.00MX | $\pm 0.5 \%$ |  |  |  |
| All resonators used did not have built-in capacitors. |  |  |  |  |  |

TABLE 2-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR

| Osc Type | Crystal <br> Freq. | Cap. Range <br> C1 | Cap. <br> Range C2 |
| :---: | :---: | :---: | :---: |
|  | 32.0 kHz | 33 pF | 33 pF |
|  | 200 kHz | 15 pF | 15 pF |
| XT | 200 kHz | $47-68 \mathrm{pF}$ | $47-68 \mathrm{pF}$ |
|  | 1.0 MHz | 15 pF | 15 pF |
|  | 4.0 MHz | 15 pF | 15 pF |
|  | 4.0 MHz | 15 pF | 15 pF |
|  | 8.0 MHz | $15-33 \mathrm{pF}$ | $15-33 \mathrm{pF}$ |
|  | 20.0 MHz | $15-33 \mathrm{pF}$ | $15-33 \mathrm{pF}$ |
|  | 25.0 MHz | TBD | TBD |
| These values are for design guidance only. |  |  |  |
| See notes at bottom of page. |  |  |  |
| Crystals Used |  |  |  |
| 32.0 kHz | Epson C-001R32.768K-A | $\pm 20 \mathrm{PPM}$ |  |
| 200 kHz | STD XTL 200.000KHz | $\pm 20$ PPM |  |
| 1.0 MHz | ECS ECS-10-13-1 | $\pm 50$ PPM |  |
| 4.0 MHz | ECS ECS-40-20-1 | $\pm 50$ PPM |  |
| 8.0 MHz | EPSON CA-301 8.000M-C | $\pm 30$ PPM |  |
| 20.0 MHz | EPSON CA-301 20.000M-C | $\pm 30$ PPM |  |

Note 1: Recommended values of C1 and C2 are identical to the ranges tested (Table 2-1).
2: Higher capacitance increases the stability of the oscillator, but also increases the start-up time.
3: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
4: Rs may be required in HS mode, as well as XT mode, to avoid overdriving crystals with low drive level specification.

### 2.3 RC Oscillator

For applications where precise timing is not a requirement, the RC and RCIO oscillator options are available. The operation and functionality of the RC oscillator is dependent on a number of variables. The RC oscillator is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values, and the operating temperature. The oscillator frequency will vary from unit to unit due to normal process parameter variation. Plus, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to account for the tolerance of the external R and C components. Figure $2-3$ shows how the R/C combination is connected.

Note: The RC oscillator is not recommended for applications that require precise timing.

FIGURE 2-3: RC OSCILLATOR MODE


In the RC mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes, or to synchronize other logic. In the RCIO mode, the OSC2 pin becomes a general purpose I/O pin. This pin is RB4 of PORTB.

### 2.4 The Internal Oscillator

The INTOSC and INTOSCIO device options are available to minimize part count and cost, while maximizing the number of I/O pins. There are five different frequencies of which the user has the option to select. They are $32 \mathrm{kHz}, 500 \mathrm{kHz}, 1 \mathrm{MHz}, 4 \mathrm{MHz}$, and 8 MHz . The 1 $\mathrm{MHz}, 4 \mathrm{MHz}$, and 8 MHz internal clock selections are all derived from one 8 MHz clock source, and the other two are produced independently. Tuning is available for the $1 \mathrm{MHz}, 4 \mathrm{MHz}$, and 8 MHz options; refer to Section 2.10.

### 2.5 External Clock Input

The EC oscillator mode requires an external clock source to be connected to the OSC1 pin. The feedback device between OSC1 and OSC2 is turned off in this mode to save current. There is no oscillator start-up time required after a Power-on Reset or after a recovery from SLEEP mode.
In the EC oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 2-4 shows the pin connections for the EC oscillator mode.

FIGURE 2-4: EXTERNAL CLOCK INPUT OPERATION (EC OSC CONFIGURATION)


FIGURE 2-5: PIC18F010/020 OSCILLATOR CONFIGURATION


## PIC18F010/020

### 2.6 Two-Speed Clock Start-up Mode

In order to minimize the latency between oscillator start-up and code execution, a mode which allows the system clock to initially use the internal clock, may be selected with IESO (Internal-External Switchover) bit. In this mode and upon RESET, the system will begin execution with the internal oscillator at the frequency selected by the IRCFx bits of the OSCCON register.

Note: Only on Power-on Reset, the register contents are zeroed by the POR circuitry and the frequency selection is forced to 32 kHz . The register is not effected by any other forms of RESET.

After the OST has timed out, a glitchless switchover will be made to the oscillator mode selected by Foscx in the CONFIG1H register. The software may read the OSTO bit to determine when the switchover takes place, so that any software timing delays may be adjusted.
Wake-up from SLEEP causes a unique start-up procedure. The power supply is assumed to be stable, since neither the POR nor the BOR Resets have been invoked. This assumption allows the Power-on Timer (PWRT) time-out to be bypassed, and only the OST time-out to be used. This results in almost immediate code execution with the minimum of delay. The internal oscillator frequency can be selected to be close to final crystal frequency to reduce timing differences, or a lower frequency can be chosen to reduce power consumption.

## REGISTER 2-1: OSCCON REGISTER (ADDRESS FD3h)

| U-0 | R/W-0 | R/W-0 | R/W-0 | R-0 | R/W-0 | U-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | IRCF2 | IRCF1 | IRCF0 | OSTO | IESO | - | SCS |

bit 7
bit $7 \quad$ Unimplemented: Read as ' 0 '
bit 6-4 IRCF<2:0>: Internal Oscillator Frequency Select bits
$000=32 \mathrm{kHz}$
$001=$ Reserved
$010=$ Reserved
$011=500 \mathrm{kHz}$
$100=1 \mathrm{MHz}$
$101=$ Reserved
$110=4 \mathrm{MHz}$
$111=8 \mathrm{MHz}$
bit 3 OSTO: Oscillator Start-up Time-out Status bit 1 = Oscillator Start-up Timer has timed out $0=$ Oscillator Start-up Timer running
bit 2 IESO: Internal-External Switchover bit 1 = Start with internal oscillator, then switch over to selected oscillator mode after OST $0=$ No switch from internal oscillator from RESET
bit 1 Unimplemented: Read as ' 0 '
bit $0 \quad$ SCS: System Clock Switch bit
1 = Clock source comes from internal oscillator input $0=$ Clock source comes from external clock source on OSC1

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $\prime 1$ ' $=$ Bit is set | ' 0 ' = Bit is cleared $\quad \mathrm{x}=$ Bit is unknown |

Note: This register must be unlocked to modify, see Section 12.4.

## PIC18F010/020

### 2.6.1 OSCILLATOR TRANSITIONS

The PIC18F010/020 devices contain circuitry to prevent "glitches" when switching between oscillator sources. Essentially, the circuitry waits for eight rising edges of the clock source that the processor is switching to. This ensures that the new clock source is stable and that its pulse width will not be less than the shortest pulse width of the two clock sources.

A timing diagram, indicating the transition from the internal oscillator to the external crystal is shown in Figure 2-6. The internal oscillator is assumed to be running all the time. After the OST bit is set, the processor is frozen at the next occurring Q1 cycle. After eight synchronization cycles are counted from the external oscillator, operation resumes. No additional delays are required after the synchronization cycles.

FIGURE 2-6: TIMING DIAGRAM FOR TRANSITION FROM EXTERNAL OSCILLATOR TO INTERNAL OSCILLATOR


Note 1: Delay on internal system clock is eight oscillator cycles for synchronization.

FIGURE 2-7: TIMING FOR TRANSITION BETWEEN INTERNAL OSCILLATOR AND OSC1 (EC)


Note 1: Internal oscillator mode assumed.

## PIC18F010/020

### 2.7 Effects of SLEEP Mode on the On-chip Oscillator

When the device executes a SLEEP instruction, the onchip clocks and oscillator are turned off and the device is held at the beginning of an instruction cycle (Q1 state). With the oscillator off, the OSC1 and OSC2 signals will stop oscillating. Since all the transistor switch-
ing currents have been removed, SLEEP mode achieves the lowest current consumption of the device (only leakage currents). Enabling any on-chip feature that will operate during SLEEP will increase the current consumed during SLEEP. The user can wake from SLEEP through external RESET, Watchdog Timer Reset or through an interrupt.

TABLE 2-3: OSC1 AND OSC2 PIN STATES IN SLEEP MODE

| OSC Mode | OSC1 Pin | OSC2 Pin |
| :--- | :--- | :--- |
| Internal Oscillator | Floating, external resistor should pull <br> high | At logic low |
| RCIO | Floating, external resistor should pull <br> high | Configured as PORTB, RB4 |
| EC | Floating | At logic low |
| LP, XT, and HS | Feedback inverter disabled, at quiescent <br> voltage level | Feedback inverter disabled, at quiescent <br> voltage level |

Note: $\quad$ See Table 3-1 in the RESET Section, for time-outs due to SLEEP and $\overline{\text { MCLR }}$ Reset.

### 2.8 Power-up Delays

Power-up delays are controlled by two timers, so that no external RESET circuitry is required for most applications. The delays ensure that the device is kept in RESET until the device power supply and clock are stable. For additional information on RESET operation, see the "RESET" section.
The first timer is the Power-up Timer (PWRT), which optionally provides a fixed delay of 72 ms (nominal) on power-up only (POR and BOR). The second timer is the Oscillator Start-up Timer OST, intended to keep the chip in RESET until the crystal oscillator is stable.

### 2.9 Frequency Calibrations

The 8 MHz frequency is calibrated at the factory. Since the 4 MHz and 1 MHz clock outputs are derived digitally from the 8 MHz , the accuracy specifications of the 4 MHz and 1 MHz clocks are the same as the 8 MHz .
The 500 kHz and 32 kHz frequencies are not calibrated. The 500 kHz and 32 kHz are nominal frequencies. Their accuracy specifications are shown in the Specifications section.

### 2.10 Frequency Tuning in User Mode

In addition to the factory calibration, 8 MHz frequency can be tuned in the user's application. This frequency tuning capability allows user to deviate from the factory calibrated frequency. The user can tune the frequency by writing to the OSCTUNE register. See Register 2-2 for details of the OSCTUNE register. The tuning range of the 8 MHz oscillator is $\pm 1 \mathrm{MHz}$, or $\pm 12.5 \%$ nominal. See the Specifications section for further specification details.
Since the 4 MHz and 1 MHz are derived from the 8 MHz , the tuning range of the 4 MHz is $\pm 500 \mathrm{kHz}$ nominal, and the tuning range of the 1 MHz is $\pm 125 \mathrm{kHz}$ nominal. The tuning sensitivity (\%FInTOSC/bit) is constant throughout the frequency selections and tuning range.

Note: Frequency tuning is not available in the 500 kHz and 32 kHz frequencies.

## REGISTER 2-2: OSCTUNE REGISTER (ADDRESS 0F9Bh)

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | TUN5 | TUN4 | TUN3 | TUN2 | TUN1 | TUN0 |
| bit 7 |  |  |  |  |  |  |  |

bit 7-6 Unimplemented: Read as '0'
bit 5-0 TUN<5:0>: 6-bit Frequency Tuning
011111 = Maximum frequency
011110
-
-
-
000001
$000000=$ Center frequency. Oscillator module is running at the calibrated frequency.
111111
-
-
-
$100000=$ Minimum frequency

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as '0' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | ' 1 ' $=$ Bit is set | ' 0 ' = Bit is cleared $\quad x=$ Bit is unknown |

### 2.11 Base Frequency Change

There are two methods to change frequency during normal program operation. One option is to switch frequencies using the internal oscillator only; IRCF<2:0> in the OSCCON register selects the internal oscillator frequency. Refer to Register 2-1.
Switching for an external clock to an internal oscillator and vice versa is also possible. Use the SCS bit in the OSCCON register to select an external or internal clock source.

Note: The OSCEN bit in the CONFIG1H configuration byte must be set to allow clock switching.

### 2.12 Oscillator Delay Upon Start-up and Base Frequency Change

When the INTOSC Oscillator Module starts up, an 8 -cycle delay of the base frequency is invoked. During this delay, the Fintosc output signal is held at ' 0 '.
The INTOSC Oscillator Module also allows user to change frequency during run time. For example, the frequency can be changed from 8 MHz to 32 kHz , while the device is operating. When the application requires a base frequency change, a delay of 8 cycles of the new base frequency is invoked.
Writing to the OSCTUNE register will not cause any delay. In applications where the OSCTUNE register is used to shift the FINTOSC frequency, the application should not expect the FINTOSC frequency to stabilize immediately. In this case, the frequency may shift gradually toward the new value. The time for this frequency shift is less than 8 cycles of the base frequency.
Table 2-4 below, shows examples of when the oscillator delay is invoked.

## TABLE 2-4: OSCILLATOR DELAY EXAMPLES

| Old Frequency | New Frequency | New Base <br> Frequency | Oscillator Delay | Comments |
| :--- | :--- | :--- | :--- | :--- |
| 8 MHz | 4 MHz or 1 MHz | No | None | The 8 MHz, 4 MHz, and 1 MHz are all <br> running from the same 8 MHz base <br> frequency. |
| 500 kHz | 32 kHz | 32 kHz | $250 \mu \mathrm{~S}$ nominal | Base frequency changes from 500 kHz <br> to 32 kHz. |
| 4 MHz | 32 kHz | 32 kHz | $250 \mu \mathrm{~S}$ nominal | Base frequency changes from 8 MHz to <br> 32 kHz. |
| 500 kHz | 8 MHz | 8 MHz | $1 \mu \mathrm{~S}$ nominal | Base frequency changes from 500 kHz <br> to 8 MHz. |
| Off or SLEEP <br> mode | 1 MHz | 8 MHz | $1 \mu \mathrm{~S}$ nominal | Upon power-up and wake-up from <br> SLEEP, there is always oscillator delay. |
| Off or SLEEP <br> mode | 500 kHz | 500 kHz | $16 \mu \mathrm{~S}$ nominal | Upon power-up and wake-up from <br> SLEEP, there is always oscillator delay. |

### 3.0 RESET

The PIC18F010/020 differentiates between various kinds of RESET:
a) Power-on Reset (POR)
b) $\overline{M C L R}$ Reset during normal operation
c) $\overline{\mathrm{MCLR}}$ Reset during SLEEP
d) Watchdog Timer (WDT) Reset (during normal operation)
e) Programmable Brown-out Reset (BOR)
f) RESET Instruction
g) Stack Full Reset
h) Stack Underflow Reset

Most registers are unaffected by a RESET. Their status is unknown on POR and unchanged by all other RESETS. The other registers are forced to a "RESET
state" on Power-on Reset, $\overline{M C L R}$, WDT Reset, Brownout Reset, $\overline{\text { MCLR }}$ Reset during SLEEP and by the RESET instruction.
Most registers are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. Status bits from the RCON register, $\overline{\mathrm{RI}}, \overline{\mathrm{TO}}, \overline{\mathrm{PD}}$, $\overline{\mathrm{POR}}$ and $\overline{\mathrm{BOR}}$, are set or cleared differently in different RESET situations, as indicated in Table 3-2. These bits are used in software to determine the nature of the RESET. See Table 3-3 for a full description of the RESET states of all registers.
A simplified block diagram of the on-chip RESET circuit is shown in Figure 3-1.
The Enhanced MCU devices have a $\overline{M C L R}$ noise filter in the $\overline{M C L R}$ Reset path. The filter will detect and ignore small pulses.

## FIGURE 3-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



Note 1: This is a separate oscillator from the internal oscillator of the CLKIN pin.
2: See Table 3-1 for time-out situations.

## PIC18F010/020

### 3.1 Power-on Reset (POR)

A Power-on Reset pulse is generated on-chip when VDD rise is detected. To take advantage of the POR circuitry, tie the $\overline{M C L R}$ pin directly (or through a resistor) to VDD, or disable MCLR. This will eliminate external oscillator components usually needed to create a Power-on Reset delay. A maximum rise time for VDD is specified (parameter D004). For a slow rise time, see Figure 3-2.

When the device starts normal operation (exits the RESET condition), device operating parameters (voltage, frequency, temperature,...) must be met to ensure operation. If these conditions are not met, the device must be held in RESET until the operating conditions are met. Brown-out Reset may be used to meet the voltage start-up condition.

FIGURE 3-2: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VdD POWER-UP)


Note 1: External Power-on Reset circuit is required only if the VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
2: $R<40 \mathrm{k} \Omega$ is recommended to make sure that the voltage drop across $R$ does not violate the device's electrical specification.
3: R1 $=100 \Omega$ to $1 \mathrm{k} \Omega$ will limit any current flowing into $\overline{\mathrm{MCLR}}$ from external capacitor C , in the event of $\overline{M C L R} /$ VPP pin breakdown due to Electrostatic Discharge (ESD), or Electrical Overstress (EOS).

## $3.2 \quad$ Power-up Timer (PWRT)

The Power-up Timer provides a fixed nominal time-out (parameter \#33) only on power-up from the POR or BOR, if enabled. The Power-up Timer operates on an internal oscillator. The chip is kept in RESET as long as the PWRT is active. The PWRT's time delay allows VDD to rise to an acceptable level. A configuration bit is provided to enable/disable the PWRT.
The power-up time delay will vary from chip-to-chip due to VDD, temperature and process variation. See DC parameter \#33 for details.

### 3.3 Oscillator Start-up Timer (OST)

The Oscillator Start-up Timer (OST) provides 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over (parameter \#32). This ensures that the crystal oscillator or resonator has started and stabilized.
The OST time-out is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from SLEEP.

### 3.4 Brown-out Reset (BOR)

A configuration bit, BOREN, can disable (if clear/ programmed), or enable (if set) the Brown-out Reset circuitry. If VDD falls below parameter D005 for greater than parameter \#35, the brown-out situation will reset the chip. A RESET may not occur if VDD falls below parameter D005 for less than parameter \#35. The chip will remain in Brown-out Reset until VDD rises above BVdd. The Power-up Timer will then be invoked and will keep the chip in RESET an additional time delay (parameter \#33). If VDD drops below BVDD while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be initialized. Once VDD rises above BVDD, the Power-up Timer will execute the additional time delay.

### 3.5 Time-out Sequence

On power-up, the time-out sequence is as follows: first, PWRT time-out is invoked after the POR time delay has expired; then, OST is activated. The total time-out will vary based on oscillator configuration and the status of the PWRT. For example, in Internal Oscillator mode with the PWRT disabled, there will be no time-out at all. Figure 3-3, Figure 3-4, Figure 3-5 and Figure 3-6 depict time-out sequences on power-up.

Since the time-outs occur from the POR pulse, if $\overline{M C L R}$ is kept low long enough, the time-outs will expire. Bringing $\overline{M C L R}$ high will begin execution immediately (Figure 3-5). This is useful for testing purposes or to synchronize more than one PIC18F010/020 device operating in parallel.
Table 3-2 shows the RESET conditions for some Special Function Registers, while Table 3-3 shows the RESET conditions for all the registers.

## TABLE 3-1: TIME-OUT IN VARIOUS SITUATIONS

| Oscillator <br> Configuration | Power-up $^{(\mathbf{1})}$ |  | Brown-out ${ }^{(1)}$ | Wake-up from <br> SLEEP or <br> Oscillator Switch |
| :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\text { PWRTE }}=\mathbf{0}$ | $\overline{\text { PWRTE }}=\mathbf{1}$ |  | 1024Tosc |
| HS, XT, LP | $72 \mathrm{~ms}+1024$ Tosc | 1024 Tosc | $72 \mathrm{~ms}+1024 \mathrm{Tosc}$ | - |
| EC | 72 ms | - | 72 ms | - |
| External Oscillator | 72 ms | - | 72 ms | - |
| Internal Oscillator ${ }^{(\mathbf{2})}$ | 72 ms | - | 72 ms | - |

Note 1: 72 ms is the nominal power-up timer delay.
2: 8-cycle delay.

## REGISTER 3-1: RCON REGISTER BITS AND POSITIONS

R/W-0

| IPEN | U-0 | U-0 | R/W-1 | R-1 | R-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| bit 7 | - | - | $\overline{\mathrm{RI}}$ | $\overline{\mathrm{TO}}$ | $\overline{\mathrm{PD}}$ | $\overline{\mathrm{POR}}$ | $\overline{\mathrm{BOR}}$ |

TABLE 3-2: STATUS BITS, THEIR SIGNIFICANCE AND THE INITIALIZATION CONDITION FOR RCON REGISTER

| Condition | Program Counter | RCON <br> Register | $\overline{\mathbf{R I}}$ | $\overline{\text { TO }}$ | $\overline{\text { PD }}$ | POR | $\overline{\text { BOR }}$ | STKFUL | STKUNF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power-on Reset | 0000h | 00-1 1100 | 1 | 1 | 1 | 0 | 0 | u | u |
| $\overline{\mathrm{MCLR}}$ Reset during normal operation | 0000h | 00-u uuuu | u | u | u | u | u | u | u |
| Software Reset during normal operation | 0000h | Ou-0 uuuu | 0 | u | u | u | u | u | u |
| Stack Full Reset during normal operation | 0000h | Ou-u uu11 | u | u | u | u | u | 1 | u |
| Stack Underflow Reset during normal operation | 0000h | Ou-u uu11 | u | u | u | u | u | u | 1 |
| $\overline{\text { MCLR }}$ Reset during SLEEP | 0000h | 00-u 10uu | u | 1 | 0 | u | u | u | u |
| WDT Reset | 0000h | Ou-u 01uu | 1 | 0 | 1 | u | u | u | u |
| WDT Wake-up | $\mathrm{PC}+2$ | uu-u 00uu | u | 0 | 0 | u | u | u | u |
| Brown-out Reset | 0000h | Ou-1 11u0 | 1 | 1 | 1 | 1 | 0 | u | u |
| Interrupt Wake-up from SLEEP | $\mathrm{PC}+2^{(1)}$ | uu-u OOuu | u | 1 | 0 | u | u | u | u |

Legend: $u=$ unchanged, $x=$ unknown, $-=$ unimplemented bit, read as ' 0 '.
Note 1: When the wake-up is due to an interrupt and the GIEH or GIEL bits are set, the PC is loaded with the interrupt vector ( $0 \times 000008 \mathrm{~h}$ or $0 \times 000018 \mathrm{~h}$ ).

## TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS

| Register | Power-on Reset, Brown-out Reset | MCLR Reset WDT Reset Reset Instruction Stack Reset | Wake-up via WDT or Interrupt |
| :---: | :---: | :---: | :---: |
| TOSH | 00000000 | 00000000 | uuuu uuuu ${ }^{(3)}$ |
| TOSL | 00000000 | 00000000 | uuuu uuuu ${ }^{(3)}$ |
| STKPTR | 00-0 0000 | 00-0 0000 | uu-u uuuu ${ }^{(3)}$ |
| PCLATU | ---0 0000 | ---0 0000 | ---u uuuu |
| PCLATH | 00000000 | 00000000 | uuuu uuuu |
| PCL | 00000000 | 00000000 | $\mathrm{PC}+2^{(2)}$ |
| TBLPTRU | ---0 00-- | ---0 00-- | ---u uu-- |
| TBLPTRH | ---- 0000 | ---- 0000 | ---- uuuu |
| TBLPTRL | 00000000 | 00000000 | uuuu uuuu |
| TABLAT | 00000000 | 00000000 | uuuu uuuu |
| PRODH | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| PRODL | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| INTCON | 0000 000x | 0000 000u | uuuu uuuu ${ }^{(1)}$ |
| INTCON2 | 11-- -1-1 | 11-- -1-1 | uu-- -u-u ${ }^{(1)}$ |
| INDF0 | N/A | N/A | N/A |
| POSTINC0 | N/A | N/A | N/A |
| POSTDEC0 | N/A | N/A | N/A |
| PREINC0 | N/A | N/A | N/A |
| PLUSW0 | N/A | N/A | N/A |
| FSROH | ---- 0000 | ---- 0000 | ---- uuuu |
| FSROL | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| WREG | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| INDF1 | N/A | N/A | N/A |
| POSTINC1 | N/A | N/A | N/A |
| POSTDEC1 | N/A | N/A | N/A |
| PREINC1 | N/A | N/A | N/A |
| PLUSW1 | N/A | N/A | N/A |
| FSR1H | ---- 0000 | ---- 0000 | ---- uuuu |
| FSR1L | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| BSR | ---- 0000 | ---- 0000 | ---- uuuu |
| INDF2 | N/A | N/A | N/A |
| POSTINC2 | N/A | N/A | N/A |
| POSTDEC2 | N/A | N/A | N/A |
| PREINC2 | N/A | N/A | N/A |
| PLUSW2 | N/A | N/A | N/A |

Legend: $u=$ unchanged, $x=$ unknown, - = unimplemented bit, read as ' 0 ', $q=$ value depends on condition
Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
4: See Table 3-2 for RESET value for specific condition.
5: The long write enable is only reset on a POR or $\overline{M C L R}$ Reset.

TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

| Register | Power-on Reset, Brown-out Reset | $\overline{\text { MCLR }}$ Reset WDT Reset Reset Instruction Stack Reset | Wake-up via WDT or Interrupt |
| :---: | :---: | :---: | :---: |
| FSR2H | ---- 0000 | ---- 0000 | ---- uuuu |
| FSR2L | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| STATUS | ---x xxxx | ---u uuuu | ---u uuuu |
| TMROH | 00000000 | 00000000 | uuuu uuuu |
| TMROL | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| TOCON | 11111111 | 11111111 | uuuu uuuu |
| OSCCON | -000 00-0 | -uuu uu-u | -uuu uu-u |
| LVDCON | --00 0101 | --00 0101 | --uu uuuu |
| WDTCON | ---- ---0 | ---- ---0 | ---- ---u |
| RCON ${ }^{(4,5)}$ | 0--1 11qq | 0--q qquu | u--u qquu |
| IPR2 | ---- 1111 | ---- 1111 | ---- uuuu |
| PIR2 | ---- 0000 | ---- 0000 | ---- uuuu ${ }^{(1)}$ |
| PIE2 | ---- 0000 | ---- 0000 | ---- uuuu |
| TRISB | --11 1111 | --11 1111 | --uu uuuu |
| LATB | --xx xxxx | --uu uuuu | --uu uuuu |
| PORTB | --xx xxxx | --uu uuuu | --uu uuuu |
| PSPCON | ---- --00 | ---- --00 | ---- --uu |
| EEADR | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| EEDATA | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| EECON2 | ---- ---- | ---- ---- | ---- ---- |
| EECON1 | $\mathrm{x}-\mathrm{-0} \mathrm{x} 000$ | u--0 u000 | u--u uuuu |
| OSCTUNE | --00 0000 | --qq qqqq | --uu uuuu |
| WPUB | --11 1111 | --11 1111 | --uu uuuu |
| IOCB | --00 0000 | --00 0000 | --uu uuuu |

Legend: $u=$ unchanged, $x=$ unknown, - = unimplemented bit, read as ' 0 ', $q=$ value depends on condition
Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector ( 0008 h or 0018 h ).
3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
4: See Table 3-2 for RESET value for specific condition.
5: The long write enable is only reset on a POR or MCLR Reset.

## PIC18F010/020

FIGURE 3-3: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VdD)


FIGURE 3-4: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1


FIGURE 3-5: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VdD): CASE 2


FIGURE 3-6: SLOW RISE TIME (MCLR TIED TO Vdd)


Note: For slow starting crystals, OST can start beyond PWRT.

### 4.0 MEMORY ORGANIZATION

There are three memory blocks in PIC18F010/020 Enhanced MCU devices. These memory blocks are:

- Program Memory
- Data Memory
- EEPROM Data Memory

The EEPROM Data Memory is described in detail in Section 5.0.

### 4.1 Program Memory Organization

The PIC18F010/020 devices have a 21-bit program counter. Bits 12 through 16 are implemented as ' 0 ' internally; therefore, accessing locations $0 \times 01000$ through $0 \times 1$ FFFF actually mirror what is present in program memory from $0 \times 0000$ through 0x0FFF. The PIC18F010 device reads all zeros (NOP) from 0x0800 through 0x0FFF.
PIC18F020 has 4 Kbytes of FLASH program memory, while PIC18F010 has 2 Kbytes of FLASH program memory. This means the PIC18F020 can store up to 2 K of single word instructions, and the PICF18010 can store up to 1 K of single word instructions.
The RESET vector address is at 0000h and the interrupt vector addresses are at 0008h and 0018h. 0008h is the high priority interrupt and 0018 h is the low priority interrupt vector.
Figure 4-1 shows the Program Memory Map for PIC18F010 and Figure 4-2 shows the Program Memory Map for PIC18F020 devices.

FIGURE 4-1: PIC18F010 MEMORY


FIGURE 4-2: PIC18F020 MEMORY


### 4.2 Return Address Stack

The return address stack allows any combination of up to 31 program calls and interrupts to occur. The PC (Program Counter) is pushed onto the stack when a PUSH, CALL, or RCALL instruction is executed, or an interrupt is acknowledged. The PC value is pulled off the stack on a POP, RETURN, RETLW, or a RETFIE instruction. PCLATU and PCLATH are not affected by any of the return instructions.
The stack operates as a 31-word by 21-bit RAM with a 5 -bit stack pointer. Although there are 21 bits in the TOS latch, bits 12 through 16 are not physically implemented in the stack and are read as zeros. The stack pointer initializes to 0x00 after all RESETS, and there is no RAM associated with stack pointer $0 \times 00$. This is only a RESET value. During a CALL type instruction causing a push onto the stack, the stack pointer is first incremented and the RAM location pointed to by the stack pointer is written with the contents of the PC. During a RETURN type instruction causing a pop from the stack, the contents of the RAM location pointed to by the STKPTR is transferred to the PC and then, the stack pointer is decremented.
The stack space is not part of either program or data space. The stack pointer is readable and writable, and the address on the top of the stack is readable and writable through SFR registers. Data can also be pushed to, or popped from the stack, using the top-of-stack SFRs. Status bits indicate if the stack pointer is at, or beyond, the 31 levels provided.
Note: Do not push data onto the stack in bits 12 through 16. This data will be lost. Bits 12 through 16 are always read as ' 0 '.

### 4.2.1 TOP-OF-STACK ACCESS

The top of the stack is readable and writable. Three register locations, TOSH and TOSL hold the contents of the stack location pointed to by the STKPTR register. This allows users to implement a software stack, if necessary. After a CALL, RCALL or interrupt, the software can read the pushed value by reading the TOSH and TOSL registers. These values can be placed on a user defined software stack. At return time, the software can replace the TOSH and TOSL and do a return.
The user must disable the global interrupt enable bits during this time to prevent inadvertent stack operations.

### 4.2.2 RETURN STACK POINTER (STKPTR)

The STKPTR register contains the stack pointer value, the STKFUL (stack full) status bit, and the STKUNF (stack underflow) status bits. Register 4-1 shows the STKPTR register. The value of the stack pointer can be 0 through 31. The stack pointer increments when values are pushed onto the stack and decrements when values are popped off the stack. At RESET, the stack pointer value will be 0 . The user may read and write the stack pointer value. This feature can be used by a Real Time Operating System for return stack maintenance.
After the PC is pushed onto the stack 31 times (without popping any values off the stack), the STKFUL bit is set. The STKFUL bit can only be cleared in software or by a POR.
The action that takes place when the stack becomes full depends on the state of the STVREN (Stack Overflow Reset Enable) configuration bit. Refer to Section 12.0 for a description of the device configuration bits. If STVREN is set (default), the 31st push will push the ( $\mathrm{PC}+2$ ) value onto the stack, set the STKFUL bit, and reset the device. The STKFUL bit will remain set and the stack pointer will be set to 0 .
If STVREN is cleared, the STKFUL bit will be set on the 31st push and the stack pointer will increment to 31. The 32nd push and beyond will be lost while STKPTR remains at 31, and the 31st push is maintained.
When the stack has been popped enough times to unload the stack, the next pop will return a value of zero to the PC and sets the STKUNF bit, while the stack pointer remains at 0 . The STKUNF bit will remain set until cleared in software or a POR occurs.

Note: Returning a value of zero to the PC on an underflow, has the effect of vectoring the program to the RESET vector, where the stack conditions can be verified and appropriate actions can be taken.

REGISTER 4-1: STKPTR - STACK POINTER REGISTER

| R/C-0 | R/C-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STKFUL | STKUNF | - | SP4 | SP3 | SP2 | SP1 | SP0 |
| bit7 |  |  |  |  |  |  |  |

bit $7^{(1)} \quad$ STKFUL: Stack Full Flag bit 1 = Stack became full or overflowed $0=$ Stack has not become full or overflowed
bit 6(1) STKUNF: Stack Underflow Flag bit
1 = Stack underflow occurred
$0=$ Stack underflow did not occur
bit $5 \quad$ Unimplemented: Read as ' 0 '
bit 4-0 SP4:SPO: Stack Pointer Location bits
Note 1: Bit 7 and bit 6 can only be cleared in user software, or by a POR.

| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' $=$ Bit is set | $\prime 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

FIGURE 4-3: RETURN ADDRESS STACK AND ASSOCIATED REGISTERS


### 4.2.3 PUSH AND POP INSTRUCTIONS

Since the Top-of-Stack (TOS) is readable and writable, the ability to push values onto the stack and pull values off the stack, without disturbing normal program execution, is a desirable option. To push the current PC value onto the stack, a PUSH instruction can be executed. This will increment the stack pointer and load the current PC value onto the stack. TOSU, TOSH and TOSL can then be modified to place a return address on the stack.
The ability to pull the TOS value off of the stack and replace it with the value that was previously pushed onto the stack, without disturbing normal execution, is achieved by using the POP instruction. The POP instruction discards the current TOS by decrementing the stack pointer. The previous value pushed onto the stack then becomes the TOS value.

### 4.2.4 STACK FULL/UNDERFLOW RESETS

These RESETS are enabled by programming the STVREN configuration bit. When the STVREN bit is disabled, a full or underflow condition will set the appropriate STKFUL or STKUNF bit, but not cause a device RESET. When the STVREN bit is enabled, a full or underflow condition will set the appropriate STKFUL or STKUNF bit and then cause a device RESET. The STKFUL or STKUNF bits are only cleared by the user software or a POR Reset.

### 4.3 Fast Register Stack

A "fast interrupt return" option is available for interrupts. A Fast Register Stack is provided for the STATUS, WREG and BSR registers and are only one in depth. The stack is not readable or writable and is loaded with the current value of the corresponding register when the processor vectors for an interrupt. The values in the registers are then loaded back into the working registers, if the fast return instruction is used to return from the interrupt.
A low or high priority interrupt source will push values into the stack registers. If both low and high priority interrupts are enabled, the stack registers cannot be used reliably for low priority interrupts. If a high priority interrupt occurs while servicing a low priority interrupt, the stack register values stored by the low priority interrupt will be overwritten.
If high priority interrupts are not disabled during low priority interrupts, users must save the key registers in software during a low priority interrupt.

If no interrupts are used, the fast register stack can be used to restore the STATUS, WREG and BSR registers at the end of a subroutine call. To use the fast register stack for a subroutine call, a fast call instruction must be executed.
Example 4-1 shows a source code example that uses the fast register stack.

EXAMPLE 4-1: FAST REGISTER STACK CODE EXAMPLE

| CALL SUB1, FAST | ; STATUS, WREG, BSR |  |
| :---: | :--- | :--- |
|  |  | ;SAVED IN FAST REGISTER |
|  | •STACK |  |

### 4.4 PCL, PCLATH and PCLATU

The program counter (PC) specifies the address of the instruction to fetch for execution. The PC is 21-bits wide. The low byte is called the PCL register. This register is readable and writable. The high byte is called the PCH register. This register contains the PC<11:8> bits and is not directly readable or writable. Updates to the PCH register may be performed through the PCLATH register. The upper byte is called PCU. This register contains the $\mathrm{PC}<20: 17>$ bits and is not directly readable or writable. Updates to the PCU register may be performed through the PCLATU register.
The PC addresses bytes in the program memory. To prevent the PC from becoming misaligned with word instructions, the LSB of the PCL is fixed to a value of ' 0 '. The PC increments by 2 to address sequential instructions in the program memory.
The CALL, RCALL, GOTO and program branch instructions write to the program counter directly. For these instructions, the contents of PCLATH and PCLATU are not transferred to the program counter.
The contents of PCLATH and PCLATU will be transferred to the program counter by an operation that writes PCL. Similarly, the upper two bytes of the program counter will be transferred to PCLATH and PCLATU, by an operation that reads PCL. This is useful for computed offsets to the PC (see Section 4.8.1).

[^0]
## PIC18F010/020

### 4.5 Clocking Scheme/Instruction

 CycleThe clock input (from OSC1) is internally divided by four to generate four non-overlapping quadrature clocks, namely Q1, Q2, Q3 and Q4. Internally, the program counter (PC) is incremented every Q1, the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 4-4.

FIGURE 4-4: CLOCK/INSTRUCTION CYCLE


### 4.6 Instruction Flow/Pipelining

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle, while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g. GOTO), then two cycles are required to complete the instruction (Example 4-2).

A fetch cycle begins with the program counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the "Instruction Register" (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3, and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).

EXAMPLE 4-2: INSTRUCTION PIPELINE FLOW


All instructions are single cycle, except for any program branches. These take two cycles, since the fetch instruction is "flushed" from the pipeline, while the new instruction is being fetched and then executed.

### 4.7 Instructions in Program Memory

The program memory is addressed in bytes. Instructions are stored as two bytes or four bytes in program memory. The least significant byte of an instruction word is always stored in a program memory location with an even address (LSB = '0'). Figure $4-5$ shows an example of how instruction words are stored in the program memory. To maintain alignment with instruction boundaries, the PC increments in steps of 2 and the LSB will always read ' 0 ' (see Section 4.4).

The CALL and GOTO instructions have an absolute program memory address embedded into the instruction. Since instructions are always stored on word boundaries, the data contained in the instruction is a word address. The word address is written to $\mathrm{PC}<20: 1>$, which accesses the desired byte address in program memory. Instruction \#2 in Figure 4-5 shows how the instruction "GOTO 000006 h ' is encoded in the program memory. Program branch instructions, which encode a relative address offset, operate in the same manner. The offset value stored in a branch instruction represents the number of single word instructions that the PC will be offset by. Section 13.0 provides further details of the instruction set.

FIGURE 4-5: INSTRUCTIONS IN PROGRAM MEMORY

|  |  |  |    <br> $\mathrm{LSB}=1$ $\mathrm{LSB}=0$ Word Address <br> $\downarrow$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | 000000h |
|  | Program Memory <br> Byte Locations $\quad \rightarrow$ |  |  |  | 000002h |
|  |  |  |  |  | 000004h |
|  |  |  |  |  | 000006h |
| Instruction 1: Instruction 2: | MOVLWGото | $\begin{aligned} & 055 \mathrm{~h} \\ & 000006 \mathrm{~h} \end{aligned}$ | 0Fh | 55h | 000008h |
|  |  |  | EFh | 03h | 00000Ah |
|  |  |  | F0h | 00h | 00000 Ch |
| Instruction 3: | MOVFF | 123h, 456h | C1h | 23h | 00000Eh |
|  |  |  | F4h | 56h | 000010h |
|  |  |  |  |  | 000012h |
|  |  |  |  |  | 000014h |

## PIC18F010/020

### 4.7.1 TWO-WORD INSTRUCTIONS

The PIC18F010/020 devices have 4 two-word instructions: MOVFF, CALL, GOTO and LFSR. The second word of these instructions has the 4 MSB 's set to 1 's and is a special kind of NOP instruction. The lower 12 bits of the second word contain data to be used by the instruction. If the first word of the instruction is executed, the data in the second word is accessed. If the
second word of the instruction is executed by itself (first word was skipped), it will execute as a NOP. This action is necessary when the two-word instruction is preceded by a conditional instruction that changes the PC. A program example that demonstrates this concept is shown in Example 4-3. Refer to Section 13.0 for further details of the instruction set.

## EXAMPLE 4-3: TWO-WORD INSTRUCTIONS

| CASE 1: |  |  |  |
| :---: | :---: | :---: | :---: |
| Object Code | Source Code |  |  |
| 0110011000000000 | TSTFSZ | REG1 | ; is RAM location 0? |
| 1100000100100011 | MOVFF | REG1, REG2 | ; No, execute 2-word instruction |
| 1111010001010110 |  |  | ; 2nd operand holds address of REG2 |
| 0010010000000000 | ADDWF | REG3 | ; continue code |
| CASE 2: |  |  |  |
| Object Code | Source Code |  |  |
| 0110011000000000 | TSTFSZ | REG1 | ; is RAM location 0? |
| 1100000100100011 | MOVFF | REG1, REG2 |  |
| 1111010001010110 |  |  | ; 2nd operand becomes NOP |
| 0010010000000000 | ADDWF | REG3 | ; continue code |

### 4.8 Lookup Tables

Lookup tables are implemented two ways. These are:

- Computed Goto
- Table Reads


### 4.8.1 COMPUTED gото

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL).

A lookup table can be formed with an ADDWF PCL instruction and a group of RETLW 0xnn instructions. WREG is loaded with an offset into the table, before executing a call to that table. The first instruction of the called routine is the ADDWF PCL instruction. The next instruction executed will be one of the RETLW 0xnn instructions, that returns the value 0 xnn to the calling function.
The offset value (value in WREG) specifies the number of bytes that the program counter should advance.
In this method, only one data byte may be stored in each instruction location and room on the return address stack is required.

### 4.8.2 TABLE READS/TABLE WRITES

A better method of storing data in program memory allows 2 bytes of data to be stored in each instruction location.

Lookup table data may be stored 2 bytes per program word by using table reads and writes. The table pointer (TBLPTR) specifies the byte address and the table latch (TABLAT) contains the data that is read from, or written to, program memory. Data is transferred to/from program memory one byte at a time.
A description of the Table Read/Table Write operation is shown in Section 6.0.

### 4.9 Data Memory Organization

The data memory is implemented as static RAM. Each register in the data memory has a 12-bit address, allowing up to 4096 bytes of data memory. Figure 4-6 and Figure 4-7 show the data memory organization for the PIC18F010/020 devices.
Banking is required to allow more than 256 bytes to be accessed. The data memory map is divided into 2 banks that contain 256 bytes each. The lower 4 bits of the Bank Select Register (BSR<3:0>) select which bank will be accessed. The upper 4 bits for the BSR are not implemented.
The data memory contains Special Function Registers (SFR) and General Purpose Registers (GPR). The SFRs are used for control and status of the controller and peripheral functions, while GPRs are used for data storage and scratch pad operations in the user's application. The SFRs start at the last location of Bank 15 (0xFFF) and grow downwards. GPRs start at the first location of Bank 0 and grow upwards. Any read of an unimplemented location will read as '0's.
The entire data memory may be accessed directly or indirectly. Direct addressing may require the use of the BSR register. Indirect addressing requires the use of the File Select Register (FSR). Each FSR holds a 12bit address value that can be used to access any location in the Data Memory map, without banking.
The instruction set and architecture allow operations across all banks. This may be accomplished by indirect addressing, or by the use of the MOVFF instruction. The MOVFF instruction is a two-word/two-cycle instruction, that moves a value from one register to another.

To ensure that commonly used registers (SFRs and select GPRs) can be accessed in a single cycle, regardless of the current BSR values, an Access Bank is implemented. A segment of Bank 0 and a segment of Bank 15 comprise the Access RAM. Section 4.10 provides a detailed description of the Access RAM.
Note: Only 2 banks are implemented, Bank 0 and Bank 15.

### 4.9.1 GENERAL PURPOSE REGISTER FILE

The register file can be accessed either directly or indirectly. Indirect addressing operates through the File Select Registers (FSR). The operation of indirect addressing is shown in Section 4.12.
Enhanced MCU devices may have banked memory in the GPR area. GPRs are not initialized by a Power-on Reset and are unchanged on all other RESETs.
Data RAM is available for use as GPR registers by all instructions. Bank 15 (0xF80 to 0xFFF) contains SFRs. Bank 0 contains GPR registers.

### 4.9.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and Peripheral Modules for controlling the desired operation of the device. These registers are implemented as static RAM. A list of these registers is given in Figure 4-7 and Figure 4-8.
The SFRs can be classified into two sets: those associated with the "core" function and those related to the peripheral functions. Those registers related to the "core" are described in this section, while those related to the operation of the peripheral features are described in the section of that peripheral feature.
The SFRs are typically distributed among the peripherals whose functions they control.
The unused SFR locations will be unimplemented and read as 'O's. See Figure 4-7 for addresses for the SFRs.

FIGURE 4-6: DATA MEMORY MAP PIC18F010/020


When $\mathrm{a}=1$,
the BSR is used to specify
the RAM location that the instruction uses.

FIGURE 4-7: SPECIAL FUNCTION REGISTER MAP (F80h-FFFh)

| FFFh |  | FDFh | INDF2 | FBFh |  | F9Fh |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FFEh | TOSH | FDEh | POSTINC2 | FBEh |  | F9Eh |  |
| FFDh | TOSL | FDDh | POSTDEC2 | FBDh |  | F9Dh |  |
| FFCh | STKPTR | FDCh | PREINC2 | FBCh |  | F9Ch | reserved |
| FFBh | PCLATU | FDBh | PLUSW2 | FBBh |  | F9Bh | OSCTUNE |
| FFAh | PCLATH | FDAh | FSR2H | FBAh |  | F9Ah |  |
| FF9h | PCL | FD9h | FSR2L | FB9h | reserved | F99h |  |
| FF8h | TBLPTRU | FD8h | STATUS | FB8h | reserved | F98h |  |
| FF7h | TBLPTRH | FD7h | TMROH | FB7h | reserved | F97h |  |
| FF6h | TBLPTRL | FD6h | TMROL | FB6h |  | F96h |  |
| FF5h | TABLAT | FD5h | TOCON | FB5h |  | F95h |  |
| FF4h | PRODH | FD4h | reserved | FB4h |  | F94h |  |
| FF3h | PRODL | FD3h | OSCCON | FB3h |  | F93h | TRISB |
| FF2h | INTCON | FD2h | LVDCON | FB2h |  | F92h |  |
| FF1h | INTCON2 | FD1h | WDTCON | FB1h |  | F91h |  |
| FFOh | INTCON3 | FDOh | RCON | FB0h |  | F90h |  |
| FEFh | INDF0 | FCFh |  | FAFh |  | F8Fh |  |
| FEEh | POSTINC0 | FCEh |  | FAEh |  | F8Eh |  |
| FEDh | POSTDEC0 | FCDh |  | FADh |  | F8Dh |  |
| FECh | PREINC0 | FCCh |  | FACh |  | F8Ch |  |
| FEBh | PLUSW0 | FCBh |  | FABh |  | F8Bh |  |
| FEAh | FSROH | FCAh |  | FAAh | EEADRH | F8Ah | LATB |
| FE9h | FSROL | FC9h |  | FA9h | EEADR | F89h |  |
| FE8h | WREG | FC8h |  | FA8h | EEDATA | F88h |  |
| FE7h | INDF1 | FC7h |  | FA7h | EECON2 | F87h |  |
| FE6h | POSTINC1 | FC6h |  | FA6h | EECON1 | F86h |  |
| FE5h | POSTDEC1 | FC5h |  | FA5h |  | F85h |  |
| FE4h | PREINC1 | FC4h |  | FA4h |  | F84h |  |
| FE3h | PLUSW1 | FC3h |  | FA3h |  | F83h |  |
| FE2h | FSR1H | FC2h |  | FA2h | IPR2 | F82h |  |
| FE1h | FSR1L | FC1h |  | FA1h | PIR2 | F81h | PORTB |
| FEOh | BSR | FCOh |  | FAOh | PIE2 | F80h |  |

Note: Shading indicates addresses within Access Bank. Blank areas indicate reserved register space that may or may not be implemented in this device.

FIGURE 4-8: SPECIAL FUNCTION REGISTER MAP (F00h-F7Fh)

| F7Fh |  |
| :---: | :---: |
| $\begin{aligned} & \text { F7Eh } \\ & \text { F7Dh } \end{aligned}$ |  |
|  |  |
| F7Ch |  |
| F7Bh |  |
| F7Ah |  |
| F79h | WPUB |
| $\begin{aligned} & \text { F78h } \\ & \text { F77h } \end{aligned}$ | IOCB |
|  |  |
| F76h |  |
| F75h |  |
| F74h |  |
| F73h |  |
| F72h |  |
| F71h |  |
| F70h |  |
| F6Fh |  |
| F6Eh |  |
| F6Dh |  |
| F6Ch |  |
| F6Bh |  |
| F6Ah |  |
| F69h |  |
| F68h |  |
| F67h |  |
| F66h |  |
| F65h |  |
| F64h |  |
| F63h |  |
| F62h |  |
| F61h |  |
| F60h |  |





Note: Shading indicates addresses within Access Bank. Blank areas indicate reserved register space that may or may not be implemented in this device.

## TABLE 4-1: REGISTER FILE SUMMARY (PIC18F010/020)

| File Name |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on All Other RESETS (Note 1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FFEh | TOSH | Top-of-Stack High Byte (TOS<11:8>) |  |  |  |  |  |  |  | ---- 0000 | ---- 0000 |
| FFDh | TOSL | Top-of-Stack Low Byte (TOS<7:0>) |  |  |  |  |  |  |  | 00000000 | 00000000 |
| FFCh | STKPTR | STKOVF | STKUNF | - | Return Stack Pointer |  |  |  |  | 00-0 0000 | 00-0 0000 |
| FFBh | PCLATU | - | - | bit21 ${ }^{(3)}$ | Holding Register for PC<20:18> |  |  | - | - | --00 00-- | --00 00-- |
| FFAh | PCLATH | - | - | - | - | Holding Register for PC<11:8> |  |  |  | ---- 0000 | ---- 0000 |
| FF9h | PCL | PC Low Byte ( $\mathrm{PC}<7: 0>$ ) |  |  |  |  |  |  |  | 00000000 | 00000000 |
| FF8h | TBLPTRU | - | - | bit21 ${ }^{(2)}$ | Program Memory Table Pointer Upper Byte (TBLPTR<20:18>) |  |  | - | - | ---0 0000 | ---0 0000 |
| FF7h | TBLPTRH | - | - | - |  | Program Memory Table Pointer High Byte (TBLPTR<11:8>) |  |  |  | 00000000 | 00000000 |
| FF6h | TBLPTRL | Program Memory Table Pointer Low Byte (TBLPTR<7:0>) |  |  |  |  |  |  |  | 00000000 | 00000000 |
| FF5h | TABLAT | Program Memory Table Latch |  |  |  |  |  |  |  | 00000000 | 00000000 |
| FF4h | PRODH | Product Register High Byte |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| FF3h | PRODL | Product Register Low Byte |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| FF2h | INTCON | GIE/GIEH | PEIE/GIEL | TOIE | INT0E | RBIE | T0IF | INT0F | RBIF | 0000 000x | 0000 000u |
| FF1h | INTCON2 | RBPU | INTEDG0 | - | - | - | TOIP | - | RBIP | 11-- -1-1 | 11-- -1-1 |
| FEFh | INDF0 | Uses contents of FSR0 to address data memory - value of FSR0 not changed (not a physical register) |  |  |  |  |  |  |  | N/A | N/A |
| FEEh | POSTINC0 | Uses contents of FSR0 to address data memory - value of FSR0 post-incremented (not a physical register) |  |  |  |  |  |  |  | N/A | N/A |
| FEDh | POSTDEC0 | Uses contents of FSR0 to address data memory - value of FSR0 post-decremented (not a physical register) |  |  |  |  |  |  |  | N/A | N/A |
| FECh | PREINC0 | Uses contents of FSR0 to address data memory - value of FSR0 pre-incremented (not a physical register) |  |  |  |  |  |  |  | N/A | N/A |
| FEBh | PLUSW0 | Uses contents of FSR0 to address data memory - value of FSR0 pre-incremented (not a physical register) value of FSRO offset by W |  |  |  |  |  |  |  | N/A | N/A |
| FEAh | FSROH | - | - | - | - | Indirect Da | Memory | ess Point | High | ---- 0000 | ---- 0000 |
| FE9h | FSROL | Indirect Data Memory Address Pointer 0 Low Byte |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| FE8h | WREG | Working Register |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| FE7h | INDF1 | Uses contents of FSR1 to address data memory - value of FSR1 not changed (not a physical register) |  |  |  |  |  |  |  | N/A | N/A |
| FE6h | POSTINC1 | Uses contents of FSR1 to address data memory - value of FSR1 post-incremented (not a physical register) |  |  |  |  |  |  |  | N/A | N/A |
| FE5h | POSTDEC1 | Uses contents of FSR1 to address data memory - value of FSR1 post-decremented (not a physical register) |  |  |  |  |  |  |  | N/A | N/A |
| FE4h | PREINC1 | Uses contents of FSR1 to address data memory - value of FSR1 pre-incremented (not a physical register) |  |  |  |  |  |  |  | N/A | N/A |
| FE3h | PLUSW1 | Uses contents of FSR1 to address data memory - value of FSR1 pre-incremented (not a physical register) value of FSR1 offset by W |  |  |  |  |  |  |  | N/A | N/A |
| FE2h | FSR1H | - | - | - | - | Indirect Data Memory Address Pointer 1 High |  |  |  | ---- 0000 | ---- 0000 |
| FE1h | FSR1L | Indirect Data Memory Address Pointer 1 Low Byte |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| FEOh | BSR | - | - | - | - | Bank Select Register |  |  |  | ---- 0000 | ---- 0000 |
| FDFh | INDF2 | Uses contents of FSR2 to address data memory - value of FSR2 not changed (not a physical register) |  |  |  |  |  |  |  | N/A | N/A |
| FDEh | POSTINC2 | Uses contents of FSR2 to address data memory - value of FSR2 post-incremented (not a physical register) |  |  |  |  |  |  |  | N/A | N/A |
| FDDh | POSTDEC2 | Uses contents of FSR2 to address data memory - value of FSR2 post-decremented (not a physical register) |  |  |  |  |  |  |  | N/A | N/A |
| FDCh | PREINC2 | Uses contents of FSR2 to address data memory - value of FSR2 pre-incremented (not a physical register) |  |  |  |  |  |  |  | N/A | N/A |
| FDBh | PLUSW2 | Uses contents of FSR2 to address data memory - value of FSR2 pre-incremented (not a physical register) value of FSR2 offset by W |  |  |  |  |  |  |  | N/A | N/A |
| FDAh | FSR2H | - | - | - | - | Indirect Data Memory Address Pointer 2 High |  |  |  | ---- 0000 | ---- 0000 |
| FD9h | FSR2L | Indirect Data Memory Address Pointer 2 Low Byte |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| FD8h | STATUS | - | - | - | N | OV | Z | DC | C | ---x xxxx | ---u uuuu |
| FD7h | TMROH | Timer0 Register High Byte |  |  |  |  |  |  |  | 00000000 | 00000000 |
| FD6h | TMROL | Timer0 Register Low Byte |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| FD5h | TOCON | TMR0ON | T08BIT | TOCS | TOSE | TOPS3 | TOPS2 | TOPS1 | TOPS0 | 11111111 | 11111111 |


Note 1: These registers can only be modified when the combination lock is open.

## PIC18F010/020

TABLE 4-1: REGISTER FILE SUMMARY (PIC18F010/020) (CONTINUED)

| File Name |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on All Other RESETS (Note 1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FD3h | OSCCON | - | IRCF2 | IRCF1 | IRCF0 | OSTO | IESO | - | SCS | -000 00-0 | -qqq qq-q |
| FD2h | LVDCON | - | - | BGST | LVDEN | LVV3 | LVV2 | LVV1 | LVV0 | --00 0101 | --00 0101 |
| FD1h | WDTCON | - | - | - | - | SWP2 | SWP1 | SWP0 | SWDTE | ---- 0000 | ---- 0000 |
| FDOh | RCON | $\overline{\text { IPE }}$ | - | - | $\overline{\mathrm{RI}}$ | TO | $\overline{\mathrm{PD}}$ | $\overline{\text { POR }}$ | $\overline{\mathrm{BOR}}$ | 0--1 11qq | 0--q qquu |
| FB0h | PSPCON | - | - | - | - | - | - | CMLK1 | CMLK0 | ---- --00 | ---- --00 |
| FA9h | EEADR | EEPROM Address Register |  |  |  |  |  |  |  | xxxx $x x x x$ | uuuu uuuu |
| FA8h | EEDATA | EEPROM Data Register |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| FA7h | EECON2 | EEPROM Control Register 2 (not a physical register) |  |  |  |  |  |  |  | -- ---- | - |
| FA6h | EECON1 | EEPGD | - | - | FREE | WRERR | WREN | WR | RD | $\mathrm{x}-\mathrm{-0} \times 000$ | u--0 u000 |
| FA2h | IPR2 | - | - | - | EEIP | - | LVDIP | - | - | ---1 -1-- | ---1 -1-- |
| FA1h | PIR2 | - | - | - | EEIF | - | LVDIF | - | - | ---0 -0-- | ---0 -0-- |
| FAOh | PIE2 | - | - | - | EEIE | - | LVDIE | - | - | ---0 -0-- | ---0 -0-- |
| F9Bh | OSCTUNE | - | - | TUN5 | TUN4 | TUN3 | TUN2 | TUN1 | TUN0 | --00 0000 | --qq qqqq |
| F93h | TRISB | - | - | Data Direction Control Register for PORTB |  |  |  |  |  | --11 1111 | 11111111 |
| F8Ah | LATB | - | - | Read PORTB Data Latch, Write PORTB Data Latch |  |  |  |  |  | --xx xxxx | uuuu uuuu |
| F81h | PORTB | - | - | Read PORTB pins, Write PORTB Data Latch |  |  |  |  |  | --xx xxxx | uuuu uuuu |
| F79h | WPUB | - | - | WPUB5 | WPUB4 | WPUB3 | WPUB2 | WPUB1 | WPUB0 | --11 1111 | 00111111 |
| F78h | IOCB | - | - | IOCB5 | IOCB4 | IOCB3 | IOCB2 | IOCB1 | IOCB0 | --00 0000 | 00000000 |

Legend: $\mathrm{x}=$ unknown, $\mathrm{u}=$ unchanged, $-=$ unimplemented, $\mathrm{q}=$ value depends on condition
Note 1: These registers can only be modified when the combination lock is open.

### 4.10 Access Bank

The Access Bank is an architectural enhancement which is very useful for C compiler code optimization. The techniques used by the C compiler may also be useful for programs written in assembly.
This data memory region can be used for:

- Intermediate computational values
- Local variables of subroutines
- Faster context saving/switching of variables
- Common variables
- Faster evaluation/control of SFRs (no banking)

The Access Bank is comprised of the upper 128 bytes in Bank 15 (SFRs) and the lower 128 bytes in Bank 0. These two sections will be referred to as Access RAM High and Access RAM Low, respectively. Figure 4-6 and Figure 4-7 indicate the Access RAM areas.
A bit in the instruction word specifies if the operation is to occur in the bank specified by the BSR register, or in the Access Bank. This bit is denoted by the 'a' bit (for access bit).
When forced in the Access Bank ( $\mathrm{a}={ }^{\prime} \mathrm{O}^{\prime}$ ), the last address in Access RAM Low is followed by the first address in Access RAM High. Access RAM High maps the Special Function registers, so that these registers can be accessed without any software overhead. This is useful for testing status flags and modifying control bits.

### 4.11 Bank Select Register (BSR)

The need for a large general purpose memory space dictates a RAM banking scheme. The data memory is partitioned into sixteen banks. When using direct addressing, the BSR should be configured for the desired bank.
BSR $<3: 0>$ holds the upper 4 bits of the 12-bit RAM address. The BSR<7:4> bits will always read '0's, and writes will have no effect.
A MOVLB instruction has been provided in the instruction set to assist in selecting banks.
If the currently selected bank is not implemented, any read will return all '0's and all writes are ignored. The STATUS register bits will be set/cleared as appropriate for the instruction performed.
Each Bank extends up to FFh (256 bytes). All data memory is implemented as static RAM.
A movFF instruction ignores the BSR, since the 12-bit addresses are embedded into the instruction word.
Section 4.12 provides a description of indirect addressing, which allows linear addressing of the entire RAM space.

## FIGURE 4-9: DIRECT ADDRESSING



Note 1: For register file map detail, see Table 4-7.
2: The access bit of the instruction can be used to force an override of the selected bank ( $\mathrm{BSR}<3: 0>$ ) to the registers of the Access Bank.
3: The MOVFF instruction embeds the entire 12-bit address in the instruction.

### 4.12 Indirect Addressing, INDF and FSR Registers

Indirect addressing is a mode of addressing data memory, where the data memory address in the instruction is not fixed. An SFR register is used as a pointer to the data memory location that is to be read or written. Since this pointer is in RAM, the contents can be modified by the program. This can be useful for data tables in the data memory and for software stacks. Figure 4-10 shows the operation of indirect addressing. This shows the moving of the value to the data memory address specified by the value of the FSR register.
Indirect addressing is possible by using one of the INDF registers. Any instruction using the INDF register actually accesses the register pointed to by the File Select Register, FSR. Reading the INDF register itself indirectly ( $F S R=$ '0') will read 00h. Writing to the INDF register indirectly results in a no-operation. The FSR register contains a 12-bit address, which is shown in Figure 410.

The INDFn register is not a physical register. Addressing INDFn actually addresses the register whose address is contained in the FSRn register (FSRn is a pointer). This is indirect addressing.
There are three indirect addressing registers. To address the entire data memory space ( 4096 bytes), these registers are 12 -bit wide. To store the 12-bits of addressing information, two 8 -bit registers are required. These indirect addressing registers are:

1. FSRO: composed of FSROH:FSROL
2. FSR1: composed of FSR1H:FSR1L
3. FSR2: composed of FSR2H:FSR2L

In addition, there are registers INDF0, INDF1 and INDF2, which are not physically implemented. Reading or writing to these registers activates indirect addressing, with the value in the corresponding FSR register being the address of the data.
If an instruction writes a value to INDFO, the value will be written to the address pointed to by FSROH:FSROL. A read from INDF1, reads the data from the address pointed to by FSR1H:FSR1L. INDFn can be used in code anywhere an operand can be used.
If INDF0, INDF1, or INDF2 are read indirectly via an FSR, all ' 0 's are read (zero bit is set). Similarly, if INDF0, INDF1, or INDF2 are written to indirectly, the operation will be equivalent to a NOP instruction and the STATUS bits are not affected.

### 4.12.1 INDIRECT ADDRESSING OPERATION

Each FSR register has an INDF register associated with it, plus four additional register addresses. Performing an operation on one of these five registers determines how the FSR will be modified during indirect addressing.
When data access is done to one of the five INDFn locations, the address selected will configure the FSRn register to:

- Do nothing to FSRn after an indirect access (no change) - INDFn
- Auto-decrement FSRn after an indirect access (post-decrement) - POSTDECn
- Auto-increment FSRn after an indirect access (post-increment) - POSTINCn
- Auto-increment FSRn before an indirect access (pre-increment) - PREINCn
- Use the signed value of WREG as an offset to FSRn. Do not modify the value of the WREG or the FSRn register after an indirect access (no change) - PLUSWn
When using the auto-increment or auto-decrement features, the effect on the FSR is not reflected in the STATUS register. For example, if the indirect address causes the FSR to equal ' 0 ', the $Z$ bit will not be set.
Incrementing or decrementing an FSR affects all 12 bits. That is, when FSRnL overflows from an increment, FSRnH will be incremented automatically.
Adding these features allows the FSRn to be used as a stack pointer, in addition to its uses for table operations in data memory.
Each FSR has an address associated with it that performs an indexed indirect access. When a data access to this INDFn location (PLUSWn) occurs, the FSRn is configured to add the signed value in the WREG register and the value in FSR to form the address before an indirect access. The FSR value is not changed.
If an FSR register contains a value that points to one of the INDFn, an indirect read will read 00h (zero bit is set), while an indirect write will be equivalent to a NOP (STATUS bits are not affected).
If an indirect addressing operation is done where the target address is an FSRnH or FSRnL register, the write operation will dominate over the pre- or postincrement/decrement functions.

FIGURE 4-10: INDIRECT ADDRESSING


Note 1: For register file map detail, see Table 4-7.

### 4.13 STATUS Register

The STATUS register, shown in Register 4-2, contains the arithmetic status of the ALU. The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC, C, OV, or $N$ bits, then the write to these five bits is disabled. These bits are set or cleared according to the device logic. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the $Z$ bit. This leaves the STATUS register as 000u uluu (where $u=$ unchanged).
It is recommended, therefore, that only BCF, BSF, SWAPF, MOVFF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect the $\mathrm{Z}, \mathrm{C}, \mathrm{DC}$, OV or N bits from the STATUS register. For other instructions not affecting any status bits, see Table 13-2.

Note: The C and DC bits operate as a $\overline{\text { borrow }}$ and digit borrow bit respectively, in subtraction.

## REGISTER 4-2: STATUS REGISTER

| U-0 | U-0 | U-0 | R/W | R/W-x | R/W-x | R/W-x | R/W-x |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | N | OV | Z | DC | C |
|  |  |  |  |  |  |  | bit |

bit 7-5 Unimplemented: Read as '0'
bit $4 \quad N$ : Negative bit
This bit is used for signed arithmetic (2's complement). It indicates whether the result was negative, (ALU MSB = 1).
1 = Result was negative
$0=$ Result was positive
bit 3 OV: Overflow bit
This bit is used for signed arithmetic (2's complement). It indicates an overflow of the 7-bit magnitude, which causes the sign bit (bit 7) to change state.
1 = Overflow occurred for signed arithmetic (in this arithmetic operation)
$0=$ No overflow occurred
Z: Zero bit
$1=$ The result of an arithmetic or logic operation is zero
$0=$ The result of an arithmetic or logic operation is not zero
bit $1 \quad$ DC: Digit carry/borrow bit
For ADDWF, ADDLW, SUBLW, and SUBWF instructions
1 = A carry-out from the 4th low order bit of the result occurred
$0=$ No carry-out from the 4th low order bit of the result
Note: For borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the bit 4 or bit 3 of the source register.
bit $0 \quad$ C: Carry/borrow bit
For ADDWF, ADDLW, SUBLW, and SUBWF instructions
$1=A$ carry-out from the most significant bit of the result occurred
$0=$ No carry-out from the most significant bit of the result occurred
Note: For borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low order bit of the source register.

| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | ' 1 ' $=$ Bit is set | ' 0 ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

### 4.14 RCON Register

The RESET Control (RCON) register contains flag bits, that allow differentiation between the sources of a device RESET. These flags include the $\overline{T O}, \overline{\mathrm{PD}}, \overline{\mathrm{POR}}$, $\overline{\mathrm{BOR}}$ and $\overline{\mathrm{RI}}$ bits. This register is readable and writable.

Note 1: If the BOREN configuration bit is set, $\overline{\mathrm{BOR}}$ is ' 1 ' on Power-on Reset. If the BOREN configuration bit is clear, $\overline{\mathrm{BOR}}$ is unknown on Power-on Reset. The $\overline{\mathrm{BOR}}$ status bit is a "don't care" and is not necessarily predictable if the brownout circuit is disabled (the BOREN configuration bit is clear). $\overline{\mathrm{BOR}}$ must then be set by the user and checked on subsequent RESETS to see if it is clear, indicating a brown-out has occurred.
2: It is recommended that the $\overline{\mathrm{POR}}$ bit be set after a Power-on Reset has been detected, so that subsequent Power-on Resets may be detected.

## REGISTER 4-3: RCON REGISTER

| R/W-0 |
| :--- |
| U-0 |
| IPEN |

bit $7 \quad$ IPEN: Interrupt Priority Enable bit 1 = Enable priority levels on interrupts $0=$ Disable priority levels on interrupts (16CXXX compatibility mode)
bit 6-5 Unimplemented: Read as ' 0 '
bit $4 \quad \overline{\mathbf{R I}}:$ RESET Instruction Flag bit
1 = The RESET instruction was not executed
$0=$ The RESET instruction was executed causing a device RESET (must be set in software after a Brown-out Reset occurs)
bit $3 \quad \overline{\text { TO}: ~ W a t c h d o g ~ T i m e-o u t ~ F l a g ~ b i t ~}$
1 = After power-up, CLRWDT instruction, or SLEEP instruction
$0=$ A WDT time-out occurred
bit $2 \quad \overline{\mathbf{P D}}$ : Power-down Detection Flag bit
1 = After power-up or by the CLRWDT instruction
$0=$ By execution of the SLEEP instruction
bit $1 \quad \overline{\text { POR: Power-on Reset Status bit }}$
1 = A Power-on Reset has not occurred
$0=$ A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)
bit $0 \quad \overline{\text { BOR }}$ : Brown-out Reset Status bit 1 = A Brown-out Reset has not occurred
$0=$ A Brown-out Reset occurred
(must be set in software after a Brown-out Reset occurs)

Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | ' 0 ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

### 5.0 DATA EEPROM MEMORY

The Data EEPROM is readable and writable during normal operation (full VDD range). This memory is not directly mapped in the register file space. Instead, it is indirectly addressed through the Special Function Registers. There are four SFRs used to read and write this memory. These registers are:

- EECON1 (0FA6h)
- EECON2 (0FA7h)
- EEDATA (0FA8h)
- EEADR (0FA9h)

When interfacing the data memory block, EEDATA holds the 8-bit data for read/write, and EEADR holds the address of the EEPROM location being accessed. These devices have 64 bytes of data EEPROM with an address range from Oh to 03Fh.
The EEPROM data memory allows byte read and write. A byte write automatically erases the location and writes the new data (erase before write).
The EEPROM data memory is rated for high erase/ write cycles. The write time is controlled by an on-chip timer. The write time will vary with voltage and temperature, as well as from chip-to-chip. Please refer to the specifications for exact limits.
When the device is code protected, the CPU may continue to read and write the data EEPROM memory.

### 5.1 EEADR

The EEADR register can address up to a maximum of 256 bytes of data.
When the device contains less memory than the full address reach of the EEADR register, the MSb's of the register must be set to ' 0 '. For example, this device has 64 bytes of data EE, the Most Significant 2 bits of the register must be ' 0 '.

### 5.2 EECON1 and EECON2 Registers

EECON1 is the control register for memory accesses. EECON2 is not a physical register. Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the memory write sequence.
Control bit EEPGD determines if the access will be a program or a data memory access. When clear, any subsequent operations will operate on the data memory. When set, any subsequent operations will operate on the program memory.

Control bits RD and WR initiate read and write operations, respectively. These bits cannot be cleared, only set, in software. They are cleared in hardware at the completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental or premature termination of a write operation.
The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a $\overline{M C L R}$ Reset, or a WDT Time-out Reset, during normal operation. In these situations, following RESET, the user can check the WRERR bit and rewrite the location. The value of the data and address registers and the EEPGD bit remains unchanged.

Interrupt flag bit EEIF in the PIR2 register, is set when a write is complete. It must be cleared in software.

## REGISTER 5-1: EECON1 REGISTER (ADDRESS 18Ch)

| R/W-U |
| :--- |
| E U-0 |
| EPPGD |


| bit 7 | EEPGD: FLASH Program or Data EEPROM Memory Select bit 1 = Access Program FLASH memory <br> 0 = Access Data EEPROM memory |
| :---: | :---: |
| bit 6-5 | Unimplemented: Read as '0' |
| bit 4 | FREE: FLASH Row Erase Enable bit <br> 1 = Erase the row addressed by TBLPTR on the next WR command (reset by hardware) <br> 0 = Perform write only |
| bit 3 | WRERR: EEPROM Error Flag bit <br> 1 = A write operation is prematurely terminated (any MCLR Reset or any WDT Reset during normal operation) <br> $0=$ The write operation completed |
| bit 2 | WREN: EEPROM Write Enable bit 1 = Allows write cycles <br> $0=$ Inhibits write to the EEPROM |
| bit 1 | WR: Write Control bit <br> 1 = Initiates a write cycle. (The bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.) <br> $0=$ Write cycle to the EEPROM is complete |
| bit 0 | RD: Read Control bit <br> 1 = Initiates an EEPROM read. (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software.) <br> $0=$ Does not initiate an EEPROM read |


| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $\prime 1$ ' = Bit is set | ' 0 ' = Bit is cleared $\quad x=$ Bit is unknown |

### 5.3 Reading the Data EEPROM Memory

To read a data memory location, the user must write the address to the EEADR register, clear the EEPGD control bit (EECON1<7>), and then set control bit RD (EECON $1<0>$ ). The data is available in the very next instruction cycle of the EEDATA register, therefore, it can be read by the next instruction. EEDATA will hold this value until another read operation or until it is written to by the user (during a write operation).

## EXAMPLE 5-1: DATA EEPROM READ

```
MOVLW DATA_EE_ADDR
MOVWF EEADR ;Data Memory Address to read
BCF EECON1, EEPGD ; Point to DATA memory
BSF EECON1, RD ;EEPROM Read
MOVF EEDATA, W ;W = EEDATA
```


### 5.4 Writing to the Data EEPROM Memory

To write an EEPROM data location, the address must first be written to the EEADR register and the data written to the EEDATA register. Then the sequence in Example 5-2 must be followed to initiate the write cycle.

Note: Do not write to program memory or EECON1 while writing to EEDATA.

## EXAMPLE 5-2: DATA EEPROM WRITE



The write will not initiate if the above required sequence is not exactly followed (write 55h to EECON2, write AAh to EECON2, then set WR bit) for each byte. It is strongly recommended that interrupts be disabled during this code segment.
Additionally, the WREN bit in EECON1 must be set to enable writes. This mechanism prevents accidental writes to data EEPROM due to unexpected code execution (i.e., runaway programs). The WREN bit should be kept clear at all times, except when updating the EEPROM. The WREN bit is not cleared by hardware
After a write sequence has been initiated, clearing the WREN bit will not affect the current write cycle. The WR bit will be inhibited from being set unless the WREN bit is set. The WREN bit must be set on a previous instruction. Both WR and WREN cannot be set with the same instruction.
At the completion of the write cycle, the WR bit is cleared in hardware and the EEPROM Write Complete Interrupt Flag bit (EEIF) is set. EEIF must be cleared by software.

## PIC18F010/020

### 5.5 Protection Against Spurious Write

### 5.5.1 EEPROM DATA MEMORY

There are conditions when the device may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been built-in. On power-up, the WREN bit is cleared. Also, the Power-up Timer ( 72 ms duration) prevents EEPROM write.
The write initiate sequence and the WREN bit together help prevent an accidental write during brown-out, power glitch, or software malfunction.

### 5.6 Operation During Code Protect

Each reprogrammable memory block has its own code protect mechanism. External Read and Write operations are disabled if either of these mechanisms are enabled.

### 5.6.1 DATA EEPROM MEMORY

The microcontroller itself can both read and write to the internal Data EEPROM, regardless of the state of the code protect configuration bit.

TABLE 5-1: REGISTERS ASSOCIATED WITH DATA EEPROM/PROGRAM FLASH

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on: POR, BOR | Value on all other RESETS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FA9h | EEADR | EEPROM Address Register |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| FA8h | EEDATA | EEPROM Data Register |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| FA7h | EECON2 | EEPROM Control Register2 (not a physical register) |  |  |  |  |  |  |  | - ---- | ---- ---- |
| FA6h | EECON1 | EEPGD | - | - | FREE | WRERR | WREN | WR | RD | $\mathrm{x}-00 \mathrm{x} 000$ | u--0 u000 |
| FA2h | IPR2 | - | - | - | EEIP | - | LVDIP | - | - | ---1 1--- | ---1 1--- |
| FA1h | PIR2 | - | - | - | EEIF | - | LVDIF | - | - | ---0 0--- | ---0 0--- |
| FAOh | PIE2 | - | - | - | EEIE | - | LVDIE | - | - | ---0 0--- | ---0 0--- |
| FF2h | INTCON | GIE/GIEH | PEIE/GIEL | TOIE | INTOIE | RBIE | T0IF | INT0F | RBIF | 0000 000x | 0000 000u |

Legend: $\mathrm{x}=$ unknown, $\mathrm{u}=$ unchanged, $\mathrm{r}=$ reserved, $-=$ unimplemented, read as ' 0 '.
Shaded cells are not used during FLASH/EEPROM access.
Note 1: These bits are reserved; always maintain these bits clear.

### 6.0 TABLE READ/WRITE INSTRUCTIONS

The PIC18F010/020 has eight instructions that allow the processor to move data from the data memory space to the program memory space, and vice versa. These eight instructions manipulate the Table Pointer in a manner similar to the FSR's.
The TBLRD instructions are used to read data from the program memory space to the data memory space. The TBLWT instructions are used to write data from the data memory space to the program memory space.

### 6.1 Control Registers

A few control registers are used in conjunction with the TBLRD and TBLWT instructions. These include the:

- EECON1 register
- TABLAT register
- TBLPTR registers


### 6.1.1 EECON1 REGISTER

The EECON1 register holds bits to control erase and write operations in FLASH memory. The EEPGD bit selects data EEPROM, if clear, or program FLASH memory, if set. The FREE bit is used to select erasing versus writing to FLASH. The WREN bit enables writing. Finally, the WRERR bit indicates any errors. Refer to Register 5-1 for details.

### 6.2 Table Reads from FLASH Program Memory

Table Reads from program memory are performed one byte at a time. The instruction will access one byte from the program memory pointed to by the TBLPTR and transfer that byte to the TABLAT. Figure 6-1 diagrams the Table Read operation.
The TBLPTR can be updated in one of four ways, based on the Table Read instructions:

- TBLRD* no-change
- TBLRD*+ post-increment
- TBLRD*- post-decrement
- TBLRD+* pre-increment

The internal program memory is normally word wide. The Least Significant bit of the address selects between the high and low bytes of the word. Figure 6-2 shows the typical interface between the internal program memory and the TABLAT.

FIGURE 6-1: TBLRD* INSTRUCTION OPERATION


EXAMPLE 6-1: PROGRAM MEMORY READ

| MOVLW | CODE_ADDR_UPPER; | Load TBLPTR |
| :--- | :--- | :--- |
|  |  | ; Register |
| MOVWF | TBLPTRU | ; with Address to |
|  |  | $;$ Read |
| MOVLW | CODE_ADDR_HIGH | $;$ |
| MOVWF | TBLPTRH | $;$ |
| MOVLW | CODE_ADDR_LOW | $;$ |
| MOVWF | TBLPTRL | $;$ |
| TBLRD* |  | $;$ Read Memory |
| MOVF | TABLAT,W | $; W=$ Data |

FIGURE 6-2: TABLE READS / WRITES TO INTERNAL PROGRAM MEMORY


### 6.3 Erasing FLASH Program Memory

Word erase in the FLASH array is not supported. The minimum erase block is one row of a panel, which is equivalent to 16 words or 32 bytes.
Erase operations may be commanded from one of two sources. Under user program control, the minimum one row of memory is erased. Under programmer or ICSP ${ }^{\text {TM }}$ control, larger blocks of program memory may be bulk erased.

### 6.3.1 ERASING FLASH PROGRAM MEMORY IN OPERATIONAL MODE

In normal mode, a block of 32 bytes of program memory is erased. The Most Significant 16 bits of the TBLPTR<21:6> points to the block being erased. TBLPTR<4:0> are ignored.

The EECON1 register commands the erase operation. The EEPGD bit must be set to point to the FLASH program memory. The WREN bit must be set to enable write operations. The FREE bit is set to select an erase operation.
For protection, the write initiate sequence for EECON2 must be used. When the WR bit is set, a long write is necessary for erasing the internal FLASH. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer. Instruction execution will resume with no lost instructions.
The sequence of events for erasing a block of internal program memory location is:

1. Load Table Pointer with address of row being erased.
2. Set FREE bit to enable row erase; set WREN bit to enable writes and set EEPGD bit to point to program memory.
3. Disable interrupts.
4. Write '55' to EECON2.
5. Write 'AA' to EECON2.
6. Set the WR bit. This will begin the row erase cycle.
7. CPU will stall for duration of the erase (about $2 m s$ using internal timer).

### 6.4 FLASH Array Programming Operations

Word or byte programming is not supported. The minimum programming block is 32 -bits or 2 words.

### 6.4.1 PROGRAMMING FLASH PROGRAM MEMORY IN OPERATIONAL MODE (TABLE LONG WRITES)

Conceptually, Table Writes are performed one byte at a time. The instruction will write one byte contained in the TABLAT register to the internal memory, pointed to by the TBLPTR, as shown in Figure 6-3.
The TBLPTR can be updated in one of four ways, based on the Table Write instructions:

- TBLWT* no-change
- TBLWT** post-increment
- TBLWT*- post-decrement
- TBLWT+* pre-increment

The program memory FLASH uses a similar mechanism to the data EEPROM. Table Writes are used internally to load the Write registers used to program the FLASH memory. The EECON1 register is used to actually command a write or erase event.
Each FLASH panel is programmed with 32 of 256 columns at a time. This translates into 32 write bit latches. These write latches are accessed using Table Write instructions, which can write a byte at a time. There are then 4 Table Writes required to write the latches for one panel.
Since the table latch is only a single byte, the TBLWT instruction has to be executed 4 times for each programming operation. All of the Table Write operations will essentially be short writes, because only the table latches are written. At the end of updating 4 latches, the EECON1 register must be written to start the programming operation with a long write.
The long write is necessary for programming the internal FLASH. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer. Instruction execution will resume with two lost instructions.
The write time is controlled by the EEPROM on-chip timer. The write/erase voltages are generated by an onchip charge pump, rated to operate over the voltage range of the device for byte or word operations. When doing block operations, the device must be operating in the $5 \mathrm{~V} \pm 10 \%$ range.

Note: When writing a block, insure the table pointer is pointing to the desired block after the last short write.

The first and second instruction following the TBLWT must be NOPS.

The sequence of events for programming an internal program memory location should be:

1. Read 32 bytes of row into RAM.
2. Update data values in RAM, as necessary.
3. Load Table Pointer with address of row being erased.
4. Perform the row erase procedure.
5. CPU will stall for duration of the erase (about 2 ms using internal timer).
6. Load Table Pointer with address first byte of row being written.
7. Set WREN bit to enable writes and set EEPGD bit to point to program memory.
8. Write first 3 bytes into table latches with autoincrement. Write the last byte without autoincrement.
9. Disable interrupts.
10. Write '55' to EECON2.
11. Write 'AA' to EECON2.
12. Set the WR bit. This will begin the write cycle.
13. CPU will stall for duration of the write (about 2 ms using internal timer).
14. Repeat steps $7-13,8$ times total to write 32 bytes.
15. Verify the memory row (Table Read).

This procedure will require about 18 msec to update 1 row of 32 bytes of memory.

## FIGURE 6-3: TABLE WRITES TO INTERNAL PROGRAM MEMORY



## EXAMPLE 6-2: PROGRAM MEMORY WRITE

This example will buffer a segment of memory, modify one word in the buffer, erase the segment row, and write the buffer back to memory.

| MOVLW | 32 | $;$ number of bytes in row |
| :--- | :--- | :--- |
| MOVWF | COUNTER |  |
| MOVLW | BUFFER_ADDR_HIGH; point to buffer |  |
| MOVWF | FSROH |  |
| MOVLW | BUFFER_ADDR_LOW | ; |
| MOVWF | FSROL |  |
| MOVLW | CODE_ADDR_UPPER | ; Load TBLPTR with the base |
| MOVWF | TBLPTRU | ; address of the memory row |
| MOVLW | CODE_ADDR_HIGH | $;$ |
| MOVWF | TBLPTRH | ; |
| MOVLW | CODE_ADDR_LOW | ; |
| MOVWF | TBLPTRL | ; |
| TBLRD*+ | ; read into TABLAT, and inc |  |

MOVF TABLAT, W ; get data

MOVWF POSTINCO ; store data
DECFSZ COUNTER ; done?
GOTO READ_ROW ; repeat
MODIFY WORD
MOVLW DATA_ADDR_HIGH ; point to buffer
MOVWF FSROF
MOVLW DATA_ADDR_LOW ;
MOVWF FSROL
MOVLW NEW_DATA_LOW ; update buffer word
MOVWF POSTINCO
MOVLW NEW_DATA_HIGH
MOVWF INDFO
ERASE_ROW
MOVLW CODE ADDR UPPER ; Load TBLPTR with the base
MOVWF TBLPTRU ; address of the memory row
MOVLW CODE ADDR HIGH ;
MOVWF TBLPTRH -
MOVLW CODE ADDR LOW
MOVWF TBLPTRL - ;
BSF EECON1,WREN ; enable write to memory
BSF EECON1,FREE ; Enable Row Erase operation
BSF EECON1,EEPGD ; Point to FLASH program memory
MOVLW 55h
MOVWF EECON2 ; write 55H
MOVLW AAh
MOVWF EECON2 ; write AAH
BSF EECON1,WR ; start erase (CPU stall)
WRITE_BUFFER_BACK
MOVLW 8 ; number of write buffer groups of 4 bytes
MOVWF COUNTER_HI
MOVLW BUFFER_ADDR_HIGH; point to buffer
MOVWF FSROH
MOVLW BUFFER_ADDR_LOW ;
MOVWF FSROL
TBLRD*- ; back the TBLPTR up one
PROGRAM LOOP
MOVLW 4 ; number of bytes in write buffer
MOVWF COUNTER

## EXAMPLE 6-2: PROGRAM MEMORY WRITE (CONTINUED)

```
WRITE_WORD_TO_BUFFERS
    MOVF POSTINC0, W ; get low byte of buffer data
    MOVWF TABLAT ; present data to table latch
    TBLWT+* ; write data, perform a short write to pre-increment and load data to
    NOP ; internal TBLWT holding register.
    NOP ; loop until buffers are full
    DECFSZ COUNTER
    GOTO WRITE_WORD_TO_BUFFERS
PROGRAM MEMORY
    BSF EECON1,WREN ; enable write to memory
    BSF EECON1,EEPGD ; Point to FLASH program memory
    MOVLW 55h
    MOVWF EECON2 ; write 55H
    MOVLW AAh
    MOVWF EECON2 ; write AAH
    BSF EECON1,WR ; start program (CPU stall)
    DECFSZ COUNTER_HI ; loop until done
    GOTO PROGRAM_LOOP
    BCF EECON1,WREN ; disable write to memory
```


### 6.4.2 TABLAT - TABLE LATCH REGISTER

The Table Latch (TABLAT) is an 8-bit register mapped into the SFR space. The Table Latch is used to hold 8bit data during data transfers between program memory and data memory.

### 6.4.3 TBLPTR - TABLE POINTER REGISTER

The Table Pointer (TBLPTR) addresses a byte within the program memory. The TBLPTR is comprised of three SFR registers (Table Pointer Upper byte, High byte and Low byte). These three registers (TBLPTRU:TBLPTRH:TBLPTRL) join to form a 22-bit wide pointer. The low order 21-bits allow the device to address up to 2 Mbytes of program memory space. The 22nd bit allows access to the Device ID, the User ID and the Configuration bits.

The table pointer TBLPTR is used by the TBLRD and TBLWT instructions. These instructions can update the TBLPTR in one of four ways, based on the table operation. These operations are shown in Table 6-1. These operations on the TBLPTR only affect the low order 21-bits.

TABLE 6-1: TABLE POINTER OPERATIONS WITH TblRd AND tBLWT INSTRUCTIONS

| Example | Operation on Table Pointer |
| :--- | :--- |
| TBLRD* <br> TBLWT* | TBLPTR is not modified |
| TBLRD* + <br> TBLWT* + | TBLPTR is incremented after the read/write |
| TBLRD*- <br> TBLWT*- | TBLPTR is decremented after the read/write |
| TBLRD+* <br> TBLWT+* | TBLPTR is incremented before the read/write |

### 7.0 8 X 8 HARDWARE MULTIPLIER

### 7.1 Introduction

An $8 \times 8$ hardware multiplier is included in the ALU of the PIC18F010/020 devices. By making the multiply a hardware operation, it completes in a single instruction cycle. This is an unsigned multiply that gives a 16 -bit result. The result is stored into the 16 -bit product register pair (PRODH:PRODL). The multiplier does not affect any flags in the ALUSTA register.

Making the $8 \times 8$ multiplier execute in a single cycle gives the following advantages:

- Higher computational throughput
- Reduces code size requirements for multiply algorithms
The performance increase allows the device to be used in applications previously reserved for Digital Signal Processors.
Table 7-1 shows a performance comparison between enhanced devices using the single cycle hardware multiply, and performing the same function without the hardware multiply.

TABLE 7-1: PERFORMANCE COMPARISON

| Routine | Multiply Method | Program <br> Memory <br> (Words) | Cycles (Max) | Time |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | @ 40 MHz | @ 10 MHz | @ 4 MHz |
| $8 \times 8$ unsigned | Without hardware multiply | 13 | 69 | $6.9 \mu \mathrm{~s}$ | 27.6 ¢ | $69 \mu \mathrm{~s}$ |
|  | Hardware multiply | 1 | 1 | 100 ns | 400 ns | $1 \mu \mathrm{~s}$ |
| $8 \times 8$ signed | Without hardware multiply | 33 | 91 | $9.1 \mu \mathrm{~s}$ | 36.4 ¢ | $91 \mu \mathrm{~s}$ |
|  | Hardware multiply | 6 | 6 | 600 ns | $2.4 \mu \mathrm{~s}$ | $6 \mu \mathrm{~s}$ |
| $16 \times 16$ unsigned | Without hardware multiply | 21 | 242 | 24.2 \% | 96.8 ¢ | $242 \mu \mathrm{~s}$ |
|  | Hardware multiply | 24 | 24 | $2.4 \mu \mathrm{~s}$ | $9.6 \mu \mathrm{~s}$ | $24 \mu \mathrm{~s}$ |
| $16 \times 16$ signed | Without hardware multiply | 52 | 254 | 25.4 ¢ | $102.6 \mu \mathrm{~s}$ | $254 \mu \mathrm{~s}$ |
|  | Hardware multiply | 36 | 36 | $3.6 \mu \mathrm{~s}$ | $14.4 \mu \mathrm{~s}$ | $36 \mu \mathrm{~s}$ |

## PIC18F010/020

### 7.2 Operation

Example 7-1 shows the sequence to do an $8 \times 8$ unsigned multiply. Only one instruction is required, when one argument of the multiply is already loaded in the WREG register.

Example $7-2$ shows the sequence to do an $8 \times 8$ signed multiply. To account for the sign bits of the arguments, each argument's most significant bit (MSb) is tested and the appropriate subtractions are done.

EXAMPLE 7-1: $8 \times 8$ UNSIGNED MULTIPLY ROUTINE

| MOVFF | ARG1, WREG | ; |  |
| :--- | :--- | :--- | :--- |
| MULWF | ARG2 | $;$ ARG1 * ARG2 -> |  |
|  |  | $; \quad$ PRODH : PRODL |  |

EXAMPLE 7-2: 8 x 8 SIGNED MULTIPLY ROUTINE

| MOVFF | ARG1, WREG |  |
| :---: | :---: | :---: |
| MULWF | ARG2 | ; ARG1 * ARG2 -> |
|  |  | ; PRODH: PRODL |
| BTFSC | ARG2, SB | ; Test Sign Bit |
| SUBWF | PRODH | ; PRODH = PRODH |
|  |  | ; - ARG1 |
| MOVFF | ARG2, WREG |  |
| BTFSC | ARG1, SB | ; Test Sign Bit |
| SUBWF | PRODH | ; PRODH $=$ PRODH |
|  |  | ; - ARG2 |

Example 7-3 shows the sequence to do a $16 \times 16$ unsigned multiply. Equation $7-1$ shows the algorithm that is used. The 32-bit result is stored in 4 registers RES3:RESO.

## EQUATION 7-1: $16 \times 16$ UNSIGNED MULTIPLICATION ALGORITHM

$$
\begin{aligned}
= & \left(\text { ARG1H } \bullet A R G 2 H \bullet 2^{16}\right)+ \\
& \left(A R G 1 H \bullet A R G 2 L \bullet 2^{8}\right)+ \\
& \left(A R G 1 L \bullet A R G 2 H \bullet 2^{8}\right)+ \\
& (A R G 1 L \bullet A R G 2 L)
\end{aligned}
$$

## EXAMPLE 7-3: $16 \times 16$ UNSIGNED

 MULTIPLY ROUTINE

Example 7-4 shows the sequence to do a $16 \times 16$ signed multiply. Equation $7-2$ shows the algorithm used. The 32 -bit result is stored in four registers RES3:RESO. To account for the sign bits of the arguments, each argument pairs most significant bit (MSb) is tested and the appropriate subtractions are done.

```
EQUATION 7-2: 16 x 16 SIGNED
                                    MULTIPLICATION
                                    ALGORITHM
RES3:RES0
    = ARG1H:ARG1L - ARG2H:ARG2L
    = (ARG1H \bullet ARG2H \bullet 2 }\mp@subsup{}{}{16})
    (ARG1H \bullet ARG2L \bullet 2}\mp@subsup{}{}{8})
    (ARG1L • ARG2H \bullet 2 }\mp@subsup{}{}{8}\mathrm{ ) +
    (ARG1L • ARG2L)+
    (-1 \bullet ARG2H<7> \bullet ARG1H:ARG1L \bullet 2 }\mp@subsup{}{}{16}\mathrm{ ) +
    (-1 \bullet ARG1H<7> \bullet ARG2H:ARG2L \bullet 2 16)
```

EXAMPLE 7-4: $16 \times 16$ SIGNED MULTIPLY ROUTINE


### 8.0 INTERRUPTS

The PIC18F010/020 devices have multiple interrupt sources and an interrupt priority feature that allows each interrupt source to be assigned a high priority level, or a low priority level. The high priority interrupt vector is at 000008 h and the low priority interrupt vector is at 000018 h . High priority interrupt events will override any low priority interrupts that may be in progress.
There are six registers which are used to control interrupt operation. These registers are:

- RCON
- INTCON
- INTCON2
- PIR2
- PIE2
- IPR2

It is recommended that the Microchip header files supplied with MPLAB ${ }^{\circledR}$ IDE be used for the symbolic bit names in these registers. This allows the assembler/ compiler to automatically take care of the placement of these bits within the specified register.
Each interrupt source has three bits to control its operation. The functions of these bits are:

- Flag bit to indicate that an interrupt event occurred
- Enable bit that allows program execution to branch to the interrupt vector address when the flag bit is set
- Priority bit to select high priority or low priority

The interrupt priority feature is enabled by setting the IPEN bit ( $\mathrm{RCON}<7>$ ). When interrupt priority is enabled, there are two bits which enable interrupts globally. Setting the GIEH bit (INTCON<7>), enables all interrupts that have the priority bit set. Setting the GIEL bit (INTCON $<6>$ ), enables all interrupts that have the priority bit cleared. When the interrupt flag, enable bit and appropriate global interrupt enable bit are set, the interrupt will vector immediately to address 000008 h or 000018h, depending on the priority level. Individual interrupts can be disabled through their corresponding enable bits.

When the IPEN bit is cleared (default state), the interrupt priority feature is disabled and interrupts are compatible with $\mathrm{PICmicro}^{\circledR}$ mid-range devices. In compatibility mode, the interrupt priority bits for each source have no effect. INTCON<6> is the PEIE bit, which enables/disables all peripheral interrupt sources. INTCON $<7>$ is the GIE bit, which enables/disables all interrupt sources. All interrupts branch to address 000008h in compatibility mode.
When an interrupt is responded to, the Global Interrupt Enable bit is cleared to disable further interrupts. If the IPEN bit is cleared, this is the GIE bit. If interrupt priority levels are used, this will be either the GIEH or GIEL bit. High priority interrupt sources can interrupt a low priority interrupt.
The return address is pushed onto the stack and the PC is loaded with the interrupt vector address (000008h or 000018h). Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bits must be cleared in software before re-enabling interrupts to avoid recursive interrupts.
The "return from interrupt" instruction, RETFIE, exits the interrupt routine and sets the GIE bit (GIEH or GIEL if priority levels are used), which re-enables interrupts.
For external interrupt events, such as the INT pins or the PORTB input change interrupt, the interrupt latency will be three to four instruction cycles. The exact latency is the same for one or two cycle instructions. Individual interrupt flag bits are set, regardless of the status of their corresponding enable bit, or the GIE bit.

FIGURE 8-1: INTERRUPT LOGIC


### 8.1 INTCON Registers

The INTCON Registers are readable and writable registers, which contain various enable, priority and flag bits.

## REGISTER 8-1: INTCON REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-x |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GIE/GIEH | PEIE/GIEL | TMROIE | INTOIE | RBIE | TMROIF | INTOIF | RBIF |

## bit 7

bit 0
bit 7 GIE/GIEH: Global Interrupt Enable bit
When IPEN $=0$ :
1 = Enables all unmasked interrupts
$0=$ Disables all interrupts
When IPEN = 1 :
1 = Enables all interrupts
0 = Disables all interrupts
bit 6 PEIE/GEIL: Peripheral Interrupt Enable bit
When IPEN $=0$ :
1 = Enables all unmasked peripheral interrupts
$0=$ Disables all peripheral interrupts
When IPEN = 1:
1 = Enables all low priority peripheral interrupts
$0=$ Disables all priority peripheral interrupts
bit 5 TMROIE: TMRO Overflow Interrupt Enable bit
1 = Enables the TMRO overflow interrupt
$0=$ Disables the TMR0 overflow interrupt
bit 4 INTOIE: INT0 External Interrupt Enable bit
1 = Enables the INT0 external interrupt
$0=$ Disables the INT0 external interrupt
bit $3 \quad$ RBIE: RB Port Change Interrupt Enable bit
1 = Enables the RB port change interrupt
$0=$ Disables the RB port change interrupt
bit 2 TMROIF: TMRO Overflow Interrupt Flag bit
$1=$ TMR0 register has overflowed (must be cleared in software)
$0=$ TMR0 register did not overflow
bit 1 INTOIF: INTO External Interrupt Flag bit
$1=$ The INTO external interrupt occurred (must be cleared in software)
$0=$ The INT0 external interrupt did not occur
bit $0 \quad$ RBIF: RB Port Change Interrupt Flag bit
1 = At least one of the RB5:RB0 pins changed state (must be cleared in software)
$0=$ None of the RB5:RB0 pins have changed state

| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR Reset | $\prime 1$ ' = Bit is set | ' 0 ' = Bit is cleared $\quad x=$ Bit is unknown |

Note: Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit, or the global enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

## REGISTER 8-2: INTCON2 REGISTER

| R/W-1 | R/W-1 | U-0 | U-0 | U-0 | R/W-1 | U-0 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { RBPU }}$ | INTEDG0 | - | - | - | TMROIP | - | RBIP |

bit 7
bit $7 \quad \overline{\text { RBPU }}:$ PORTB Pull-up Enable bit 1 = All PORTB pull-ups are disabled $0=$ PORTB pull-ups are enabled by individual port latch values
bit 6 INTEDGO:External Interrupt 0 Edge Select bit
1 = Interrupt on rising edge
$0=$ Interrupt on falling edge
bit 5-3 Unimplemented: Read as '0'
bit 2 TMROIP: TMR0 Overflow Interrupt Priority bit
1 = High priority
0 = Low priority
bit 1 Unimplemented: Read as '0'
bit $0 \quad$ RBIP: RB Port Change Interrupt Priority bit
1 = High priority
0 = Low priority

Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as '0' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR Reset | $\prime 1 '=$ Bit is set | $\prime 0$ ' = Bit is cleared $\quad \mathrm{x}=$ Bit is unknown |

Note: Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit, or the global enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

### 8.2 PIR Registers

The PIR2 register contains the individual flag bits for the peripheral interrupts.

Note 1: Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>).
2: User software should ensure the appropriate interrupt flag bits are cleared prior to enabling an interrupt, and after servicing that interrupt.

### 8.3 PIE Registers

The PIE2 register contains the individual enable bits for the peripheral interrupts. When IPEN $=0$, the PEIE bit must be set to enable any of these peripheral interrupts.

### 8.4 IPR Registers

The IPR2 register contains the individual priority bits for the peripheral interrupts. The operation of the priority bits requires that the Interrupt Priority Enable (IPEN) bit be set.

### 8.5 RCON Register

The RCON register contains the bit which is used to enable prioritized interrupts (IPEN).

## REGISTER 8-3: RCON REGISTER

| R/W-0 |
| :--- |
| R U-0 |
| IPEN |

bit $7 \quad$ IPEN: Interrupt Priority Enable bit 1 = Enable priority levels on interrupts
$0=$ Disable priority levels on interrupts (16CXXX compatibility mode)
bit 6-5 Unimplemented: Read as '0'
bit $4 \quad \overline{\text { RI: }}$ : RESET Instruction Flag bit For details of bit operation see Register 4-1
bit $3 \quad \overline{\text { TO}}$ : Watchdog Time-out Flag bit For details of bit operation see Register 4-1
bit $2 \quad \overline{\text { PD }}$ : Power-down Detection Flag bit For details of bit operation see Register 4-1
bit $1 \quad \overline{\text { POR: }}$ : Power-on Reset Status bit For details of bit operation see Register 4-1
bit $0 \quad \overline{B O R}$ : Brown-out Reset Status bit
For details of bit operation see Register 4-1

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR Reset | $' 1$ ' $=$ Bit is set | ' 0 ' $=$ Bit is cleared $\quad \mathrm{x}=$ Bit is unknown |

REGISTER 8-4: PIR2: PERIPHERAL INTERRUPT FLAG REGISTER2 (FA1h)

| U-0 | U-0 | U-0 | R/W-0 | U-0 | R/W-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | EEIF | - | LVDIF | - | - |
| bit 7 |  |  |  |  |  |  |  |

bit 7-5 Unimplemented: Read as ' 0 '
bit 4 EEIF: EEPROM Write Timer Interrupt Flag bit 1 = Write complete
bit 3 Unimplemented: Read as ' 0 '
bit 2 LVDIF: Low Voltage Detect Interrupt Flag bit $1=$ The supply voltage has fallen below the specified LVD voltage (must be cleared in software) $0=$ The supply voltage is greater than the specified LVD voltage
bit 1-0 Unimplemented: Read as ' 0 '

Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1$ ' $=$ Bit is set | ' 0 ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

REGISTER 8-5: PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER2 (FAOh)

| U-0 | U-0 | U-0 | R/W-0 | U-0 | R/W-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | EEIE | - | LVDIE | - | - |
| bit 7 |  |  |  |  |  |  |  |

bit 7-5 Unimplemented: Read as ' 0 '
bit 4 EEIE: EEPROM Write Timer Interrupt Enable bit 1 = Enables the EEPROM Write Timer interrupt $0=$ Disables the EEPROM Write Timer interrupt
bit 3 Unimplemented: Read as ' 0 '
bit 2 LVDIE: Low Voltage Detect Interrupt Enable bit 1 = Enabled
$0=$ Disabled
bit 1-0 Unimplemented: Read as ' 0 '

| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| $-n=$ Value at POR | $' 1$ ' $=$ Bit is set | ' 0 ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

## REGISTER 8-6: IPR2: PERIPHERAL INTERRUPT PRIORITY REGISTER2 (FA2h)

| U-0 | U-0 | U-0 | R/W-1 | U-0 | R/W-1 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | EEIP | - | LVDIP | - | - |
| bit 7 |  |  |  |  |  |  |  |

bit 7-5 Unimplemented: Read as ' 0 '
bit 4 EEIP: EEPROM Write Timer Interrupt Priority bit
$1=$ High priority
0 = Low priority
bit $3 \quad$ Unimplemented: Read as ' 0 '
bit 2 LVDIP: Low Voltage Detect Interrupt Priority bit 1 = High priority
0 = Low priority
bit 1-0 Unimplemented: Read as ' 0 '

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | ' 1 ' $=$ Bit is set | ' 0 ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

### 8.5.1 INTO INTERRUPT

The external interrupt on the RB2/INT0 pin is edge triggered: either rising if the INTEDGO bit is set in the INTCON2 register, or falling if the INTEDG0 bit is clear. When a valid edge appears on the RBO/INT0 pin, the flag bit INTOF is set. Clearing the enable bit INTOE will disable this interrupt. Flag bit INTOF must be cleared in software in the Interrupt Service Routine before reenabling the interrupt. The external interrupt can wakeup the processor from SLEEP. If the global interrupt enable bit GIE is set, the processor will branch to the interrupt vector following wake-up.
Note: There is no priority bit associated with INTO. It is always a high priority interrupt source.

### 8.5.2 TMRO INTERRUPT

In 8-bit mode (which is the default), an overflow (FFh $\rightarrow$ 00h) in the TMRO register will set flag bit TMROIF. In 16-bit mode, an overflow (FFFFh $\rightarrow 0000 \mathrm{~h}$ ) in the TMROH:TMROL registers will set flag bit TMROIF. The interrupt can be enabled/disabled by setting/clearing enable bit TOIE (INTCON<5>). Interrupt priority for Timer0 is determined by the value contained in the interrupt priority bit TMROIP (INTCON2<2>). See Section 8.0 for further details on the Timer0 module.

### 8.5.3 PORTB INTERRUPT-ON-CHANGE

An interrupt change on any pin in PORTB sets flag bit RBIF in INTCON. The interrupt can be enabled/disabled by setting clearing the enable bit RBIE in INTCON. The bit RBIP in INTCON2 determines the priority of the interrupt.
Each of the PORTB pins is individually configurable as an interrupt-on-change pin. Control bits IOCBx in the IOCB register, Register 9-2, enable or disable the interrupt function for each pin. The interrupt-on-change is disabled on a Power-on Reset.

### 8.6 Context Saving During Interrupts

During an interrupt, the return PC value is saved on the stack. Additionally, the WREG, STATUS and BSR registers are saved on the fast return stack. If a fast return from interrupt is not used (see Section 4.3), the user may need to save the WREG, STATUS and BSR registers in software. Depending on the user's application, other registers may also need to be saved. Example 6-1 saves and restores the WREG, STATUS and BSR registers during an Interrupt Service Routine.

EXAMPLE 8-1: SAVING STATUS, WREG AND BSR REGISTERS IN RAM

```
MOVWF W_TEMP ; W_TEMP is in virtual bank
MOVFF STTATUS, STATUS_TEMP ; STATUS_TEMP located anywhere
MOVFF BSR, BSR_TEMP - ; BSR located anywhere
;
; USER ISR CODE
;
MOVFF BSR_TEMP, BSR ; Restore BSR
MOVF W_TEMP, W ; Restore WREG
MOVFF STAATUS_TEMP, STATUS ; Restore STATUS
```


### 9.0 I/O PORT

Depending on the device options enabled, there are as many as six general purpose I/O pins available. Some of the pins are multiplexed with alternative functions from the peripheral features on the device. Thus, when a peripheral is enabled, the associated pin may not be used as a general purpose I/O pin. On a Power-on Reset, all pins configured as general I/O are set as inputs.

### 9.1 PORTB, TRISB, and LATB Registers

PORTB is a 6 -bit wide, bi-directional port. The corresponding data direction register is TRISB. Setting a TRISB bit (=1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a Hi Impedance mode). Clearing a TRISB bit ( $=0$ ) will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin). On a Power-on Reset, these pins are configured as inputs. Example 9-1 demonstrates PORTB configuration.

## EXAMPLE 9-1: INITIALIZING PORTB



Read-modify-write operations on the LATB register, read and write the latched output value for PORTB. Figure 9-1 shows a simplified block diagram of the PORTB/LATB/TRISB operation.

FIGURE 9-1: SIMPLIFIED BLOCK DIAGRAM OF PORT/LAT/ TRIS OPERATION


### 9.2 Additional Functions

Each pin is multiplexed with other functions. Refer to Table 9-1 for information about individual pin functions.

### 9.2.1 WEAK PULL-UP

Each of the PORTB pins has an individually configurable weak internal pull-up. Control bits WPUBx enable or disable each pull-up (see Register 9-1). Each weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

### 9.2.2 INTERRUPT-ON-CHANGE

Each of the PORTB pins is individually configurable as an interrupt-on-change pin. Control bits IOCBx enable or disable the interrupt function for each pin (see Register 9-2). The interrupt-on-change is disabled on a Power-on Reset.
For enabled interrupt-on-change pins, the values are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of the last read are OR'd together to set, or clear the RB Port Change Interrupt flag bit RBIF, in the INTCON register.
This interrupt can wake the device from SLEEP. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:
a) Any read or write of PORTB (except with MOVFF instruction). This will end the mismatch condition.
b) Clear the flag bit RBIF.

### 9.2.3 RB2/T0CLK/INTO

The RB2 pin is configurable to function as a general I/O, the clock input for TIMERO, or as an external edge triggered interrupt. Figure 9-2 shows the block diagram of this I/O pin. Refer to Section 8.0 for details about interrupts and Section 10.0 for details about TIMERO.

### 9.2.4 RB3/MCLR/VPP

The RB3 pin is configurable to function as general I/O or as the RESET pin, $\overline{M C L R}$. This pin is open drain when configured as an output. Refer to Figure 9-3 for a block diagram of the I/O pin.

$$
\begin{array}{ll}
\text { Note: } & \text { The voltage on RB3 open drain output } \\
\text { must not exceed VDD. }
\end{array}
$$

### 9.2.5 RB4/OSC2/CLKOUT

The RB4 pin is configurable to function as a general I/O pin, oscillator connection, or as a clock output. Figure 9-4 shows the block diagram of this I/O pin. Refer to Section 2.0 for clock/oscillator information.

### 9.2.6 RB5/OSC1/CLKIN

The RB5 pin is configurable to function as a general I/O pin, oscillator connection, or a clock input pin. Figure 9-5 shows a block diagram of this I/O pin. Refer to Section 2.0 for clock /oscillator information.

FIGURE 9-2: BLOCK DIAGRAM OF RB<2:0> PINS


Note 1: I/O pins have diode protection to VDD and Vss.
2: To enable weak pull-ups, set the appropriate TRIS bit(s) and clear the WPUB bit(s) and $\overline{\text { RBPU }}$ bit.

FIGURE 9-3: BLOCK DIAGRAM OF RB3 PIN


Note 1: I/O pins have diode protection to VDD and Vss. 2: To enable weak pull-ups, set the appropriate TRIS bit(s) and clear the WPUB bit(s) and RBPU bit.

FIGURE 9-4: BLOCK DIAGRAM OF RB4 PIN


Note 1: I/O pins have diode protection to VDD and Vss.
2: To enable weak pull-ups, set the appropriate TRIS bit(s) and clear the WPUB bit(s) and RBPU bit.

FIGURE 9-5:
BLOCK DIAGRAM OF RB5 PIN


Note 1: I/O pins have diode protection to VDD and Vss.
2: To enable weak pull-ups, set the appropriate TRIS bit(s) and clear the WPUB bit(s) and RBPU bit.

REGISTER 9-1: WPUB: WEAK PULL-UP REGISTER (ADDRESS 0XF79h)

| U-0 | U-0 | R/P-1 | R/P-1 | R/P-1 | R/P-1 | R/P-1 | R/P-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | WPUB5 | WPUB4 | WPUB3 | WPUB2 | WPUB1 | WPUB0 |
| bit 7 |  |  |  |  |  |  |  |

bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 WPUB<5:0>: Weak Pull-up Register bit
1 = Pull-up disabled
$0=$ Pull-up enabled

Note 1: Global RBPU must be enabled for individual pull-ups to be enabled.
2: The weak pull-up device is automatically disabled if the pin is in output mode (TRIS = 0).

Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $\prime 1$ ' $=$ Bit is set | $\prime 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

REGISTER 9-2: IOCB: INTERRUPT-ON-CHANGE PORTB REGISTER (ADDRESS 0XF78h)

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | IOCB5 | IOCB4 | IOCB3 | IOCB2 | IOCB1 | IOCB0 |
| bit 7 |  |  |  |  |  |  |  |

bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 IOCB<5:0>: Interrupt-on-Change PORTB Control bit
1 = Interrupt-on-change enabled
$0=$ Interrupt-on-change disabled

Note 1: Global interrupt enables (GIE and RBIE) must be enabled for individual interrupts to be recognized.

| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $\prime 1$ ' $=$ Bit is set | $\prime 0$ ' = Bit is cleared $\quad \mathrm{x}=$ Bit is unknown |

## PIC18F010/020

TABLE 9-1: PORTB FUNCTIONS

| Name | Bit\# | Buffer | Function |
| :---: | :---: | :---: | :---: |
| RB0 | bit0 | TTL/ST ${ }^{(1)}$ | Input/output port pin (with interrupt-on-change). Internal software programmable weak pull-up. In-circuit serial programming data. |
| RB1 | bit1 | TTL/ST ${ }^{(1)}$ | Input/output port pin (with interrupt-on-change). Internal software programmable weak pull-up. In-circuit serial programming clock. |
| $\begin{aligned} & \text { RB2/TOCKI/ } \\ & \text { INT0 } \end{aligned}$ | bit2 | TTL/ST ${ }^{(1)}$ | Input/output port pin (with interrupt-on-change) or TMR0 clock input or Interrupt 0 input. Internal software programmable weak pull-up. |
| $\begin{aligned} & \hline \mathrm{RB3} / \overline{\mathrm{MCLR}} / \\ & \text { VPP } \end{aligned}$ | bit3 | TTL/ST ${ }^{(1)}$ | Input/output (open drain) port pin (with interrupt-on-change) or Master Clear External Reset input. Internal software programmable weak pull-up. |
| RB4/OSC2/ CLKOUT | bit4 | TTL/ST ${ }^{(1)}$ | Input/output port pin (with interrupt-on-change) or oscillator connection, or CLKOUT output. Internal software programmable weak pull-up. |
| $\begin{aligned} & \text { RB5/OSC1/ } \\ & \text { CLKIN } \end{aligned}$ | bit5 | TTL/ST ${ }^{(1)}$ | Input/output port pin (with interrupt-on-change) or clock input, or oscillator connection. Internal software programmable weak pull-up. |

Legend: $\quad$ TTL = TTL input, ST = Schmitt Trigger input
Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.
2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

TABLE 9-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on: POR, BOR | Value on all other RESETS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TRISB | - | - | RB5 | RB4 | RB3 | RB2 | RB1 | RB0 | --11 1111 | --11 1111 |
| PORTB | - | - | PORTB5 | PORTB4 | PORTB3 | PORTB2 | PORTB1 | PORTB0 | --xx xxxx | --uu uuuu |
| LATB | - | - | LATB5 | LATB4 | LATB3 | LATB2 | LATB1 | LATB0 | --xx xxxx | --uu uuuu |
| INTCON | GIE/GIEH | PEIE/GIEL | TOIE | INTOE | RBIE | TOIF | INT0F | RBIF | 0000 000x | 0000 000u |
| INTCON2 | RBPU | INTEG0 | - | - | - | TOIP | - | RBIP | 11-- -1-1 | 11-- -1-1 |
| WPUB | - | - | WPUB5 | WPUB4 | WPUB3 | WPUB2 | WPUB1 | WPUB0 | --11 1111 | --11 1111 |
| IOCB | - | - | IOCB5 | IOCB4 | IOCB3 | IOCB2 | IOCB1 | IOCB0 | --00 0000 | --00 0000 |

Legend: $\mathrm{x}=$ unknown, $\mathrm{u}=$ unchanged, $-=$ unimplemented. Shaded cells are not used by PORTB.

### 10.0 TIMERO MODULE

The Timer0 module has the following features:

- Software selectable as an 8-bit or 16-bit timer/ counter
- Readable and writable
- Dedicated 8-bit software programmable prescaler
- Clock source selectable to be external or internal
- Interrupt on overflow from FFh to 00h in 8-bit mode and FFFFh to 0000h in 16-bit mode
- Edge select for external clock

Figure 10-1 shows a simplified block diagram of the Timer0 module in 8 -bit mode and Figure $10-1$ shows a simplified block diagram of the Timer0 module in 16-bit mode.

The TOCON register is a readable and writable register that controls all the aspects of Timer0, including the prescale selection.

## REGISTER 10-1: TOCON: TIMERO CONTROL REGISTER

| R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TMR0ON | T08BIT | T0CS | T0SE | PSA | T0PS2 | TOPS1 | TOPS0 |
| bit 7 |  |  |  |  |  |  |  |

bit 7
TMR0ON: Timer0 On/Off Control bit 1 = Enables Timer0
0 = Stops Timer0
bit 6 T08BIT: Timer0 8-bit/16-bit Control bit
$1=$ Timer0 is configured as an 8-bit timer/counter
$0=$ Timer0 is configured as a 16-bit timer/counter
bit 5 TOCS: Timer0 Clock Source Select bit
1 = Transition on TOCKI pin
0 = Internal instruction cycle clock (CLKOUT)
bit 4 TOSE: Timer0 Source Edge Select bit
1 = Increment on high-to-low transition on TOCKI pin
$0=$ Increment on low-to-high transition on TOCKI pin
bit 3 PSA: Timer0 Prescaler Assignment bit
1 = TImer0 prescaler is NOT assigned. Timer0 clock input bypasses prescaler.
$0=$ Timer0 prescaler is assigned. Timer0 clock input comes from prescaler output.
bit 2-0 TOPS2:TOPS0: Timer0 Prescaler Select bits
$111=1: 256$ prescale value
$110=1: 128$ prescale value
$101=1: 64$ prescale value
$100=1: 32$ prescale value
$011=1: 16$ prescale value
$010=1: 8$ prescale value
$001=1: 4$ prescale value
$000=1: 2$ prescale value

Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $\prime 1$ ' $=$ Bit is set | ' 0 ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

FIGURE 10-1: TIMER0 BLOCK DIAGRAM IN 8-BIT MODE


Note: Upon RESET, Timer0 is enabled in 8-bit mode with clock input from TOCKI max. prescale.

FIGURE 10-2: TIMERO BLOCK DIAGRAM IN 16-BIT MODE


Note: Upon RESET, Timer0 is enabled in 8-bit mode with clock input from TOCKI max. prescale.

### 10.1 Timer0 Operation

Timer0 can operate as a timer or as a counter.
Timer mode is selected by clearing the TOCS bit. In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMRO register.
Counter mode is selected by setting the TOCS bit. In Counter mode, Timer0 will increment either on every rising, or falling edge, of pin RB2/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit (TOSE). Clearing the TOSE bit selects the rising edge. Restrictions on the external clock input are discussed below.
When an external clock input is used for Timer0, it must meet certain requirements. The requirements ensure the external clock can be synchronized with the internal phase clock (TosC). Also, there is a delay in the actual incrementing of Timer0 after synchronization.

### 10.2 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module. The prescaler is not readable or writable.
The PSA and TOPS2:TOPS0 bits determine the prescaler assignment and prescale ratio.
Clearing bit PSA will assign the prescaler to the Timer0 module. When the prescaler is assigned to the Timer0 module, prescale values of $1: 2,1: 4, \ldots, 1: 256$ are selectable.
When assigned to the Timer0 module, all instructions writing to the TMRO register (e.g. CLRF TMRO, MOVWF TMRO, BSF TMRO, x....etc.) will clear the prescaler count.

Note: Writing to TMR0 when the prescaler is assigned to Timer0, will clear the prescaler count, but will not change the prescaler assignment.

### 10.2.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control, (i.e., it can be changed "on-the-fly" during program execution).

### 10.3 TimerO Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h in 8-bit mode, or FFFFh to 0000 h in 16 -bit mode. This overflow sets the TMROIF bit. The interrupt can be masked by clearing the TMROIE bit. The TMROIE bit must be cleared in software by the Timer0 module Interrupt Service Routine before re-enabling this interrupt. The TMRO interrupt cannot awaken the processor from SLEEP, since the timer is shut off during SLEEP.

### 10.4 16-bit Mode Timer Reads and Writes

TMROH is not the high byte of the timer/counter in 16bit mode, but is actually a buffered version of the high byte of Timer0 (refer to Figure 10-1). The high byte of the Timer0 counter/timer is not directly readable nor writable. TMROH is updated with the contents of the high byte of Timer0 during a read of TMROL. This provides the ability to read all 16 bits of Timer0 without having to verify that the read of the high and low byte were valid, due to a rollover between successive reads of the high and low byte.
A write to the high byte of Timer0 must also take place through the TMROH buffer register. Timer0 high byte is updated with the contents of TMROH when a write occurs to TMROL. This allows all 16 bits of Timer0 to be updated at once.

## TABLE 10-1: REGISTERS ASSOCIATED WITH TIMERO

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on all other RESETS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TMROL | Timer0 Module's Low Byte Register |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| TMROH | Timer0 Module's High Byte Register |  |  |  |  |  |  |  | 00000000 | 00000000 |
| INTCON | GIE/GIEH | PEIE/GIEL | TMROIE | INTOIE | RBIE | TMR0IF | INTOIF | RBIF | 0000 000x | 0000 000u |
| TOCON | TMR0ON | T08BIT | TOCS | TOSE | PSA | TOPS2 | T0PS1 | TOPS0 | 11111111 | 11111111 |
| TRISB | - | - | PORTB Data Direction Register |  |  |  |  |  | --11 1111 | --11 1111 |

[^1]
### 11.0 LOW VOLTAGE DETECT

In many applications, the ability to determine if the device voltage (VDD) is below a specified voltage level is a desirable feature. A window of operation for the application can be created, where the application software can do "housekeeping tasks" before the device voltage exits the valid operating range. This can be done using the Low Voltage Detect module.
This module is a software programmable circuitry, where a device voltage trip point can be specified. When the voltage of the device becomes lower then the specified point, an interrupt flag is set. If the interrupt is enabled, the program execution will branch to the interrupt vector address and the software can then respond to that interrupt source.

The Low Voltage Detect circuitry is completely under software control. This allows the circuitry to be "turned off" by the software, which minimizes the current consumption for the device.
Figure 11-1 shows a possible application voltage curve (typically for batteries). Over time, the device voltage decreases. When the device voltage equals voltage VA, the LVD logic generates an interrupt. This occurs at time TA. The application software then has the time, until the device voltage is no longer in valid operating range, to shut down the system. Voltage point VB is the minimum valid operating voltage specification. This occurs at time Тв. Тв - TA is the total time for shut down.

FIGURE 11-1: TYPICAL LOW VOLTAGE DETECT APPLICATION
(2)

## PIC18F010/020

Figure 11-2 shows the block diagram for the LVD module. A comparator uses an internally generated reference voltage as the set point. When the selected tap output of the device voltage crosses the set point (is lower than), the LVDIF bit is set.
Each node in the resister divider represents a "trip point" voltage. The "trip point" voltage is the minimum supply voltage level at which the device can operate before the LVD module asserts an interrupt. When the
supply voltage is equal to the trip point, the voltage tapped off of the resistor array is equal to the voltage generated by the internal voltage reference module. The comparator then generates an interrupt signal, setting the LVDIF bit. This voltage is software programmable to any one of 16 values (see Figure 11-2). The trip point is selected by programming the LVDL3:LVDL0 bits (LVDCON<3:0>).

## FIGURE 11-2: LOW VOLTAGE DETECT (LVD) BLOCK DIAGRAM



### 11.1 Control Register

The Low Voltage Detect Control register controls the operation of the Low Voltage Detect circuitry.

## REGISTER 11-1: LVDCON REGISTER

| U-0 | U-0 | R-0 | R/W-0 | R/W-0 | R/W-1 | R/W-0 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | BGST | LVDEN | LVV3 | LVV2 | LVV1 | LVV0 |
| bit 7 |  |  |  |  |  |  |  |

bit 7-6 Unimplemented: Read as '0'
bit 5 BGST: Bandgap Stable Status Flag bit
1 = Indicates that the bandgap voltage is stable and LVD interrupt is reliable
$0=$ Indicates that the bandgap voltage is not stable and LVD interrupt should not be enabled
bit 4 LVDEN: Low Voltage Detect Power Enable bit
1 = Enables LVD, powers up LVD circuit and bandgap reference generator 0 = Disables LVD, powers down LVD and bandgap circuits
bit 3-0 LVV3:LVV0: Low Voltage Detection Limit bits
1111 = Reserved
$1110=$ Reserved
$1101=4.0 \mathrm{~V}$
$1100=3.5 \mathrm{~V}$
$1011=3.0 \mathrm{~V}$
$1010=2.9 \mathrm{~V}$
$1001=2.8 \mathrm{~V}$
$1000=2.7 \mathrm{~V}$
$0111=2.6 \mathrm{~V}$
$0110=2.5 \mathrm{~V}$
$0101=2.4 \mathrm{~V}$
$0100=2.3 V$
$0011=2.2 \mathrm{~V}$
$0010=2.1 \mathrm{~V}$
$0001=2.0 \mathrm{~V}$ $0000=1.9 \mathrm{~V}$

Legend:
R = Readable bit

> W = Writable bit
$\mathrm{U}=$ Unimplemented bit, read as ' 0 '

- $\mathrm{n}=$ Value at POR Reset

Note: This register must be unlocked to modify, see Section 12.4.

### 11.2 Operation

Depending on the power source for the device voltage, the voltage normally decreases relatively slowly. This means that the LVD module does not need to be constantly operating. To decrease the current requirements, the LVD circuitry only needs to be enabled for short periods, where the voltage is checked. After doing the check, the LVD module may be disabled.
Each time that the LVD module is enabled, the circuitry requires some time to stabilize. After the circuitry has stabilized, all status flags may be cleared. The module will then indicate the proper state of the system.

The following steps are needed to set up the LVD module:

1. Unlock the LVDCON register using the unlock sequence described in Section 12.4.
2. Write the value to the LVDL3:LVDL0 bits (LVDCON register), which selects the desired LVD Trip Point.
3. Ensure that LVD interrupts are disabled (the LVDIE bit is cleared or the GIE bit is cleared).
4. Enable the LVD module (set the LVDEN bit in the LVDCON register).
5. Wait for the LVD module to stabilize (the IRVST bit to become set).
6. Clear the LVD interrupt flag, which may have falsely become set until the LVD module has stabilized (clear the LVDIF bit).
7. Enable the LVD interrupt (set the LVDIE and the GIE bits).
Figure 11-3 shows typical waveforms that the LVD module may be used to detect.

FIGURE 11-3: LOW VOLTAGE DETECT WAVEFORMS


### 11.2.1 CURRENT CONSUMPTION

When the module is enabled, the LVD comparator and voltage divider are enabled and will consume static current. The voltage divider can be tapped from multiple places in the resistor array. Total current consumption, when enabled, is specified in electrical specification parameter \#D423 on page 147.

### 11.3 Operation During SLEEP

When enabled, the LVD circuitry continues to operate during SLEEP. If the device voltage crosses the trip point, the LVDIF bit will be set and the device will wakeup from SLEEP. Device execution will continue from the interrupt vector address, if interrupts have been globally enabled.

### 11.4 Effects of a RESET

A device RESET forces all registers to their RESET state. This forces the LVD module to be turned off.

### 12.0 SPECIAL FEATURES OF THE CPU

There are several features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These are:

- OSC Selection
- RESET
- Power-on Reset (POR)
- Power-up Timer (PWRT)
- Oscillator Start-up Timer (OST)
- Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- SLEEP
- Code Protection
- ID Locations
- In-Circuit Serial Programming ${ }^{\text {TM }}$

These devices have a Watchdog Timer, which is permanently enabled via the configuration bits or softwarecontrolled. It runs off its own internal oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable. The other is the Powerup Timer (PWRT), which provides a fixed delay on power-up only, designed to keep the part in RESET while the power supply stabilizes. With these two timers on-chip, most applications need no external RESET circuitry.
SLEEP mode is designed to offer a very low current power-down mode. The user can wake-up from SLEEP through external RESET, Watchdog Timer Wake-up, or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The internal oscillator option saves system cost, while the LP crystal option saves power. A set of configuration bits are used to select various options.

### 12.1 Configuration Bits

The configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location 300000h.
The user will note that address 300000 h is beyond the user program memory space. In fact, it belongs to the configuration memory space (300000h - 3FFFFFh), which can only be accessed using table reads and table writes.

TABLE 12-1: CONFIGURATION BITS AND DEVICE IDS

| File Name |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Factory/ Programmed |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 300000h | CONFIG1L | - | TR1 | TW1 | CP1 | DP | TR0 | TW0 | CP0 | -111 1111 |
| 300001h | CONFIG1H | - | - | OSCEN | MCLRE | - | FOSC2 | FOSC1 | FOSC0 | --01-100 |
| 300002h | CONFIG2L | - | - | - | - | - | - | BOREN | PWRTE | ---- --11 |
| 300003h | CONFIG2H | reserved | - | STVRE | WDTLE | WDPS2 | WDPS1 | WDPS0 | WDTE | 1-11 1111 |
| 300104h | FOSCCAL | - | - | FCAL5 | FCAL4 | FCAL3 | FCAL2 | FCAL1 | FCALO | --uu uuuu |
| 300105h | Unused. Always reads '0's. |  |  |  |  |  |  |  |  | 00000000 |
| 3FFFFEh | DEVID1 | DEV2 | DEV1 | DEV0 | REV4 | REV3 | REV2 | REV1 | REV0 | 01dr rrrr |
| 3FFFFFFh | DEVID2 | DEV10 | DEV9 | DEV8 | DEV7 | DEV6 | DEV5 | DEV4 | DEV3 | 00000011 |

Legend: $x=$ unknown, $u=$ unchanged, $-=$ unimplemented, $q=$ value depends on condition, grayed cells are unimplemented, read as ' 0 '

REGISTER 12-1: CONFIG1H: CONFIGURATION BYTE (ADDRESS 300001h)

| U-0 | U-0 | U-0 | R/P-1 | U-0 | R/P-1 | R/P-0 | R/P-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | OSCEN | MCLRE | - | FOSC2 | FOSC1 | FOSC0 |
| bit 7 |  |  |  |  |  |  |  |

bit 7-6 Unimplemented: Read as '0'
bit 5 OSCEN: Oscillator Enable bit
1 = Switching to the internal oscillator is enabled
$0=$ Switching to the internal oscillator is disabled
bit 4 MCLRE: RB3/MCLR Pin Function Select bit
$1=$ RB3/MCLR pin function is MCLR
$0=$ RB3/MCLR pin function is digital I/O, $\overline{\text { MCLR }}$ internally tied to VDD
bit $3 \quad$ Unimplemented: Read as ' 0 '
bit 2-0 FOSC2:FOSC0: Oscillator Selection bits
111 = External RC oscillator/CLKOUT function on RB4/OSC2/CLKOUT pin
$110=$ EC external clock/CLKOUT function on RB4/OSC2/CLKOUT pin
101 = Internal oscillator/CLKOUT function on RB4/OSC2/CLKOUT pin, RB5 function on RB5/OSC1/CLKIN pin
$100=$ Internal oscillator/RB4 function on RB4/OSC2/CLKOUT pin, RB5 function on RB5/OSC1/CLKIN pin
011 = External RC oscillator/RB4 function on RB4/OSC2/CLKOUT pin
$010=$ HS oscillator
$001=$ XT oscillator
$000=$ LP oscillator

| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| $-n=$ Value at POR | $1=$ Bit is set | $0=$ Bit is cleared |
| $x=$ Bit is unknown |  |  |

## REGISTER 12-2: CONFIG1L: CONFIGURATION BYTE (ADDRESS 300000h)

| U-0 | R/P-1 | R/P-1 | R/P-1 | R/P-1 | R/P-1 | R/P-1 | R/P-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | TR1 | TW1 | CP1 | DP | TR0 | TW0 | CP0 |
| bit 7 |  |  |  |  |  |  |  |


| bit 7 | Unimplemented: Read as ' 0 ' |
| :---: | :---: |
| bit 6 | TR1: Table Read Protection bit (memory area > 0400h byte address) 1 = Table reads are enabled <br> $0=$ Table reads are disabled from access outside of this block |
| bit 5 | TW1: Table Write Protection bit (memory area > 0400h byte address) $1=$ Table writes are enabled <br> $0=$ Table writes are disabled from access outside of this block |
| bit 4 | CP1: Code Protection bit (memory area > 0400h byte address) <br> 1 = Program memory code protection off <br> $0=$ Program memory code protected |
| bit 3 | DP: Data Protection bit for EEDATA Memory 1 = External reads and writes are enabled <br> $0=$ External reads and writes are disabled |
| bit 2 | TR0: Table Read Protection bit (memory area > 0000h - 03FFh byte address) <br> 1 = Table reads are enabled <br> $0=$ Table reads are disabled from access outside of this block |
| bit 1 | TW0: Table Write Protection bit (memory area > 0000h - 03FFh byte address) 1 = Table writes are enabled <br> $0=$ Table writes are disabled from access outside of this block |
| bit 0 | CPO: Code Protection bit (memory area > 0000h - 03FFh byte address) <br> 1 = Program memory code protection off <br> $0=$ Program memory code protected |
|  | Legend:   <br> $R=$ Readable bit $W=$ Writable bit $U=$ Unimplemented bit, read as ' 0 ' <br> $-n=$ Value at POR $1=$ Bit is set $0=$ Bit is cleared $\quad x=$ Bit is unknown |

REGISTER 12-3: CONFIG2H: CONFIGURATION REGISTER 2H (ADDRESS 300003h)

| R/P-1 | U-0 | R/P-1 | R/P-1 | R/P-1 | R/P-1 | R/P-1 | R/P-1 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| reserved | - | STVRE | $\overline{\text { WDTLE }}$ | WDPS2 | WDPS1 | WDPS0 | WDTE |
| bit 7 |  |  |  |  |  |  |  |

## bit 7 <br> Reserved

bit $6 \quad$ Unimplemented: Read as '0'
bit 5 STVRE: Stack Full/Underflow Reset Enable bit 1 = Reset on stack full/underflow enabled
$0=$ Disabled
bit $4 \quad \overline{\text { WDTLE: Watchdog Timer Long Delay Enable bit }}$
1 = Use WDPS<2:0> bits to set delay
$0=$ Enable long postscaler divider; $16 \times$ WDPS $<2: 0>$ bits
bit 3-1 WDPS2:WDPS0: Watchdog Timer Postscale Select bits
$111=1: 128$
$110=1: 64$
$101=1: 32$
$100=1: 16$
$011=1: 8$
$010=1: 4$
$001=1: 2$
$000=1: 1$
bit $0 \quad$ WDTE: Watchdog Timer Enable bit
1 = WDT enabled
$0=$ WDT disabled (control is placed on the SWDTE bit)

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $1=$ Bit is set | $0=$ Bit is cleared $\quad x=$ Bit is unknown |

## REGISTER 12-4: CONFIG2L: CONFIGURATION REGISTER 2L (ADDRESS 300002h)

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/P-1 | R/P-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | BOREN | PWRTE |
| bit 7 |  |  |  |  |  |  |  |

bit 7-2 Unimplemented: Read as '0'
bit 1 BOREN: Brown-out Reset Enable bit ${ }^{(1)}$
1 = Brown-out Reset enabled
0 = Brown-out Reset disabled

1 = PWRT disabled
$0=$ PWRT enabled
Note 1: Enabling Brown-out Reset automatically enables the Power-up Timer (PWRT), regardless of the value of bit PWRTE. Ensure the Power-up Timer is enabled any time Brown-out Reset is enabled.

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $1=$ Bit is set | $0=$ Bit is cleared $\quad x=$ Bit is unknown |

## PIC18F010/020

### 12.2 Watchdog Timer (WDT)

The Watchdog Timer is a free running, on-chip RC oscillator, which does not require any external components. This RC oscillator is separate from the internal oscillator of the OSC1/CLKI pin. That means that the WDT will run, even if the clock on the OSC1/CLKI and OSC2/CLKO/RA6 pins of the device has been stopped, for example, by execution of a SLEEP instruction.
During normal operation, a WDT time-out generates a device RESET (Watchdog Timer Reset). If the device is in SLEEP mode, a WDT time-out causes the device to wake-up and continue with normal operation (Watchdog Timer Wake-up). The TO bit in the RCON register will be cleared upon a WDT time-out.
The Watchdog Timer is enabled/disabled by a device configuration bit. If the WDT is enabled, software execution may not disable this function. When the WDTEN configuration bit is cleared, the SWDTEN bit enables/ disables the operation of the WDT.

The WDT time-out period values may be found in the Electrical Specifications section under parameter \#31. Values for the WDT postscaler may be assigned using the configuration bits or in software.

Note: The CLRWDT and SLEEP instructions clear the WDT and the postscaler, if assigned to the WDT and prevent it from timing out and generating a device RESET condition.

Note: When a CLRWDT instruction is executed and the prescaler is assigned to the WDT, the prescaler count will be cleared, but the prescaler assignment is not changed.

### 12.2.1 CONTROL REGISTER

Register 12-5 shows the WDTCON register. This is a readable and writable register, which contains a control bit that allows software to override the WDT enable configuration bit, only when the configuration bit has disabled the WDT.

REGISTER 12-5: WDTCON REGISTER

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | SWDTEN |

bit 7
bit 0
bit 7-1 Unimplemented: Read as '0'
bit $0 \quad$ SWDTEN: Software Controlled Watchdog Timer Enable bit 1 = Watchdog Timer is on
$0=$ Watchdog Timer is turned off

| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $1=$ Bit is set | $0=$ Bit is cleared $\quad x=$ Bit is unknown |

Note: $\quad$ This register must be unlocked to modify, see Section 12.4.

### 12.2.2 WDT POSTSCALER

The WDT has a postscaler that can extend the WDT Reset period. The postscaler is selected at the time of the device programming, by the value written to the CONFIG2H configuration register. An extended WDT is also available, multiplying the standard settings by 16.

The standard settings are also available in software when not setup in the CONFIG2H configuration. The WDTCON register allows enabling the WDT and setting the standard postscaler options.

Note: The WDTCON register must be unlocked before it can be modified (see Section 12.4.1).

FIGURE 12-1: WATCHDOG TIMER BLOCK DIAGRAM


Note: WDPS2:WDPS0 are bits in a configuration register.

TABLE 12-2: SUMMARY OF WATCHDOG TIMER REGISTERS

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CONFIG2H | reserved | - | STVRE | $\overline{\text { WDTLE }}$ | WDTPS2 | WDTPS2 | WDTPS0 | WDTEN |
| RCON | IPEN | - | - | $\overline{\mathrm{RI}}$ | $\overline{\mathrm{TO}}$ | $\overline{\mathrm{PD}}$ | $\overline{\mathrm{POR}}$ | $\overline{\mathrm{BOR}}$ |
| WDTCON | - | - | - | - | - | - | - | SWDTEN |

Legend: Shaded cells are not used by the Watchdog Timer.

### 12.3 Power-down Mode (SLEEP)

Power-down mode is entered by executing a SLEEP instruction.
If enabled, the Watchdog Timer will be cleared, but keeps running, the $\overline{\mathrm{PD}}$ bit ( $\mathrm{RCON}<3>$ ) is cleared, the $\overline{\mathrm{TO}}(\mathrm{RCON}<4>)$ bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had before the SLEEP instruction was executed (driving high, low or hi-impedance).
For lowest current consumption in this mode, place all I/O pins at either VdD or Vss, ensure no external circuitry is drawing current from the I/O pin, and disable external clocks. Pull all I/O pins that are hi-impedance inputs, high or low externally, to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or Vss for lowest current consumption. The contribution from on-chip pull-ups should be considered.
The $\overline{\text { MCLR }}$ pin must be at a logic high level (VIHMC), if enabled.

### 12.3.1 WAKE-UP FROM SLEEP

The device can wake-up from SLEEP through one of the following events:

1. External RESET input on $\overline{M C L R}$ pin.
2. Watchdog Timer Wake-up (if WDT was enabled).
3. Interrupt from INT pin, RB port change or a Peripheral Interrupt.

Other peripherals cannot generate interrupts, since during SLEEP, no on-chip clocks are present.
External $\overline{M C L R}$ Reset will cause a device RESET. All other events are considered a continuation of program execution and will cause a "wake-up". The $\overline{T O}$ and $\overline{P D}$ bits in the RCON register can be used to determine the cause of the device RESET. The $\overline{P D}$ bit, which is set on power-up, is cleared when SLEEP is invoked. The TO bit is cleared, if a WDT time-out occurred (and caused wake-up).
When the SLEEP instruction is being executed, the next instruction $(P C+2)$ is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt address. In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

### 12.3.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If an interrupt condition (interrupt flag bit and interrupt enable bits are set) occurs before the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT postscaler will not be cleared, the $\overline{\mathrm{TO}}$ bit will not be set and $\overline{\mathrm{PD}}$ bits will not be cleared.
- If the interrupt condition occurs during or after the execution of a SLEEP instruction, the device will immediately wake-up from SLEEP. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT postscaler will be cleared, the $\overline{\mathrm{TO}}$ bit will be set and the $\overline{\mathrm{PD}}$ bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the $\overline{\mathrm{PD}}$ bit. If the $\overline{\mathrm{PD}}$ bit is set, the SLEEP instruction was executed as a NOP.
To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.

### 12.3.3 TWO-SPEED CLOCK START-UP

When using an external clock source, wake-up from SLEEP causes a unique start-up procedure. The internal oscillator starts immediately upon wake-up, while the external source is stabilizing. Once the Oscillator Start-up Time-out (OST) is complete, the clock source is switched to the external clock. The result is nearly immediate code execution upon wake-up. Refer to Section 2.6.

FIGURE 12-2: WAKE-UP FROM SLEEP THROUGH INTERRUPT ${ }^{(1,2)}$


Note 1: XT, HS or LP oscillator mode assumed.
2: $\mathrm{GIE}=$ ' 1 ' assumed. In this case, after wake- up, the processor jumps to the interrupt routine. If $\mathrm{GIE}=$ ' 0 ', execution will continue in-line.
3: TOST = 1024Tosc (drawing not to scale) This delay will not occur for external RC oscillator, EC osc, and INTOSC modes.
4: CLKOUT is not available in these osc modes, but shown here for timing reference.

### 12.4 Secured Access Registers

This device contains programming options for safety critical peripherals. Because these safety critical peripherals can be programmed in software, the registers used to control these peripherals should be given limited access by the user's code. This way, errant code won't accidentally change settings in peripherals that could cause catastrophic results.
The registers that are considered safety critical are the Watchdog Timer Control register (WDTCON), the Low Voltage Detect register (LVDTCON), and the Oscillator Control register (OSCCON).

### 12.4.1 COMBINATION LOCK MODULE

Access is limited to using the Combination Lock module.
Two bits called Combination Lock (CMLK) bits are located in the lower two bits of the PSPCON register. These two bits, and only these two bits, must be set in sequence by the user's code.
The Combination Lock bits must be set sequentially, meaning that as soon as Combination Lock bit 1 is set, the second Combination Lock bit must be set on the following instruction cycle. If the user waits more than one machine cycle to set the second bit after setting the first, both bits will automatically be cleared in hardware, and the lock will remain closed.
Each instruction must only modify one combination lock bit at a time. This means that the first write to the register will write the CMLK1 to a '1', but CMLK0 will equal ' 0 '. The second write will only modify CMLKO. This means that the data written to the PSPCON register will have CMLK1 set to a ' 1 ' and CMLK0 set to a '1'. This leaves CMLK1 unmodified. This will restrict at least one of the instructions used to modify this register to a BSF of the PSPCON register. This will restrict the combination of instructions that will allow the lock to be opened, so that random code execution in the event of a software fault, will not cause the lock to be accidentally opened. The BSF instruction limitation will also prevent random code from setting both bits at the same time via a MOVWF instruction, since they are located in the same register.

Note: The Combination lock bits are write only bits. These bits will always return ' 0 ' when read.

When each bit is set and the combination lock is opened, the user will have three instruction cycles to modify the safety critical register of his choice. After three cycles have expired, the CMLK bits are cleared, the lock will close, and the user will have to set the CMLK bits in sequence again, in order to open the lock. Thus, for each attempt to modify a safety critical register, the combination lock must be opened before the register can be written to. The reason that three instruction cycles were chosen for the unlock time was to allow the user to put the "unlock" code in a subroutine call. This way, the user's code will only have one instance of the code that is used to unlock the module. The user would first set up the WREG register with the desired data to load into a secured register, then call a subroutine that contains the two BSF instructions, return from the routine, and modify the secured register.

```
;Setup WREG with data to be stored
; in a safety critical register
MAIN
    MOVLW 0x5A
    CALL UNLOCK
;Write must take place on next
;instruction cycle
    MOVWF OSCCON, O
    .
    ·
UNLOCK
    BSF PSPCON, CMLK1, 0
    BSF PSPCON, CMLKO, 0
    RETURN
```


### 12.5 Program Verification/Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

Note: Microchip Technology does not recommend code protecting windowed devices.

### 12.6 ID Locations

Five memory locations (200000h - 200007h) are designated as ID locations, where the user can store checksum or other code identification numbers. These locations are accessible during normal execution through the TBLRD instruction or during program/ verify. The ID locations can be read when the device is code protected.

### 12.7 In-Circuit Serial Programming

PIC18F010/020 microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and two other lines for power and ground. This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

### 13.0 INSTRUCTION SET SUMMARY

The PIC18F010/020 instruction set adds many enhancements to the previous PICmicro ${ }^{\circledR}$ instruction sets, while maintaining an easy migration from these PICmicro instruction sets.
Most instructions are a single program memory word (16-bits), but there are four instructions that require two program memory locations.
Each single word instruction is a 16-bit word divided into an OPCODE, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.
The instruction set is highly orthogonal and is grouped into four basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal operations
- Control operations

The PIC18F010/020 instruction set summary in Table 13-2 lists byte-oriented, bit-oriented, literal and control operations. Table 13-1 shows the opcode field descriptions.
Most byte-oriented instructions have three operands:

1. The file register (specified by the value of ' $f$ ')
2. The destination of the result (specified by the value of 'd')
3. The accessed memory
(specified by the value of 'a')
'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.
The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the WREG register. If ' d ' is one, the result is placed in the file register specified in the instruction.
All bit-oriented instructions have three operands:
4. The file register (specified by the value of ' $f$ ')
5. The bit in the file register (specified by the value of 'b')
6. The accessed memory
(specified by the value of 'a')
' $b$ ' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.
The literal instructions may use some of the following operands:

- A literal value to be loaded into a file register (specified by the value of ' $k$ ')
- The desired FSR register to load the literal value into (specified by the value of ' $f$ ')
- No operand required (specified by the value of '-')

The control instructions may use some of the following operands:

- A program memory address (specified by the value of ' $n$ ')
- The mode of the Call or Return instructions (specified by the value of 's')
- The mode of the Table Read and Table Write instructions (specified by the value of 'm')
- No operand required (specified by the value of '--')
All instructions are a single word, except for four double word instructions. These four instructions were made double word instructions so that all the required information is available in these 32-bits. In the second word, the 4 MSb 's are 1's. If this second word is executed as an instruction (by itself), it will execute as a NOP.
All single word instructions are executed in a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP.
The double word instructions execute in two instruction cycles.
One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz , the normal instruction execution time is $1 \mu \mathrm{~s}$. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is $2 \mu \mathrm{~s}$. Two word branch instructions (if true) would take $3 \mu \mathrm{~s}$.
Figure 13-1 shows the general formats that the instructions can have.

All examples use the following format to represent a hexadecimal number:

0xhh
where h signifies a hexadecimal digit.
The Instruction Set Summary, shown in Table 13-2, lists the instructions recognized by the Microchip assembler (MPASM ${ }^{\top M}$ ).
Section 13.1 provides a description of each instruction.

TABLE 13-1: OPCODE FIELD DESCRIPTIONS

| Field | Description |
| :---: | :---: |
| a | RAM access bit <br> $a=0$ : RAM location in Access RAM (BSR register is ignored) <br> $a=1$ : RAM bank is specified by BSR register |
| ACCESS | ACCESS = 0: RAM access bit symbol |
| BANKED | BANKED = 1: RAM access bit symbol |
| bbb | Bit address within an 8-bit file register (0 to 7) |
| BSR | Bank Select Register. Used to select the current RAM bank. |
| d | Destination select bit; $d=0$ : store result in WREG, $d=1$ : store result in file register $f$. |
| dest | Destination either the WREG register or the specified register file location |
| f | 8 -bit Register file address (0x00 to 0xFF) |
| $\mathrm{f}_{\mathrm{s}}$ | 12-bit Register file address (0x000 to 0xFFF). This is the source address. |
| $\mathrm{f}_{\mathrm{d}}$ | 12-bit Register file address (0x000 to 0xFFF). This is the destination address. |
| k | Literal field, constant data or label (may be either an 8-bit, 12-bit or a 20-bit value) |
| label | Label name |
| mm | The mode of the TBLPTR register for the Table Read and Table Write instructions Only used with Table Read and Table Write instructions: <br> No Change to register (such as TBLPTR with Table reads and writes) Post-Increment register (such as TBLPTR with Table reads and writes) Post-Decrement register (such as TBLPTR with Table reads and writes) Pre-Increment register (such as TBLPTR with Table reads and writes) |
| n | The relative address (2's complement number) for relative branch instructions, or the direct address for Call/Branch and Return instructions |
| PRODH | Product of Multiply high byte (Register at address 0xFF4) |
| PRODL | Product of Multiply low byte (Register at address 0xFF3) |
| S | Fast Call / Return mode select bit. <br> $\mathrm{s}=0$ : do not update into/from shadow registers <br> $s=1$ : certain registers loaded into/from shadow registers (Fast mode) |
| u | Unused or Unchanged (Register at address 0xFE8) |
| W | W = 0: Destination select bit symbol |
| WREG | Working register (accumulator) (Register at address 0xFE8) |
| x | Don't care (0 or 1) <br> The assembler will generate code with $x=0$. It is the recommended form of use for compatibility with all Microchip software tools. |
| TBLPTR | 21-bit Table Pointer (points to a Program Memory location) (Register at address 0xFF6) |
| TABLAT | 8-bit Table Latch (Register at address 0xFF5) |
| TOS | Top-of-Stack |
| PC | Program Counter |
| PCL | Program Counter Low Byte (Register at address 0xFF9) |
| PCH | Program Counter High Byte |
| PCLATH | Program Counter High Byte Latch (Register at address 0xFFA) |
| PCLATU | Program Counter Upper Byte Latch (Register at address 0xFFB) |
| GIE | Global Interrupt Enable bit |
| WDT | Watchdog Timer |
| $\overline{\mathrm{TO}}$ | Time-out bit |
| $\overline{\overline{P D}}$ | Power-down bit |
| C, DC, Z, OV, N | ALU status bits Carry, Digit Carry, Zero, Overflow, Negative |
| [ ] | Optional |
| ( ) | Contents |
| $\rightarrow$ | Assigned to |
| <> | Register bit field |
| $\epsilon$ | In the set of |
| italics | User defined term (font is courier) |

FIGURE 13-1: GENERAL FORMAT FOR INSTRUCTIONS


## TABLE 13-2: PIC18F010/020 INSTRUCTION SET

| Mnemonic, Operands |  | Description | Cycles | 16-Bit Instruction Word |  |  |  | Status Affected | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MSb |  | LSb |  |  |
| BYTE-ORIENTED FILE REGISTER OPERATIONS |  |  |  |  |  |  |  |  |  |
| ADDWF | $\mathrm{f}[, \mathrm{d}][, \mathrm{a}]$ |  | Add WREG and f | 1 | 0010 | 01 da | ffff | ffff | C, DC, Z, OV, N | 1, 2, 6 |
| ADDWFC | $\mathrm{f}[, \mathrm{d}][, \mathrm{a}]$ | Add WREG and Carry bit to f | 1 | 0010 | 00da | ffff | ffff | C, DC, Z, OV, N | 1, 2, 6 |
| ANDWF | $\mathrm{f}[, \mathrm{d}][, \mathrm{a}]$ | AND WREG with f | 1 | 0001 | 01da | ffff | ffff | Z, N | 1,2, 6 |
| CLRF | $\mathrm{f}[, \mathrm{a}]$ | Clear f | 1 | 0110 | 101a | ffff | ffff | Z | 2, 6 |
| COMF | $\mathrm{f}[, \mathrm{d}][, \mathrm{a}]$ | Complement f | 1 | 0001 | 11da | ffff | ffff | Z, N | 1, 2, 6 |
| CPFSEQ | $f[, a]$ | Compare f with WREG, skip = | 1 (2 or 3) | 0110 | 001a | ffff | ffff | None | 4, 6 |
| CPFSGT | $f[, a]$ | Compare f with WREG, skip > | 1 (2 or 3) | 0110 | 010a | ffff | ffff | None | 4, 6 |
| CPFSLT | f [,a] | Compare f with WREG, skip < | 1 (2 or 3) | 0110 | 000a | ffff | ffff | None | 1, 2, 6 |
| DECF | $\mathrm{f}[, \mathrm{d}][, \mathrm{a}]$ | Decrement f | 1 | 0000 | 01da | ffff | ffff | C, DC, Z, OV, N | 1, 2, 3, 4, 6 |
| DECFSZ | $\mathrm{f}[, \mathrm{d}][, a]$ | Decrement f, Skip if 0 | 1 (2 or 3) | 0010 | 11da | ffff | ffff | None | 1, 2, 3, 4, 6 |
| DCFSNZ | $\mathrm{f}[, \mathrm{d}][, \mathrm{a}]$ | Decrement f, Skip if Not 0 | 1 (2 or 3) | 0100 | 11da | ffff | ffff | None | 1, 2, 6 |
| INCF | $\mathrm{f}[, \mathrm{d}][, \mathrm{a}]$ | Increment f | 1 | 0010 | 10da | ffff | ffff | C, DC, Z, OV, N | 1, 2, 3, 4, 6 |
| INCFSZ | $\mathrm{f}[, \mathrm{d}][, \mathrm{a}]$ | Increment f, Skip if 0 | 1 (2 or 3) | 0011 | 11da | ffff | ffff | None | 4, 6 |
| INFSNZ | $\mathrm{f}[, \mathrm{d}][, \mathrm{a}]$ | Increment f, Skip if Not 0 | 1 (2 or 3) | 0100 | 10da | ffff | ffff | None | 1, 2, 6 |
| IORWF | $\mathrm{f}[, \mathrm{d}][, \mathrm{a}]$ | Inclusive OR WREG with f | 1 | 0001 | 00da | ffff | ffff | Z, N | 1, 2, 6 |
| MOVF | $\mathrm{f}[, \mathrm{d}][, \mathrm{a}]$ | Move f | 1 | 0101 | 00da | ffff | ffff | Z, N | 1, 6 |
| MOVFF | $\mathrm{f}_{\mathrm{s}}, \mathrm{f}_{\mathrm{d}}$ | Move $f_{s}$ (source) to 1 st word $\mathrm{f}_{\mathrm{d}}$ (destination)2nd word | 2 | 1100 | ffff <br> ffff | ffff ffff | ffff ffff | None |  |
| MOVWF | f [,a] | Move WREG to f | 1 | 0110 | 111a | ffff | ffff | None | 6 |
| MULWF | f [,a] | Multiply WREG with f | 1 | 0000 | 001a | ffff | ffff | None | 6 |
| NEGF | f [,a] | Negate f | 1 | 0110 | 110a | ffff | ffff | C, DC, Z, OV, N | 1, 2, 6 |
| RLCF | $\mathrm{f}[, \mathrm{d}][, \mathrm{a}]$ | Rotate Left f through Carry | 1 | 0011 | 01da | ffff | ffff | C, Z, N | 6 |
| RLNCF | $\mathrm{f}[, \mathrm{d}][, \mathrm{a}]$ | Rotate Left f (No Carry) | 1 | 0100 | 01 da | ffff | ffff | Z, N | 1, 2, 6 |
| RRCF | $\mathrm{f}[, \mathrm{d}][, \mathrm{a}]$ | Rotate Right f through Carry | 1 | 0011 | 00da | ffff | ffff | C, Z, N | 6 |
| RRNCF | $\mathrm{f}[, \mathrm{d}][, \mathrm{a}]$ | Rotate Right f (No Carry) | 1 | 0100 | 00da | ffff | ffff | Z, N | 6 |
| SETF | f [,a] | Set f | 1 | 0110 | 100a | ffff | ffff | None | 6 |
| SUBFWB | $\mathrm{f}[, \mathrm{d}][, \mathrm{a}]$ | Subtract $f$ from WREG with borrow | 1 | 0101 | 01da | ffff | ffff | C, DC, Z, OV, N | 1, 2, 6 |
| SUBWF | $\mathrm{f}[, \mathrm{d}][, \mathrm{a}]$ | Subtract WREG from f | 1 | 0101 | 11da | ffff | ffff | C, DC, Z, OV, N | 6 |
| SUBWFB | $\mathrm{f}[, \mathrm{d}][, \mathrm{a}]$ | Subtract WREG from $f$ with borrow | 1 | 0101 | 10da | ffff | ffff | C, DC, Z, OV, N | 1, 2, 6 |
| SWAPF | $\mathrm{f}[, \mathrm{d}][, \mathrm{a}]$ | Swap nibbles in f | 1 | 0011 | 10da | ffff | ffff | None | 4, 6 |
| TSTFSZ | $\mathrm{f}[, \mathrm{a}]$ | Test $f$, skip if 0 | 1 (2 or 3) | 0110 | 011a | ffff | ffff | None | 1, 2, 6 |
| XORWF | $\mathrm{f}[, \mathrm{d}][, \mathrm{a}]$ | Exclusive OR WREG with f | 1 | 0001 | 10da | ffff | ffff | Z, N | 6 |
| BIT-ORIENTED FILE REGISTER OPERATIONS |  |  |  |  |  |  |  |  |  |
| BCF | f, b [,a] | Bit Clear f | 1 | 1001 | bbba | ffff | ffff | None | 1, 2, 6 |
| BSF | $\mathrm{f}, \mathrm{b}$ [,a] | Bit Set f | 1 | 1000 | bbba | ffff | ffff | None | 1, 2, 6 |
| BTFSC | $\mathrm{f}, \mathrm{b}$ [,a] | Bit Test f, Skip if Clear | 1 (2 or 3) | 1011 | bbba | ffff | ffff | None | 3, 4, 6 |
| BTFSS | f, b [,a] | Bit Test f, Skip if Set | 1 (2 or 3) | 1010 | bbba | ffff | ffff | None | 3, 4, 6 |
| BTG | $\mathrm{f}[, \mathrm{d}][, \mathrm{a}]$ | Bit Toggle f | 1 | 0111 | bbba | ffff | ffff | None | 1, 2, 6 |

Note 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0 ), the value used will be that value present on the pins themselves. For example, if the data latch is ' 1 ' for a pin configured as input and is driven low by an external device, the data will be written back with a ' 0 '.
2: If this instruction is executed on the TMR0 register (and, where applicable, $d=1$ ), the prescaler will be cleared if assigned.
3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.
4: Some instructions are 2 word instructions. The second word of these instructions will be executed as a NOP, unless the first word of the instruction retrieves the information embedded in these 16 -bits. This ensures that all program memory locations have a valid instruction.
5: If the table write starts the write cycle to internal memory, the write will continue until terminated.
6: Microchip Assembler MASM automatically defaults destination bit 'd' to ' 1 ', while access bit 'a' defaults to ' 1 ' or ' 0 ' according to address of register being used.

TABLE 13-2: PIC18F010/020 INSTRUCTION SET (CONTINUED)

| Mnemonic, Operands |  | Description | Cycles | 16-Bit Instruction Word |  |  |  | Status Affected | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MS |  |  |  | LSb |  |  |
| CONTROL OPERATIONS |  |  |  |  |  |  |  |  |  |
| BC | n |  | Branch if Carry | 1 (2) | 1110 | 0010 | nnnn | nnnn | None |  |
| BN | n | Branch if Negative | 1 (2) | 1110 | 0110 | nnnn | nnnn | None |  |
| BNC | n | Branch if Not Carry | 1 (2) | 1110 | 0011 | nnnn | nnnn | None |  |
| BNN | n | Branch if Not Negative | 1 (2) | 1110 | 0111 | nnnn | nnnn | None |  |
| BNOV | n | Branch if Not Overflow | 1 (2) | 1110 | 0101 | nnnn | nnnn | None |  |
| BNZ | n | Branch if Not Zero | 2 | 1110 | 0001 | nnnn | nnnn | None |  |
| BOV | n | Branch if Overflow | 1 (2) | 1110 | 0100 | nnnn | nnnn | None |  |
| BRA | n | Branch Unconditionally | 1 (2) | 1101 | Onnn | nnnn | nnnn | None |  |
| BZ | n | Branch if Zero | 1 (2) | 1110 | 0000 | nnnn | nnnn | None |  |
| CALL | $\mathrm{n}, \mathrm{s}$ | Call subroutine1st word 2nd word | 2 | 1110 | $\begin{aligned} & \text { 110s } \\ & \text { kkkk } \end{aligned}$ | kkkk <br> kkkk | kkkk <br> kkkk | None |  |
| CLRWDT | - | Clear Watchdog Timer | 1 | 0000 | 0000 | 0000 | 0100 | $\overline{\text { TO, }} \overline{\mathrm{PD}}$ |  |
| DAW | - | Decimal Adjust WREG | 1 | 0000 | 0000 | 0000 | 0111 | C |  |
| GOTO | n | Go to address1st word 2nd word | 2 | 1110 | $\begin{aligned} & 1111 \\ & \text { kkkk } \end{aligned}$ | kkkk <br> kkkk | kkkk <br> kkkk | None |  |
| NOP | - | No Operation | 1 | 0000 | 0000 | 0000 | 0000 | None |  |
| NOP | - | No Operation (Note 4) | 1 | 1111 | xxxx | xxxx | xxxx | None |  |
| POP | - | Pop top of return stack (TOS) | 1 | 0000 | 0000 | 0000 | 0110 | None |  |
| PUSH | - | Push top of return stack (TOS) | 1 | 0000 | 0000 | 0000 | 0101 | None |  |
| RCALL | n | Relative Call | 2 | 1101 | 1 nnn | nnnn | nnnn | None |  |
| RESET |  | Software device RESET | 1 | 0000 | 0000 | 1111 | 1111 | All |  |
| RETFIE | s | Return from interrupt enable | 2 | 0000 | 0000 | 0001 | 000s | GIE/GIEH, PEIE/GIEL |  |
| RETLW | k | Return with literal in WREG | 2 | 0000 | 1100 | kkkk | kkkk | None |  |
| RETURN | s | Return from Subroutine | 2 | 0000 | 0000 | 0001 | 001s | None |  |
| SLEEP | - | Go into Standby mode | 1 | 0000 | 0000 | 0000 | 0011 | $\overline{\mathrm{TO}}, \overline{\mathrm{PD}}$ |  |

Note 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is ' 1 ' for a pin configured as input and is driven low by an external device, the data will be written back with a ' 0 '.
2: If this instruction is executed on the TMRO register (and, where applicable, $d=1$ ), the prescaler will be cleared if assigned.
3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.
4: Some instructions are 2 word instructions. The second word of these instructions will be executed as a nOP, unless the first word of the instruction retrieves the information embedded in these 16-bits. This ensures that all program memory locations have a valid instruction.
5: If the table write starts the write cycle to internal memory, the write will continue until terminated.
6: Microchip Assembler MASM automatically defaults destination bit 'd' to ' 1 ', while access bit 'a' defaults to ' 1 ' or ' 0 ' according to address of register being used.

TABLE 13-2: PIC18F010/020 INSTRUCTION SET (CONTINUED)

| Mnemonic, Operands | Description | Cycles | 16-Bit Instruction Word |  |  |  | Status <br> Affected | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MSb |  |  | LSb |  |  |
| LITERAL OPERATIONS |  |  |  |  |  |  |  |  |
| ADDLW k | Add literal and WREG | 1 | 0000 | 1111 | kkkk | kkkk | C, DC, Z, OV, N |  |
| ANDLW k | AND literal with WREG | 1 | 0000 | 1011 | kkkk | kkkk | Z, N |  |
| IORLW k | Inclusive OR literal with WREG | 1 | 0000 | 1001 | kkkk | kkkk | Z, N |  |
| LFSR f, k | Load FSR(f) with a 12-bit | 2 | 1110 | 1110 | 00 ff | kkkk | None |  |
|  | literal (k) |  | 1111 | 0000 | kkkk | kkkk |  |  |
| MOVLB k | Move literal to BSR<3:0> | 1 | 0000 | 0001 | 0000 | kkkk | None |  |
| MOVLW k | Move literal to WREG | 1 | 0000 | 1110 | kkkk | kkkk | None |  |
| MULLW k | Multiply literal with WREG | 1 | 0000 | 1101 | kkkk | kkkk | None |  |
| RETLW k | Return with literal in WREG | 2 | 0000 | 1100 | kkkk | kkkk | None |  |
| SUBLW k | Subtract WREG from literal | 1 | 0000 | 1000 | kkkk | kkkk | C, DC, Z, OV, N |  |
| XORLW k | Exclusive OR literal with WREG | 1 | 0000 | 1010 | kkkk | kkkk | Z, N |  |
| DATA MEMORY $\leftrightarrow$ PROGRAM MEMORY OPERATIONS |  |  |  |  |  |  |  |  |
| TBLRD* | Table Read | 2 | 0000 | 0000 | 0000 | 1000 | None |  |
| TBLRD* ${ }^{+}$ | Table Read with post-increment |  | 0000 | 0000 | 0000 | 1001 | None |  |
| TBLRD*- | Table Read with post-decrement |  | 0000 | 0000 | 0000 | 1010 | None |  |
| TBLRD+* | Table Read with pre-increment |  | 0000 | 0000 | 0000 | 1011 | None |  |
| TBLWT* | Table Write | 2 (5) | 0000 | 0000 | 0000 | 1100 | None |  |
| TBLWT* ${ }^{+}$ | Table Write with post-increment |  | 0000 | 0000 | 0000 | 1101 | None |  |
| TBLWT*- | Table Write with post-decrement |  | 0000 | 0000 | 0000 | 1110 | None |  |
| TBLWT+* | Table Write with pre-increment |  | 0000 | 0000 | 0000 | 1111 | None |  |

Note 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0 ), the value used will be that value present on the pins themselves. For example, if the data latch is ' 1 ' for a pin configured as input and is driven low by an external device, the data will be written back with a ' 0 '.
2: If this instruction is executed on the TMRO register (and, where applicable, $d=1$ ), the prescaler will be cleared if assigned.
3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.
4: Some instructions are 2 word instructions. The second word of these instructions will be executed as a nop, unless the first word of the instruction retrieves the information embedded in these 16 -bits. This ensures that all program memory locations have a valid instruction.
5: If the table write starts the write cycle to internal memory, the write will continue until terminated.
6: Microchip Assembler MASM automatically defaults destination bit 'd' to ' 1 ', while access bit 'a' defaults to ' 1 ' or ' 0 ' according to address of register being used.

### 13.1 Instruction Set

| ADDLW | ADD literal to WREG |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] ADDLW k |  |  |  |
| Operands: | $0 \leq \mathrm{k} \leq 255$ |  |  |  |
| Operation: | (WREG) $+\mathrm{k} \rightarrow$ WREG |  |  |  |
| Status Affected: | N,OV, C, DC, Z |  |  |  |
| Encoding: | 0000 | 1111 | kkkk | kkkk |
| Description: | The contents of WREG are added to the 8 -bit literal ' $k$ ' and the result is placed in WREG. |  |  |  |
| Words: | 1 |  |  |  |
| Cycles: | 1 |  |  |  |
| Q Cycle Activity: |  |  |  |  |
| Q1 | Q2 | Q3 |  | Q4 |
| Decode | Read literal ' $k$ ' |  |  | Write to WREG |
| Example: | ADDLW | 0x15 |  |  |
| Before Instruction |  |  |  |  |
| WREG | 0x10 |  |  |  |
| N | = ? |  |  |  |
| OV | = ? |  |  |  |
| C | ? |  |  |  |
| DC | $=$ ? |  |  |  |
| Z | ? |  |  |  |
| After Instruction |  |  |  |  |
| WREG | 0x25 |  |  |  |
| N | 0 |  |  |  |
| OV | $=0$ |  |  |  |
| C | = 0 |  |  |  |
| DC | $=0$ |  |  |  |
| Z | $=0$ |  |  |  |

ADDWF ADD WREG to
Syntax: [ label] ADDWF f [,d] [,a]
Operands: $\quad 0 \leq f \leq 255$
$d \in[0,1]$
$a \in[0,1]$
Operation: $\quad($ WREG $)+(\mathrm{f}) \rightarrow$ dest
Status Affected: N,OV, C, DC, Z
Encoding:
Description:

| 0010 | 01da | ffff | ffff |
| :---: | :---: | :---: | :---: |

Add WREG to register ' $f$ '. If ' $d$ ' is 0 , the result is stored in WREG. If 'd' is 1 , the result is stored back in register ' $f$ ' (default). If ' $a$ ' is 0 , the Access Bank will be selected. If 'a' is 1 , the Bank will be selected as per the BSR value.
Words: $\quad 1$
Cycles: 1
Q Cycle Activity:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Decode | Read <br> register 'f' | Process <br> Data | Write to <br> destination |

Example: ADDWF REG, W
Before Instruction

| WREG | $=0 \times 17$ |
| :--- | :--- |
| REG | $=0 \times \mathrm{C} 2$ |
| N | $=?$ |
| OV | $=?$ |
| C | $=?$ |
| DC | $=?$ |
| Z | $=?$ |

After Instruction

| WREG | $=0 \times D 9$ |
| :--- | :--- | :--- |
| REG | $=0 \times C 2$ |
| N | $=1$ |
| OV | $=0$ |
| C | $=0$ |
| DC | $=0$ |
| Z | $=0$ |

REG $=0 x C 2$
$=1$
OV
CO 0
$Z=0$

| ADDWFC | ADD WREG and Carry bit to f |
| :---: | :---: |
| Syntax: | [ label] ADDWFC f[, d [,a] ] |
| Operands: | $\begin{aligned} & 0 \leq f \leq 255 \\ & d \in[0,1] \\ & a \in[0,1] \end{aligned}$ |
| Operation: | $($ WREG $)+(\mathrm{f})+(\mathrm{C}) \rightarrow$ dest |
| Status Affected: | N,OV, C, DC, Z |
| Encoding: |  |
| Description: | Add WREG, the Carry Flag and data memory location ' $f$ '. If ' $d$ ' is 0 , the result is placed in WREG. If 'd' is 1 , the result is placed in data memory location ' $f$ '. If 'a' is 0 , the Access Bank will be selected. If ' $a$ ' is 1 , the Bank will be selected as per the BSR value. |
| Words: | 1 |
| Cycles: | 1 |

Q Cycle Activity:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Decode | Read <br> register ' $f$ ' | Process <br> Data | Write to <br> destination |

## Example: <br> ADDWFC REG, W

Before Instruction

| C | $=1$ |
| :--- | :--- |
| REG | $=0 \times 02$ |
| WREG | $=0 \times 4 \mathrm{D}$ |
| N | $=?$ |
| OV | $=?$ |
| DC | $=?$ |
| Z | $=?$ |

## After Instruction

$\mathrm{C}=0$
REG $=0 \times 02$
WREG $=0 \times 50$
$\mathrm{N}=0$
$\mathrm{OV}=0$
$D C=0$
$\mathrm{Z}=0$

| ANDLW | AND literal with WREG |  |  |
| :--- | :--- | :---: | :---: |
| Syntax: | [ label] ANDLW k |  |  |
| Operands: | $0 \leq \mathrm{k} \leq 255$ |  |  |
| Operation: | (WREG) .AND. $\mathrm{k} \rightarrow$ WREG |  |  |
| Status Affected: | $\mathrm{N}, \mathrm{Z}$ |  |  |
| Encoding: | 0000 |  |  |
|  | 1011 |  |  |
|  | kkkk |  |  |

Description: The contents of WREG are AND'ed with the 8-bit literal ' $k$ '. The result is placed in WREG.
Words: 1
Cycles: $\quad 1$
Q Cycle Activity:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Decode | Read literal <br> ' $k$ ' | Process <br> Data | Write to <br> WREG |

## Example: ANDLW 0x5F

Before Instruction

| WREG | $=0 \times \mathrm{AB}$ |
| :--- | :--- |
| N | $=?$ |
| Z | $=?$ |

After Instruction

| WREG | $=0 \times 03$ |
| :--- | :--- |
| N | $=0$ |
| Z | $=0$ |


| ANDWF | AND WREG with f |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] ANDWF f[,d [,a] ] |  |  |  |
| Operands: | $\begin{aligned} & 0 \leq f \leq 255 \\ & d \in[0,1] \\ & a \in[0,1] \end{aligned}$ |  |  |  |
| Operation: | (WREG) .AND. (f) $\rightarrow$ dest |  |  |  |
| Status Affected: | N,Z |  |  |  |
| Encoding: | 0001 | 01da | ffff | £ffff |
| Description: | The contents of WREG are AND'ed with register ' $f$ '. If ' $d$ ' is 0 , the result is stored in WREG. If 'd' is 1 , the result is stored back in register ' $f$ ' (default). If 'a' is 0 , the Access Bank will be selected. If 'a' is 1 , the bank will be selected as per the BSR value. |  |  |  |
| Words: | 1 |  |  |  |
| Cycles: | 1 |  |  |  |
| Q Cycle Activity: |  |  |  |  |
| Q1 | Q2 | Q3 |  | Q4 |
| Decode | Read register 'f' |  |  | Write to destination |
| Example: | ANDWF | REG, W |  |  |
| Before Instruction |  |  |  |  |
| WREG | $=0 \times 17$ |  |  |  |
| REG | $=0 \times \mathrm{C} 2$ |  |  |  |
| N | $=$ ? |  |  |  |
| Z | $=$ ? |  |  |  |
| After Instruction |  |  |  |  |
| WREG | $=0 \times 02$ |  |  |  |
| REG | $=0 \times C 2$ |  |  |  |
| N | $=0$ |  |  |  |
| Z | $=0$ |  |  |  |

BC Branch if Carry
Syntax: [label] BC $n$
Operands: $\quad-128 \leq n \leq 127$
Operation: if carry bit is ' 1 '

$$
(\mathrm{PC})+2+2 n \rightarrow P C
$$

Status Affected: None

Encoding: $\quad$| 1110 | 0010 | nnnn | nnnn |
| :--- | :--- | :--- | :--- |

Description: If the Carry bit is ' 1 ', then the program will branch.
The 2's complement number ' $2 n$ ' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be $\mathrm{PC}+2+2 \mathrm{n}$. This instruction is then a two-cycle instruction.
Words: $\quad 1$
Cycles: $\quad 1(2)$
Q Cycle Activity:
If Jump:
Q1

| Decode | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Read literal <br> 'n' | Process <br> Data | Write to PC |  |
| No | No <br> operation | No <br> operation | No <br> operation |
| If No Jump: |  |  |  |
| Q1 | Q2 | Q3 | Q4 |
| Decode | Read literal <br> 'n' | Process <br> Data | No <br> operation |

Example: HERE BC 5

Before Instruction

| PC | $=$ address (HERE) |
| ---: | :--- |
| After Instruction |  |
| If Carry | $=1 ;$ |
| PC | $=$ address (HERE+12) |
| If Carry | $=0 ;$ |
| PC | $=$ address (HERE+2) |


| BCF | Bit Clear f |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] BCF f, b [,a] |  |  |  |
| Operands: | $\begin{aligned} & 0 \leq f \leq 255 \\ & 0 \leq b \leq 7 \\ & a \in[0,1] \end{aligned}$ |  |  |  |
| Operation: | $0 \rightarrow f<b>$ |  |  |  |
| Status Affected: | None |  |  |  |
| Encoding: | 1001 | bbba | ffff | ffff |
| Description: | Bit 'b' in register ' $f$ ' is cleared. If ' $a$ ' is 0 , the Access Bank will be selected, overriding the BSR value. If 'a' $=1$, the Bank will be selected as per the BSR value. |  |  |  |
| Words: | 1 |  |  |  |
| Cycles: | 1 |  |  |  |
| Q Cycle Activity: |  |  |  |  |
| Decode | Read register ' f ' | $\begin{gathered} \hline \text { Proce } \\ \text { Data } \\ \hline \end{gathered}$ |  | $\begin{gathered} \text { Write } \\ \text { register ' } f \text { ' } \\ \hline \end{gathered}$ |
| Example: | BCF | FLAG_REG, |  | 7 |
| Before InstructionFLAG_REG = 0xC7 |  |  |  |  |
| After InstructionFLAG_REG = 0x47 |  |  |  |  |

BN Branch if Negative
Syntax: [label] BN $n$
Operands: $\quad-128 \leq n \leq 127$
Operation: if negative bit is ' 1 ' (PC) $+2+2 n \rightarrow P C$
Status Affected: None
Encoding:
Description:

| 1110 | 0110 | nnnn | nnnn |
| :--- | :--- | :--- | :--- |

If the Negative bit is ' 1 ', then the program will branch.
The 2's complement number ' $2 n$ ' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be $\mathrm{PC}+2+2 \mathrm{n}$. This instruction is then a two-cycle instruction.
Words: $\quad 1$
Cycles: 1(2)
Q Cycle Activity:
If Jump:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Decode | Read literal <br> 'n' | Process <br> Data | Write to PC |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |

If No Jump:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Decode | Read literal <br> ' $n$ ' | Process <br> Data | No <br> operation |


| Example: HERE | BN Jump |  |
| :---: | :--- | :--- |
| Before Instruction |  |  |
| PC | $=$ address (HERE) |  |
| After Instruction |  |  |
| If Negative | $=1 ;$ |  |
| PC | $=$ | address (Jump) |
| If Negative | $=$ | $0 ;$ |
| PC | $=$ | address (HERE+2) |


| BNC | Branch if Not Carry |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] BNC n |  |  |  |
| Operands: | $-128 \leq n \leq 127$ |  |  |  |
| Operation: | if carry bit is ' 0 '$(P C)+2+2 n \rightarrow P C$ |  |  |  |
| Status Affected: | None |  |  |  |
| Encoding: | 1110 | 0011 | nnnn | nnnn |
| Description: | If the Carry bit is ' 0 ', then the program will branch. |  |  |  |
|  | The 2's complement number ' 2 n ' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be $\mathrm{PC}+2+2 \mathrm{n}$. This instruction is then a two-cycle instruction. |  |  |  |

Words: 1
Cycles: 1(2)
Q Cycle Activity:
If Jump:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Decode | Read literal <br> 'n' | Process <br> Data | Write to PC |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |

If No Jump:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Decode | Read literal <br> 'n' | Process <br> Data | No <br> operation |

## Example: HERE BNC Jump

| Before Instruction |  |
| ---: | :--- |
| PC | $=$ address (HERE) |
| After Instruction |  |
| If Carry | $=0 ;$ |
| PC | $=$ address (Jump) |
| If Carry | $=1 ;$ |
| PC | $=$ address (HERE+2) |

BNN
Syntax:
Branch if Not Negative

Operands:


Operation: if negative bit is ' 0 ' (PC) $+2+2 n \rightarrow P C$
Status Affected: None
Encoding:
Description:

| 1110 | 0111 | nnnn | nnnn |
| :--- | :--- | :--- | :--- |

If the Negative bit is ' 0 ', then the program will branch.
The 2's complement number ' 2 n ' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be $\mathrm{PC}+2+2 \mathrm{n}$. This instruction is then a two-cycle instruction.
Words: $\quad 1$
Cycles: $\quad 1(2)$
Q Cycle Activity:
If Jump:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Decode | Read literal <br> 'n' | Process <br> Data | Write to PC |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |

If No Jump:

| Q1 | Q2 | Q3 |  |
| :---: | :---: | :---: | :---: |
| Q4 |  |  |  |
| Decode | Read literal <br> 'n' | Process <br> Data | No <br> operation |

## Example: HERE BNN Jump

Before Instruction

| PC | $=$ address (HERE) |
| :---: | :--- |
| After Instruction |  |
| If Negative | $=0 ;$ |
| PC | $=$ address (Jump) |
| If Negative | $=1 ;$ |
| PC | $=$ address (HERE +2 ) |


| BNOV | Branch if Not Overflow |
| :---: | :---: |
| Syntax: | [ label] BNOV n |
| Operands: | $-128 \leq n \leq 127$ |
| Operation: | if overflow bit is ' 0 ' $(P C)+2+2 n \rightarrow P C$ |
| Status Affected: Encoding: | None |
|  | 1110 0101 nnnn nnnn |
| Description: | If the Overflow bit is ' 0 ', then the program will branch. |
|  | The 2's complement number ' $2 n$ ' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be $P C+2+2 n$. This instruction is then a two-cycle instruction. |

Words: $\quad 1$
Cycles: 1(2)
Q Cycle Activity:
If Jump:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Decode | Read literal <br> 'n' | Process <br> Data | Write to PC |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |

If No Jump:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Decode | Read literal <br> 'n' | Process <br> Data | No <br> operation |

Example: HERE BNOV Jump

```
Before Instruction
PC = address (HERE)
After Instruction
If Overflow \(=0\);
PC \(=\) address (Jump)
If Overflow \(=1\);
\(\mathrm{PC}=\) address (HERE+2)
```

BNZ
Syntax: [label] BNZ n
Operands: $\quad-128 \leq n \leq 127$
Operation: if zero bit is ' 0 '
(PC) $+2+2 n \rightarrow P C$
Status Affected: None
Encoding:
Description:

| 1110 | 0001 | nnnn | nnnn |
| :--- | :--- | :--- | :--- |

If the Zero bit is ' 0 ', then the program will branch.
The 2's complement number ' 2 n ' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be $\mathrm{PC}+2+2 \mathrm{n}$. This instruction is then a two-cycle instruction.
Words: $\quad 1$
Cycles: 1(2)
Q Cycle Activity:
If Jump:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Decode | Read literal <br> 'n' | Process <br> Data | Write to PC |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |

If No Jump:

| Q1 | Q2 | Q3 |  |
| :---: | :---: | :---: | :---: |
| Q4 |  |  |  |
| Decode | Read literal <br> ' $n$ ' | Process <br> Data | No <br> operation |

Example: HERE BNZ Jump

Before Instruction

```
    PC = address (HERE)
After Instruction
    If Zero = 0;
        PC = address (Jump)
    If Zero = 1;
        PC = address (HERE+2)
```

| BRA | Unconditional Branch |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] BRA $n$ |  |  |  |
| Operands: | $-1024 \leq n \leq 1023$ |  |  |  |
| Operation: | $(\mathrm{PC})+2+2 \mathrm{n} \rightarrow \mathrm{PC}$ |  |  |  |
| Status Affected: | None |  |  |  |
| Encoding: | 1101 | Onnn | nnnn | n nnnn |
| Description: | Add the 2's complement number ' $2 n$ ' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be $\mathrm{PC}+2+2 n$. This instruction is a twocycle instruction. |  |  |  |
| Words: | 1 |  |  |  |
| Cycles: | 2 |  |  |  |
| Q Cycle Activity: |  |  |  |  |
| Q1 | Q2 | Q3 |  | Q4 |
| Decode | Read literal 'n' | Process Data |  | Write to PC |
| $\begin{gathered} \text { No } \\ \text { operation } \end{gathered}$ | No operation | No operation |  | No operation |
| Example: | HERE BRA Jump |  |  |  |
| Before Instruction <br> PC = address (HERE) |  |  |  |  |
| $\begin{aligned} & \text { After Instruction } \\ & \text { PC }\end{aligned}=$ address (Jump) |  |  |  |  |


| BSF | Bit Set f |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] BSF f, b [,a] |  |  |  |
| Operands: | $\begin{aligned} & 0 \leq f \leq 255 \\ & 0 \leq b \leq 7 \\ & a \in[0,1] \end{aligned}$ |  |  |  |
| Operation: | $1 \rightarrow \mathrm{f}<\mathrm{b}>$ |  |  |  |
| Status Affected: | None |  |  |  |
| Encoding: | 1000 | bbba | ffff | ffff |
| Description: | Bit 'b' in register ' $f$ ' is set. If 'a' is 0 Access Bank will be selected, overriding the BSR value. If 'a' is 1 , the Bank will be selected as per the BSR value (default). |  |  |  |
| Words: | 1 |  |  |  |
| Cycles: | 1 |  |  |  |
| Q Cycle Activity: |  |  |  |  |
| Q1 | Q2 | Q3 |  | Q4 |
| Decode | Read register ' f ' | $\begin{gathered} \hline \text { Proce } \\ \text { Dat } \end{gathered}$ |  | Write register ' f ' |
| Example: | BSF | FLAG_REG, 7, 1 |  |  |
| Before Instruction$\text { FLAG_REG }=0 \times 0 \mathrm{~A}$ |  |  |  |  |
| After Instruction$\text { FLAG_REG }=0 \times 8 \mathrm{~A}$ |  |  |  |  |

BTFSC
Syntax:
Operands:
Operation:
Status Affected:
Encoding:
Description:

Bit Test File, Skip if Clear
[ label] BTFSC f, b [,a]
$0 \leq f \leq 255$
$0 \leq b \leq 7$
$a \in[0,1]$
skip if $(f<b>)=0$
None

| 1011 | bbba | fffe | fffe |
| :---: | :---: | :---: | :---: |

If bit 'b' in register ' $f$ ' is 0 , then the next instruction is skipped.
If bit ' $b$ ' is 0 , then the next instruction fetched during the current instruction execution is discarded, and a NOP is executed instead, making this a twocycle instruction. If 'a' is 0 , the Access Bank will be selected, overriding the BSR value. If 'a' is 1 , the Bank will be selected as per the BSR value.
Words: 1
Cycles:
1
1(2)

Note: 3 cycles if skip and followed by a 2-word instruction.
Q Cycle Activity:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Decode | Read <br> register ' $f$ ' | Process <br> Data | No <br> operation |

If skip:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |

If skip and followed by 2-word instruction:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| No operation | No operation | No operation | No operation |
| No operation | No operation | No operation | No operation |
| Example: | HERE <br> FALSE <br> TRUE | BTFSC FL $:$ $:$ | 1, ACCESS |
| Before Instruction |  |  |  |
| After Instru If FLAG P If FLA P | $\begin{aligned} & =0 \\ & =a \\ & =\quad 1 \\ & =\quad a \end{aligned}$ | Ss (TRUE <br> SS (FALS |  |

## BTFSS

## Bit Test File, Skip if Set

Syntax:
[ label] BTFSS f, b [,a]
Operands:
$0 \leq f \leq 255$ $0 \leq b<7$ $a \in[0,1]$
Operation: $\quad$ skip if $(f<b>)=1$
Status Affected:
Encoding:
Description:

Words: 1
Cycles:
1(2)
Note: 3 cycles if skip and followed by a 2-word instruction.
Q Cycle Activity:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Decode | Read <br> register ' $f$ ' | Process <br> Data | No <br> operation |

If skip:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |

If skip and followed by 2-word instruction:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |


| Example: | HERE <br> FALSE <br> TRUE <br> TRUSS <br>  <br>  <br>  |
| :--- | :--- | :--- |

Before Instruction

| PC | $=$ address (HERE) |
| ---: | :--- |
| After Instruction |  |
| If $\mathrm{FLAG}<1>$ | $=0 ;$ |
| PC | $=$ address (FALSE) |
| If FLAG $<1>$ | $=1 ;$ |
| PC | $=$ address (TRUE) |





| CLRWDT | Clear Watchdog Timer |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] CLRWDT |  |  |  |
| Operands: | None |  |  |  |
| Operation: | $\begin{aligned} & 000 \mathrm{~h} \rightarrow \text { WDT, } \\ & 000 \mathrm{~h} \rightarrow \text { WDT postscaler, } \\ & 1 \rightarrow \overline{\overline{T O},} \\ & 1 \rightarrow \overline{\mathrm{PD}} \end{aligned}$ |  |  |  |
| Status Affected: $\overline{\mathrm{TO}}, \overline{\mathrm{PD}}$ |  |  |  |  |
| Encoding: | 0000 | 0000 | 0000 | 0100 |
| Description: | CLRWDT instruction resets the Watchdog Timer. It also resets the postscaler of the WDT. Status bits $\overline{\mathrm{TO}}$ and $\overline{\mathrm{PD}}$ are set. |  |  |  |
| Words: |  |  |  |  |
| Cycles: |  |  |  |  |
| Q Cycle Activity: |  |  |  |  |
| Q1 | Q2 | Q3 |  | Q4 |
|  | No operation | $\begin{gathered} \text { Process } \\ \text { Data } \\ \hline \end{gathered}$ |  | No operation |
| Example: CLRWDT |  |  |  |  |
| Before Instruction |  |  |  |  |
| WDT counter |  | ? |  |  |
| WDT postscaler |  | ? |  |  |
|  |  | ? |  |  |
| $\overline{\mathrm{PD}}$ |  | ? |  |  |
| After Instruction |  |  |  |  |
| WDT counter |  | 0x00 |  |  |
| ${ }_{\text {WD }}^{\text {TO }}$ postscaler |  | 0 |  |  |
|  |  | 1 |  |  |
| $\overline{P D}$ |  |  |  |  |


| COMF | Complement f |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] COMF f[,d [,a]] |  |  |  |
| Operands: | $\begin{aligned} & 0 \leq f \leq 255 \\ & d \in[0,1] \\ & a \in[0,1] \end{aligned}$ |  |  |  |
| Operation: | ( $\overline{\mathrm{f}}) \rightarrow$ dest |  |  |  |
| Status Affected: | N,Z |  |  |  |
| Encoding: | 0001 | 11da | ffff | £ ffff |
| Description: | The contents of register ' $f$ ' are complemented. If ' $d$ ' is 0 the result is stored in WREG. If 'd' is 1 the result is stored back in register ' $f$ ' (default). If 'a' is 0 , the Access Bank will be selected, overriding the BSR value. If 'a' is 1 , the Bank will be selected as per the BSR value. |  |  |  |
| Words: | 1 |  |  |  |
| Cycles: | 1 |  |  |  |
| Q Cycle Activity: |  |  |  |  |
| Q1 | Q2 | Q3 |  | Q4 |
| Decode | Read register ' f ' |  |  | Write to destination |

## Example: COMF REG

Before Instruction

| REG | $=0 \times 13$ |
| :--- | :--- |
| N | $=?$ |
| Z | $=?$ |


| After Instruction |  |  |
| ---: | :--- | :--- |
| REG | $=$ | $0 \times 13$ |
| WREG | $=$ | $0 \times E C$ |
| N | $=$ | 1 |
| Z | $=$ | 0 |


| CPFSEQ | Compare f with WREG, skip if $\mathbf{f}=$ WREG |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] CPFSEQ f[,a] |  |  |  |
| Operands: | $\begin{aligned} & 0 \leq f \leq 255 \\ & a \in[0,1] \end{aligned}$ |  |  |  |
| Operation: | $\begin{aligned} & \text { (f) }- \text { (WREG), } \\ & \text { skip if (f) = (WREG) } \\ & \text { (unsigned comparison) } \end{aligned}$ |  |  |  |
| Status Affected: | None |  |  |  |
| Encoding: | 0110 | $001 a$ | ffff | ffff |
| Description: | Compares the contents of data memory location ' $f$ ' to the contents of WREG by performing an unsigned subtraction. <br> If ' $f$ ' = WREG, then the fetched instruction is discarded and an NOP is executed instead making this a two-cycle instruction. If 'a' is 0 , the Access Bank will be selected, overriding the BSR value. If ' $a$ ' is 1 , the Bank will be selected as per the BSR value. |  |  |  |
| Words: | 1 |  |  |  |
| Cycles: | 1(2) |  |  |  |

Note: 3 cycles if skip and followed by a 2-word instruction.
Q Cycle Activity:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Decode | Read <br> register ' $f$ ' | Process <br> Data | No <br> operation |

If skip:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |

If skip and followed by 2-word instruction:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |

```
\begin{tabular}{lll} 
Example: & HERE & CPFSEQ REG \\
& NEQUAL & \(:\) \\
& EQUAL & \(:\)
\end{tabular}
```

Before Instruction

| PC Address | $=$ | HERE |
| ---: | :--- | :--- |
| WREG | $=$ | $?$ |
| REG | $=$ | $?$ |
| After Instruction |  |  |
| If REG | $=$ | WREG; |
| PC | $=$ | Address (EQUAL) |
| If REG | $\neq$ | WREG; |
| PC | $=$ | Address (NEQUAL) |


| CPFSGT | Compare f with WREG, skip if $\mathbf{f}>$ WREG |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] CPFSGT f[,a] |  |  |  |
| Operands: | $\begin{aligned} & 0 \leq f \leq 255 \\ & a \in[0,1] \end{aligned}$ |  |  |  |
| Operation: | (f) - (WREG), skip if (f) > (WREG) (unsigned comparison) |  |  |  |
| Status Affected: | None |  |  |  |
| Encoding: | 0110 | 010a |  | ffff |
| Description: | Compares the contents of data memory location ' $f$ ' to the contents of the WREG by performing an unsigned subtraction. <br> If the contents of 'f' are greater than the contents of, then the fetched instruction is discarded and a NOP is executed instead making this a two-cycle instruction. If 'a' is 0 , the Access Bank will be selected, overriding the BSR value. If 'a' is 1 , the Bank will be selected as per the BSR value. |  |  |  |
| Words: | 1 |  |  |  |
| Cycles: | 1(2) <br> Note: 3 cycles if skip and followed by a 2-word instruction. |  |  |  |
| Q Cycle Activity: |  |  |  |  |
| Decode | Read register ' f ' | Process Data |  | No ration |
| If skip: |  |  |  |  |
| Q1 | Q2 | Q3 |  | Q4 |
| No operation | No operation | $\begin{gathered} \text { No } \\ \text { operation } \end{gathered}$ |  | No ration |

If skip and followed by 2-word instruction:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |

Example:

| HERE | CPFSGT REG |
| :--- | :--- |
| NGREATER | $:$ |
| GREATER | $:$ |

Before Instruction

| PC | $=$ | Address (HERE) |
| :--- | :--- | :--- |
| WREG | $=$ | $?$ |
| After Instruction |  |  |
| If REG | $>$ | WREG; |
| PC | $=$ | Address (GREATER) |
| If REG | $\leq$ | WREG; |
| PC | $=$ | Address (NGREATER) |

## CPFSLT

## Compare f with WREG, skip if $f<$ WREG

Syntax:
[label] CPFSLT f[,a]
Operands:
$0 \leq f \leq 255$
$a \in[0,1]$
Operation:
(f) - (WREG),
skip if (f) < (WREG)
(unsigned comparison)
Status Affected: None
Encoding:
Description:

| 0110 | $000 a$ | ffff | ffff |
| :---: | :---: | :---: | :---: |

Compares the contents of data memory location ' $f$ ' to the contents of WREG by performing an unsigned subtraction.
If the contents of 'f' are less than the contents of WREG, then the fetched instruction is discarded and a NOP is executed instead making this a two-cycle instruction. If 'a' is 0 , the Access Bank will be selected. If 'a' is 1 , the Bank will be selected as per the BSR value.
Words: $\quad 1$
Cycles: 1(2)
Note: 3 cycles if skip and followed by a 2-word instruction.

Q Cycle Activity:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Decode | Read <br> register ' $f$ ' | Process <br> Data | No <br> operation |

If skip:


If skip and followed by 2-word instruction:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |


| Example: |  |  |
| :--- | :--- | :--- |
|  | HERE | CPFSLT REG |
|  | NLESS | $:$ |
|  | LESS | $:$ |

Before Instruction

| PC | $=$ Address (HERE) |
| :--- | :--- |
| WREG | $=?$ |

After Instruction

| If REG | $<$ WREG; |
| :--- | :--- |
| PC | $=$ Address (LESS) |
| If REG | $\geq$ WREG; |
| PC | $=$ Address (NLESS) |



DECF Decrement f
Syntax: [label] DECF f[,d [,a]]
Operands: $\quad 0 \leq f \leq 255$ $d \in[0,1]$
$a \in[0,1]$
Operation:
(f) $-1 \rightarrow$ dest

Status Affected: C,DC,N,OV,Z
Encoding:
Description:

| 0000 | 01da | ffff | ffff |
| :--- | :--- | :--- | :--- |

Decrement register ' $f$ '. If ' $d$ ' is 0 , the result is stored in WREG. If ' d ' is 1 , the result is stored back in register ' f ' (default). If ' $a$ ' is 0 , the Access Bank will be selected, overriding the BSR value. If 'a' is 1 , the Bank will be selected as per the BSR value.
Words: $\quad 1$
Cycles: $\quad 1$
Q Cycle Activity:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Decode | Read <br> register 'f' | Process <br> Data | Write to <br> destination |

Example:

DECF

CNT

Before Instruction

$$
\begin{array}{ll}
\text { CNT } & =0 \times 01 \\
Z & =0
\end{array}
$$

After Instruction
$\mathrm{CNT}=0 \times 00$


| DCFSNZ | Decrement $\mathbf{f}$, skip if not 0 |
| :---: | :---: |
| Syntax: | [label] DCFSNZ f[,d [,a]] |
| Operands: | $\begin{aligned} & 0 \leq f \leq 255 \\ & d \in[0,1] \\ & a \in[0,1] \end{aligned}$ |
| Operation: | $\begin{aligned} & \text { (f) }-1 \rightarrow \text { dest, } \\ & \text { skip if result } \neq 0 \end{aligned}$ |
| Status Affected: | None |
| Encoding: |  |
| Description: | The contents of register ' $f$ ' are decremented. If ' $d$ ' is 0 , the result is placed in WREG. If ' $d$ ' is 1 , the result is placed back in register ' $f$ ' (default). <br> If the result is not 0 , the next instruction, which is already fetched, is discarded, and a NOP is executed instead making it a twocycle instruction. If 'a' is 0 , the Access Bank will be selected, overriding the BSR value. If ' $a$ ' is 1, the Bank will be selected as per the BSR value. |
| Words: | 1 |
| Cycles: | 1(2) |

Note: 3 cycles if skip and followed by a 2-word instruction.

Q Cycle Activity:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Decode | Read <br> register 'f' | Process <br> Data | Write to <br> destination |

If skip:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |

If skip and followed by 2-word instruction:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |

$$
\begin{array}{llll}
\text { Example: } & \text { HERE } & \text { DCFSNZ } & \text { TEMP } \\
& \text { ZERO } & : & \\
& \text { NZERO } & : &
\end{array}
$$

Before Instruction

| TEMP | $=?$ |
| ---: | :--- |
| After Instruction |  |
| TEMP | $=$ TEMP - 1, |
| If TEMP | $=0 ;$ |
| PC | $=$ Address (ZERO) |
| If TEMP | $\neq 0 ;$ |
| PC | $=$ Address (NZERO) |


| GOTO | Unconditional Branch |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [label] GOTO k |  |  |  |
| Operands: | $0 \leq k \leq 1048575$ |  |  |  |
| Operation: | $k \rightarrow P C<20: 1>$ |  |  |  |
| Status Affected: | None |  |  |  |
| Encoding: <br> 1st word ( $k<7: 0>$ ) 2nd word(k<19:8>) | $\text { >) } \begin{aligned} & 1110 \\ & 1111 \end{aligned}$ | $\left\|\begin{array}{c} 1111 \\ \mathrm{k}_{19} \mathrm{kkk} \end{array}\right\|$ | $\mathrm{k}_{7} \mathrm{kkk}$ kkkk | $k k$ $k k k_{0}$ <br> $k$ <br> $\mathrm{kkkk}_{8}$  |
| Description: | GOTO allows an unconditional branch anywhere within entire 2 M byte memory range. The 20-bit value ' $k$ ' is loaded into $\mathrm{PC}<20: 1$. GOTO is always a two-cycle instruction. |  |  |  |
| Words: | 2 |  |  |  |
| Cycles: | 2 |  |  |  |
| Q Cycle Activity: |  |  |  |  |
| Decode | Read literal ' $k$ ' $<7$ :0>, | No operation |  | Read literal ' k '<19:8>, Write to PC |
| No operation | No operation | No operation |  | No operation |

## Example:

GOTO THERE
After Instruction
$\mathrm{PC}=$ Address (THERE)

INCF
Syntax:
Increment f

Operands
$0 \leq f \leq 255$
$d \in[0,1]$
$a \in[0,1]$
Operation:
(f) $+1 \rightarrow$ dest

Status Affected:
Encoding:
Description:
C,DC,N,OV,Z

| 0010 | 10da | ffff | ffff |
| :--- | :--- | :--- | :--- |

The contents of register ' $f$ ' are incremented. If ' $d$ ' is 0 , the result is placed in WREG. If ' $d$ ' is 1 , the result is placed back in register ' $f$ ' (default). If ' $a$ ' is 0 , the Access Bank will be selected, overriding the BSR value. If 'a' is 1, the Bank will be selected as per the BSR value.
Words: $\quad 1$
Cycles: $\quad 1$
Q Cycle Activity:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Decode | Read <br> register ' $f$ ' | Process <br> Data | Write to <br> destination |

## Example: INCF CNT

Before Instruction

| CNT | $=$ | $0 \times \mathrm{FF}$ |
| :--- | :--- | :--- |
| Z | $=$ | 0 |
| C | $=$ | $?$ |
| DC | $=$ | $?$ |

After Instruction

| CNT | $=0 \times 00$ |
| :--- | :--- |
| Z | $=1$ |
| C | $=1$ |
| DC | $=1$ |


| INCFSZ | Increment $\mathbf{f}$, skip if $\mathbf{0}$ |
| :---: | :---: |
| Syntax: | [ label] INCFSZ f[,d [,a] ] |
| Operands: | $\begin{aligned} & 0 \leq f \leq 255 \\ & d \in[0,1] \\ & a \in[0,1] \end{aligned}$ |
| Operation: | $\begin{aligned} & \text { (f) }+1 \rightarrow \text { dest, } \\ & \text { skip if result }=0 \end{aligned}$ |
| Status Affected:Encoding: | None |
|  |  |
| Description: | The contents of register ' $f$ ' are incremented. If ' $d$ ' is 0 , the result is placed in WREG. If ' $d$ ' is 1 , the result is placed back in register ' $f$ ' (default). <br> If the result is 0 , the next instruction, which is already fetched, is discarded, and a NOP is executed instead making it a two-cycle instruction. If 'a' is 0 , the Access Bank will be selected, overriding the BSR value. If 'a' is 1 , the Bank will be selected as per the BSR value. |
| Words: | 1 |
| Cycles: | 1(2) |

Note: 3 cycles if skip and followed by a 2-word instruction.
Q Cycle Activity:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Decode | Read <br> register 'f' | Process <br> Data | Write to <br> destination |

If skip:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |

If skip and followed by 2-word instruction:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |


| Example: | HERE | INCFSZ | CNT |
| :--- | :--- | :--- | :--- |
|  | NZERO | $:$ |  |
|  | ZERO | $:$ |  |

Before Instruction
$\mathrm{PC}=$ Address (HERE)
After Instruction

```
CNT = CNT + 1
If CNT = 0;
    PC = Address(ZERO)
If CNT # 0;
    PC = Address (NZERO)
```

INFSNZ
Syntax: [label] INFSNZ f[, d[,a]]
Operands: $\quad 0 \leq f \leq 255$
$d \in[0,1]$
$a \in[0,1]$
Operation: (f) $+1 \rightarrow$ dest,
skip if result $\neq 0$
Status Affected: None
Encoding:
Description:

| 0100 | 10da | ffff | ffff |
| :---: | :---: | :---: | :---: |

The contents of register ' $f$ ' are incremented. If 'd' is 0 , the result is placed in WREG. If ' $d$ ' is 1 , the result is placed back in register ' f ' (default).
If the result is not 0 , the next instruction, which is already fetched, is discarded, and a NOP is executed instead making it a twocycle instruction. If 'a' is 0 , the Access Bank will be selected, overriding the BSR value. If 'a' is 1 , the Bank will be selected as per the BSR value.
Words: $\quad 1$
Cycles: 1(2)
Note: 3 cycles if skip and followed by a 2-word instruction.
Q Cycle Activity:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Decode | Read <br> register 'f' | Process <br> Data | Write to <br> destination |

If skip:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |

If skip and followed by 2-word instruction:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |

$\begin{array}{llll}\text { Example: } & \begin{array}{l}\text { HERE } \\ \text { ZERO } \\ \text { NZERO }\end{array} & & \text { INFSNZ } \\ & \text { REG } \\ & & \end{array}$
Before Instruction
$\mathrm{PC}=$ Address (HERE)
After Instruction

$$
\begin{aligned}
\text { REG } & =\text { REG + } 1 \\
\text { If REG } & \neq 0 ; \\
\text { PC } & =\text { Address (NZERO) } \\
\text { If REG } & =0 ; \\
\text { PC } & =\text { Address (ZERO) }
\end{aligned}
$$



IORWF Inclusive OR WREG with f
Syntax: [label] IORWF f[,d[,a]]
Operands: $\quad 0 \leq f \leq 255$
$d \in[0,1]$
$a \in[0,1]$
Operation: (WREG).OR. (f) $\rightarrow$ dest
Status Affected:
Encoding:
Description:
N,Z

| 0001 | 00da | ffff | ffff |
| :--- | :--- | :--- | :--- |

Inclusive OR WREG with register ' $f$ '. If ' $d$ ' is 0 , the result is placed in WREG. If ' $d$ ' is 1 , the result is placed back in register ' $f$ ' (default). If ' $a$ ' is 0 , the Access Bank will be selected, overriding the BSR value. If 'a' is 1 , the Bank will be selected as per the BSR value.
Words: $\quad 1$
Cycles: $\quad 1$
Q Cycle Activity:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Decode | Read <br> register 'f' | Process <br> Data | Write to <br> destination |

Example: IORWF RESULT, W
Before Instruction

| RESULT | $=$ | $0 \times 13$ |
| :--- | :--- | :--- |
| WREG | $=$ | $0 \times 91$ |
| N | $=$ | $?$ |
| Z | $=$ | $?$ |

After Instruction

| RESULT | $=$ | $0 \times 13$ |
| :--- | :--- | :--- |
| WREG | $=$ | $0 \times 93$ |
| $N$ | $=$ | 1 |
| $Z$ | $=$ | 0 |


| LFSR | Load FSR |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] LFSR f,k |  |  |  |
| Operands: | $\begin{aligned} & 0 \leq f \leq 2 \\ & 0 \leq k \leq 4095 \end{aligned}$ |  |  |  |
| Operation: | $\mathrm{k} \rightarrow \mathrm{FSRf}$ |  |  |  |
| Status Affected: | None |  |  |  |
| Encoding: | 1110 1111 | 1110 0000 |  | $\mathrm{k}_{11} \mathrm{kkk}$ kkkk |
| Description: | The 12-bit literal ' $k$ ' is loaded into the file select register pointed to by ' f ' |  |  |  |
| Words: | 2 |  |  |  |
| Cycles: | 2 |  |  |  |
| Q Cycle Activity: |  |  |  |  |
| Decode | Read literal 'k' MSB | Process Data | Write <br> literal ' k ' MSB to FSRfH |  |
| Decode | $\begin{gathered} \text { Read literal } \\ \text { ' } \mathrm{l} \text { ' LSB } \\ \hline \end{gathered}$ | Process Data | Write literal 'k' to FSRfL |  |
| Example: | LFSR FSR2, 0x3AB |  |  |  |
| After Instruction |  |  |  |  |
| FSR2H | $=0 \times 03$ |  |  |  |
| FSR2L | $=0 \times A B$ |  |  |  |

MOVF Movef

| Syntax: | [ label] MOVF f[,d [,a]] |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Operands: | $\begin{aligned} & 0 \leq f \leq 255 \\ & d \in[0,1] \\ & a \in[0,1] \end{aligned}$ |  |  |  |
| Operation: | $\mathrm{f} \rightarrow$ dest |  |  |  |
| Status Affected: | N,Z |  |  |  |
| Encoding: | 0101 | 00da | ffff | ffff |

Description: The contents of register ' $f$ ' is moved to a destination dependent upon the status of 'd'. If 'd' is 0 , the result is placed in WREG. If 'd' is 1 , the result is placed back in register ' $f$ ' (default). Location 'f' can be anywhere in the 256 byte Bank. If 'a' is 0 , the Access Bank will be selected, overriding the BSR value. If 'a' is 1 , the Bank will be selected as per the BSR value.
Words: $\quad 1$
Cycles: $\quad 1$
Q Cycle Activity:

| Decode | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
|  | Read <br> register 'f' | Process <br> Data | Write <br> WREG |

Example: MOVF REG, W

| Before Instruction |  |  |
| :---: | :--- | :--- |
| REG | $=0 \times 22$ |  |
| WREG | $=$ | $0 \times F F$ |
| N | $=$ | $?$ |
| Z | $=$ | $?$ |


| After Instruction |  |  |
| ---: | :--- | :--- |
| REG | $=0 \times 22$ |  |
| WREG | $=0 \times 22$ |  |
| N | $=0$ |  |
| Z | $=0$ |  |



Words: 2
2 (3)
Cycle Activity:

## Before Instruction

After Instruction

MOVLB Move literal to low nibble in BSR
Syntax: [label] MOVLB k
Operands: $\quad 0 \leq k \leq 255$
Operation: $\quad k \rightarrow$ BSR
Status Affected: None
Encoding:
Description:

| 0000 | 0001 | kkkk | kkkk |
| :--- | :--- | :--- | :--- |

## Words:

The 8-bit literal ' $k$ ' is loaded into the Bank Select Register (BSR).

Cycles: $\quad 1$
Q Cycle Activity:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Decode | Read literal <br> ' $k$ ' | Process <br> Data | Write <br> literal ' $k$ ' to <br> BSR |

Example: movLB 0x01
Before Instruction
BSR register $=0 \times 0 \mathrm{~F}$
After Instruction
$B S R$ register $=0 \times 01$

| MOVLW | Move literal to WREG |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [label] MOVLW k |  |  |  |
| Operands: | $0 \leq \mathrm{k} \leq 255$ |  |  |  |
| Operation: | $\mathrm{k} \rightarrow$ WREG |  |  |  |
| Status Affected: | None |  |  |  |
| Encoding: | 0000 | 1110 | kkkk | kkkk |
| Description: | The eight bit literal ' $k$ ' is loaded into WREG. |  |  |  |
| Words: | 1 |  |  |  |
| Cycles: | 1 |  |  |  |
| Q Cycle Activity: |  |  |  |  |
| Decode | Read literal ' $k$ ' |  |  | Write to WREG |
| Example: | MOVLW | 0x5A |  |  |
| After Instruc WREG | $=0 \times 5 \mathrm{~A}$ |  |  |  |


| MULLW | Multiply Literal with WREG |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] MULLW |  | k |  |
| Operands: | $0 \leq \mathrm{k} \leq 255$ |  |  |  |
| Operation: | (WREG) $\mathrm{x} \mathrm{k} \rightarrow$ PRODH:PRODL |  |  |  |
| Status Affected: | None |  |  |  |
| Encoding: | 0000 | 1101 | kkkk | kkkk |
| Description: | An unsigned multiplication is carried out between the contents of WREG and the 8 -bit literal ' $k$ '. The 16-bit result is placed in PRODH:PRODL register pair. PRODH contains the high byte. WREG is unchanged. |  |  |  |
| Words: | 1 |  |  |  |
| Cycles: | 1 |  |  |  |
| Q Cycle Activity: |  |  |  |  |
| Decode | Read literal ' k ' | Proces Data |  | Write registers PRODH: PRODL |
| Example: | MULLW | $0 \mathrm{xC4}$ |  |  |
| Before Instruction |  |  |  |  |
| WREG $=0 \times \mathrm{E} 2$ |  |  |  |  |
| PRODH | $=$$=$ |  |  |  |
| PRODL | = |  |  |  |
| After Instruction |  |  |  |  |
| WREG | $=0 \times E 2$ |  |  |  |
| PRODH | $=0 x A D$ |  |  |  |
| PRODL | $=0 \times 08$ |  |  |  |


| MULWF | Multiply WREG with f |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] MULWF f[,a] |  |  |  |
| Operands: | $\begin{aligned} & 0 \leq f \leq 255 \\ & a \in[0,1] \end{aligned}$ |  |  |  |
| Operation: | (WREG) $\times$ (f) $\rightarrow$ PRODH:PRODL |  |  |  |
| Status Affected: | None |  |  |  |
| Encoding: | 0000 | $001 a$ | ffff | ffff |

Description: An unsigned multiplication is carried out between the contents of WREG and the register file location ' $f$ '. The 16-bit result is stored in the PRODH:PRODL register pair. PRODH contains the high byte.
Both WREG and ' $f$ ' are unchanged.
None of the status flags are affected.
Note that neither overflow nor carry is possible in this operation. A zero result is possible but not detected. If ' $a$ ' is 0 , the Access Bank will be selected, overriding the BSR value. If 'a' is 1, the Bank will be selected as per the BSR value.
Words: 1
Cycles: $\quad 1$
Q Cycle Activity:

| Q1 | Q2 |  | Q3 |  | Q4 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Decode | Read <br> register ' $f$ ' | Process <br> Data | Write <br> registers <br> PRODH: <br> PRODL |  |  |

## Example: MULWF REG

Before Instruction

| WREG | $=$ | $0 \times C 4$ |
| :--- | :--- | :--- |
| REG | $=$ | $0 \times B 5$ |
| PRODH | $=?$ |  |
| PRODL | $=?$ |  |

After Instruction

| WREG | $=0 \times C 4$ |
| :--- | :--- | :--- |
| REG | $=0 \times B 5$ |
| PRODH | $=0 \times 8 A$ |
| PRODL | $=0 \times 94$ |


| NEGF | Negate f |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [label] NEGF f[,a] |  |  |  |
| Operands: | $\begin{aligned} & 0 \leq f \leq 255 \\ & a \in[0,1] \end{aligned}$ |  |  |  |
| Operation: | $(\bar{f})+1 \rightarrow f$ |  |  |  |
| Status Affected: | N,OV, C, DC, Z |  |  |  |
| Encoding: | 0110 | 110a | ffff | ffff |
| Description: | Location ' $f$ ' is negated using two's complement. The result is placed in the data memory location ' $f$ '. If 'a' is 0 , the Access Bank will be selected, overriding the BSR value. If 'a' is 1 , the Bank will be selected as per the BSR value. |  |  |  |

Words: 1
Cycles: $\quad 1$
Q Cycle Activity:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Decode | Read <br> register ' $f$ ' | Process <br> Data | Write <br> register ' $f$ ' |

## Example: <br> NEGF REG

## Before Instruction

REG $=00111010$ [0×3A]
$\mathrm{N}=$ ?
$\mathrm{OV}=$ ?
$\mathrm{C}=$ ?
$D C=$ ?
$\mathrm{Z}=$ ?
After Instruction

| REG | $=$ | 1100 | $0110[0 \times C 6]$ |
| :--- | :--- | :--- | :--- |
| N | $=$ | 1 |  |
| OV | $=$ | 0 |  |
| C | $=$ | 0 |  |
| DC | $=$ | 0 |  |
| Z | $=0$ |  |  |

REG $=11000110$ [0xC6]
$\mathrm{N}=1$
C $=0$
$\begin{array}{ll}\mathrm{DC} & =0 \\ Z & =0\end{array}$

NOP No Operation
Syntax: [label] NOP

Operands: None
Operation: No operation
Status Affected: None
Encoding:

| 0000 | 0000 | 0000 | 0000 |
| :---: | :---: | :---: | :---: |
| 1111 | xxxx | xxxx | xxxx |

Description: No operation.
Words: $\quad 1$
Cycles: 1
Q Cycle Activity:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Decode | No <br> operation | No <br> operation | No <br> operation |

## Example:

None.

| POP | Pop Top of Return Stack |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] POP |  |  |  |
| Operands: | None |  |  |  |
| Operation: | (TOS) $\rightarrow$ bit bucket |  |  |  |
| Status Affected: | None |  |  |  |
| Encoding: | 0000 | 0000 000 | 0000 | 0110 |
| Description: | The TOS value is pulled off the return stack and is discarded. The TOS value then becomes the previous value that was pushed onto the return stack. <br> This instruction is provided to enable the user to properly manage the return stack to incorporate a software stack. |  |  |  |
| Words: | 1 |  |  |  |
| Cycles: | 1 |  |  |  |
| Q Cycle Activity: |  |  |  |  |
| Q1 | Q2 | Q3 |  | Q4 |
| Decode | No operation | Pop TOS value |  | No operation |
| Example: | POP |  |  |  |
| Before Instruction |  |  |  |  |
| TOS |  | $=0031 \mathrm{~A} 2 \mathrm{~h}$ |  |  |
| Stack (1 level down) |  | $=014332 \mathrm{~h}$ |  |  |
| After Instruction |  |  |  |  |
| TOS |  | $=014332 \mathrm{~h}$ |  |  |
| PC |  | $=$ NEW |  |  |


| PUSH | Push Top of Return Stack |  |  |
| :--- | :--- | :--- | :---: |
| Syntax: | $[$ label $] \quad$ PUSH |  |  |
| Operands: | None |  |  |
| Operation: | (PC+2) $\rightarrow$ TOS |  |  |
| Status Affected: | None |  |  |
| Encoding: | 0000 | 0000 |  |
|  | 0000 | 0101 |  |

Description: The PC+2 is pushed onto the top of the return stack. The previous TOS value is pushed down on the stack. This instruction allows implementing a software stack by modifying TOS, and then push it onto the return stack.
Words: $\quad 1$
Cycles: $\quad 1$
Q Cycle Activity:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Decode | Push PC+2 <br> onto return <br> stack | No <br> operation | No <br> operation |

## Example: PUSH

Before Instruction

| TOS | $=00345 \mathrm{Ah}$ |
| :--- | :--- |
| PC | $=000124 \mathrm{~h}$ |

After Instruction

| PC | $=000126 \mathrm{~h}$ |
| :--- | :--- |
| TOS | $=000126 \mathrm{~h}$ |
| Stack (1 level down) | $=00345 \mathrm{Ah}$ |


| RCALL | Relative Call |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] RCALL n |  |  |  |
| Operands: | $-1024 \leq n \leq 1023$ |  |  |  |
| Operation: | $\begin{aligned} & (\mathrm{PC})+2 \rightarrow \mathrm{TOS}, \\ & (\mathrm{PC})+2+2 \mathrm{n} \rightarrow \mathrm{PC} \end{aligned}$ |  |  |  |
| Status Affected: | None |  |  |  |
| Encoding: | 1101 | 1 nnn n | nnnn | n nnnn |
| Description: | Subroutine call with a jump up to 1 K from the current location. First, return address ( $\mathrm{PC}+2$ ) is pushed onto the stack. Then, add the 2's complement number ' $2 n$ ' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC+2+2n. This instruction is a two-cycle instruction. |  |  |  |
| Words: | 1 |  |  |  |
| Cycles: | 2 |  |  |  |
| Q Cycle Activity: |  |  |  |  |
| Decode | $\begin{gathered} \hline \text { Read literal } \\ \text { 'n' } \\ \text { Push PC to } \\ \text { stack } \\ \hline \end{gathered}$ | Process Data |  | Write to PC |
| No operation | No operation | No operation |  | No operation |
| Example: | HERE | RCALL Jump |  |  |
| Before Instruction |  |  |  |  |
| PC = | Address (HERE) |  |  |  |
| After Instruction |  |  |  |  |
| $\mathrm{PC}=$ | Address (Jump) |  |  |  |
| TOS = | Address (HERE+2) |  |  |  |


| RESET | Reset |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] RESET |  |  |  |
| Operands: | None |  |  |  |
| Operation: | Reset all registers and flags that are affected by a MCLR Reset. |  |  |  |
| Status Affected: | All |  |  |  |
| Encoding: | 0000 | 0000 | 1111 | 1111 |
| Description: | This instruction provides a way to execute a MCLR Reset in software. |  |  |  |
| Words: | 1 |  |  |  |
| Cycles: | 1 |  |  |  |
| Q Cycle Activity: |  |  |  |  |
| Q1 | Q2 |  |  | Q4 |
| Decode | Start reset |  |  | $\begin{gathered} \text { No } \\ \text { operation } \end{gathered}$ |

Example:

RESET

After Instruction
Registers = Reset Value Flags* = Reset Value


| RETLW | Return Literal to WREG |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] RETLW k |  |  |  |
| Operands: | $0 \leq k \leq 255$ |  |  |  |
| Operation: | $\begin{aligned} & \mathrm{k} \rightarrow \mathrm{~W}, \\ & \text { (TOS) } \rightarrow \text { PC, } \\ & \text { PCLATU, PCLATH are unchanged } \end{aligned}$ |  |  |  |
| Status Affected: | None |  |  |  |
| Encoding: | 0000 | 1100 | kkkk | kkkk |

Description: $\quad W$ is loaded with the eight bit literal ' $k$ '. The program counter is loaded from the top of the stack (the return address). The high address latch (PCLATH) remains unchanged.
Words: 1
Cycles: 2
Q Cycle Activity:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Decode | Read <br> literal 'k' | Process <br> Data | Pop PC from <br> stack, write <br> to WREG |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |

## Example:

| CALL TABLE | $;$ WREG contains table |
| ---: | :--- |
|  | $;$ offset value |
|  | $;$ WREG now has |
|  | $;$ table value |

$\stackrel{:}{:}$

| ADDWF PCL | ; WREG = offset |
| :--- | :--- |
| RETLW k0 | ; Begin table |
| RETLW k1 | ; |

:
RETLW kn ; End of table

Before Instruction WREG $=0 \times 07$

After Instruction WREG = value of kn

| RETURN | Return from Subroutine |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] RETURN [s] |  |  |  |
| Operands: | $s \in[0,1]$ |  |  |  |
| Operation: | $\begin{aligned} & (\mathrm{TOS}) \rightarrow \\ & \text { if } s=1 \end{aligned}$ <br> (WS) $\rightarrow$ W <br> (STATUS <br> (BSRS) <br> PCLATU, | P, $\rightarrow S$ BSR, <br> CLAT | TUS, <br> are u | unchanged |
| Status Affected: | None |  |  |  |
| Encoding: | 0000 | 0000 | 0001 | 1 001s |
| Description: | Return from subroutine. The stack is popped and the top of the stack (TOS) is loaded into the program counter. If ' $s$ ' $=1$, the contents of the shadow registers WS, STATUSS and BSRS are loaded into their corresponding registers, WREG, STATUS and BSR. If ' $s$ ' $=0$, no update of these registers occurs (default). |  |  |  |
| Words: | 1 |  |  |  |
| Cycles: | 2 |  |  |  |
| Q Cycle Activity: |  |  |  |  |
| Q1 | Q2 | Q3 |  | Q4 |
| Decode | No operation | Process <br> Data P |  | $\begin{gathered} \text { Pop PC from } \\ \text { stack } \end{gathered}$ |
| $\begin{gathered} \text { No } \\ \text { operation } \end{gathered}$ | No operation | No operation |  | $\begin{gathered} \text { No } \\ \text { operation } \end{gathered}$ |
| Example: | RETURN |  |  |  |
| After Call | $=\mathrm{TOS}$ |  |  |  |
| PC |  |  |  |  |
| RETURN FAST |  |  |  |  |
| Before Instruction |  |  |  |  |
| WRG | $=0 \times 04$ |  |  |  |
| STATUS | $=0 \times 00$ |  |  |  |
| BSR | $=0 \times 00$ |  |  |  |
| After Instruction |  |  |  |  |
| WREG | $=0 \times 04$ |  |  |  |
| STATUS | $=0 \times 00$ |  |  |  |
| BSR | $=0 \times 00$ |  |  |  |
| PC | $=\mathrm{TOS}$ |  |  |  |



| RLNCF | Rotate Left f (no carry) |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] RLNCF f[,d [,a]] |  |  |  |
| Operands: | $\begin{aligned} & 0 \leq f \leq 255 \\ & d \in[0,1] \\ & a \in[0,1] \end{aligned}$ |  |  |  |
| Operation: | $\begin{aligned} & (\mathrm{f}<\mathrm{n}>) \rightarrow \text { dest }<\mathrm{n}+1>, \\ & (\mathrm{f}<7>) \rightarrow \text { dest }<0> \end{aligned}$ |  |  |  |
| Status Affected: | N,Z |  |  |  |
| Encoding: | 0100 | 01da | ffff | f ffff |
| Description: | The contents of register ' f ' are rotated one bit to the left. If ' d ' is 0 the result is placed in WREG. If ' $d$ ' is 1 , the result is stored back in register ' $f$ ' (default). If ' $a$ ' is 0 , the Access Bank will be selected, overriding the BSR value. If ' $a$ ' is 1 , the Bank will be selected as per the BSR value. |  |  |  |
| Words: | 1 |  |  |  |
| Cycles: | 1 |  |  |  |
| Q Cycle Activity: |  |  |  |  |
| Decode | Read register ' f ' | Process Data |  | Write to destination |
| Example: | RLNCF | REG |  |  |
| Before Instruction |  |  |  |  |
| REG | 10101011 | 1011 |  |  |
| N |  |  |  |  |
| Z | $=$ ? |  |  |  |
| After Instruction |  |  |  |  |
| REG | - 01010111 |  |  |  |
| N | $=01010111$$=0$ |  |  |  |
| Z | $=0$ |  |  |  |

RRCF
Syntax:
Rotate Right fthrough Carry

Operands:
[ label] RRCF f[,d [,a] ]
$\quad 0 \leq f \leq 255$
$d \in[0,1]$
$a \in[0,1]$
Operation: $\quad(\mathrm{f}<\mathrm{n}>) \rightarrow$ dest<n-1>, $(\mathrm{f}<0>$ ) $\rightarrow \mathrm{C}$,
(C) $\rightarrow$ dest $<7>$

Status Affected: C,N,Z
Encoding:
Description:

| 0011 | 00da | ffff | ffff |
| :--- | :--- | :--- | :--- |

The contents of register ' $f$ ' are rotated one bit to the right through the Carry Flag. If ' d ' is 0 , the result is placed in WREG. If ' $d$ ' is 1 , the result is placed back in register ' $f$ ' (default). If ' $a$ ' is 0 , the Access Bank will be selected, overriding the BSR value. If 'a' is 1 , the Bank will be selected as per the BSR value.

## Words:



Cycles: $\quad 1$
Q Cycle Activity:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Decode | Read <br> register 'f' | Process <br> Data | Write to <br> destination |

## Example: RRCF REG, W

Before Instruction

| REG | $=$ | 1110 | 0110 |
| :--- | :--- | :--- | :--- |
| C | $=$ | 0 |  |
| N | $=$ |  |  |
| Z | $=$ | $?$ |  |

After Instruction

| REG | $=$ | 1110 | 0110 |
| :--- | :--- | :--- | :--- |
| WREG | $=$ | 0111 | 0011 |
| C | $=$ | 0 |  |
| N | $=$ | 0 |  |
| Z | $=$ | 0 |  |


| RRNCF | Rotate Right f (no carry) |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] RRNCF f[,d [,a]] |  |  |  |
| Operands: | $\begin{aligned} & 0 \leq f \leq 255 \\ & d \in[0,1] \\ & a \in[0,1] \end{aligned}$ |  |  |  |
| Operation: | $\begin{aligned} & (\mathrm{f}<\mathrm{n}>) \rightarrow \text { dest<n-1>, } \\ & (\mathrm{f}<0>) \rightarrow \text { dest }<7> \end{aligned}$ |  |  |  |
| Status Affected: | N,Z |  |  |  |
| Encoding: | 0100 | 00da | ffff | ffff |
| Description: | The contents of register ' $f$ ' are rotated one bit to the right. If 'd' is 0 , the result is placed in WREG. If 'd' is 1 , the result is placed back in register ' $f$ ' (default). If ' $a$ ' is 0 , the Access Bank will be selected, overriding the BSR value. If 'a' is 1 , the Bank will be selected as per the BSR value. |  |  |  |
| Words: | 1 |  |  |  |
| Cycles: | 1 |  |  |  |
| Q Cycle Activity: |  |  |  |  |
| Decode | Read register ' f ' | Process Data |  | Write to destination |
| Example 1: | RRNCF REG |  |  |  |
| Before Instruction |  |  |  |  |
| $\begin{aligned} & \text { REG } \\ & \mathrm{N} \end{aligned}$ | $\begin{array}{ll} = & 1101 \\ = & ? \end{array}$ | 0111 |  |  |
| Z |  |  |  |  |
| After Instruction |  |  |  |  |
| $\begin{aligned} & \text { REG } \\ & \mathrm{N} \\ & \mathrm{Z} \end{aligned}$ | $\begin{aligned} & =1110 \\ & = \\ & =0 \end{aligned}$ | 1011 |  |  |
| Example 2: | RRNCF REG, 0, 0 |  |  |  |
| Before Instruction |  |  |  |  |
| WREG | = ? |  |  |  |
| REG | $=1101$ | 0111 |  |  |
| N | = ? |  |  |  |
| Z | = ? |  |  |  |
| After Instruction |  |  |  |  |
| WREG | $=1110$ | 1011 |  |  |
| REG | $=11010111$$=1$ |  |  |  |
| N |  |  |  |  |
| Z | $=0$ |  |  |  |

## SETF <br> Set f

Syntax:
Operands: $\quad 0 \leq f \leq 255$
[label] SETF f[,a]
$a \in[0,1]$
Operation: $\quad$ FFh $\rightarrow f$
Status Affected: None
Encoding:
Description:

| 0110 | $100 a$ | ffff | ffff |
| :--- | :--- | :--- | :--- |

The contents of the specified register are set to FFh. If ' $a$ ' is 0 , the Access Bank will be selected, overriding the BSR value. If ' $a$ ' is 1 , the Bank will be selected as per the BSR value.
Words: $\quad 1$
Cycles: $\quad 1$
Q Cycle Activity:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Decode | Read <br> register ' $f$ ' | Process <br> Data | Write <br> register ' $f$ ' |

Example: SETF

REG

## Before Instruction

```
    REG = 0x5A
```

After Instruction
REG $=0 \times F F$

Before Instruction

After Instruction
xample 2: RRNCF REG, 0, 0
Before Instruction
WREG = ?
REG = 11010111
$\mathrm{Z}=$ ?
After Instruction

## PIC18F010/020

| SLEEP | Enter SLEEP mode |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] SLEEP |  |  |  |
| Operands: | None |  |  |  |
| Operation: | $\begin{aligned} & 00 \mathrm{~h} \rightarrow \text { WDT, } \\ & 0 \rightarrow \text { WDT postscaler, } \\ & 1 \rightarrow \overline{\mathrm{TO},} \\ & 0 \rightarrow \overline{\mathrm{PD}} \end{aligned}$ |  |  |  |
| Status Affected: | $\overline{\mathrm{TO}}, \overline{\mathrm{PD}}$ |  |  |  |
| Encoding: | 0000 | 0000 | 0000 | 0011 |
| Description: | The power-down status bit $(\overline{\mathrm{PD}})$ is cleared. The time-out status bit (TO) is set. Watchdog Timer and its postscaler are cleared. <br> The processor is put into SLEEP mode with the oscillator stopped. |  |  |  |
| Words: | 1 |  |  |  |
| Cycles: | 1 |  |  |  |
| Q Cycle Activity: |  |  |  |  |
| Q1 | Q2 | Q3 |  | Q4 |
| Decode | No operation | $\begin{gathered} \text { Proce } \\ \text { Dat } \end{gathered}$ |  | Go to sleep |

## Example: <br> SLEEP

Before Instruction

$$
\begin{aligned}
& \overline{\mathrm{TO}}=? \\
& \overline{\mathrm{PD}}=?
\end{aligned}
$$

After Instruction
$\overline{\mathrm{TO}}=1 \dagger$
$\overline{P D}=0$
$\dagger$ If WDT causes wake-up, this bit is cleared.


| SUBWF | Subtract WREG from f |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] SUBWF f[,d [,a]] |  |  |  |
| Operands: | $\begin{aligned} & 0 \leq f \leq 255 \\ & d \in[0,1] \\ & a \in[0,1] \end{aligned}$ |  |  |  |
| Operation: | (f) - (WREG) $\rightarrow$ dest |  |  |  |
| Status Affected: | N,OV, C, DC, Z |  |  |  |
| Encoding: | 0101 | 11da | ffff | ffff |
| Description: | Subtract WREG from register ' $f$ ' (2's complement method). If 'd' is 0 , the result is stored in WREG. If ' $d$ ' is 1 , the result is stored back in register ' $f$ ' (default). If 'a' is 0 , the Access Bank will be selected, overriding the BSR value. If 'a' is 1, the Bank will be selected as per the $B S R$ value. |  |  |  |
| Words: | 1 |  |  |  |
| Cycles: | 1 |  |  |  |
| Q Cycle Activity: |  |  |  |  |
| Q1 | Q2 | Q3 |  | Q4 |
| Decode | Read register ' f ' | Proce |  | Write to destination |

SUBWF Subtract WREG from f (cont'd)
Example 1: SUBWF REG

Before Instruction

$$
\begin{array}{ll}
\text { REG } & =3 \\
\text { WREG } & =2 \\
\mathrm{C} & =?
\end{array}
$$

After Instruction

| REG | $=1$ |  |
| :--- | :--- | :--- |
| WREG | $=2$ |  |
| C | $=1$ |  |
| Z | $=0$ |  |
| N | $=0$ |  |
| 2: result is positive |  |  |
|  |  |  |
|  | SUBWF | REG, W |

Before Instruction

$$
\begin{array}{ll}
\text { REG } & =2 \\
\text { WREG } & =2 \\
C & =?
\end{array}
$$

After Instruction

| REG | $=2$ |  |
| :--- | :--- | :--- |
| WREG | $=0$ |  |
| C | $=1 \quad ;$ result is zero |  |
| Z | $=1$ |  |
| N | $=0$ |  |
| 3: |  |  |
|  |  |  |
|  |  |  |

Before Instruction

$$
\begin{array}{lll}
\text { REG } & =1 \\
\text { WREG } & =2 \\
\text { C } & =?
\end{array}
$$

After Instruction

| REG | $=0 \times F F \quad ;(2 ' s ~ c o m p l e m e n t)$ |
| :--- | :--- |
| WREG | $=2$ |
| C | $=0 \quad ;$ result is negative |
| Z | $=0$ |
| N | $=1$ |


| SUBWFB | Subtract WREG from f with Borrow |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] SUBWFB f[, d [,a]] |  |  |  |
| Operands: | $\begin{aligned} & 0 \leq f \leq 255 \\ & d \in[0,1] \\ & a \in[0,1] \end{aligned}$ |  |  |  |
| Operation: | (f) - (WREG) - ( $\overline{\mathrm{C}}) \rightarrow$ dest |  |  |  |
| Status Affected: | N,OV, C, DC, Z |  |  |  |
| Encoding: | 0101 | 10da | ffff | £ ffff |
| Description: | Subtract WREG and the carry flag (borrow) from register 'f' (2's complement method). If ' $d$ ' is 0 , the result is stored in WREG. If ' d ' is 1 , the result is stored back in register ' $f$ ' (default). If 'a' is 0 , the Access Bank will be selected, overriding the BSR value. If 'a' is 1, the Bank will be selected as per the BSR value. |  |  |  |
| Words: | 1 |  |  |  |
| Cycles: | 1 |  |  |  |
| Q Cycle Activity: |  |  |  |  |
| Q1 | Q2 | Q |  | Q4 |
| Decode | Read register 'f' | Proc |  | Write to destination |


| SWAPF | Swap nibbles in f |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] SWAPF f[,d [,a]] |  |  |  |
| Operands: | $\begin{aligned} & 0 \leq f \leq 255 \\ & d \in[0,1] \\ & a \in[0,1] \end{aligned}$ |  |  |  |
| Operation: | $\begin{aligned} & (\mathrm{f}<3: 0>) \rightarrow \text { dest }<7: 4>, \\ & (\mathrm{f}<7: 4>) \rightarrow \text { dest }<3: 0> \end{aligned}$ |  |  |  |
| Status Affected: | None |  |  |  |
| Encoding: | 0011 | 10da | ffff | ffff |
| Description: | The upper and lower nibbles of register ' $f$ ' are exchanged. If ' $d$ ' is 0 , the result is placed in WREG. If 'd' is 1 , the result is placed in register ' $f$ ' (default). If 'a' is 0 , the Access Bank will be selected, overriding the BSR value. If 'a' is 1 , the Bank will be selected as per the BSR value. |  |  |  |
| Words: | 1 |  |  |  |
| Cycles: | 1 |  |  |  |
| Q Cycle Activity: |  |  |  |  |
| Decode | Read register ' f ' |  |  | Write to destination |
| Example: | SWAPF | REG |  |  |
| Before Instruction |  |  |  |  |
| REG | 0x53 |  |  |  |
| After Instruction |  |  |  |  |
|  | 0x35 |  |  |  |


| Table Read |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] | TBLRD ( *; *+; *-; + ${ }^{*}$ ) |  |  |
| Operands: | None |  |  |  |
| Operation: | if TBLRD *, <br> (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT; <br> TBLPTR - No Change; <br> if TBLRD * ${ }^{\text {, }}$ <br> (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT; <br> (TBLPTR) $+1 \rightarrow$ TBLPTR; <br> if TBLRD *-, <br> (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT; <br> (TBLPTR) $-1 \rightarrow$ TBLPTR; <br> if TBLRD ${ }^{*}$, <br> (TBLPTR) $+1 \rightarrow$ TBLPTR; <br> (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT; |  |  |  |
| Status Affected: Encoding: | None |  |  |  |
|  | 0000 | 0000 | 0000 | $\begin{array}{rl}10 \mathrm{nn} \\ \mathrm{nm}=0 & * \\ =1 & * \\ =2 & * \\ =3 & +*\end{array}$ |
| Description: | This instruction is used to read the contents of Program Memory (P.M.). To address the program memory, a pointer called Table Pointer (TBLPTR) is used. |  |  |  |
|  | The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2 Mbyte address range. |  |  |  |
|  | $\begin{array}{ll} \text { TBLPTR[0] }=0: & \text { Least Significant } \\ & \text { Byte of Program } \\ & \text { Memory Word } \end{array}$ |  |  |  |
|  | TBLPTR[0] = 1 : |  | Most Significant <br> Byte of Program Memory Word |  |
|  | The TBLRD instruction can modify the value of TBLPTR as follows: <br> - no change <br> - post-increment <br> - post-decrement <br> - pre-increment |  |  |  |
| Words: | 1 |  |  |  |
| Cycles: | 2 |  |  |  |
| Q Cycle Activity: |  |  |  |  |
| Q1 | Q2 | Q3 | Q4 |  |
| Decode | No operation | No operation |  |  |
| No operation | No operation (Read Program Memory) | No operation |  |  |

## TBLRD <br> Table Read (cont'd)

## Example 1: TBLRD *+ ;

Before Instruction

| TABLAT | $=$ | $0 \times 55$ |
| :--- | :--- | :--- |
| TBLPTR | $=$ | $0 \times 00 \mathrm{~A} 356$ |
| MEMORY $(0 \times 00 A 356)$ | $=0 \times 34$ |  |
| After Instruction |  |  |
| TABLAT | $=0 \times 34$ |  |
| TBLPTR | $=0 \times 00 \mathrm{~A} 357$ |  |
| mple 2: | TBLRD $+*$ | $;$ |

Before Instruction

| TABLAT | $=0 \times A A$ |
| :--- | :--- |
| TBLPTR | $=0 \times 01$ A357 |
| MEMORY $(0 \times 01$ A357 $)$ | $=0 \times 12$ |
| MEMORY $(0 \times 01$ A358) | $=0 \times 34$ |

After Instruction

| TABLAT | $=0 \times 34$ |
| :--- | :--- |
| TBLPTR | $=0 \times 01 \mathrm{~A} 358$ |



## TSTFSZ

Syntax:
Test $\mathbf{f}$, skip if $\mathbf{0}$

Operands:
$0 \leq f \leq 255$ $a \in[0,1]$
Operation: $\quad$ skip if $f=0$
Status Affected:
None
Encoding:
Description:

Words:
Cycles:
1 (2)
Note: 3 cycles if skip and followed by a 2 -word instruction
Q Cycle Activity:

| Decode | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Read <br> register ' $f$ ' | Process <br> Data | No <br> operation |  | If skip:


| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |

If skip and followed by 2-word instruction:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |


| Example: |  | HERE | TSTFSZ |
| :--- | :--- | :--- | :--- |
|  | CNT |  |  |
|  | NZERO | $:$ |  |
|  | ZERO | $:$ |  |

Before Instruction
PC $\quad=\quad$ Address (HERE)
After Instruction

$$
\begin{array}{rll}
\text { If CNT } & = & 0 \times 00, \\
\text { PC } & = & \text { Address (ZERO) } \\
\text { If CNT } & \neq & 0 \times 00, \\
\text { PC } & = & \text { Address (NZERO) }
\end{array}
$$

XORLW
Syntax:
Exclusive OR literal with WREG

Operands: $\quad 0 \leq k \leq 255$
Operation: (WREG).XOR. $\mathrm{k} \rightarrow$ WREG
Status Affected:
Encoding:
Description:

Words: $\quad 1$
Cycles: $\quad 1$
Q Cycle Activity:

| Q1 | Q3 | Q4 |  |
| :---: | :---: | :---: | :---: |
| Decode | Read <br> literal 'k' | Process <br> Data | Write to <br> WREG |

## Example: XORLW 0xAF

Before Instruction

| WREG | $=0 \times B 5$ |
| :--- | :--- |
| N | $=?$ |
| Z | $=?$ |

After Instruction

$$
\text { WREG }=0 \times 1 \mathrm{~A}
$$

$\mathrm{N}=0$
$\mathrm{Z}=0$

| XORWF | Exclusive OR WREG with f |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] XORWF f[,d [,a] ] |  |  |  |
| Operands: | $\begin{aligned} & 0 \leq f \leq 255 \\ & d \in[0,1] \\ & a \in[0,1] \end{aligned}$ |  |  |  |
| Operation: | (WREG) .XOR. (f) $\rightarrow$ dest |  |  |  |
| Status Affected: | N,Z |  |  |  |
| Encoding: | 0001 | 10da | ffff | f ffff |
| Description: | Exclusive OR the contents of WREG with register ' $f$ '. If ' $d$ ' is 0 , the result is stored in WREG. If ' $d$ ' is 1 , the result is stored back in the register ' $f$ ' (default). If 'a' is 0 , the Access Bank will be selected, overriding the BSR value. If ' $a$ ' is 1 , the Bank will be selected as per the BSR value. |  |  |  |
| Words: | 1 |  |  |  |
| Cycles: | 1 |  |  |  |
| Q Cycle Activity: |  |  |  |  |
| Q1 | Q2 | Q3 Q4 |  | Q4 |
| Decode | Read register ' f ' | ProcessData |  | Write to destination |
| Example: | XORWF | REG |  |  |
| Before Instruction |  |  |  |  |
| REG | $=0 \times \mathrm{AF}$ |  |  |  |
| WREG | $=0 \times B 5$ |  |  |  |
| N | $=$ ? |  |  |  |
| Z | $=$ ? |  |  |  |
| After Instruction |  |  |  |  |
| REG | $=0 \times 1 \mathrm{~A}$ |  |  |  |
| WREG | $=0 \times B 5$ |  |  |  |
| N | $=0$ |  |  |  |
| Z | $=0$ |  |  |  |

### 14.0 DEVELOPMENT SUPPORT

The PICmicro ${ }^{\circledR}$ microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
- MPLAB ${ }^{\circledR}$ IDE Software
- Assemblers/Compilers/Linkers
- MPASM ${ }^{\text {TM }}$ Assembler
- MPLAB C17 and MPLAB C18 C Compilers
- MPLINK ${ }^{\text {TM }}$ Object Linker/ MPLIB ${ }^{\text {M }}$ Object Librarian
- Simulators
- MPLAB SIM Software Simulator
- Emulators
- MPLAB ICE 2000 In-Circuit Emulator
- ICEPIC ${ }^{\text {TM }}$ In-Circuit Emulator
- In-Circuit Debugger
- MPLAB ICD
- Device Programmers
- PRO MATE ${ }^{\circledR}$ II Universal Device Programmer
- PICSTART ${ }^{\circledR}$ Plus Entry-Level Development Programmer
- Low Cost Demonstration Boards
- PICDEM ${ }^{\text {™ }} 1$ Demonstration Board
- PICDEM 2 Demonstration Board
- PICDEM 3 Demonstration Board
- PICDEM 17 Demonstration Board
- KeeLoo ${ }^{\circledR}$ Demonstration Board


### 14.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8-bit microcontroller market. The MPLAB IDE is a Windows ${ }^{\circledR}$-based application that contains:

- An interface to debugging tools
- simulator
- programmer (sold separately)
- emulator (sold separately)
- in-circuit debugger (sold separately)
- A full-featured editor
- A project manager
- Customizable toolbar and key mapping
- A status bar
- On-line help


## The MPLAB IDE allows you to:

- Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PICmicro emulator and simulator tools (automatically updates all project information)
- Debug using:
- source files
- absolute listing file
- machine code

The ability to use MPLAB IDE with multiple debugging tools allows users to easily switch from the costeffective simulator to a full-featured emulator with minimal retraining.

### 14.2 MPASM Assembler

The MPASM assembler is a full-featured universal macro assembler for all PICmicro MCU's.
The MPASM assembler has a command line interface and a Windows shell. It can be used as a stand-alone application on a Windows 3.x or greater system, or it can be used through MPLAB IDE. The MPASM assembler generates relocatable object files for the MPLINK object linker, Intel ${ }^{\circledR}$ standard HEX files, MAP files to detail memory usage and symbol reference, an absolute LST file that contains source lines and generated machine code, and a COD file for debugging.
The MPASM assembler features include:

- Integration into MPLAB IDE projects.
- User-defined macros to streamline assembly code.
- Conditional assembly for multi-purpose source files.
- Directives that allow complete control over the assembly process.


### 14.3 MPLAB C17 and MPLAB C18 C Compilers

The MPLAB C17 and MPLAB C18 Code Development Systems are complete ANSI 'C' compilers for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers, respectively. These compilers provide powerful integration capabilities and ease of use not found with other compilers.
For easier source level debugging, the compilers provide symbol information that is compatible with the MPLAB IDE memory display.

### 14.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can also link relocatable objects from pre-compiled libraries, using directives from a linker script.
The MPLIB object librarian is a librarian for precompiled code to be used with the MPLINK object linker. When a routine from a library is called from another source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications. The MPLIB object librarian manages the creation and modification of library files.
The MPLINK object linker features include:

- Integration with MPASM assembler and MPLAB C17 and MPLAB C18 C compilers.
- Allows all memory areas to be defined as sections to provide link-time flexibility.
The MPLIB object librarian features include:
- Easier linking because single libraries can be included instead of many smaller files.
- Helps keep code maintainable by grouping related modules together.
- Allows libraries to be created and modules to be added, listed, replaced, deleted or extracted.


### 14.5 MPLAB SIM Software Simulator

The MPLAB SIM software simulator allows code development in a PC-hosted environment by simulating the PICmicro series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user-defined key press, to any of the pins. The execution can be performed in single step, execute until break, or trace mode.
The MPLAB SIM simulator fully supports symbolic debugging using the MPLAB C17 and the MPLAB C18 C compilers and the MPASM assembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent multiproject software development tool.

### 14.6 MPLAB ICE High Performance Universal In-Circuit Emulator with MPLAB IDE

The MPLAB ICE universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers (MCUs). Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment (IDE), which allows editing, building, downloading and source debugging from a single environment.
The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PICmicro microcontrollers.
The MPLAB ICE in-circuit emulator system has been designed as a real-time emulation system, with advanced features that are generally found on more expensive development tools. The PC platform and Microsoft ${ }^{\oplus}$ Windows environment were chosen to best make these features available to you, the end user.

### 14.7 ICEPIC In-Circuit Emulator

The ICEPIC low cost, in-circuit emulator is a solution for the Microchip Technology PIC16C5X, PIC16C6X, PIC16C7X and PIC16CXXX families of 8-bit One-Time-Programmable (OTP) microcontrollers. The modular system can support different subsets of PIC16C5X or PIC16CXXX products through the use of interchangeable personality modules, or daughter boards. The emulator is capable of emulating without target application circuitry being present.

### 14.8 MPLAB ICD In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD, is a powerful, low cost, run-time development tool. This tool is based on the FLASH PICmicro MCUs and can be used to develop for this and other PICmicro microcontrollers. The MPLAB ICD utilizes the in-circuit debugging capability built into the FLASH devices. This feature, along with Microchip's In-Circuit Serial Programming ${ }^{\text {TM }}$ protocol, offers cost-effective in-circuit FLASH debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by watching variables, single-stepping and setting break points. Running at full speed enables testing hardware in realtime.

### 14.9 PRO MATE II Universal Device Programmer

The PRO MATE II universal device programmer is a full-featured programmer, capable of operating in stand-alone mode, as well as PC-hosted mode. The PRO MATE II device programmer is CE compliant.
The PRO MATE II device programmer has programmable VDD and VPP supplies, which allow it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for instructions and error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In stand-alone mode, the PRO MATE II device programmer can read, verify, or program PICmicro devices. It can also set code protection in this mode.

### 14.10 PICSTART Plus Entry Level Development Programmer

The PICSTART Plus development programmer is an easy-to-use, low cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient.
The PICSTART Plus development programmer supports all PICmicro devices with up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus development programmer is CE compliant.

### 14.11 PICDEM 1 Low Cost PICmicro Demonstration Board

The PICDEM 1 demonstration board is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The user can program the sample microcontrollers provided with the PICDEM 1 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer, and easily test firmware. The user can also connect the PICDEM 1 demonstration board to the MPLAB ICE incircuit emulator and download the firmware to the emulator for testing. A prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push button switches and eight LEDs connected to PORTB.

### 14.12 PICDEM 2 Low Cost PIC16CXX Demonstration Board

The PICDEM 2 demonstration board is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM 2 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer, and easily test firmware. The MPLAB ICE in-circuit emulator may also be used with the PICDEM 2 demonstration board to test firmware. A prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push button switches, a potentiometer for simulated analog input, a serial EEPROM to demonstrate usage of the $I^{2} C^{T M}$ bus and separate headers for connection to an LCD module and a keypad.

### 14.13 PICDEM 3 Low Cost PIC16CXXX Demonstration Board

The PICDEM 3 demonstration board is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with an LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM 3 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer with an adapter socket, and easily test firmware. The MPLAB ICE in-circuit emulator may also be used with the PICDEM 3 demonstration board to test firmware. A prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM 3 demonstration board is a LCD panel, with 4 commons and 12 segments, that is capable of displaying time, temperature and day of the week. The PICDEM 3 demonstration board provides an additional RS-232 interface and Windows software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals.

### 14.14 PICDEM 17 Demonstration Board

The PICDEM 17 demonstration board is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers, including PIC17C752, PIC17C756A, PIC17C762 and PIC17C766. All necessary hardware is included to run basic demo programs, which are supplied on a 3.5 -inch disk. A programmed sample is included and the user may erase it and program it with the other sample programs using the PRO MATE II device programmer, or the PICSTART Plus development programmer, and easily debug and test the sample code. In addition, the PICDEM 17 demonstration board supports downloading of programs to and executing out of external FLASH memory on board. The PICDEM 17 demonstration board is also usable with the MPLAB ICE in-circuit emulator, or the PICMASTER emulator and all of the sample programs can be run and modified using either emulator. Additionally, a generous prototype area is available for user hardware.

### 14.15 KeeLoq Evaluation and Programming Tools

KEELOQ evaluation and programming tools support Microchip's HCS Secure Data Products. The HCS evaluation kit includes a LCD display to show changing codes, a decoder to decode transmissions and a programming interface to program test transmitters.

TABLE 14－1：DEVELOPMENT TOOLS FROM MICROCHIP

|  |  | $\times$ $\times$ $\times$ 㐅 N 음 | O <br> 8 <br> ¢ | $\begin{aligned} & \times \\ & \text { 㐅⿸\zh14⿰亻⿱丶⿻工二口 } \\ & \text { O } \end{aligned}$ | $\begin{aligned} & \times \\ & \hline 0 \\ & 0 \\ & \hline \mathbf{O} \\ & \hline \mathbf{a} \end{aligned}$ |  | $\begin{aligned} & \times \\ & \stackrel{( }{6} \\ & \stackrel{0}{0} \\ & \frac{0}{2} \end{aligned}$ | $\begin{aligned} & \times \\ & \text { U } \\ & \frac{0}{U} \\ & \hline \mathbf{a} \end{aligned}$ | $\begin{aligned} & \text { 㐅} \\ & \text { 犬 } \\ & \text { 世 } \\ & \vdots \end{aligned}$ |  |  |  | $\begin{aligned} & \times \stackrel{x}{U} \\ & \frac{1}{0} \\ & \frac{0}{2} \end{aligned}$ |  |  |  |  |  |  | 은 N O 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MPLAB ${ }^{\circledR}$ Integrated Development Environment | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |  |  |  |  |
|  | MPLAB ${ }^{\text {® }}$ C17 C Compiler |  |  |  |  |  |  |  |  |  |  |  | $\checkmark$ | $\checkmark$ |  |  |  |  |  |  |
|  | MPLAB ${ }^{\text {® }}$ C18 C Compiler |  |  |  |  |  |  |  |  |  |  |  |  |  | $\checkmark$ | $\checkmark$ |  |  |  |  |
|  | MPASM ${ }^{\text {TM }}$ Assembler／ MPLINK ${ }^{\text {TM }}$ Object Linker | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |  |  |
|  | MPLAB ${ }^{\text {® }}$ ICE In－Circuit Emulator | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark * *$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |  |  |  |  |
|  | ICEPIC ${ }^{\text {TM }}$ In－Circuit Emulator | $\checkmark$ |  | $\checkmark$ | $\checkmark$ | $\checkmark$ |  | $\checkmark$ | $\checkmark$ | $\checkmark$ |  | $\checkmark$ |  |  |  |  |  |  |  |  |
| ¢ | MPLAB ${ }^{\text {® }}$ ICD In－Circuit Debugger |  |  |  | $\checkmark^{*}$ |  |  | $\checkmark^{*}$ |  |  | $\checkmark$ |  |  |  |  | $\checkmark$ |  |  |  |  |
|  | PICSTART $^{\circledR}$ Plus Entry Level Development Programmer | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark^{* *}$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |  |  |  |  |
|  | PRO MATE ${ }^{\circledR}$ II <br> Universal Device Programmer | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$＊＊ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |  |  |
|  | PICDEM ${ }^{\text {TM }} 1$ Demonstration Board |  |  | $\checkmark$ |  | $\checkmark$ |  | $\checkmark^{\dagger}$ |  | $\checkmark$ |  |  | $\checkmark$ |  |  |  |  |  |  |  |
|  | PICDEM $^{\text {TM }} 2$ Demonstration Board |  |  |  | $\checkmark^{\dagger}$ |  |  | $\checkmark \checkmark^{\dagger}$ |  |  |  |  |  |  | $\checkmark$ | $\checkmark$ |  |  |  |  |
|  | PICDEM ${ }^{\text {TM }} 3$ Demonstration Board |  |  |  |  |  |  |  |  |  |  | $\checkmark$ |  |  |  |  |  |  |  |  |
|  | PICDEM ${ }^{\text {TM }}$ 14A Demonstration Board |  | $\checkmark$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | PICDEM ${ }^{\text {TM }} 17$ Demonstration Board |  |  |  |  |  |  |  |  |  |  |  |  | $\checkmark$ |  |  |  |  |  |  |
|  | KeeLoo ${ }^{\text {® }}$ Evaluation Kit |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\checkmark$ |  |  |
|  | KEELoQ ${ }^{\circledR}$ Transponder Kit |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\checkmark$ |  |  |
|  | microld ${ }^{\text {TM }}$ Programmer＇s Kit |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\checkmark$ |  |
|  | 125 kHz microld $^{\text {™ }}$ Developer＇s Kit |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\checkmark$ |  |
|  | 125 kHz Anticollision microlD ${ }^{\text {TM }}$ Developer＇s Kit |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\checkmark$ |  |
|  | 13．56 MHz Anticollision microlD ${ }^{\text {TM }}$ Developer＇s Kit |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\checkmark$ |  |
|  | MCP2510 CAN Developer＇s Kit |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\checkmark$ |
| Contact the Microchip Technology Inc．web site at Contact Microchip Technology Inc．for availability Development tool is available on select devices． |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

### 15.0 ELECTRICAL CHARACTERISTICS

## Absolute Maximum Ratings ${ }^{(\dagger)}$

Ambient temperature under bias. ..... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Storage temperature ..... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Voltage on any pin with respect to VSS (except VDD and $\overline{\mathrm{MCLR}}$ ) ..... -0.3 V to (VDD +0.3 V )
Voltage on VdD with respect to Vss ..... -0.3 V to +7.5 V
Voltage on MCLR with respect to Vss (Note 2) ..... OV to +13.25 V
Total power dissipation (Note 1) ..... 1.0W
Maximum current out of Vss pin ..... 300 mA
Maximum current into VDD pin ..... 250 mA
Input clamp current, lIK (VI < 0 or $\mathrm{VI}>\mathrm{VDD}$ ) ..... $\pm 20 \mathrm{~mA}$
Output clamp current, Iok (Vo < 0 or Vo > Vdd) ..... $\pm 20 \mathrm{~mA}$
Maximum output current sunk by any I/O pin. ..... 25 mA
Maximum output current sourced by any I/O pin ..... 25 mA
Maximum current sunk by PORTB ..... 150 mA
Maximum current sourced by PORTB ..... 150 mA

Note 1: Power dissipation is calculated as follows:

$$
\text { Pdis }=\operatorname{VDD} \times\left\{\mathrm{IDD}-\sum \mathrm{IOH}\right\}+\sum\{(\mathrm{VDD}-\mathrm{VOH}) \times \mathrm{IOH}\}+\sum(\mathrm{VOI} \times \mathrm{IOL})
$$

$\dagger$ NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

FIGURE 15-1: PIC18F010/020 VOLTAGE-FREQUENCY GRAPH


FIGURE 15-2: PIC18LF010/020 VOLTAGE-FREQUENCY GRAPH


### 15.1 DC Characteristics

| PIC18F010/020 <br> (Industrial unless otherwise stated) | Standard Operating Conditions (unless otherwise stated) <br> Operating temperature |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Param <br> No. | Symbol | Characteristic | Min | Typt | Max | Units | Conditions |

* These parameters are characterized, but not tested.
$\dagger$ Data in "Typ" column is as $5 \mathrm{~V}, 25^{\circ} \mathrm{C}$ unless otherwise stated. These parameters are for design guidance only and are not tested.
Note 1: This is the limit to which VDD can be lowered without losing RAM data.
2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:
OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD
$\overline{M C L R}=$ VDD; WDT enabled/disabled as specified.
3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss.
4: For RC osc mode, current through REXT is not included. The current through the resistor can be estimated by the formula $\mathrm{Ir}=\mathrm{VDD} / 2$ REXT (mA) with REXT in kOhm.
5: The $\Delta$ current is the additional current consumed when the peripheral is enabled. This current should be added to the base current.

### 15.2 DC Characteristics: PIC18F010/020 (Industrial unless otherwise stated)

| DC CHARACTERISTICS |  |  | Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for industrial |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param No. | Symbol | Characteristic | Min | Typ† | Max | Units | Conditions |
| D030 <br> D030A <br> D031A <br> D032 <br> D032A <br> D033 | VIL | Input Low Voltage I/O ports: with TTL buffer <br> All others (Schmitt Trigger) $\overline{\text { MCLR }}$ OSC1 (XT, HS, LP modes) OSC1 (RC mode) | Vss <br> Vss <br> Vss <br> Vss <br> Vss <br> Vss | $\begin{aligned} & - \\ & - \\ & - \\ & - \end{aligned}$ | $\begin{gathered} 0.15 \mathrm{VDD} \\ 0.8 \mathrm{~V} \\ 0.2 \mathrm{VDD} \\ 0.2 \mathrm{VDD} \\ 0.2 \mathrm{VDD} \\ 0.3 \mathrm{VDD} \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 4.5 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} \\ & 4.5 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} \end{aligned}$ <br> For entire VDD range <br> (Note 1) |
| $\begin{aligned} & \text { D040 } \\ & \text { D040A } \\ & \text { D041A } \\ & \text { D042 } \\ & \text { D042A } \\ & \text { D043 } \\ & \hline \end{aligned}$ | VIH | Input High Voltage <br> I/O ports: with TTL buffer <br> All others (Schmitt Trigger) <br> $\overline{\text { MCLR }}$ <br> OSC1 (XT, HS and LP modes) <br> OSC1 (RC mode) | 2.0 <br> $0.25 \mathrm{VDD}+0.8 \mathrm{~V}$ <br> 0.8 VDD <br> 0.8 VDD <br> 0.7 VDD <br> 0.9 VDD <br> 50 | $\begin{aligned} & - \\ & - \\ & - \\ & - \end{aligned}$ | VDD <br> Vdd <br> Vdd <br> Vdd <br> Vdd <br> Vdd | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \hline \end{aligned}$ | $4.5 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ <br> For entire VDD range For entire VDD range <br> (Note 1) |
| D070 | IPURB | PORTB Weak Pull-up Current | 50 | 250 | 400 | $\mu \mathrm{A}$ | $\mathrm{VDD}=5 \mathrm{~V}, \mathrm{VPIN}=\mathrm{VSS}$ |
| $\begin{aligned} & \text { D060 } \\ & \text { D061 } \\ & \text { D063 } \end{aligned}$ | IIL | Input Leakage Current (Notes 2, 3) <br> I/O ports <br> $\overline{\text { MCLR }}$ <br> OSC1 | - | - - - | $\begin{aligned} & \pm 1 \\ & \pm 5 \\ & \pm 5 \end{aligned}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ | VsS $\leq$ VPIN $\leq$ VDD, pin at hi-impedance <br> Vss $\leq$ VPIN $\leq$ VDD <br> Vss $\leq$ VpIN $\leq$ Vdd, XT , HS, <br> LP and EC osc mode |
| $\begin{array}{\|l} \text { D080 } \\ \text { D083 } \end{array}$ | Vol | Output Low Voltage I/O ports OSC2/CLKOUT (RC or EC osc mode) |  | - | 0.6 0.6 | V V | $\begin{aligned} & \mathrm{IOL}=8.5 \mathrm{~mA}, \mathrm{VDD}=4.5 \mathrm{~V}, \\ & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & \mathrm{IOL}=1.6 \mathrm{~mA}, \mathrm{VDD}=4.5 \mathrm{~V}, \\ & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ |
| D090 | VOH | Output High Voltage I/O ports (Note 3) <br> OSC2/CLKOUT (RC or EC osc mode) | $\begin{aligned} & \text { VDD }-0.7 \\ & \text { VDD }-0.7 \end{aligned}$ | - | - | V V | $\begin{aligned} & \mathrm{IOH}=-3.0 \mathrm{~mA}, \mathrm{VDD}=4.5 \mathrm{~V}, \\ & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & \mathrm{IOH}=-1.3 \mathrm{~mA}, \mathrm{VDD}=4.5 \mathrm{~V}, \\ & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ |
| $\begin{aligned} & \text { D100* } \\ & \text { D101* } \end{aligned}$ | Cosc2 <br> CIO | Capacitive Loading Specs on Output Pins OSC2 pin <br> All I/O pins and OSC2 (Internal or EC osc mode) | $\begin{aligned} & - \\ & - \end{aligned}$ |  | 15 $50$ | $\mathrm{pF}$ <br> pF | In XT, HS and LP modes when external clock is used to drive OSC1. |

* These parameters are characterized, but not tested.
$\dagger$ Data in "Typ" column is as $5 \mathrm{~V}, 25^{\circ} \mathrm{C}$ unless otherwise stated. These parameters are for design guidance only and are not tested.
Note 1: In Internal Oscillator mode, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PICmicro MCU be driven with an external clock in Internal Oscillator mode.
2: The leakage current on the $\overline{M C L R}$ pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
3: Negative current is defined as current sourced by the pin.


### 15.3 DC Characteristics: LVD-BOR

FIGURE 15-3: LOW VOLTAGE DETECT CHARACTERISTICS


TABLE 15-1: ELECTRICAL CHARACTERISTICS: LVD


Note 1: Production tested at TAMB $=25^{\circ} \mathrm{C}$. Specifications over temp limits are insured by characterization.

## FIGURE 15-4: BROWN-OUT RESET CHARACTERISTICS



TABLE 15-2: ELECTRICAL CHARACTERISTICS: BOR

|  |  | $\mathrm{Vcc}=2.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}$ <br> Industrial (I): |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param No. | Characteristic | Symbol | Min | Typ | Max | Units | Conditions |
| D005 | BOR Voltage on VDD transition high to low | VBOR | 2.0 | - | 2.15 | V |  |
| D006 | BOR Voltage Drift Temperature coefficient | TCVout | - | 15 | 50 | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |  |
| D006A | BOR Voltage Drift with respect to VDD Regulation | $\Delta$ VBOR/ <br> $\Delta \mathrm{VDD}$ | - | - | 50 | $\mu \mathrm{V} / \mathrm{V}$ |  |

Note 1: Production tested at TAMB $=25^{\circ} \mathrm{C}$. Specifications over temp limits are insured by characterization.

### 15.4 AC Characteristics: (Commercial, Industrial)

### 15.4.1 TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created following one of the following formats:

| 1. T | 2. TppS |  |  |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{T} \\ & \mathrm{~F} \end{aligned}$ | Frequency | T | Time |
| Lowercase letters (pp) and their meanings: |  |  |  |
| pp |  |  |  |
| cc | CCP1 | osc | OSC1 |
| ck | CLKOUT | rd | $\overline{\mathrm{RD}}$ |
| cs | $\overline{\mathrm{CS}}$ | rw | $\overline{\mathrm{RD}}$ or $\overline{\mathrm{WR}}$ |
| di | SDI | Sc | SCK |
| do | SDO | ss | $\overline{\text { SS }}$ |
| dt | Data in | t0 | TOCKI |
| io | I/O port | t1 | T1CKI |
| mc | $\overline{\text { MCLR }}$ | wr | $\overline{\mathrm{WR}}$ |

Uppercase letters and their meanings:

| S |  |  |  |
| :--- | :--- | :--- | :--- |
| F | Fall | R | Rise |
| H | High | V | Valid |
| I | Invalid (Hi-impedance) | Z | Hi-impedance |
| L | Low |  |  |
| P | Period | High | High |
|  |  | Low | Low |

FIGURE 15-5: LOAD CONDITIONS

| Load condition 1 | Load condition 2 |
| :--- | :--- |
| $\mathrm{RL}=464 \Omega$ |  |
| $\mathrm{CL}=50 \mathrm{pF}$ |  |
| 15 pF | for all pins except OSC2 |
| for OSC2 output |  |

### 15.4.2 TIMING DIAGRAMS AND SPECIFICATIONS

FIGURE 15-6: EXTERNAL CLOCK TIMING


## TABLE 15-3: EXTERNAL CLOCK TIMING REQUIREMENTS

| Param. No. | Sym | Characteristic | Min | Typt | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Fosc | External CLKIN Frequency (Note 1) | $\begin{aligned} & \hline \hline \mathrm{DC} \\ & \mathrm{DC} \\ & \mathrm{DC} \\ & \mathrm{DC} \\ & \mathrm{DC} \end{aligned}$ | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | $\begin{gathered} \hline \hline 4 \\ 4 \\ 25 \\ 40 \\ 200 \end{gathered}$ | MHz <br> MHz <br> MHz <br> MHz <br> kHz | RC osc mode XT osc mode HS osc mode EC osc mode LP osc mode |
|  |  | Oscillator Frequency (Note 1) | $\begin{gathered} \hline \text { DC } \\ 0.1 \\ 4 \\ 4 \\ 5 \end{gathered}$ | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | $\begin{gathered} \hline 4 \\ 4 \\ 25 \\ 8.25 \\ 200 \end{gathered}$ | MHz <br> MHz <br> MHz <br> MHz <br> kHz | RC osc mode XT osc mode HS osc mode HS osc mode LP osc mode |
| 1 | Tosc | External CLKIN Period (Note 1) | $\begin{gathered} \hline 250 \\ 100 \\ 40 \\ 120 \\ 30 \\ 5 \end{gathered}$ | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ |  | RC osc mode XT osc mode HS osc mode HS osc mode EC osc mode LP osc mode |
|  |  | Oscillator Period (Note 1) | $\begin{gathered} \hline 250 \\ 0.1 \\ 40 \\ 120 \\ 5 \end{gathered}$ | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | $\begin{gathered} 10 \\ 100 \\ 100 \end{gathered}$ | $\begin{aligned} & \mathrm{ns} \\ & \mu \mathrm{~s} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mu \mathrm{~s} \end{aligned}$ | RC osc mode XT osc mode HS osc mode HS osc mode LP osc mode |
| 2 | TCY | Instruction Cycle Time (Note 1) | 100 | Tcy | DC | ns | TCY = 4/System Clock, 40 MHz max |
| 3 | TosL, TosH | External Clock in (OSC1) High or Low Time | $\begin{aligned} & \hline 30 \\ & 2.5 \\ & 10 \\ & \hline \end{aligned}$ | — | - | $\begin{aligned} & \mathrm{ns} \\ & \mu \mathrm{~s} \\ & \mathrm{~ns} \end{aligned}$ | XT oscillator LP oscillator HS oscillator |
| 4 | TosR, TosF | External Clock in (OSC1) Rise or Fall Time | — | — | $\begin{aligned} & 20 \\ & 50 \\ & 7.5 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \\ & \text { ns } \end{aligned}$ | XT oscillator LP oscillator HS oscillator |

$\dagger$ Data in "Typ" column is at $5 \mathrm{~V}, 25^{\circ} \mathrm{C}$ unless otherwise stated. These parameters are for design guidance only and are not tested.
Note 1: Instruction cycle period (TCY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

FIGURE 15-7: CLKOUT AND I/O TIMING


Note: Refer to Figure 15-5 for load conditions.

TABLE 15-4: CLKOUT AND I/O TIMING REQUIREMENTS

| Parameter <br> No. | Symbol | Characteristic | Min | Typt | Max | Units | Conditions |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $10^{*}$ | TosH2ckL | OSC1 $\uparrow$ to CLKOUT $\downarrow$ | - | 75 | 200 | ns | (Note 1) |
| $11^{*}$ | TosH2ckH | OSC1 $\uparrow$ to CLKOUT $\uparrow$ | - | 75 | 200 | ns | (Note 1) |
| $12^{*}$ | TckR | CLKOUT rise time | - | 35 | 100 | ns | (Note 1) |
| $13^{*}$ | TckF | CLKOUT fall time | - | 35 | 100 | ns | (Note 1) |
| $14^{*}$ | TckL2ioV | CLKOUT $\downarrow$ to Port out valid | - | - | $0.5 T c Y+10$ | ns | (Note 1) |
| $15^{*}$ | TioV2ckH | Port in valid before CLKOUT $\uparrow$ | $0.25 T c Y+25$ | - | - | ns | (Note 1) |
| $16^{*}$ | TckH2iol | Port in hold after CLKOUT $\uparrow$ | 0 | - | - | ns | (Note 1) |
| $17^{*}$ | TosH2ioV | OSC1 $\uparrow$ (Q1 cycle) to Port out valid | - | 50 | 150 | ns |  |
| $18^{*}$ | TosH2iol | OSC1 $\uparrow$ (Q2 cycle) to <br> Port input invalid (I/O in hold time) | 100 | - | - | ns |  |
| $19^{*}$ | TioV2osH | Port input valid to OSC1 $\uparrow$ <br> (I/O in setup time) | 0 | - | - | ns |  |
| $20^{*}$ | TioR | Port output rise time | - | 10 | 25 | ns |  |
| $21^{*}$ | TioF | Port output fall time | - | 10 | 25 | ns |  |
| $23 \dagger^{*}$ | Trbp | RB5:RB0 change INT high or low time | TcY | - | - | ns |  |

* These parameters are characterized but not tested.
$\dagger$ Data in "Typ" column is at $5 \mathrm{~V}, 25^{\circ} \mathrm{C}$ unless otherwise stated. These parameters are for design guidance only and are not tested.
$\dagger \dagger$ These parameters are asynchronous events not related to any internal clock edges.
Note 1: Measurements are taken in Internal Oscillator mode where CLKOUT output is $4 \times$ Tosc.

PIC18F010/020

FIGURE 15-8: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING


FIGURE 15-9: BROWN-OUT RESET TIMING


TABLE 15-5: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET REQUIREMENTS

| Parameter <br> No. | Sym | Characteristic | Min | Typt | Max | Unit <br> $\mathbf{s}$ | Conditions |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| 30 | TmcL | MCLR Pulse Width (low) | 100 | - | - | ns | VDD $=5 \mathrm{~V},-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| $31^{*}$ | TWDT | Watchdog Timer Time-out <br> Period (No Prescaler) | 7 | 18 | 33 | ms | VDD $=5 \mathrm{~V},-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| 32 | Tost | Oscillation Start-up Timer <br> Period | - | 1024 Tosc | - | - | TosC $=$ OSC1 period |
| $33^{*}$ | TPWRT | Power up Timer Period | 28 | 72 | 132 | ms | VDD $=5 \mathrm{~V},-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| 34 | TIoz | l/O Hi-Impedance from $\overline{\text { MCLR }}$ <br> Low or Watchdog Timer Reset | - | - | 100 | ns |  |
| 35 | TBOR | Brown-out Reset pulse width | 100 | - | - | $\mu \mathrm{s}$ | VDD $\leq \mathrm{BVDD}$ (D005) |

* These parameters are characterized but not tested.
$\dagger$ Data in "Typ" column is at $5 \mathrm{~V}, 25^{\circ} \mathrm{C}$ unless otherwise stated. These parameters are for design guidance only and are not tested.


## TABLE 15-6: BANDGAP START-UP TIME

| Parameter <br> No. | Symbol | Characteristic | Min | Typt | Max | Units | Conditions |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $36^{*}$ | TIVR | Internal Voltage Reference <br> start-up time | - | 20 | 50 | $\mu \mathrm{~s}$ | Defined as the time between <br> the instant that the Internal <br> Voltage Reference is enabled <br> and the moment that the <br> Internal Voltage Reference is <br> stable. |

* These parameters are characterized but not tested.
$\dagger$ Data in "Typ" column is at $5 \mathrm{~V}, 25^{\circ} \mathrm{C}$ unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 15-10: TIMERO EXTERNAL CLOCK TIMINGS


Note: Refer to Figure 15-5 for load conditions.

TABLE 15-7: TIMERO EXTERNAL CLOCK REQUIREMENTS

| Param No. | Sym | Characteristic |  | Min | Typ† | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 40* | TtOH | T0CKI High Pulse Width | No Prescaler | $0.5 \mathrm{TCY}+5$ | - | - | ns | Must also meet parameter 42 |
|  |  |  | With Prescaler | 10 | - | - | ns |  |
| 41* | TtOL | TOCKI Low Pulse Width | No Prescaler | $0.5 \mathrm{TCY}+5$ | - | - | ns | Must also meet parameter 42 |
|  |  |  | With Prescaler | 10 | - | - | ns |  |
| 42* | TtOP | T0CKI Period | No Prescaler | TCY + 10 | - | - | ns |  |
|  |  |  | With Prescaler | $\begin{aligned} & \text { Greater of: } \\ & 20 \text { or } \frac{\mathrm{TCY}+20}{\mathrm{~N}} \end{aligned}$ | - | - | ns | $\begin{aligned} & \mathrm{N}=\text { prescale value } \\ & (2,4, \ldots, 256) \end{aligned}$ |
| 48 | TCKEZtmr1 | Delay from external clock increment | edge to timer | 2Tosc | - | 7Tosc | - |  |

These parameters are characterized but not tested.
$\dagger$ Data in "Typ" column is at $5 \mathrm{~V}, 25^{\circ} \mathrm{C}$ unless otherwise stated. These parameters are for design guidance only and are not tested.

### 16.0 DC AND AC <br> CHARACTERISTICS GRAPHS AND TABLES

Graphs and Tables not available at this time.

PIC18F010/020

NOTES:

### 17.0 PACKAGING INFORMATION

### 17.1 Package Marking Information



XXXXXXXX XXXXXNNN - SIYYW

## Example

8-Lead SOIC
18 F010
0015

- 1017
017
-N}001

```
```

```
18F010-I
```

```
```

18F010-I

```

8-Lead SOIC
XXXXXXXX XXXXYYWW
○ NNN

Legend: XX ...X Customer specific information*
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week ' 01 ')
NNN Alphanumeric traceability code

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information.
* Standard PICmicro device marking consists of Microchip part number, year code, week code, and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

\section*{8-Lead Plastic Dual In-line (P) - 300 mil (PDIP)}

\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{Units} & \multicolumn{3}{|c|}{INCHES*} & \multicolumn{3}{|c|}{MILLIMETERS} \\
\hline \multicolumn{2}{|l|}{Dimension Limits} & MIN & NOM & MAX & MIN & NOM & MAX \\
\hline Number of Pins & n & & 8 & & & 8 & \\
\hline Pitch & p & & . 100 & & & 2.54 & \\
\hline Top to Seating Plane & A & . 140 & . 155 & . 170 & 3.56 & 3.94 & 4.32 \\
\hline Molded Package Thickness & A2 & . 115 & . 130 & . 145 & 2.92 & 3.30 & 3.68 \\
\hline Base to Seating Plane & A1 & . 015 & & & 0.38 & & \\
\hline Shoulder to Shoulder Width & E & . 300 & . 313 & . 325 & 7.62 & 7.94 & 8.26 \\
\hline Molded Package Width & E1 & . 240 & . 250 & . 260 & 6.10 & 6.35 & 6.60 \\
\hline Overall Length & D & . 360 & . 373 & . 385 & 9.14 & 9.46 & 9.78 \\
\hline Tip to Seating Plane & L & . 125 & . 130 & . 135 & 3.18 & 3.30 & 3.43 \\
\hline Lead Thickness & c & . 008 & . 012 & . 015 & 0.20 & 0.29 & 0.38 \\
\hline Upper Lead Width & B1 & . 045 & . 058 & . 070 & 1.14 & 1.46 & 1.78 \\
\hline Lower Lead Width & B & . 014 & . 018 & . 022 & 0.36 & 0.46 & 0.56 \\
\hline Overall Row Spacing § & eB & . 310 & . 370 & . 430 & 7.87 & 9.40 & 10.92 \\
\hline Mold Draft Angle Top & \(\alpha\) & 5 & 10 & 15 & 5 & 10 & 15 \\
\hline Mold Draft Angle Bottom & \(\beta\) & 5 & 10 & 15 & 5 & 10 & 15 \\
\hline
\end{tabular}
* Controlling Parameter
§ Significant Characteristic
Notes:
Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed
.010 " ( 0.254 mm ) per side.
JEDEC Equivalent: MS-001
Drawing No. C04-018

\section*{8-Lead Plastic Small Outline (SN) - Narrow, 150 mil (SOIC)}

\begin{tabular}{|l|c|r|r|r|r|r|r|}
\hline & Units & \multicolumn{3}{|c|}{ INCHES* } & \multicolumn{3}{|c|}{ MILLIMETERS } \\
\hline \multicolumn{1}{|c|}{ Dimension Limits } & \multicolumn{1}{c|}{ MIN } & \multicolumn{1}{c|}{ NOM } & MAX & MIN & NOM & MAX \\
\hline Number of Pins & n & & 8 & & & 8 & \\
\hline Pitch & p & & .050 & & & 1.27 & \\
\hline Overall Height & A & .053 & .061 & .069 & 1.35 & 1.55 & 1.75 \\
\hline Molded Package Thickness & A2 & .052 & .056 & .061 & 1.32 & 1.42 & 1.55 \\
\hline Standoff § & A 1 & .004 & .007 & .010 & 0.10 & 0.18 & 0.25 \\
\hline Overall Width & E & .228 & .237 & .244 & 5.79 & 6.02 & 6.20 \\
\hline Molded Package Width & E 1 & .146 & .154 & .157 & 3.71 & 3.91 & 3.99 \\
\hline Overall Length & D & .189 & .193 & .197 & 4.80 & 4.90 & 5.00 \\
\hline Chamfer Distance & h & .010 & .015 & .020 & 0.25 & 0.38 & 0.51 \\
\hline Foot Length & L & .019 & .025 & .030 & 0.48 & 0.62 & 0.76 \\
\hline Foot Angle & \(\phi\) & 0 & 4 & 8 & 0 & 4 & 8 \\
\hline Lead Thickness & C & .008 & .009 & .010 & 0.20 & 0.23 & 0.25 \\
\hline Lead Width & B & .013 & .017 & .020 & 0.33 & 0.42 & 0.51 \\
\hline Mold Draft Angle Top & \(\alpha\) & 0 & 12 & 15 & 0 & 12 & 15 \\
\hline Mold Draft Angle Bottom & \(\beta\) & 0 & 12 & 15 & 0 & 12 & 15 \\
\hline
\end{tabular}
* Controlling Parameter
§ Significant Characteristic
Notes:
Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed
\(.010 "(0.254 \mathrm{~mm})\) per side.
JEDEC Equivalent: MS-012
Drawing No. C04-057

\section*{APPENDIX A: CONVERSION CONSIDERATIONS}

This appendix discusses the considerations for converting from previous version of a device to the ones listed in this data sheet. Typically, these changes are due to the differences in the process technology used. An example of this type of conversion is from a PIC16C74A to a PIC16C74B.

\section*{Not Applicable}

\section*{APPENDIX B: MIGRATION FROM bASELINE TO ENHANCED DEVICES}

This section discusses how to migrate from a Baseline device (i.e., PIC16C5X) to an Enhanced MCU device (i.e., PIC18CXXX).

The following are the list of modifications over the PIC16C5X microcontroller family:

Not Currently Available

\section*{APPENDIX C: MIGRATION FROM MID-RANGE TO ENHANCED DEVICES}

This section discusses how to migrate from a MidRange device (i.e., PIC16CXXX) to an Enhanced device (i.e., PIC18CXXX).

The following are the list of modifications over the PIC16CXXX microcontroller family:

Not Currently Available

\section*{APPENDIX D: MIGRATION FROM HIGH-END TO ENHANCED DEVICES}

This section discusses how to migrate from a High-End device (i.e., PIC17CXXX) to an Enhanced MCU device (i.e., PIC18CXXX).

The following are the list of modifications over the PIC17CXXX microcontroller family:

Not Currently Available

\section*{PIC18F010/020}

\section*{INDEX}

\section*{A}
Absolute Maximum Ratings ..... 145
AC Characteristics
(Commercial, Industrial) ..... 151
Access Bank ..... 37
ADDLW ..... 101
ADDWF ..... 101
ADDWFC ..... 102
ANDLW ..... 102
ANDWF ..... 103
Appendix A
Conversion Considerations ..... 163
Appendix B
Migration from Baseline to Enhanced Devices ........ 163
Appendix C
Migration from Mid-Range to Enhanced Devices ..... 164
Appendix D
Migration from High-End to Enhanced Devices ....... 164
Assembler
MPASM Assembler ..... 139
B
Bank Select Register (BSR) ..... 37
BC ..... 103
BCF ..... 104
Block Diagrams
Low Voltage Detect (LVD) ..... 78
PIC18F010/020 ..... 4
RB<2:0> Pins ..... 68
RB3 Pin ..... 68
RB4 Pin ..... 69
RB5 Pin ..... 69
Simplified Block Diagram of On-chip Reset Circuit ..... 15
Simplified Block Diagram of PORT/LAT/TRIS Operation ..... 67
Timer0 in 16-bit Mode ..... 74
Timer0 in 8-bit Mode ..... 74
Watchdog Timer ..... 89
BN ..... 104
BNC ..... 105
BNN ..... 105
BNOV ..... 106
BNZ ..... 106
BOR. See Brown-out Reset ..... 109
BRA ..... 107
Brown-out Reset (BOR) ..... 16, 83
Brown-out Reset Characteristics ..... 150
BSF ..... 107
BTFSC ..... 108
BTFSS ..... 108
BTG ..... 109
BZ ..... 110
C
CALL ..... 110
CLKOUT and I/O Timing Requirements ..... 153
Clocking Scheme ..... 28
Clocking Scheme/Instruction Cycle ..... 28
CLRF ..... 111
CLRWDT ..... 111
Code Examples
Data EEPROM Read ..... 45
Data EEPROM Write ..... 45
Fast Register Stack ..... 27
Initializing PORTB ..... 67
Program Memory Read ..... 48
Program Memory Write ..... 51
Saving STATUS, WREG and BSR Registers in RAM ..... 66
Code Protection ..... 83, 93
COMF ..... 112
Computed GOTO ..... 30
Configuration Bits ..... 83
Context Saving During Interrupts ..... 66
Control Registers ..... 47
CPFSEQ ..... 112
CPFSGT ..... 113
CPFSLT ..... 113
Crystal Oscillator/Ceramic Resonators .....  7
D
Data EEPROM Memory ..... 43
Data Memory ..... 31
General Purpose Registers ..... 31
Special Function Registers ..... 31
DAW ..... 114
DC Characteristics ..... 147, 148
DC Characteristics
LVD-BOR ..... 149
DECF ..... 114
DECFSNZ ..... 115
DECFSZ ..... 115
Development Support ..... 139
Device Overview .....  3
Direct Addressing ..... 39
E
EEADR ..... 43
EEADR Register ..... 43
EECON1 and EECON2 Registers ..... 43
EECON1 Register ..... 44, 47
Effects of SLEEP Mode on the On-chip Oscillator ..... 12
Electrical Characteristics ..... 145
BOR ..... 150
Errata ..... 2
External Clock Input ..... 9
F
Fast Register Stack ..... 27
Firmware Instructions ..... 95
Frequency Calibrations ..... 13
Frequency Tuning in User Mode ..... 13
G
GOTO ..... 116
I
I/O Port
Additional Functions ..... 67
ICEPIC In-Circuit Emulator ..... 140
ID Locations ..... 83, 93
INCF ..... 116
INCFSNZ ..... 117
INCFSZ ..... 117
In-Circuit Serial Programming (ICSP) ..... 83, 93
Indirect Addressing ..... 39
FSR Register ..... 38
INDF and FSR Registers ..... 38
Indirect Addressing Operation ..... 38
Instruction Flow/Pipelining ..... 28
Instruction Format ..... 97
Instruction Set ..... 95
ADDLW ..... 101
ADDWF ..... 101
ADDWFC ..... 102
ANDLW ..... 102
ANDWF ..... 103
BC ..... 103
BCF ..... 104
BN ..... 104
BNC ..... 105
BNN ..... 105
BNOV ..... 106
BNZ ..... 106
BOV ..... 109
BRA ..... 107
BSF ..... 107
BTFSC ..... 108
BTFSS ..... 108
BTG ..... 109
BZ ..... 110
CALL ..... 110
CLRF ..... 111
CLRWDT ..... 111
COMF ..... 112
CPFSEQ ..... 112
CPFSGT ..... 113
CPFSLT ..... 113
DAW ..... 114
DECF ..... 114
DECFSNZ ..... 115
DECFSZ ..... 115
GOTO ..... 116
INCF ..... 116
INCFSNZ ..... 117
INCFSZ ..... 117
IORLW ..... 118
IORWF ..... 118
LFSR ..... 119
MOVF ..... 119
MOVFF ..... 120
MOVLB ..... 120
MOVLW ..... 121
MOVWF ..... 121
MULLW ..... 122
MULWF ..... 122
NEGF ..... 123
NOP ..... 123
POP ..... 124
PUSH ..... 124
RCALL ..... 125
RESET ..... 125
RETFIE ..... 126
RETLW ..... 126
RETURN ..... 127
RLCF ..... 127
RLNCF ..... 128
RRCF ..... 128
RRNCF ..... 129
SETF ..... 129
SLEEP ..... 130
SUBFWB ..... 130, 131
SUBLW ..... 131
SUBWF ..... 132
SUBWFB ..... 133
SWAPF ..... 134
TBLRD ..... 135
TBLWT ..... 136
TSTFSZ ..... 137
XORLW ..... 137
XORWF ..... 138
Summary Table ..... 98
Instructions in Program Memory ..... 29
INT Interrupt (RB0/INT). See Interrupt Sources
INTO Interrupt ..... 66
INTCON Registers ..... 61
Internal Oscillator .....  8
Interrupt Sources ..... 59, 83
RBO/INT Pin, External ..... 66
TMRO Overflow ..... 75
Interrupt-on-Change PORTB Register ..... 70
IORLW ..... 118
IORWF ..... 118
IPR Registers ..... 63
K
KeELoo Evaluation and Programming Tools ..... 142
L
LFSR ..... 119
Lookup Tables ..... 30
Low Voltage Detect ..... 77
Control Register ..... 79
Current Consumption ..... 81
Effects of a RESET ..... 81
Operation ..... 80
Operation During SLEEP ..... 81
Typical Low Voltage Detect Application ..... 77
Waveforms ..... 80
Low Voltage Detect Characteristics ..... 149
LVD
Electrical Characteristics ..... 149
LVDCON Register ..... 79
M
Memory Organization ..... 23
Data Memory ..... 31
Program Memory ..... 23
MOVF ..... 119
MOVFF ..... 120
MOVLB ..... 120
MOVLW ..... 121
MOVWF ..... 121
MPLAB C17 and MPLAB C18 C Compilers ..... 139
MPLAB ICD In-Circuit Debugger ..... 141
MPLAB ICE High Performance Universal
In-Circuit Emulator with MPLAB IDE ..... 140
MPLAB Integrated Development ..... 139
MPLINK Object Linker/MPLIB Object Librarian ..... 140
MULLW ..... 122

\section*{PIC18F010/020}
Multiply Examples
\(16 \times 16\) Signed Multiply Routine ..... 57
\(16 \times 16\) Unsigned Multiply Routine ..... 56
\(8 \times 8\) Signed Multiply Routine ..... 56
\(8 \times 8\) Unsigned Multiply Routine ..... 56
MULWF ..... 122
N
NEGF ..... 123
NOP ..... 123
0
Operation During Code Protect ..... 46
Operation During Code Protect ..... 46
OPTION_REG Register
PSA Bit ..... 75
TOCS Bit ..... 75
TOSE Bit ..... 75
TOPS2:TOPSO Bits ..... 75
OSCCON Register ..... 10
Oscillator Configuration ..... 7
EC ..... 7
HS ..... 7
INTOSC ..... 7
INTOSCIO ..... 7
LP .....  7
RC ..... 7
RCIO .....  7
XT ..... 7
Oscillator Delay Upon Start-up and Base Frequency Change ..... 14
Oscillator Selection ..... 83
Oscillator Transitions ..... 11
OSCTUNE Register ..... 13
P
Packaging ..... 159
PICDEM 1 Low Cost PICmicro
Demonstration Board ..... 141
PICDEM 17 Demonstration Board ..... 142
PICDEM 2 Low Cost PIC16CXX Demonstration Board ..... 141
PICDEM 3 Low Cost PIC16CXXX
Demonstration Board ..... 142
PICSTART Plus Entry Level Development Programmer ..... 141
PIE Registers ..... 63
PIR Registers ..... 63
Pointer, FSR ..... 38
POP ..... 124
POR. See Power-on Reset PORTB
67
Interrupt-on-Change ..... 66
Weak Pull-up ..... 67
PORTB Interrupt-on-Change ..... 66
Postscaler, WDT ..... 75
Assignment (PSA Bit) ................... ..... 75
Switching Between Timer0 and WDT ..... 75
Power-down Mode. See SLEEP
Power-on Reset (POR) ..... 16, 83
Oscillator Start-up Timer (OST) ..... 16, 83
Power-up Timer (PWRT) ..... 16, 83
Time-out Sequence ..... 17
Time-out Sequence on Power-up ..... 20, 21
Power-up Delays ..... 13
Prescaler, Timer0 ..... 75
Assignment (PSA Bit) ..... 75
Rate Select (TOPS2:TOPS0 Bits) ..... 75
Switching Between Timer0 and WDT ..... 75
PRO MATE II Universal Device Programmer ..... 141
Product Identification System ..... 171
Product Pinout Overview .....  5
Program Counter
PCL, PCLATH and PCLATU Registers ..... 27
PCLATH Register ..... 27
Program Memory ..... 23
Program Verification ..... 93
Programming, Device Instructions ..... 95
Protection Against Spurious Write ..... 46
PUSH ..... 124
PUSH and POP Instructions ..... 27
R
RAM. See Data Memory
125
RCALL, 63
45
Reading the Data EEPROM MemoryRCON Register
31
Register File
Registers
CONFIG1H ..... 84
CONFIG1L ..... 85
CONFIG2H ..... 86
CONFIG2L ..... 87
EECON1 ..... 44
INTCON ..... 61
INTCON2 ..... 62
IOCB ..... 70
IPR2 ..... 65
LVDCON ..... 79
OSCCON ..... 10
OSCTUNE ..... 13
PIE2 ..... 64
PIR2 ..... 64
RCON ..... 17, 41, 63
STATUS ..... 40
STKPTR - Stack Pointer ..... 26
TOCON ..... 73
WDTCON ..... 88
WPUB ..... 70
RESET ..... 15, 83, 125
RESET, Watchdog Timer, Oscillator Start-up Timer,
Power-up Timer and Brown-out Reset Requirements ..... 155
RETFIE ..... 126
RETLW ..... 126
RETURN ..... 127
Return Address Stack ..... 25
Return Stack Pointer (STKPTR) ..... 25
RLCF ..... 127
RLNCF ..... 128
RRCF ..... 128
RRNCF ..... 129
S
SETF ..... 129
SLEEP ..... 83, 90, 130
Software Simulator (MPLAB SIM) ..... 140
Special Features of the CPU ..... 83
Special Function Registers ..... 31
Stack Full/Underflow Resets ..... 27
STATUS Register ..... 40
STKPTR - Stack Pointer Register ..... 26
SUBFWB ..... 130, 131
SUBLW ..... 131
SUBWF ..... 132
SUBWFB ..... 133
SWAPF ..... 134
T
TABLAT - Table Latch Register ..... 53
Table Read/Write Instructions ..... 47
Table Reads/Table Writes ..... 30
TBLPTR - Table Pointer Register ..... 53
TBLRD ..... 135
TBLWT ..... 136
Timer0
Clock Source Edge Select (TOSE Bit) ..... 75
Clock Source Select (TOCS Bit) ..... 75
Overflow Interrupt ..... 75
Prescaler. See Prescaler, Timer0 ..... 73
Timing Diagrams
Brown-out Reset ..... 154
CLKOUT and I/O ..... 153
CLKOUT and I/O Timing ..... 153
External Clock Timing ..... 152
Power-up Timer ..... 154
RESET ..... 154
Slow Rise Time ( \(\overline{\mathrm{MCLR}}\) Tied to VDD) ..... 21
Start-up Timer ..... 154
Time-out Sequence on Power-up (Case 1) ..... 20
Time-out Sequence on Power-up ( \(\overline{\mathrm{MCLR}}\) Not Tied to VDD) - Case 2 ..... 20
Time-out Sequence on Power-up ( \(\overline{\mathrm{MCLR}}\) Tied to VDD) ..... 20
Transition Between Internal Oscillator and OSC1 (EC) ..... 11
Transition from External Oscillator to Internal Oscillator ..... 11
Wake-up from SLEEP via Interrupt ..... 91
Watchdog Timer ..... 154
TMRO Interrupt ..... 66
Top-of-Stack Access ..... 25
TSTFSZ ..... 137
Two-Speed Clock Start-up Mode ..... 10
Two-Word Instructions ..... 30
W
Wake-up from SLEEP ..... 83, 90
Timing Diagram ..... 91
Watchdog Timer (WDT) ..... 83, 88
Block Diagram ..... 89
Control Register ..... 88
Postscaler. See Postscaler, WDT Programming Considerations ..... 88
Time-out Period ..... 88
WDTCON Register ..... 88
Weak Pull-up Register ..... 70
Writing to the Data EEPROM Memory ..... 45
WWW, On-Line Support ..... 2
X
XORLW ..... 137
XORWF ..... 138

\section*{ON-LINE SUPPORT}

Microchip provides on-line support on the Microchip World Wide Web (WWW) site.
The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

\section*{Connecting to the Microchip Internet Web Site}

The Microchip web site is available by using your favorite Internet browser to attach to:

\section*{www.microchip.com}

The file transfer site is available by using an FTP service to connect to:

\section*{ftp://ftp.microchip.com}

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:
- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- Listing of seminars and events

\section*{Systems Information and Upgrade Hot Line}

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits. The Hot Line Numbers are:
1-800-755-2345 for U.S. and most of Canada, and
1-480-792-7302 for the rest of the world.

\section*{READER RESPONSE}

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.
Please list the following information, and use this outline to provide us with your comments about this Data Sheet.
```

To: Technical Publications Manager
Total Pages Sent
RE: Reader Response
From: Name

```
\(\qquad\)
```

Company
Address

```
\(\qquad\)
```

City / State / ZIP / Country
Telephone: (___ )

``` \(\qquad\)
``` \(-\)
``` \(\qquad\)
\(\qquad\)
``` -
```


## Application (optional):

```
Would you like a reply?
``` \(\qquad\)
``` Y
``` \(\qquad\)
``` N
Device: PIC18F010/020 Literature Number: DS41142A
Questions:
1. What are the best features of this document?
```

2. How does this document meet your hardware and software development needs?
$\qquad$
$\qquad$
3. Do you find the organization of this data sheet easy to follow? If not, why?
$\qquad$
4. What additions to the data sheet do you think would enhance the structure and subject?
$\qquad$
5. What deletions from the data sheet could be made without affecting the overall usefulness?
$\qquad$
$\qquad$
6. Is there any incorrect or misleading information (what and where)?
$\qquad$
7. How would you improve this document?
$\qquad$
8. How would you improve our software, systems, and silicon products?

## PIC18F010/020 PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.


## Sales and Support

## Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

1. Your local Microchip sales office
2. The Microchip Corporate Literature Center U.S. FAX: (480) 792-7277
3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature \#) you are using.
New Customer Notification System
Register on our web site (www.microchip.com/cn) to receive the most current information on our products.

NOTES:

## Worldwide Sales and Service

## AMERICAS

## Corporate Office

2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200 Fax: 480-792-7277
Technical Support: 480-792-7627
Web Address: http://www.microchip.com

## Rocky Mountain

2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7966 Fax: 480-792-7456

## Atlanta

500 Sugar Mill Road, Suite 200B
Atlanta, GA 30350
Tel: 770-640-0034 Fax: 770-640-0307

## Austin

Analog Product Sales
8303 MoPac Expressway North
Suite A-201
Austin, TX 78759
Tel: 512-345-2030 Fax: 512-345-6085

## Boston

2 Lan Drive, Suite 120
Westford, MA 01886
Tel: 978-692-3848 Fax: 978-692-3821

## Boston

Analog Product Sales
Unit A-8-1 Millbrook Tarry Condominium 97 Lowell Road
Concord, MA 01742
Tel: 978-371-6400 Fax: 978-371-0050

## Chicago

333 Pierce Road, Suite 180
Itasca, IL 60143
Tel: 630-285-0071 Fax: 630-285-0075

## Dallas

4570 Westgrove Drive, Suite 160
Addison, TX 75001
Tel: 972-818-7423 Fax: 972-818-2924

## Dayton

Two Prestige Place, Suite 130
Miamisburg, OH 45342
Tel: 937-291-1654 Fax: 937-291-9175

## Detroit

Tri-Atria Office Building
32255 Northwestern Highway, Suite 190
Farmington Hills, MI 48334
Tel: 248-538-2250 Fax: 248-538-2260

## Los Angeles

18201 Von Karman, Suite 1090
Irvine, CA 92612
Tel: 949-263-1888 Fax: 949-263-1338

## Mountain View

Analog Product Sales
1300 Terra Bella Avenue
Mountain View, CA 94043-1836
Tel: 650-968-9241 Fax: 650-967-1590

## New York

150 Motor Parkway, Suite 202
Hauppauge, NY 11788
Tel: 631-273-5305 Fax: 631-273-5335

## San Jose

Microchip Technology Inc.
2107 North First Street, Suite 590
San Jose, CA 95131
Tel: 408-436-7950 Fax: 408-436-7955

## Toronto

6285 Northam Drive, Suite 108
Mississauga, Ontario L4V 1X5, Canada
Tel: 905-673-0699 Fax: 905-673-6509

## ASIA/PACIFIC

## Australia

Microchip Technology Australia Pty Ltd Suite 22, 41 Rawson Street
Epping 2121, NSW
Australia
Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

## China - Beijing

Microchip Technology Beijing Office
Unit 915
New China Hong Kong Manhattan Bldg.
No. 6 Chaoyangmen Beidajie
Beijing, 100027, No. China
Tel: 86-10-85282100 Fax: 86-10-85282104

## China - Shanghai

Microchip Technology Shanghai Office
Room 701, Bldg. B
Far East International Plaza
No. 317 Xian Xia Road
Shanghai, 200051
Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

## Hong Kong

Microchip Asia Pacific
RM 2101, Tower 2, Metroplaza
223 Hing Fong Road
Kwai Fong, N.T., Hong Kong
Tel: 852-2401-1200 Fax: 852-2401-3431

## India

Microchip Technology Inc.
India Liaison Office
Divyasree Chambers
1 Floor, Wing A (A3/A4)
No. 11, O'Shaugnessey Road
Bangalore, 560 025, India
Tel: 91-80-2290061 Fax: 91-80-2290062

## Japan

Microchip Technology Intl. Inc.
Benex S-1 6F
3-18-20, Shinyokohama
Kohoku-Ku, Yokohama-shi
Kanagawa, 222-0033, Japan
Tel: 81-45-471-6166 Fax: 81-45-471-6122

## ASIA/PACIFIC (continued)

## Korea

Microchip Technology Korea
168-1, Youngbo Bldg. 3 Floor
Samsung-Dong, Kangnam-Ku
Seoul, Korea
Tel: 82-2-554-7200 Fax: 82-2-558-5934

## Singapore

Microchip Technology Singapore Pte Ltd.
200 Middle Road
\#07-02 Prime Centre
Singapore, 188980
Tel: 65-334-8870 Fax: 65-334-8850

## Taiwan

Microchip Technology Taiwan
11F-3, No. 207
Tung Hua North Road
Taipei, 105, Taiwan
Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

## EUROPE

## Denmark

Microchip Technology Denmark ApS
Regus Business Centre
Lautrup hoj 1-3
Ballerup DK-2750 Denmark
Tel: 4544209895 Fax: 4544209910

## France

Arizona Microchip Technology SARL
Parc d'Activite du Moulin de Massy
43 Rue du Saule Trapu
Batiment A - ler Etage
91300 Massy, France
Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

## Germany

Arizona Microchip Technology GmbH
Gustav-Heinemann Ring 125
D-81739 Munich, Germany
Tel: 49-89-627-144 0 Fax: 49-89-627-144-44

## Germany

Analog Product Sales
Lochhamer Strasse 13
D-82152 Martinsried, Germany
Tel: 49-89-895650-0 Fax: 49-89-895650-22

## Italy

Arizona Microchip Technology SRL
Centro Direzionale Colleoni
Palazzo Taurus 1 V. Le Colleoni 1
20041 Agrate Brianza
Milan, Italy
Tel: 39-039-65791-1 Fax: 39-039-6899883

## United Kingdom

Arizona Microchip Technology Ltd.
505 Eskdale Road
Winnersh Triangle
Wokingham
Berkshire, England RG41 5TU
Tel: 441189215869 Fax: 44-118 921-5820 reserved. All other trademarks mentioned herein are the property of their respective companies.


[^0]:    Note: Bits 12 through 16 are not implemented in the PC and PCLAT.

[^1]:    Legend: $\mathrm{x}=$ unknown, $\mathrm{u}=$ unchanged, $-=$ unimplemented locations read as '0'. Shaded cells are not used by Timer0.

