

ADVANCED MICRO DEVICES

# 

# **Advanced Micro Devices**

# Am9518/AmZ8068/Am9568 Data Ciphering Processors

# **Technical Manual**

© 1984 Advanced Micro Devices, Inc.

Advanced Micro Devices reserves the right to make changes in its products without notice in order to improve design or performance characteristics. The company assumes no responsibility for the use of any circuits described herein.

> 901 Thompson Place, P.O. Box 3453, Sunnyvale, California 94088 (408) 732-2400 TWX: 910-339-9280 TELEX: 34-6306

> > Printed in U.S.A.

#### ACKNOWLEDGEMENTS:

This technical manual was written by Juergen Stelbrink, Headquarters Applications Engineer.

Chapter 4.12 HIGH SPEED SERIAL DATA CIPHERING IN NETWORK SYSTEMS was contributed by Al Sussman, Field Applications Engineer in Burlington, Massachusetts.

TABLE OF CON	IТ	EN	тs
--------------	----	----	----

1. INTRODUCTION	5
2. DATA CIPHERING	9
<ul><li>2.1. DATA ENCRYPTION STANDARD</li><li>2.2. PUBLIC/PRIVATE KEY SYSTEM</li><li>2.3. THE DCP FAMILY</li></ul>	9 14 15
3. FUNCTIONAL DESCRIPTION	21
<pre>3.1. PORTS 3.1.1 Master Port 3.1.2 Slave Port 3.1.3. Auxiliary Port 3.1.4 Key and Data Load in Direct Control M 3.2. REGISTERS 3.3. COMMANDS 3.4. PARITY CHECKING OF KEYS 3.5. INITIALIZATION 3.6. MULTIPLEXED CONTROL MODE 3.6.1. ECB Operation 3.6.2. CBC Operation 3.6.3. CFB Operation 3.7. DIRECT CONTROL MODE 3.7.1. ECB Operation 3.7.2. CBC and CFB Operation 3.8. OUTPUT FEEDBACK AND ONE-BIT CFB 3.9. THROUGHPUT 3.10 KEY TRANSFER VIA THE COMMUNICATION LINK</pre>	21 24 25 10de 28 33 38 39 41 41 41 44 45 45 45 45 48 49 51 55
4. INTERFACES	57
<ul> <li>4.1. 8086 - Am9518/AmZ8068/Am9568</li> <li>4.2. iAPX186 - AmZ8068</li> <li>4.3. iAPX286 - Am9568</li> <li>4.4. 68000 - AmZ8068</li> <li>4.5. Z8000 - Am9518/AmZ8068</li> <li>4.6. Z80 - Am9518/AmZ8068</li> <li>4.7. 8085 - Am9518/AmZ8068</li> <li>4.8. Z80-DMA - Am9568</li> <li>4.9. 8088-DMA - Am28068</li> <li>4.10. iSBX Bus - Am9568</li> <li>4.11. 8051 - Am9518/AmZ8068</li> <li>4.12. HIGH SPEED SERIAL DATA CIPHERING IN NETWORK</li> </ul>	61 71 73 79 85 89 101 103 111 119 131 0RK SYSTEMS 134
APPENDIXES A. ECB Test Data B. CBC Test Data C. CFB Test Data D. Certification by National Bureau of Standar E. Timing Diagrams F. Literature	141 142 :ds 143 156 158

Page



#### CHAPTER 1. INTRODUCTION

Cryptography is almost as old as civilization. The human desire for privacy when communicating leads inevitably to cryptography. Webster's Dictionary describes cryptography as: "the art or practice of preparing messages in a form intended to prevent their being read by those not privy to secrets of the form; also: the science of devising methods and means for this". The word cryptography combines the Greek "kryptos" (secret) and "graphos" (writing).

The Spartans established one of the first military cryptographic systems in the fifth century B.C. They developed a simple tool consisting of a strip of parchment wrapped around a staff of wood. The original message was written on the parchment down the length of the staff. Once unwrapped, the message becomes unreadable and can be transferred by messenger to the receiver, who decrypts the message by rewrapping it around a staff of the same thickness. The Spartans used it to transfer secret information during the Persian Wars.

There are two basic kinds of encrypting or ciphering methods: transposition and substitution. Data ciphering by transposition takes the characters of the original message (the plain text) and scrambles them to form the encrypted message (the cipher text). The scrambling changes the position of characters in the text only and not the characters themselves. "CIPHER" written as "HCERPI" is an example of transposition ciphering.

The substitution method replaces each character of the original text by another character, number or special symbol. Julius Caesar designed a cryptographic algorithm where the characters were shifted a fixed number of positions; for a shift of three positions, an "a" becomes a "d" and a "b" becomes an "e". His name is substituted as "Mxolxv Fdhvdu". He employed this algorithm to protect an exchange of letters with Cicero during the Gallic Wars.

The fundamental weakness of Caesar's algorithm is that it always encrypts the same letter in the same manner. Codebreaking techniques introduced in the second half of the nineteenth century take advantage of the fact that each language has its own character frequency spectrum. The most common letter in the English language is the "e"; the most frequently recurring double letters are "th". Spectrum analysis can easily break Caesar's code.

More sophisticated algorithms developed in the Renaissance eliminated the weakness of Caesar's code. The encrypted character becomes a function of the original character and its position in the text. The same character in two different text locations is replaced by different encrypted characters.

German intelligence in World War I employed a code where a list of words organized in a dictionary were linked to a set of numbers. The linkage was not organized in numerical or alphabetical order; it was a giant substitution. In January 1917, the German Foreign Minister, A. Zimmermann, sent a top-secret encrypted telegram to his ambassador in Washington. The British Post Office intercepted this wireless telegram and sent it to the codebreaking branch of British Naval Intelligence. The decoding of the "Zimmermann telegram" was probably the most important single codebreaking task in intelligence history. It caused the United States to join the war.

Until the early Sixties, most cryptographic equipment was based on complicated machines consisting of many mechanical disks and gears. Today, the use of electronic devices increased the capabilities of cryptography. The algorithms are now more sophisticated; but, on the other hand, cryptoanalysts are also able to break more sophisticated codes using computers.

The extensive use of data communication over radio or telephone lines makes it easy for someone to listen to masses of sensitive information without being detected. Great quantities of confidential data, stored on disks or transmitted over various communication links, need protection from unauthorized access. Using any home computer with a modem, an outsider can dial many phone numbers automatically to find a connection where a computer system answers. By trying random passwords he might then gain access to the system, but this access would be worthless if the sensitive data were stored in encrypted form.

A U.S. government department, the National Bureau of Standards, developed an algorithm designed to protect sensitive computer data. Advanced Micro Devices implemented this algorithm into silicon. The result, the Data Ciphering Processor (DCP), is a one-chip 40-pin LSI device, best suited for use in high-speed electronic data ciphering systems and certified by the National Bureau of Standards. The two major application areas of this device are:


- to protect mass data storage (files on tape or disk),
- to protect data communication links to keep the transferred information private (voice encryption, home banking, bank tellers, satellite communication).

This handbook is organized into three parts. First, it gives the reader an overview about data ciphering in general and the DES algorithm supported by the DCP in particular. Differences between two cryptography systems, the public and the private key system, are discussed. Further, it outlines the differences between the three members of the AMD DCP family.

Chapter 3 provides a detailed description of all features and functions of the DCP. It introduces the reader to the internal structure of the DCP and explains the data ciphering instruction set. Timing information can be found in Appendix E. Detailed program flowcharts show the operation of the DCP in the different modes.

Chapter 4 addresses the system designer, providing hints and ideas for designing the DCP into a specific system environment. It shows interfaces to most 8-bit and 16-bit microprocessors. Chapter 4.11 shows what is probably the simplest data ciphering system. It consists of a microcomputer and a DCP built in a "black box". This box provides data ciphering inserted in a serial communication line, for example between a terminal and a modem. Chapter 4.12 shows an application of the DCP in highspeed, serial data-communication environments such as Ethernet.

7



#### CHAPTER 2. DATA CIPHERING

The data ciphering algorithm supported by the DCP was tested and accepted by the US government. The technique works by passing original data through a circuit whose output is a complex, nonlinear function of the data and a user-supplied, 56-bit key, involving XORing, substitution, block swapping, and key subset selection. The resultant encoded data is called "cipher text".

It is virtually impossible to regenerate the original data without knowing the key. The DES specifies that the algorithm be implemented in hardware rather than software for maximum security. The DCP can execute both encryption and decryption. The device can hold three different keys: one for encryption, one to decrypt a received encoded message and a third one called Master Key to generate session keys or to transfer keys over the line. Refer to Chapter 3.2 (Master Key Register) for more information about the usage of the Master Key. Each key is entered into the DCP as a series of eight bytes, each byte consisting of seven key bits and one parity bit. The chip checks the parity on each byte of the key as entered. To enhance system security, the keys cannot be read back.


The DCP supports three data encryption modes to satisfy the requirements of most applications. Electronic Code Book (ECB) is best suited for high-speed disk applications. Chain Block Cipher (CBC) provides an extra degree of data security over ECB in that it detects any insertion or deletion in the cipher text. It also implements one of the basic cryptography rules: Never encode the same message the same way twice. Data ciphering in disk applications cannot follow this rule because it requires that records be decrypted randomly. The third data ciphering mode is Cipher Feedback (CFB). It is designed for medium-speed, character-based applications. Data is handled on a byte-by-byte basis without waiting to form 64-bit blocks, as in the other two methods.

#### 2.1 DATA ENCRYPTION STANDARD


In January 1977, the National Bureau of Standards published a Data Encryption Standard (DES) in the Federal Information Processing Standards Publication (FIPS PUB 46). The DES specifies an algorithm to be implemented in electronic hardware devices to protect computer data cryptographically. That publication provides a complete description of the mathematical background of the DES algorithm.

Although the DES encryption/decryption algorithm is public information, the individual privacy is insured with a private key. The user can chose any 56-bit key; thus, he can select one of 7.2 x  $10^{16}$  possible keys. The same key is used for encryption and decryption. The DES is a private key system.

9









The DES algorithm takes a data block through 18 data-manipulation stages. Sixteen of these stages are identical. They execute complex series of bit manipulations depending on the key.

The first and the last stage do only simple bit transpositions. This overview of the internal operation makes it obvious that this algorithm is well-suited for implementation in electronic hardware.

The DES algorithm translates a 64-bit binary block into a unique 64-bit output block. It is important for some applications that this ciphering algorithm does not add information. Input and output blocks have the same length. Each bit of the result is a function of each and any bit of the input data as well as the key. In other words, a change of any single input bit has approximately equal probability of changing any output bit.

The National Bureau of Standards has defined four implementations of the DES algorithm to be used in a wide variety of applications. These implementations are called Modes of Operation.

Advanced Micro Devices' Data Ciphering Processor was certified by the National Bureau of Standards in January 1981 (see Appendix D). The DCP has passed the DES test and 4 million iterations of the Monte Carlo test. (Since the DES is a complex nonlinear algorithm, it cannot be fully tested with a limited set of test vectors. To verify the correct hardware implementation, the National Bureau of Standards has created a statistical procedure -- the Monte Carlo routine.)

#### Modes of Operation

The National Bureau of Standards has defined four implementations of the DES algorithm. Each of them is designed for specific applications.

ECB The Electronic Code Book (Figure 2.1) is a direct implementation of the DES algorithm. The analogy to a code book arises because the same plain text always generates the same ciphered text for a given cryptographic key. The DCP determines the codebook entries each time. A single bit error or change, in either the input text block or the key, causes an average bit error rate of 50% for its output block. However, an error in one text block will not affect any other block. In other words, there is no error extention between ECB blocks.

The input and output block size is 64 bits. Since data blocks are independently ciphered, this mode is qualified for disk applications.





Figure 2.3. 8-Bit Cipher Feedback (CFB) Mode



04862A-10

### Figure 2.4. K-Bit Output Feedback (OFB) Mode

The ECB mode has the weakness that identical blocks of plain text generate identical blocks of ciphered text. This violates one of the basic laws of encryption security: Never encrypt information the same way twice because this makes it easier for the opponent to break the code. This problem is solved by the CBC mode.

- CBC Chain Block Cipher (Figure 2.2) also operates on 64-bit data blocks. The input data block is EXORed with an 64bit Initial Vector (IV) before being processed by the DES algorithm. The resulting ciphered-output block is loaded into the IV Register, to be ORed with the next input block. This chaining of cipher text blocks provides different outputs for identical input blocks. It also gives an error extention characteristic which protects against fraudulent data insertion, deletion or alteration in a block sequence. A one-bit error in the input text block, the key or the Initial Vector causes an average error rate of 50% in all subsequent output blocks. These features make CBC best suited for high-speed data communications.
- CFB Cipher Feedback (Figure 2.3) operates on n-bit data blocks, "n" being any value from 1 to 64. The content of the IV Register is processed by the DES algorithm. The most significant n-bits of the result are EXORed with the n-bit input data block. The result is the n-bit ciphered output block. This output block is shifted into the "n" least significant bits of the IV Register.

The DCP supports 8-bit CFB. Character-based, low-speed to medium-speed data communications is best done by 8-bit CFB. In CFB Mode, the throughput of the DCP is lower than in CBC or ECB because each algorithm pass provides only 8 bits compared to 64 bits in the two high-speed modes.

The error extention characteristic is the same as in CBC.

OFB Under some circumstances, such as a noisy, narrowband digital signal in an encrypted speech application, it is best to use a data-independent stream cipher. Output Feedback (Figure 2.4) is the best technique in this environment. The advantage of OFB is that the output data is a function of only the input data and the number of preceding blocks. It is independent of the actual data contained in the blocks. An error in an input block causes a 50% bit error probability in its output block, but it does not influence subsequent outputs. There is no error extention.

> OFB differs from CFB in that the feedback path is dataindependent; a part of the output of the DES algorithm is fed back directly. The DES algorithm operates like a pseudo-random number generator.

The DCP does not support OFB directly, but with some external hardware 1-bit and 8-bit OFB can be implemented as shown in Chapter 3.8. No additional hardware is needed to perform 64-bit OFB.

#### 2.2 PUBLIC VERSUS PRIVATE KEY CRYPTOSYSTEMS

The classical single-key cryptosystem, such as DES, operates on the premise that the sender and receiver of messages use the same key for the dual purpose of encryption and decryption. Although such a scheme is adequate for most purposes, it is deficient from the point of view of true "authentication". Authenticity assures that the message has not been tampered with during transmission, and also that the true identity of the sender (also called signature) can be extracted from the encrypted message. In schemes involving sharing of a secret key there is scope for "forgery" since the receiver of a message can generate authenticators that are indistinguishable from those generated by the sender. Furthermore, single-key systems require some form of key distribution prior to activation of the system.


Public key cryptosystems have evolved as an answer to the needs of digital signatures and also to overcome some of the shortcomings of DES. They were first introduced by Diffie and Hellman in 1976. In contrast to DES, these systems use a matched pair of keys (one private and the other public) for the sender and the receiver. Both pairs are generated independently. The private keys are retained by the individual users while their respective public keys are maintained in a common directory possibly managed by a network key server. This scheme separates the encryption and decryption keys. It can transmit encryption messages without prior exchange of keys and can implement digital signatures that are legally binding.

Public key cryptosystems are slow since they involve multipleprecision arithmetic on very large numbers (>100 digits). The functional advantages of a public key cryptosystem can, however, be combined with the advantages of a private key cryptosystem (speed and availability of dedicated VLSI circuits) to form a hybrid system (Figure 2.5).

To transmit a secret text, the sender (A) first generates a random key for encrypting the clear text by means of the fast DES algorithm. The random key is then encrypted using the complicated and slow public key method. Both the encrypted key and text are then transmitted to the receiver. The receiver first decrypts the key and then uses the decrypted key to decrypt the ciphered text. The authenticity of the text can be checked in a second pass.

Splitting the job between the public key and DES algorithm makes sense since the protection of a standard message requires many more DES encryptions than public key encryptions. For more information on Public Key Systems see:

- Burton, C. E. "RSA: A Public Key Cryptography System." Dr. Dobb's Journal, Mar 1984, 16-21.
- Diffie, W. and Hellman, M. "New Directions in Cryptography." IEEE Transactions on Information Theory, IT→22(6), Nov 1976,
- Gardner, M. "Mathematical Games." Scientific American, 237(2), Aug 1977, 120~124
- Mueller-Schloer, Christian. "A Microprocessor-based Cryptoprocessor". IEEE Micro, Oct 1983, 5-15.
- Rivest, R.L., A. Shamir and L. Adleman. "A Method for Obtaining Digital Signatures and Public-Key Cryptosystems." Communications of the ACM, 21(2), Feb 1978, 120-126.



04862A-11

#### Figure 2.5. Hybrid System

#### 2.3. THE DCP FAMILY

The DCP family consists of three devices:

Am9518 3-MHz version, Z8000\*-type bus interface up to 1.3 Mbyte/s ciphering throughput

AmZ8068\* 4-MHz version, Z8000-type bus interface up to 1.7 Mbyte/s ciphering throughput

Am9568 4-MHz version, 8086-type bus interface up to 1.5 Mbyte/s ciphering throughput

\*Z8000 is a trademark of Zilog, Inc. \*AmZ8068 is a trademark of Advanced Micro Devices, Inc.




Figure 2.6. Data Flow for Single Port Configuration, Multiplexed Control Mode




Figure 2.7. Data Flow for Dual Port Configuration, Multiplexed Control Mode




Figure 2.8. Data Flow for Dual Port Configuration, Direct Control Mode

#### General Description Applicable to All Three Devices

All three devices are designed to be used in a large variety of environments, including dedicated controllers, communication concentrators, terminals and peripheral task processors in general processor systems. Usually the DCP will be controlled by a standard microprocessor. In this kind of environment, the DCP is interfaced similarly to other peripherals with a multiplexed address/data bus (e.g., AmZ8030, AmZ8036\*, and AmZ8073). This mode is called Multiplexed Control Mode. In data storage applications, the data can be passed from the CPU bus through the DCP to the mass storage controller. Most of the tape or hard disk controllers are based on microprogrammed logic. The DCP can be programmed to provide a special microprogrammed interface. This mode is called Direct Control Mode.

The Multiplexed Control Mode provides a standard microprocessor interface. Chapters 4.1 to 4.11 show applications where the DCP operates in Multiplexed Control Mode. Figure 2.6 shows the most straightforward interface configuration; it is the single port configuration in Multiplexed Control Mode. In this configuration, all commands and data transferred between the CPU and DCP are passed through the Master Port. The keys for encryption and decryption may be entered through either the Master Port or the Auxiliary Port. The Master Key can only be entered through the Auxiliary Port. The Auxiliary Port is a separate port for key input only. It enhances the system security by separating the data path and the key path. Τn higher-speed data ciphering applications, the Master Port becomes the bottleneck of the system. Both the original text and the encrypted text have to be passed through this 8-bit port.

The dual port configuration (Figure 2.7) eliminates this bottleneck. The text now flows through the devices. The CPU passes the original text through the Master Port, while the peripheral device removes the encrypted text from the Slave Port. The internal architecture of the DCP is highly pipelined. The CPU may enter one block of data, while a previously entered block is ciphered and while a third previously ciphered block may be read out. This pipelining yields data ciphering rates between 10.6 and 14.2 Mbit/s.

The **Direct Control Mode** (Figure 2.8) provides a special microprogrammed logic interface. In Direct Control Mode the Auxiliary Port becomes a control port for the microprogrammed logic. Unlike Multiplexed Control Mode, where the DCP is now controlled by programming internal registers, the DCP is controlled by three pins of the Auxiliary Port. Two pins reflect the status of the device. In this mode, the DCP can execute only a subset of its data ciphering commands, such as loading encryption or decryption keys and initiating encryption or decryption.

\*Z8030 and Z8036 are trademarks of Zilog, Inc.




Figure 2.9. DCP Block Diagram




Figure 2.10. Z8000-Type Master Port Timing (Am9518, AmZ8068)




Figure 2.11. 8086-Type Master Port Timing (Am9568)

The Mode Register defines the basic operating parameters such as ciphering mode (ECB, CBC, and CFB) and port configuration. In Direct Control Mode this register cannot be programmed. However, a reset sets this register to its default value (see Chapter 3.5). To operate the DCP in modes different from the default mode, the DCP has to be switched to Multiplexed Control Mode to modify the Mode Register. Therefore, the C/K pin (selecting Multiplexed Control Mode or Direct Control Mode) should be mode programmable. Other operations such as loading the Master Key and the Initial Vector (IV) Registers require also that the DCP is switched to Multiplexed Control Mode. In Multiplexed Control Mode, the full data ciphering instruction set is provided.

In Multiplexed Control Mode, the devices of the DCP family support two different types of microprocessor interfaces as shown below:


#### Am9518/AmZ8Ø68

The Am9518 and AmZ8068 (Figure 2.10) support a Z8000-type interface. Figure 2.10 shows the basic timing. The Master Port Address Strobe (MAS) is active Low. The rising (i.e. trailing) edge latches the level of Master Port Chip Select (MCS) and the 2-bit register address on MP<sub>1</sub> and MP<sub>2</sub>. Master Port Data Strobe (IMDS) provides the timing for the data transfer. The level on Read/Write (R/W) defines the data transfer direction. Timing parameter 42 of the product specification defines the set-up time of R/W to MDS. The rising edge of MDS must be synchronous to the falling edge of the clock. Most CPUs do not meet the specified narrow time range, so external synchronization logic must be added to satisfy this parameter. The interfaces in Chapter 4 show some approaches.

#### Am9568

The Am9568 (Figure 2.11) has a host CPU interface which is optimized for the iAPX microprocessor family. Figure 2.11 shows the basic bus timing. Master Port Address Latch Enable (MALE) is active High. The falling (i.e. trailing) edge of ALE latches MCS and the register address on MP<sub>1</sub> and MP<sub>2</sub>. Master Port Write (MWR) provides timing for a data write transfer, Master Port Read (MRD) provides timing for read transfers. Both strobes must be synchronous to the clock. The range is smaller than with the Am9518 or AmZ8068. The Am9568 has advantages in applications requiring narrow address strobes or where it is difficult to satisfy the set-up time of R/W.

19





04862A-12



40 Vcc

39 SP₄

38 SP5

37 SP6

34 AUX5

33 AUX6

32 AUX7

31 SFLG

30 <u>SCS</u>

29 SDS

28 MWR

27 MALE

26 MRD

25 MCS

24 MP4

23 MP5

21 MP7

04862A-13

22 MP<sub>6</sub>

36 SP<sub>7</sub>

35 AUX4

### Figure 3.2 Am9568 Connection Diagram

#### CHAPTER 3. FUNCTIONAL DESCRIPTION

The heart of the DCP is the Data Encryption Standard (DES) algorithm unit that encrypts 64-bit blocks of clear text into corresponding 64-bit blocks of cipher text using a 56-bit key. The DCP can hold three keys simultaneously: a Master Key to generate session keys, an Encryption Key, and a Decryption Key. A block diagram of the internal structure is shown in Figure 2.4.

The DCP has two 64-bit data registers: the Input and the Output Register. Transfers between these registers and the Master or Slave Port occur on the 8-bit input/output buses. The dual ports, separate internal buses and separate input and output registers compose a highly pipelined data path that maximizes the throughput by allowing simultaneous input, ciphering and output operation.

The 8-bit ports handle the 64-bit blocks of data one byte at a time. Each block is strobed into the Input Register with eight Data Strobes. The most significant byte is entered first. The result block can be read from the 64-bit Output Register, also one byte at a time with the most significant byte first.

#### 3.1. PORTS

#### 3.1.1. MASTER PORT

The Master Port is an 8-bit wide  $(MP_{\emptyset}-MP_7)$  bidirectional port. The Mode, Command, and Status Register can be accessed only through this port. The port operation is associated with four control lines, which are defined differently for the two groups of devices.

#### Am9518/AmZ8Ø68:

- MCS Master Port Chip Select
- MAS Master Port Address Strobe
- MDS Master Port Data Strobe
- R/W Read/Write

#### Am9568:

- MCS Master Port Chip Select
- MALE Master Port Address Latch Enable
- MRD Master Port Read
- MWR Master Port Write

The DCP executes a hardware reset when two specific control lines are pulled active Low simultaneously. Namely:

For the Am9518/AmZ8068 - MAS and MDS

For the Am9568 - MRD and MWR

In Direct Control Mode the address strobe (MAS or MALE) is a "don't care". To prevent hardware resets by mistake, tie MAS High for Am9518/AmZ8068 Direct Control Mode applications.

In <u>Multiplexed</u> Control Mode the address strobe latches the level of  $\overline{\text{MCS}}$  and the two-bit pointer address into one of the five internal registers. In systems with a multiplexed address/data bus, this relieves the external address decode circuitry of the responsibility for latching Chip Select.

The Master Port Flag (MFLG) shows the status of the device. It corresponds to the Master Port Flag bit of the Status Register. Figure 3.3 shows the association of the Master Port Flag with the Input and Output Register. In dual port configuration, the Flag reflects the status of the Master Port; it is active if data can be transferred to or from the Master Port. Input or Output Operation depends on the Mode (Encryption or Decryption) and clear or ciphered text, at the Master Port. In single port configuration, this flag always reflects the status of the Input Register, independent of the mode.

#### Master Port in Multiplexed Control Mode

The terminology of the "strobes" is defined below:

Address strobe	Am9518/Am28068	MAS is strobed Low
	Am9568	MALE is strobed High
<u>Write</u> strobe	Am9518/AmZ8068	MDS is strobed Low, while MR/W is Low
	Am9568	MWR is strobed Low
Read strobe	Am9518/AmZ8068	MDS is strobed Low, while MR/W is High
	Am9568	$\overline{\text{MRD}}$ is strobed Low

#### Entering encryption/decryption keys (clear or encrypted):

The key registers are loaded by a command/data sequence. The following sequence of operations must be performed:

<sup>-</sup> Provide MCS, address the Command Register (MP1=High, MP2=High) and issue address strobe.

- Enter command code (see Figure 3.7) by presenting the appropriate one-byte command at the Master Port and issuing a write strobe.
- Provide MCS, address the Input Register (MP1=Low, MP2=Low) and issue address strobe.
- Load eight bytes of key data, one byte at a time, through Master Port. Keys are loaded one byte per write strobe, the most significant byte first.

If the key is in encrypted form, the Master Key must be loaded first through the Auxiliary Port. Then the encrypted key can be loaded. The DCP decrypts this key internally using the Master Key and the ECB method. The clear session key is then stored in the appropriate key register. After loading the last byte of the encrypted key, no read/write to the internal registers is allowed for the subsequent 70 clock cycles.

A key can only be entered into the DCP; for security reasons it cannot be read back. Parity check logic in the DCP verifies that the key is entered correctly. The least significant bit of each byte of key is the parity check bit (odd parity). Flags in the Status Register are set if a parity error occurs during a key load sequence.

# Entering/reading the Initial Vector for Encryption (IVE) or Decryption (IVD):

When using the Chain Block Cipher (CBC) or Cipher Feed Back (CFB) mode, the 64-bit IV Register must be initialized. The command/data sequence is similar to the sequence for entering keys.

Similar to the key, the IV can be loaded in either clear or encrypted form. The encrypted IV is decrypted using the Decryption Key (D Key) and ECB mode before loading the appropriate IV Register. The D Key must be loaded first.

When the IV should be read out in encrypted form, it is first encrypted using the E Key and ECB mode. It takes 70 clock cycles to encrypt or decrypt the IV.

#### Entering or removing data:

Depending on the Mode, either clear or encrypted data can be entered or removed from the Master Port. Data entered through the Master Port goes into the Input Register. Data removed from the Master Port comes from the Output Register. Data is transferred by the following sequence:

- Provide MCS, address data register

- Transfer data bytes, one byte per write strobe or read strobe, starting with most significant byte. The data transfer is not limited to only one block. The device accepts data whenever the corresponding flag shows that the device is ready for a data transfer.

After entering one block of data, the input flag becomes inactive for 5 clock cycles if the data can be transferred to the algorithm unit. If the algorithm unit is still busy or if the device is blocked because the output data is not read out, the input flag stays inactive.

The output flag becomes active whenever data is in the Output Register. After removing one block, the output flag becomes inactive for 5 clocks if the algorithm unit can provide another block. If the algorithm unit is empty, the output flag stays inactive until data is ready again.

#### Master Port in Direct Control Mode

Master Port Chip Select  $(\overline{MCS})$  is not latched internally. It is passed directly to the internal circuitry.

#### Enter clear E or D Key using the following sequence:

- Provide MCS.
- Set up appropriate code at the Auxiliary Port for E/D Key load (see Auxiliary Port description).
- Strobe in eight bytes of the key, one byte per write strobe, most significant byte first.

#### Enter or remove data:

Depending on the configuration chosen by loading the Mode Register, the Master Port can be an input port, an output port or both. The mode determines the direction of data flow. The data access must agree with the mode. Thus data can only be read from the Master Port if the mode defines the Master Port as an Output Port, and data can only be written to the Master Port if it is defined as an Input Port.

- Provide  $\overline{MCS}$ .
- Provide appropriate code at the Auxiliary Port.
- Read or write one byte of data per read or write strobe starting with the most significant byte of a block.

#### 3.1.2. SLAVE PORT

The Slave Port is an 8-bit-wide, bidirectional port controlled by the Slave Port Chip Select (SCS) and the Slave Port Data Strobe (SDS). The direction of the data flow is determined by control

bits in the Mode Register. In both Multiplexed and Direct Control Mode, the Slave Port may be used for either data input or output operation. The Slave Port is only active if the dual port configuration is chosen. In dual port configuration, the Slave Port Flag (SFLG) reflects the status of the Slave Port (Figure 3.3). If the flag is active, data can be strobed in or removed depending on the programmed data flow direction. In single port configuration (Master Port only) the Slave Port Flag represents the status of the Output Register. The Slave Port Flag corresponds to one bit of the Status Register.

- Provide SCS.

- Read or write one byte of data per strobe (SDS) beginning with the most significant byte.

SCS is not latched internally, and may be tied permanently Low without impairing Slave Port operation.

#### 3.1.3. AUXILIARY PORT

The Auxiliary Port has fundamentally different functions in Multiplexed Control Mode and in Direct Control Mode.

#### Auxiliary Port in Multiplexed Control Mode

The port is 8-bits wide and can be used for key input only. The status signal Auxiliary Port Flag (AFLG) becomes active whenever key data can be entered. The rising edge of the control signal Auxiliary Port Strobe (ASTB) strobes in the key data one byte at a time. ASTB is ignored unless AFLG and C/K are both Low. To use the Auxiliary Port for key entry, the following sequence can be performed:

- Enter an appropriate command through the Master Port into the Command Register that requires Auxiliary Port operation; e.g., "Load Encrypted E Key through Auxiliary Port".
- In response to these commands, the Auxiliary Flag (AFLG) becomes active Low. Eight bytes of key can then be entered by strobing Auxiliary Strobe (ASTB). AFLG becomes inactive shortly after the falling edge of the eighth strobe.

The Master Key, which is needed to generate session keys, can only be loaded through the Auxiliary Port. A key loaded in encrypted form is decrypted using the Master Key and ECB mode. To guarantee the system security, a key cannot be read back.

#### Auxiliary Port in Direct Control Mode

In this mode, the Auxiliary Port operates as a control port for the microprogrammed logic. A subset of the cipher processing commands can be executed. Three pins are control inputs, two pins are status outputs:

Encrypt/ Decrypt	Port Configuration		Input Register	Output Register
M4	M <sub>3</sub>	M <sub>2</sub>	Flag	Flag
0	0	0	MFLG	SFLG
0	0	1	SFLG	MFLG
0	1	0	MFLG	SFLG
1	0	0	SFLG	MFLG
1	0	1	MFLG	SFLG
1	1	0	MFLG	SFLG

04862A-14

# Figure 3.3. Association of Master Port Flag (MFLG) and Slave Port Flag (SFLG) with Input and Output Registers

C/K	MP <sub>2</sub>	$\mathbf{MP}_{1}$	MR/W	MCS	Register Addressed
0	Х	0	0	0	Input Register
0	Х	0	1	0	Output Register
0	0	1	0 0		Command Register
0	0	1	1	0	Status Register
0	1	1	Х	0	Mode Register
X	Х	Х	X	1	No Register Accessed
1	Х	Х	0	0	Input Register
1	Х	Х	1	0	Output Register

### Am9518/AmZ8068

#### Am9568

C/K	$MP_2$	$MP_1$	MRD	MWR	MCS	Register Addressed
0	Х	0	1	0	0	Input Register
0	Х	0	0	1	0	Output Register
0	0	1	1	0	0	Command Register
0	0	1	0	1	0	Status Register
0	1	1	Х	Х	0	Mode Register
Х	Х	Х	Х	Х	1	No Register Accessed
1	Х	Х	1	0	0	Input Register
1	Х	Х	0	1	0	Output Register

04862A-15

# Figure 3.4. Master Port Register Addresses

#### AUX7-K/D (Key/Data, Input)

When this signal goes High, the DCP initiates a key-data input sequence as if a Load Clear E or D Key through Master Port command has been entered. The level on  $AUX_6$ -E/D determines whether the subsequently entered clear-key bytes are written into the E Key Register (E/D High) or into the D Key Register (E/D Low).

AUX<sub>7</sub>-K/D and AUX<sub>5</sub>-S/S are mutually exclusive control lines; when one goes active (High), the other must be and remain inactive (Low) until the first returns to an inactive state. In addition, both lines must be inactive (Low) whenever a transition occurs on  $C/\overline{K}$  (entering or exiting Direct Control Mode).

#### AUX6-E/D (Encrypt/Decrypt, Input)

When  $AUX_5-S/\overline{S}$  goes High, initiating a normal data ciphering operation, this input specifies whether the ciphering algorithm is to encrypt (E/D High) or decrypt (Low).

When  $AUX_7-K/\overline{D}$  goes High, initiating entry of key bytes, the level on  $AUX_6-E/\overline{D}$  specifies whether the bytes are to be written into the E Key Register (E/ $\overline{D}$  High) or the D Key Register (E/ $\overline{D}$  Low).

The AUX<sub>6</sub>-E/D input is not latched internally, and must <u>be</u> held constant whenever one or more of AUX<sub>5</sub>-S/S, AUX<sub>7</sub>-K/D, AUX<sub>2</sub>-BSY, or AUX<sub>3</sub>-CP are active. Failure to maintain the proper level on AUX<sub>6</sub>-E/D during loading or ciphering operations will result in scrambled data in the internal registers.

# AUX<sub>5</sub>-S/S (Start/Stop, Input)

When this pin goes Low (Stop) the DCP will follow the sequence that would normally occur were a Stop command to be entered. Conversely, when this pin goes High, a sequence equivalent to a Start Encryption or Start Decryption command will be followed. At the time AUX<sub>5</sub>-S/S goes High, the level on AUX<sub>6</sub>-E/D (see above) selects either the Start Encryption or Start Decryption interpretation.

# AUX<sub>3</sub>- $\overline{CP}$ (Command Pending Output)

This active Low status output gives a hardware indication that the DCP is ready to accept input of key bytes following a Low-to-High transition on  $AUX_{7-K/D}$ .  $AUX_{3-CP}$  is driven by the CP bit in the Status Register (see Register Description), such that when the CP bit is "1" (active),  $AUX_{3-CP}$  is Low.

#### $AUX_{2}-\overline{BSY}$ (Busy, Output)

This active Low status output gives a hardware indication that the ciphering algorithm is in operation.  $AUX_2$ -BSY is driven by the BSY bit in the <u>Status</u> Register, such that when the BSY bit is "1" (active),  $AUX_2$ -BSY is Low.

#### AUXg,1,4 -Not used.

The Mode, Command, or Status Registers are not directly accessible in Direct Control Mode. A subset of commands can be executed by controlling pins of the Auxiliary Port as described above.

In most Direct Control Mode applications, the  $C/\overline{K}$  input pin, which selects Multiplexed or Direct Control Mode, must be programmable. It allows the user to initialize the DCP in Multiplexed Control Mode, to choose a mode other than the default mode, to load the Master Key, to generate session keys, or to load the Initial Vectors. After doing this the device can be switched to Direct Control Mode by raising the level at the C/K input pin to High.

C/K can be tied High if the user wants the DCP to operate in the default mode (i.e. ECB, dual port configuration, Master Port handles clear text, and Slave Port handles encrypted text).

#### 3.1.4. KEY AND DATA LOAD IN DIRECT CONTROL MODE

In Direct Control Mode, keys can only be entered through the Master Port. This is accomplished in the following manner:

- Hold  $AUX_6$ -E/D High when loading the encryption key or hold it Low when loading the decryption key.
- Keep AUX5-S/S Low.
- Hold  $AUX_7-K/\overline{D}$  High and issue eight write strobes at the Master Port as described in the Master Port section.

The levels of  $AUX_{5-7}$  should be held constant throughout the entire operation.

The data transfer is similar to the key load.  $AUX_6-E/\overline{D}$  and the selected mode determine the data flow direction. In the default mode where the Master Port handles clear data while the Slave Port handles encrypted data, a High on  $AUX_6-E/\overline{D}$  (encryption mode) defines the Master Port as an input port for the clear data and the Slave Port as an output port for the ciphered data. If  $AUX_6-E/\overline{D}$  is switched to Low (decryption mode) the data flow direction is turned around. The Slave Port is now the input port for the encrypted data. The Master Port becomes the output port of the deciphered or clear data. A data ciphering session is set up as follows:

- Set  $AUX_6-E/\overline{D}$  to the appropriate level.
- Keep AUX<sub>7-K/D</sub> Low the entire session.
- Set  $AUX_5 S/\overline{S}$  High to start the ciphering session.

#### 3.2. REGISTERS

In Multiplexed Control Mode, five internal registers can be directly accessed:

-	Command Register	(write only)
-	Status Register	(read only)
-	Mode Register	(read/write)
-	Input Register	(write only)

- Output Register (read only)

In Direct Control Mode, only the Input and Output Registers are addressable through the Master Port. The register addresses are shown in Figure 3.4. The Input and Output Registers and the Command and Status Registers each have the same address. A read or write access determines which register is selected.

To gain access to any of these registers in Multiplexed Control Mode, execute the following sequence:

- Provide MCS and the register address.
- Provide address strobe.
- Read or write the addressed register by issuing a read or write strobe.

#### Command Register

Data written to the 8-bit, write-only Command Register through the Master Port is interpreted as an instruction. The commands and their hexadecimal representations are summarized in Figure 3.7. A detailed description of these commands is given in the section "Commands".

#### Status Register

The 8-bit, read-only Status Register (see Figure 3.5) has the same address as the Command Register. The status bits PAR, AFLG, SFLG, and MFLG indicate the status on the like-named output pins. Note, however, the status bits are active High, whereas the status pins are active Low. Additionally, in Direct Control Mode two pins of the Auxiliary Port reflect the flag bits CP and BUSY.




Figure 3.5. Status Register Bit Assignments




Figure 3.6. Mode Register Bit Assignments

The parity bit (PAR) indicates the parity of the most recently entered key byte. If this byte had even parity, the parity bit is set to signal a parity error.

The second parity bit (LPAR) stores the parity error. It is set if any one key byte had even parity since the last Reset or Load Key command.

The Busy bit will be a "1" whenever the ciphering algorithm unit is actively encrypting or decrypting data, either as a response to a command such as Load Encrypted Key (in which case the Command Pending bit will be a "1"), or in the ciphering of regular text (indicated by the Start/Stop bit being a "1"). The Busy bit will remain a "1", even after ciphering is complete, if the ciphered data cannot be transferred to the Output Register because it contains output from a previous ciphering cycle. Busy will be "0" at all other times, including the case where no ciphering is possible because no data has been written to the Input Register.

The Command Pending bit will be set to "1" by a command that requires the transfer of data to or from a non-addressable internal register, such as when writing key bytes to the E Key Register or reading bytes from the IVE Register. Thus, Command Pending will be set following all commands except the three Start commands, the Stop command and the Software Reset command. Command Pending will return to "0" after all eight bytes have been transferred following Load Clear, Read Clear or Read Encrypted commands; and after data has been transferred, decrypted and loaded into the desired register following Load Encrypted commands.

The Start/Stop bit is set to "1" when one of the Start commands is entered, and is reset to " $\emptyset$ " whenever a reset occurs or when a command other than a Start is entered.

#### Mode Register

Bit Assignments in the 5-bit read/write register are shown in Figure 3.6. The Cipher Type bits  $(M_1, M_{\emptyset})$  indicate to the DCP which ciphering algorithm is used. On reset, the Cipher Type defaults to Electronic Code Book.

Configuration bits  $(M_3, M_2)$  indicate which data ports are associated with the Input and Output Registers and flags. When these bits are set to the Single Port, Master Port-only configuration  $(M_3, M_2=10_B)$  the Slave Port is disabled and no manipulation of Slave Port Chip Select (SCS) or Data Strobe (SDS) can result in data movement through the Slave Port; all <u>data</u> transfers are accomplished through the <u>Master</u> Port. Both MFLG and SFLG are used in this configuration; MFLG gives the status of the Input Register and SFLG, the status of the Output Register.

When the Configuration Bits are set to one of the Dual Port configurations ( $M_3$ ,  $M_2=\emptyset \emptyset_B$  or  $\emptyset l_B$ ), both the Master and Slave

Ports are available for input and output. When  $M_3$ ,  $M_2=\emptyset l_B$  (the default configuration), the Master Port handles clear data while the Slave Port handles encrypted data. Configuration  $M_3$ ,  $M_2=\emptyset B$  reverses this assignment. Actual data direction at any particular moment is controlled by the Encrypt/Decrypt bit.

The Encrypt/Decrypt bit (M4) instructs the DCP algorithm processor to encrypt or decrypt the data from the Input Register using the ciphering method specified by the Cipher Type bits. The Encrypt/Decrypt bit also controls data flow within the DCP. For example, when the configuration bits are "Ø1B" (Dual Port, Master Clear, Slave encrypted) and the Encrypt/Decrypt bit is "1" (encrypt), clear data will flow into the DCP through the Master Port and encrypted data will flow out through the Slave Port. When the Encrypt/Decrypt bit is set to "Ø" (decrypt), data flow reverses.

#### Input Register

The 64-bit, write-only Input Register is organized to appear to the user as eight bytes of push-down storage. A status circuit monitors the number of bytes that have been stored. The register is considered empty when the data stored in it has been or is being processed; it is considered full when one byte of data has been entered in cipher feedback or when eight bytes of data have been entered in Electronic Code Book or Cipher Block Chain. If the user attempts to write data into the Input Register when it is full, the Input Register will disregard this attempt; no data in the register will be destroyed.

#### Output Register

The 64-bit, read-only Output Register is organized to appear to the user as eight bytes of pop-up storage. A status circuit detects the number of bytes stored in the Output Register. The register is considered empty when all the data stored in it has been read out. It is considered full if it contains one or more bytes of output data. If a user attempts to read data from the Output Register when it is empty, the buffers driving the output bus will remain in a three-state condition.

The following multibyte registers cannot be directly addressed, but are loaded or read in response to commands written to the Command Register. (See Commands.)

-	Master Key Register	(write only)
-	Encryption Key Register	(write only)
_	Decryption Key Register	(write only)
-	Initial Vector for Encryption	(read/write)
-	Initial Vector for Decryption	(read/write)

#### Master Key Register

The 56-bit Master Key Register can be loaded only with clear data through the Auxiliary Port. The load has to be preceded by the command "Load Clear M Key through Auxiliary Port". The Master Key is used to generate session keys. The correctness of entering the key can be verified by checking the LPAR bit of the Status Register.

#### Encryption and Decryption Key Register

The 56-bit Encryption Key or the 56-bit Decryption Key can be loaded through the Master Port or Auxiliary Port, in clear or in encrypted form. If the key is loaded in encrypted form, it is first routed to the Input Register, to be decrypted using the Master Key. It is then transferred to the appropriate key register.

#### Initial Vector Registers

Two 64-bit Initial Vector Registers are provided to store feedback values for CBC and CFB mode. Both registers can be loaded or read out through the Master Port in either clear or encrypted form. The E Key is used to decrypt the IV and the D Key to encrypt the IV utilizing the ECB mode. These registers have to be initialized only for CBC and CFB. The value is exclusive OR'ed with the first data block. Then the register is reloaded or modified. For detailed information refer to the section "Modes of Operation" in Chapter 2.2.

For test purposes these registers can be read out. Before reading the Initial Vectors, the Output Register must be flushed out by removing all data or by issuing a Reset. The IVs are eight bytes long and loaded one byte at a time with the most significant byte first. No parity check is done on these vectors.

#### 3.3. COMMANDS

All operations of the DCP result from command inputs, which are entered in Multiplexed Control Mode by writing a command byte to the Command Register. Commands are entered in Direct Control Mode by raising and lowering the logic levels on the AUX7<sup>-K/D</sup>, AUX6-E/D and AUX5-S/S pins. Figure 3.7 shows all commands that may be given in Multiplexed Control Mode. Figure 3.8 shows that subset executable in Direct Control Mode.

Hex Code	Command
90	Load Clear M Key through Auxiliary Port
91	Load Clear E Key through Auxiliary Port
92	Load Clear D Key through Auxiliary Port
11	Load Clear E Key through Master Port
12	Load Clear D Key through Master Port
B1	Load Encrypted E Key through Auxiliary Port
B2	Load Encrypted D Key through Auxiliary Port
31	Load Encrypted E Key through Master Port
32	Load Encrypted D Key through Master Port
85	Load Clear IVE through Master Port
84	Load Clear IVD through Master Port
A5	Load Encrypted IVE through Master Port
A4	Load Encrypted IVD through Master Port
8D	Read Clear IVE through Master Port
8C	Read Clear IVD through Master Port
A9	Read Encrypted IVE through Master Port
A8	Read Encrypted IVD through Master Port
39	Encrypt with Master Key
41	Start Encryption
40	Start Decryption
C0	Start
E0	Stop
00	Software Reset

04862A-18

Figure 3.7. Command Codes in Multiplexed Control Mode

		Command		
C/K	AUX7-K/DAUX6-E/DA		AUX₅-S/Ŝ	Initiated
н	L	L	t	Start Decryption
н	L	н	t	Start Encryption
н	L	Х	<b>↓</b>	Stop
н	t	L	L	Load D Key Clear through Master Port
н	t	Н	L	Load E Key Clear through Master Port
н	1	х	L	End Load Key Command
н	н	х	Н	Not Allowed
L	Data	Data	Data	AUX Pins Become Key-Byte Inputs

04862A-19

# Figure 3.8. Implicit Command Sequences in Direct Control Mode

Load Clear M Key Through Auxiliary Port (90 H) Load Clear E Key Through Auxiliary Port (91 H) Load Clear D Key Through Auxiliary Port (92 H)

These commands override the data flow specifications set in the Mode Register and cause the Master (M), Encrypt (E), or Decrypt (D) Key Register to be loaded with eight bytes written to the Auxiliary Port. After the Load command is written to the Command Register, the Auxiliary Port Flag ( $\overline{AFLG}$ ) will go active (Low), and the corresponding bit in the Status Register (S<sub>2</sub>) will go to "1", indicating that the device is able to accept key bytes at the Auxiliary Port pins. Additionally, the Command Pending bit (S<sub>6</sub>) will go to "1" during the entire loading process.

Each byte is written by placing an active Low signal on the Auxiliary Port Strobe (ASTB) once data has been set up on the Auxiliary Port pins. The actual write process occurs on the rising (trailing) edge of ASTB.

The Auxiliary Port Flag ( $\overline{AFLG}$ ) will go inactive immediately after the eighth strobe goes active (Low), but, the Command Pending bit (S<sub>6</sub>) will remain "1" for several more clock cycles, until the key loading process is completed. All key bytes are checked for correct (odd) parity as they are entered (see Parity Checking).

#### Load Clear E Key Through Master Port $(11_H)$ Load Clear D Key Through Master Port $(12_H)$

These commands are available in both Multiplexed Control and Direct Control Modes. They override the data flow specifications set in the Mode Register and attach the Master Port inputs to the Encrypt (E) or Decrypt (D) Key Register, as appropriate, until eight key bytes have been written. In Multiplexed Control Mode, the command is initiated by writing the Load command to the Command Register. In Direct Control Mode, the command is initiated by raising the AUX<sub>7-K/D</sub> control input while the AUX<sub>5-</sub> S/S input is Low. In this later case, the level on AUX<sub>6</sub>-E/Ddetermines which key register is written (High=E-Key Register, Low=D-Key Register).

Once the command has been recognized, the Command Pending bit (S<sub>6</sub> in the Status Register) will go to "l", and in Direct Control Mode AUX<sub>3</sub>- $\overline{CP}$  will go active (Low), indicating that key entry may proceed. The host system then writes exactly eight bytes to the Master Port (at the Input Register address in Multiplexed Control Mode). When the key register has been loaded, Command Pending will return to "0", and in Direct Control Mode the AUX<sub>3</sub>- $\overline{CP}$  output will go inactive, indicating that the DCP can accept the next command.

Chapter 3

# Load Encrypted E Key Through Auxiliary Port $(Bl_{H})$ Load Encrypted D Key Through Auxiliary Port $(B2_{H})$

Execution of these commands (in Multiplexed Control Mode only) is similar to the Load Clear E (D) Key Through Auxiliary Port, except that key bytes are first decrypted using the Electronic Code Book algorithm and the Master (M) key, and then loaded into the appropriate key register, after having passed through the parity check logic (see Parity Checking).

The Command Pending bit  $(S_6)$  will be "1" during the entire decrypt-and-load operation. In addition, the Busy bit  $(S_5)$  will be "1" during the actual decryption process.

## Load Encrypted E Key Through Master Port $(31_H)$ Load Encrypted D Key Through Master Port $(32_H)$

These commands (in Multiplexed Control Mode only) are similar in effect to the Load Clear E (D) Key Through Master Port, except that key bytes are initially decrypted using the Electronic Code Book algorithm and the Master (M) Key, and then loaded byte-bybyte into the target key register, after having passed through the parity check logic (see Parity Checking).

The Command Pending bit (S6) will be "1" during the entire decrypt-and-load operation. In addition, the Busy bit (S5) will be "1" during the actual decryption process.

# Load Clear IVE Register Through Master Port $(85_H)$ Load Clear IVD Register Through Master Port $(84_H)$

These commands (in Multiplexed Control Mode only) are almost identical to Load Clear E (or D) Key Through Master Port except that the data written to the Input Register address is routed to the Encryption Initial Vector (IVE) or Decryption Initial Vector (IVD) Register instead of a key register, and no parity checking occurs. Command Pending (S<sub>6</sub>) is a "1" during the entire loading process.

# Load Encrypted IVE Register Through Master Port $(A5_{H})$ Load Encrypted IVD Register Through Master Port $(A4_{H})$

These commands are analogous to the Load Encrypted E (or D) Key Through Master Port commands. The data flow specifications set in the Mode Register are overridden and the eight vector bytes are decrypted using the Decryption (D) Key and the Electronic Code Book algorithm. The resulting clear vector bytes are loaded into the target Initial Vector Register, and no parity checking occurs. The Busy bit (S<sub>5</sub>) does not go to "1" during the decryption process, but Command Pending (S<sub>6</sub>) will be "1" during the entire decryption-and-load operation.

# Read Clear IVE Register Through Master Port $(8D_H)$ Read Clear IVD Register Through Master Port $(8C_H)$

The effect of these commands (in Multiplexed Control Mode only) is to override the data flow specifications set in the Mode Register and to connect the appropriate Initial Vector Register to the Master Port at the Output Register address. In this state, each IV Register appears as eight bytes of FIFO storage. The first byte of data will be available 6 clocks after the loading the Command Register. The Command Pending bit will be set to "1" and will remain a "1" until sometime after the eighth byte is read out. The host system has the responsibility to read out exactly eight bytes.

# Read Encrypted IVE Register Through Master Port $(A9_{H})$ Read Encrypted IVD Register Through Master Port $(A8_{H})$

The effect of these commands (in Multiplexed Control Mode only) is to override the specifications set in the Mode Register and to encrypt the contents of the specified Initial Vector Register using the Electronic Code Book algorithm and the Encrypt (E) Key. The resulting cipher text is placed in the Output Register, from which it can be read out as eight bytes through the Master Port. During the actual encryption process the Busy bit  $(S_5)$  will be "1". When Busy goes to "0", the encrypted vector bytes are ready to be read out. Command Pending  $(S_6)$  will be "1" during the encryption-and-output process, and will go to "0" when the eighth byte is read out. The host system is responsible for reading out exactly eight bytes.

## Encrypt with Master (M) Key (39<sub>H</sub>)

This command, in Multiplexed Control Mode only, overrides the data flow specifications set in the Mode Register and causes the DCP to accept eight bytes from the Master Port, written to the Input Register. When eight bytes have been received, the DCP encrypts the input using the Master (M) Key. The encrypted data is loaded into the Output Register, where it may be read out through the Master Port. The Command Pending ( $S_6$ ) and Busy ( $S_5$ ) bits are used to sense the three phases of this operation. Command Pending goes to "1" as soon as the Input Register can accept data. When exactly eight bytes have been entered, the Busy bit will go to "1" until the encryption process is complete.

When Busy goes to "Ø", the encrypted data is available to be read out. Command Pending will return to "Ø" when the eighth byte has been read.

## Start Encryption $(41_{H})$ Start Decryption $(40_{H})$ Start $(C0_{H})$

The three "Start" commands begin normal data ciphering by setting the Start/Stop bit (S7) in the Status Register to "1". The Start Encryption and Start Decryption commands explicitly specify the

#### Chapter 3

ciphering direction by forcing the Encrypt/Decrypt bit  $(M_4)$  in the Mode Register to "1" or " $\emptyset$ ", respectively, whereas Start uses the current state of the Encrypt/Decrypt bit, as specified in a previous Mode Register load.

When a Start command has been entered, the Port Status Flag ( $\overline{\text{MFLG}}$  or  $\overline{\text{SFLG}}$ ) associated with the Input Register will become active (Low), indicating that data may be written to the Input Register to begin ciphering.

In Direct Control Mode, the Start command is issued by raising the level on the AUX<sub>5</sub>-S/S input (see Figure 3.8). The ciphering direction is specified by the level on AUX<sub>6</sub>-E/D. If AUX<sub>6</sub>-E/D is High when\_AUX<sub>5</sub>-S/S goes High, the command is Start Encryption. If AUX<sub>6</sub>-E/D is Low, it is Start Decryption.

## Stop (E $\emptyset_H$ )

The Stop command clears the Start/Stop bit  $(S_7)$  in the Status Register. This causes the input flag (MFLG or SFLG) to become inactive and inhibits the loading of any further input into the algorithm unit. If ciphering is in progress (Busy bit  $(S_5)$  is "1" or AUX<sub>2</sub>-BSY is active), the ciphering process is terminated. Any data in the Output Register will remain accessible (except in CFB mode). In CFB mode, the last byte of data must be read out before issuing the Stop command.

In Direct Control Mode, the Stop command is implied when the signal level on the  $AUX_5-S/S$  input goes from High to Low (see Figure 3.8).

# Software Reset (00<sub>H</sub>)

This command has the same effect as a hardware reset; it forces the DCP back to its default configuration, and all processing flags go inactive. In the default configuration the Mode Register is set to Electronic Code Book cipher type, and Dual Port Configuration with Master Port clear, Slave Port encrypted.

### 3.4. PARITY CHECKING OF KEYS

To enhance system security, the DCP provides no way to read back the keys. A parity check on each byte of key input guarantees the user that the key is entered correctly.

Key bytes are considered to contain seven bits of key information and one parity bit. The parity checking circuit is enabled whenever a byte is written to one of three key registers. The output of the parity detection circuit is connected to pin  $\overrightarrow{PAR}$ and the state of this pin is reflected in Status Register bit PAR (S<sub>3</sub>). Status Register bit PAR goes to "1" whenever a byte with even parity (an even number of "1s") is detected. In addition to the PAR bit, the Status Register has a Latched Parity Bit (LPAR,  $S_4$ ) which is set to "l" whenever the Status Register PAR bit goes to "l". Once set, the LPAR bit is not cleared until a reset occurs or a new Load Key command is issued.

When an encrypted key is entered, the parity detect logic operates only after the decrypted key is available. The encrypted data is not checked for parity. The PAR signal will reflect the state of the decrypted bytes on a byte-to-byte basis, as they are clocked through the parity check logic on their way to the Key Register. Thus, the time PAR indicates the status of a byte of decrypted key data may be as short as four clock cycles. The LPAR bit in the Status Register will indicate if any erroneous bytes of key were entered.

## 3.5. INITIALIZATION

After power up the DCP must be reset in one of several possible ways. Under some conditions the DCP is reset automatically (e.g., aborting a command).

## Hardware Reset:

Am9518/AmZ8Ø68:	MAS	and	MDS	are	Low	simultaneously

Am9568: MRD and MWR are Low simultaneously

Figures 3.9 and 3.10 show the reset timings. Parameter 5 specifies the minimum strobe widths; parameter 6 the hold time to the rising edge of the clock. The strobe width may be wider than specified by parameter 5. In this case the strobe has to meet only the set-up time (parameter 5 minus parameter 6) and hold time (parameter 6) to at least one rising edge of the clock. This means, for strobes wider than one clock period, the trailing edge does not have to be synchronized to the rising edge of the clock.

### Software Reset:

The DCP can be reset by software in three ways:

- Issue the Software Reset command  $(\emptyset \emptyset_H)$ .
- Load the Mode Register.
- The DCP is reset by aborting any command, i.e., by entering any command before the previous command is completely executed or terminated. The abort does not destroy the Mode Register; it only resets the flags.

A reset sets the Mode Register to the default value " $14_{\rm H}$ ". It selects encryption, ECB mode, and dual port configuration with Master Port clear data and Slave Port encrypted data. The reserved bits of the Mode Register are read back as "ls".




Figure 3.9. Am9518/AmZ8068 Clock and Reset




Figure 3.10. Am9568 Clock and Reset




Figure 3.11. Am9518/AmZ8068 Reset Logic




Figure 3.12. Am9568 Reset Logic

Figures 3.11 and 3.12 show hardware reset circuits which guarantee that the strobes are synchronous to the rising edge of the clock.

#### 3.6. MULTIPLEXED CONTROL MODE


This chapter describes in detail which steps must be executed to operate the DCP using ECB, CBC, and CFB in Multiplexed Control Mode. All the program sequences are set up for a Master Port-only configuration. The device at the Master Port handles both input and output data. To set the DCP up for pipelined operation, strobe in additional data after initializing the device and before entering the data transfer loop (see Chapter 3.9).

For dual port configuration, the same basic program sequence can be executed, modifying only the data transfer session. Now the CPU handles either input or output data, so one transfer task must be removed from the command sequence. The high-speed peripheral connected to the Slave Port executes the remaining task. Data can be put in or read back concurrently.

#### 3.6.1. ECB OPERATION

Figure 3.13 shows the program sequence.

- Step 1: A hardware or software reset clears all Status Register flags and sets the Mode Register to the default condition.
- Step 2: The Mode Register is loaded via the Master Port. The loaded value determines the port configuration, the mode of operation (ECB, CBC, or CFB) and encryption or decryption. For example, to enter clear data through the Slave Port and remove encrypted data from the Master Port using ECB mode for encryption, the Mode Register is loaded with  $10_{\rm H}$  (see Chapter 3.2, "Mode Register").
- Step 3: The clear encryption or decryption key can be loaded through either the Master Port or the Auxiliary Port. After entering the appropriate command, the Command Pending bit of the Status Register becomes active (High) until the entire 8-byte key is entered with the most significant byte first.
- Step 3A: Step 3A and 3B can be performed as an alternative to Step 3. In these two steps, the keys are loaded in encrypted form. The Master Key Register has to be loaded first for decrypting encrypted keys. The appropriate command is "Load M Key Through Auxiliary Port"  $(9\emptyset_H)$ . When this command is entered, the Auxiliary Flag in the Status Register goes active High and the AFLG output pin goes Low. The DCP expects data input through the








Figure 3.14. CBC Operation Flow Chart

Auxiliary Port. The Master Key is entered by strobing in eight bytes, one byte per Auxiliary Strobe (ASTB), most significant byte first.

- Step 3B: The encrypted E or D Key can be loaded through the Master or Auxiliary Port. Chapter 3.3 lists the commands.
- Step 4: The DCP recognizes three start commands: "Start Encryption", "Start Decryption" and "Start". The first commands set or reset the Encryption/Decryption bit of the Mode Register. If the "Start" command is issued, the Mode Register stays unchanged and the DCP is ready to process data according to the existing Mode Register bit configuration.
- Step 5: After entering a Start command, the DCP indicates readiness for data input by activating the Input Register flag. Data then can be entered through the assigned input port.

NOTE: Ports are assigned on a Clear or Encrypted text basis. In dual port configuration, a change from encryption to decryption reverses the data flow direction. The ports are reassigned; the former input port becomes now an output port and vice versa. This reflects the logical situation in most applications. A good example is a hard disk application: For data security the data is stored in encrypted form on the hard disk. When writing to the disk, the data is encrypted by flowing through the DCP to the disk controller. When reading back, the DCP is programmed for decryption mode, and the data flows in the reverse direction from the disk controller to the system memory.

Two flags are associated with the data registers, the MFLG and the SFLG. For flag description see Chapter 3.1. These flags can be sensed by software or hardware. The CPU can monitor the bits of the Status Register by software; the two output pins can drive a Ready/Wait or DMA Request logic. Note that the Status Register bits are active High, whereas the flag output pins are active Low.

- Step 6: Whenever the input flag is active, the DCP is ready to accept data. Data is transferred to the 64-bit Input Register one byte at a time, most significant byte first. When the Input Register is full (i.e., all eight bytes of data are entered) the input flag becomes inactive and the data is transferred via the internal bus to the algorithm unit.
- Step 7: Whenever the output flag becomes active, data can be removed from the Output Register.

#### Chapter 3

- Step 8: Data is removed from the output port one byte at a time with the most significant byte first. The output flag becomes inactive when the eighth byte is removed, indicating that the transfer is complete.
- Step 9: Loop through Step 5 through 8 until the ciphering session should be terminated.
- Step 10: The session is terminated by issuing the "Stop" command. After termination, all remaining processed data will be available at the output port until the DCP is reset. Thus the "Stop" command can be issued after transferring the last input block. When all data is removed, all flag bits of the Status Register are inactive  $(\emptyset \emptyset_H)$ . To resume the ciphering session with the same parameters, issue a Start command as in Step 4 and proceed.

Before restart, any data from the previous session must be removed or it will be lost.

## 3.6.2. CBC OPERATION

A flow chart of CBC Operation in Multiplexed Control Mode is given in Figure 3.14. The flow chart of Cipher Block Chaining is very similar to ECB operation except that the IV Register must be loaded. The Initial Vector can be entered in clear (Step 3.1) or encrypted form (Step 3.1A and 3.1B). Listed below are those steps which differ from the ECB instruction sequence:

- Step 3.1: Issue "Load Clear IV through Master Port" command and strobe in 8 bytes of IV, most significant byte first. The Initial Vector can only be loaded through the Master Port to the address of the Input Register. After the command is issued the Command Pending bit in the Status Register becomes active for the following IV transfer.
- Step 3.1A: If the Initial Vector is entered in encrypted form, the vector is decrypted utilizing the D-Key before being loaded in the appropriate register. If the D-Key is not entered in Step 3, it must be entered now.
- Step 3.1B: Issue "Load Encrypted IV through Master Port" command and strobe 8 bytes of encrypted IV into the Input Register, most significant byte first. The DCP then decrypts this Initial Vector using the D-Key in ECB mode, and loads it into the IV Register. The bits of the Mode Register are not affected. This sequence works for entering the IV for encryption (IVE) and decryption (IVD).

## 3.6.3. CFB OPERATION

The flow chart for the instruction sequence in CFB mode is very similar to the CBC mode. The DCP is programmable to execute

single-byte CFB Operation. In CFB, the Input and Output Registers can hold only one byte each.

The IV is ciphered by the algorithm unit. The result is then EXORed with the input byte which is treated as the most significant byte. The EXOR result is loaded into the Output Register to be read out by the CPU and is also shifted into the current IV Register. The lower seven bytes of the result block are discarded (see Chapter 2.2.).

The Output Register must be emptied in CFB mode before issuing a "Stop" command. The session can be resumed after stop by issuing "Start".

If the user has to stop in the middle of a data block input (ECB or CBC) operation in Multiplexed Control Mode, the following instruction sequence should be used to avoid erroneous data:

- Issue "Stop" command.
- Read all output data available.
- Reload the Mode Register.
- Issue "Start" command.
- Check for input flag active then resume data input.

#### 3.7. DIRECT CONTROL MODE

The DCP operates in Direct Control Mode when the  $C/\overline{K}$  input pin is High. The commands are issued by controlling the pins of the Auxiliary Port (see Chapter 3.1). The Mode Register cannot be accessed in Direct Control Mode.

The state of the  $E/\overline{D}$  and  $K/\overline{D}$  pins should be held constant throughout the entire loading process. The state of  $S/\overline{S}$  must be held constant throughout the entire data ciphering session.

## 3.7.1. ECB OPERATION

A flowchart of ECB operation in Direct Control Mode is shown in Figure 3.15. An explanation of each step is given below:

Step 1: It is advisable to have the  $C/\overline{K}$  pin programmable if the DCP is intended to operate in Direct Control Mode.  $C/\overline{K}$  must be pulled Low (Multiplexed Control Mode) to access the Mode and Master Key Register in the initialization phase.




Figure 3.16. Direct Control Mode CBC/CFB Operation

 $C/\overline{K}$  can be tied High permanently if the application requirement is the same as the default condition of the DCP. In the default condition, the Mode Register is set up for ECB encryption with Master Port assigned to clear data and Slave Port assigned to encrypted data. No session keys can be generated; only clear keys can be entered. The default condition may be achieved by a hardware reset (applying a Low to MAS and MDS (Am9518/AmZ8068) or MRD and MWR (Am9568) simultaneously).

If the default mode is not practical, switch to Multiplexed Control Mode and load the Mode Register. If necessary the Master Key Register can be loaded and session keys may be generated at this time. Then switch back to Direct Control Mode.

- Step 2: A High on the K/D pin \_of the Auxiliary Port sets up the DCP for key entry. (S/S stays Low for the entire key load process. A High at the E/D pin selects the E-Key load, a Low selects the D-Key load. The DCP responds by activating the CP output pin. As soon as CP becomes active, keys can be strobed into the Master Port by providing data write strobes. MCS must be Low. The control lines of the Auxiliary Port should be held steady throughout the entire load process.
- Step 3: A "Start" command is entered by raising the S/S line. The level at E/D selects encryption (High) or decryption mode (Low). K/D has to be Low throughout the ciphering session. The DCP responds to the start command by activating the input port flag. S/S must be held steady during the ciphering session. For flag assignment information refer to Chapter 3.1.
- Step 4: Whenever the input flag is active, data can be entered through the Master or Slave Port depending on the selected mode. To achieve the highest throughput, follow the notes given in Chapter 3.9 (pipelining).
- Step 5: When the DCP has processed the data, the output flag will become active. Data may be removed from the output port when the flag is active.
- Step 6: At the end of the ciphering session, issue a "Stop" command by pulling  $S/\overline{S}$  Low.

# 3.7.2. CBC AND CFB OPERATION

The instruction sequence to perform CBC or CFB operation in Direct Control Mode is similar to ECB operation. In these operation modes the  $C/\overline{K}$  pin must be programmble, because the IV needed for CBC and CFB can only be loaded in Multiplexed Control Mode.

Loading the encryption and decryption keys can be performed when  $C/\overline{K}$  is Low (Multiplexed Control Mode) or High (Direct Control Mode).

Figure 3.16 shows a flow chart. Do not issue a stop command if Busy (BSY) or Command Pending (CP) are active.

In CFB operation, all output data must be removed from the Output Register before a stop command is entered. In this mode the user is limited to one session at a time. The DCP must be reinitialized before resuming the ciphering session. The steps are shown below:

- Switch to Multiplexed Control Mode (C/K=Low).
- Reload the Mode Register to previous configuration.
- Switch back to Direct Control Mode  $(C/\overline{K}=High)$ .
- Issue Start command.
- Check for input flag active, then resume data input.

If the DCP is stopped in the middle of a data block input, the following steps must be performed to avoid erroneous data and to resume operation:

- Issue stop command.
- Read all available output data.
- Switch to Multiplexed Control Mode  $(C/\overline{K}=Low)$ .
- Reload Mode Register.
- Switch back to Direct Control Mode (C/K=High).
- Issue Start command.
- Check for input flag active, then resume data input.

If the data error is detected before input to the DCP, an error signal may be generated from the error detection logic to disable the input port data strobes. In this case the user does not need to switch out of Direct Control Mode. The input can be continued by enabling the input data strobes when correct data is available. If the input data strobe is of the same frequency as the clock input and the user has to stop in the middle (less than 8 bytes) of an input block load, it is not possible to disable further data strobes by de-selecting the input port (Chip Select=High).

## 3.8. OUTPUT FEEDBACK (OFB) AND ONE-BIT CIPHER FEEDBACK (CFB)

Only the three operation modes that are implemented in the DCP have been discussed in the preceding chapters. Two other types of data ciphering modes recommended by the National Bureau of Standards are OFB and one-bit CFB. These modes of operation are explained in Chapter 2.2.

The DCP can achieve 64-bit Output Feedback when the EXOR function is done by software. The DCP operates as a 64-bit pseudo random number generator. Figure 2.10 shows the data flow in this mode. The instruction sequence is:

- Set up DCP for CBC operation.
- Load Keys.
- Load IV with 64-bit initial value.
- Issue "Start Encryption".
- Load Input Register with zeros  $(\emptyset \emptyset_{H})$ .
- Read Output Register.
- EXOR DCP result vector with 64-bit data block by software to get the 64-bit encrypted block (ciphered text).
- Jump to "Load Input Register" instruction.

One-bit CFB may be performed by the DCP with supporting software. Each 64-bit cipher process generates one bit output information. The user must be aware that this implementation of one-bit CFB can be used in fairly low-speed applications only. The DCP is set up for ECB mode. The EXOR and the SHIFT functions are executed in software. The instruction sequence is given below:

- Set up DCP for ECB.
- Load Keys.
- Issue "Start Encryption".
- Load 64-bit Input Register with Initial Vector.
- Read 64-bit output.






Figure 3.17. Operation Flow Diagram for Pipelining

- Take the most significant bit and EXOR it with the clear text. The output of the EXOR function is the ciphered text.
- Also left-shift this bit into the Initial Vector for the next cycle.
- Continue loading the Input Register with the Initial Vector.

#### 3.9. THROUGHPUT

The highly pipelined architecture of the DCP allows simultaneous read, ciphering and write operation. For maximum throughput, the DCP must be programmed for dual port configuration. One port is the input port, the other is the output port. For single port configuration, the throughput is cut in half.


Figure 3.18 shows detailed timing of the ciphering of one 64-bit block in ECB or CBC. The input process starts at clock  $\emptyset$ . It takes 8 clock periods to strobe in the entire block. One data strobe is issued for each clock period. Five clock cycles are needed to update the flags and transfer the input block from the Input Register to the algorithm unit. The algorithm unit starts ciphering concurrently with the transfer. After updating the flags, another input block may be entered. The block is ciphered 18 clocks after loading the last byte. Transfer of the ciphered block to the Output Register and transfer of the next input block to the algorithm unit can be performed in parallel (see Pipelining Scheme A and B). The entire procedure of ciphering one block takes 39 clock periods. Because parts of this procedure can be overlayed, the DCP can process one block every 18 clocks.

# Pipelining

Figure 3.17 shows a flow chart of the data entry and removal sequence for dual port configuration. After initialization, two data blocks are strobed into the device to fill the Output Register and the algorithm unit. Then blocks are strobed in and out concurrently. When terminating the session, the device must be emptied by reading out two more blocks.

The DCP can also be operated in pipelined mode when in single port configuration. After initialization, one block of data is strobed into the device. Then, in a loop, one block is strobed in and one block is read out. The block strobed in before entering the loop is ciphered concurrently with the input of the second block. This guarantees that the user need not wait for the algorithm to perform encryption. The Master Port can be switched between input and outputs without Waits.


Pipelining Scheme A (Figure 3.19) shows how to cipher a set of blocks in minimum time. The total time is (n + 1) \* 18 + 3 clock periods where "n" is the number of blocks. Pipelining Scheme B (Figure 3.20) is slightly modified compared to Scheme A. The




TIME, IN CLOCK PERIODS

04862A-29









04862A-31

# Figure 3.20 Pipeline Scheme B: Synchronized Port Operation

total time is slightly longer. It takes (n + 1) \* 18 + 8 clock periods to cipher "n" blocks. But it has the advantage that data is put in and removed simultaneously. One signal may strobe data in and out. The interface hardware might be simpler.

To get the maximum throughput, block transfers must be executed in the 13-clock time slot between the update of flags. The examples in Figure 3.19 and 3.20 assume a transfer time of eight clock periods.

Only Direct Control Mode designs using high-speed control logic can satisfy this requirement. Chapter 4.12 "High Speed Serial Data Ciphering in Network Systems" shows such a design. All other application interfaces drive the DCP in Multiplexed Control Mode. The data transfer capabilities of most microprocessor systems are lower than required by the DCP. Even a design with high speed DMA controller is not able to transfer 8 bytes of data in 8 clock cycles.

When the system timing constrains the ciphering speed, this problem can be solved by putting a FIFO buffer between the system bus and the DCP. The system can thus operate asynchronously while the DCP operates at its optimum clock rate. The FIFO buffer also compensates for the time when no data can be transferred while the DCP updates flags.

Under ideal circumstances the throughput can be calculated as:

T = (f \* 8) / 18 T = throughputf = clock rate

Am9518:

T = (3 MHz \* 8) / 18 = 1.33 MByte/s


Am28Ø68:

T = (4 MHz \* 8) / 18 = 1.78 MByte/s

#### Am9568:

To meet the minimum High and Low times of the read and write strobes, they cannot be issued every clock when operating at the maximum clock rate. The clock rate must be reduced to 3.33 MHz to have 300 ns strobe periods or strobes must be issued every other clock period. The throughput for both cases is determined below.

T = (4 MHz \* 8) / (2 \* 8 + 5) = 1.52 MHzT = (3.33 MHz \* 8) / 18 = 1.48 MHz



04862A-32

Figure 3.21 Key Transfer

## 3.10. KEY TRANSFER VIA THE COMMUNICATION LINK

The system security can be enhanced by changing keys frequently. These periodically changed keys are called session keys. In order to update the DCP with the new session keys the keys have to be distributed. A convenient way to distribute keys is to use an already existing communication link between the DCPs. The system designer has to make sure that no eavesdropper gets knowledge of the new session keys. Therefore keys should be transmitted in encrypted form.

The DCP has two commands and one special key to support key distribution.

Commands: Encrypt with Master Key Load Encrypted Key

Key: Master Key

Figure 3.21 shows the operation sequence when distributing keys:

- Step 1: "A" generates a 56-bit session key, splits the key into eight 7-bit groups and adds a parity bit to each group. The result (a 64-bit word) is encrypted with the Master Key. Therefore, "A" issues the command "Encrypt with Master Key" and strobes the 64-bit result through the Master Port into the Input Register. The DCP encrypts the 64-bit word with the Master Key and ECB mode. The encrypted key can be removed from the Output Register via the Master Port.
- Step 2: "A" transmits the encrypted key via the communication link to "B".
- Step 3: "B" issues the command "Load Encrypted Key". The received encrypted key is strobed through the Master Port into the Input Register and decrypted with the Master Key. The Master Key of "B" must be identical to the Master Key of "A". After decryption the parity is checked and the decrypted key is loaded into the appropriate register. To enhance the system security "B" cannot read the decrypted key.



#### CHAPTER 4. INTERFACING

This chapter contains interfaces between the DCP and the most common 8-bit and 16-bit microprocessors.

First, a look at the critical points in interfacing the DCP.

#### Demultiplexed Systems:

The DCP uses a multiplexed address/data bus which means that the system designer has to provide this kind of bus to the DCP. In a non-multiplexed system environment the address and data bus are separated and not time-multiplexed. There are two basic solutions for simulating a multiplexed address/data bus.

The interface logic multiplexes at least the two relevant lines  $(MP_1 \text{ and } MP_2)$  addressing an internal DCP register. Multiplexing the other lines  $(MP_g, MP_3 \text{ to } MP_7)$  is optional.

The second solution simulates a multiplexed address/data bus under software control. The CPU can access the DCP to latch an internal register address (Address Latch Cycle) or to transfer data (Data Read or Write Cycle). These two kinds of accesses usually are distinguished by the address line "Ag". In the Address Latch Cycle, only an address strobe is generated to strobe in the internal register address supplied via the CPU data bus. In the Data Transfer Cycle, only data strobes are generated to actually read a formerly addressed register or to write to it. So the Address Latch process and the Data Transfer are totally independent from each other.

The advantages of the second solution are that it usually takes less interface logic and that it is faster in most applications because there is no overhead in latching the address. The interfaces in Chapters 4.4, 4.6, 4.9 and 4.10 employ the second solution. A disadvantage of the second solution is a slight software overhead caused by the Address Latch Cycles. Once the DCP is initialized for a data ciphering session, there is no more need for Address Latch Cycles. During the high speed data ciphering session itself, only Data Transfer Cycles are executed.

The first approach has advantages where multiplexing the two above mentioned lines causes no overhead in hardware and timing. The iAPX286 to Am9568 interface is an example. The multiplexing logic can be integrated into the existing PAL\* (Programmable Array Logic) interface, and the multiplexing does not extend the Data Transfer Cycle.

\*PAL is a registered trademark of and is used under license from Monolithic Memories, Inc.

Chapter 4

#### Synchronization:

One of the basic problems is to satisfy the required synchronization between the clock and data strobe.

The DCP requires that the rising edge of data strobe fall into a certain window after the falling edge of the clock. This window is specified in timing parameter 45 of the Product Specification as listed below:

Am9518: Ø - TWL - 1ØØ ns Am9568: Ø - TWL - 85 ns Am28068: Ø - TWL - 65 ns

TWL is the actual clock width (Low) of the interface.

Several design techniques can guarantee this parameter.

Some CPU's, for example the 8086 in Maximum Mode, have data strobe timing that inherently satisfies the DCP requirements. These interfaces do not need special synchronization logic.

In asynchronous systems, the interface control logic usually buffers the data strobe and can easily synchronize it to the clock. PAL devices with registered outputs clocked by the DCP clock simplify this task (Chapter  $4.1\emptyset$ ).

Another, sometimes simpler, approach is to make use of the clock Low width dependent specification by delaying the first rising edge of clock following data strobe (Chapter 4.4).

#### Address Strobe:

The three members of the DCP family have different specifications for the address strobe width:

Am9518 :	115	ns
AmZ8068:	8Ø	ns
Am9568 :	4Ø	ns

The Am9568 should be used in systems with narrow address strobes (e.g., 8086 CPU at 8 MHz).

## Read/Write:

The Am9518 and AmZ8068 require a set-up time of 100 ns to data strobe. The Am9568 does not have this specification because of its functionally different bus interface. Read/Write and data strobe are replaced by write strobe and read strobe. The Am9568, therefore, has advantages in applications where it is difficult to satisfy the read/write set-up time.

## **PAL Devices:**

Many of the following applications employ PAL devices to integrate the entire interface logic into one 20-pin device. Registered PAL devices like the AmPAL16R4 have registered and combinatorial outputs which enable the designer to build up small state machines for the interface handshake. An asynchronous bus, such as the iSBX\* bus, can easily be adapted to the synchronous requirements of the DCP.

A PAL device is a semi-custom device that is supported by computer-aided-design tools like the PAL assembler. All interfaces described in this book that employ PAL devices have a complete listing of the PAL design specification program, the input of the PAL assembler. Each program consists of five sections as described below:

- 1) The first four lines of the PAL Design Specification list the PAL part number, the user's internal part number, the date, the designer's name, the device application name, and the company name and address.
- 2) The pin-list gives the symbolic names used for the inputs and outputs in the order of pin 1 to pin 20. Active Low signals are preceded by "/", a symbol used instead of a "bar".
- 3) The equations are the heart of the program. They define the conditions under which the outputs become active.
- 4) The function table is a powerful tool to test the correctness of the equations. The designer specifies the signals to be supplied to the inputs and to be seen at the outputs. In the simulation pass, the PAL assembler verifies whether the function table corresponds to the equations. This pass detects the most common errors (typing errors and signal inversions) and checks for logical errors. Each line of the function table represents a test vector containing inputs and outputs. The states are defined by characters as specified below:

Input:	L H C X	Low High Clock registered outputs Don't care
Output:	L H Z X	Low expected High expected High impedance expected Don't test

5) The description documents the operation of the device and its intended application.

\*iSBX is a trademark of Intel Corporation.




Figure 4.1. Direct Interface 8086-Am9568 (Maximum Mode)





Figure 4.2. Direct Interface 8086-Am9568 (Minimum Mode)





## 4.1. 8086/8088 - Am9518/AmZ8068/Am9568

Interfacing the DCP family to 8086 or its 8-bit bus equivalent, the 8088, is straightforward.

In systems with CPU clock rates up to 3 MHz, the Am9568 can be directly interfaced to the CPU (Figures 4.1 and 4.2). The clock rate is limited to 3 MHz because of the 33%/66% duty cycle (33% High, 66% Low) of the CPU clock and to satisfy the minimum clock High time of 115 ns of the Am9568. The second critical parameter is the relationship between the clock and data strobe. The Am9568 requires a delay of the rising edge of MRD or MWR to the falling edge of the clock of  $\emptyset$  - TWL - 85 ns. TWL is the clock Low width. In this interface the minimum clock Low width is 207 ns. This determines a maximum delay of up to 122 ns. The CPU is specified to have a "Control Active Delay" of 10 to 110 ns. With a margin of 12 ns, it is obviously impossible to increase the system clock by modifying its duty cycle.

Figures 4.3 and 4.4 show a similar interface using the Am9518 and the AmZ8068. This interface needs additional logic to convert the read or write strobes into a Read/Write  $(R/\overline{W})$  and a Data Strobe ( $\overline{MDS}$ ) and to invert the Address Latch Enable to generate a Master Port Address Strobe ( $\overline{MAS}$ ). Similar to the interface discussed above, the clock rate is limited by the clock Low and High widths and the requirements of the DCP. The Am9518 needs a minimum clock High width of 150 ns determining a maximum clock rate of 2.3 MHz. The minimum clock Low width of 275 ns and the DCP specification of  $\emptyset$  - TWL - 100 ns provides a margin of 275 ns - 110 ns - 100 ns = 65 ns.

The AmZ8068 requires a minimum clock High width of 115 ns, resulting in the same maximum clock rate as in interfacing to the Am9568 (3 MHz). The specification about the synchronization of clock and data strobe is less critical in this interface (0 - TWL - 65 ns) so the margin becomes 32 ns.

An 8086/8088 system with clock rates larger than the rates mentioned above requires more sophisticated interface logic: the DCP clock must not exceed 4 MHz (3 MHz for the Am9518), the Address Strobe width has to be satisfied, and the data strobes must be synchronous to the clock. The case in which the DCP clock is divided down by two from the CPU clock is discussed below.

An application where the DCP runs asynchronously from the 8086 clock is not discussed here. Ideas can be taken from the Chapter 4.10 iSBX Bus to Am9568 interface.

#### 8086/8088 - Am9518/AmZ8068 (Figures 4.5 and 4.6)

The Control/Key Mode input  $(C/\overline{K})$  is wired Low to select the Multiplexed Control Mode. In this mode the address to the internal registers of the DCP, MP1 and MP2, is multiplexed with the data byte on the eight bidirectional lines of the Master




Figure 4.4. Direct Interface 8086-Am9518/AmZ8068 (Minimum Mode)




Figure 4.5. 8086/8088-Am9518/AmZ8068 Interface (Minimum Mode)

Port bus. MP1 and MP2 are latched on the rising edge of  $\overline{MAS}$  (Master Port Address Strobe), to select the internal register for subsequent data transfer cycles.

 $\overline{\text{MAS}}$  is the inverted Address Latch Enable of the 8086 bus. The state of  $\overline{\text{MCS}}$  (Master Port Chip Select) is also latched at the rising edge of  $\overline{\text{MAS}}$ . In the Minimum Mode of the 8086 (MN/ $\overline{\text{MX}}$ =High)  $\overline{\text{MCS}}$  may only go Low during Input/Output cycles (M/ $\overline{\text{IO}}$ =Low); therefore, M/ $\overline{\text{IO}}$  enables the address decoder in Minimum Mode.

The Read/Write input  $(MR/\overline{W})$  is connected to Data Transmit/Receive  $(DT/\overline{R})$ .  $DT/\overline{R}$  satisfies the set-up and hold time requirements of  $MR/\overline{W}$ .

Master Port Data Strobe  $(\overline{\text{MDS}})$  is active if either Input/Output Read Control (IORC) or Advanced Input/Output Write Control (AIOWC) are active. The AIOWC has a wider Low width than IOWC (Input/Output Write Control) and so gives a wider margin in interfacing.

In Minimum Mode (Figure 4.5),  $\overline{RD}$  and  $\overline{WR}$  are logical ORed to generate  $\overline{MDS}$ . The timing is the same as in Maximum Mode.

8086/8088 - Am9568 (Figure 4.7)

CPU clock rates above 4.44 MHz (above 5.8 MHz for the AmZ8Ø68) require use of the Am9568 instead of the Am9518, because TWA (Master Port Address Strobe width) becomes critical with increased clock rate, as shown below:

> Am9518 : TWA = 115 nsAmZ8068 : 80 ns TWA = Am9568 : TWA = 40 ns 8086/8088 : TLHLL = 115 ns at 4.44 MHz 8086/8088 : TLHLL = 80 ns at 5.80 MHz 8086/8088 : TLHLL = 48 ns at 8.00 MHz

TLHLL is the Address Latch Enable width (ALE) of the 8086.

For CPU clock rates above 7 MHz, one Wait state has to be inserted during Control Register Reads (timing parameter 44).

Note: In the interfaces shown, the number of Wait states must be the same for all read or write accesses to the DCP, because the Clock Synchronizer is designed for either an even or an odd number of Wait states.




Figure 4.6. 8086/8088-Am9518/AmZ8068 Interface (No Wait State)




Figure 4.7. 8086/8088-Am9568 Interface (1 Wait State)

## Clock Synchronization

A very important factor in designing the interface to the 8086 is that the rising edge of  $\overline{\text{MDS}}$  must be synchronous to the falling edge of the DCP clock (timing parameter 45).

In a system where the DCP runs at a divided system clock, a clock synchronizer is required. Without a synchronizer the risina edge of the Data Strobes ( $\overline{\text{MDS}}$ ,  $\overline{\text{MRD}}$  and  $\overline{\text{MWR}}$ ) would be synchronous to either the falling or rising edge of the divided clock. Two simple Clock Synchronizers are used in these interfaces; one is designed for an even number, the other is designed for an odd number of Wait states. The DCP clock is synchronized to the Data Strobes at the falling edge of the CPU clock at the end of the CPU cycle Tl (Figures 4.8 and 4.9). At this edge, the state of the DCP clock is forced to a Low (CLK SYNC A in Figure 4.8) or to a High (CLK SYNC B in Figure 4.9), depending on the number of Wait states inserted. DCP CLK 1 and 2 show the two possible phases of the DCP clock and how the Clock Synchronizer adjusts the phase.

# Data Ciphering Speed

The data ciphering speed of the DCP is limited by the byte transfer capability of the 8086 bus. A high-performance DMA like the AM9516 increases the throughput as shown in the following table:

8086 clock	DMA clock	DCP clock	<u>N</u>	T
8 MHz 6 MHz	4 MHz 6 MHz	4 MHz 3 MHz	36 18	0.78 MByte/s 1.05 MByte/s
8 MHz	no DMA	4 MHz	7Ø	Ø.42 MByte/s


The formula for calculating the throughput is:

T = (8 \* f) / (N + 5) MByte/s

T = Throughput in MByte/s

- N = Number of clock cycles per 8 byte transfer
- 5 = Internal operation time (5 clocks per block)
- f = DCP clock in MHz
- 8 = 8 data bytes per block


The first two cases in the table above are fast enough to encrypt and decrypt the data transferred to or from a 5 1/4-inch Winchester Disk Controller "on the fly" (5 MBit/s=0.625 MByte/s).



\* DCP CLK (1) AND (2) SHOW TWO PHASES OF DCP CLK

04862A-40





\* DCP CLK (1) AND (2) SHOW TWO PHASES OF DCP CLK

04862A-41



#### Testing

The interface of Figures 4.6 and 4.7 and both Clock Synchronizers were built and tested using the software described below.

- The DCP is reset by software writing  $" {{ 00 }_{\rm H}}"$  to the Command Register.
- The ciphering mode is selected by writing "18<sub>H</sub>" into the Mode Register. Here the mode is: Master Port-only configuration, Electronic Code Book (ECB) and Encryption.
- The Clear Encryption key is loaded through the Master Port by issuing the command "ll<sub>H</sub>". After the command is entered, the Status Register content is read out. Only the Command Pending bit should be set  $(4\emptyset_H)$ . If other bits are set, the program sets the error flag "CODE" to FF<sub>H</sub> and terminates. If the status is correct, eight bytes of key are strobed in through the Master Port in eight output instructions. The Key is "800101010101010101<sub>H</sub>". The most significant byte is loaded first.
- The status of the DCP is checked, the Command Pending bit and the parity error bits should be reset  $(\emptyset \emptyset_H)$ .
- The encryption is started by entering the command "Start Encryption"  $(41_{\rm H})$ .
- One block of data (8 bytes) is strobed into the Master Port. The source is the byte string "PLAIN". In this example, the plain text is: "000000000000000000".
- Loop3 is executed until the Busy bit of the Status Register shows the encryption is done.
- One block of ciphered data is read out of the Master Port and transferred to the program location "CIPHER". The ciphered text should be: "95A8D72813DAA94D<sub>H</sub>".
- The Status Register is checked; only the Start Entered bit should be set  $(8\emptyset_{H})$ .
- The encryption session is stopped by issuing the command "Stop Encryption" (EØ\_H).
- After that the status should be  $\emptyset \emptyset_{H}$ ; all flags are reset.

The program can be used to decrypt data, if two program locations are changed:

- The "Enter Key" command of location  $\emptyset ll \emptyset_H$  has to be changed to  $l2_H$  ("Load Clear D-Key Through Master Port").
- The Start Command of location  $\text{@131}_{\text{H}}$  has to be changed to  $4\text{@}_{\text{H}}$  ("Start Decryption").

# Chapter 4

After running the program, the error flag in "CODE" should be reset  $(\emptyset \vartheta_{\rm H})$ .

This test was performed to verify the communication between the 8086 and the DCP. By providing clear and encrypted data for the key shown, users should be able to verify operation of any variation to the design. The software was kept simple to avoid dependence on other hardware in the system.

ASM86 VER 1.0 SOURCE: APPL8068.ASM

<b>*</b> ; ;		JUERGEN STELBI ADVANCED MICRO	
; 8086 TO AM951 ;	8 (AMZ8Ø68) IN	TERFACE TEST PROGRAM	
ADDRESSES OF THE DCP	(EVEN ADDRESS	ES)	
; FCØØ FCØ2 FCØ6 FCØØ FCØØ ØØ18 ØØ8Ø ØØ80	MPSEL MPCOM MPSTAT MPMODE MPINP MPOUT ECB KEY1 KEY2		; BASE ADDRESS OF MASTER PORT ; COMMAND REGISTER (WRITE ONLY) ; STATUS REGISTER (READ ONLY) ; MODE REGISTER (READ AND WRITE) ; INPUT REGISTER (WRITE ONLY) ; OUTPUT REGISTER (READ ONLY) ; ENCRYPT, MP ONLY, ECB ; KEY: 8001010101010101
;	ORG	100H	
; Ø1ØØ BA Ø2 FC Ø1Ø3 BØ ØØ Ø1Ø5 EE	BEGIN: MOV MOV OUT	DX,MPCOM AL,Ø DX,AL	; DX: POINTER TO PORT ADDRESS ; SOFTWARE RESET
Ø1Ø6 BA Ø6 FC Ø1Ø9 BØ 18 Ø1ØB EE	; Mov Mov Out	DX,MPMODE AL,ECB DX,AL	; SELECT MODE
Ø1ØC BA Ø2 FC Ø1ØF BØ 11 Ø111 EE	; MOV MOV OUT	DX,MPCOM AL,11H DX,AL	; LOAD CLEAR E-KEY THROUGH MP
Ø112 BA Ø2 FC Ø115 EC Ø116 3C 4Ø Ø118 75 5F	; IN CMP JNE	DX,MPSTAT AL,DX AL,40H ERROR	; READ STATUS ; 40= CP SET
011A B0 80 011C BA 00 FC 011F EE 0120 B9 07 00 0123 B0 01 0125 EE 0126 E2 FD	; MOV OUT MOV MOV LOOP1: OUT LOOP	AL,KEY1 DX,MPINP DX,AL CX,7 AL,KEY2 DX,AL LOOP1	; LOAD 1. KEY BYTE ; OUTPUT 1. KEY BYTE ; LOAD COUNTER FOR NEXT 7 BYTES KEY ; FOLLOWING KEY DATA
0128 BA 02 FC 012B EC 012C 3C 00 012E 75 49	; IN CMP JNE	DX,MPSTAT AL,DX AL,Ø ERROR	; READ STATUS ; FLAGS RESET?
Ø130 BA Ø2 FC Ø133 BØ 41 Ø135 EE	; MOV MOV OUT	DX,MPCOM AL,41H DX,AL	; START ENCRIPTION
Ø136 B9 Ø8 ØØ	; MOV	СХ,8	; 8 BYTES (1 BLOCK) OUTPUT

ASM86 VER 1.0 SOURCE: APPL8068.ASM

Ø139							MOV	BX,Ø	;	INITIALIZE PO:	INTER
Ø13C				~ 1	~ 7		MOV	DX,MPINP			
Ø13F		8 A	87	81	01	LOOP2:	MOV	AL, PLAIN[BX]		LOAD DATA	
Ø144							INC	BX		INCREMENT POIN	
Ø145							OUT	DX,AL	;	WRITE PLAIN DA	АТА
Ø146	E2	F7					LOOP	LOOP2			
						;					
Ø148		02	FC				MOV	DX, MPSTAT			
Ø14B						LOOP3:	IN	AL,DX			CRYPTION IS DONE
Ø14C							AND	AL,20H	;	TEST BUSY BIT	
Ø14E	75	FВ					JNZ	LOOP3			
~		~ ~	~~			;		au a		0 00000 (1 00	
Ø15Ø							MOV	CX,8		8 BYTES (1 BLC INITIALIZE PO:	
Ø153							MOV MOV	BX,Ø	;	INITIALIZE PU.	INTER
Ø156		99	FC			TOOD 4.		DX,MPOUT			
Ø159		0.0	07	~~	<i>a</i> 1	LOOP4:	IN	AL,DX CIPHER[BX],AL		READ ENCRYPTEI STORE DATA	DATA
Ø15A		88	87	89	10		MOV			INCREMENT POIN	IMED
Ø15F Ø16Ø							INC LOOP	BX LOOP4	ï	INCREMENT POIL	NIER
0100	ΕZ	F /					LUOP	LOOP4			
a1 c 2	•	a 2	EC			;	MOU				
Ø162 Ø165		02	гC				MOV IN	DX,MPSTAT AL,DX		TEST STATUS RI	CICMED
Ø165 Ø166		on					CMP	AL,80H		80= START ENTI	
Ø168							JNE	ERROR	'	00- SIAKI ENII	SKED
0100	15	ØĽ					JNE	ERROR			
Ø16A	BΛ	as	FC			;	MOV	DX, MPCOM			
Ø16D			rc				MOV	AL,ØEØH		STOP ENCRYPTIC	אר
Ø16F		110					OUT	DX,AL	'	bior Buokirri	
DIOL						;	001	DATIE			
Ø17Ø	BA	Ø2	FC			,	MOV	DX, MPSTAT			
Ø173	EC						IN	AL, DX	;	TEST STATUS R	EGISTER
Ø174		ØØ					CMP	AL,Ø		ALL BITS MUST	
Ø176							JNE	ERROR	·		
Ø178	C3						RET				
						;					
Ø179	вø	FF				ERROR:	MOV	AL,ØFFH	;	LOAD ERROR COL	DE
Ø17B	2E	A2	8Ø	Øl			MOV	CODE,AL			
Ø17F	C3						RET				
						;					
Ø18Ø	ØØ					CODE	DB	ØØH			; ERROR CODE
Ø181	ØØ	ØØ	ØØ	øø	ØØ	ØØ PLAIN	DB	ØØH,ØØH,ØØH,ØØH,ØØH,ØØH	,ø	Øн,ØØн	; PLAIN TEXT
	ØØ	ØØ									
Ø189			34	45	56	67 CIPHER	DB	12H,23H,34H,45H,56H,67H	,7	8н,89н	; CIPHER TEXT
	78	89									
						;					
							END				

END OF ASSEMBLY. NUMBER OF ERRORS: Ø

7Ø

## 4.2. iAPX186 - AmZ8Ø68

The iAPX186 can operate in two basic modes: Minimum Mode or Maximum Mode. In Maximum Mode the 8288 Bus Controller provides command and control timing. Refer to Chapter 4.1 for examples of this type of interface.

In Minimum Mode the bus timing of the iAPX186 is slightly different from the 8086 bus timing. Figure 4.10 shows the interface logic. The maximum clock rate for the DCP is 4 MHz, resulting in a maximum CPU clock rate of 8 MHz. No Wait states are required.

An AmZ8068 must be used in this application because of the wider range in delay time from clock to the read or write control signal delay with respect to the clock. This parameter is specified for the iAPX186 as 10 to 55 ns. The AmZ8068 requires a delay of 0 to 50 ns at 4 MHz, the Am9568 0 to 30 ns at 4 MHz. Because of two delays in the clock path (Inverter and D-Flip-Flop) and only one delay in the control signal path (AND gate), the timing tolerance of these signals at the DCP is decreased to 0 to 45 ns.

At lower CPU clock rates the timing is less critical because the specified time relationship between clock and data strobe becomes wider (timing parameter 45 of the data sheet).

The maximum clock for operating without a Wait state can be calculated like this: The  $\overline{\text{RD}}$  width is specified as 2 \* TCLCL - 50 ns for the iAPX186. The WR width is 2 \* TCLCL - 40 ns. The smaller RD width is used for the calculation. At an 8-MHz clock, the 186 generates an RD signal 200 ns wide. The AmZ8068 requires a minimum data strobe width of 200 ns for a Status Register access. The system can, therefore, operate up to this clock rate without a Wait state.

The Clock Synchronizer in Figure 4.10 is the same as Clock Synchronizer A in Figure 4.5. Figure 4.11 illustrates how this logic synchronizes the data strobe to the clock. DCP CLK(1) and DCP CLK(2) show the possible phases of the CPU clock before synchronization. At the end of cycle Tl the clock is synchronized. No Wait state is allowed when accessing the DCP. (An odd number of Wait states would synchronize the data strobe to the wrong edge of the clock.)





Figure 4.10. iAPX186-DCP Interface (Minimum Mode)



\*DCP CLK (1) AND (2) SHOW TWO PHASES OF DCP CLK

04862A-43

Figure 4.11. DCP CLK Synchronization Timing (No Wait States)

# 4.3. iAPX286 - Am9568

This chapter shows an iAPX286 (80286) to Am9568 interface (Figure 4.12). The Am9568 is chosen because of the narrower width of address strobe. The address strobe width of a 8-MHz CPU is about 60 ns. This interface is designed for an 8-MHz CPU where the DCP is synchronously operating at the maximum clock rate of 4 MHz.

#### The Interface

The Multibus\* Mode Select input of the Bus Controller 82288 is tied Low to optimize the command and control signals for short bus cycles. The Command Delay (CMDLY) becomes active High for one 16-MHz clock cycle whenever the DCP is selected to delay the Read and Write strobes by 125 ns. This satisfies the timing requirement of the minimum delay between ALE inactive and Read or Write strobe active of the DCP. An open collector gate must be added to allow other peripherals to drive this input.

The ALE, IORC and IOWC outputs of the 82288 are wired directly to the DCP. ALE strobes a D-Flip-Flop to store the state of Chip Select for the whole cycle.

 $Q_3$  and the latched Chip Select CSL are ANDed externally to generate the Synchronous Ready for the 82284. The 82284 samples the line at the falling edge of the clock. The registered output  $\overline{Q_3}$  is clocked with the rising edge of the same clock, thus satisfying the set-up and hold time requirements of the 82284. Two Wait States are inserted.

Half of the PAL device operates as a bidirectional Address/Data Multiplexer. During the Address Latch Enable active phase, the state of  $A_1$  and  $A_2$  is transferred to the AD<sub>1</sub> and AD<sub>2</sub> pin of the PAL device. The DCP latches this two-bit address with the falling edge of ALE.


When  $\overline{\text{IORC}}$  and CSL are active, the states of  $\text{AD}_1$  and  $\text{AD}_2$  are passed to  $\text{D}_1$  and  $\text{D}_2$  respectively. The DCP Register can be read. If  $\overline{\text{IOWC}}$  and CSL are active, the data path is turned around;  $\text{D}_1$  and  $\text{D}_2$  are inputs,  $\text{AD}_1$  and  $\text{AD}_2$  are outputs.


The address hold time of the PAL device is sufficient, because the address information is passed to AD<sub>1</sub> and AD<sub>2</sub> whenever IORC\*CSL or IOWC\*CSL are not true, i.e. whenever data is not transferred between the CPU and the DCP.


The read data hold time requirement of 5 ns of the Am9568 is satisfied by the propagation delay of the PAL device.

The read data hold time requirement of 5 ns of the iAPX286 is also satisfied by the PAL device.

\*MULTIBUS is a registered trademark of Intel Corporation.









The Master Port Chip Select ( $\overline{MCS}$ ) input of the DCP is connected to the unlatched address decoder output.

#### The DCP Clock

The PAL device synchronizes the DCP clock to the data strobes IORC and IOWC (Figure 4.13). It also divides the 16-MHz system clock (8-MHz CPU clock) down to the maximum DCP clock rate of 4 MHz. At this clock rate the data strobe delay to the DCP clock must be  $\emptyset$  to 3 $\emptyset$  ns. The Bus Controller is specified to generate a data strobe timing of 3 to 15 ns to the falling edge of CLK (16 MHz). Because of the higher propagation delay of a standard PAL device, the registered outputs are toggled at the rising edge of CLK before the data strobes become inactive. This gives additional 32.5 ns for the DCP clock signal path.

 $Q_1$  to  $Q_3$  are three outputs of the PAL state machine. The registered output are clocked with the rising edge of the 16-MHz 82284 clock. Whenever ALE and  $\overline{CS}$  are active,  $Q_1$  to  $Q_3$  are set to the initial state.  $Q_1$  to  $Q_3$  are outputs of a 3-bit down counter, with  $Q_3$  as the most significant bit.

 $Q_3$  is used to generate the  $\overline{\text{SRDY}}$  signal for the 82284 as mentioned above.

 $Q_2$  is the DCP clock. This design must guarantee that the minimum DCP clock High or Low time is at least 115 ns or two 16-MHz clock cycles. This is done by toggling  $Q_2$  only during phase 2 cycles of the CPU. The CPU design guarantees that there is always a phase 1 cycle between two phase 2 cycles.

Assuming a typical PAL propagation delay of 25 ns, timing parameter TCDS (Time Clock Data Strobe) is 10.5 to 22.5 ns (3 + 32.5 - 25 ns to 15 + 32.5 - 25 ns). It satisfied the required 0 to 30 ns.

The AmPALl6R4 has active Low outputs. But one output,  $Q_2$ , should be active High. The equation for  $Q_2$  was derived to be

 $Q_2 = ALE * CS + Q_1 * Q_2 + \overline{Q_1} * \overline{Q_2}$ 

To compensate for the inversion in the PAL device either de Morgan Theorem or Karnaugh-Veitch diagrams can be used to convert it to the form shown in the PAL Design Specification.

### Improvements

The DCP needs two Wait states only when the Control Registers are read. Data Register read or writes and Control Register writes can be executed with only one Wait state, which improves the Data Ciphering speed of this interface. The more sophisticated Wait control logic and the two external TTL gates can be integrated into one AmPAL22V10 device. Chapter 4

PAL16R4 PAL DESIGN SPECIFICATION DCPØ43 JUERGEN STELBRINK 8-23-83 iAPX286 - Am9568 (DCP) INTERFACE DEVICE ADVANCED MICRO DEVICES /IOWC CLK /CS CSL ALE /IORC Α1 Α2 NC GND /OE D1 D2 /01 02 /03 CMDLY AD1 AD2 VCC ALE\*CS + /01 01 := := Q1\*/Q2\*/ALE + Q1\*/Q2\*/CS + /Q1\*Q2\*/ALE + /Q1\*Q2\*/CS /02 ALE\*CS + 01\*02\*03 + /01\*02\*03 + 01\*/02\*03 + /01\*/02\*/03 03 := /CMDLY := /ALE+/CS IF(CSL\*IORC) / D1 = / AD1IF(CSL\*IORC) / D2 = /AD2IF(CSL\*/IORC) /AD1 = /A1\*ALE + /D1\*/ALE IF (CSL\*/IORC) /AD2 = /A2\*ALE + /D2\*/ALEFUNCTION TABLE CLK /CS CSL ALE /IORC A1 A2 D1 D2 AD1 AD2 /Q1 /Q2 /Q3 CMDLY C ; Ϊ Μ Ι ; / / ; С / С А 0 А А / D C г. S R D D D Q Q Q L ; L Α Α D 2 2 1 2 1 2 3 Y S E. С 1 1 COMMENT ; Κ L ; L  $\mathbf{Z}$ z L L L H; 1 (/CS ACTIVE) С L Η Н Н L L L Н Н Н L Н z  $\mathbf{Z}$ L Н L L L н Х L Х L Н Н Н Н Н  $\mathbf{Z}$ Z Н Н L L L Н С Н L L Н L Н L L ; 2 (WRITE CYCLE) L Н L Н Н  $\mathbf{L}$ Х Н Н L L L L  $\mathbf{L}$ Н L Н Н L L L ; (READ CYCLE) С L L Н Н L Ъ; 3 Н Н L L Н  $\mathbf{L}$ Н  $\mathbf{L}$ С L L L L Н L L 4 Н Н L Н L L Н ; С Н Н L L Н L Н Н Н Н L L Н L ; 5 Н Н L ; 6 С Н Н L Н Н L Н Н Н Η L С Н Н L Н Н L L L L L L Н Н L; 7 С Н Н L Н Н L Н L Н L Н Н Н L; 8 ; С Н Х Х Z Z Z L L L L; 1 (NO / CS)Н L Н  $\mathbf{z}$ ; \_\_\_\_\_

76

DESCRIPTION:

INPUT SIGNALS:

- CLK 16 MHZ SYSTEM CLOCK OF THE 82284 SYSTEM TIMING CONTROLLER. THIS CLOCKS TRIGGERS THE D-FLIP-FLOPS OF FOUR PAL OUTPUTS
- /CS ACTIVE LOW UNLATCHED CHIP SELECT OF THE ADDRESS DECODER
- CSL ACTIVE HIGH LATCHED CHIP SELECT. IT HAS TO BE ACTIVE TO THE RISING EDGE OF ALE OF THE NEXT CYCLE
- ALE ADDRESS LATCH ENABLE OF THE 82288 BUS CONTROLLER
- Al,A2 DEMULTIPLEXED ADDRESS INPUTS. THEY CARRY THE 2-BIT REGISTER ADDRESS FOR THE DCP
- /IORC INPUT/OUTPUT READ CONTROL OF THE 82288
- /IOWC INPUT/OUTPUT WRITE CONTROL OF THE 82288

#### **OUTPUT SIGNALS:**

- /Q1 INTERNAL STATE SIGNAL. IT IS DIVIDED BY TWO FROM CLK AND SYNCHRONIZED TO ALE
- /Q2 INTERNAL STATE SIGNAL. IT IS DIVIDED BY TWO FROM /Q1 AND SYNCHRONIZED TO ALE. IT IS THE INVERTED DCP CLOCK (4MHZ). THE RIGHT EDGE OF Q2 IS SYNCHRONOUS TO THE DATA STROBES /IORC AND /IOWC, IF TWO WAIT STATES ARE INSERTED.
- /Q3 INTERNAL STATE SIGNAL. IT IS DIVIDED BY TWO FROM /Q2 AND SYNCHRONIZED TO ALE. IT IS USED TO GENERATE THE SYNCHRONOUS READY (/SRDY) FOR THE 82284. EXTERNALLY IT HAS TO BE LOGICALLY AND'ED WITH THE THE LATCHED CHIP SELECT (CSL).
- CMDLY COMMAND DELAY GOES ACTIVE FOR ONE CLOCK WIDTH TO DELAY THE DATA STROBES. THE AM9568 REQUIRES A DELAY BETWEEN ALE INACTIVE AND DATA STROBE ACTIVE.

BIDIRECTIONAL SIGNALS:

D1,D2 DEMULTIPLEXED DATA BUS LINES TO 8086 CPU

AD1,AD2 MULTIPLEXED ADDRESS/DATA BUS LINES FOR THE DCP

77




Figure 4.14. AmZ8068 to 68000 Connection Using a PAL




Figure 4.15. 68000—AmZ8068 Address Latch Cycle ( $A_1 = Low$ )

# 4.4. 68000 - AmZ8068

This two-chip solution adds high-speed data ciphering to a 68000based system. About 500 kByte/s are possible in a CPU-controlled transfer. The ciphering rate can be increased with a sophisticated DMA controller or with several DCPs operating in parallel.

In the application described below, the CPU operates at 8 MHz and the DCP operates synchronously at 4 MHz. The interface controller, a PAL device, generates the Address and Data Strobes for the DCP and the Data Acknowledge for the CPU. It also divides the CPU clock by two and synchronizes it to the Data Strobes.

### Programming

Data transfers between the CPU and the DCP are accomplished by a two-cycle operation. First the address of an internal register is latched in, then the data is transferred. This causes a small overhead in the initialization phase, but improves the ciphering rate in a high-speed data ciphering session. The rate of 500 kByte/s can be reached only if a high-speed peripheral device is connected to the Slave Port and the DCP is programmed for dualport configuration.

### The I/O Addresses

The PAL device is programmed to allow only CPU transfers to the DCP. Ag must be odd to make the CPU transfer the data on the Low byte of the data bus.


A "Ø" on A<sub>1</sub> indicates an Address Latch Cycle, whereas a "l" on A<sub>1</sub> indicates a Data Transfer Cycle. A<sub>Ø</sub> must be "l" in both cycles.

#### Interface Descriptions


Figure 4.14 shows the 68000-DCP interface. Figures 4.15, 4.16, and 4.17 show the interface timing.

An address decoder generates the Chip Select for the DCP. The Address Strobe indicates a valid address. The PAL device is only activated if the Lower Data Strobe becomes active while the Upper Data Strobe stays inactive. This means that data is transferred in MOVE.B instructions with an odd peripheral address.

The PAL device provides two <u>Data</u> Acknowledge outputs.  $DTACK_1$  is an active Low TTL output.  $DTACK_2$  has the same timing as  $DTACK_1$ , but is an Open Collector output. (The Open Collector output is realized by a three-state output which assumes only two states, Low or Floating.)









### Address Latch Cycle

In this cycle only a Master Port Address Strobe  $(\overline{MAS})$  is generated. Master Port Chip Select  $(\overline{MCS})$  is tied to Low.  $\overline{LDS}$  is sent to the  $\overline{MAS}$  output. The minimum pulse width of  $\overline{LDS}$  is 115 ns; 80 ns are required for the AmZ8068.

 $\overline{\text{DTACK}}$  is activated with the falling edge of the CPU clock after cycle S<sub>2</sub>. The CPU inserts no Wait states.  $\overline{\text{DTACK}}$  is deactivated with the first edge of CLK after AS becomes inactive.

### Data Write Cycle

A Data Write Cycle is performed when  $A_{a}$  is High,  $\overline{AS}$ ,  $\overline{CS}$  and  $\overline{LDS}$  are Low. The minimum pulse width of  $\overline{LDS}$  is not sufficient for the DCP which requires at least 125 ns. One Wait state or a slower system clock will satisfy this parameter. One Wait State is inserted by activating  $\overline{DTACK}$  at the end of  $S_4$ .

The DCP clock is synchronized in Data Read or Write Cycles by forcing it Low when DTACK becomes active. This guarantees that the DCP clock has a falling edge just before LDS (MDS) rises. The delay of the DCP clock to CLK is typically 8 ns for a normalspeed PAL device. The delay of LDS to MDS is typically 12 ns. The delay of LDS to the system clock is 0 to 70 ns for the 8-MHz version. This results in a delay of 4 to 74 ns of MDS to the DCP clock. The DCP requires 0 to 50 ns when operating at the maximum clock rate.

This problem is solved by stretching the clock one cycle. The DCP clock stays Low for two cycles in the end of a transfer cycle. This is done automatically by the PAL device (see Figure 4.17).

### Data Read Cycle

The generation of  $\overline{\text{MDS}}$  in a Data Read Cycle is similar to the Data Write Cycle. Because the CPU activates  $\overline{\text{LDS}}$  one cycle earlier, there is no need for a Wait State. The minimum pulse width of  $\overline{\text{LDS}}$  is 240 ns; the DCP requires 200 ns for a Status Register read. DTACK is activated using the same logical condition as in the Data Write Cycle. Because of the earlier activation of  $\overline{\text{LDS}}$ , DTACK becomes active earlier and the CPU inserts no Wait States.

PAL16R4 PAL DESIGN SPECIFICATION DCPØ44 JUERGEN STELBRINK 8-24-83 68000 - AmZ8068 (DCP) INTERFACE DEVICE ADVANCED MICRO DEVICES /AS /LDS CLK2 /CS /UDS RW A1 CLK NC GND /OE /MAS /MDS DCPCLK NC NC /DTACK1 CLK1 /DTACK2 VCC ; INVERT CLOCK TO TRIGGER THE REGISTERED /CLK1 = CLK : OUTPUTS WITH THE FALLING EDGE OF CLK MAS AS\*LDS\*/UDS\*/RW\*/A1\*CS = = AS\*LDS\*/UDS\*A1\*CS MDS /DCPCLK := DCPCLK + ; DIVIDE BY TWO /DTACK1\*CS\*AS\*LDS\*/UDS + DTACK1\*/AS\*/LDS\*/UDS ; TWO CLOCKS LOW IN ; THE END OF A DATA CYCLE := AS\*LDS\*/UDS\*Al\*CS + DTACK1 ; DATA TRANSFER CYCLE AS\*/RW\*/A1\*CS ; ADDRESS LATCH CYCLE IF (DTACK1\*AS\*CS) DTACK2 = DTACK1

CLK2 CLK CLK1 /CS /AS /LDS /UDS RW A1 DCPCLK /MAS /MDS /DTACK1 /DTACK2

FUNCTION TABLE

Chapter 4

;;;;;;;;	C L K 2	C L K	C L K 1	/ C S	/ A S	/ L D S	/ U D S	RW	A 1	D C P C L K	/ M A S	/ M D S	/ D T A C K 1	/ D Т А С К 2		С	OM	1ENT	
;	: CLOCK INVERT																		
	Х	L	Н	Х	Х	Х	Х	х	х	х	Х	Х	Х	Х					
	Х	Н	L	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х					
;	DA		WRI		CYC									_		~ ~			
	С	X	X	L	Н	H	Н	Н	Н	x	H	Н	H	Z	;	sø			
	С	X	X	L	L	H	H	L	H	X	Н	H	H	Z	;	S2			
	C	X	X	L	L	L	Н	L	н	L	Н	L	L	L	;	S4			
	С	X	X	L	L	L	Н	L	Н	H	Н	L	L	L	;	SW	(1	WAIT	STATE)
	C X	X X	X X	L L	L H	L H	H H	L L	н н	L L	н Н	L H	L L	L Z	2	S6 S7			
	Ĉ	л Х	x	н	л Н	п Н	л Н	L	п Х	ь L	п Н	п Н	н	Z		s7 SØ			
	c	X	x	н	Т.	X	н	X	X	Н	Н	н	н	Z	;	S2			
;	-	TA	REA		YCL		11	л	л	11	11	11	11	2	'	52			
'	C	X	X	Н	Н	Н	н	н	н	х	н	н	Н	z	;	sø			
	c	X	x	L	L	L	Н	н	Н	L	н	L	L	L	:	S 2			
	č	x	X	Ľ	Ľ	Ľ	н	н	н	н	н	Ľ	Ľ	L	;	s4			

82

	С	Х	Х	L	L	L	Н	Н	н	L	Н	$\mathbf{L}$	L	L	;	S6	
	Х	Х	Х	L	Н	Н	Н	Н	Н	$\mathbf{L}$	Н	Н	L	$\mathbf{Z}$	;	S7	
	С	х	Х	L	Н	Н	H	Н	Н	L	Н	Н	Н	$\mathbf{Z}$	;	sø	
	С	Х	Х	Х	Н	Н	н	Н	Н	Н	Н	Н	Н	Z	;	S2	
;	AD	DRE	SS	LAT	СН	CYC	LE								,		
	С	Х	Х	L	L	Н	Н	L	L	х	Н	Н	L	L	;	S2	
	С	Х	Х	L	L	$\mathbf{L}$	Н	$\mathbf{L}$	L	Х	L	Н	L	L	;	S4	
	С	Х	Х	L	L	L	Н	L	L	Х	L	Н	L	L	;	S6	
	Х	Х	Х	$\mathbf{L}$	Н	Н	Н	L	L	х	Н	Н	L	Z	;	S7	
	С	Х	Х	Х	Н	Н	Н	L	L	Х	Н	Н	Н	$\mathbf{Z}$	;	SØ	
;																	
_																	
-	n c c	DTD	<b>т</b> т /														

DESCRIPTION:

INPUT SIGNALS:

- CLK2 CLOCK FOR THE REGISTERED OUTPUTS OF THE PAL. IT IS CONNECTED TO CLK1
- CLK 8 MHZ 68000 SYSTEM CLOCK

/CS CHIP SELECT FOR DCP (A2-A23 ARE RELEVANT)

- /AS ADDRESS STROBE
- /LDS LOWER DATA STROBE USED TO TIME THE MASTER PORT DATA STROBE
- /UDS UPPER DATA STROBE HAS TO BE INACTIVE DURING ALL TRANSFERS
- Al ADDRESS BIT 1 DISTINGUISHES BETWEEN ADDRESS LATCH AND DATA TRANSFER CYCLES

Al=LOW ADDRESS LATCH Al=HIGH DATA TRANSFER

RW READ/ WRITE CONTROL

OUTPUT SIGNALS:

/MAS MASTER PORT ADDRESS STROBE

/MDS MASTER PORT DATA STROBE

CLK1 INVERTED CLOCK CLK

/DTACK1 LOW ACTIVE DATA ACKNOWLEDGE FOR 68000 ONE WAIT STATE IS INSERTED IN A DATA WRITE CYCLE

/DTACK2 LOW ACTIVE DATA ACKNOWLEDGE FOR 68000 (OPEN COLLECTOR)

DCPCLK 4 MHZ DCP CLOCK, IT IS SYNCHRONIZED TO THE MASTER PORT DATA STROBE. IN A DATA TRANSFER CYCLE DCPCLK STAYS TWO CLK CYCLES LOW TO DELAY THE FIRST RISING EDGE OF THE DCPCLK TO TH DATA STROBES. IT IS DONE TO SATISFY TIMING PARAMETER 45 OF THE DCP PRODUCT SPECIFICATION.




Figure 4.18. AmPAL16R4 Connection Diagram

84

# 4.5. Z8000 → AmZ8068

Figure 4.19 shows an interface between a  $4 - MHz \ Z8001/2*$  microprocessor and the AmZ8068. The CPU and the DCP can operate synchronously at a clock rate up to 3.5 MHz. All control and strobe signals can be connected directly to the DCP.

The clock rate is reduced to 3.5 MHz to satisfy timing parameter 45. The delay time from clock falling to Data Strobe (DS) rising is specified at 0 to 70 ns; the DCP requires 0 to 50 ns at 4 MHz. By reducing the clock rate, this parameter becomes 0 to 70 ns at 3.5 MHz.

The system can operate at 4 MHz, if a 10-MHz Z8001/2 is used. This faster version is specified for 0 to 45 ns.

### A Sample Program

A universal program for testing the DCP is included at the end of this chapter. The program is written in Z8002 (nonsegmented) assembly language. The DCP must be initialized for Multiplexed Control Mode and "Master Port only" configuration. The ciphering mode can be ECB or CBC. The mode is defined by the variable "MODE". A one-cycle operation of the interface is assumed. For a two-cycle operation interface, instructions to latch the register address must be added.

#### Structure of the Program

Some variable fields are located in the beginning of the program:

- DCP-OUT 32-byte buffer for the ciphered text
- DCP-IN 32-byte buffer for the clear input text; the information to be ciphered must be loaded here before starting the program
- CIVE 8-byte buffer for the CBC Initial Vector (IV) for encryption
- CE-KEY 8-byte buffer for the encryption key (for ECB and CBC)

MODE defines mode of operation  $(18_{\rm H} = ECB, 1A_{\rm H} = CBC)$ 

DATAREG address of Data Register (AD<sub>1</sub>=0, AD<sub>2</sub>=0)

CSREG address of Command/Status Register (AD<sub>1</sub>=1, AD<sub>2</sub>=0)

MODEREG address of Mode Register  $(AD_1=1, AD_2=1)$ 

\*Z8001/2 are trademarks of Zilog, Inc.

Chapter 4

First, the DCP is reset by loading the Mode Register. The IVE Register is loaded by issuing command " $85_H$ ", "Load Clear IVE through Master Port", and strobing in eight bytes of data. The E Key Register is loaded in a similar way. The command is "ll<sub>H</sub>", "Load Clear E Key through Master Port". Loading of the IVE Register is not required for ECB. After entering these load commands, the Command pending bit of the Status Register becomes active until the eighth byte is strobed in.

The data ciphering session is started by writing " $41_H$ ", "Start Encryption" to the Command Register. The Command Pending bit becomes active and stays active until a stop command is entered or the DCP is reset. The Master Port Flag (MFLG) and the Slave Port Flag (SFLG) can be monitored to see whether the DCP is ready for input or output of data. In this sample program, these flags are not monitored because the structure of the program and the speed of the CPU guarantee that there are at least 5 DCP clocks between input or output of succeeding blocks.

This program operates the DCP in pipelined mode. First, two blocks of clear data are loaded into the chip, then the first block is read out. During input of the second block, the algorithm unit ciphers the first block. When the eight bytes of the second block are loaded, the first block is ready to be read out. The CPU can put data in and read data out without having to wait for the algorithm unit to cipher the data.

After ciphering four blocks, a stop command is entered. The result is stored in the field "DCP-OUT".

#### Improvements

If the DCP should be interfaced to a faster Z8000, the designer must take particular care that:

- the Address Strobe width does not become too narrow,
- the Data Strobe width does not become too narrow for Status Register read operations (a Wait State might be inserted),
- MDS is synchronous to the DCP clock.

Three approaches are discussed in more detail below. The interface logic of these interfaces may be integrated into one PAL device. Ideas of realization can be found in the other chapters.

#### 8-MHz Z8000 - AmZ8068

- Use two-cycle operation.
- Divide clock by two.
- Synchronize clock to DS.

- For Status Register reads, one additional Wait state must be inserted.

### 8-MHz Z8000 - Am9568

- Use multiplexed address/data bus of CPU; the Am9568 accepts the narrow Address Strobe directly.
- Transform  $R/\overline{W}$  and  $\overline{DS}$  into  $\overline{MRD}$  and  $\overline{MWR}$ .
- Divide system clock by two and synchronize it to  $\overline{MRD}$  or  $\overline{MWR}$ .
- Keep the DCP clock Low for two clock cycles at the end of the transfer cycle to satisfy the critical timing parameter 45 (Ø to 30 ns) (see 68000-DCP interface).
- Insert Wait State for Status Register read operations.

### 28**999 - Am**28**96**8

- DCP and CPU operate asynchronously with separate clocks.
- Design interface analogous to "iSBX Bus DCP".
- Use two-cycle transfer mode.
- Less efficient CPU-DCP transfer, but no restrictions for system clock rate.




Figure 4.19. Z8000-AmZ8068 Interface

MACR08000:	Version 2.0 9/19/80	Page 1		
0000 0000 0000 0000 0000 0000	%.* %.* ENCRYPTIC %.*	**************************************	S 3/12/84 * * *	
0000 0000 0000 1000	~ Program dcp_sf Origin #1000;	HOW;		
1000 1020 1040 1048 1050 1051 00	DCP_IN: BYTE CIVE: BYTE CE KEY: BYTE	E (8); % CLEAR IV STORAGE FOR CBC/	C/CFB ENCRYPTION	
1052 1054 1056 1058	DATAREG: WORD CSREG: WORD MODEREG: WORD	D (1); % DATA REGISTER ADDRESS (MA D (1); % COMMAND/STATUS REGISTER A D (1); % MODE REGISTER ADDRESS	STER PORT) DDRESS	
1058 1058 6103 1052 105C 6101 1054 1060 6102 1056 1064 600F 1050 1068 3E2F 106A	LD R1,0 LD R2,N LDB RL7,	DATAREG; % LOAD DATA REGISTER ADDRES CSREG; % LOAD COMMAND/STATUS REGIS MODEREG; % LOAD MODE REGISTER ADDRES MODE; % LOAD MODE VALUE RL7; % SET MODE (INCLUDES SOFTWA	TER ADDRESS S	
106A 106A CFA5 106C 3E1F 106C 2108 0008 1072 2109 1040 1076 3A92 0830 107A	OUTB R1,F LD R8,≢ LD R9,	,#A5; %IVE LOAD COMMAND RL7;	D	
107A 107A CF11 107C 3E1F 107E 2108 0008 1082 2109 1048 1086 3A92 0830 108A	OUTB R1,R LD R8,# LD R9,	,#11; % LOAD E KEY COMMAND RL7;	ELD	
108A           108A           108C         3E1F           108C         3E1F           108E         2108         0008           1092         2109         1020           1096         3A92         0830           109A         2108         0008           109A         2108         0008           10A2         2108         0008           10A6         210A         1000           10A6         2108         008A0           10B2         3A92         0830           10B6         2108         0008           10B6         2108         0008           10B2         3A92         0830           10B6         2108         0008           10C2         3A92         0830           10C4         3A30         08A0           10C5         2108         0008           10C6         2108         0008           10C2         3A30         08A0           10C5         2108         0008           10C6         3A30         08A0	OUTB R1, R LD R8, f LD R9, OTIRB R3, R LD R8, f OTIRB R3, R LD R10, INIRB R10 LD R8, f OTIRB R3, R LD R8, f INIRB R10 LD R8, f INIRB R10 LD R8, f INIRB R10 LD R8, f	<ul> <li>#41;</li></ul>	К ВАСК ВАСК	
10D6 10D6 CFE0 10D8 3E1F 10DA 10DA	% TERMINATE CIPHERI LDB RL7, OUTB R1,F END.	,#EO; % LOAD STOP COMMAND		

### 4.6. Z8Ø\* - Am9518/AmZ8Ø68

This chapter shows in two examples how the Data Ciphering Processor (DCP) can be interfaced to a Z80 (Z80A, Z80B) CPU. All interface control signals are generated by one PAL device.

In CPU transfer mode a ciphering speed up to 280 kByte/s can be reached. A Z80A DMA controller can double this value. Chapter 4.8 (Z80-DMA-DCP) shows how to increase the speed to 1.1 MByte/s.

The multiplexed address/data bus of the DCP is simulated using a two-cycle operation mode. An output instruction to an even address ( $A_g$ =Low) selects one of the internal registers of the DCP. In all subsequent I/O operations with  $A_g$ =High, the CPU can transfer data to or from DCP registers. The register address stays latched in the chip until the next Address Strobe latches in a new address. The Address Latch Cycle does not represent significant overhead in an encryption or decryption session because, once the DCP is initialized and the data register is selected, no further Address Latch Cycle is needed.

X - user definable

The AmPALl6R4 device controls the interface timing. It generates the synchronized strobe signals for the DCP and the Wait for the CPU to extend the cycles.

The PAL device is programmed to allow two operation modes. In Mode A the DCP works with the same clock rate as the CPU. Mode B increases the ciphering speed by allowing higher than 4-MHz system clock rates for the CPU. In this mode, the PAL device provides half the system clock rate for the DCP.


A system with a 280B at 6 MHz and an Am28068 at 3 MHz increases the ciphering speed compared to a system where both the CPU and the DCP clock are 4 MHz; the limiting factor is the data transfer capability of the CPU.


The key requirement in interfacing the DCP to a Z80 CPU is to meet the timing relationship between the Master Port Data Strobe ( $\overline{\text{MDS}}$ ) and the DCP clock. The rising edge of  $\overline{\text{MDS}}$  must be synchronous to the falling edge of the clock.

#### The Operation Modes

Mode A: Both the Z8Ø CPU and the DCP are operating synchronously at the same frequency. The DCP clock is inverted. This mode can be used with system clocks up to 4 MHz. No extra Wait states are inserted.

\*Z8Ø is a trademark of Zilog, Inc.





Mode B: To get higher ciphering throughput, the data transfer speed of the Z8Ø bus should be increased by using a higher system clock rate. In Mode B the PAL device divides the system clock by two to generate the DCP clock. The DCP clock is synchronized to the MDS by delaying the clock one half cycle if they are not in phase (Figures 4.23 and 4.24). During a Data Write Cycle, one extra Wait state is inserted. An AmZ8Ø68 must be used in this mode even at a DCP clock rate of 3 MHz because of its faster register access time.

Figure 4.20 shows the interface. The  $A/\overline{B}$  input of the PAL device is wired High to select Mode A or Low to select Mode B.

#### The Interface Timing

Address Latch Cycle: (Figures 4.21 and 4.22)

Master Port Chip Select ( $\overline{\text{MCS}}$ ) is active when  $\overline{\text{IORQ}}$  and  $\overline{\text{CS}}$  are active Low and  $A_{g}$ =Low (even address). Master Port Address Strobe ( $\overline{\text{MAS}}$ ) is strobed Low for one system clock cycle during the automatically inserted Wait cycle  $T_W$  to meet the hold time requirement of  $\overline{\text{MAS}}$  High to  $\overline{\text{MCS}}$  High (parameter 35).

Data Read Cycle: (Figures 4.21 and 4.22)

A Data Read Cycle reads the register whose address was latched in the previous Address Latch Cycle. MCS and MAS are inactive the whole cycle. MDS is active during the last two clock cycles,  $T_W$  and T<sub>3</sub>. In both A and B Modes, no Wait state is inserted. WR and Ag must be High. In Mode B the DCP clock is set High in the beginning of T<sub>3</sub> using an internal signal Q to synchronize the falling edge of the DCP clock to the rising edge of MDS. Q is only active in Mode B during Wait state T<sub>W</sub>. This interface meets the data hold time of the Z8Ø, because the data is stable to the beginning of T<sub>1</sub> of the next machine cycle.

Data Write Cycle:

In this cycle, the CPU can write one byte into the addressed register.  $\overline{\text{MCS}}$  and  $\overline{\text{MAS}}$  are inactive.  $\overline{\text{WR}}$  is active and Ag is High.

Mode A (Figure 4.20)

 $\overline{\text{MDS}}$  is strobed Low for  $T_{W}$ . The DCP reads the data in at the beginning of  $T_3$ . No Wait state is inserted.

Mode B (Figure 4.23)

 $\overline{\text{MDS}}$  is strobed Low for the Wait cycle  $T_W$  and the additional Wait cycle  $T_{W'}$  to meet the minimum data strobe active time (parameter 44) of the DCP. The DCP reads the data in at the begin of T<sub>3</sub>.




Figure 4.21. Z80-Am9518/Z80A-AmZ8068 Timing Diagram (Mode A)

# Data Ciphering Speed

The byte transfer capability of the Z80 system bus limits the data ciphering throughput of the DCP. A Z80 DMA controller doubles the maximum throughput compared to a CPU-controlled transfer as indicated in the following table:

System Clk	DCP Clk	CPU	DCP	Mode	<u> </u>	T
6 MHz	3 MHz	Z8ØB	AmZ8068	В	168/176	0.28/0.27
4 MHz	4 MHz	Z8ØA	Am Z 8 Ø 6 8	А	168	Ø.19
2.5 MHz	2.5 MHz	Z8Ø	Am9518	А	168	Ø.14

N = Number of DCP clock cycles to transfer and cipher 8 bytes of data. In CPU-controlled modes the use of the Z8Ø block transfer commands like INIR, INDR, OTIR or OTDR is assumed.

T = Throughput in MByte/s

The formula for calculating the throughput is:

T = (8 \* f) / (N + m) MByte/s

- f = DCP clock in MHz
- 8 = 8 bytes per block
- m = Number of extra DCP clock cycles to get a minimum delay time of five clocks between transferring the last byte of one block and the first byte of the next block. In CPU controlled transfers m=Ø can be assumed, because the CPU has to evaluate instruction fetches and memory data transfers between two I/O accesses. MFLG indicates if the DCP accepts data transfer.




Figure 4.22. Address Latch Cycle (Mode B) (No Clock Synchronization)




Figure 4.23. Data Read Cycle (Mode B)





Figure 4.24. Data Write Cycle (Mode B)





Chapter 4

PAL16R4 PAL DESIGN SPECIFICATION DCPØ46 JUERGEN STELBRINK 5/2/83 Z8Ø- AM9518/AMZ8Ø68 INTERFACE CONTROLLER ADVANCED MICRO DEVICES CLK2 /CS CLK1 /IORO AØ /WR AB NC NC GND /OE /WAIT /0 /MDS /MAS /MCS NC /CLKB CLK VCC MCS IORO\*CS\*/AØ ; MASTER PORT CHIP SELECT = MAS := IORO\*CS\*/AØ\*WR\*/MAS : MASTER PORT ADDRESS STROBE MDS IORO\*CS\*WR\*/MDS\*AØ\*AB ; WRITE DATA STROBE (MODE A) := + IORO\*CS\*WR\*AØ\*/MDS\*/O\*/AB ; WRITE DATA STROBE (MODE B) + IORQ\*CS\*WR\*AØ\*MDS\*Q\*/AB + ; WRITE DATA STROBE (MODE B) IORO\*CS\*/WR\*AØ READ DATA STROBE (MODE A+B) : CLKB := /CLKB\*/O\*/AB ; CLOCK FOR MODE B CLK2\*AB /CLK =+ (MODE A) ; CLKB ; (MODE B) ; USED TO GENERATE MDS AND WAIT := IORQ\*CS\*/MDS\*/Q\*AØ\*/AB 0 IF (Q\*WR) WAIT = ; WAIT TO Z8Ø O\*WR FUNCTION TABLE CLK1 CLK2 AB /CS /IORQ AØ CLK /MCS /MAS /MDS /WAIT /WR /Q /CLKB ; Ϊ Ι С W С С Ι / / ; С Μ Μ L ; L L Ϊ 0 Μ А С С K Ι Κ Κ Α R А W L Α D ; 1 2 В S Q Ø R Κ S S S т 0 в COMMENT ; \_\_\_\_\_ -; Z80- AM9518 OR Z80A- AMZ8068 INTERFACE MODE A: ï (DCP CLOCK = CPU CLOCK); ï CLOCK GENERATION ; ; L Н Х Х Х Х Н Х Х Х  $\mathbf{Z}$ Н н Х х х Н Н х Х х х L Х Х  $\mathbf{Z}$ Н Н ; ADDRESS LATCH ; ; Н Х Н Η Η х Н Х Н Н Н z Н Н ; MACHINE CYCLE T1 х L х н z L Н н L Н н Н Н Н С х х z Н L Н L Н Н Н Н Н Н Н х Н L Ĺ L L Х L Н Н z Н Н ; CYCLE T2 С Х L L L Х L z Н Н L L Η Н С х Н L L L L Х L H Η z Н Н CYCLE TW Х Z Н Х н L Н L Н Η Н Н Н Н CYCLE T3 ; С х Н L Н L Н Х Ή H Η z Н Н

WRITE DATA OPERATION ; : С Х L Н Н Н ХННН ΖH Н ; CYCLE T1 Н С L L Н L ХНН LΖ Н Н ; CYCLE T2 Х Н С ; CYCLE TW Х Н L L Н L ХН Н Н z Н н С Х Н Z ; CYCLE T3 х Н L Н Н Н Н Н н Н ; ; READ DATA OPERATION ; ; CYCLE T1 С х L Н Н Н Н Н Н z Н Н Н Х  $\mathbf{Z}$ ; CYCLE T2 С х н н Х L Н Н L Н Н Н L С Х Н L L Н Н Х Н Н L Z Н Н ; CYCLE TW С х Н Х Н н н  $\mathbf{Z}$ Н Н ; CYCLE T3 Н T, Н Н ; INVALID OPERATION (READ IN ADDRESS LATCH) ; ; С х Н L L L Н X L Н Н Z H H ; NO /MAS ! ; ; / / ; С С С Ι / / W ; / С M M / 0 / Μ Α L ; L L Ċ С А Ι R А W L D Κ ; Κ Κ А S S S Т 2 В Q ø R Κ S 0 B COMMENT ; 1 ; MODE B: Z8ØB- AMZ8Ø68 INTERFACE (DCP CLOCK = CPU CLOCK/2); ; WRITE DATA OPERATION ; ; H H Z H L ; CYCLE T1 С Х L Н Η Н Н L Н С Х L Н Н Н Н Н Н Н Н Z H H ; CYCLE T2 С L ; FIRST WAIT CYCLE (CLK=L) Х L L L Н  $\mathbf{L}$ L Н Н L L L С ; SECOND WAIT CYCLE Х L L L Н L H Н Н L Z Н Н С Н  $\mathbf{Z}$ ; CYCLE T3 Х L  $\mathbf{L}$ L Н L L Н Н ΗЦ ; С L L Н L Н Н Н L  $\mathbf{L}$ L Н ; FIRST WAIT CYCLE (CLK=H) Х L С  $\mathbf{Z}$ ; SECOND WAIT CYCLE (SYNC !) Х Н Н Н Н L Н Н L L L L ; CYCLE T3 С х L Н Н Н Z Н L L L L Н L ; READ DATA OPERATION ; ; С Х L Н Н Н Н Н Η Н Н  $\mathbf{Z}$ Н Н ; CYCLE T1 ; CYCLE T2 С Х L Н Н н н L н н Н Z Н L С Х L L L Н Н н н Η L  $\mathbf{Z}$  .  $\mathbf{L}$ Н ; WAIT CYCLE С ; CYCLE T3 (SYNC!) Х L L L Н Н н н Н L Z Н Н С Н Z ; NEXT CYCLE Х L  $\mathbf{L}$ Н Н Н L Н Н Н L ; \_\_\_\_\_\_

;

Chapter 4

**DESCRIPTION:** 

THIS PAL GENERATES ALL NECESSARY BUS CONTROL SIGNALS, TO INTERFACE THE AM9518 OR AMZ8068 TO THE Z80 CPU WITH A SYSTEM CLOCK UP TO 6 MHZ.

2 INPUT AND 1 INPUT/ OUTPUT PINS ARE NOT USED, SO THAT FOR EXAMPLE A DATA BUS TRANSCEIVER CONTROL LOGIC CAN BE ADDED.

IN SYSTEMS WITH A CLOCK UP TO 4 MHZ, THE DCP RUNS DIRECTLY AT THIS FREQUENCY (MODE A, INPUT AB = HIGH). IF THE FREQUENCY IS HIGHER, THE DCP IS DIVIDED BY TWO FROM THE SYSTEM CLOCK (MODE B, AB = LOW).

INPUT PINS:

- CLK1, CLK1 IS THE CLOCK INPUT FOR THE FOUR INTERNAL D-FLIP-FLOPS. CLK2 THEY ARE CLOCKED BY THE RISING EDGE OF CLK1. THE DCP DATA STROBE MUST BE SYNCHRONOUS TO THE FALLING EDGE OF THE CLOCK; THE INVERTED CLK2 IS THEREFORE SENT TO THE OUTPUT CLK. IN MODE B CLK2 IS SYNCHRONIZED BEFORE IT APPEARS ON THE CLK OUTPUT. BOTH INPUTS ARE CONNECTED TO THE Z80 SYSTEM CLOCK.
- /CS CHIP SELECT GENERATED BY AN ADDRESS DECODER LOGIC (ACTIVE LOW). IF /CS IS ONLY ACTIVE IN I/O CYCLES, THE /IORQ INPUT CAN BE WIRED LOW.
- /IORQ INPUT/ OUTPUT REQUEST OF THE Z8Ø (LOW ACTIVE)
- AØLEAST SIGNIFICANT BIT OF THE Z8Ø ADDRESS BUS<br/>TO SELECT TYPE OF OPERATION:<br/>AØ= LOWSELECT REGISTER FOR NEXT DATA CYCLES<br/>(ADDRESS LATCH)AØ= HIGHREAD OR WRITE INTERNAL REGISTER<br/>(DATA TRANSFER TO CONTROL, MODE, INPUT<br/>OR OUTPUT REGISTER)
- /WR WRITE SIGNAL OF THE 280, DEFINES DATA TRANSFER DIRECTION
- AB AB= HIGH MODE A AB= LOW MODE B

OUTPUT SIGNALS:

- /WAIT ACTIVE LOW DURING FIRST WAIT CYCLE IN WRITE DATA OPERATION IN MODE B, TO GENERATE AN EXTRA WAIT STATE. THE OTHER TIME /WAIT IS IN THREE STATE.
- /MCS MASTER PORT CHIP SELECT, ONLY ACTIVE IN ADDRESS LATCH CYCLES
- /MAS MASTER PORT ADDRESS STROBE, ACTIVE IN ADDRESS CYCLES TO LATCH THE REGISTER ADDRESS AND /MCS IN. THE DCP STORES INTERNALLY THE ADDRESS AND THE CHIP SELECT TO THE NEXT ADDRESS LATCH CYCLE

- /MDS MASTER PORT DATA STROBE TO ENABLE DATA TRANSFER TO THE INTERNAL REGISTERS OF THE DCP
- CLK DCP CLOCK, IN MODE B SYNCHRONIZED TO THE MASTER PORT DATA STROBE (/MDS)
- /CLKB DCP CLOCK OUTPUT INTERNALLY USED FOR MODE B (NOT CONNECT)
- /Q INTERNAL STATUS SIGNAL (NOT CONNECT)




Figure 4.26. 8085-DCP Interface

### 4.7. 8085A - Am9518

Figure 4.26 shows the interface diagram between the 8085 microprocessor and the Am9518 Data Encryption device. The DCP and the CPU operate synchronously at a maximum clock rate of 2.2 MHz, considerably simplifying the interface requirements.

#### Interface Description

The 8-bit address/data bus of the CPU is directly connected to the Master Port of the DCP. The Master Port Data Strobe is driven by  $\overline{\text{RD}}$  or  $\overline{\text{WR}}$ . The MR/ $\overline{\text{W}}$  input of the DCP is connected to the status line Sl of the 8085. This line is High whenever the CPU executes a read instruction. The Master Port Address Strobe (MAS) is the inverted Address Latch Enable (ALE). A decoded address and M/IO=Low produces an active Low Master Port Chip Select. It is latched by MAS.

#### The Clock

The DCP can operate with the inverted CPU clock if the clock is slowed down to satisfy the minimum High time requirement of the DCP. The 8085A data sheet gives a formula to determine the minimum clock High and Low times for slower clocks.

Minimum High time: 0.5 \* T - 80 ns (T=clock cycle width)

This time must be at least 150 ns for a Am9518 and 115 ns for a Am28068, resulting in a maximum clock rate of 2.2 MHz and 2.5 MHz respectively.

Minimum Low time:  $\emptyset.5 * T - 4\emptyset$  ns


It is 190 ns at 2.2 MHz.

The DCP requires that the  $\overline{\text{MDS}}$  is synchronous to the clock. The range is  $\emptyset$  - TWL -  $1\emptyset\emptyset$  ns for the Am9518. TWL is the real Low time of the clock.

The 8085 timing specification does not specify a timing relationship between the clock and  $\overline{RD}$  or  $\overline{WR}$ ; the designer must verify.

#### Improvements

A more sophisticated interface avoids the missing timing specification and allows interfacing to a faster CPU. Ideas can be found in the iSBX Bus Interface (Chapter 4.10) or 68000 Interface (Chapter 4.4). The first shows a totally asynchronous operation of the DCP and the CPU; the second shows how to delay the rising edge of the clock following MDS.





#### 4.8. Z80 - DMA - Am9568

This application design shows how to increase the ciphering throughput to 890 kByte/s using the advanced 8-bit DMA Controller Am9517A-5 (also called the 8237-5). The host CPU is a Z80A (Figure 4.27).

The CPU sets up a data block in memory and programs the DMA controller to transfer this data block to the DCP via the Master Port. The DCP encrypts the data. A high-speed peripheral device can read out the ciphered data from the Slave Port. This dual-port configuration allows data input and output simultaneously and increases the throughput compared to a single-port configuration by a factor two. In the single-port configuration, only the Master Port is used for data transfer; it handles both the clear and ciphered data.

The multiplexed address/data bus of the DCP is simulated in a two-cycle operation. For output operation to an even address the PAL interface timing controller generates a Master Port Address Strobe ( $\overline{\text{MAS}}$ ) to select one of the internal registers. Subsequent I/O operations to an odd address (Ag=High) transfer data to or from the preselected DCP register. During I/O operations to an odd address ( $\overline{\text{MRD}}$  or  $\overline{\text{MWR}}$ ). Before the DMA block transfer is started, the CPU must preselect the DCP data register. The register address of the data register is  $\emptyset \emptyset_{\text{H}}$ .

The DMA controller operates in "flyby" mode. Data is transferred on the system data bus one byte at a time from memory to the DCP or vice versa without going through a DMA register. An I/O Read  $(\overline{IOR})$  and Memory Write ( $\overline{MEMW}$ ) or I/O Write ( $\overline{IOW}$ ) and Memory Read ( $\overline{MEMR}$ ) are active at the same time. The DCP is selected by DMA Acknowledge ( $\overline{DACK}$ ). The PAL device treats  $\overline{DACK}$  as  $\overline{CS}$  active and Ag=High. In this design the DMA controller can only execute data transfer cycles; it is not able to change the internal register address of the DCP.

The DMA controller is set up for Demand Transfer Mode. It releases the bus when the data request input goes inactive. The Master Port Flag (MFLG) is wired to the data request input. The flag output goes active when the DCP is ready to accept data or the output data is ready to be read out. After transferring one block of data (8 bytes), this flag goes inactive until a new block can be put in or read out. The inactive time depends on the response time of the peripheral logic at the Slave Port. This flag is inactive a minimum of five clocks.

#### Speed

The DMA controller needs three clock cycles to transfer one byte. After each block transfer (8 bytes) the DMA controller releases the bus and requests it back if  $\overline{\text{MFLG}}$  goes active again. This time is assumed to be 12 clocks. The ciphering of one block is




Figure 4.28. CPU-DCP Timing Diagram

done concurrently with the input of the next block; the internal operation is pipelined. The maximum throughput can be calculated as:

T = 8 / (8 \* 3 + 12) \* 4 MHz = 0.89 MByte/s

The Compressed Transfer mode of the DMA controller cannot be used, because the PAL synchronization logic needs normal timing to synchronize the Data Strobes to the DCP clock.

### Initialization

The Multiplexed Control Mode ( $C/\overline{K}$ =Low) of the DCP is selected to enable access to the internal registers. The CPU first programs the Mode Register to reset the DCP and to set up the port configuration and ciphering mode. After that, the keys and initial vectors can be loaded. To initialize the DCP for DMA transfer, the CPU executes one Address Latch Cycle, to pre-select the data register.

The DMA controller must be programmed such that  $\overline{\text{DREQ}}$  and  $\overline{\text{DACK}}$  are active Low.

### Timing


The PAL device simulates the multiplexed address/data bus of the DCP assuming a two-cycle operation mode. In the first cycle the CPU latches the address of the internal register into the DCP; subsequent cycles transfer data to or from the selected register. Address Ag distinguishes the two cycles (Figure 4.28). An I/O instruction with Ag=Low generates an address latch cycle; an I/O instruction with Ag=High generates a data transfer cycle.

The DMA controller must be initialized for "extended" I/O write in order to have a similar I/O bus timing to the Z8ØA CPU. A "late" I/O write delays the Master Port Write Strobe  $(\overline{\text{MWR}})$  to the DCP by one clock cycle. If a late write is used, the data bus will not be valid at the time data is latched.

To execute a DCP-to-memory transfer, the DMA does an I/O read and memory write. The DMA controller can be programmed for an "extended" or "late" write, depending on the memory design.

In "flyby" mode the DMA controller generates no I/O address, so the CPU has to preselect the data Input or Output Register. A DMA Acknowledge ( $\overline{DACK}$ ) enables  $\overline{MRD}$  or  $\overline{MWR}$  to control the data transfer.

Figure 4.29 shows the DMA-DCP data transfer timing. When the DMA Controller has transferred one block of data, the data transfer has to be stopped until the DCP is ready for the next block transfer. The DCP makes the DMA Controller stop the transfer by deactivating MFLG. If MFLG is Low, data may be transferred; if MFLG is High, the DCP does not accept data transferred. The timing of the MFLG to DREQ path is the most critical in this





application. If  $\overline{\text{MFLG}}$  is deactivated too late, the DMA Controller will issue another data transfer which will be disregarded by the DCP. The critical signal path will be analyzed below.

prevent the DMA from issuing another cycle the Data Request То input has to go inactive by the falling edge of the DMA clock at the end of cycle S3. The DMA controller samples the input at this time and instigates another cycle if the request is still active. The set-up time of DREQ is Ø ns. The Master Port Flag which is connected to the DREQ input goes inactive in the eighth cycle with a maximum delay time of 150 ns after the Data Strobes. The Data Strobe itself has a maximum delay time of 190 ns (Am9517A-5) after the rising edge of the clock in cycle  $s_2$ . That gives a time window of 375 ns of which 340 ns are already used for the two delays (190 ns + 150 ns). The propagation delay of a fast PAL device is 25 ns. This leaves 10 ns for other delays in the signal path.

The PAL design assumes that the system memory needs no Wait states.

The peripheral logic at the Slave Port can use the Slave Port Flag (SFLG) to time the transfer. If SFLG is active Low, data can be written to or read from the data register.

	517 (DMA) – AM9568 (DO MICRO DEVICES	P) INTE	PAL DESIGN SPECIFICATION JUERGEN STELBRINK 8-9-83 RFACE DEVICE
CLK1 CLK /OE /MW	· · · · · · · · · · · · · · · · · · ·	N AØ ∕Q3	/MFLG /DACK NC GND MALE NC CLK VCC
/MALE :=	/IOW+IOR+/CS+AØ+MA	LE	; MASTER PORT ADDRESS STROBE
Q1 :=	CS*AØ*IOR*/IOW*/Q2 CS*AØ*IOW*/IOR*/Q3 DACK*IOR*/IOW*/Q2 DACK*IOW*/IOR*/Q3		
Q2 :=	CS*AØ*IOR*/IOW*Ql CS*AØ*IOR*/IOW*Q2 DACK*IOR*/IOW*Q1 DACK*IOR*/IOW*Q2	+ + +	
Q3 :=	CS*AØ*IOW*/IOR*Ql CS*AØ*IOW*/IOR*Q2 DACK*IOW*/IOR*Q1 DACK*IOW*/IOR*Q2	+ + +	
MRD =	CS*AØ*IOR*/IOW DACK*IOR*/IOW Q2	+ +	; MASTER PORT READ
MWR =	CS*AØ*IOW*/IOR*/Q3 DACK*IOW*/IOR*/Q3	3 +	; MASTER PORT WRITE
/CLK =	CLK2		; DCP CLOCK
FUNCTION	TABLE		
CLK1 CLK2	/CS /IOR /IOW /DAG	K AØ	CLK MALE /MRD /MWR /Ql /Q2 /Q3
; C C ; L L / ; K K C ; 1 2 S	O O C A L	M / / A M M L R W E D R	
; CLOCK G X L X	ENERATION X X X X H	x x x	 X X X
X H X ; ADDRES	хххх г	X X X	
C X H C X L C X L C X H	H H H L X H L H L X H L H L X H L H L X	L H H H H H L H H L H H	H H H ; CYCLE TW H H H ; CYCLE T3
; READ DA X X H		ь н н	H H H ; CYCLE TW (CPU)

	x	х	L	L	н	н	н	х	L	L	н	Н	н	н						
	c	x	L	L	Н	Н	Н	X	L	L	Н	L	Н	Н						
	Ĉ	X	L	L	Н	Н	Н	Х	L	L	н	L	L	н	;	CYCLE	ΤW	(EXTRA	WAIT	STATE)
	C	Х	L	L	Н	Н	Н	Х	L	L	Н	н	L	Н	;	CYCLE		•		
	C	х	Н	Н	н	Н	н	х	L	н	Н	н	н	н	;	CYCLE	т1			
	x	X	Н	L	Н	L	X	X	L	L	Н	Н	Н	Н		CYCLE		(DMA)		
	Ĉ	X	Н	L	н	L	X	X	Ē	L	н	L	Н	Н				(/		
	Ĉ	X	Н	L	Н	L	Х	X	L	L	Н	L	L	Н	;	CYCLE	S4			
	С	Х	Н	Н	н	Н	Х	Х	L	Н	Н	Н	Н	Н	;	CYCLE	S 2			
;	WR	ITE	DA	ТΑ											-					
	Х	Х	L	Н	$\mathbf{L}$	Н	Н	Х	L	Н	L	Н	Н	Н	;	CYCLE	ΤW	(CPU)		
	С	Х	L	Н	$\mathbf{L}$	Н	Н	Х	$\mathbf{L}$	Н	L	L	Н	Н						
	С	Х	$\mathbf{L}$	Н	$\mathbf{L}$	Н	Н	Х	L	Н	Н	L	Н	$\mathbf{L}$	;	CYCLE	ΤЗ			
	С	Х	Н	Н	Н	Н	Н	Х	L	Н	Н	Н	Н	Н	;	CYCLE	Τ1			
	Х	Х	Н	Н	L	L	Н	Х	L	Н	L	Н	Н	Н	;	CYCLE	<b>S</b> 3	(DMA)		
	С	Х	Н	Н	L	L	Н	Х	L	Н	L	L	Н	Н						
	С	Х	Н	Н	L	L	Н	Х	L	Н	Н	L	Н	L	;	CYCLE	S4			
	С	Х	Н	Н	Н	Н	Н	Х	L	Н	Н	Н	Н	Н	;	CYCLE	S 2			
;																				

#### DESCRIPTION:

THIS PAL GENERATES ALL NECESSARY BUS CONTROL SIGNALS, TO INTERFACE A 280A CPU AND A AM9517 DMA CONTROLLER TO THE AM9568 DATA CIPHERING PROCESSOR. THE MAXIMUM SYSTEM CLOCK FOR ALL PARTS IS 4 MHZ.

1 INPUT AND 3 INPUT/ OUTPUT PINS ARE NOT USED.

INPUT SIGNALS:

CLK1, Z8Ø SYSTEM CLOCK CLK2

/CS CHIP SELECT FOR THE DCP, GENERATED BY A DECODER LOGIC

- /IOR INPUT/OUTPUT READ
- /IOW INPUT/OUTPUT WRITE

ELECT
ES
OR
E

/DACK DMA ACKNOWLEDGE FROM DMA CONTROLLER, TREATED AS /CS=LOW AND A $\emptyset$ =HIGH

**OUTPUT SIGNALS:** 

CLK INVERTED SYSTEM CLOCK FOR THE DCP

- MALE MASTER PORT ADDRESS LATCH ENABLE, ACTIVE DURING ADDRESS LATCH CYCLES TO LATCH THE REGISTER ADDRESS ON MP1 AND MP2 (2 LINES OF THE MASTER PORT BUS) AND THE STATE OF /MCS IN. THE DCP STORES INTERNALLY THE ADDRESS AND CHIP SELECT TO THE NEXT ADDRESS LATCH CYCLE
- /MRD MASTER PORT READ, TO ENABLE REGISTER READ OPERATIONS
- /MWR MASTER PORT WRITE, TO ENABLE REGISTER WRITE OPERATIONS

/Q1, INTERNAL USED STATE SIGNALS (DO NOT CONNECT). O1 IS ACTIVE 2

/Q2, CLOCK CYCLES IN EACH DATA TRANSFER OR DMA ACKNOWLEDGE CYCLE. /Q3 IT IS USED TO GENERATE THE DELAYED Q2 AND Q3. Q2 IS USED TO HOLD /MRD ACTIVE UNTIL /IOR IS GONE INACTIVE. Q3 MASKS /MWR OFF.

#### 4.9. 8088 - DMA - AmZ8068

This interface design is similar to that of the previous chapter. The differences are that the Am9568 is replaced by the Am28068 and the PAL device is reprogrammed for the 8088 CPU bus timing (READY). In this chapter, only the differences in the 280-DMA-DCP interface are discussed. For additional information refer to Chapter 4.8.

Figure 4.30 shows the CPU-DMA interface. The CPU is operating in Maximum Mode. The bus arbitration handshake of the DMA controller (HREQ and HACK) must be translated into the Bus Request/Grant handshake of the 8088 CPU, as described in the application note, "A Tested Design for the Evaluation of the Am9516 UDC in an 8086 Environment" published in the Am9516/AmZ8016\* Technical Manual.

If the CPU is programmed to operate in Minimum Mode, both devices have the same bus arbitration handshake. The HREQ and HACK of the DMA controller can be connected directly to the corresponding pins of the CPU (HREQ to HACK).

The central part of this interface is a PAL device. The Chip Select 2  $(\overline{Cs}_2)$  input of the PAL device must be stable during the entire I/O transfer. This is guaranteed by decoding  $\overline{Cs}_2$  from the latched address/data bus of the 8088 (Ag to Als in Figure 4.30).

Master Port Read/Write is latched in the D-Flip-Flop. It is clocked in an output operation with  $\overline{C_{S_3}}$  active. One of the data lines is latched in to define the status on the MR/ $\overline{W}$  input. This is necessary because the DCP requires a set-up time of 100 ns of MR/ $\overline{W}$  to the Data Strobe. Generation of MR/ $\overline{W}$  for each cycle of a high-speed data transfer session of the DMA controller would extend each cycle and slow down the maximum throughput. This logic cannot be integrated into the PAL device because of the flip-flop's asynchronous clock.

Before executing an access to the DCP the CPU must latch the  $MR/\overline{W}$ . The transfer itself is evaluated in a two-cycle operation.

Master Port Address Strobe ( $\overline{\text{MAS}}$ ) is only generated if the CPU executes an output instruction to a specific I/O address ( $\overline{\text{CS}}_2$ active, Ag=Low) (Figure 4.31). Address Latch Enable of the CPU (ALE) cannot be used for the generation of  $\overline{\text{MAS}}$  because the CPU must set up the DCP for data transfer before a DMA transfer session is started. The DCP is set up by putting out a  $\emptyset \emptyset_{\text{H}}$  (data register address) to the I/O address mentioned above.

Figures 4.32 and 4.33 show data read and write cycles. Figure 4.34 shows DMA data read and writes cycles.

\*AmZ8016 is a trademark of Advanced Micro Devices, Inc.




Figure 4.30. 8088-Am9517-AmZ8068 Interface




Figure 4.31. Address Latch Cycle Timing (CPU-DCP)




Figure 4.32. Data Write Cycle Timing (CPU-DCP)





Figure 4.33. Data Read Cycle Timing





04862A-66

	9517(DMA)- AMZ8068(DCP) I MICRO DEVICES	PAL DESIGN SPECIFICATION JUERGEN STELBRINK 8-12-83 NTERFACE DEVICE
CLK1 CLE /OE /MI		. ,
MAS :=	IOW*/IOR*CS*/AØ*/Q3*/MA	S ; MASTER PORT ADDRESS STROBE
Q1 :=	CS*IOR*/IOW*RW*/Q2 + CS*IOW*/IOR*/RW*/Q3 + DACK*IOR*/IOW*RW*/Q2 + DACK*IOW*/IOR*/RW*/Q3	
Q2 :=	CS*IOR*/IOW*RW*Ql + CS*IOR*/IOW*RW*Q2 + DACK*IOR*/IOW*RW*Q1 + DACK*IOR*/IOW*RW*Q2	
Q3 :=	CS*IOW*/IOR*/RW*Q1 + CS*IOW*/IOR*/RW*Q2 + DACK*IOW*/IOR*/RW*Q1 + DACK*IOW*/IOR*/RW*Q2	
MDS =	CS*AØ*IOR*/IOW*RW + DACK*IOR*/IOW*RW + Q2*AØ + CS*AØ*IOW*/IOR*/RW*/Q3+ DACK*IOW*/IOR*/RW*/Q3	; MASTER PORT READ ; MASTER PORT WRITE
/READY =	CS*/AØ*IOW*/IOR*/RW*/Q3 CS*AØ*IOW*/IOR*/RW*/Q3 CS*AØ*IOR*/IOW*RW*/Q2	
/CLK =	CLK2	; DCP CLOCK
FUNCTION	TABLE	
CLK1 CLK2	2 /CS /IOR /IOW /DACK AØ	RW CLK /MAS /MDS READY /Q1 /Q2 /Q3
; C C ; L L / ; K K C ; 1 2 S		R / E M A / / / D D Q Q Q S Y 1 2 3 COMMENT
; CLOCK C X L X X H X ; ADDRES	ххххх сх	X X X X X X X X X X
	H H H L L X H J H L H L L X H	H H H H H ; CPU H L H H H H L L H H

	С	х	L	Н	L	Н	L	L	Х	Н	Н	Н	L	Н	L				
	C	X	Н	Н	Н	Н	L	$\mathbf{L}$	Х	Н	Н	Н	Н	Н	Н				
;	RE		DAT														<b>A D U</b>		
	X	X	H	Н	H	H	H	Н	X	Н	H	H	Н	Н	Н	;	CPU		
	X	X	L	L	Н	H	Н	H	Х	Н	L	L	H	Н	Н				
	С	Х	L	L	Н	Н	Н	Н	Х	Н	L	L	L	Н	Н				
	С	Х	L	L	Н	Н	Н	Н	Х	Н	L	Н	L	L	Н				
	С	Х	L	L	Н	Н	Н	Н	Х	Н	L	Н	Н	L	Н				
	С	X	Н	Н	Н	H	H	H	X	Н	H	Н	Н	H	Н			~ ^	(
	X	Х	Н	L	Н	L	Х	Н	Х	Н	L	Н	H	Н	Н	;	CYCLE	S 3	(DMA)
	С	Х	Н	L	Н	L	Х	Н	Х	Н	L	Н	L	Н	Н				
	С	Х	Н	L	Н	L	Х	Н	Х	Н	L	Н	L	L	Н	;	CYCLE		
	С	Х	Н	Н	Н	Н	Х	Н	Х	Н	Н	Н	Н	Н	Н	;	CYCLE	S 2	
;		ITE		TA	_			_			_	4							
	Х	Х	L	Н	L	Н	Н	L	Х	Н	L	L	Н	Н	Н	;	CPU		
	С	Х	L	Н	L	Н	Н	L	Х	Н	L	L	L	Н	Н				
	С	Х	L	Н	L	Н	Н	L	Х	Н	Н	Н	L	Н	L				
	С	Х	Н	Н	Н	Н	Н	L	Х	Н	Н	Н	Н	Н	Н				
	х	Х	Н	Н	L	L	Н	$\mathbf{L}$	Х	Н	L	H	Н	Н	Н	;	CYCLE	S 3	(DMA)
	С	Х	Н	Н	L	$\mathbf{L}$	Н	L	Х	Н	L	Н	$\mathbf{L}$	Н	Н				
	С	Х	Н	Н	$\mathbf{L}$	L	н	$\mathbf{L}$	Х	Н	Н	Н	L	Н	Ľ	;	CYCLE		
	С	Х	Н	Н	Н	Н	Н	L	Х	Н	Н	Н	Н	Н	Н	;	CYCLE	S 2	
;		VAL		CYC															
	Х	Х	L	L	$\mathbf{L}$	Н	Н	Н	Х	Н	Н	Н	Н	Н	Н				
	Х	Х	L	L	Н	Н	Н	L	Х	Н	Н	Н	Н	Н	Н				
	Х	Х	L	Н	$\mathbf{L}$	Н	Н	Н	Х	Н	Н	Н	Н	Η	Н				

#### DESCRIPTION:

THIS PAL GENERATES ALL NECESSARY BUS CONTROL SIGNALS, TO INTERFACE A 8088 CPU AND A AM9517 DMA CONTROLLER TO THE AMZ8068 DATA CIPHERING PROCESSOR. THE MAXIMUM SYSTEM CLOCK FOR THE DMA CONTROLLER AND THE DCP IS 4 MHZ, THE SYSTEM CLOCK OF THE CPU CAN BE UP TO 8 MHZ. THE DEVICES ARE WORKING ASYNCHRONOUSLY.

INPUT SIGNALS:

CLK1, DMA CLOCK

CLK2

- /CS CHIP SELECT FOR THE DCP, GENERATED BY A DECODER LOGIC
- /IOR INPUT/ OUTPUT READ

/IOW INPUT/ OUTPUT WRITE

 AØ LEAST SIGNIFICANT BIT OF THE Z8Ø ADDRESS BUS TO SELECT THE TYPE OF OPERATION:
 AØ = LOW SELECT DCP REGISTER FOR NEXT DATA CYCLES (ADDRESS LATCH)
 AØ = HIGH READ OR WRITE INTERNAL REGISTER (DATA TRANSFER TO CONTROL, MODE, INPUT OR OUTPUT REGISTER)

- /DACK DMA ACKNOWLEDGE FROM DMA CONTROLLER, TREATED AS /CS=LOW AND A $\emptyset$ =HIGH
- RW READ/ WRITE SIGNAL STORED IN A EXTERNAL LATCH, TO ALLOW A DMA OPERATION WITHOUT WAIT STATES. THIS SOLVES THE PROBLEM OF THE SETUP TIME OF MR/W OF THE MASTER PORT TO MDS GOING ACTIVE. THE STATUS OF THIS SIGNAL MUST AGREE WITH /IOR OR /IOW OR THE PAL GENERATES NO STROBES.

OUTPUT SIGNALS:

- CLK INVERTED DMA CLOCK FOR THE DCP
- /MAS MASTER PORT ADDRESS LATCH ENABLE, ACTIVE DURING ADDRESS LATCH CYCLES TO LATCH THE REGISTER ADDRESS ON MP1 AND MP2 (2 LINES OF THE MASTER PORT BUS) AND THE STATE OF /MCS IN. THE DCP STORES INTERNALLY THE ADDRESS AND CHIP SELECT TO THE NEXT ADDRESS LATCH CYCLE
- /MDS MASTER PORT DATA STROBE, TO TIME DCP DATA TRANSFERS
- /Q1, INTERNAL USED STATE SIGNALS (DO NOT CONNECT). Q1 IS ACTIVE 2
  /Q2, CLOCK CYCLES IN ALL CYCLES. IT IS USED TO GENERATE THE DELAYED
  /Q3 Q2 AND Q3. Q2 IS ACTIVE IN A DATA READ CYCLE. IT ALLOWS /MDS
  TO BE ACTIVE UNTIL /IOR HAS GONE INACTIVE. Q3 IS ACTIVE IN AN
  ADDRESS LATCH OR DATA WRITE CYCLE. Q3 DISABLES READY AND /MDS
  IN THE SECOND HALF OF THE CYCLE.




Figure 4.35. iSBX Bus—Am9568 Interface

#### 4.10. iSBX BUS - Am9568

The iSBX board described below adds high-speed data ciphering capability to a Multibus-based system. This iSBX board can be plugged into any Multibus board with an iSBX connector. The iSBX bus timing and bus signals are described in the "iSBX Bus Specification" (see Literature List).

The Master Port of the DCP is interfaced to the iSBX bus. The multiplexed address/data bus of the DCP is simulated in a two-cycle operation.

The interface timing controller, a PAL device, generates the address and data strobes for the DCP and the Wait signal for the host CPU.


The Auxiliary Port enhances the security of the system by preventing a CPU access to the keys. The keys can be loaded from a small bipolar PROM or from a device connected to the Key Connector. This device can be an optical or magnetic key reader.

The Key Connector provides two power supply lines for the external device, Ground and +5 V. Two address buses (a 3-bit encoded bus (Ag to A2) and an 8-bit decoded bus (Og to O7)) select one of the eight key bytes (Figure 4.35). The user can choose one of these two address buses. At any time, only one of the eight lines of the decoded bus (Og to O7) is active Low. Eight input lines (Ig to I7) carry the key byte to the Auxiliary Port. Pull-up resistors force the data lines High if no device is connected to the Key Connector.


The ciphering throughput of this particular design is limited by the iSBX bus byte transfer capability. In the single-port operation mode chosen, the maximum throughput is about 200 kBytes/s, high enough even for speech ciphering applications. The throughput can be doubled if the interface design is changed to allow dual-port operation.

The two-cycle operation mode is chosen in this interface design because it allows a faster ciphering speed and needs less interface logic. The whole interface logic fits into one PAL device. The disadvantage of this approach is software overhead for initializing the device. Under software control two types of cycles are generated, an Address Latch Cycle and a data transfer cycle.

The address latch cycle is started by an output operation of the CPU to an even I/O address which selects this iSBX board. The internal DCP register address to be accessed by the CPU is transferred via the Master Port data bus. MP1 and MP2 carry the relevant address information. In this cycle only MALE is generated.









A data transfer cycle is executed in an output operation to an odd address. The transfer is made from or to the register that was selected in the previous Address Latch Cycle.

This approach is faster than simulating a multiplexed bus because a Master Port Address Latch Enable (MALE) need not be generated in a high-speed data transfer session. The data register address is latched in the chip by an Address Latch Cycle at the beginning of the session. The data session itself has no address latch overhead.

## Address Latch Cycle

The Master Port Address Latch Enable (MALE) latches the state of Master Port Chip Select ( $\overline{\text{MCS}}$ ) and the internal register address on MP<sub>1</sub> and MP<sub>2</sub>. Subsequent data cycles use this 2-bit address.

The PAL device starts generating an Address Latch Cycle if the iSBX signals indicate a CPU output operation to an even port address.  $\overline{IOWRT}$  (I/O write command) and  $\overline{MCS}_{\emptyset}$  (M Chip Select  $\emptyset$ ) are active, MAg (M Address  $\emptyset$ ) is Low and  $\overline{MCS}_1$  is inactive.

The portion of the PAL device generating MALE operates as a state machine. MALE is set at the first falling edge of CLK, when  $\overline{\text{MCS}_{\emptyset}}$  and  $\overline{\text{IOWRT}}$  are active. The next falling edge resets MALE and sets the internal state variable  $\overline{\text{Q}}$  which inhibits MALE from being set again.

MWAIT inserts CPU Wait states until the register address is latched on the falling edge of MALE. The rest of the cycle is unavoidable overhead because the iSBX bus timing specifies no minimum delay time between MWAIT inactive and the end of the I/O cycle. If MCS glitches, MWAIT also glitches. The delay is less than 35 ns, which meets the iSBX timing specification. Q removes MWAIT, after MALE became inactive.

Figure 4.36 illustrates an Address Latch Cycle.

#### Data Write Cycle

The CPU can write commands, data or keys to the previously selected internal register. Data is latched with the rising edge of Master Port Write  $(\overline{MWR})$ .

The generation of  $\overline{\text{MWR}}$  is similar to that of MALE. The difference is that an output operation to an even address (MAg=High) initiates the state machine of the PAL device. The pulse width of  $\overline{\text{MWR}}$  is one clock cycle.

MWR is synchronous to the falling edge of the clock (CLK) to meet the critical timing parameter 45 of the Am9568 product specification.

Figure 4.37 illustrates a Data Write Cycle.




Figure 4.38. Data Read Cycle ( $MA_0 = High$ )




Figure 4.39. Auxiliary Port Key Load Timing

#### Data Read Cycle

A data read cycle is initiated when  $\overline{\text{MCS}}_{g}$  and  $\overline{\text{IORD}}$  are active, MAg is High and  $\overline{\text{MCS}}_{1}$  is inactive. The CPU then can read the addressed internal register.

 $\overline{\text{MCS}_{g}}$  cau<u>ses MWAIT</u> to be asserted Low in order to extend the cycle. MWAIT guarantees a minimum of one clock access time to the DCP register (min. 250 ns at 4-MHz DCP clock). This satisfies timing parameter 49 (200 ns minimum). The CPU can latch the data bus any time between MWAIT and IORD becoming inactive. The data on the DCP data bus is valid until the first falling edge of CLK after IORD becomes inactive. MRD changes to High synchronous with that edge to satisfy timing parameter 45 (0 to 30 ns).

The iSBX bus timing specifies that the data bus has to be floating within 150 ns after  $\overline{\text{MCS}}$  inactive. To satisfy this parameter and to prevent data bus contention in the end of a data read cycle, the data bus transceiver U2 in Figure 4.35 disconnects the DCP data bus from the CPU data bus. Two NOR gates (74LS02) combine  $\overline{\text{MCS}}$  and  $\overline{\text{MRD}}$ , to generate the receive control signal for U2.

Figure 4.38 illustrates a data read cycle.

#### Key Load Logic

The DCP has three keys stored on the chip: one key for encryption, one key for decryption, and a Master Key. Each of these 56-bit keys can be loaded through either the Master Port or the Auxiliary Port. The keys are transferred in eight cycles, one byte at a time. Note that the least significant bit of each byte is a parity bit for odd parity ((8 - 1) \* 8 = 56).

This application note offers two methods of loading the keys through the Auxiliary Port:

- A 32 \* 8-bit PROM can hold one key, either the Master Key or one key used for both encryption and decryption.
- A wide variety of devices from a simple 8 by 8 jumper matrix to an advanced card reader can be plugged into the Key Connector. Software compensates the speed of the device.

Sequencer U4, a 74LS161 4-bit up counter, generates a 3-bit address sequence for the Master Key PROM U6 and the Key Connector. The least significant bit of the sequencer is wired to the Auxiliary Port Strobe input ASTB of the DCP.

The two sequencer control signals, ACLR and CP, are controlled by software.

The Asynchronous Clear input  $\overline{\text{CLEAR}}$  initializes U4 with outputs A to D Low. The first key byte is addressed. Ripple Carry output  $\overline{\text{RCO}}$  is inactive High.

The first pulse on the clock input CK produces a rising edge at ASTB to strobe in the first key byte. The rising edge of  $\overline{\text{ASTB}}$  is synchronous to the clock CLK to satisfy timing parameter 62 (Ø to 50 ns). The software controlled delay time between  $\overline{\text{ACLR}}$  and CP or between the following CPs allows interfacing to any external key device. In the case of reading from the Master Key PROM, no software Wait loop is required because the access time of this PROM meets any CP sequence.

The acknowledge input  $\overline{ACK}$  can be pulled Low by the Key Load Device to signal the CPU that the key byte at the Auxiliary Port is valid. The PAL device transfers the state of this input to the iSBX data bus line Ø during an I/O read operation with  $\overline{MCS_1}$  active.

The second pulse on CP increments the address output of the sequencer. The delay time between the first and second pulse satisfies the data hold time requirement of 80 ns (timing parameter 65) of the Auxiliary Port.

A sequence of 15 pulses on CP transfers all 8 bytes of the key into the DCP. After the 15th pulse RCO becomes active to disable further key strobes (ASTB).

The 3 to 8 line decoder U5 creates a decoded address for the Key Connector.

Figure 4.39 illustrates the key load sequence.

#### The PAL Device

The interface timing circuit, a PAL device, is programmed to generate: Four control signals for the DCP (CLK, MALE, MRD and MWR), the Wait signal for the CPU, and the ACLR and CP to control the key load logic.

The PAL device used in this application note is an AmPAL16R6 device. It has eight inputs and eight outputs. Two outputs are combinatorial, six are registered. The input Output Enable  $\overline{OE}$  is wired Low to enable all outputs.

CLK and MWAIT are combinatorial outputs of the PAL device. MWAIT must be a combinatorial output to meet the timing relationship to MCS as specified in the iSBX specification (see the paragraph "Address Latch Cycle").

The other outputs --  $\overline{MAS}$ ,  $\overline{MRD}$ ,  $\overline{MWR}$ ,  $\overline{Q}$ , CP and  $\overline{ACLR}$  -- are registered outputs. They are synchronous to the rising edge of the CLK1 input and, therefore, to the falling edge of the CLK output.

The  $\overline{\text{ACLR}}$  is strobed Low when executing an output operation to an even I/O address with  $\overline{\text{MCS}}_1$  active.

The CP is strobed low when executing an output operation to an odd address with  $\overline{\text{MCS}}_1$  active. The loading of keys is software-controlled so that a wide variety of devices can be plugged into the Key Connector.

PAL16R6 PAL DESIGN SPECIFICATION DCP0410 JUERGEN STELBRINK 6/28/83 ISBX- BUS TO AM9568 INTERFACE DEVICE ADVANCED MICRO DEVICES

/MCSØ /IORD CLK /ACK /MCS1 /IOWRT MAØ NC NC GND /OE /MWAIT /ACLR CP /MWR /MRD MALE /Q MD7 VCC

MWAIT = MCSØ\*/MCS1\*/Q

Q := MCSØ\*/MCS1\*/MAØ\*IOWRT\*MALE\*/Q + ; ADDRESS LATCH MCSØ\*/MCS1\*MAØ\*IOWRT\*MWR\*/Q + ; WRITE DATA MCSØ\*/MCS1\*MAØ\*IORD\*MRD\*/Q + ; READ DATA MCSØ\*/MCS1\*Q

/MALE := /MCSØ+MCS1+MAØ+/IOWRT+MALE+Q

MWR := MCSØ\*/MCS1\*MAØ\*IOWRT\*/MWR\*/Q

MRD := MCSØ\*/MCS1\*MAØ\*IORD

IF (/MCSØ\*MCS1\*IORD) /MD7 = ACK

/CP := /MCSØ\*MCS1\*MAØ\*IOWRT

ACLR := /MCSØ\*MCS1\*/MAØ\*IOWRT

FUNCTION TABLE

CLK /ACK /MCSØ /MCS1 /IORD /IOWRT MAØ MD7 MALE /MRD /MWR /MWAIT /Q CP /ACLR

;;;;;;;	C L K	/ A C K	/M C SØ	/ M C S 1	/ I R D	/ I O W R T	M A Ø	M D 7	M A L E	/ M R D	/ M W R	/ M W A I T	/ Q	C P	/ A C L R		Comment
	C H C C C C	X X X X X X X	H L L L L H	н н н н н	н Н Н Н Н	H H L L H	L L L L L L	Z Z Z Z Z Z Z	L L H L L L	H H H H H	H H H H H H	H L H H H	H H L L H	H H H H H H	H H H H H H	;	ADDRESS LATCH
;	С С С С	X X X X	L L L H	Н Н Н Н	Н Н Н Н	L L L H	Н Н Н Н	Z Z Z Z	L L L L	H H H H	L H H H	L H H H	H L L H	H H H H	Н Н Н Н	;	DATA WRITE
,	C C C C	X X X X	L L L H	H H H H	L L L H	H H H H	Н Н Н Н	Z Z Z Z	L L L L	L L L H	H H H H	L H H H	H L L H	H H H H	H H H H	;	DATA READ

;																	
	С	Х	Н	L	Н	L	L	$\mathbf{Z}$	L	Н	Н	Н	Н	Н	L	;	RESET COUNTER
	С	Х	Н	L	Н	Н	L	$\mathbf{Z}$	L	Н	Н	Н	Н	Н	Н		
	С	Х	Н	L	Н	L	Н	Z	L	Н	Н	Н	Н	L	Н	;	CLOCK COUNTER
	С	Х	Н	L	Η	Н	Н	$\mathbf{Z}$	L	Н	Н	Н	Н	Н	Н		
;																	
	Х	L	Н	L	L	Н	Х	$\mathbf{L}$	L	Н	Н	Н	Н	Н	Н	;	ACKNOWLEDGE READ
	Х	Н	Н	L	L	Н	Х	Н	L	Н	Н	Н	H	Н	Н		

## DESCRIPTION:

GENERATION OF ALL NECESSARY BUS CONTROL SIGNALS, TO INTERFACE THE AM9568 (DCP) TO ISBX- BUS.

#### INPUTS:

CLK 4 MHZ DCP CLOCK

/MCSØ	DCP	СН	IP SEI	LECT			
	MAØ	= I	LOW	ADDRE	SS	LATCH	CYCLE
	MAØ	= H	HIGH	DATA	TRA	NSFER	CYCLE

/MCS1 KEY COUNTER SELECT
WRITE: MAØ = LOW COUNTER RESET
MAØ = HIGH COUNTER STROBE (8 TIMES 2 STROBES,
TO LOAD THE 8 KEY- BYTES
READ: PUT STATE OF ACKNOWLEDGE INPUT TO MD7

/IORD INPUT/ OUTPUT READ

/IOWRT INPUT/ OUTPUT WRITE

MAØ ADDRESS LINE Ø

/ACK ACKNOWLEDGE SIGNAL FROM EXTERNAL KEY LOAD DEVICE

OUTPUTS:

/MWAIT	WAIT SIGNAL TO THE CPU, TO EXPAND THE IO TRANSFER
/MRD	MASTER PORT READ
/MWR	MASTER PORT WRITE
MALE	MASTER PORT ADDRESS LATCH ENABLE
MD7	MASTER PORT DATA LINE 7
СР	CLOCK PULSE FOR THE KEY ADDRESS COUNTER
/ACLR	RESET KEY ADDRESS COUNTER

#### Testing

The DCP iSBX board was tested in a CP/M 86 system. It was hooked up to the Module 2 connector of an AMD iSBX Motherboard (PWA 009520014). This Motherboard has to be configured for byte mode with the Module 2 addresses from 90 to  $9F_H$  in order to run the test program without any changes. Therefore, jumper HDR1 is removed and HDR2 is installed. Jumpers 1-2 and 11-12 are installed.

The test program is written in 8086 Assembly Language. The structure of the program is described below.

It programs the DCP for ECB (Electronic Code Book) encryption mode and single-port operation by loading  $18_{\rm H}$  into the Mode Register. Then 8 bytes of encryption key are put in and one block is ciphered. The 8 result bytes are stored at location "CIPHER".

The result should be:  $95_{H}$ ,  $A8_{H}$ ,  $D7_{H}$ ,  $28_{H}$ ,  $13_{H}$ ,  $DA_{H}$ ,  $A9_{H}$  and  $4D_{H}$ .

Writing a  $91_{\rm H}$  to the Command Register sets the DCP up for key input through the Auxiliary Port. A following Status Register read should show a  $44_{\rm H}$ : Command Pending and Auxiliary Port Flag (AFLG) are active.

The instruction "OUT ACLR,AL" initializes the key load logic. The loop LABL sends 16 strobes to the sequencer to strobe in encryption key (Figure 4.39). If all the key bytes do not have odd parity, the LPAR flag in the Status Register is set. If everything is correct after strobing the key in, the Status Register will contain  $\emptyset \theta_{\rm H}$ .

The start command  $C\emptyset_H$  sets the Start/Stop bit of the Status Register and sets the device up for a data encryption session. Loop2 loads 8 bytes of plain data into the Input Register. When this block is loaded, a Status Register read will show  $83_H$ : Start/Stop is active, the input flag is active to indicate that more blocks of data can be put in, and the output flag is active to indicate that data can be read out.

Loop3 reads one block of cipher data out of the Output Register and transfers it to the memory location "CIPHER".

A following status read shows that the output flag is inactive indicating the Output Register is empty.

The Stop command  $\text{EØ}_{\rm H}$  terminates the ciphering session; all bits of the Status Register are reset.

## ASM86 VER 1.Ø SOURCE: TESTISBX.A86

;;			JUERGEN STEL	BRINK 6/13/83
; 9	568 INTERFAC	E TO THE	ISBX-BUS TEST P	
;; (	KEY LOAD THR	OUGH AUX	ILLARY PORT)	
; ;				
CSEG ORG	100H			
0090 0091 0098 0099	ASTROBE DSTROBE ACLR CP		91H	; ADDRESS STROBE (EVEN ADDRESS) ; DATA STROBE (ODD ADDRESS) ; RESET LOAD KEY LOGIC ; l.OUTPUT: LOAD KEY ; 2. OUTPUT: INCREMENT ADDRESS
0000 0002 0006	DATA CONTROL MODE		ØØН Ø2H Ø6H	, 2
Ø100 BØ 06 Ø102 E6 90 Ø104 BØ 18 Ø106 E6 91		MOV OUT MOV OUT	AL,MODE ASTROBE,AL AL,18H DSTROBE,AL	; DEFINE MODE: MASTER ONLY, ECB, ENCRYPTION
Ø1Ø8 BØ Ø2 Ø1ØA E6 9Ø Ø1ØC BØ 91 Ø1ØE E6 91		MOV OUT MOV OUT	AL,CONTROL ASTROBE,AL AL,91H DSTROBE,AL	; LOAD CLEAR E KEY THROUGH AUX PORT
Ø11Ø E4 91		IN	AL,DSTROBE	; READ STATUS REGISTER (AL=44H)
Ø112 E6 98 Ø114 B9 1Ø ØØ Ø117 E6 99 Ø119 EØ FC	LAB1:	OUT MOV OUT LOOPNZ	ACLR,AL CX,16 CP,AL LAB1	; DUMMY OUTPUT, TO RESET KEY LOAD LOGIC ; 16 CLOCKS ; DUMMY OUTPUT
Ø11B E4 91		IN	AL,DSTROBE	; READ STATUS REGISTER (AL=ØØH)
Ø11D BØ Ø2 Ø11F E6 9Ø		MOV OUT	AL,CONTROL ASTROBE,AL	; LATCH CONTROL REGISTER ADDRESS
Ø121 E4 91		IN	AL, DSTROBE	; READ STATUS REGISTER (AL=81H)
Ø123 BØ CØ Ø125 E6 91		MOV OUT	AL,ØCØH DSTROBE,AL	; ENTER START COMMAND
0127 BB 00 00 012A B9 08 00 012D B0 00 012F E6 90 0131 2E 8A 87 6A 0 0136 E6 91 0138 43	1 LAB2:	MOV MOV OUT MOV OUT INC	ASTROBE, AL	; LATCH DATA REGISTER ADDRESS ; WRITE 1 BLOCK DATA TO INPUT REGISTER
Ø139 EØ F6 Ø13B BØ Ø2 Ø13D E6 9Ø		LOOPNZ MOV OUT	LAB2 AL,CONTROL ASTROBE,AL	; LATCH CONTROL REGISTER ADDRESS

#### ASM86 VER 1.0 SOURCE: TESTISBX.A86

Øl3F	E4	91						IN	AL, DSTROBE	;	READ STATUS REGISTER (AL=83H)
Ø141 Ø144 Ø147 Ø149 Ø14B Ø14D Ø152 Ø153	B9 BØ E6 E4 2E 43	Ø8 ØØ 9Ø 91 88	ØØ	72	Ø1		LAB3:	MOV MOV OUT IN MOV INC LOOPNZ	BX,0 CX,8 AL,DATA ASTROBE,AL AL,DSTROBE CS:CIPHER[BX],AN BX LAB3		LATCH DATA REGISTER ADDRESS ; READ 1 BLOCK DATA FROM OUTPUT REGISTEF
Ø155 Ø157 Ø159	E6	9Ø						MOV OUT IN	AL,CONTROL ASTROBE,AL AL,DSTROBE		LATCH CONTROL REGISTER ADDRESS READ STATUS REGISTER (AL=81H)
Ø15B Ø15D								MOV OUT	AL,ØEØH DSTROBE,AL	;	ENTER STOP COMMAND
Ø15F	E4	91						IN	AL, DSTROBE	;	READ STATUS REGISTER (AL=ØØH)
Ø161	СВ							RETF		;	INTERSEGMENT RETURN
Ø162	8Ø Ø1		Øl	Ø1	Øl	Øl	KEY	DB	80H,1,1,1,1,1,1,1	,1	
Ø16A		ØØ	ØØ	ØØ	ØØ	ØØ	CLEAR	DB	0,0,0,0,0,0,0,0		
Ø172	שש	00					CIPHER	RB	8		
								END			

END OF ASSEMBLY. NUMBER OF ERRORS: Ø

.

## 4.11. 8051 - Am9518/AmZ8068

The 8031/8051/8751 Single-Component 8-Bit Microcomputer family can easily be interfaced to the DCP. Both devices together with TTL logic can form a stand-alone data ciphering system for lowto medium-speed data communication networks. Clear and ciphered data is handled serially with a programmable handshake protocol.

Using the Am9568 eliminates the need of Port 1.x to control Master Port Read/Write.  $\overline{\text{RD}}$  and  $\overline{\text{WR}}$  can directly be connected to the corresponding inputs of the DCP ( $\overline{\text{MRD}}$  and  $\overline{\text{MWR}}$ ). ALE does not have to be inverted when connected to MALE.

Figure 4.40 shows the 8051-DCP interface. The 8051 must be programmed so that Port 0 provides a multiplexed address/data bus. Port 0 is connected to the Master Port of the DCP.

 $\overline{\text{RD}}$  and  $\overline{\text{WR}}$  are logically ORed to generate the Master Port Data Strobe. Port l.x controls the Master Port Read/Write input  $(\underline{\text{MR}}/\overline{\text{W}})$ . This satisfies the set-up time requirement of  $\underline{\text{MR}}/\overline{\text{W}}$  to  $\overline{\text{MDS}}$ .

Master Port Chip Select can be tied Low if it is guaranteed that  $\overline{\text{RD}}$  or  $\overline{\text{WR}}$  only become active in a DCP access cycle. Otherwise it must be generated by an address decoder.

#### Clock Divider


The DCP clock divider logic as shown in Figure 4.40 divides the CPU clock by four or six depending on the type of instruction the CPU executes (See the timing diagram in Figure 4.41). If the CPU generates an ALE every sixth clock, the CPU clock is divided by six. This is the normal case. The speed calculation of the DCP should be done for this clock rate. If the CPU executes "MOVX" instructions, every second ALE is left out and the divide factor is four. For both cases the minimum DCP clock High or Low width is two CPU clock periods which guarantees that even a CPU clock of 12 MHz satisfies the minimum clock requirement for the Am9518 as well as the Am28068.

The AmZ8068 gives a wider range for the Data Strobe to  $\overline{\text{RD}}$  or  $\overline{\text{WR}}$  delay. The typical value for the 8051 at room temperature with a full load at these outputs is 50 ns.


At a CPU clock rate of 10 MHz, this timing requirement is 0 to 100 ns (two clocks minus 100 ns) for the Am9518 and 0 to 135 ns (two clocks minus 65 ns) for the Am28068 at a CPU clock rate of 10 MHz.


#### Programming

Port 1.x must be High for a read access and Low for a write access. Data is transferred using a "MOVX @Ri,A" or "MOVX A,@Ri" instruction. Ri is register  $R_{0}$  or  $R_{1}$ . Only this









instruction generates the interface timing needed for the DCP. The internal register address is loaded into Rn before executing this instruction.

- ØØ Data Input or Output Register
- Ø2 Command or Status Register
- Ø6 Mode Register

The Flags can be monitored by two input pins of the CPU, Port 1.y and 1.z. One Flag corresponds to the status of the Input Register, the other one to the status of the Output Register. They become active Low if the CPU can perform a data transfer. For details refer to Chapter 3.1.

In high-speed data ciphering applications, it might be too time consuming to toggle Port 1.x (MR/ $\overline{W}$ ). The toggling can be avoided by choosing the dual port configuration of the DCP. Both the Master and Slave Port are connected to Port Ø of the CPU. During the data ciphering session, one port operates as the data input port, the other port operates as the data output port. This means that during the whole session, the data flow direction does not have to be turned around; MR/ $\overline{W}$  can stay Low or High for the whole session.  $\overline{MCS}$  and  $\overline{SCS}$  select the appropriate port.




Figure 4.42. Network Transmitter




Figure 4.43. Network Receiver

04862A-75

#### 4.12. HIGH SPEED SERIAL DATA CIPHERING IN NETWORK SYSTEMS

This chapter discusses the use of the data encryption chip (Am9518/Am28068) in local area networks. In some of these applications, it is desirable to use encryption as an option to an existing system. When this happens, the option board may have to take serial data from the former network driver and reprocess the data to transmit and receive cipher test. The following discussion should shed some light on a practical approach to this problem.

First, the system must meet the required level of security. This is a system philosophy problem related to the handling of keys, CRC generation, and system partitioning. Secondly, data must meet transmission requirements such as continuous transmission of data, non-block size packet length, and transparency. The second requirement, which is the concern of this note, is a hardware configuration problem.

The DCP (Am9518/AmZ8086) can be configured to cipher data at up to 14.2 Mbits/s. This can be accomplished by using the device in Direct Control Mode with a feedback path between the output port of the unit and its input port. The DCP may be looked upon as a three stage system: the input buffer, the output buffer and the algorithm unit. The DCP handles data in 64-bit (ECB and CBC) or 8-bit (CFB) blocks. Between block transfers the system has to provide a recovery time of five clocks to allow the DCP to update its internal flags. External Buffers smooth this discontinuous data flow to provide a continuous data flow onto the network (see Figures 4.42 and 4.43).

The system may be looked upon as a closed system in which the number of bytes in the system remain constant. Therefore, if nine bytes are rotated, the system would be initialized with eight bytes in the output buffer and one in the input buffer. At some time there would be eight bytes in the input buffer ready to move into the algorithm unit and one byte in the output buffer ready to be loaded into the P/S-XOR-S/P feedback circuit. Operation on the data will take eight network clocks. The data moving through the algorithm unit will take 23 DCP clocks (5.75 microseconds for the 4-MHz 8086). This would allow a frequency of 1.39 MHz for the network clock. If 10 bytes were allowed to circulate in the system, one byte would still be available in the output buffer while one was being shifted through the feedback circuit, and a block was being processed in the algorithm unit. This would allow 16 network clocks to transpire during the 5.75 microseconds that data moved through the algorithm unit. This would allow a network clock of 2.78 MHz.

This reasoning holds until the data must be stored in an external buffer during the flag inactive period of the input and output DCP buffers. The inactive period is five DCP clocks of 1.25 microseconds for the 4-MHz AmZ8068. This happens when the network clock is 6.4 MHz. At this rate additional buffering,

Number of Initialization Bytes	Number of Bits in Circulation	Minimum Period in μsec (5.75 μs/# bits)	Maximum Network Clock in MHz
9	8	0.718	1.39
10	16	0.359	2.78
11	24	0.220	4.17
12	32	0.180	5.75
13	40	0.144	6.9
14	48	0.112	8.33
15	56	0.103	9.74
16	64	0.0899	11.13

04862A-76






Figure 4.45. Bidirectional Interface, Transmit Mode

external to the DCP, is required. This would allow data to be stored in the external buffer while data is transferred from the algorithm unit to the output buffer on the output port, or from the external input buffer to the input buffer on the input port, while data from the input buffer is being transferred to the algorithm unit. The foregoing analysis holds up to 11 MHz (See Figure 4.44).

To operate at the maximum frequency of 1.78 Mbytes/s, or 14.2 Mbits/s, three additional initialization bytes must be added to the system, making a total of 19 bytes. This scheme is based on pipelining scheme A: minimum timing operation. The idea is to have enough data in the system to allow transfers through the algorithm unit in 18 DCP clocks. During the time data is being moved to or from the algorithm unit (1.25 microseconds) the external buffers must store 18 bits. This would require two registers in addition to the feedback circuit.

The maximum number of bytes that can be used to initialize the DCP results from the need to minimize buffering while providing continuous data to the network. During the period when the DCP is in a lockout phase, there are 16 bytes in the DCP and the remaining number of bytes reside in the external buffers. This would correspond to a condition in which the output buffer has just been emptied and the algorithm unit and input buffer are full. The lockout period takes five DCP clocks or 1.25 microseconds. During this time, 18 bits must be transferred in order to meet network requirements. This requires that three buffer locations be available. Since there are six to begin, only 3 bytes can be stored externally; therefore, the maximum number of initialization bytes allowed would be 19.

Figures 4.45, 4.46, and 4.47 show a block diagram of a system that will handle data from the bus or network side of the board. The controller must be able to handle some of the link functions. In particular, it must be able to respond to clear text or cipher text on a real-time basis. It must synchronize data transfers between the DCP, the buffers and the host or network buses, and initialize the DCP. Data is most rapidly transferred in Direct Control Mode; however, the DCP must also be able to manipulate keys and Initial Vectors. This requires switching to Multiplexed Control Mode, as these functions are not supported in Direct Control Mode. It must also be able to set the DCP to ECB, CBC, or CFB encrypt or decrypt modes. Because the cipher text may inadvertently contain control characters, it must be deciphered before it is decoded or the system must be operated in Transparent Mode. In addition to the normal transmission characters, it is usually desirable to add a message number or date stamp to the front of the encrypted data and include the destination address.

The initialization time required would be at least 31 clocks x  $\emptyset.25$  microseconds/clock or 7.75 microseconds. This could be done during the clock time when the network is recovering from the previous transmission.





Figure 4.46. Bidirectional Interface, Receive Mode





The previous information has discussed the possibility of using the DCP in a link application in which only serial data is transferred between the host and network. We have found that the DCP can run at its maximum transfer rate by adjusting the initialization data and the amount of external buffering. We have also looked at some of the requirements for the controller in a secure network environment. We can conclude that the DCP may be used effectively in a link application at rates up to 14.2 MHz.



## APPENDIX A. Electronic Codebook (ECB) Test Data

#### $E-Key = D-Key = \emptyset 123456789ABCDEF$

#### Encryption:

Time	Plain Text	Cipher Text
1	4E6F772Ø69732Ø74	3FA4ØE8A984D4815
2	68652Ø74696B652Ø	6A271787AB8883F9
3	666F722Ø616C6C2Ø	893D51EC4B563B53

## Decryption:

Time	Cipher Text	Plain Text
1	3FA40E8A984D4815	4E6F772Ø69732Ø74
2	6A271787AB8883F9	68652Ø74696B652Ø
3	893D51EC4B563B53	666F722Ø616C6C2Ø

The plain text is the ASCII code for "Now is the Time for all..." These seven-bit characters are written in the hexadecimal notation (0,b6,b5,b4,b3,b2,b1,b0).

Appendix B

## APPENDIX B. Cipher Block Chaining (CBC) Test Data

E-Key = D-Key = Ø123456789ABCDEF IVE = IVD = Ø123456789ABCDEF

#### Encryption:

Time	Plain Text	Cipher Text
1	4E6F772Ø69732Ø74	E5C7CDDE872BF27C
2	68652Ø74696D652Ø	43E934008C389C0F
3	666F722Ø616C6C2Ø	683788499A7CØ5F6

## Decryption:

Time	Cipher Text	Plain Text
1	E5C7CDDE872BF27C	4E6F772Ø69732Ø74
2	43E934ØØ8C389CØF	68652Ø74696D652Ø
3	683788499A7CØ5F6	666F722Ø616C6C2Ø

The plain text is the ASCII code for "Now is the Time for all..." These seven-bit characters are written in the hexadecimal notation (0,b6,b5,b4,b3,b2,b1,b0). Appendix C

## APPENDIX C. Eight-bit Cipher Feedback (CFB) Test Data

E-Key = D-Key = Ø123456789ABCDEF IVE = IVD = Ø123456789ABCDEF

## Encryption:

Time	Plain Text	DES Input (IVE)	DES Output	Cipher Text
1	4 E	123456789ØABCDEF	BD661569AE874E25	4E+BD = F3
2	6F	3456789ØABCDEFF3	7Ø39546F9AØF633Ø	6F+7Ø = 1F
3	77	56789ØABCDEFF31F	AD1B78BØBB371BE7	77 + AD = DA

## Decryption:

Time	Cipher	Text	DES Input (IVD)	DES Output	Plain Text
1	F3		123456789ØABCDEF	BD661569AE874E25	$\overline{F3+BD} = 4E$
2	lF		3456789ØABCDEFF3	7Ø39546F9AØF633Ø	$1F+7\emptyset = 6F$
3	DA		56789ØABCDEFF31F	AD1B78BØBB371BE7	DA+AD = 77

The plain text is the ASCII code for "Now is the Time for all..." These seven-bit characters are written in the hexadecimal notation  $(\emptyset, b6, b5, b4, b3, b2, b1, b\emptyset)$ . The "+" represents the EXOR-function.

APPENDIX D. Certification by National Bureau of Standards

# National Bureau of Standards

# DATA ENCRYPTION STANDARD (DES) VALIDATION CERTIFICATE

The National Bureau of Standards has tested the encryption device identified as <u>AmZ8068 (also known as Am9518)</u> and manufactured by <u>Advanced Micro Devices, Inc.</u> in accordance with the specifications of the Data Encryption Standard (Federal Information Processing Standard 46) and in accordance with the procedures specified in NBS Special Publication 500-20.

Th	e device has passed the DES test	and in addition has passed a Monte Carlo test
that l	asted four million iterations. For	the Monte Carlo test the initial value of the key
was .	6B1038B367D980E5	and the initial value of the input
was _	073F292FB9BC2DDE	. The final value of the key
was .	B9234507D31A07AD	and the final value of the output was
was .	B599E74AF567496A	·

Devices bearing the same identification and manufactured to the same design specifications may be labeled as complying with the Data Encryption Standard. No reliability test has been performed and no warranty of the devices by the National Bureau of Standards is either expressed or implied.

28 Jan 1981

S. Jeffery, Director Center for Programming Science and Technology Institute for Computer Sciences and Technology

# National Bureau of Standards

## **DATA ENCRYPTION STANDARD (DES)** VALIDATION CERTIFICATE

The National Bureau of Standards has tested the encryption device identified as AM 9568 \_\_\_\_\_ and manufactured by Advanced Micro Devices Inc.\_\_\_\_\_ in accordance with the specifications of the Data Encryption Standard (Federal Information Processing Standard 46) and in accordance with the procedures specified in NBS Special Publication 500-20.

The device has passed the DES test and in addition has passed a Monte Carlo test that lasted four million iterations. For the Monte Carlo test the initial value of the key was 9DFE6DD3457A9DB9 \_\_\_\_\_ and the initial value of the input was <u>3F98477A85B300FD</u> \_\_\_\_\_. The final value of the key was FB8929CE83A2737C \_\_\_\_\_ and the final value of the output was was 404CB50060AE6C04

Devices bearing the same identification and manufactured to the same design specifications may be labeled as complying with the Data Encryption Standard. No reliability test has been performed and no warranty of the devices by the National Bureau of Standards is either expressed or implied.

February 28, 1984 Date

Mennie K. Branstad

Appendix D

```
*
        Am9568 Certification Program
                                                           2/22/84
#include <bdscio.h>
char buffer[BUFSIZ];
char file[12];
                                 /* initialize mode register of DCP */
mode(value)
int value;
ł
outp(0x80,0x06);
                                 /* address mode register */
outp(Øx81,value);
                                 /* ECB, master port only */
ł
                                 /* issue command "value" to the DCP */
command (value)
int value;
ł
outp(0x80,0x02);
                                 /* address command register */
                                 /* load command */
outp(Øx81,value);
ł
write block(text)
                                 /* write one block */
int text[];
£
int i;
                                 /* address data register */
outp(\emptyset x 8 \emptyset, \emptyset x \emptyset \emptyset);
                                 /* load 8 bytes */
for(i=0;i<=7;i++)
  outp(Øx81,text[i]);
}
read block(text)
                                 /* read a block */
int text[]:
int i;
outp(\emptyset x 8 \emptyset, \emptyset x \emptyset \emptyset);
                                 /* address data register */
                                 /* read 8 bytes */
for(i=0;i<=7;i++)</pre>
  text[i] = inp(\emptyset x 81);
ł
encrypt(clear,cipher)
                                 /* encrypt one block */
int clear[],cipher[];
ł
command (Øx41);
                                 /* start encryption */
write block(clear);
read block(cipher);
command (0xe0);
                                 /* stop */
ł
decrypt(cipher,clear)
                                     /* decrypt one block */
int clear[],cipher[];
£
command(\emptyset x 4 \emptyset);
                                     /* start decryption */
write block(cipher);
read block(clear);
```

```
Appendix D
command (ØxeØ);
                                   /* stop */
ł
key load(value,key)
                                   /* load 56-bit key into DCP */
int value,key[];
£
command (value);
write block(key);
ł
                                   /* write one line to the file */
show(n,text1,text2)
int n,text1[],text2[];
£
printf("This is pass %d\n",n);
",n,
        text1[0],text1[1],text1[2],text1[3],text1[4],text1[5],text1[6],
        text1[7]);
fprintf(buffer,"DATA(%4d) = %02x%02x%02x%02x%02x%02x%02x%02x\n",n,
        text2[0],text2[1],text2[2],text2[3],text2[4],text2[5],
        text2[6],text2[7]);
}
                                   /* print error message */
error(keys,rounds)
int keys, rounds;
fprintf(buffer,"Comparison error for keys = %d and rounds = %d\n",keys,round
exit();
ł
odd parity(text)
                                   /* generate odd parity of array */
int text[];
int i,j,n;
for(i=0;i<=7;i++)</pre>
   Ł
  n=text[i]&l;
  for(j=1;j<=7;j++) n=n^((text[i]>>j)&1);
   n=n^1;
   text[i]=text[i]^n;
   ł
}
main()
£
#define keys 400
#define rounds 10000
int i,j,ic,pln1[8],pln2[8],pln3[8];
strcpy(file,"CERT.DAT");
                                       /* define filename */
if(fcreat(file,buffer)==ERROR)
 printf("File already exists\n");
  exit();
fprintf(buffer,"AMD#2 Am9568 Certification Data:
                                                             Feb-23-84\n\n"
```

```
>de(Øx18);
ln1[0]=0x3f;pln1[1]=0x98;pln1[2]=0x47;pln1[3]=0x7a;
                                                                 /* init plain text */
lnl[4]=Øx85;plnl[5]=Øxb3;plnl[6]=ØxØØ;plnl[7]=Øxfd;
\ln 2[\emptyset] = \emptyset x 9 d; p \ln 2[1] = \emptyset x fe; p \ln 2[2] = \emptyset x 6 d; p \ln 2[3] = \emptyset x d3;
                                                                 /* init key */
ln2[4] = \emptyset x 45; pln2[5] = \emptyset x 7a; pln2[6] = \emptyset x 9d; pln2[7] = \emptyset x b9;
=Ø;
how(i,pln2,pln1);
or(i=1;i<=keys;i++)</pre>
                                         /* load encryption key */
  key load(Øx11,pln2);
  key load(Øx12,pln2);
                                          /* load decryption key */
  for(j=1;j<=rounds;j++)</pre>
      Ł
      encrypt(pln1,pln2);
                                          /* encrypt twice */
      encrypt(pln2,pln1);
                                          /* decrypt block to verify */
      decrypt(pln1,pln3);
                                          /* operation of DCP */
      for (ic=\emptyset; ic<=7; ic++)
         if(pln2[ic]!=pln3[ic]) error(i,j);
      }
  odd parity(pln2);
                                          /* modify new key for odd parity */
                                          /* load result into file */
  show(i,pln2,pln1);
  ł
utc(CPMEOF, buffer);
                                          /* put EOF mark into file */
                                          /* flush buffer to disk */
flush(buffer);
close(buffer);
                                          /* close file */
```

## Appendix D

AMD#2 Am9568 Certification Data:

Feb-23-84

KEY (	Ø)	=	9DFE6DD3457A9DB9	DATA (	Ø)	Ħ	3F98477A85B3ØØFD
KEY (	1)	=	51AD1391CDBF7AAD	DATA (	1)	=	1ØB447B6B53242C8
KEY(	2)	=	B9A2FB298AC18C67	DATA (	2)	=	8947274835DE2B1Ø
KEY (	3)	=	DA58EØ8A3B7CD9D9	DATA (	3)	=	FØ7774AØ985A1426
KEY (	4)	=	38B31Ø161CBCA2A8	DATA (	4)	=	45CC342BF898BØØA
KEY (	5)	=	6ECEF4756BDCF49D	DATA (	5)	=	F2B6375FABØ1839E
KEY (	6)	=	EA45B394683B9DFE	DATA (	6)	=	6AE3FEEBA7EBB8C9
KEY (	7)	=		DATA (	7)	=	852ACBF25D8A57AE
KEY (	8)	=	6D989415073DFE04	DATA (	8)	=	4B3586841CBCDC2D
KEY (	9)	=	1C6E9D4ABA37B35D	DATA (	9)	=	643B492C1ØE33EAB
KEY(	10)	×	C797618526CBC49B	DATA (	10)	=	9D17D98CDE6BEAEE
KEY (	11)		F4C42CCECDF2ADDC	DATA (	11)	=	DØ129CØ487D56EA3
KEY (	12)	=	43080157EFAE04B0	DATA (	12)	=	F37C3BEF5496184F
KEY (	13)	=	DF5EBFFB5E2Ø4C64	DATA (	13)	=	38B1D27307F5B1EA
KEY (	14)	=	32648F9BA8798A5B	DATA (	14)	=	73B27722687B44D3
KEY (	15)	=	B53145Ø719343454	DATA (	15)	=	88ØACED367B543B2
KEY (	16)	=	6B4CF27A68CBC8C1	DATA (	16)	=	3Ø9CB79ØØE3B61CØ
KEY (	17)	=	20C84C91F7344351	DATA (	17)	=	E22871C47Ø836511
KEY (	18)	=	7CØ2A79E2C7C38CE	DATA (	18)	=	A5ADC80285F43777
KEY (	19)	=	5876ØDA8A8E3BØ89	DATA (	19)	=	61693B23CA9AA67E
KEY(	20)	=		DATA (	20)	=	C1F946029706DC2D
KEY (	21)	=		DATA (	21)	=	4C33767B6E1A4E4C
KEY (	22)	=	626B85Ø431F8B58A	DATA (	22)	=	Ø3D98BØ9ØB9Ø1Ø63
KEY (	23)	=		DATA (	23)	=	855Ø4CF4Ø72BC45F
KEY(	24)	=	257FFB7ØCBADEØ94	DATA (	24)	=	ØC3DFEFBB364657F
KEY (	25)		C8F7Ø276DØ942AD6	DATA (	25)	=	CFØ14ADDDD418668
KEY (	26)	=		DATA (	26)	=	7BB8C2AØB4CD29ØØ
KEY (	27)	=	9829AB75DA5E94Ø1	DATA (	27)	=	B4A7D98CBØAEBC58
KEY(	28)	=		DATA (	28)	=	68028F9B1FDF151B
KEY (	29)	=		DATA (	29)	=	41A32DØ221E37265
KEY (	3ø)	=	6B1Ø38B367D98ØE5	DATA (	3Ø)	=	Ø73F292FB9BC2DDE
KEY (	31)	=	70496DCDEC155261	DATA (	31)	=	56FFA1Ø2DE7A2156
KEY (	32)	=	F48ØEØ38ØB94C45E	DATA (	32)	=	E48E2DØ8DA845585
KEY (	33)	=	4ØBF5BA1A264F237	DATA (	33)	=	1399742AØ91D7CØ6
KEY (	34)	=	5EDØ898A68BF455D	DATA (	34)	=	68FA2AØCCAAØ1464
KEY (	35)	=	4FC1BØBFDAØBE554	DATA (	35)	=	25D1F75FFDE14A93
KEY (	36)	=		DATA (	36)	=	5006CE31CC7BA3D9
KEY(	37)	=		DATA (	37)	=	87DBE71F4B35583F
KEY (	38)	=	DØBAF42A375DCDDØ	DATA (	38)	=	B4AE933196D3ØA59
KEY (	39)	=	Ø2EADACDA7A7Ø861	DATA (	39)	=	D9744656531Ø4Ø1E
KEY (	4Ø)	=	7Ø75D337EF345D15	DATA (	4Ø)	=	AB2164B792EØ66C4
KEY (	41)	=		DATA (	41)	=	DED9E8648ØE9BF55
KEY (	42)	=	45CE3D2ABA2Ø76EC	DATA (	42)	=	A3F26B7B3ØC86AC6
KEY (	43)	=		DATA (	43)	=	BABE64BC8B1EA6A9
KEY (	44)	=		DATA (	44)	=	FC596A1EACFD21B4
KEY (	45)	=	1A5DA26E6B3D4AA4	DATA (	45)	=	FØ7EB7D219C56CED
KEY (	46)	=	BØ7FF88A29ØB3BØ8	DATA (	46)	=	F62C61D5EE647AA3
KEY (	47)	=		DATA (	47)	=	CF99A25984AC6454
KEY (	48)	=		DATA (	48)	=	4BB53BC42CE91E5F
KEY (	49)	=		DATA (	49)	=	321646D5733BFD67
KEY (	5Ø)	=		DATA (	5Ø)	=	6F67FBC3A6A3EDF2
KEY(	51)	=		DATA (	51)	=	2E2965810068EEDB
KEY (	52)	=	BCADF4ØB94B52Ø4F	DATA (	52)	=	3BAEE2156AØB2CD5
	/				/		

KEY (	•	=	EC4929F42CØ24F62	DATA (	53)	=	ED6E45612F35Ø959
KEY (		=	B5D51A629B252CC8	DATA (	54)	=	AA76DD7DEBB374Ø2
KEY(	55)	=	Ø879731FØ47ØD6EC	DATA (	55)	=	355933E36FC8A565
KEY (	56)	=	4FDFEC267FFEBCD6	DATA (	56)	=	AFFE7C400A8651AD
KEY (	57)	=	68318A3D86649EE9	DATA (	57)	=	29CØ8984FD68F4C4
KEY (	58)	=	ØE1CØ4Ø875436BAB	DATA (	58)	=	CA5DED97C8ØC73FØ
KEY (	59)	=	9B58EC345DD62ØB3	DATA (	59)	=	71E883DEC86847Ø5
KEY (	6Ø)	=	2994E651ØE2ØE5E5	DATA (	6Ø)	=	C5BØF6CF2E5464AD
KEY (			75F49B25B3AEØDDA	DATA (	61)	=	
KEY (			CB31BC3DCB61F245	DATA (	62)	=	238CABABA586Ø6EA
KEY (	•		4A9D2A4C6B5B4AFD	DATA (	63)		C1730770A7FDC5C3
KEY (			BFBCD69898D32C8A	DATA (	64)	=	
KEY(	65)		83BAF27Ø26C745A1	DATA (	65)	=	
KEY(			6EEABF68EF683EF1	DATA (	66)		DA169E824285756D
KEY (	67)		4FBC5E7FE6Ø7E39E	DATA (	67)		3771FEC4F271325B
KEY (	68)		A8494C5E732CF17A	DATA (	68)	=	
KEY(			F8FDDF5E2F97DØ92	DATA (	69)	=	
KEY (	7Ø)		618F9132CB64ØBØ7	•			~
•	•			DATA (	70)	=	
KEY(			437C7C34B3FB4F61	DATA (	71)	=	
KEY(	72)		F2E6ØBBCB6AD2CB5	DATA (	72)		CB6F597AAC228AAF
KEY(	73)	=		DATA (	73)	=	AØCDB91B41FD8EF2
KEY (	74)		75BC3104ABA468AD	DATA (	74)	=	117BFØ6ØB11ABB12
KEY (	75)		A28Ø2554Ø77F832A	DATA (	75)		D3E825FF1BF6A175
KEY (			E9AllAE57CØ1CD83	DATA (	76)	=	84F534E6ØCC1CEB8
KEY (	77)		51B5DA7FEC389D6B	DATA (	77)	=	DE75D3ØEA5DEFØ75
KEY (	78)		52BØ976EC1B531ØE	DATA (	78)	=	6A185ØAØ98E24BØ8
KEY (	79)		37A42F3DF8C75B4A	DATA (	79)	=	338364AØ73CA6EF5
KEY (	8Ø)	=	2C89ØE89162C7515	DATA (	8Ø)		CE19B1FFD282C78D
KEY (	81)	=	C4C7Ø8ØBC115BØ43	DATA (	81)	=	1374CCDB7A167ACA
KEY (	82)	=	AD54ØDA8648394A7	DATA (	82)	=	C23572ØØ39454D1F
KEY(	83)	=	ØEB3D5A4AD1Ø6D92	DATA (	83)	=	EFE1Ø687C66Ø3191
KEY (	84)	=	6D325EB3C8526D73	DATA (	84)	Ħ	BE16A9316648E836
KEY (	85)	=	581932DAA74C29CB	DATA (	85)	=	A58B7Ø893D2E6B4A
KEY (	86)	=	C2DC8FC1EØ853E4A	DATA (	86)	=	62DAEE9BE5AB2C14
KEY (	87)	=	AE299BA1928Ø139B	DATA (	87)	=	E23ADE1A17B568F2
KEY (	88)	=	1576DC52EAEØA162	DATA (	88)	=	9AB844FC293A8A5A
KEY (	89)	=	94C2B568E5Ø18F13	DATA (	89)	=	4F1F2F7C183C8B7A
KEY (	9Ø)	=	761C7526254CFE4C	DATA (	9Ø)	=	F334F6BD1B282D61
KEY (	91)		83CD29DØFB9B2AC2	DATA (	91)	=	
KEY (	92)		58571A83CE791A3E	DATA (	92)		FA8279C2C91B5343
KEY (	•		6B3B3B3E7C973D91	DATA (	93)	=	9984E4E8EF4D6F5A
KEY (	94)		FE469BBCEF79136E	DATA (	94)	=	
KEY (	95)		264C5191C2A29EB3	DATA (	95)	=	
KEY (	96)		AD6BAED367BF614Ø	DATA (	96)	=	Ø162DBØA3Ø1Ø1D1D
KEY (	97)		43DC6B316E2F23Ø2	DATA (	97)		C3AE3D98BE39DFØE
KEY(	98)		BAE39423A16BAB13	DATA (	98)	=	
KEY (			573E267FØ48AF7DF	DATA (	99)		ElD9FA3ØCEC6DAlF
	100)		Ø1831AA71A4CØEØB	DATA (	100)		15F4898C2B414582
KEY(		=		DATA (	101)		
KEY(			AB6DC8FB3BBAØB13	•	•	=	
				DATA (	102)		E295882E9C608F5F
KEY(	-		58FE51327F6849D5	DATA (	103)		D331D15BFDE66AFØ
KEY(	•		F26152EC89A451D6	DATA (	104)		3C9B49A5DA25E4F1
KEY(	•	=		DATA (	105)		CE193A8372D2Ø59A
KEY(			F1ADB38AD6EAAEDØ	DATA (	106)		4B5CDE71DØ9C96F7
KEY (	107)	=	61EAC8191C61CBAD	DATA (	107)	=	6488ØB6D1Ø4BFAD6

KEY (	108)	=	E37F8A73FDABF41A	DATA (	108)	=	4AEF22ØC883CØB25
KEY (	109)	=		DATA (	109)	=	35Ø66Ø9DC298CD44
KEY (	110)	=	DF52E385B64AØ2FE	DATA (	11Ø)	=	45961A64255773F2
KEY(	111)	=	DF296DAE312976B6	DATA (	111)		D526CØB5899B3519
KEY (	112)	=	76Ø8DAD67F4Ø765E	DATA (	112)	=	DB833F7D802AF4FB
KEY(	113)	=	DAA4EØC4944ØF1EC	DATA (	113)	=	Ø3BD84A3A61B3C89
KEY (	114)	=		DATA (	114)	=	A7EE146CA8DDF1BB
KEY(	115)		23DØ94D31A571FAE	DATA (	115)		F1949D2CBECA891Ø
KEY (	116)	=	CDE6FB49CB7A9BDC	DATA (	115) 116)	=	E8696AØ82ED64BE9
KEY (	117)		DØ68627AØ17398AB		117)		5ACBFC953A6F5Ø64
•			4552676EØ426B9EØ	DATA (	•	=	
KEY(	118)	=		DATA (	118)		A3936766BE3C44E2
KEY(	119)	=		DATA (	119)		DA24F2ØA113845E4
KEY(	120)	=	5DFD2F9BF2ØD7A1A	DATA (	120)		BBFB892A1C97Ø5DC
KEY(	121)	=	948C3B91D362F7B6	DATA (	121)	=	987B5Ø8E5F9DAC22
KEY (	122)	=	54BAØ8ECB9AEDCEC	DATA (	122)	=	97C36AF7B114ØA15
KEY(	123)		4AF154A26E4Ø5783	DATA (	123)		49DBD96B3536Ø264
KEY (	124)	=		DATA (	124)	=	
KEY(	125)		Ø2A757F7615BAE31	DATA (	125)		2Ø8F2B28F47Ø32C3
KEY (	126)	=	627Ø7CD554453E54	DATA (	126)		72EA5B235Ø465ØF4
KEY (	127)	=	15C4A49BB3Ø82A85	DATA (	127)		BD8Ø9AD497E54A43
KEY (	128)		FB98A42AC7AE8FF7	DATA (	128)		B53ADD87458C17F4
KEY (	129)		B9DØCB49CB191F92	DATA (	129)	=	8B5C7A96CFEE4ØB5
КЕҮ (	130)	=	253B52455446A843	DATA (	13Ø)		1E77DFB27C7Ø4EEC
KEY (	131)	=	A2C175D5BØ6BF862	DATA (	131)	=	DFB52005F5CAF5EC
KEY (	132)	=	8F25FEAED62AC8D5	DATA (	132)	=	37382239ØC2E3BB9
KEY (	133)	=	75CDØ4E619346D43	DATA (	133)		C4416EF6236B4B71
KEY (	134)	=	7A624ØØD3E3E624A	DATA (	134)		CEØFB5A7B1Ø6B1E7
KEY(	135)	=	C7D93DA1342Ø4AA8	DATA (	135)		AØ748C7ØDAD49ADA
KEY (	136)	=	942F913DC7341Ø79	DATA (	136)	=	AFD66D112Ø36E8FA
KEY(	137)	=	DØ4C52Ø8F7B97632	DATA (	137)	=	D1464F19AA431C44
KEY (	138)	=	B61A31252CAE345D	DATA (	138)	=	49056658733A87AC
KEY(	139)	=	B9E55761Ø4Ø898CD	DATA (	139)	=	E45249DBBØ386669
KEY (	14Ø)	=	A48Ø13AE891CØEEC	DATA (	14Ø)	=	BC103391D32DC120
KEY (	141)	=	327C4C7A467358C7	DATA (	141)	=	9E57FF52B6D73862
KEY (	142)	=	4CBF491FABFB5131	DATA (	142)	=	114E1C6AB4FA348F
KEY(	143)	=	A467A71FE979BAF8	DATA (	143)	=	8AE7ØF2F3Ø6E7819
KEY (	144)	=	BØA7D661B5Ø4CDØ4	DATA (	144)	=	ØBEF21FBE4FDA9EC
KEY (	145)	=	8FØ74F624ØE59B97	DATA (	145)	=	448ACDB5725CD63E
KEY (	146)	=	8F15ECCDBC1FØD2Ø	DATA (	146)	=	B72E169Ø6Ø9E6ØØ9
KEY(	147)	=	DØØ18FCE343149A8	DATA (	147)	=	17AAD80F1207C524
KEY (	148)	=	8A754ØE345676D15	DATA (	148)	=	DA8DCB4D7DFE4FA2
KEY (	149)	=	CE624C34C185EA26	DATA (	149)	=	40870A18FB515AF3
KEY (	15Ø)	=	Ø4E63BBØ1C1C75C7	DATA (	15Ø)	=	89BF1DFE12E1A227
KEY (	151)	=	68833489151FØ15E	DATA (	151)	=	307A153565AD45BE
KEY (	152)	=	7552B3515775EAB5	DATA (	152)	=	BB53A4248831FC16
KEY (	153)	=	Ø1F4F8Ø149D6B957	DATA (	153)	=	9022A940C966CEED
KEY (		=	67294632675EEA5E	DATA (	154)	=	3D7E64DAC8ØEA48E
KEY (	155)	=	A23E92DFEFCE9DØB	DATA (	155)	=	3142CB1751A6Ø92D
KEY (			BFD3FE51C26823D3	DATA (	156)	=	Ø74789A18AØ36567
KEY(			B91AF73B5EDØ3416	DATA (	157)	=	69B4D4A5D1B4FA3B
KEY (	•	=	E985Ø4253B97C4EC	DATA (	158)	=	775AØE9F61F4DB47
KEY (		=	807AC8D958A1DCB3	DATA (		=	209E90BBC6F13F4E
KEY (		=	3245D9E349466489	DATA (	•		915592B2669DF526
KEY(		=		DATA (		=	2995DABØF349E12A
KEY (			940ED320151C45DA	DATA (	•	=	72CB2DF78A2F7FB3
	/			(	/		

KEY (			AD20B991C12FDF6E	DATA (	163)	=	421691BDE215Ø1A5
KEY (		=	DC708A3280163D2C	DATA (	164)	=	26EC847DØØE4B3CØ
KEY (	165)	=	D5A783A11586236B	DATA (	165)	=	7E8F28F6DC9A46E9
KEY (	166)	=	7A26ØED6A2F4E315	DATA (	166)	=	CE4CEFEE1CC54BE1
KEY (	167)	=	57577Ø9DA8155EA8	DATA (	167)	=	8F31AC9EB64EF458
KEY (	168)	=	CD7CA2F72C324FCD	DATA (	168)	=	2DCA8F7A7BØ76C23
KEY (	169)	=	Ø45D25FD2C5E2AØ2	DATA (	169)	=	1D923FDE7AABADDE
KEY (	170)		B39119A73D2C6B5E	DATA (	17Ø)	=	1E29F3Ø26E1AFFEB
KEY (	171)	=		DATA (	171)	=	ØD1927E668Ø22411
KEY (	172)		491F2CECEFB9BA52	DATA (	172)		484DF1EEC700CF8F
KEY(	•	=	5B681FØ457D6ØBDF	DATA (	173)	=	
KEY (	174)	=	67DAEC7F4C755726	DATA (	174)	=	3FB456D8CAB5FAA8
KEY(	· · · · ·	=	52BC25Ø7F88A5B43	DATA (	175	=	19A1813E2689Ø53Ø
KEY (	176)		F804BA79BA236710	•	•		8FA6ØED5D9539F9E
	177)			DATA ( DATA (	176)		2C3CØA6FBCAØ1B82
KEY(			E39162DØ79A47F8F	•	177)	=	
KEY (			19629E8Ø8FFBC22F	DATA (	178)	=	
KEY (	179)	=		DATA (	179)		ØØDA6E9C33F7EE88
KEY (	180)	=		DATA (	180)		B21A824B157C6Ø96
KEY (	181)	=	37Ø2928FØ47567DØ	DATA (	181)	=	
KEY (	182)	=		DATA (	182)		3F52ØF31C1E89337
KEY (		=	4613BFØD64BØØ77A	DATA (	183)		CECCE5FBB2ØD91B4
KEY (	184)	=	6DFB5849BØA8ECBC	DATA (	184)	=	CECE6ECØD1C4F636
KEY (	185)	=	Ø146CE32ØE46433B	DATA (	185)	=	ØECC8C2E93652446
KEY (	186)	=	26C8E5C194CEBAF1	DATA (	186)	=	991D5CØEBA481E1A
KEY (	187)	=	DF799234CB1FF1D5	DATA (	187)	=	9CA5E5CBA4E8A6B3
KEY (	188)	=	B316B64A5D9B3D32	DATA (	188)	=	A3ØB955D83E3Ø8B3
KEY (	189)	=	EØBAØBD62CAEDFAl	DATA (	189)	=	F51273B33D6BD2FE
KEY (	19Ø)	=	979D6E671C255BC4	DATA (	190)	=	1055F2917A2711E3
KEY (	191)	=	AD987ØAEC854Ø8ØE	DATA (	191)	=	2C9DØ9D281636347
KEY (	192)	=	EØ94A21CB6EØ6D46	DATA (	192)	=	688F251E2376AA24
KEY (			FD2A2C37AEC4FDE6	DATA (	193)	=	
KEY (	194)		2083F10870F1CEF7	DATA (	194)	=	68169137EAØ9DB32
KEY (	195)	=		DATA (	195)	=	ØE7B2ACE7E28D472
KEY (	196)	=		DATA (	196)	=	
KEY(	197)		4A62EC75A75D31BA	DATA (	197)		F8F9143392D1ØF1F
KEY(			A4B6DC26737ØEAØB	DATA (	198)	=	
	199)		2A7Ø8CBC9D43B64F	•			F52836C43A9D2EB3
KEY(	200)	=	34864AØ8DCCEØ7D6	DATA (	199)		728FF595A625C446
KEY (				DATA (	200)	=	
KEY(	201)	=	Ø7A834FB498F61C4	DATA (	201)	=	
KEY (	202)		E3ECC70101D60834	DATA (	202)		23ØF7857721131A2
KEY (	•	=		DATA (	203)	=	
KEY (	204)		E6E37CBFB3541AØB	DATA (	204)		FD673DB3D3B856AC
KEY (	205)	=	623BD39BØBE5D62C	DATA (	205)	=	1D98E73ØBB33EE98
KEY (	206)	=	799D796BDØØ443AE	DATA (	206)		7DFD7EABF5C3F24C
KEY (	207)	=	Ø8ØDCDØ7Ø446ADA4	DATA (	207)	=	BC1B6040AF158C43
KEY (		=		DATA (	208)	=	
	209)		3DEFCEADFEE9BØ7F			=	367DCF2C7FC6C854
-	210)		CEF15BØ77AE3EØFB	DATA (			36811A2B5B9B71C8
KEY (	211)		Ø252C8ØE2Ø347976	DATA (	211)		907F21B77D3C797B
KEY (	,	=	D6D9254F977529C4	DATA (			C3DFAØ6FØ77F8531
KEY (	213)	=		DATA (	213)	=	C31E2A8641E85A6A
KEY (	214)	=	23B6A891BF4C54C2	DATA (			582ØECC4D6A33176
KEY (	215)	• =	D9FBCBC791D66D73	DATA (	215)	=	62Ø653D59C1E3B3A
KEY (	216)	=	F27F381Ø491FØ273	DATA (	216)		1512912307D43B7D
KEY (	217)	=	5DB68AEA3723FDCE	DATA (	217)	=	7449877B128D6E68
•							

KEY (	218)	=	76C8F773D9E5FD9D	DATA (	218)	=	308DC9D55A207705
KEY (	219)	=	686DB57CCB79B5F8	DATA (	219)	=	19B32CBEBCE9223D
KEY (	•	=	2A7543385EEF49B5	DATA (	22Ø)	=	9374E66C4BED559D
KEY (	221)	=	9B6B4AØ292FB6E3B	DATA (	221)		CB18D8B36FØFA9ØØ
KEY (	222)		80750762E67613EA	DATA (	222)	=	57C32D3F732E5981
KEY(	223)		7954C8C19EDØC891	DATA (	223)	=	61B8FF52C66C1E5E
KEY(	223)		646EEØ2AE9AD4A75	DATA (	224)	=	
•			7F5429376407378A	•	•		
KEY(	225)			DATA (	225)	=	AØ26398B32227D7F
KEY(	226)		F491D93185EC4FFB	DATA (	226)	=	7E36C7184AAA8316
KEY (	227)		32BA1F8AØBCD9E92	DATA (	227)	=	Ø952Ø9BF4EEDE25B
KEY (	228)		2385A8Ø885831AD5	DATA (	228)		FC9CEF4EC9519AAD
KEY (			B929F7917516B54Ø	DATA (	229)	=	
KEY (	23Ø)		AEC4837AABAE19D6	DATA (	23Ø)	=	86BE9818D8D73595
KEY (	231)	=	DCFB8C1A20154916	DATA (	231)	=	72040AE5D007AD54
KEY (	232)	=	9E61D5383B2ØØ8EF	DATA (	232)	=	75ØEFEA52AD57666
KEY(	233)	=	9D89BAE376FBA7D3	DATA (	233)	=	8ØB27F285ØC114CØ
KEY (	234)	=	EØ236E1AA1EFD9ØD	DATA (	234)	=	C5696D324621A59C
KEY (	235)	=	319B4334A229198A	DATA (	235)	=	9A69B18E9C79EA91
KEY (	236)	=	FDFE7AF2D36E683E	DATA (	236)	=	DFC23F2C37A23F42
KEY (	237)	=		DATA (	237)	=	Ø6Ø76B9E2FE26FB3
KEY(	238)		F41ØF1B32Ø583425	DATA (	238)		ACEABD6AØF45ED8D
KEY(		=		DATA (	239)	=	765AØ45DBB8D7CA1
KEY (	24Ø)		405DD33D94252A5D	DATA (	240)		F4B9AØFD827BD835
KEY(	240)	=	73DØBC8979E59132	DATA (	241)		473A2ECD2361EBD4
•				•			94864ECC36512772
KEY(	242)	=	2A986E91E9C16E61	DATA (	242)		
KEY(	243)	=		DATA (	243)		DFE254163E4A8A3B
KEY (			52572F854C348CEF	DATA (	244)	=	
KEY(	245)		5BADC7C2854613EC	DATA (	245)		87284Ø5B82AØ2D7E
KEY(	246)		253B1Ø64F4EF9BB6	DATA (	246)	=	
KEY(	247)		A72AB6D63D922F91	DATA (	247)		E329179E3DEAD31B
KEY (	248)		CE9467CE1CEØF44F	DATA (	248)	- =	478471F4702103D2
KEY (	249)		AEDFØ19125CE3852	DATA (	249)	=	
KEY (	25Ø)	=	D364D9D5587C3794	DATA (	25Ø)		DBØ1C717A6ABCØC8
KEY (	251)	=	209E8CD91C94AEC2	DATA (	251)	=	1D8681515Ø4AB4C5
KEY (	252)		DFB3BCBAF4C852C2	DATA (	252)	=	1C2DC142E6Ø1ØD7D
KEY (	253)	=	C1B97A62F489DØ7F	DATA (	253)	=	255FC314E71796BB
KEY (	254)	=	851615073D1FDCCE	DATA (	254)	=	AB8A3EF5Ø853B151
KEY(	255)	=	B552AB8Ø25B552A7	DATA (	255)	=	Aldfda861df8100f
KEY (	256)	=	94949B86B5E9158Ø	DATA (	256)	=	3DØ8892CC1E63497
KEY (	257)	=	D9E3CB1589FBA889	DATA (	257)	=	7CFEØ497DB753ØC4
KEY (	258)	=	FD58D5A7586D32EC	DATA (	258 <sup>)</sup>	=	E72618471516ØE4D
KEY (	259)		2C491A4F6857BØC4	DATA (	259)	=	
KEY (	26Ø)		Ø42A4C54F183E319	DATA (	260)		3D636C1CDDDFF9Ø4
KEY (	261)	=		DATA (	261)	=	9A1B2B8B49A5192D
KEY (	262)		942937D68F7C9813	DATA (	262)	=	Ø2AE62E5DDA6523C
KEY(	263)		585D64E5A41634DØ	DATA (	263)		4A1DØ947EFFE29F6
•	264)			•	264)		
KEY( KEY(	265)		D9C49B1FØ21361A1 Ø16B8A61EADØF22Ø	DATA ( DATA (	265)	=	DD3ØD58F355EF42C E3Ø452ØCCA141EE6
•		=		•		=	48E7Ø8E362CF23A6
KEY(	266)	=	4F75Ø75EFB83629E	DATA (	266)	=	
KEY(	267)		918AA4E6CD85514A	DATA (	267)	=	
KEY(	268)		45468AE6ABBØØDØ2	DATA (	268)	=	1EB842800BC665EB
KEY(	•	=	4FAE9EC16DDF5891	DATA (	269)	=	167CØ43457448E6C
KEY(	270)		C26E6B43A792B385	DATA (	270)		BE247ØA9A3DAD69B
KEY(	•	=	F82397AB3473C2C4	DATA (		=	6336E6EE66BØØ642
KEY (	272)	=	EA94EFØ4169BA76E	DATA (	272)	=	77B4C9B7A8187F59


KEV (	2721	_	7396011005002284	D3 00 7 /	2725	_	(20020000000000000000000000000000000000
KEY(	273)	=	7A86C11ØB5CD23F4	DATA (	273)	=	62093068EBBAD9DC
KEY(	274)		FE43FD7C8ØA43731	DATA (	274)	=	B695948CB58FDB34
KEY (	275)	=	CD7CBFØEA4C21ØCE	DATA (	275)	=	5746E1ØBEØØ3BØC6
KEY (	276)	=	3EE6Ø479D575Ø86B	DATA (	276)		BC351F7FDF599619
KEY (	277)	-	7C52Ø4FEBØFBØ71Ø	DATA (	277)		5A4AAD9EØC7Ø5137
KEY (	278)	=	5E8F155BA8A2ABC1	DATA (	278)	=	E532862BE2C932Ø7
KEY (	279)	=	BA921ØE3E96186CB	DATA (	279)	. =	9F7E8DF79E5ABBC6
KEY (	28Ø)	=	67A1F47CC83B1CA1	DATA (	28Ø)	=	6762FD1C198DDØ7Ø
KEY (	281)	=	23624983DCFD85CB	DATA (	281)	=	8AC7FEB112D2C89B
KEY (	282)	=	49A2A8373D10C446	DATA (	282)	=	E55634ØD26Ø7D221
KEY (	283)	=	31CB94Ø7F1C8A8E3	DATA (	283)	=	79F3121E1C57CØBF
KEY (	284)	=	37B35B163D158A73	DATA (	284)	=	ØB68E7F2DC6Ø937F
KEY (	285)	=	989DE69BCD73E6C7	DATA (	285)	=	DØF7E382E3427329
KEY (	286)	=	9E3EE3372A138A97	DATA (	286)	=	5B8Ø94D8A6EB8364
KEY (	287)	=	4F1007C145F4CBF1	DATA (	287)	=	BA215A97B5A24FD3
KEY (	288)	=	FE2957B56E2A57C7	DATA (	288)	=	6EØ7F51B761D848F
KEY (	289)	=	DAB976BØEAADC7A1	DATA (	289)	=	10020DD698EFCB1D
KEY (	290)		EC37EAF89B611C92	DATA (	29Ø)	=	D86CAEC881F8Ø58D
KEY (	291)	=		DATA (	291)	=	
KEY (	292)		1626167FE39BEA4Ø	DATA (	292)	=	7D4C4B3DA933E9F7
KEY(	293)	=		DATA (	293)	=	
KEY (	294)	=	26BADØAD864994AE	DATA (	294)		4DCFA7997190511A
KEY(	295)		C7E985754A83FB1C	DATA (	295)		27A65E1556FAD8AD
KEY (	296)	=	1F51914ØFBEF8AF7	DATA (	296)		91798BBD3428F192
KEY(	290)		6E7Ø86CBBCA19829	DATA (	290)		29BE686B78E19D13
KEY(	298)		155BEA1576Ø4Ø74F	DATA (	298)		A375D2077A40E52C
KEY(	298)			•			E165E74B6ØE9DØF1
•	•		E99E5897F149C485	DATA (	299)		
KEY(	300)		E9D5A8DF689B9DØD	DATA (	300)		E57B95BC18A6A114
KEY (	301)		DFF1084034794945	DATA (	301)	=	
KEY (	302)		BABABØ6B2F2986E3	DATA (	302)		3DBF573A41565ØEA
KEY (	3Ø3)	=		DATA (	3Ø3)	=	
KEY (	304)		AD541F3232F4079B	DATA (	304)		C3F1B9Ø3EAE22BE4
KEY (	305)	=	9DFE29E51F43ØE83	DATA (	305)		EBF5D593EØDEE457
KEY (	306)	=	73EF2A856DB5BA5D	DATA (	306)		Ø8EFCCDD78EBC1D6
KEY (	3Ø7)	=	DFA423E3B91CA4A4	DATA (	307)		22EE7DA4A47D14C4
KEY (	3Ø8)	=		DATA (	3Ø8)	=	F19417EEF55773Ø1
KEY (	3Ø9)	=	7938DØ76158673CB	DATA (	3Ø9)	=	A3E3B4D7FCBCCA7A
KEY (	31Ø)	=	D6CBDA5EADBFBØ25	DATA (	31Ø)	=	D8C6A163C3F8632C
KEY (	311)	=	CDF43B51ADDØ43D3	DATA (	311)	=	88D6ØBA668F84A9D
KEY (	312)	=	7AØ2DØ1CE6132A58	DATA (	312)	=	7DEØD6Ø2441ØFØ97
KEY(	313)	=		DATA (	313)	=	
KEY (	314)	=	E62634F8D58992A7	DATA (	314)	=	D8567ØØCØ97776Ø5
KEY(	315)	=	DCE6EC32DC31ADA8	DATA (	315)	=	AADFØ7DC34AEA3F2
KEY (	316)	=	1C8ØCB681A26CD6B	DATA (	316)	=	519F2143BD45325D
KEY(	317)	=	29D67FC7988568Ø4	DATA (	317)	=	284A2756FØ5D6EBE
KEY (	318)	=	FE7A1A3298A13DEA	DATA (	318)	=	C4E646E854335698
KEY (			9768C71ACBC72FA8		319)		35C4C39ØF46BCA9A
KEY (			A137A8F77ØFD76A8	DATA (			EE1418955988B4BD
KEY(	321)		4Ø1A1551CD854383	DATA (	321)		F297A55BØ6BDEC57
KEY (	322)		865E7CEF2ADC6BBC	DATA (			BAB2CAAB7FØFD816
KEY (			8FBØ5D3226Ø2F1B9	DATA (			E67B466382ØB3D8A
KEY(	-		575E76A11CAD254C	DATA (			FCF121962D2EEE6C
KEY (			C22FEA1ABC85B6ØD	DATA (			4A7951D248A8BCD1
KEY (	326)		B6E5B5FD8Ø46Ø746	DATA (	326)		E51BØ8274D8A66A8
KEY (			6E157AB62FØ8166E	•			2A5463F7DE58FB3B
	,			(	/		


Appendix D


KEY (	328)	=	6152A743B5CE7337	DATA (	328)	=	CA274ØCEAB9FD243
KEY (		=	38971FD3645DEA97	DATA (	329)	=	3E12F4ØF53FD97A8
KEY (	330)		5E971A5D75B5D6FE	DATA (	330)		3314157B27FE886C
	331)	=	58F4511AA1DC529D	DATA (	331)		C45DA83F3867FCA2
KEY(	332)		9B455DDCC1458C4Ø	DATA (	332)	=	
KEY(	333)		BF83A2642A9EBABC	DATA (	333)		BAD9B8A6D2646632
KEY (			C883F2A7A8DAB6Ø4	DATA (	334)		7379DØ6752FCD161
KEY(	335)	=	1CD34C626BC7C2AB	DATA (	335)	=	223E612E8F7CFØ9F
KEY (	336)	=	75B51C3BE5C85B7C	DATA (	336)	=	ØC166A5CB8C21CØC
-	337)	=		DATA (	337)	=	FED19F785A5B46A6
KEY (	338)		46BCFEEAFB54A48Ø	DATA (	338)		A8FF82164ØBA1A27
•	339)		6D196473F2Ø18A97	DATA (	339)	=	
KEY(	34Ø)		91C78C8Ø7915FE5B	DATA (	34Ø)		B476D87AC727F69B
KEY(	341)		832698F876D9A167	DATA (	341)		FCCØD2C25D746947
KEY(	342)		38D96B13B9CDBAA2	DATA (	342)		D6FAF1F46C33C51C
•	343)		4C86625289Ø74C1C	DATA (	343)		49C1169172F9B9C8
KEY(	344)		62A1FB2AØ816ØDBC	DATA (	344)		B2F1A13FF25BBAØ5
KEY(	345)		DC9ECBAE10466779	DATA (	345)		3EDDFB3EØFF3D34E
	346)		92F8B573BØA825BF	DATA (	346)		78EA7688E6C4D128
KEY(	347)		73E579737AØ1E58Ø	DATA (	347)		605EF6CAD8EE2C06
•	348)		Ø1BA6176Ø8921345	DATA (	348)		95D2Ø39A13D2E688
•	349)	=		DATA (	349)		Ø29FE7ADA291A861
KEY(	35Ø)		FE400BB3AB5EBFD5	DATA (	35Ø)		6B6B7FA8Ø4AB62C6
•	351)	=		DATA (	351)		CBD52B393DØ4A27A
KEY (	352)		6D2F4FBCE98Ø544Ø	DATA (	352)		3D79EF2EBB226654
KEY(	353)		DFBØ3BAEØ4295EF4	DATA (	353)	=	
•	354)		A467Ø7DFF285B3FD	DATA (	354)		146FAECE771FØEEE
KEY(	355)		16EAE3686B9EA238	DATA (	355)		4B6F2954Ø693E99D
KEY(		=		DATA (	356)		8782BØ9EFØ9767D3
•	357)		7532BCCB3EØE9E13	DATA (	357)		D978892BØ4C8Ø3BA
•	358)	=		DATA (	358)		D783A15F95F6ØCE4
KEY(	359)	=		DATA (	359)		47B6D56768E56CC8
KEY(	36Ø)	=	4F91CE625DA10792	DATA (	36Ø)		2B9A3E9645E4AF1E
KEY (	361)	=		DATA (	361)		Ø5ØE7ØØ748723FEA
KEY (	362)	=	648AE5BØ8F86Ø8Ø4	DATA (	362)		E94825AA1605A1AC
KEY (	363)		Ø283C4DF1A57BAA7	DATA (	363)		AB71BA67Ø5Ø9EØBC
KEY (	364)		D943757CFE1AA445	DATA (	364)		CE8AA4C3D363BFF1
KEY (	365)		Clab58EØlaEF7Ø89	DATA (	365)	=	
KEY (	366)		7338DØ1A9DØD7562	DATA (	366)		7FØ1ØD3D11C13AØ8
KEY (	367)		83C8Ø41CEØ2ØA8E5	DATA (	367)		E98CBE8D367D36F7
KEY (	368)		9115F889F2BFEØBA	DATA (	368)		E36DD26D12D27FCC
KEY (	369)	=	571CØ1436E68CD29	DATA (	369)	=	62EDA377B9DA2589
KEY (	37Ø)	=	43437C3197ØE1AF1	DATA (	37Ø)	=	9ØE5CFC245A878DE
KEY (	371)	=	92C1AE4326314A6E	DATA (	371)	=	294FF4Ø5C824665B
KEY (	372)	=	F4894629A4ØDBCFB	DATA (	372)	=	9F4EB55EC8F3F3ØA
KEY (	373)	=	A4C8FDF298F4382A	DATA (	373)	=	A44BC9D454418FAE
KEY (	374)	=	6E5231EA7CA2ØBC2	DATA (	•	=	ØA93CE7BCFBC8455
KEY (		=	757613E99BDC5BAD	DATA (		=	B7523D8B2FEF331A
KEY (	376)	=	Ø8ØD75944A86A876	DATA (		=	Ø2F44Ø3D86D5ADD1
KEY (		=	4CBFC42A6BØ26EA7	DATA (	377)	=	3F11954EC2848277
KEY (	378)	=	5143AEØ73D8ADCB5	DATA (		=	AØ1A1A977EAAA1Ø9
KEY (	379)	=	86EØØE1543108A49	DATA (	379)	=	
KEY (		=	E53ED9C2B631C7ØB	DATA (		=	D98449A36BCØ4DB4
KEY (		=	7FD61F3B1070A1D5	DATA (	381)	=	
KEY (	382)	=	2F98B5924364978A	DATA (	382)	=	BBA514DD4D189133

KEY(	383)	=	2A6DD3F7BAB69186	DATA (	383)	=	50F0A4849AE82024
KEY(	384)		4954BAF85489AB8A	DATA (	384)		449016A145CA83BE
KEY(	385)		CE98ØEAD1513947A	DATA (	385)		9EØ4BØ63661AD974
	•			•	•		
KEY (	386)	=	6258FB15F83D9868	DATA (	386)	=	1030770076332729
KEY(	387)	=	B5A86D2585F8492A	DATA (	387)	=	22161BAØ3E988Ø1D
KEY (	388)	=	8AFB299EADB6526E	DATA (	388)	=	8A3BC96A9163DA27
KEY(	389)	=	B9494683F1518FB5	DATA (	389)	=	792E72347FA526CC
KEY (	39Ø)	=	4A265ECBØ41CD383	DATA (	39Ø)	=	7AEFB5211B4ØA2Ø8
KEY (	391)	=	83EF834998C49D6B	DATA (	391)	=	DBF8ØF3Ø8DE9BØ48
KEY (	392)	=	AlF213989B76E976	DATA (	392)	=	6AØ82DFCCDDFEEE3
KEY(	393)	Ξ	FB38D6ØE54Ø1CBA4	DATA (	393)	=	ØCE92FD8EC4ØEF4D
KEY (	394)	=	6468BAFDEAB5E989	DATA (	394)	=	21CBA8759C1CCAØ5
KEY(	395)	=	DØCB8538F49D9E9D	DATA (	395)	=	2138A4F6C1Ø6E236
KEY (	396)	=	C74989A831D6B69B	DATA (	396)	=	98C45E19F6D6FF31
KEY (	397)	=	E6F8CEC8DØC7F12F	DATA (	397)	=	5CDBØA695686139E
KEY (	398)	=	B361FE8ØØD623B3E	DATA (	398)	=	Ø6EØD9924B7Ø6ØDD
KEY(	399)	=	Ø45B6758A89B5732	DATA (	399)	=	648920D62CC02BFF
KEY (	400)	=	FB8929CE83A2737C	DATA (	400)	=	404CB50060AE6C04


## APPENDIX E. Timing Diagrams








Appendix E



MASTER (SLAVE) PORT READ/WRITE



AUXILIARY-PORT KEY ENTRY

#### Appendix F

#### APPENDIX F. Literature

(1) Federal Information Processing Standards Publication 81 DES MODES OF OPERATION

> Standards Information Office Institute for Computer Sciences and Technology National Bureau of Standards Washington, D.C. 20234

(2) NBS Special Publication 500-20 VALIDATING THE CORRECTNESS OF HARDWARE IMPLEMENTATIONS OF THE NBS DATA ENCRYPTION STANDARD

> National Bureau of Standards U. S. Department of Commerce Washington, D.C. 20234

(3) Federal Information Processing Standards Publication 46 DATA ENCRYPTION STANDARD

National Bureau of Standards

(4) Product Specifications: 8086/8086-1/8086-2

AmZ8068 Am9518 Am9568 AMD 20-Pin PAL Family

Advanced Micro Devices, Inc. 901 Thompson Place Sunnyvale, CA 94086

(5) iSBX BUS SPECIFICATION Manual Order Number: 142686-ØØ2

> INTEL Corporation 3065 Bowers Avenue Santa Clara, CA 95051



ADVANCED MICRO DEVICES, INC. 901 Thompson Place P.O. Box 3453 Sunnyvale, California 94088 (408) 732-2400 TWX: 910-339-9280 TELEX: 34-6306 TOLL FREE (800) 538-8450