
@HITACHI







8-BIT SINGLE-CHIP MICROCOMPUTER DATABOOK



When using this manual, the reader should keep the following in mind:

- 1. This manual may, wholly or partially, be subject to change without notice.
- 2. All rights reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this manual without Hitachi's permission.
- Hitachi will not be responsible for any damage to the user that may result from accidents or any other reasons during operation of his unit according to this manual.
- 4. This manual neither ensures the enforcement of any industrial properties or other rights, nor sanctions the enforcement right thereof.

INDEX

	GENERAL INFO	RMATION	
		Guide	7
	Introduction of	Packages	
	Ouality Assurant	ce	25
	Reliability Test	Data	23
	Design Procedy	re and Support Tools for 8-bit Single-chip Microcomputers	26
		James output to the output of	30
•	DATA SHEETS		
	HD6801S0	Microcomputer Unit (NMOS)	41
	HD6801S5	Microcomputer Unit (NMOS)	41
	HD6801V0	Microcomputer Unit (NMOS)	75
	HD6801V5	Microcomputer Unit (NMOS)	75
	HD6803	Micro Processing Unit (NMOS)	109
	HD6803-1	Micro Processing Unit (NMOS)	ıΛο
	HD6805S1	Microcomputer Unit (NMOS)	136
	HD6805S6	Microcomputer Unit (NMOS)	156
	HD6805U1	Microcomputer Unit (NMOS)	176
	HD6805V1	Microcomputer Unit (NMOS)	197
	HD6805T2	Microcomputer Unit (NMOS)	218
	HD6805W1	Microcomputer Unit (NMOS) 2	219
	HD6301V1	Microcomputer Unit (CMOS)24	247
	HD63A01V1	Microcomputer Unit (CMOS)	247
	HD63B01V1	Microcomputer Unit (CMOS)	247
	HD6301X0	Microcomputer Unit (CMOS)	284
	HD63A01X0	Microcomputer Unit (CMOS)	
	HD63B01X0	Microcomputer Unit (CMOS)	284
	HD6301Y0	Microcomputer Unit (CMOS)	
	HD63A01Y0	Microcomputer Unit (CMOS)	321
	HD63B01Y0	Microcomputer Unit (CMOS)	321
	HD6303R	Micro Processing Unit (CMOS)	323
	HD63A03R	Micro Processing Unit (CMOS)	323
	HD63B03R	Micro Processing Unit (CMOS)	
	HD6303X	Micro Processing Unit (CMOS)	353
	HD63A03X	Micro Processing Unit (CMOS)	
	HD63B03X	Micro Processing Unit (CMOS)	353
	HD6303Y	Micro Processing Unit (CMOS)	388
	HD63A03Y	Micro Processing Unit (CMOS)	388
	HD63B03Y	Micro Processing Unit (CMOS)	388
	HD6305U0	Microcomputer Unit (CMOS)	391
	HD63A05U0	Microcomputer Unit (CMOS)	391
	HD63B05U0	Microcomputer Unit (CMOS)	391
	HD6305V0	Microcomputer Unit (CMOS)	393
	HD63A05V0	Microcomputer Unit (CMOS)	393
	HD63B05V0	Microcomputer Unit (CMOS)	393
	HD6305X0	Microcomputer Unit (CMOS)	395
	HD63A05X0	Microcomputer Unit (CMOS)	395
	HD63B05X0	Microcomputer Unit (CMOS)	395
	HD6305X1	Microcomputer Unit (CMOS)	122
	HD63A05X1	Microcomputer Unit (CMOS)	
	HD63B05X1	Microcomputer Unit (CMOS)	
	HD6305X2	Microcomputer Unit (CMOS)	
	HD63A05X2	Microcomputer Unit (CMOS)	
	HD63B05X2	Microcomputer Unit (CMOS)	477



HD6305Y0	Microcomputer Unit (CMOS)
HD63A05Y0	Microcomputer Unit (CMOS)
HD63B05Y0	Microcomputer Unit (CMOS)
HD6305Y1	Microcomputer Unit (CMOS)
HD63A05Y1	Microcomputer Unit (CMOS)
HD63B05Y1	Microcomputer Unit (CMOS)
HD6305Y2	Microcomputer Unit (CMOS)
HD63A05Y2	Microcomputer Unit (CMOS)
HD63B05Y2	Microcomputer Unit (CMOS)
HD63L05F1	Microcomputer Unit (CMOS)
HD63L05E0	Evaluation Chip for HD63L05F1 (CMOS)
HD68P01V07	Microcomputer Unit (NMOS)
HD68P01V07-1	Microcomputer Unit (NMOS)
HD68P01M0	Microcomputer Unit (NMOS)
HD68P01M0-1	Microcomputer Unit (NMOS)
HD68P05V07	Microcomputer Unit (NMOS)
HD68P05W0	Microcomputer Unit (NMOS)
HD63P01M1	Microcomputer Unit (CMOS)
HD63PA01M1	Microcomputer Unit (CMOS)
HD63PB01M1	Microcomputer Unit (CMOS)
HD63P05Y0	Microcomputer Unit (CMOS)
HD63PA05Y0	Microcomputer Unit (CMOS)
HD63PB05Y0	Microcomputer Unit (CMOS)
HD63701X0	Microcomputer Unit (CMOS) 677
	I OF RELATED DEVICES
• 8/16-bit Multi	-chip Microcomputers
	ip Microcomputer HMCS400 Series
 4-bit Single-chi 	ip Microcomputer HMCS40 Series
 LCD Driver Se 	ries
 IC Memories 	
 Gate Array . 	
 LSI for Speech 	Synthesizer System
	Combo LSI
■ HITACHI SA	ALES OFFICE LOCATIONS692



GENERAL INFORMATION

- Quick Reference Guide
- Introduction of Packages
- Quality Assurance
- Reliability Test Data
- Design Procedure and Support Tools for 8-bit Single-chip Microcomputers

QUICK REFERENCE GUIDE

■ NMOS 8-BIT SINGLE-CHIP MICROCOMPUTER HD6801 SERIES

	Type No.		HD6801S0 HD6801S5	HD6801V0 HD6801V5	HD6803 HD6803-1		
	Bus Timing (M	lHz)	1.0/1.25	1.0/1.25	1.0/1.25		
LSI	Supply Voltag	Supply Voltage (V)		5.0	5.0		
Characteristics	Operating Ten	nperature * (°C)	0~+70	0 ~+70	0~+70		
	Package †		DP-40	DP-40	DP-40		
	Memory	ROM (k byte)	2	4	_		
	Wellioty	RAM (byte)	128	128	128		
	I/O Port		29	29	13		
	Interrupt	External	2	2	2		
		Soft	1	1	1		
	- manape	Timer	3	3	3		
Functions	ns	Serial	1	1	1		
	Timer		Free running counter 16-bit x 1 Output compare register 16-bit x 1 Input capture register 16-bit x 1				
	SCI		Full double	e step-stop type			
	External Mem	External Memory Expansion		Address/data non-multiple mode (256 bytes) Address/data multiple mode (65k bytes)			
	Clock Pulse G	enerator	Built	t-in (External clock use	able)		
	Built-in RAM Holding			Yes (64 bytes)	-		
EPROM on the Pa	EPROM on the Package Type**		HD68P01V07 HD68P01V07-1	HD68P01V07 HD68P01V07-1	-		
Compatibility					MC6803 MC6803-1		

^{*} Wide Temperature Range (-40 \sim +85 $^{\circ}$ C) version is available.

^{**} HD68P01M0 useable.

[†] DP; Plastic DIP

■ NMOS 8-BIT SINGLE-CHIP MICROCOMPUTER HD6805 SERIES

	Type No.		HD68	0551	HD68	05S6*	HD68	0501	
	Clock Frequer	ncy (MHz)	1.0)	1	.0	1.	0	
LSI	Supply Voltage	ge (V)	5.2	5.25		25	5.25		
Characteristics	Operating Ten	nperature *** (°C)	0~-	-70	0~+70		0 ~ +70		
	Package [†]		DP-	28	DP	DP-28		DP-40	
	Memory	ROM (k byte)	1.		1	.8	2	?	
	Wiemory	RAM (byte)	64		6	4	9	6	
		I/O Port		20		20		24	
	I/O. Port	Input Port	20	_	20	_	32	8	
		Output Port	1 [_		_	
		Nesting	6		(3	6	3	
		External	1			1	1		
	Interrupt	Soft	1			1	1		
		Timer	1		1 –		1		
		Serial	_				_		
Functions	Timer					8-bit timer Event cour		orescaler	
Functions	Timer							orescaler	
Functions	Timer		_		•				
Functions		enerator	-		-	Event cour	nter		
Functions	SCI Clock Pulse G	enerator Automatic Reset (LVI)	Ye	s	•	Event cour	nter	-	
Functions	SCI Clock Pulse G	Automatic Reset (LVI)			• • •	Event cour Resistor Crystal	nter _	- - - - -	
Functions	SCI Clock Pulse G Low-voltage A Self-check Mo	Automatic Reset (LVI)	Ye		• • • Y	Event cour Resistor Crystal	nter -	- - - - -	
Functions	SCI Clock Pulse G Low-voltage A Self-check Mo	Automatic Reset (LVI) de ory Expansion	Ye		• • • Y	Resistor Crystal es	nter -	- - - - -	
Functions EPROM on the P	SCI Clock Pulse G Low-voltage A Self-check Mo External Mem Other Feature	Automatic Reset (LVI) de ory Expansion	Ye		• • • Y	Resistor Crystal es	nter -	es able	

^{*} Preliminary ** Under development



^{****} Wide Temperature Range (-40 \sim +85 $^{\circ}$ C) version is available. † DP; Plastic DIP

HD68	HD6805V1		05T2**	HD6805W1*	
1.	0	1.	.0	1.	0
5.2	25	5.3	25	5.25	
0~	+70	0 ~ +70		0 ~ +70	
DP	-40	DP	-28	DP-	40
	1	2	.5	4	
9	6	6	4	9	6
	24		19		23
32	8	19		29	6
					_
- 6	3		3	1:	2
1	l	ļ	1	2	<u> </u>
1			1	1	
1			1	4	·
	-	_			
				 8-bit t with 7 presca Event 8-bit compa 	-bit ler counter
_	-		-	-	-
		• Cry	stal		
Y	es	Y	es	Ye	 es
Avai	lable	Avai	lable	Avail	able
_	-	-	_	-	
		PLL logi for RF synthesia		8 byte	nel il onverter
HD68P	05V07	_	_	HD68P05W0*	
_	-	MC68	05T2	_	-

■ CMOS 8-BIT SINGLE-CHIP MICROCOMPUTER HD6301 SERIES

	Type No.		HD630 HD63A HD63B	01V1	HD6301 HD63A0 HD63B0	1X0	
	Bus Timing (M	ИНz)	1.5 (HE	1.0 (HD6301V1) 1.5 (HD63A01V1) 2.0 (HD63B01V1)		1.0 (HD6301X0) 1.5 (HD63A01X0) 2.0 (HD63B01X0)	
LSI Characteristics	Supply Volta	ge (V)		5.0	5	.0	
	Operating Ter	mperature *** (°C)	0~	+70	0~+	-70	
	Package †		DP-40,	FP-54, CG-40	DP-64S,	FP-80	
	Memory	ROM (k byte)		4	4		
	Wichiory	RAM (byte)	1:	28	19:	2	
		I/O Port		29		24	
	I/O Port	Input Port	29	_	53	8	
		Output Port		_	1 [21	
	Interrupt	External		2		3	
		Soft		2		2	
		Timer		3		4	
Functions	1	Serial		1		1	
	Timer	Timer		it x 1 counter x 1 are register x 1 e register x1	16-bit x 1 / Free running counter x 1 Output compare register x2 Input capture register x1 8-bit x 1 / 8-bit up counter x 1 Time constant register x 1		
	SCI		Asynch	nronous	Asynchronous/	Synchronous	
	External Mem	nory Expansion	65k	bytes	65k b	ytes	
	Other Features		•Low power	Error detection Low power consumption modes (sleep and standby)		Error detection Low power consumption modes (sleep and standby) Slow memory interface Halt	
EPROM on the Pa	ackage Type			01M1 A01M1* B01M1*	HD6370 (EPROM	01X0** I on-chip)	

^{*} Preliminary *** Under development *** Wide Temperature Range (-40 \sim +85 $^{\circ}$ C) version is available.

[†] DP; Plastic DIP, FP; Plastic Flat Package, CG; Glass-sealed Ceramic Leadless Chip Carrier

HD63	01Y0** A01Y0** B01Y0**	HD63/	HD6303R HD63A03R HD63B03R		3X A03X 803X)3Y** 403Y** 303Y**
1.5 (H	ID6301Y0) ID63A01Y0) ID63B01Y0)	1.5 (HI	D6303R) D63A03R) D63B03R)	1.5 (HI	D6303X) D63A03X) D63B03X)	1.5 (H	D6303Y) D63A03Y) D63B03Y)
	5.0	5	.0	5	.0	5.0	
0 -	~ +70	o ~	+70	0~	+70	0~	+70
DP-64	S, FP-64	DP-40, FF	P-54, CG-40	DP-648	S, FP-80	DP-649	S, FP-64
	16		_	_			_
	256	1	28	1	92	2	56
	48		13		16		24
53		13	_	24	8	24	_
	5		_		_		-
	3	2			3	3	
	2	2 3		2		2 4	
	4						
	1		1		1		1
Free runnin Output com Input captu 8-b (8-bit up cou	bit x 1 g counter x1 pare register x 2 re register x 1 it x 1 inter x 1 ant register x 1	/ Free running	are register x 1	Free running Output comp Input captur 8-bi 8-bit up cour	pare register x 2 e register x 1 t x 1	Free running Output complete (1984) Input captur 8-bi (8-bit up court	pare register x 2 e register x 1 it x 1
Asynchrono	us/Synchronous	Asyncl	hronous	Asynchronou	s/Synchronous	Asynchronou	s/Synchronous
651	k bytes	65k	bytes	65k	bytes	65k	bytes
Error detection Low power consumption modes (sleep and standby) Slow memory interface Halt		Error detection Low power consumption modes (sleep and standby)			consumption p and standby)	Error detection Low power consumption modes (sleep and standby) Slow memory interface Halt	



■ CMOS 8-BIT SINGLE-CHIP MICROCOMPUTER HD6305 SERIES

	Type No.		HD6305 HD63A0 HD63B0	5U0**	HD6305V0** HD63A05V0** HD63B05V0**		HD6305X0* HD63A05X0* HD63B05X0*	
LSI	Clock Frequen		6305U0) 63A05U0) 63B05U0)	1.0 (HD6305V0) 1.5 (HD63A05V0) 2.0 (HD63B05V0)		1.0 (HD6305X0) 1.5 (HD63A05X0) 2.0 (HD63B05X0)		
Characteristics	Supply Voltag	e (V)		5.0	5	.0	5	.0
	Operating Tem	perature *** (°C)	0 ^	~ +70	0~	+70	0~	+70
	Package [†]			P-40	DP	-40	DP-64S	, FP-64
	Memory ROM (k byte)			2		4		4
	line	RAM (byte)		128	1	92	1:	28
	I/O Port	I/O Port		, 31		31		32
		Input Port	31	_	31	_	55	7
		Output Port		_	1	_		16
		External	2		2		2	
	Interrupt	Soft		1		1	1	
		Timer	2		2			2
		Serial	1		1			1
Functions	Timer							
	SCI							
	External Memo	ory Expansion		_	1	_	T -	
	Other Features							
PROM on the Package Type					_	_	HD63P05Y0** HD63PA05Y0** HD63PB05Y0**	
Evaluation Chip				_	-	_		_

HD6305 HD63A0 HD63B0	05X1	HD6305> HD63A05 HD63B05	5X2	HD6305Y HD63A05 HD63B05	5Y0*	HD6305\ HD63A09 HD63B05	5Y1*	HD6305 HD63A0 HD63B0	5Y2*	HD63L0	5F1
	6305X1) 63A05X1) 63B05X1)	1.0 (HD6 1.5 (HD6 2.0 (HD6	3A05X2)	1.0 (HD6 1.5 (HD6 2.0 (HD6	3A05Y0)	1.0 (HD6 1.5 (HD6 2.0 (HD6	3A05Y1)		305Y2) 3A05Y2) 3B05Y2)	0	.1
	5.0	5	.0	5	.0	5	.0	5	.0	3.	.0
0 ~	~ +70	0~	+70	0~	+70	0~	+70	0~	+70	-20 ~	+75
DP-64S,	FP-64	DP-64S, F	P-64	DP-64S, F	P-64	DP-64S, F	P-64	DP-64S,	FP-64	DP-64S,	FP-80
	4	-	_	1	3		В			4	
1	128	1:	28	2!	56	2!	56	2	56	9	6
	24		24		32		24		24		20
31	7	31	7	55	7	31	7	31	7	20	_
	_		_		16		_		_		(19)
	2	2	2	2	,	:	2		2	1	
	1				l		1		1	1	
	2	2	2	2	2	:	2		2	1	
	1			•	1		1		1	-	
	• 8-bit x 1 (v • 15-bit x 1								***************************************	•8-bit x 1 7-bit pre	
			Synchi	ronous						_	•
12k	bytes	16k	oytes	-	_	8 k t	oytes	16k	bytes	_	-
	• Low powe (Wait, stop									• LCD dri (6 x 7 se • Low pov sumptio	gment)
-		-		HD63P05 HD63PA0 HD63PB0	5Y0**	_	_	_	-	_	
	_	•	-	_		-	_	_	-	HD63L05	SEO

■ NMOS 8-BIT SINGLE-CHIP MICROCOMPUTER EPROM ON PACKAGE TYPE

	Type No.	HD68P01V07	HD68P01V07-1*	HD68P01M0	HD68P01M0-1*	HD68P05V07	HD68P05W0*
LSI	Supply Voltage (V)		5.	0		5.0	5.0
Characteristics	Operating Temperature * * (° C		0 ~	0 ~ +70	0 ~ +70		
	Package †		DC-	DC-40P	DC-40P		
Equivalent Devi	ce	HD6801V0	HD6801V5	_	_	HD6805U1 HD6805V1	HD6805W1
Mountable EPR	ОМ	HN482732A-30	HN482732A-30	HN482764-3	HN482764-3	HN482732A-30	HN482732A-30 HN482764-3

^{*} Preliminary

■ CMOS 8-BIT SINGLE-CHIP MICROCOMPUTER EPROM ON PACKAGE TYPE

	Type No.	HD63P01M1	HD63PA01M1*	HD63PB01M1*	HD63P05Y0**	HD63PA05Y0**	HD63PB05Y0**	
LSI	Supply Voltage (V)		5.0			5.0		
	Operating Temperature*** (°C)		0 ~ +70			0 ~ +70		
	Package †	DC-40P			DP-64SP			
Equivalent Devi	ce	HD6301V1	HD63A01V1	HD63B01V1	HD6305X0 HD6305Y0	HD63A05X0 HD63A05Y0	HD63B05X0 HD63B05Y0	
Mountable EPR	ОМ	HN482732A-30 HN482764-3 HN27C64-30	HN482732A-30 HN482764-3 HN27C64-30	HN482732A-25 HN482764 HN27C64-25	HN482732A-30 HN482764-3 HN27C64-30	HN482732A-30 HN482764-3 HN27C64-30	HN482732A-25 HN482764 HN27C64-25	

^{*} Preliminary

^{**} Wide Temperature Range (-40 ~ +85°C) version is available.
† DC; Ceramic DIP (EPROM on the package type)

^{**} Under Development

^{***} Wide Temperature Range (-40 \sim +85 $^{\circ}$ C) version is available. † DC; Ceramic DIP (EPROM on the package type)

■ CMOS 8-BIT SINGLE-CHIP MICROCOMPUTER EPROM ON-CHIP TYPE

Type No.		HD63701X0*		
	Bus Timing (MHz)		1.0	
LSI	Supply Voltage (V)		5.0	
Characteristics	Operating Ter	mperature (°C)	0~+7	70
	Package †		DC-64	IS
	Memory	ROM (k byte)	4 ((EPROM)
	Wemory	RAM (byte)	192	
		I/O Port		24
	I/O Port	Input Port	53	8
		Output Port		21
	Interrupt	External	3	
Functions		Soft	2	
		Timer	4	
		Serial	1	
	Timer		16-bit x 1 Free running counter x 1 Output compare register x 2 Input capture register x 1 8-bit x 1 8-bit up counter x 1 Time constant register x 1	
	SCI		Asynchronous/Synchronous	
	External Memory Expansion		65k bytes	
	Other Features		Error detection Low power consumption modes (sleep and stand Slow memory interface Halt	
Equivalent Devi	ce		HD63	01X0
Reference Page			72	20

^{*} Under development † DC; Ceramic DIP (Shrink type)

ţ			
	V.		

INTRODUCTION OF PACKAGES

Hitachi microcomputer devices are offered in a variety of packages, to meet various user requirements.

1. Package Classification

When selecting suitable packaging, please refer to the Package Classifications given in Fig. 1 for pin insertion, surface mount, and multi-function types, in plastic and ceramic.




Fig. 1 Package Classification according to Material and Printed Circuit Board Mounting Type


2. Type No. and Package Code Indication

The Hitachi Type No. for single-chip microcomputer devices is followed by package material and outline specifications, as shown below. The package type used for each device is identified


by code as follows, and illustrated in the data sheet for each

When ordering, please write the package code next to the type number.

Type No. Indication



Package Code Indication




3. Package Dimensional Outline


Hitachi single-chip microcomputer devices employ the packages shown in Table 1 according to PCB mounting method.

Table 1 Package List


Mounting method	Package classification	Package material	Package code
	Standard outline (DIP)	Plastic	DP-28 DP-40
Pin insertion type	Christa audina (C. DID)	Plastic	DP-64S
	Shrink outline (S-DIP)	Ceramic	DC-64 S
Surface mounting type	Flat package (FPP)	Plastic	FP-54 FP-64 FP-80
	Chip carrier (LCC)	Glass sealed ceramic	CG-40
Multi-function type	EPROM on the package type	Ceramic	DC-40P DC-64SP




Shrink Type Plastic DIP DP-64S DP-64S OP-64S OP-6




Flat Package ● FP-54 (Unit: mm) • FP-64 (Unit: mm) • FP-80 (Unit: mm)



EPROM on-Package Type





4. Mounting Method

Package lead pins are surface treated with solder coating or plating to facilitate PCB mounting. The lead pins are connected to the package by eutectic solder. Common connecting method of leads and precautions are explained as follows:

4.1 Mounting Methods of Pin Insertion Type Package Insert lead pins into the PCB through-holes (usually about φ0.8mm). Soak leads in a wave solder tub.

Lead pins held by the through-holes enable handling of the package through the soldering process, and facilitate automated soldering. When soldering leads in the wave solder tub, do not get solder on the package.

4.2 Mounting Method of Surface Mount Type Package

Apply the specified quantity of solder paste to the pattern on any printed board by the screen printing method, to temporarily fix the package to the board. The solder paste melts when heated in a reflowing furnace, and package leads and the pattern of the printed board are fixed by the surface tension of the melted solder and self alignment.

The size of the pattern where leads are attached should be 1.1 to 1.3 times the leads' width, depending on paste material or furnace adjustment.

The temperature of the reflowing furnace is dependent on packaging material and type. Fig. 2 lists the adjustment of the reflowing furnace for FPP. Pre-heat the furnace to 150° C. Surface temperature of the resin should be kept at 235° C maximum for 10 minutes or less.




Fig. 2 Reflowing Furnace Adjustment for FPP


Employ adequate heating or temperature control equipment to prevent damage to the plastic package epoxy-resin material. When using an infrared heater, avoid long exposure at temperatures higher than the glass transition point of epoxy-resin (about 150° C), which may cause package damage and loss of reliability characteristics. Equalize the temperature inside and outside of packages by reducing the heat of the upper surface of the packages.

FPP leads may easily bend in shipment or during handling, and impact soldering onto the printed board. Heat the bent leads again with a soldering iron to reshape them.

Use a rosin flux when soldering. Do not use chloric flux because the chlorine in the flux has a tendency to remain on the leads and reduce reliability. Use alcohol, chlorothene or freon to wash away rosin flux from packages. These solvents should not remain on the packages for an excessive length of time, because the package markings may disappear.

5. Package Marking

The Hitachi trademark and product type No. are printed on packages, as shown in the following examples. Customer marking can be added to single-chip devices upon request.



Meaning of each mark					
(a)	Hitachi Trademark				
(b)	Lot Code				
(c)	Type No.				
(d)	.ROM Code				
(e)	Japan Mark				

QUALITY ASSURANCE

1. VIEWS ON QUALITY AND RELIABILITY

Basic views on quality at Hitachi are to meet the individual uers' required quality level and maintain a general quality level equal to or above that of the general market. The quality required by the user may be specified by contract, or may be indefinite. In either case, efforts are made to assure reliable performance in actual operating circumstances. Quality control during the manufacturing process, and quality awareness from design through production lead to product quality and customer satisfaction. Our quality assurance technique consists basically of the following steps:

- Build in reliability at the design stage of new product development.
- (2) Build in quality at all steps in the manufacturing process.
- (3) Execute stringent inspection and reliability confirmation of final products.
- (4) Enhance quality levels through field data feed back.
- (5) Cooperate with research laboratories for higher quality and reliability.

With the views and methods mentioned above, utmost efforts are made to meet users' requirements.

2. RELIABILITY DESIGN OF SEMICONDUCTOR DEVICES

2.1 Reliability Targets

The reliability target is an important factor in sales, manufacturing, performance, and price. It is not adequate to set a reliability target based on a single set of common test conditions. The reliability target is set based on many factors:

- (1) End use of semiconductor device.
- (2) End use of equipment in which device is used.
- (3) Device manufacturing process.
- (4) End user manufacturing techniques.
- (5) Quality control and screening test methods.
- (6) Reliability target of system.

2.2 Reliability Design

The following steps are taken to meet the reliability targets:

(1) Design Standardization

As for design rules, critical items pertaining to quality and reliability are always studied at circuit

design, device design, layout design, etc. Therefore, as long as standardized processing and materials are used the reliability risk is extremely small even in the case of new development devices, with the exception of special requirements imposed by functional needs.

(2) Device Design

It is important for the device design to consider total balance of process, structure, circuit, and layout design, especially in the case where new processes and/or new materials are employed. Rigorous technical studies are conducted prior to device development.

(3) Reliability Evaluation by Functional Test Functional Testing is a useful method for design and process reliability evaluation of IC's and LSI devices which have complicated functions.

The objectives of Functional Test are:

- Determining the fundamental failure mode.
- Analysis of relation between failure mode and manufacturing process.
- Analysis of failure mechanism.
- Establishment of QC points in manufacturing process.

2.3 Design Review

Design Review is an organized method to confirm that a design satisfies the performance required and meets design specifications. In addition, design review helps to insure quality and reliability of the finished products. At Hitachi, design review is performed from the planning stage to production for new products, and also for design changes on existing products. Items discussed and considered at design review are:

- Description of the products based on design documents.
- (2) From the standpoint of each participant, design documents are studied, and for points needing clarification, further investigation will be carried out.
- (3) Specify quality control and test methods based on design documents and drawings.
- (4) Check process and ability of manufacturing line to achieve design goal.
- (5) Preparation for production.
- (6) Planning and execution of sub-programs for design changes proposed by individual specialists,



- for test, experiments, and calculations to confirm the design changes.
- (7) Analysis of past failures with similar devices, discussion of methods to prevent them, and planning and execution of test programs to confirm success.

3. QUALITY ASSURANCE SYSTEM

3.1 Activity of Quality Assurance

General views of overall quality assurance in Hitachi are as follows:

- (1) Problems in each individual process should be solved in the process. Therefore, at the finished product stage the potential failure factors have been removed.
- (2) Feedback of information is used to insure a satisfactory level of ability process.

3.2 Quality Approval


To insure quality and reliability, quality approval is carried out at the preproduction stage of device


design, as described in section 2. Our views on quality approval are:

- (1) A third party executes approval objectively from the standpoint of the customer.
- (2) Full consideration is given to past failures and information from the field.
- (3) No design change or process change without QA approval.
- (4) Parts, materials, and processes are closely monitored.
- (5) Control points are established in mass production after studying the process abilities and variables.

3.3 Quality and Reliability Control at Mass Production

Quality control is accomplished through division of functions in manufacturing, quality assurance, and other related departments. The total function flow is shown in Fig. 2. The main points are described below.





3.3.1 Quality Control of Parts and Materials

As semiconductor devices tend towards higher performance and higher reliability, the importance of quality control of parts and materials becomes paramount. Items such as crystals, lead frames, fine wire for wire bonding, packages, and materials needed in manufacturing processes such as masks and chemicals, are all subject to rigorous inspection and control. Incoming inspection is performed based on the purchase specification and drawing. The sampling is executed based mainly on MIL-STD-105D.

The other activities of quality assurance are as follows:

- (1) Outside vendor technical information meeting.
- (2) Approval and guidance of outside vendors.
- (3) Chemical analysis and test.

The typical check points of parts and materials are shown in Table 1.

Table 1 Quality Control Check Points of Material and Parts (Example)

Material, Parts	Important Control Items	Point for Check
Wafer	Appearance Dimension Sheet Resistance Defect Density Crystal Axis	Damage and Contamina- tion on Surface Flatness Resistance Defect Numbers
Mask	Appearance Dimension Resistoration Gradation	Defect Numbers, Scratch Dimension Level Uniformity of Gradation
Fine Wire for Wire Bonding	Appearance Dimension Purity Elongation Ratio	Contamination, Scratch, Bend, Twist Purity Level Mechanical Strength
Frame	Appearance Dimension Processing Accuracy Plating Mounting Characteristics	Contamination, Scratch Dimension Level Bondability, Solderability Heat Resistance
Ceramic Package	Appearance Dimension Leak Resistance Plating Mounting Characteristics Electrical Characteristics Mechanical Strength	Contamination, Scratch Dimension Level Airtightness Bondability, Solderability Heat Resistance
Plastic	Composition Electrical Characteristics Thermal Characteristics Molding Performance Mounting Characteristics	Characteristics of Plastic Material Molding Performance Mounting Characteristics

3.3.2 Inner Process Quality Control

Inner Process Quality Control performs very important functions in quality assurance of semiconductor devices. The manufacturing Inner Process Quality Control is shown in Fig. 3.

(1) Quality Control of Semi-final Products and Final Products

Potential failure factors of semiconductor devices are removed in the manufacturing process. To achieve this, check points are set-up in each process and products which have potential failure factors are not moved to the next process step. Manufacturing lines are rigidly selected and tight inner process quality controls are executed—rigid checks in each process and each lot, 100% inspection to remove failure factors caused by manufacturing variables and high temperature aging and temperature cycling. Elements of inner process quality control are as follows:

- Condition control of equipment and workers environment and random sampling of semifinal products.
- Suggestion system for improvement of work.
- Education of workers.
- Maintenance and improvement of yield.
- Determining quality problems, and implementing countermeasures.
- Transfer of quality information.
- (2) Quality Control of Manufacturing Facilities and Measuring Equipment

Manufacturing equipment is improving as higher performance devices are needed. At Hitachi, the automation of manufacturing equipment is encouraged. Maintenance Systems maintain operation of high performance equipment. There are daily inspections which are performed based on related specifications. Inspection points are listed in the specification and are checked one by one to prevent any omission. As for adjustment and maintenance of measuring equipment, specifications are checked one by one to maintain and improve quality.

(3) Quality Control of Manufacturing Circumstances and Sub-Materials

The quality and reliability of semiconductor devices are highly affected by the manufacturing process. Therefore, controls of manufacturing circum-

stances such as temperature, humidity and dust, and the control of submaterials, like gas, and pure water used in a manufacturing process, are intensively executed.

Dust control is essential to realize higher integration and higher reliability of devices. At Hitachi, maintenance and improvement of cleanliness at manufacturing sites is accomplished through attention to buildings, facilities, air conditioning systems, delivered materials, clothes, work environment, and periodic inspection of floating dust concentration.

3.3.3 Final Product Inspection and Reliability Assurance

Final Product Inspection
 Lot inspection is done by the quality assurance




Figure 3 Example of Inner Process Quality Control

department for products which were judged good in 100% test . . . the final process in manufacturing. Though 100% yield is expected, sampling inspection is executed to prevent mixture of bad product by mistake. The inspection is executed not only to confirm that the products have met the users' requirements but also to consider potential

- quality factors. Lot inspection is executed based on MIL-STD-105D.
- (2) Reliability Assurance Tests

To assure the reliability of semiconductor devices, reliability tests and tests on individual manufacturing lots that are required by the user, are periodically performed.




Figure 4 Process Flow Chart of Field Failure

RELIABILITY TEST DATA

1. INTRODUCTION

Microcomputers provide high reliability and quality to meet the demands of increased functions, enlarging scale, and widening application. Hitachi has improved the quality level of microcomputer products by evaluating reliability, building quality into the manufacturing process, strengthening inspection techniques, and analyzing field data.

The following reliability and quality assurance data for Hitachi 8-bit single-chip microcomputers indicates results from test and failure analysis.

2. PACKAGE AND CHIP STRUCTURE

2.1 Packaging

Production output and application of plastic packaging continues to increase, expanding to automobile measuring and control systems, and computer terminal equipment operating under severe conditions. To meet this demand, Hitachi has significantly improved moisture resistance and operational stability in the plastic manufacturing process.

Plastic and side-brazed ceramic package structures are shown in Figure 1 and Table 1.




Figure 1 Package Structure

Table 1 Package Material and Properties

Item Plastic DIP		Plastic Flat Package	
Package	Ероху	Ероху	
Lead	Solder dipping Alloy 42	Solder plating Alloy 42	
Die bond	Au-Si or Ag paste	Au-Si or Ag paste	
Wire bond	Thermo compression	Thermo compression	
Wire	Au	Au	



2.2 Chip Structure

The HMCS6800 family is produced in NMOS E/D technology or low power CMOS technology. Si-gate process is used

in both types to achieve high reliability and density. Chip structure and basic circuitry are shown in Figure 2.




Figure 2 Chip Structure and Basic Circuit

3. QUALITY QUALIFICATION AND EVALUATION

3.1 Reliability Test Methods

Reliability test methods shown in Table 2 are used to qualify and evaluate new products and processes.

Table 2 Reliability Test Methods

Test Items	Test Condition	MIL-STD-883B Method No.
Operating Life Test	125°C,1000hr	1005,2
High Temp, Storage Low Temp, Storage Steady State Humidity Steady State Humidity Biased	Tstg max, 1000hr Tstg min, 1000hr 65°C 95%RH, 1000hr 85°C 85%RH, 1000hr	1008,1
Temperature Cycling Temperature Cycling	-55°C ∼ 150°C, 10 cycles -20°C ∼ 125°C, 200 cycles	1010,4
Thermal Shock Soldering Heat	0°C ~ 100°C, 100 cycles 260°C, 10 sec	1011,3
Mechanical Shock	1500G 0.5 msec, 3 times/X, Y, Z	2002,2
Vibration Fatigue	60Hz 20G, 32hrs/X, Y, Z	2005,1
Variable Frequency	20~2000Hz 20G, 4 min/X, Y, Z	2007,1
Constant Acceleration	20000G, 1 min/X, Y, Z	2001,2
Lead Integrity	225gr, 90° 3 times	2004,3

3.2 Reliability Test Results

Reliability Test Results of 8-bit single-chip microcomputer devices are shown in Table 3 to Table 7.

Table 3 Dynamic Life Test

Device	Sample Size	Component Hour	Failure
HD6801P	191	191000	0
HD6805P	114	114000	0
HD6301P	92	92000	0
HD63L05FP	40	40000	0
HD6305XP	56	56000	0
HD68P01	22	22000	0
HD68P05	22	22000	0

Table 4 High Temperature, High Humidity Test (Moisture Resistance Test)

(1) 85°C 85%RH Bias Test

Device	V _{CC} Bias	168 hrs	500 hrs	1000 hrs
HD6801P	5.5V	0/22	0/22	0/22
HD6805P	5.5V	0/22	0/22	0/22
HD6301P	5.5V	0/176	0/131	0/131
Total		0/220	0/175	0/175

(2) High Temperature High Humidity Storage Life Test

Device	Condition	168 hrs	500 hrs	1000 hrs
HD6801P	65°C 95%RH	0/45	0/45	0/45
HD6805P	65°C 95%RH	0/45	0/45	0/45
HD6301P	65°C 95%RH	0/603	0/603	0/603
HD6301P	85°C 95%RH	0/234	1*/234	0/233
HD63L05FP	65°C 95%RH	0/160	0/160	0/160
HD63L05FP	85°C 95%RH	0/160	1*/160	0/159
HD6305XP	65°C 95%RH	0/373	0/373	0/373

^{*} Aluminium corresion

(3) Pressure Cooker Test (121°C, 2atm)

Device	40 hrs	60 hrs	100 hrs	200 hrs
HD6801P	0/13	0/13	0/13	0/13
HD6805P	0/44	0/44	0/44	0/44
HD6301P	0/135	0/135	0/135	0/135
HD6305XP	0/83	0/83	0/83	0/83
HD63L05FP	0/80	0/80	1*/80	2**/79

^{*} Current leakage

^{**} Current leakage and aluminium corrosion

(4) MIL-STD-883B Moisture Resistance Test $(-65^{\circ}\text{C} \sim -10^{\circ}\text{C}, 90\%\text{RH or more})$

Device	10 cycles	20 cycles	40 cycles
HD6801P	0/50	0/50	0/50
HD6805P	0/32	0/32	0/32
HD6301P	0/75	0/75	0/75 ⁻
HD63L05FP	0/22	0/22	0/22

Table 5 Temperature Cycling Test $(-55^{\circ}\text{C} \sim 150^{\circ}\text{C})$

Device	10 cycles	100 cycles	200 cycles
HD6801P	0/102	0/102	0/102
HD6805P	0/442	0/45	0/45
HD6301P	0/258	0/258	0/258
HD6305XP	0/80	0/80	0/80
HD68P01	0/44	0/44	0/44
HD68P05	0/68	0/19	0/19

Table 6 High Temperature, Low Temperature Storage Life Test

Device	Temperature	168 hrs	500 hrs	1000 hrs
HD6801P	150°C	0/22	0/22	0/22
	-55°C	0/22	0/22	0/22
HD6805P	150°C	0/44	0/44	0/44
	-55°C	0/22	0/22	0/22
HD6301P	150°C	0/22	0/22	0/22
	-55°C	0/22	0/22	0/22
HD63L05FP	150°C	0/22	0/22	0/22
	-55°C	0/22	0/22	0/22

Table 7 Mechanical and Environmental Test

Test Item	Condition	Plastic DIP		Flat Plastic Package	
		Sample Size	Failure	Sample Size	Failure
Thermal Shock	0°C ∼ 100°C 10 cycles	110	0	100	0
Soldering Heat	260°C, 10 sec.	164	0	20	0
Salt Water Spray	35°C, NaCl 5% 24 hrs	110	0	20	0
Solderability	230°C, 5 sec. Rosin flux	159	0	34	0
Drop Test	75cm, maple board 3 times	110	0	20	0
Mechanical Shock	1500G, 0.5ms 3 times/X, Y, Z	110	0	20	0
Vibration Fatigue	60 Hz, 20G 32hrs/X, Y, Z	110	0	20	0
Vibration Variable Freq.	100 ~ 2000Hz 20G, 4 times/X, Y, Z	110	0	20	0
Lead Integrity	225g, 90° Bonding 3 times	110	0	20	0

4. PRECAUTIONS

4.1 Storage

To prevent deterioration of electrical characteristics, solderability, appearance or structure, Hitachi recommends semiconductor devices be stored as follows:

- (1) Store in ambient temperatures of 5 to 30° C, with a relative humidity of 40 to 60%.
- (2) Store in a clean, dust- and active gas-free environment.
- (3) Store in conductive containers to prevent static electricity.
- (4) Store without any physical load.
- (5) When storing devices for an extended period, store in an unfabricated form, to minimize corrosion of pre-formed lead wires.
- (6) Unsealed chips should be stored in a cool, dry, dark and dust-free environment. Assembly should be performed within 5 days of unpacking. Devices can be stored for up to 20 days in dry nitrogen gas with a dew point at -30° C or less.
- (7) Prevent condensation during storage due to rapid temperature changes.

4.2 Transportation

General precautions for electronic components are applicable in transporting semiconductors, units incorporating semiconductors, and other similar systems. In addition, Hitachi recommends the following:

- (1) When transporting semiconductor devices or printed circuit boards, minimize mechanical vibration and shock. Use containers or jigs which will not induce static electricity as a result of vibration. Use of an electrically conductive container or aluminum foil is recommended.
- (2) To prevent device deterioration from clothing-induced static electricity, workers should be properly grounded while handling devices. Use of a 1 M ohm resistor is recommended to prevent electric shock.
- (3) When transporting printed curcuit boards containing semiconductor devices, suitable preventive measures against static electricity must be taken. Voltage build-up can be avoided by shorting the card-edge terminals. When a belt conveyor is used, apply some surface treatment to prevent build-up of electrical charge.
- (4) Minimize mechanical vibration and shock when transporting semiconductor devices or printed circuit boards.

4.3 Handling for Measurement

Avoid static electricity, noise and voltage surge when measuring or mounting devices. Precaution should be taken against current leakage through terminals and housings of curve tracers, synchroscopes, pulse generators, and DC power sources.

When testing devices, prevent voltage surges from the tester, attached clamping circuit, and any excessive voltage possible through accidental contact.

In inspecting a printed circuit board, power should not be applied if any solder bridges or foreign matter is present.

4.4 Soldering

Semiconductor devices should not be exposed to high temperatures for excessive periods. Soldering must be performed consistent with temperature conditions of 260° C for 10 seconds, 350° C for 3 seconds, and at a distance of 1 to 1.5mm from the end of the device package.

A soldering iron with secondary voltage supplied through a grounded transformer is recommended to protect against leakage current. Use of alkali or acid flux, which may corrode the leads, is not recommended.

4.5 Removing Residual Flux

Detergent or ultrasonic removal of residual flux from circuit boards is necessary to ensure system reliability. Selection of detergent type and cleaning conditions are important factors.

When chloric detergent is used for plastic packaged devices, care must be taken against package corrosion. Extended cleaning periods and excessive temperature conditions can cause the chip coating to swell due to solvent permeation. Hitachi recommends use of Lotus and Dyfron solvents. Trichloroeth-vlene solvent is not suitable.

The following conditions are advisable for ultrasonic

- Frequency: 28 to 29 k Hz (to avoid device resonation)
- Ultrasonic output: 15W/l
- Keep devices from making direct contact with power generator
- Cleaning time: Less than 30 seconds.


DESIGN PROCEDURE AND SUPPORT TOOLS FOR 8-BIT SINGLE-CHIP MICROCOMPUTERS

The cross assmebler and hardware simulator using various types of computers are prepared by Hitachi as supporting systems to develop user's programs.

User's programs are mask programmed into the ROM and

delivered as the LSI by the company.

Fig. 1 shows the typical program design procedure and Table 1 shows the system development support tools for the 8-bit single-chip microcomputer family used in these processes.



- (2) A flow chart is designed to achieve the predetermined functions and the flow chart is coded by using the prenumeric code.
- (3) The coded flow chart is punched into the card or the paper tape or written into the floppy disk, to generate a source program.
- (4) The source program is assembled by the resident system (evaluation kit) or the cross system, to generate the object program. In this case, errors during the assembling are also detected.
- (5) Hardware simulation is performed to confirm the program.
 The company provides four kinds of hardware, the H68SD5, the evaluation kit, the evaluation board and the EPROM on the package type microcomputer. The consumers are able to choose the best suitable tool.
- (6) The completed program is sent to the company in the form of EPROM or the object tape.
- ① Options such as ROM is masked by the company, LSI is testatively produced and the sample is handed in to the user. After the user has evaluated the sample and confirmed that the program is correct, mass production is

Figure 1 Program Design Procedure



Table 1 System Development Support Tools

		Reside	nt System		C	ross System	
Type No.	Evaluation Kit	Evaluation Board	EPROM on the Package	H68SD5 + Emulator Set (Hardware + Software)	1BM370	Intel MDS220/230	PDP-11/ VAX-11
HD6801S0 HD6801V0	H61EVT2 (Hardware) + S61MIX2-R (Software)	-	HD68P01V07	H68SD5 + H61MIX1	S31XSY1-T	S31MDS1-F (ISIS-II) S31MDS2-F (CP/M)	0
HD6805S1 HD6805S6*	H65EVT2 (Hardware)	-	_	H68SD5 + H65MIX1	_	S65MDS1-F	_
HD6805U1 HD6805V1	S65MIX1-R (Software)	-	HD68P05V07		_	(ISIS-II) S35MDS1-F*	
HD6805W1*	H65EVT3 (Hardware) + S65MIX1-R (Software)	-	HD68P05W0*	H68SD5 + H65MIX2	_	(ISIS-II) S35MDS2-F* (CP/M)	_
HD6301V1	H31EVT1 (Hardware) + S31MIX1-R (Software)	-	HD63P01M1	H68SD5 + H31MIX1	S31XSY1-T	S31MDS1-F (ISIS-II)	0
HD6301X0*	-	H31EV01*	HD63701X0**	H68SD5 + H31MIX2		S31MDS2-F	0
HD6301Y0**	_	**	_	H68SD5 + H31MIX3**		(CP/M)	0
HD6305U0** HD6305V0**	_	**	_	H68SD5 + **			
HD6305X0* HD6305X1*	H35EVT1	H35EV00*	HD63P05Y0**	H68SD5 + H35MIX1	_	S65MDS1-F (ISIS-II)	_
HD6305Y0* HD6305Y1*	(Hardware + Software)	**	HD63P05Y0** -	HOOSDS + H3SMIXI	_	S35MDS1-F*	-
HD63L05F1	H3L5EVT1 (Hardware) + S3L5MIX1-R (Software)	H3L5EV00	_	H68SD5 + H3L5MIX1	_	S35MDS2-F* (CP/M)	

^{*} Preliminary ** Under development † EPROM On-chip Type O Available from Microtec.

■ SINGLE-CHIP MICROCOMPUTER DEVELOPMENT SYSTEM

The H68SD5 is a development system for Hitachi 4-bit and 8-bit single-chip microcomputers.


It is a compact HD6800-based CRT/Key board microcomputer terminal, with two Floppy disk drivers, and has standard interface for the TTY (RS-232C or TTL level) and printer (Centronics parallel interface). An optional EPROM Writer is available.


Features

- Supports system development for 8-bit and 4-bit single-chip microcomputers.
- Disk based low cost system
- Provides the CRT Editor, Assembler, Emulator, and EPROM Writer controlled by FDOS-III
- 56k-byte RAM
- Allows linking between the H68SD5 and the I/O devices (TTY and Printer)
- Easy to debug user's prototype system using the Emulator Module




H68SD5





EPROM Writer



Emulator Module

8-bit single-chip microcomputer family HMCS40 series

DATA SHEETS

Preliminary data sheets herein contain information on new products. Specifications and information are subject to change without notice.

Advance Information data sheets herein contain information on products under development. Hitachi reserves the right to change or discontinue these products without notice.

HD6801S0, HD6801S5


MCU (Microcomputer Unit)


The HD6801S MCU is an 8-bit microcomputer system which is compatible with the HMCS6800 family of parts. The HD6801S MCU is object code compatible with the HD6800 with improved execution times of key instructions plus several new 16-bit and 8-bit instructions including an 8×8 unsigned multiply with 16-bit result. The HD6801S MCU can operate as a single - chip microcomputer or be expanded to 65k words. The HD6801S MCU is TTL compatible and requires one +5.0 volt power supply. The HD6801S MCU has 2k bytes of ROM and 128 bytes of RAM on chip. Serial Communications interface (S.C.I.), and parallel I/O as well as a three function 16-bit timer. Features and Block diagram of the HD6801S include the following:




- Expanded HMCS6800 Instruction Set
- 8 x 8 Multiply
- On-Chip Serial Communications Interface (S.C.I.)
- Object Code Compatible With The HD6800 MPU
- 16-Bit Timer
- Single Chip Or Expandable To 65k Words
- 2k Bytes Of ROM
- 128 Bytes Of RAM (64 Bytes Retainable On Power
- 29 Parallel I/O Lines And 2 Handshake Control Lines
- Internal Clock/Divided-By-Four Circuitry
- TTL Compatible Inputs And Outputs
- Interrupt Capability
- Compatible with MC6801 and MC6801-1

BLOCK DIAGRAM





PIN ARRANGEMENT



(Top View)

TYPE OF PRODUCTS

MCU	Bus Timing
HD6801S0	1 MHz
HD6801S5	1.25 MHz

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ~ +7.0	V
Input Voltage	V _{in} *	-0.3 ∼ +7.0	V
Operating Temperature	Topr	0 ~+70	°c
Storage Temperature	T _{stg}	- 55 ~·+150	°c

^{*} With respect to VSS (SYSTEM GND)

[NOTE] Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS (V_{CC} =5.0V±5%, V_{SS} = 0V, Ta = 0 \sim +70°C, unless otherwise noted.)

Iter	m	Symbol	Test Condition	min	typ	max	Unit	
Input "High" Voltage	RES	.,		4.0	_	V _{cc}	V	
input righ voltage	Other Inputs*	V _{IH}	,	2.0	-	Vcc	٧	
Input "Low" Voltage	All Inputs*	VIL		-0.3		0.8	٧	
	P ₄₀ ~ P ₄₇		V 0 - 0 4V	-	_	0.5		
Input Load Current	SC ₁	I _{in}	Vin = 0 ~ 2.4V	_	_	0.8	mΑ	
	EXTAL		V _{in} = 0 ~ V _{CC}	_	_	0.8		
Input Leakage Current	NMI, IRQ ₁ , RES	I _{in}	$V_{in} = 0 \sim 5.25V$	_		2.5	μΑ	
Three State (Offset)	$P_{10} \sim P_{17}, P_{30} \sim P_{37}$		V = 0.5 a. 2.4V	-	_	10		
Leakage Current	$P_{20} \sim P_{24}$	I _{TSI}	$V_{in} = 0.5 \sim 2.4 V$	_	_	100	μΑ	
	P ₃₀ ~ P ₃₇	V _{он}	$I_{LOAD} = -205 \mu A$	2.4	_	_	V	
Output "High" Voltage	$P_{40} \sim P_{47}$, E, SC_1 , SC_2		$I_{LOAD} = -145 \mu A$	2.4	-	_		
	Other Outputs		I _{LOAD} = -100 μA	2.4	_	_	1	
Output "Low" Voltage	All Outputs	VoL	I _{LOAD} = 1.6 mA	_	-	0.5	٧	
Darlington Drive Current	$P_{10} \sim P_{17}$	-1он	V _{out} = 1.5V	1.0	_	10.0	mA	
Power Dissipation		PD		-		1200	mW	
Innut Consoltones	$P_{30} \sim P_{37}, P_{40} \sim P_{47}, SC_1$	_	V _{in} = 0V, Ta = 25°C,	_	_	12.5		
Input Capacitance	Other Inputs	Cin	f = 1.0 MHz	_	_	10.0	pF	
Vac Standby	Powerdown	V _{SBB}		4.0	_	5.25	\/	
V _{CC} Standby	Operating	V _{SB}		4.75	_	5.25	\ \	
Standby Current	Powerdown	I _{SBB}	V _{SBB} = 4.0V	_	_	8.0	mΑ	

^{*}Except Mode Programming Levels.

• AC CHARACTERISTICS BUS TIMING ($V_{CC} = 5.0V \pm 5\%$, $V_{SS} = 0V$, Ta = 0 $\sim +70^{\circ}$ C, unless otherwise noted.)

	Item	Symbol	Test Condition	Н	D6801	S0	Н	D6801	S5	Unit
	1000	Syllibor	Test condition	min	typ	max	min	typ	max	Uiiii
Cycle Time		t _{cyc}]	1	-	10	0.8	-	10	μs
Address Strobe Pulse Width "High"		PWASH		200	_	_	150	-	- I	ns
Address Strobe Ris	Address Strobe Rise Time			5	_	50	5	-	50	ns
Address Strobe Fal	l Time	t _{ASf}		5	_	50	5	-	50	ns
Address Strobe De	lay Time	tASD		60	_	_	30	-	-	ns
Enable Rise Time		ter		5	-	50	5	-	50	ns
Enable Fall Time		tef		5	_	50	5	-	50	ns
Enable Pulse Width	"High" Time	PWEH		450	_	_	340	-	l –	ns
Enable Pulse Width "Low" Time		PWEL	Fig. 1 Fig. 2	450	_	l –	350	-	_	ns
Address Strobe to Enable, Delay Time		tASED		60	-	_	30	_	_	ns
Address Delay Time		t _{AD}		_	-	260	-	-	260	ns
Address Delay Time for Latch (f = 1.0MHz)		tADL		_	-	270		-	260	ns
Data Set-up Write	Time	t _{DSW}		225	_	_	115	_	-	ns
Data Set-up Read 7	lime	tosa		80	_	_	70	_	_	ns
Data Hold Time	Read	t _{HR}		10	_	_	10	_	_	
Data Hold Time	Write	t _{HW}		20	-		20	-	_	ns
Address Set-up Tim	ne for Latch	tASL		60	_	_	50	-		ns
Address Hold Time	for Latch	tAHL		20	_	_	20	-	_	ns
Address Hold Time		t _{AH}		20	_	_	20	-	_	ns
Peripheral Read	Non-Multiplexed Bus	(tacen)		_	_	(610)	_	_	(420)	
Access Time	Multiplexed Bus	(t _{ACCM})		_	_	(600)	_		(420)	ns
Oscillator stabilizat	ion Time	t _{RC}	Fig. 10	100	_	_	100	-		ms
Processor Control S	Set-up Time	t _{PCS}	Fig. 11	200	_	-	200	-	_	ns

PERIPHERAL PORT TIMING (V_{CC} = 5.0V $\pm 5\%$, V_{SS} = 0V, Ta = 0 \sim +70 $^{\circ}$ C, unless otherwise noted.)

ltem	Item		Test Condition	min	typ	max	Unit
Peripheral Data Setup Time	Port 1, 2, 3, 4	t _{PDSU}	Fig. 3	200	_	_	ns
Peripheral Data Hold Time	Port 1, 2, 3, 4	t _{PDH}	Fig. 3	200	_	_	ns
Delay Time, Enable Positive Transition to OS3 Negative Transition		t _{OSD1}	Fig. 5	-	-	350	ns
Delay Time, Enable Positive 1 to OS3 Positive Transition	Fransition	t _{OSD2}	Fig. 5	_	-	350	ns
Delay Time, Enable Negative Transition to Peripheral Data Valid		t _{PWD}	Fig. 4	_	-	400	ns
Delay Time, Enable Negative Transition to Peripheral CMOS Data Valid	Port 2**, 4	tcmos	Fig. 4	_	_	2.0	μs
Input Strobe Pulse Width		t _{PWIS}	Fig. 6	200	_	_	ns
Input Data Hold Time	port 3	t _{IH}	Fig. 6	50	_	_	ns
Input Data Set-up Time	Port 3	t _{IS}	Fig. 6	20		-	ns

^{*}Except P₂₁ **10kΩ pull up register required for Port 2

TIMER, SCI TIMING (V_{CC} = 5.0V $\pm 5\%$, V_{SS} = 0V, Ta = 0 $^{\sim}$ +70 $^{\circ}$ C, unless otherwise noted.)

Item	Symbol	Test Condition	min	typ	max	Unit
Timer Input Pulse Width	t _{PWT}		2 ^t cyc+200	_	_	ns
Delay Time, Enable Positive Transition to Timer Out	t _{TOD}	Fig. 7	_	_	600	ns
SCI Input Clock Cycle	t _{Scyc}		1		_	t _{cyc}
SCI Input Clock Pulse Width	tpwsck		0.4		0.6	t _{Scyc}

MODE PROGRAMMING (V_{CC} = 5.0V ±5%, V_{SS} = 0V, Ta = 0 \sim +70 $^{\circ}$ C, unless otherwise noted.)

Item		Symbol	Test Condition	min	typ	max	Unit
Mode Programming Input "Low" Voltage		V _{MPL}		_	_	1.7	V
Mode Programming Input "High" Voltage		V _{MPH}		4.0	_	_	V
RES "Low" Pulse Width		PWRSTL	Fig. 8	3.0		-	t _{cyc}
Mode Programming Set-up Time		t _{MPS}		2.0	-	-	t _{cyc}
Mode Programming Hold Time	RES Rise Time $\geq 1\mu$ s	+		0	_		ns
	RES Rise Time $< 1\mu$ s	ТМРН		100	_	_	113




Figure 1 Expanded Multiplexed Bus Timing






Figure 2 Expanded Non-Multiplexed Bus Timing




Figure 3 Data Set-up and Hold Times (MCU Read)





Figure 5 Port 3 Output Strobe Timing (Single Chip Mode)



(NOTE)

- 1. 10 k Ω Pullup resistor required for Port 2 to reach 0.7 V_{CC} 2. Not applicable to P₃₁ 3. Port 4 cannot be pulled above V_{CC}

Port Data Delay Timing Figure 4 (MCU Write)




Figure 6 Port 3 Latch Timing (Single Chip Mode)







Figure 9 Bus Timing Test Loads

(a) CMOS Load



(b) TTL Load

Figure 10 Interrupt Sequence




Figure 11 Reset Timing



SIGNAL DESCRIPTIONS

Vcc and Vss

These two pins are used to supply power and ground to the chip. The voltage supplied will be +5 volts $\pm 5\%$.

XTAL and EXTAL

These connections are for a parallel reson. It fundamental crystal, AT cut. Divide by 4 circuitry is included with the internal clock, so a 4 MHz crystal may be used to run the system at 1 MHz. The divide by 4 circuitry allows for use of the inexpensive 3.58 MHz Color TV crystal for non-time critical applications. Two 22pF capacitors are needed from the two crystal pins to ground to insure reliable operation. EXTAL may be driven by an external clock source at a 4 MHz rate to run at 1 MHz with a 40/60% duty cycle. It is not restricted to 4 MHz, as it will divide by 4 any frequency less than or equal to 4 MHz. XTAL must be grounded if an external clock is used. The following are the recommended crystal parameters:

Nominal Crystal Parameter

Crystal Item	4 MHz	5 MHz
Co	7 pF max.	4.7 pF max.
Rs	60Ω max.	30Ω typ.




Figure 12 Crystal Interface

Vcc Standby

This pin will supply +5 volts $\pm 5\%$ to the standby RAM on the chip. The first 64 bytes of RAM will be maintained in the power down mode with 8 mA current max. The circuit of figure 13 can be utilized to assure that V_{CC} Standby does not go below V_{SBB} during power down.

To retain information in the RAM during power down the following procedure is necessary:

- Write "0" into the RAM enable bit, RAM E. RAM E is bit 6 of the RAM Control Register at location \$0014. This disables the standby RAM, thereby protecting it at power down.
- 2) Keep V_{CC} Standby greater than V_{SBB}.




Figure 13 Battery Backup for V_{CC} Standby

Reset (RES)

This input is used to reset and start the MCU from a power down condition, resulting from a power failure or an initial startup of the processor. On power up, the reset must be held "Low" for at least 100 ms. During operation, RES, when brought "Low", must be held "Low" at least 3 clock cycles.

When a "High" level is detected, the MCU does the following:

- 1) All the higher order address lines will be forced "High".
- 2) I/O Port 2 bits 2, 1, and 0 are latched into programmed control bits PC2, PC1 and PC0.
- The last two (\$FFFE, \$FFFF) locations in memory will be used to load the program addressed by the program counter.
- 4) The interrupt mask bit is set, must be cleared before the CPU can recognize maskable interrupts.

■ Enable (E

This supplies the external clock for the rest of the system when the internal oscillator is used. It is a single phase, TTL compatible clock, and will be the divide by 4 result of the crystal frequency. It will drive one TTL load and 90 pF.

Non-Maskable Interrupt (NMI)

A low-going edge on this input requests that a non-maskable-interrupt sequence be generated within the processor. As with interrupt Request signal, the processor will complete the current instruction that is being executed before it recognizes the $\overline{\text{NMI}}$ signal. The interrupt mask bit in the Condition Code Register has no effect on $\overline{\text{NMI}}$.

In response to an NMI interrupt, the Index Register, Program Counter, Accumulators, and Condition Code Register are stored on the stack. At the end of the sequence, a 16-bit address will be loaded that points to a vectoring address located in memory locations \$FFFC and \$FFFD. An address loaded at these locations causes the CPU to branch to a non-maskable interrupt service routine in memory.

A 3.3 $k\Omega$ external resistor to VCC should be used for wire-OR and optimum control of interrupts.

Inputs $\overline{IRQ_1}$ and \overline{NMI} are hardware interrupt lines that are sampled during E and will start the interrupt routine on the \overline{E} following the completion of an instruction.

● Interrupt Request (IRQ₁)

This level sensitive input requests that an interrupt sequence be generated within the machine. The processor will wait until it completes the current instruction that it being executed before it recognizes the request. At that time, if the interrupt mask bit in the Condition Code Register is not set, the machine will begin an interrupt sequence. The Index Register, Program Counter, Accumulators, and Condition Code Register are stored on the stack. Next the CPU will respond to the interrupt request by setting the interrupt mask bit "High" so that no further maskable interrupts may occur. At the end of the cycle, a 16-bit address will be loaded that points to a vectoring address which is located in memory locations \$FFF8 and \$FFF9. An address loaded at these locations causes the CPU to branch to an interrupt routine in memory.

The \overline{IRQ}_1 requires a 3.3 k Ω external resister to V_{CC} which should be used for wire-OR and optimum control of interrupts. Internal Interrupts will use an internal interrupt line (\overline{IRQ}_2) . This interrupt will operate the same as \overline{IRQ}_1 except that it will use the vector address of \$FFF0 through \$FFF7. \overline{IRQ}_1 will have priority over \overline{IRQ}_2 if both occur at the same time. The Interrupt Mask Bit in the condition code register masks both interrupts (See Table 1).

Table 1 Interrupt Vector Location

Highest Priority

Vector		Interrupt			
MSB	LSB	merupi			
FFFE	FFFF	RES			
FFFC	FFFD	NMI			
FFFA	FFFB	Software Interrupt (SWI)			
FFF8	FFF9	ĪRQ, (or ĪS3)			
FFF6	FFF7	ICF (Input Capture)			
PFF4	FFF5	OCF (Output Compare)			
FFF2	FFF3	TOF (Timer Overflow)			
FFFO	FFF1	SC, (RDRF + ORFE + TDRE)			

Lowest Priority

The following pins are available in the Single Chip Mode, and are associated with Port 3 only.

• Input Strobe (IS3) (SC₁)

This sets an interrupt for the processor when the $\overline{1S3}$ Enable bit is set. As shown in Figure 6 Input Strobe Timing, $\overline{1S3}$ will fall 115 minimum after data is valid on Port 3. If $\overline{1S3}$ Enable is set in the I/O Port 3 Control/Status Register, an interrupt will occur. If the latch enable bit in the I/O Port 3 Control/Status Register is set, this strobe will latch the input data from another device when that device has indicated that it has valid data.

Output Strobe (OS3) (SC₂)

This signal is used by the processor to strobe an external device, indicating valid data is on the I/O pins. The timing for the Output Strobe is shown in Figure 5 I/O Port 3 Control/Status Register is discussed in the following section.

The following pins are available in the Expanded Modes.

Read/Write (R/W) (SC₂)

This TTL compatible output signals the peripherals and memory devices whether the CPU is in a Read ("High") or a Write ("Low") state. The normal standby state of this signal is Read ("High"). This output is capable of driving one TTL load and 90 pF.

I/O Strobe (IOS) (SC₁)

In the expanded non-multiplexed mode of operation, \overline{IOS} internally decodes A_9 through A_{15} as zero's and A_8 as a one. This allows external access of the 256 locations from \$0100 to \$01FF. The timing diagrams are shown as figure 2.

Address Strobe (AS) (SC.)

In the expanded multiplexed mode of operation address strobe is output on this pin. This signal is used to latch the 8 LSB's of address which are multiplexed with data on Port 3. An 8-bit latch is utilized in conjunction with Address Strobe, as shown in figure 19. Expanded Multiplexed Mode. Address Strobe signals the latch when it is time to latch the address lines so the lines can become data bus lines during the E pulse. The timing for this singal is shown in Figure 1 of Bus Timing. This signal is also used to disable the address from the multiplexed bus allowing a deselect time, t_{ASD} before the data is enabled to the bus.

PORTS

There are four I/O ports on the HD6801S MCU; three 8-bit ports and one 5-bit port. There are two control lines associated with one of the 8-bit ports. Each port has an associated with only Data Direction Register which allows each I/O line to be programmed to act as an input or an output*. A "1" in the corresponding Data Direction Register bit will cause that I/O line to be an output. A "0" in the corresponding Data Direction Register bit will cause that I/O line to be an input. There are four ports: Port 1, Port 2, Port 3, and Port 4. Their addresses and the addresses of their Data Direction registers are given in Table 2.

* The only exception is bit 1 of Port 2, which can either be data input or Timer output.

Table 2 Port and Data Direction Register Addresses

Ports	Port Address	Data Direction Register Address
I/O Port 1	\$0002	\$0000
I/O Port 2	\$0003	\$0001
I/O Port 3	\$0006	\$0004
I/O Port 4	\$0007	\$0005

I/O Port 1

This is an 8-bit port whose individual bits may be defined as inputs or outputs by the corresponding bit in its data direction register. The 8 output buffers have three-state capability, allowing them to enter a high impedance state when the peripheral data lines are used as inputs. In order to be read properly, the voltage on the input lines must be greater than 2.0 V for a logic "1" and less than 0.8 V for a logic "0". As outputs, these lines are TTL compatible and may also be used as a source of up to 1 mA at 1.5 V to directly drive a Darlington base. After Reset, the I/O lines are configured as inputs. In all three modes, Port 1 is always parallel I/O.

I/O Port 2

This port has five lines that may be defined as inputs or outputs by its data direction register. The 5 output buffers have three-state capability, allowing them to enter a high impedance state when used as an input. In order to be read properly, the voltage on the input lines must be greater than 2.0 V for a logic "1" and less than 0.8 V for a logic "0". As outputs, this port has no internal pullup resistors but will drive TTL inputs directly. For driving CMOS inputs, external pullup resistors are required. After Reset, the I/O lines are configured as inputs. Three pins on Port 2 (pins 10, 9, and 8 of the chip) are used to program the mode of operation during reset. The values of these pins at reset are latched into the three MSB's (bits 7, 6, and 5) of Port 2 which are read only. This is explained in the Mode Selection Section.

In all three modes, Port 2 can be configured as I/O and provides access to the Serial Communications Interface and the Timer. Bit 1 is the only pin restricted to data input or Timer output.

I/O Port 3

This is an 8-bit port that can be configured as I/O, a data bus, or an address bus multiplexed with the data bus — depending on the mode of operation hardware programmed by the user at reset. As a data bus, Port 3 is bi-directional. As an input for peripherals, it must be supplied regular TTL levels, that is, greater than 2.0 V for a logic "1" and less than 0.8 V for a logic "0".



Its TTL compatible three-state output buffers are capable of driving one TTL load and 90 pF. In the Expanded Modes, after reset, the data direction register is inhibited and data flow depends on the state of the R/W line. The input strobe ($\overline{IS3}$) and the output strobe ($\overline{OS3}$) used for handshaking are explained later.

In the three modes, Port 3 assumes the following characteristics:

Single Chip Mode: Parallel Inputs/Outputs as programmed by its associated Data Direction Register. There are two control lines associated with this port in this mode, an input strobe and an output strobe, that can be used for handshaking. They are controlled by the I/O Port 3 Control/Status Register explained at the end of this section. Three options of Port 3 operations are sumarized as follows: (1) Port 3 input data can be latched using $\overline{\text{IS3}}$ (SC₁) as a control signal, (2) $\overline{\text{OS3}}$ can be generated by either an CPU read or write to Port 3's Data Register, and (3) and $\overline{\text{IRO}}$ interrupt can be enabled by an IS3 negative edge. Port 3 latch and strobe timing is shown in Fig. 5 and Fig. 6.

Expanded Non-Multiplexed Mode: In this mode, Port 3 becomes the data bus (D₀~D₂).

Expanded Multiplexed Mode: In this mode, Port 3 becomes both the data bus $(D_0 \sim D_7)$ and lower bits of the address bus $(A_0 \sim A_7)$. An address strobe output is true when the address is on the port.

I/O PORT 3 CONTROL/STATUS REGISTER

	7	6	5	4	3	2	1	0	
		153	х	oss	LATCH	х	×	×	
	IS3	IRQ i							ı
\$000F	FLAG	ENABLE			ENABLE			l	ı

- Bit 0: Not used.
- Bit 1; Not used.
- Bit 2; Not used.
- Bit 3; LATCH ENABLE. This controls the input latch for I/O Port 3. If this bit is set "High" the input data will be latched with the falling edge of the Input Strobe, IS3. This bit is cleared by reset, and the latch is "re-opened" with CPU read Port 3.
- Bit 4; OSS. (Output Strobe Select) This bit will select if the Output Strobe should be generated at $\overline{OS3}$ (SC₂) by a write to I/O Port 3 or a read of I/O Port 3. When this bit is cleared the strobe is generated by a read Port 3. When this bit is set the strobe is generated by a write Port 3.
- Bit 5; Not used.
- Bit 6; IS3 IRQ₁ ENABLE. When set, interrupt will be enabled whenever IS3 FLAG is set; when clear, interrupt is inhibited. This bit is cleared by RES.
- Bit 7; IS3 FLAG. This is a read only status bit that is set by the falling edge of the input strobe, IS3 (SC₁). It is cleared by a read of the Control/Status Register followed by a read or write of I/O Port 3. Reset will clear this bit.

I/O Port 4

This is an 8-bit port that can be configured as I/O or as address lines depending on the mode of operation. In order to be read properly, the voltage on the input lines must be greater than 2.0 V for a logic "1" and less than 0.8 V for a logic "0".

As outputs, each line is TTL compatible and can drive 1 TTL

load and 90 pF. After reset, the lines are configured as inputs. To use the pins as addresses, therefore, they should be programmed as outputs. In the three modes, Port 4 assumes the following characteristics:

Single Chip Mode: Parallel Inputs/Outputs as programmed by its associated Data Direction Register.

Expanded Non-Multiplexed Mode: In this mode, Port 4 is configured as the lower order address lines $(A_0 \sim A_7)$ by writing one's to the data direction register. When all eight address lines are not needed, the remaining lines, starting with the most significant bit, may be used as I/O (inputs only).

Expanded Multiplexed Mode: In this mode, Port 4 is configured as the higher order address lines $(A_8 \sim A_{15})$ by writing one's to the data direction register. When all eight address lines are not needed, the remaining lines, starting with the most significant bit. may be used as I/O (inputs only).

■ OPERATION MODES

The mode of operation that HD6801S will operate in after Reset is determined by hardware that the user must wire on pins 10, 9, and 8 of the chip. These pins are the three LSB's (I/O 2, I/O 1, and I/O 0 respectively) of Port 2. They are latched into programmed control bits PC2, PC1, and PC0 when reset goes high. I/O Port 2 Register is shown below.

PORT 2 DATA REGISTER

	7	6	5	4	3	2	1	0
\$0003	PC2	PC1	PC0	1/0 4	1/0.3	1/0 2	1/0 1	1/0 0

An example of external hardware that could be used for Mode Selection is shown in Fig. 14. The HD14053B provides the isolation between the peripheral device and MCU during Reset, which is necessary if data conflict can occur between peripheral device and Mode generation circuit.

As bits 5, 6 and 7 of Port 2 are read only, the mode cannot be changed through software. The mode selections are shown in Table 3.

The HD6801S is capable of operating in three basic modes; (1) Single Chip Mode, (2) Expanded Multiplexed Mode (compatible with HMCS6800 peripheral family) (3) Expanded Non-Multiplexed Mode.

Single Chip Mode

In the Single Chip Mode the Ports are configured for I/O.

This is shown in Figure 16 the single Chip Mode. In this mode, Port 3 will have two associated control lines, an input strobe and an output strobe for handshaking data.

Expanded Non-Multiplexed Mode

In this mode the HD6801S will directly address HMCS6800 peripherals with no external logic. In this mode Port 3 becomes the data bus. Port 4 becomes the $A_0 \sim A_7$ address bus or partial address and I/O (inputs only). Port 2 can be parallel I/O, serial I/O, Timer, or any combination of them. Port 1 is parallel I/O only. In this mode the HD6801S is expandable to 256 locations. The eight address lines associated with Port 4 may be substituted for I/O (inputs only) if a fewer number of address lines will satisfy the application (See Figure 17).




Figure 14 Recommended Circuit for Mode Selection




Figure 15 HD14053B Multiplexers/Demultiplexers




Figure 16 HD6801S MCU Single-Chip Mode

Figure 17 HD6801S MCU Expanded Non-Multiplexed Mode

Expanded Multiplexed Mode

In this mode Port 4 becomes higher order address lines with an alternative of substituting some of the address lines for I/O (inputs only). Port 3 is the data bus multiplexed with the lower order address lines differentiated by an output called Address Strobe. Port 2 is 5 lines of Parallel I/O, SCI, Timer, or any combination of them. Port 1 is 8 Parallel I/O lines. In this mode it is expandable to 65k words. (See Figure 18).

Lower order Address Bus Latches

Since the data bus is multiplexed with the lower order address bus in Port 3, latches are required to latch those address bits. The 74LS373 Transparent octal D-type latch can be used with the HD6801S to latch the least significant address byte. Figure 19 shows how to connect the latch to the HD6801S. The output control to the 74LS373 may be connected to ground.




Figure 18 HD6801S MCU Expanded Multiplexed Mode




Figure 19 Latch Connection

Mode and Port Summary MCU Signal Description

This section gives a description of the MCU signals for the various modes. SC1 and SC2 are signals which vary with the mode that the chip is in.

MODE	PORT 1 Eight Lines	PORT 2 Five Lines	PORT 3 Eight Lines	PORT 4 Eight Lines	SC ₁	SC ₂
SINGLE CHIP	I/O	1/0	1/0	I/O	IS3 (1)	ŌS3 (O)
EXPANDED MUX	1/0	1/0	ADDRESS BUS $(A_0 \sim A_7)$ DATA BUS $(D_0 \sim D_7)$	ADDRESS BUS* (A ₈ ~A ₁₅)	AS(O)	R/W(O)
EXPANDED NON-MUX	1/0	1/0	DATA BUS (D ₀ ~D ₇)	ADDRESS BUS* (A ₀ ~A ₇)	IOS(O)	R/W(O)

^{*}These lines can be substituted for I/O (Input Only) starting with the most significant address line. I = Input IS3 = Input Strobe OS3 = Output Strobe SC = Strobe Control

AS = Address Strobe



O = Output R/W = Read/Write

Table 3 Mode Selection Summary

Mode	P ₂₂ (PC2)	P ₂₁ (PC1)	P ₂₀ (PC0)	ROM	RAM	Interrupt Vectors	Bus Mode	Operating Mode
7	Н	Н	Н	1	1	ı	1	Single Chip
6	Н	Н	L	1	ı	ı	MUX(6)	Multiplexed/Partial Decode
5	Н	L	Н	1	1	ı	NMUX(6)	Non-Multiplexed/Partial Decode
4	н	L	L	į(2)	J(1)	1	ı	Single Chip Test
3	L	Н	н	E	E	E	MUX	Multiplexed/No RAM & ROM
2	L	н	L	E	1	E	MUX	Multiplexed/RAM
1	L	L	Н	1	ı	E	MUX	Multiplexed/RAM & ROM
0	L	L	L	1	1	J(3)	MUX	Multiplexed Test

LEGEND:

I - Internal

E - External

MUX - Multiplexed

NMUX - Non-Multiplexed

L - Logic "0"

H - Logic "1"

[NOTES]

- 1) Internal RAM is addressed at \$XX80
- 2) Internal ROM is disabled
- 3) RES vector is external for 2 cycles after RES goes "High"
- 4) Addresses associated with Ports 3 and 4 are considered external in Modes 0.
- 5) Addresses associated with Port 3 are considered external in Modes 5 and 6
- 6) Port 4 default is user data input; address output is optional by writing to Port 4 Data Direction Register

MEMORY MAPS

The MCU can provide up to 65k byte address space depending on the operating mode. A memory map for each operating mode is shown in Figure 20. The first 32 locations of each map are reserved for the MCU's internal register area, as shown in Table 4. With exceptions as indicated.

Table 4 Internal Register Area

Register	Address
Port 1 Data Direction Register***	00
Port 2 Data Direction Register ***	01
Port 1 Data Register	02
Port 2 Data Register	03
Port 3 Data Direction Register ***	04*
Port 4 Data Direction Register * * *	05**
Port 3 Data Register	06*
Port 4 Data Register	07**
Timer Control and Status Register	08
Counter (High Byte)	09
Counter (Low Byte)	0A
Output Compare Register (High Byte)	ОВ
Output Compare Register (Low Byte)	ос
Input Capture Register (High Byte)	0D
Input Capture Register (Low Byte)	0E
Port 3 Control and Status Register	OF*
Rate and Mode Control Register	10
Transmit/Receive Control and Status Register	11
Receive Data Register	12
Transmit Data Register	13
RAM Control Register	14
Reserved	15-1F

^{*} External address in Modes 0, 1, 2, 3, 5, 6; cannot be accessed in Mode 5 (No. IOS)

■ INTERRUPT FLOWCHART

The Interrupt flow chart is depicted in Figure 24 and is common to every interrupt excluding reset.



^{**} External addresses in Modes 0, 1, 2, 3
*** 1=Output, 0=Input




Figure 20 HD6801S Memory Maps




Figure 20 HD6801S Memory Maps (Continued)




Figure 20 HD6801S Memory Maps (Continued)




Figure 20 HD6801S Memory Maps (Continued)

■ PROGRAMMABLE TIMER

The HD6801S contains an on-chip 16-bit programmable timer which may be used to perform measurements on an input waveform while independently generating an output waveform. Pulse widths for both input and output signals may vary from a few microseconds to many seconds. The timer hardware consists of

- an 8-bit control and status register,
- a 16-bit free running counter.
- a 16-bit output compare register, and
- a 16-bit input capture register

A block diagram of the timer registers is shown in Figure 21.

Free Running Counter (\$0009:000A)

The key element in the programmable timer is a 16-bit free running counter which is driven to increasing values by E (Enable). The counter value may be read by the CPU software at any time. The counter is cleared to zero on RES and may be considered a read-only register with one exception. Any CPU write to the counter's address (\$09) will always result in preset value of \$FFF8 being loaded into the counter regardless of the value involved in the write. This preset figure is intended for testing operation of the part, but may be of value in some applications.

Output Compare Register (\$000B:000C)

The Output Compare Register is a 16-bit read/write register which is used to control an output waveform. The contents of this register are constantly compared with the current value of the free running counter. When a match is found, a flag is set (OCF) in the Timer Control and Status Register (TCSR) and the current value of the Output Level bit (OLVL) in the TCSR is clocked to the Output Level Register. Providing the Data Direction Register for Port 2, Bit 1 contains a "1" (Output), the output level register value will appear on the pin for Port 2 Bit 1. The values in the Output Compare Register and Output level bit may then be changed to control the output level on the next compare value. The Output Compare Register is set to \$FFFF during RES. The Compare function is inhibited for one cycle following a write to the high byte of the Output Compare Register to insure a valid 16-bit value is in the register before a compare is made.

Input Capture Register (\$000D:000E)

The Input Capture Register is a 16-bit read-only register used to store the current value of the free running counter when the proper transition of an external input signal occurs. The input transition change required to trigger the counter transfer is controlled by the input Edge bit (IEDG) in the TCSR. The Data Direction Register bit for Port 2 Bit 0. should* be clear (zero) in order to gate in the external input signal to the edge detect unit in the timer.

With Port 2 Bit 0 configured as an output and set to "1", the external input will still be seen by the edge detect unit.

Timer Control and Status Register (TCSR) (\$0008)

The Timer Control and Status Register consists of an 8-bit register of which all 8 bits are readable but only the low order 5 bits may be written. The upper three bits contain read-only timer status information and indicate that:

- · a proper transition has taken place on the input pin with a subsequent transfer of the current counter value to the input capture register.
- · a match has been found between the value in the free running counter and the output compare register, and
- · when \$0000 is in the free running counter.

Each of the flags may be enabled onto the HD6801 internal bus (IRQ₂) with an individual Enable bit in the TCSR. If the




Figure 21 Block Diagram of Programable Timer

Timer Control and Status Register

7	6	5	4	3	2	1	0	•
ICF	OCF	TOF	EICI	EOCI	ETOI	IEDG	OLVL	\$0008

I-bit in the HD6801S Condition Code Register has been cleared, a priority vectored interrupt will occur corresponding to the flag bit(s) set. A description for each bit follows:

- Bit 0 OLVL Output Level This value is clocked to the output level register on a successful output compare. If the DDR for Port 2 bit 1 is set, the value will appear on the output pin.
- Bit 1 IEDG Input Edge This bit controls which transition of an input will trigger a transfer of the counter to the input capture register. The DDR for Port 2 Bit 0 must be clear for this function to operate. IEDG = 0 Transfer takes place on a negative edge ("High"-to-"Low" transition).

IEDG = 1 Transfer takes place on a positive edge ("Low"-to-"High" transition).

- Bit 2 ETOI Enable Timer Overflow Interrupt When set, this bit enables $\overline{IRQ_2}$ to occur on the internal bus for a TOF interrupt; when clear the interrupt is inhibited.
- Bit 3 EOCI Enable Output Compare Interrupt When set, this bit enables $\overline{IRQ_2}$ to appear on the internal bus for an output compare interrupt; when clear the interrupt is inhibited.
- Bit 4 EICI Enable Input Capture Interrupt— When set, this bit enables $\overline{IRQ_2}$ to occur on the internal bus for an input capture interrupt; when clear the interrupt is inhibited.
- Bit 5 TOF Timer Overflow Flag This read-only bit is set when the counter contains \$FFFF. It is cleared by a read of the TCSR (with TOE set) followed by an CPU read of the Counter (\$09).
- Bit 6 OCF Output Compare Flag This read-only bit is set when a match is found between the output compare register and the free running counter. It is cleared by a read of the TCSR (with OCF set) followed by an CPU write to the output compare register (\$0B or \$0C).
- Bit 7 ICF Input Capture Flag This read-only status bit is set by a proper transition on the input; it is cleared by a read of the TCSR (with ICF set) followed by an CPU read of the Input Capture Register (\$0D).

■ SERIAL COMMUNICATIONS INTERFACE

The HD6801S contains a full-duplex asynchronous serial communications interface (SCI) on chip. The controller comprises a transmitter and a receiver which operate independently or each other but in the same data format and at the same data rate. Both transmitter and receiver communicate with the

CPU via the data bus and with the outside world via pins 2, 3, and 4 of Port 2. The hardware, software, and registers are explained in the following paragraphs.

Wake-Up Feature

In a typical multi-processor application, the software protocol will usually contain a destination address in the initial byte(s) of the message. In order to permit non-selected MCU's to ignore the remainder of the message, a wake-up feature is included whereby all further interrupt processing may be optionally inhibited until the beginning of the next message. When the next message appears, the hardware re-enables (or "wakes-up") the for the next message. The "wake-up" is automatically triggered by a string of ten consecutive 1's which indicates an idle transmit line. The software protocol must provide for the short idle period between any two consecutive messages.

• Programmable Options

The following features of the HD6801S serial I/O section are programmable:

- format standard mark/space (NRZ)
- Clock external or internal
- baud rate one of 4 per given CPU ϕ_2 clock frequency or external clock $\times 8$ input
- · wake-up feature enabled or disabled
- Interrupt requests enabled or masked individually for transmitter and receiver data registers
- clock output internal clock enabled or disabled to Port 2 (Bit 2)
- Port 2 (bits 3 and 4) dedicated or not dedicated to serial I/O individually for transmitter and receiver.

Serial Communications Hardware

The serial communications hardware is controlled by 4 registers as shown in Figure 22. The registers include:

- · an 8-bit control and status register
- · a 4-bit rate and mode control register (write only)
- · an 8-bit read only receive data register and
- · an 8-bit write only transmit data register.

In addition to the four registers, the serial I/O section utilizes bit 3 (serial input) and bit 4 (serial output) of Port 2. Bit 2 of Port 2 is utilized if the internal-clock-out or external-clock-in options are selected.

Transmit/Receive Control and Status (TRCS) Register

The TRCS register consists of an 8-bit register of which all 8 bits may be read while only bits $0\sim4$ may be written. The register is initialized to \$20 on \overline{RES} . The bits in the TRCS register are defined as follows:

Transmit/Receive Control and Status Register








Figure 22 Serial I/O Registers

Bit 0 WU "Wake-up" on Next Message — set by HD6801S software and cleared by hardware on receipt of ten consecutive 1's or reset of RE flag. It should be noted that RE flag should be set in advance of CPU set of WU flag.

Bit 1 TE Transmit Enable — set by HD6801S to produce preamble of nine consecutive 1's and to enable gating of transmitter output to Port 2, bit 4 regardless of the DDR value corresponding to this bit; when clear, serial I/O has no effect on Port 2 bit 4.

TE set should be after at least one bit time of data transmit rate from the set-up of transmit data rate and mode.

Bit 2 TIE Transmit Interrupt Enable — when set, will permit an \overline{IRQ}_2 interrupt to occur when bit 5 (TDRE) is set; when clear, the TDRE value is masked from the burn

Bit 3 RE Receiver Enable — when set, gates Port 2 bit 3 to input of receiver regardless of DDR value for this bit; when clear, serial I/O has no effect on Port 2 bit 3.

Bit 4 RIE

Receiver Interrupt Enable — when set, will permit an IRQ2 interrupt to occur when bit 7 (RDRF) or bit 6 (ORFE) is set; when clear, the interrupt is masked.

Bit 5 TDRE Transmit Data Register Empty — set by hardware when a transfer is made from the transmit data register to the output shift register. The TDRE bit is cleared by reading the status register, then

writing a new byte into the transmit data register, TDRE is initialized to 1 by \overline{RES} .

Bit 6 ORFE Over-Run-Framing Error — set by hardware when an overrun or framing error occurs (receive only). An overrun is defined as a new byte received with last byte still in Data Register/Buffer. A framing error has occurred when the byte boundaries in bit stream are not synchronized to bit counter. The ORFE bit is cleared by reading the status register, then reading the Receive Data Register, or by RES.

Bit 7 RDRF Receiver Data Register Full — Set by hardware when a transfer from the input shift register to the receiver data register is made. The RDRF bit is cleared by reading the status register, then reading the Receive Data Register, or by RES.


Rate and Mode Control Register

The Rate and Mode Control register controls the following serial I/O variables:

- · Baud rate
- format
- · clocking source, and
- · Port 2 bit 2 configuration

The register consists of 4 bits all of which are write-only and cleared on RES. The 4 bits in the register may be considered as a pair of 2-bit fields. The two low order bits control the bit rate for internal clocking and the remaining two bits control the format and clock select logic. The register definition is as follows:

Rate and Mode Control Register



Bit 0 SSO Speed Select — These bits select the Baud rate for Rit 1 SS1 the internal clock. The four rates which may be selected are a function of the CPU ϕ_2 clock frequency. Table 5 lists the available Baud rates.

Bit 2 CCO Clock Control and Format Select - this 2-bit field Bit 3 CC1 controls the format and clock select logic. Table 6 defines the bit field.

Table 5 SCI Bit Times and Bates

004	. 000	XTAL	2.4576 MHz	4.0 MHz	4.9152 MHz*
551	: SSO	Е	614.4 kHz	1.0 MHz	1.2288 MHz
0	0	E ÷ 16	26 μs/38,400 Baud	16 μs/62,500 Baud	13 μs/76,800 Baud
0	1	E ÷ 128	208 μs/4,800 Baud	128 μs/7812.5 Baud	104.2 μs/9,600 Baud
1	0	E ÷ 1024	1.67 ms/600 Baud	1.024 ms/976.6 Baud	833.3 μs/1,200 Baud
1	1	E ÷ 4096	6.67 ms/150 Baud	4.096 ms/244.1 Baud	3.33 ms/300 Baud

^{*} HD6801S5 Only

Table 6 SCI Format and Clock Source Control

CC1:	CC0	Format	Clock Source	Port 2 Bit 2	Port 2 Bit 3	Port 2 Bit 4
0	0	_	_	_	**	**
0	1	NRZ	Internal	Not Used	**	**
1	0	NRZ	Internal	Output*	**	**
1	1	NRZ	External	Input	**	**

Internally Generated Clock

If the user wishes for the serial I/O to furnish a clock, the following requirements are applicable:

- the values of RE and TE are immaterial.
- CC1, CC0 must be set to 10
- the maximum clock rate will be E ÷ 16.
- the clock will be at 1× the bit rate and will have a rising edge at mid-bit.

Externally Generated Clock

If the user wishes to provide an external clock for the serial I/O, the following requirements are applicable:

- the CC1, CC0, field in the Rate and Mode Control Register must be set to 11,
- the external clock must be set to 8 times (×8) the desired band rate and
- the maximum external clock frequency is 1.0 MHz.

Serial Operations

The serial I/O hardware should be initialized by the HD6801S software prior to operation. This sequence will normally consist of;

- · writing the desired operation control bits to the Rate and Mode Control Register and
- writing the desired operational control bits in the Transmit/ Receive Control and Status Register.

The Transmitter Enable (TE) and Receiver Enable (RE) bits may be left set for dedicated operations.

Transmit Operations

The transmit operation is enabled by the TE bit in the Transmit/Receive Control and Status Register. This bit when set, gates the output of the serial transmit shift register to Port 2 Bit 4 and takes unconditional control over the Data Direction Register value for Port 2, Bit 4.

Following a RES the user should configure both the Rate and Mode Control Register and the Transmit/Receive Control and Status Register for desired operation. Setting the TE bit during this procedure initiates the serial output by first transmitting a nine-bit preamble of 1's. Following the preamble, internal synchronization is established and the transmitter section is ready for operation.

At this point one of two situation exist:

- 1) if the Transmit Data Register is empty (TDRE = 1), a continuous string of ones will be sent indicating an idle line, or,
- 2) if data has been loaded into the Transmit Data Register (TDRE = 0), the word is transferred to the output shift register and transmission of the data word will begin.

During the transfer itself, the 0 start bit is first transmitted. Then the 8 data bits (beginning with bit 0) followed by the stop bit, are transmitted. When the Transmitter Data Register has been emptied, the hardware sets the TDRE flag bit.

If the HD6801S fails to respond to the flag within the proper time, (TDRE is still set when the next normal transfer from the parallel data register to the serial output register should occur) then a 1 will be sent (instead of a 0) at "Start" bit time, followed by more 1's until more data is supplied to the data register. No 0's will be sent while TDRE remains a 1.

Clock output is available regardless of values for bits RE and TE.

Bit 3 is used for serial input if RE = "1" in TRCS; bit 4 is used for serial output if TE = "1" in TRCS.

Receive Operation

The receive operation is enabled by the RE bit which gates in the serial input through Port 2 Bit 3. The receiver section operation is conditioned by the contents of the Transmit/ Receive Control and Status Register and the Rate and Mode Control Register.

The receiver bit interval is divided into 8 sub-intervals for internal synchronization. In the NRZ Mode, the received bit stream is synchronized by the first 0 (space) encountered.

The approximate center of each bit time is strobed during the next 10 bits. If the tenth bit is not a 1 (stop bit) a framing error is assumed, and bit ORFE is set. If the tenth bit as a 1, the data is transferred to the Receive Data Register, and interrupt flag RDRF is set. If RDRF is still set at the next tenth bit time, ORFE will be set, indicating an over-run has occurred. When the HD6801S responds to either flag (RDRF or ORFE) by reading the status register followed by reading the Data Register, RDRF (or ORFE) will be cleared.

■ RAM CONTROL REGISTER

This register, which is addressed at \$0014, gives status information about the standby RAM. A 0 in the RAM enable bit (RAM E) will disable the standby RAM, thereby protecting it at power down if V_{CC} Standby is held greater than V_{SBB} volts, as explained previously in the signal description for V_{CC} Standby.

RAM Control Register STBY \$0014 RAME х х х

Bit 0	Not	used.

Not used. Bit 1

Bit 2 Not used.

Bit 3 Not used.

Bit 4 Not used.

Bit 5 Not used.

Bit 6 RAME The RAM Enable control bit allows the user the ability to disable the standby RAM. This bit is set to a logic "1" by RES which enables the standby RAM and can be written to one or zero uner program control. When the RAM is disabled, data is read from external memory.

Big 7 STBY The Standby Power bit is cleared when the standby voltage is removed. This bit is a read/write sta-PWR tus flag that the user can read which indicates that the standby RAM voltage has been applied, and the data in the standby RAM is valid.

GENERAL DESCRIPTION OF INSTRUCTION SET

The HD6801S is upward object code compatible with the HD6800 as it implements the full HMCS6800 instruction set. The execution times of key instructions have been reduced to increase throughout. In addition, new instructions have been added; these include 16-bit operations and a hardware multiply.

Included in the instruction set section are the following:

- CPU Programming Model (Figure 23)
- Addressing modes
- Accumulator and memory instructions Table 7
- New instructions
- Index register and stack manipulations instructions Table
- Jump and branch instructions Table 9

- Condition code register manipulation instructions Table 10
- Instructions Execution times in machine cycles Table
- Summary of cycle by cycle operation Table 12
- Op codes Map Table 13

CPU Programming Model

The programming model for the HD6801S is shown in Figure 23. The double (D) accumulator is physically the same as the Accumulator A concatenated with the Accumulator B so that any operation using accumulator D will destroy information in A and B.




Figure 23 CPU Programming Model

CPU Addressing Modes

The HD6801S eight-bit microcomputer unit has seven address modes that can be used by a programmer, with the addressing mode a function of both the type of instruction and the coding within the instruction. A summary of the addressing modes for a particular instruction can be found in Table 11 along with the associated instruction execution time that is given in machine cycles. With a clock frequency of 4 MHz, these times would be microseconds.

Accumulator (ACCX) Addressing

In accumulator only addressing, either accumulator A or accumulator B is specified. These are one-byte instructions.

Immediate Addressing

In immediate addressing, the operand is contained in the second byte of the instruction except LDS and LDX which have the operand in the second and third bytes of the instruction. The CPU addresses this location when it fetches the immediate instruction for execution. These are two or three-byte instructions.

Table 7 Accumulator & Memory Instructions

							Add	dress	ng l	Vloc	les							0			on (iste		е
Operations	Mnemonic	IM	ME	D.	DIF	REC		IN	DE:		EX	ΓEN	ID	IMF	LIE	D	Boolean/	5	4	3	2	1	О
		ОР	~	#	ОР	~	#	ОР	~	#	ОР	~	#	ОР	~	#	Arithmetic Operation	н	ı	N	z	v	С
Add	ADDA	8B	2	2	9В	3	2	АВ	4	2	вв	4	3		T		A + B → A	\$	•	\$	1	\$	\$
	ADDB	СВ	2	2	DB	3	2	EB	4	2	FB	4.	3				$B + M \rightarrow B$	\$	•	\$	\$	\$	\$
Add Double	ADDD	СЗ	4	3	D3	5	2	E3	6	2	F3	6	3				A:B+M:M+1→A:B	•	•	\$	\$	\$	1
Add Accumulators	ABA	Ħ	H	 -	 	-	1	\vdash		-	-	-	-	1B	2	1	A + B → A	‡	•	\$	1	1	1
Add With Carry	ADCA	89	2	2	99	3	2	A9	4	2	В9	4	3	<u> </u>			A + M + C → A	1	•	\$	\$	1	1
riad With Carry	ADCB	C9	2	2	D9	3	2	E9	4	2	F9	4	3		T	-	B + M + C → B	1	•	‡	\$	1	1
AND	ANDA	84	2	├	94	3	2	A4	4	2	B4	4	3	-	\vdash	<u> </u>	A·M → A	•	•	‡	\$	R	1
AND	ANDB	C4	2	2	D4	3	2	E4	4	2	F4	4	3	 	-	-	B·M → B	•	•	\$	\$	R	•
Dit Tost	BIT A	85	2	2	95	3	2	A5	4	2	B5	4	3	-	├	┢	A·M	•	•	\$	\$	R	-
Bit Test		C5	2	2		3	2	E5	4	2	F5	4	3		├	\vdash	B·M		•	\$	‡	R	
	BIT B	C5	12	12	D5	3	12	6F	•	2			3		┝	-	00 → M	•	•	R	s	R	F
Clear	CLR		├-	<u> </u>	<u> </u>	_		ь	6	2	7F	6	3		<u> </u>	Ļ		1	<u> </u>				_
	CLRA	┼	+	-	 	_	+	<u> </u>	-	-	-	-	-	4F	2	1	00 → A	•	•	R	S	R	F
_	CLRB	+	\vdash	<u> </u>	<u> </u>	_	ļ.	<u> </u>	_	<u> </u>		<u> </u>	<u> </u>	5F	2	1	00 → B	•	•	R	S	R	F
Compare	CMPA	81	2	2	91	3	2	A1	4	2	B1	4	3	ļ	<u> </u>	_	A – M	•	•	\$	\$	\$	1
	СМРВ	C1	2	2	D1	3	2	E1	4	2	F1	4	3				B – M	•	•	\$	\$	\$	1
Compare Accumulators	CEA													11	2	1	A – B	•	•	‡	‡	‡	\$
Complement, 1's	COM							63	6	2	73	6	3				M → M	•	•	\$	\$	R	5
	COMA													43	2	1	$\overline{A} \to A$	•	•	\$	\$	R	5
	COMB		Г											53	2	1	$\overline{B} \to B$	•	•	\$	\$	R	1
Complement, 2's	NEG		T		T		T	60	6	2	70	6	3		Г		00 - M → M	•	•	\$	\$	1	C
(Negate)	NEGA		T				Ī				Ī			40	2	1	00 – A → A	•	•	1	\$	①	C
	NEGB						T						Г	50	2	1	00 - B → B	•	•	1	\$	1	C
Decimal Adjust, A	DAA													19	2	1	Converts binary add of BCD characters into BCD format	•	•	\$	\$	\$	(3
Decrement	DEC	1	T				T	6A	6	2	7A	6	3	1	T	T	M – 1 → M	•	•	\$	1	4	t
	DECA	1	T	1	T	_	t		1	\vdash		\vdash		4A	2	1	A – 1 → A	•	•	\$	\$	(4)	1
	DECB	1	t	T	t	\vdash	t	1	 	-				5A	2	1	B - 1 → B	•	•	\$	1	4	1
Exclusive OR	EORA	88	2	2	98	3	2	A8	4	2	B8	4	3	+	Ī	H	$A \oplus M \rightarrow A$	•	•	\$	\$	R	t.
Exclusive Off	EORB	C8	2	2	D8	3	2	E8	4	2	F8	4	3	├	1	╁	B ⊕ M→ B	•		1	1	R	١,
Increment	INC	+	+-	-	100	٦	-	6C	6	2	7C	6	3	├	┼	-	M + 1 → M	+	•	1	1	(5)	1
mcrement	INCA	-	+	\vdash	+	-	+	100	-	-	1,0	-	13	4C	2	1	A + 1 → A	•	•	1	1	(5)	-
		+	+	⊢	-	┝	+-	├	⊢	⊢	├-	├	⊢	┿	-			-	•	\$	1	(S)	1
	INCB	+	+-	<u> </u>		-	Ł	l.,	 	Ŀ		+	Ļ	5C	2	1	B + 1 → B	-	-	-	-	-	ŀ
Load Accumulator	LDAA	86	2	2	96	3	2	A6	4	2	В6	4	3	├	╄	├-	M → A	•	•	\$	\$	R	╀
Load Double	LDAB	C6 CC	3	3	D6 DC	3	2	E6	5	2	F6	5	3			-	$M \rightarrow B$ $M + 1 \rightarrow B, M \rightarrow A$	•	•	\$	‡	R	•
Accumulator	LUU	CC	3	3	DC	4	1	EC	1	1	FC	5	3		_	L		Ľ	<u> </u>	┡	<u> </u>	L	Ļ
Multiply Unsigned	MUL		1_		ļ				_	<u></u>		<u>L</u>	L	3D	10	1	A x B → A : B	•	•	•	•	•	0
OR, Inclusive	ORAA	8A	2	2	9A	3	2	AA	4	2	ВА	4	3		L	L	$A + M \rightarrow A$	•	•	\$	\$	R	•
	ORAB	CA	2	2	DA	3	2	EA	4	2	FA	4	3				B + M → B	•	•	\$	\$	R	Ī
Push Data	PSHA		T	Γ		Г	T		Π			Π	Π	36	3	1	A → Msp, SP – 1 → SP	•	•	•	•	•	Ť
	PSHB		Τ			Π	Τ		Γ	Π			Γ	37	3	1	$B \rightarrow Msp, SP - 1 \rightarrow SP$	•	•	•	•	•	Ť
Pull Data	PULA	1	T	Γ		T	T			П			1	32	4	1	SP + 1 → SP, Msp → A	•	•	•	•	•	t
	PULB		1	Г	1	Γ	T		Π	Π	Г	Π	T	33	4	1	$SP + 1 \rightarrow SP, Msp \rightarrow B$	•	•	•	•	•	t
Rotate Left	ROL	1	1	T	†	Г	T	69	6	2	79	6	3		T	T	I	•	•	\$	1	6	t
	ROLA	+	t^-	1	t -	\vdash	t	1	Ť	Ť	-	Ť	Ť	49	2	1	["] [•	•	1	1	6	t
	ROLB	+-	+	+-	+-	\vdash	+	+	+-	\vdash	 	\vdash	+	59	2	1	B C 67 60	•	•	\$	1	6	┸
Patota Bight		+	+-	-	┼	├-	+	66	6	12	76	-	3	100	+-	Ľ		-	•	1	1	6	+
Rotate Right	ROR	+-	╁	\vdash	+	\vdash	+	66	6	2	1/6	۱°	3	40	-	Ļ	\ <u>\</u> \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	-		1	1	6	ł
	RORA	+	+			├-	+		ـ	-	 	↓	₽	46	2	1	C 67 60	-	ļ-	4	_	-	1
	RORB	1	1		L				1		L	L	1	56	2	1	_	.•	•	\$	\$	6	l

The Condition Code Register notes are listed after Table 10.



Condition Code Addressing Modes Register Operations Mnemonic Boolean/ IMMED DIRECT INDEX EXTEND IMPLIED 5 3 2 1 0 4 Arithmetic Operation z v С OΡ OΡ OΡ н . N 2 3 ‡ 6 Shift Left ASL 68 6 78 6 • \$ Î **Arithmetic ‡** (6) ‡ ASLA 48 2 • • \$ ASLB 58 2 ‡ **‡** 6 Double Shift Î **6**) İ İ ASI D 05 3 1 Left, Arithmetic Shift Right ASR 6 2 77 6 3 • • \$ **‡** 6 Î Arithmetic 2 • \$ ‡ **6** ASRA 47 • ASRB 57 2 1 • \$ ‡ 6 \$ Shift Right 2 74 6 3 • • \$ 6 LSR 64 6 Logical • ‡ 6 ‡ LSRA 44 2 1 • ‡ LSRB 54 2 1 • • **‡** \$ 6 **Double Shift** ACC A/ ACC B LSBD 04 3 1 • R t ര Î . Right Logical A0 B7 STAA 2 Α7 4 2 B7 $A \rightarrow M$ • • 1 **‡** R ٠ Accumulator STAB D7 3 2 E7 4 2 F7 4 3 $B \rightarrow M$ • • ‡ ‡ R Store Double $A \rightarrow M$ 1 \$ R חם 4 2 ED 5 2 FD 5 3 • . STD $B \rightarrow M + 1$ Accumulator **‡ ‡** Subtract SURA 80 2 2 90 3 2 A0 4 2 Во 4 3 $A - M \rightarrow A$ • ‡ Î CO 2 2 DO 2 EO 4 2 FO 4 3 B - M → B • **‡** ‡ ‡ Î SUBB 3 . A : B - M : M + 1 → A : B 3 2 **‡ ‡** \$ **Double Subtract** SUBD 83 4 93 5 2 A3 6 В3 6 3 ٠ • Subtract SBA 10 2 $A - B \rightarrow A$ 1 t ŧ ‡ Accumulators SBCA 82 2 2 2 2 B2 $A - M - C \rightarrow A$ **‡ ‡ ‡** \$ 92 3 A2 4 4 3 • • With Carry SBCB C2 2 2 D2 3 2 E2 4 2 F2 4 3 $B - M - C \rightarrow B$ • • | ‡ | ‡ | ‡ Transfer TAB 16 2 1 A → B • ‡ ‡ R Accumulators 17 2 1 B → A • ‡ ‡ R TBA 2 7D M - 00• ‡ ‡ R R Test Zero or TST 6D 6 6 3 • Minus A - 00• ‡ ‡ R R TSTA 40 2 1 • • ‡ ‡ R R **TSTB** 5D 2 1 B - 00 •

Table 7 Accumulator & Memory Instructions (Continued)

The Condition Code Register notes are listed after Table 10.

Direct Addressing

In direct addressing, the address of the operand is contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes in the machine i.e., locations zero through 255. Enhanced execution times are achieved by storing data in these locations. In most configurations, it should be a random access memory. These are two-byte instructions.

Extended Addressing

In extended addressing, the address contained in the second byte of the instruction is used as the higher eight-bits of the address of the operand. The third byte of the instruction is used as the lower eight-bits of the address for the operand. This is an absolute address in memory. These are three-byte instructions.

Indexed Addressing

In indexed addressing, the address contained in the second byte of the instruction is added to the index register's lowest eight bits in the CPU. The carry is then added to the higher order eight bits of the index register. This result is then used to address memory. The modified address is held in a temporary address register so there is no change to the index register. These are two-byte instructions.

Implied Addressing

In the implied addressing mode the instruction gives the address (i.e., stack pointer, index register, etc.). These are one-byte instructions.

Relative Addressing

In relative addressing, the address contained in the second byte of the instruction is added to the program counter's lowest eight bits plus two. The carry or borrow is then added to the high eight bits. This allows the user to address data within a range of -126 to +129 bytes of the present instruction. These are two-byte instructions.

New Instructions

In addition to the existing 6800 Instruction Set, the following new instructions are incorporated in the HD6801S Microcomputer.

- ABX Adds the 8-bit unsigned accumulator B to the 16-bit X-Register taking into account the possible carry out of the low order bare of the X-Register.
- ADDD Adds the double precision ACCD* to to double precision value M:M+1 and places the results in ACCD.
- ASLD Shifts all bits of ACCD one place to the left. Bit 0 is loaded with zero. The C bit is loaded from the most significant bit of ACCD.
- LDD Loads the contents of double precision memory location into the double accumulator A:B. The condition codes are set according to the data.
- LSRD Shifts all bits of ACCD one place to the right. Bit 15 is loaded with zero. The C bit is loaded from the least significant bit to ACCD.
- MUL Multiplies the 8 bits in accumulator A with the 8 bits in accumulator B to obtain a 16-bit unsigned number in A:B, ACCA contains MSB of result.
- **PSHX** The contents of the index register is pushed onto the stack at the address contained in the stack pointer. The stack pointer is decremented by 2.
- **PULX** The index register is pulled from the stack beginning at the current address contained in the stack pointer +1. The stack pointer is incremented by 2 in total.
- STD Stores the contents of double accumulator A:B in memory. The contents of ACCD remain unchanged.
- **SUBD** Subtracts the contents of M:M + 1 from the contents of double accumulator AB and places the result in ACCD.
- BRN Never branches. If effect, this instruction can be considered a two byte NOP (No operation) requiring three cycles for execution.
- CPX Internal processing modified to permit its use with any conditional branch instruction.

Table 8 Index Register and Stack Manipulation Instructions

							Add	dress	ing	Mod	des						Boolean/	(on (е
Pointer Operations	Mnemonic	IM	ME	D.	DII	REC	CT.	IN	DE	×	EX.	TNE)	IMP	LIE	D	Arithmetic Operation	5	4	3	2	1	0
		OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#		Н	1	N	z	>	С
Compare Index Reg	CPX	8C	4	3	9C	5	2	AC	6	2	ВС	6	3				X-M: M + 1	•	•	\$	‡	\$	\$
Decrement Index Reg	DEX			Γ		T								09	3	1	X – 1 → X	•	•	•	\$	•	•
Decrement Stack Pntr	DES		Γ											34	3	1	SP - 1 → SP	•	•	•	•	•	•
Increment Index Reg	INX													08	3	1	X + 1 → X	•	•	•	\$	•	•
Increment Stack Pntr	INS													31	3	1	SP + 1 → SP	•	•	•	•	•	•
Load Index Reg	LDX	CE	3	3	DE	4	2	EE	5	2	FE	5	3				$M \rightarrow X_H$, $(M+1) \rightarrow X_L$	•	•	7	‡	R	•
Load Stack Pntr	LDS	8E	3	3	9E	4	2	ΑE	5	2	BE	5	3				$M \rightarrow SP_H, (M+1) \rightarrow SP_L$	•	•	7	\$	R	•
Store Index Reg	STX	T			DF	4	2	EF	5	2	FF	5	3				$X_H \rightarrow M, X_L \rightarrow (M+1)$	•	•	7	\$	R	•
Store Stack Pntr	STS				9F	4	2	AF	5	2	BF	5	3				$SP_H \rightarrow M, SP_L \rightarrow (M+1)$	•	•	0	\$	R	•
Index Reg → Stack Pntr	TXS		T	1		Г	T							35	3	1	X - 1 → SP	•	•	•	•	•	•
Stack Pntr → Index Reg	TSX		1	Г					Ī					30	3	1	SP + 1 → X	•	•	•	•	•	•
Add	ABX		Г			П								3A	3	1	$B + X \rightarrow X$	•	•	•	•	•	•
Push Data	PSHX		Г			Γ	T							3C	4	1	$X_L \rightarrow M_{sp}$, SP – 1 \rightarrow SP	•	•	•	•	•	•
																	$X_H \rightarrow M_{sp}$, SP - 1 \rightarrow SP	1	ļ	ļ			1
Pull Data	PULX	1				T	T							38	5	1	$SP + 1 \rightarrow SP, M_{sp} \rightarrow X_{H}$	•	•	•	•	•	•
																	SP + 1 → SP, M _{SD} → X _L						

The Condition Code Register notes are listed after Table 10.



^{*}ACCD is the 16 bit register (A:B) formed by concatenating the A and B accumulators. The A-accumulator is the most significant byte.

Table 9 Jump and Branch Instructions

							Ac	ldres	sing	Мо	des							T		diti Reg			В
Operations	Mnemonic	REL	ATI	VE	DII	REC	СТ	IN	DE:	X	EX	TNE)	IMP	LIE	D	Branch Test	5	4	3	2	1	0
		OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#		Н	1	N	z	٧	С
Branch Always	BRA	20	3	2													None	•	•	•	•	•	•
Branch Never	BRN	21	3	2													None	•	•	•	•	•	•
Branch If Carry Clear	BCC	24	3	2													C = 0	•	•	•	•	•	•
Branch If Carry Set	BCS	25	3	2									Г				C = 1	•	•	•	•	•	•
Branch If = Zero	BEQ	27	3	2													Z = 1	•	•	•	•	•	•
Branch If ≥ Zero	BGE	2C	3	2													N ⊕ V ≈ 0	•	•	•	•	•	•
Branch If > Zero	BGT	2E	3	2			T										Z + (N + V) = 0	•	•	•	•	•	•
Branch If Higher	ВНІ	22	3	2													C + Z = 0	•	•	•	•	•	•
Branch If ≤ Zeró	BLE	2F	3	2							i						Z + (N + V) = 1	•	•	•	•	•	•
Branch If Lower Or Same	BLS	23	3	2													C + Z = 1	•	•	•	•	•	•
Branch If < Zero	BLT	2D	3	2			Г										N + V = 1	•	•	•	•	•	•
Branch If Minus	вмі	2B	3	2									T				N = 1	•	•	•	•	•	•
Branch If Not Equal Zero	BNE	26	3	2													Z = 0	•	•	•	•	•	•
Branch If Overflow Clear	BVC	28	3	2													V = 0	•	•	•	•	•	•
Branch If Overflow Set	BVS	29	3	2													V = 1	•	•	•	•	•	•
Branch If Plus	BPL	2A	3	2					I				T				N = 0	•	•	•	•	•	•
Branch To Subroutine	BSR	8D	6	2			Π		Ī				T					•	•	•	•	•	•
Jump	JMP					T	T	6E	3	2	7E	3	3					•	•	•	•	•	•
Jump To Subroutine	JSR			1	9D	5	2	AD	6	2	BD	6	3					•	•	•	•	•	•
No Operation	NOP													01	2	1	Advances Prog. Cntr. Only	•	•	•	•	•	•
Return From Interrupt	RTI			Г			T	1				T		3B	10	1		-		_	8	_	
Return From Subroutine	RTS													39	5	1		•	•	•	•	•	•
Software Interrupt	SWI												T	3F	12	1	1	•	S	•	•	•	•
Wait for Interrupt	WAI	T		T			Τ					Π	T	3E	9	1	1	•	9	•	•	•	•

Table 10 Condition Code Register Manipulation Instructions

		Addre	ssingN	Nodes		С	ondit	ion C	ode f	Regist	ter
Operations	Mnemonic	IM	PLIE	D	Boolean Operation	5	4	3	2	1	0
		OP	~	#		Н	ı	N	Z	V	С
Clear Carry	CLC	OC.	2	1	0 → C	•	•	•	•	•	R
Clear Interrupt Mask	CLI	0E	2	1	O → I	•	R	•	•	•	
Clear Overflow	CLV	0A	2	1	0 → V	•	•	•	•	R	•
Set Carry	SEC	0D	2	1	1 → C	•	•	•	•	•	S
Set Interrupt Mask	SEI	OF	2	1	1 → I	•	S	•	•	•	•
Set Overflow	SEV	OB	2	1	1 → V	•	•	•	•	S	•
Accumulator A → CCR	TAP	06	2	1	A→ CCR			_ (<u> </u>		_
CCR → Accumulator A	TPA	07	2	1	CCR → A	•	•	•	•	•	•

Condition Code Register Notes: (Bit set it test is true and cleared otherwise)

- (Bit V) (Bit C) (Bit C) (Bit V) (Bit V)
- Test: Result = 10000000?
 Test: Result = 00000000?
 Test: Result = 00000000?
 Test: Result = 00000000?
 Test: Decimal value of most significant BCD Character greater than nine? (Not cleared if previously set)
 Test: Operand = 10000000 prior to execution?
 Test: Operand = 01111111 prior to execution?
 Test: Set equal to result of N⊕C after shift has occurred.
 Test: Result less than zero? (Bit 15 = 1)
 Load Condition Code Register from Stack. (See Special Operations)
 Set when interrupt occurs. If previously set, a Non-Maskable Interrupt is required to exit the wait state.
 Set according to the contents of Accumulator A.
 Set equal to result of Bit 7 (AccB)

- (Bit V)
 (Bit N)
 (Bit N)
 (Bit N)
 (Bit I)
 (C)
 (Bit C)

Table 11 Instruction Execution Times in Machine Cycles

	ACCX	Imme- diate	Direct	Ex- tended	In- dexed	lm- plied	Re- lative		ACCX	Imme- diate	Direct	Ex- tended	In- dexed	lm- plied	Re- lative
ABA	•	•	•	•	•	2	•	INX	•	•	•	•	•	3	•
ABX	•	•	•	•	•	3	•	JMP	•	•	•	3	3	•	•
ADC	•	2	3	4	4	•	•	JSR	•	•	5	6	6	•	•
ADD	•	2	3	4	4	•	•	LDA	•	2	3	4	4	•	•
ADDD	•	4	5	6	6	•	•	LDD	•	3	4	5	5	•	•
AND	•	2	3	4	4	•	•	LDS	•	3	4	5	5	•	•
ASL	2	•	•	6	6	•	•	LDX	•	3	4	5	5	•	•
ASLD	•	•	•	•	•	3	•	LSR	2	•	•	6	6	•	•
ASR	2	•	•	6	6	•	•	LSRD	•	•	•	•	•	3	•
BCC	•	•	•	•	•	•	3	MUL	•	•	•	•	•	10	•
BCS	•	•	•	•	•	•	3	NEG	2	•	•	6	6	•	•
BEQ	•	•	•	•	•	•	3	NOP	•	•	•	•	•	2	•
BGE	•	•	•	•	•	•	3	ORA	•	2	3	4	4	•	•
BGT	•	•	•	•	•	•	3	PSH	3	•	•	•	•	•	•
вні	•	•	•	•	•	•	3	PSHX	•	•	•	•	•	4	•
BIT	•	2	3	4	4	•	•	PUL	4	•	•	•	•	•	•
BLE	•	•	•	•	•	•	3	PULX	•	•	•	•	•	5	•
BLS	•	•	•	•	•	•	3	ROL	2	•	•	6	6	•	•
BLT	•	•	•	•	/ ●	•	3	ROR	2	•	•	6	6	•	•
вмі	•	•	•	•	•	•	3	RTI	•	•	•	•	•	10	•
BNE	•	•	•	•	•	•	3	RTS	•	•	•	•	•	5	•
BPL	•	•	•	•	•	•	3	SBA	•	•	•	•	•	2	•
BRA	•	•	•	•	•	•	3	SBC	•	2	3	4	4	•	•
BRN		•	•	•	•	•	3	SEC	· •	•	•	•	•	2	•
BSR	•	•	•	•	•	•	6	SEI	•	•	•	•	•	2	•
BVC	•		•	•	•	•	3	SEV	•	•	•	•	•	2	•
BVS	•	•	•	•	•	•	3	STA	•	•	3	4	4	•	•
CBA	•	•	•	•	•	2	•	STD	•	•	4	5	5	•	•
CLC	•	•	•	•	•	2	•	STS	•	•	4	5	5	•	•
CLI	•	•		•	•	2	•	STX	•	•	4	5	5	•	•
CLR	2	•	•	6	6	•	•	SUB	•	2	3	4	4	•	•
CLV	•	•	•	•	•	2	•	SUBD	•	4	5	6	6	•	•
CMP	•	2	3	4	4	•	•	SWI	•	•	•	•	•	12	•
COM	2	•	•	6	6	•	•	TAB	•	•	•	•	•	2	•
CPX	•	4	5	6	6	•	•	TAP	•	•	•	•	•	2	•
DAA	•	-	•	•	•	2	•	ТВА	•	•	•	•	•	2	•
DEC	2	•	•	6	6	•	•	TPA	•	•	•	•	•	2	•
DES	•	•	•	•	•	3	•	TST	2	•	•	6	6	•	•
DEX	•	•	•	•	•	3	•	TSX	•	•	•	•	•	3	•
EOR		2	3	4	4	•	•	TXS	•	•	•	•	•	3	•
INC	2	•	•	6	6	•	•	WAI	•	•	•	•	•	9	•
	•	•	•	•	•	3	•	***	-	-	-			-	
INS	•	•	•	•	•	3	•								



• Summary of Cycle by Cycle Operation

Table 12 provides a detailed description of the information present on the Address Bus, Data Bus, and the Read/Write line (R/\overline{W}) during each cycle for each instruction.

This information is useful in comparing actual with expected results during debug of both software and hardware as the

control program is executed. The information is categorized in groups according to addressing mode and number of cycles per instruction. (In general, instructions with the same addressing mode and number of cycles execute in the same manner; exceptions are indicated in the table).

Table 12 Cycle by Cycle Operation

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
MMEDIATE					
ADC EOR	2	1	Op Code Address	1	Op Code
ADD LDA		2	Op Code Address + 1	1	Operand Data
AND ORA					
BIT SBC					
CMP SUB					
LDS	3	1	Op Code Address	1	Op Code
LDX		2	Op Code Address + 1	1	Operand Data (High Order Byte)
LDD		3	Op Code Address + 2	1	Operand Data (Low Order Byte)
CPX	4	1	Op Code Address	1	Op Code
SUBD		2	Op Code Address + 1	1	Operand Data (High Order Byte)
ADDD		3	Op Code Address + 2	1	Operand Data (Low Order Byte)
		4	Address Bus FFFF	1	Low Byte of Restart Vector
DIRECT					
ADC EOR	3	1	Op Code Address	1 1	Op Code
ADD LDA	"	2	Op Code Address + 1	1	Address of Operand
AND ORA		3	Address of Operand	i	Operand Data
BIT SBC	}		, taaroo or operana		
CMP SUB					
STA	3	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Destination Address
		3	Destination Address	0	Data from Accumulator
LDS	4	1	Op Code Address	1	Op Code
LDX		2	Op Code Address + 1	1	Address of Operand
LDD		3	Address of Operand	1	Operand Data (High Order Byte)
		4	Operand Address + 1	1	Operand Data (Low Order Byte)
STS	4	1	Op Code Address	1	Op Code
STX		2	Op Code Address + 1	1	Address of Operand
STD		3	Address of Operand	0	Register Data (High Order Byte)
		4	Address of Operand + 1	0	Register Data (Low Order Byte)
CPX	5	1	Op Code Address	1	Op Code
SUBD		2	Op Code Address + 1	1	Address of Operand
ADDD		3	Operand Address	1	Operand Data (High Order Byte)
		4	Operand Address + 1	1	Operand Data (Low Order Byte)
		5	Address Bus FFFF	1	Low Byte of Restart Vector
JSR	5	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Irrelevant Data
		3	Subroutine Address	1	First Subroutine Op Code
		4	Stack Pointer	0	Return Address (Low Order Byte)
	1	5	Stack Pointer + 1	0	Return Address (High Order Byte)



Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
NDEXED					
JMP	3	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Offset
	,	3	Address Bus FFFF	1	Low Byte of Restart Vector
ADC EOR	4	1	Op Code Address	1	Op Code
ADD LDA		2	Op Code Address + 1	1	Offset
AND ORA		3	Address Bus FFFF	1	Low Byte of Restart Vector
BIT SBC		4	Index Register Plus Offset	1	Operand Data
CMP SUB					
STA	4	1	Op Code Address	1	Op Code
	İ	2	Op Code Address + 1	1	Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register Plus Offset	0	Operand Data
LDS	5	1	Op Code Address	1	Op Code
LDX		2	Op Code Address + 1	1	Offset
LDD		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register Plus Offset	1	Operand Data (High Order Byte)
		5	Index Register Plus Offset + 1	1	Operand Data (Low Order Byte)
STS	5	1	Op Code Address	1	Op Code
STX		2	Op Code Address + 1	1	Offset
STD		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register Plus Offset	0	Operand Data (High Order Byte)
		5	Index Register Plus Offset + 1	0	Operand Data (Low Order Byte)
ASL LSR	6	1	Op Code Address	1	Op Code
ASR NEG		2	Op Code Address + 1	1	Offset
CLR ROL	Ì	3	Address Bus FFFF	1,	Low Byte of Restart Vector
COM ROR		4	Index Register Plus Offset	1	Current Operand Data
DEC TST*		5	Address Bus FFFF	1	Low Byte of Restart Vector
INC		6	Index Register Plus Offset	0	New Operand Data
CPX	6	1	Op Code Address	1	Op Code
SUBD		2	Op Code Address + 1	1	Offset
ADDD		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register + Offset	1	Operand Data (High Order Byte)
		5	Index Register + Offset + 1	1	Operand Data (Low Order Byte)
		6	Address Bus FFFF	1	Low Byte of Restart Vector
JSR	6	1	Op Code Address	1	Op Code
	-	2	Op Code Address + 1	i	Offset
		3	Address Bus FFFF	i	Low Byte of Restart Vector
		4	Index Register + Offset	1	First Subroutine Op Code
		5	Stack Pointer	Ö	Return Address (Low Order Byte)
	1	6	Stack Pointer – 1	Ô	Return Address (High Order Byte)

^{*}In the TST instruction, R/W line of the sixth cycle is "1" level, and AB = FFFF, DB = Low Byte of Reset Vector.



Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
EXTENDED					
JMP	3	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Jump Address (High Order Byte)
		3	Op Code Address + 2	1	Jump Address (Low Order Byte)
ADC EOR	4	1	Op Code Address	1	Op Code
ADD LDA		2	Op Code Address + 1	1	Address of Operand (High Order Byte)
AND ORA		3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
BIT SBC		4	Address of Operand	1	Operand Data
CMP SUB					
STA	4	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Destination Address (High Order Byte)
		3	Op Code Address + 2	1	Destination Address (Low Order Byte)
		4	Operand Destination Address	0	Data from Accumulator
LDS	5	1	Op Code Address	1	Op Code
LDX		2	Op Code Address + 1	1	Address of Operand (High Order Byte)
LDD		3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
		4	Address of Operand	1	Operand Data (High Order Byte)
		5	Address of Operand + 1	1	Operand Data (Low Order Byte)
STS	5	1	Op Code Address	1	Op Code
STX		2	Op Code Address + 1	1	Address of Operand (High Order Byte)
STD	1	3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
		4	Address of Operand	0	Operand Data (High Order Byte)
	į	5	Address of Operand + 1	0	Operand Data (Low Order Byte)
ASL LSR	6	1	Op Code Address	1	Op Code
ASR NEG		2	Op Code Address + 1	1	Address of Operand (High Order Byte)
CLR ROL		3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
COM ROR		4	Address of Operand	1	Current Operand Data
DEC TST*		5	Address Bus FFFF	1	Low Byte of Restart Vector
INC		6	Address of Operand	0	New Operand Data
CPX	6	1	Op Code Address	1	Op Code
SUBD		2	Op Code Address + 1	1	Operand Address (High Order Byte)
ADDD		3	Op Code Address + 2	1	Operand Address (Low Order Byte)
		4	Operand Address	1	Operand Data (High Order Byte)
	ĺ	5	Operand Address + 1	1	Operand Data (Low Order Byte)
		6	Address Bus FFFF	1	Low Byte of Restart Vector
JSR	6	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Address of Subroutine (High Order Byte
		3	Op Code Address + 2	1	Address of Subroutine (Low Order Byte
		4	Subroutine Starting Address	1	Op Code of Next Instruction
		5	Stack Pointer	0	Return Address (Low Order Byte)
	1	6	Stack Pointer – 1	0	Return Address (High Order Byte)

*In the TST instruction, R/\overline{W} line of the sixth cycle is "1" level, and AB=FFFF, DB=Low Byte of Reset Vector.



Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
IMPLIED			,		
ABA DAA SEC ASL DEC SEI ASR INC SEV CBA LSR TAB CLC NEG TAP CLI NOP TBA CLR ROL TPA CLV ROR TST COM SBA	2	1 2	Op Code Address Op Code Address + 1	1	Op Code Op Code of Next Instruction
ABX	3	1 2 3	Op Code Address Op Code Address + 1 Address Bus FFFF	1 1 1	Op Code Irrelevant Data Low Byte of Restart Vector
ASLD LSRD	3	1 2 3	Op Code Address Op Code Address + 1 Address Bus FFFF	1 1 1	Op Code Irrelevant Data Low Byte of Restart Vector
DES INS	3	1 2 3	Op Code Address Op Code Address + 1 Previous Register Contents	1 1 1	Op Code Op Code of Next Instruction Irrelevant Data
INX DEX	3	1 2 3	Op Code Address Op Code Address + 1 Address Bus FFFF	1 1 1	Op Code Op Code of Next Instruction Low Byte of Restart Vector
PSHA PSHB	3	1 2 3	Op Code Address Op Code Address + 1 Stack Pointer	1 1 0	Op Code Op Code of Next Instruction Accumulator Data
TSX	3	1 2 3	Op Code Address Op Code Address + 1 Stack Pointer	1 1 1	Op Code Op Code of Next Instruction Irrelevant Data
TXS	3	1 2 3	Op Code Address Op Code Address + 1 Address Bus FFFF	1 1 1	Op Code Op Code of Next Instruction Low Byte of Restart Vector
PULA PULB	4	1 2 3 4	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer + 1	1 1 1 1	Op Code Op Code of Next Instruction Irrelevant Data
PSHX	4	1 2 3 4	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer - 1	1 1 0 0	Op Code Irrelevant Data Index Register (Low Order Byte) Index Register (High Order Byte)
PULX	5	1 2 3 4 5	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer + 1 Stack Pointer + 2	1 1 1 1 1	Op Code Irrelevant Data Irrelevant Data Index Register (High Order Byte) Index Register (Low Order Byte)
RTS	5	1 2 3 4	Op Code Address Op Code Address 1 Stack Pointer Stack Pointer + 1 Stack Pointer + 2	1 1 1	Op Code Irrelevant Data Irrelevant Data Address of Next Instruction (High Order Byte) Address of Next Instruction (Low Order Byte)
WAI**	9	1 2 3 4	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer - 1	1 1 0 0	Op Code Op Code of Next Instruction Return Address (Low Order Byte) Return Address (High Order Byte)



Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
WAI**		5	Stack Pointer – 2	0	Index Register (Low Order Byte)
		6	Stack Pointer – 3	0	Index Register (High Order Byte)
		7	Stack Pointer — 4	0	Contents of Accumulator A
		8	Stack Pointer - 5	0	Contents of Accumulator B
		9	Stack Pointer — 6	0	Contents of Cond. Code Register
MUL	10	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Irrelevant Data
		3	Address Bus FFFF	1	Low Byte of Restart Vector
	į	4	Address Bus FFFF	₹1	Low Byte of Restart Vector
		5	Address Bus FFFF	1	Low Byte of Restart Vector
		6	Address Bus FFFF	1	Low Byte of Restart Vector
	1	7	Address Bus FFFF	1	Low Byte of Restart Vector
		8	Address Bus FFFF	1	Low Byte of Restart Vector
	1	9	Address Bus FFFF	1	Low Byte of Restart Vector
	Ì	10	Address Bus FFFF	1	Low Byte of Restart Vector
RTI	10	1	Op Code Address	1	Op Code
	1	2	Op Code Address + 1	1	Irrelevant Data
	1	3	Stack Pointer	1	Irrelevant Data
		4	Stack Pointer + 1	1	Contents of Cond. Code Reg. from Stack
		5	Stack Pointer + 2	1	Contents of Accumulator B
	İ	6	Stack Pointer + 3	1	from Stack Contents of Accumulator A
			Stack Former 7 3	,	from Stack
		7	Stack Pointer + 4	1	Index Register from Stack (High Order Byte)
		8	Stack Pointer + 5	1	Index Register from Stack (Low Order Byte)
		9	Stack Pointer + 6	1	Next Instruction Address from
		10	Stack Pointer + 7	1	Stack (High Order Byte) Next Instruction Address from Stack (Low Order Byte)
SWI	12	1	Op Code Address	1	Op Code
	}	2	Op Code Address + 1	1	Irrelevant Data
	ł	3	Stack Pointer	0	Return Address (Low Order Byte
		4	Stack Pointer - 1	0	Return Address (High Order Byte
		5	Stack Pointer – 2	0	Index Register (Low Order Byte)
		6	Stack Pointer – 3	Ö	Index Register (High Order Byte)
		7	Stack Pointer – 4	Ö	Contents of Accumulator A
		8	Stack Pointer – 5	ő	Contents of Accumulator B
		9	Stack Pointer – 6	Ö	Contents of Cond. Code Register
		10	Stack Pointer – 7	1	Irrelevant Data
		11	Vector Address FFFA (Hex)	i	Address of Subroutine
					(High Order Byte)
		12	Vector Address FFFB (Hex)	1	Address of Subroutine (Low Order Byte)

^{**}While the MCU is in the "Wait" state, its bus state will appear as a series of MCU reads of an address which is seven locations less than the original contents of the Stack Pointer. Contrary to the HD6800, none of the ports are driven to the high impedance state by a WAI instruction,



Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Address Bus		R/W Line	Data Bus	
RELATIVE					
BCC BHT BNE	3	1	Op Code Address	1	Op Code
BCS BLE BPL		2	Op Code Address + 1	1	Branch Offset
BEQ BLS BRA	1	3	Address Bus FFFF	1	Low Byte of Restart Vector
BGE BLT BVC					
BGT BMT BVS		l			
BRN	L				
BSR	6	1	Op Code Address	1	Op Code
	1	2	Op Code Address + 1	1	Branch Offset
	1	3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Subroutine Starting Address	1	Op Code of Next Instruction
	1	5	Stack Pointer	0	Return Address (Low Order Byte)
		6	Stack Pointer — 1	0	Return Address (High Order Byte)

• Summary of Undefined Instruction Operations

The HD6801S has 36 undefined instructions. When these are carried out, the contents of Register and Memory in MCU change at random.

When the op codes (4E, 5E) are used to execute, the MCU continues to increase the program counter and it will not stop until the Reset signal enters. These op codes are used to test the LSI.

Table 13 Op codes Map

HD6801S MICROCOMPUTER INSTRUCTIONS																		
C	_					400				AC	ACCA or SP			ACCB or X				1
ငဝ						ACC A	ACC B	IND	EXT	IMM	DIR	IND	EXT	IMM	DIR	IND	EXT	1
	н	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	1
/ د		0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	
0000	0		SBA	BRA	TSX	NEG					SI	JB				0		
0001	1	NOP	CBA	BRN	INS	CMP							1					
0010	2			вні	PULA (+1)	JLA (+1) SBC							2					
0011	3			BLS	PULB (+1)	PULB (+1) COM			*	SUB	D (+2)			ADD	D (+2)		3	
0100	4	LSRD (+1)		BCC	DES	DES LSR			AND					4				
0101	5	ASLD (+1)		BCS	TXS	is			BIT					5				
0110	6	TAP	TAB	BNE	PSHA		RC	OR		LDA					6			
0111	7	TPA	TBA	BEQ	PSHB		AS	SR				STA				STA		7
1000	8	INX (+1)		BVC	PULX (+2)		A	SL					E	OR				8
1001	9	DEX (+1)	DAA	BVS	RTS (+2)		R	OL					A	DC				9
1010	Α	CLV		BPL	ABX		DI	EC					01	RA				Α
1011	В	SEV	ABA	BMI	RTI (+7)								ΑI	DD				В
1100	С	CFC		BGE	PSHX (+1)		IN	IC		*	CP:	(+2)		*	LD	D (+1)		С
1101	D	SEC	$\overline{}$	BLT	MUL (+7)	тѕт			BSR (+4)			!)	* (+1)	s	TD (+1	1)	D	
1110	E	CLI		BGT	WAI (+6)	•	** JMP (-3) * LDS (+1) *		* LDS (+1)		LD	X (+1)		E				
1111	F	SEI		BLE	SWI (+9)		CI	.R		* (+1)	S	TS (+1)	* (+1)	S	TX (+1	1)	F
BYTE/CY	CLE	1/2	1/2	2/3	1/3	1/2	1/2	2/6	3/6	2/2	2/3	2/4	3/4	2/2	2/3	2/4	3/4	

[NOTES]

- 1) Undefined Op codes are marked with ______.
- 2) () indicate that the number in parenthesis must be added to the cycle count for that instruction.
- 3) The instructions shown below are all 3 bytes and are marked with "*".
 Immediate addressing mode of SUBD, CPX, LDS, ADDD, LDD and LDX instructions, and undefined op codes (8F, CD, CF).
- 4) The Op codes (4E, 5E) are 1 byte/∞ cycles instructions, and are marked with "**".






Figure 24 Interrupt Flowchart




Figure 25 HD6801S MCU Single-Chip Dual Processor Configuration




Figure 26 HD6801S MCU Expanded Non-Multiplexed Mode





Figure 27 HD6801S MCU Expanded Multiplexed Mode

HD6801V0, HD6801V5 MCU (Microcomputer Unit)


The HD6801V MCU is an 8-bit microcomputer system which is compatible with the HD6801S except the ROM size. The HD6801V MCU is object code compatible with the HD6800 with improved execution times of key instructions plus several new 16-bit and 8-bit instructions including an 8×8 unsigned multiply with 16-bit result. The HD6801V MCU can operate as a single chip microcomputer or be expanded to 65k words. The HD6801V MCU is TTL compatible and requires one +5.0 volt power supply. The HD6801V MCU has 4k bytes of ROM and 128 bytes of RAM on chip. Serial Communications interface (SCI), and parallel I/O as well as a three function 16-bit timer. Features and Block diagram of the HD6801V include the following:




FEATURES

- Expanded HMCS6800 Instruction Set
- 8 × 8 Multiply
- On-Chip Serial Communications Interface (SCI)
- Object Code Compatible With The HD6800 MPU
- 16-Bit Timer
- Single Chip Or Expandable To 65k Words
- 4k Bytes Of ROM
- 128 Bytes Of RAM (64 Bytes Retainable On Power Down)
- 29 Parallel I/O Lines And 2 Handshake Control Lines
- Internal Clock/Divided-By-Four Circuitry
- TTL Compatible Inputs And Outputs
- Interrupt Capability
- Compatible with MC6801 (except ROM size)

BLOCK DIAGRAM



PIN ARRANGEMENT



TYPE OF PRODUCTS

MCU	Bus Timing
HD6801V0	1 MHz
HD6801V5	1.25 MHz

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ∼ +7.0	V
Input Voltage	V _{in} *	-0.3 ∼ +7.0	V
Operating Temperature	Topr	0 ~+70	°C
Storage Temperature	T _{stg}	- 55 ~+150	°C

^{*} With respect to VSS (SYSTEM GND)

[NOTE] Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS (V_{CC} =5.0V±5%, V_{SS} = 0V, T_a = 0 \sim +70°C, unless otherwise noted.)

lter	Item		Test Condition	min	typ	max	Unit	
Input "High" Voltage	RES	V		4.0	_	V _{cc}	V	
mpat riigii voitage	Other Inputs*	ViH		2.0	_	V _{cc}	V	
Innut // ow// Valence	EXTAL			-0.3	-	0.6		
Input "Low" Voltage	Other Inputs*	VIL		-0.3	-	0.8	V	
	P ₄₀ ~ P ₄₇		Vin = 0 ~ 2.4V	-	_	0.5		
Input Load Current	SC ₁	I _{in}	Vin = 0 ~ 2.4V	_	_	0.8	mΑ	
	EXTAL		$V_{in} = 0 \sim V_{CC}$	-		1.2		
Input Leakage Current	NMI, IRQ ₁ , RES	I _{in}	$V_{in} = 0 \sim 5.25V$	-	-	2.5	μΑ	
Three State (Offset)	$P_{10} \sim P_{17}, P_{30} \sim P_{37}$		$V_{in} = 0.5 \sim 2.4 V$	_	_	10		
Leakage Current	$P_{20} \sim P_{24}$	I _{TSI}	V _{in} = 0.5 - 2.4 V	_	_	100	μΑ	
	$P_{30} \sim P_{37}$	V _{OH}	$I_{LOAD} = -205 \mu A$	2.4	_	_		
Output "High" Voltage	$P_{40} \sim P_{47}$, E, SC_1 , SC_2		$I_{LOAD} = -145 \mu A$	2.4	-	-	V	
	Other Outputs		$I_{LOAD} = -100 \mu\text{A}$	2.4	_	_		
Output "Low" Voltage	All Outputs	VoL	I _{LOAD} = 1.6 mA	_	-	0.5	٧	
Darlington Drive Current	$P_{10} \sim P_{17}$	-1он	V _{out} = 1.5V	1.0	-	10.0	mA	
Power Dissipation		PD		_	_	1200	mW	
Innut Consider	$P_{30} \sim P_{37}, P_{40} \sim P_{47}, SC_1$	_	$V_{in} = 0V$, $Ta = 25^{\circ}C$,	_	-	12.5		
Input Capacitance	Other Inputs	Cin	f = 1.0 MHz	-	-	10.0	pF	
V _{CC} Standby	Powerdown	V _{SBB}		4.0	-	5.25	V	
	Operating	V _{SB}		4.75	_	5.25		
Standby Current	Powerdown	I _{SBB}	V _{SBB} = 4.0 V	_		8.0	mA	

^{*}Except Mode Programming Levels.



• AC CHARACTERISTICS BUS TIMING (V_{CC} = $5.0V\pm5\%$, V_{SS} = 0V, Ta = $0\sim+70^{\circ}$ C, unless otherwise noted.)

	Item	Symbol	Test Condition	Н	D6801	V0	Н	D6801	V5	Unit
		Syllibol	rest Condition	min	typ	max	min	typ	max	Oiiit
Cycle Time		t _{cyc}		1	_	10	8.0	-	10	μs
Address Strobe Pul	se Width "High"	PWASH		200	-		150	-	_	ns
Address Strobe Ris	e Time	tASr		5	_	50	5	-	50	ns
Address Strobe Fal	1 Time	tASf		5	_	50	5	_	50	ns
Address Strobe De	lay Time	t _{ASD}		60	-	_	30	-	-	ns
Enable Rise Time		ter		5		50	5	_	50	ns
Enable Fall Time		tef		5		50	5	_	50	ns
Enable Pulse Width	"High" Time	PWEH		450			340	_		ns
Enable Pulse Width "Low" Time		PWEL		450			350		-	ns
Address Strobe to Enable Delay Time		tASED		60	_	-	30	-		ns
Address Delay Time		t _{AD}	Fig. 1	-	-	260	-	_	260	ns
Address Delay Time for Latch		t _{ADL}	Fig. 2	_	_	270	_	_	260	ns
Data Set-up Write	Time	t _{DSW}		225		_	115		_	ns
Data Set-up Read	Γime	t _{DSR}		80			80			ns
Data Hold Time	Read	t _{HR}		10			10	_		ns
Data Hold Time	Write	t _{HW}		20			20			
Address Set-up Tin	ne for Latch	t _{ASL}		60			50			ns
Address Hold Time	for Latch	t _{AHL}		20	_		20	<u> </u>	<u> </u>	ns
Address Hold Time		t _{AH}		20			20			ns
Peripheral Read	Non-Multiplexed Bus	(taccn)				(610)			(410)	ns
Access Time	Multiplexed Bus	(t _{ACCM})				(600)		_	(410)	115
Oscillator stabilizat	tion Time	t _{RC}	Fig. 10	100			100			ms
Processor Control	Set-up Time	t _{PCS}	Fig. 11	200	-	-	200	-	-	ns

PERIPHERAL PORT TIMING (V_{CC} = 5.0V \pm 5%, V_{SS} = 0V, Ta = 0 $^{\sim}$ +70 $^{\circ}$ C, unless otherwise noted.)

Item		Symbol	Test Condition	min	typ	max	Unit
Peripheral Data Setup Time	Port 1, 2, 3, 4	t _{PDSU}	Fig. 3	200	_	_	ns
Peripheral Data Hold Time	Port 1, 2, 3, 4	t _{PDH}	Fig. 3	200	_	_	ns
Delay Time, Enable Positive T to OS3 Negative Transition	ransition	t _{OSD1}	Fig. 5	_	_	350	ns
Delay Time, Enable Positive T to OS3 Positive Transition	ransition	t _{OSD2}	Fig. 5	_	_	350	ns
Delay Time, Enable Negative Transition to Peripheral Data Valid	Port 1, 2*, 3, 4	t _{PWD}	Fig. 4	_	_	400	ns
Delay Time, Enable Negative Transition to Peripheral CMOS Data Valid	Port 2**, 4	^t cmos	Fig. 4	_	_	2.0	μs
Input Strobe Pulse Width		tpwis	Fig. 6	200	_	_	ns
Input Data Hold Time	port 3	t _{IH}	Fig. 6	50	_	-	ns
Input Data Set-up Time	Port 3	t _{IS}	Fig. 6	20	-	_	ns

^{*}Except P_{21} **10k Ω pull up register required for Port 2

TIMER, SCI TIMING (V_{CC} = 5.0V $\pm 5\%$, V_{SS} = 0V, Ta = 0 $^{\sim}$ +70 $^{\circ}$ C, unless otherwise noted.)

Item	Symbol	Test Condition	min	typ	max	Unit
Timer Input Pulse Width	t _{PWT}		2t _{cyc} +200	-	_	ns
Delay Time, Enable Positive Transition to Timer Out	t _{TOD}	Fig. 7	_	_	600	ns
SCI Input Clock Cycle	t _{Scyc}		1	_	_	t _{cyc}
SCI Input Clock Pulse Width	† _{PWSCK}		0.4	-	0.6	t _{Scyc}

MODE PROGRAMMING (V_{CC} = 5.0V \pm 5%, V_{SS} = 0V, Ta = 0 \sim +70 $^{\circ}$ C, unless otherwise noted.)

Item		Symbol	Test Condition	min	typ	max	Unit
Mode Programming Input "Low" Voltage		V _{MPL}			_	1.7	V
Mode Programming Input "High" Voltage		V _{MPH}		4.0	-		V
RES "Low" Pulse Width		PW _{RSTL}	Fig. 8	3.0	_	_	t _{cyc}
Mode Programming Set-up Time		t _{MPS}		2.0	_	_	t _{cyc}
Mode Programming	RES Rise Time ≥ 1μs	1		0	-	_	ns
Hold Time	RES Rise Time < 1μs	^Т МРН		100	_	-	,13




Figure 1 Expanded Multiplexed Bus Timing







Figure 2 Expanded Non-Multiplexed Bus Timing



*Port 3 Non-Latched Operation (LATCH ENABLE = 0)

Figure 3 Data Set-up and Hold Times (MCU Read)





Figure 5 Port 3 Output Strobe Timing (Single Chip Mode)



(Note)

- 1. 10 k Ω Pullup resistor required for Port 2 to reach 0.7 V_{CC}
- Not applicable to P₂₁
 Port 4 cannot be pulled above V_{CC}

Figure 4 Port Data Delay Timing (MCU Write)





Figure 6 Port 3 Latch Timing (Single Chip Mode)










Figure 8 Mode Programming Timing




Figure 9 Bus Timing Test Loads




Figure 10 Interrupt Sequence




Figure 11 Reset Timing



SIGNAL DESCRIPTIONS

Vcc and Vss

These two pins are used to supply power and ground to the chip. The voltage supplied will be +5 volts $\pm 5\%$.

XTAL and EXTÂL

These connections are for a parallel resonant fundamental crystal, AT cut. Divide by 4 circuitry is included with the internal clock, so a 4 MHz crystal may be used to run the system at 1 MHz. The divide by 4 circuitry allows for use of the inexpensive 3.58 MHz Color TV crystal for non-time critical applications. Two 22pF capacitors are needed from the two crystal pins to ground to insure reliable operation. EXTAL may be driven by an external TTL compatible clock source with a 50% (±10%) duty cycle. It will divide by 4 any frequency less than or equal to 5 MHz. XTAL must be grounded if an external clock is used. The following are the recommended crystal parameters:

Nominal Crystal Parameter

Crystal	4 MHz	5 MHz
Co	7 pF max.	4.7 pF max.
Rs	60Ω max.	30Ω typ.




Figure 12 Crystal Interface

Vcc Standby

This pin will supply ± 5 volts $\pm 5\%$ to the standby RAM on the chip. The first 64 bytes of RAM will be maintained in the power down mode with 8 mA current max. The circuit of figure 13 can be utilized to assure that V_{CC} Standby does not go below V_{SBB} during power down.

To retain information in the RAM during power down the following procedure is necessary:

- Write "0" into the RAM enable bit, RAM E. RAM E is bit 6 of the RAM Control Register at location \$0014. This disables the standby RAM, thereby protecting it at power down.
- 2) Keep V_{CC} Standby greater than V_{SBB}.




Figure 13 Battery Backup for V_{CC} Standby

Reset (RES)

This input is used to reset and start the CPU from a power down condition, resulting from a power failure or an initial startup of the processor. On power up, the reset must be held "Low" for at least 100 ms. During operation, RES, when brought "Low" must be held "Low" at least 3 clock cycles.

When a "High" level is detected, the MCU does the following:

- 1) All the higher order address lines will be forced "High".
- 2) I/O Port 2 bits 2, 1, and 0 are latched into programmed control bits PC2, PC1 and PC0.
- The last two (\$FFFE, \$FFFF) locations in memory will be used to load the program addressed by the program counter.
- 4) The interrupt mask bit is set, must be cleared before the CPU can recognize maskable interrupts.

Enable (E)

This supplies the external clock for the rest of the system when the internal oscillator is used. It is a single phase, TTL compatible clock, and will be the divide by 4 result of the crystal frequency. It will drive one TTL load and 90 pF.

Non-Maskable Interrupt (NMI)

A low-going edge on this input requests that a non-maskable-interrupt sequence be generated within the processor. As with interrupt Request signal, the processor will complete the current instruction that is being executed before it recognizes the NMI signal. The interrupt mask bit in the Condition Code Register has no effect on NMI.

In response to an NMI interrupt, the Index Register, Program Counter, Accumulators, and Condition Code Register are stored on the stack. At the end of the sequence, a 16-bit address will be loaded that points to a vectoring address located in memory locations \$FFFC and \$FFFD. An address loaded at these locations causes the CPU to branch to a non-maskable interrupt service routine in memory.

A 3.3 k Ω external resistor to VCC should be used for wire-OR and optimum control of interrupts.

Inputs \overline{IRQ}_1 and \overline{NMI} are hardware interrupt lines that are sampled during E and will start the interrupt routine on the \overline{E} following the completion of an instruction.

● Interrupt Request (IRQ₁)

This level sensitive input requests that an interrupt sequence be generated within the machine. The processor will wait until it completes the current instruction that it being executed before it recognizes the request. At that time, if the interrupt mask bit in the Condition Code Register is not set, the machine will begin an interrupt sequence. The Index Register, Program Counter, Accumulators, and Condition Code Register are stored on the stack. Next the CPU will respond to the interrupt request by setting the interrupt mask bit "High" so that no further maskable interrupts may occur. At the end of the cycle, a 16-bit address will be loaded that points to a vectoring address which illocated in memory locations \$FFF8 and \$FFF9. An address loaded at these locations causes the CPU to branch to an interrupt routine in memory.

The $\overline{IRQ_1}$ requires a 3.3 k Ω external resister to V_{CC} which should be used for wire-OR and optimum control of interrupts. Internal Interrupts will use an internal interrupt line $(\overline{IRQ_2})$. This interrupt will operate the same as $\overline{IRQ_1}$ except that it will use the vector address of \$FFF0 through \$FFF7. $\overline{IRQ_1}$ will have priority over $\overline{IRQ_2}$ if both occur at the same time. The Interrupt Mask Bit in the condition code register masks both interrupts (See Table 1).

Table 1 Interrupt Vector Location

Highest Priority

Vec	tor	Interrupt			
MSB	LSB				
FFFE	FFFF	RES			
FFFC	FFFD	NMI			
FFFA	FFFB	Software Interrupt (SWI)			
FFF8	FFF9	ĪŖQ, (or ĪS3)			
FFF6	FFF7	ICF (Input Capture)			
FFF4	FFF5	OCF (Output Compare)			
FFF2	FFF3	TOF (Timer Overflow)			
FFF0	FFF1	SC, (RDRF + ORFE + TDRE)			

Lowest Priority

The following pins are available in the Single Chip Mode, and are associated with Port 3 only.

• Input Strobe (IS3) (SC₁)

The function of the $\overline{\text{IS3}}$ signal depends on the I/O Port 3 Control/Status Register. If $\overline{\text{IS3}}$ Enable bit is set, an interrupt will occur by the fall of the $\overline{\text{IS3}}$ signal. If the latch enable bit is set, the data in the I/O Port 3 will be latched at the I/O Port 3 Data Register. The timing condition of the $\overline{\text{IS3}}$ signal that is necessary to be latched the input data normally is shown in Figure 6.

Output Strobe (OS3) (SC₂)

This signal is used by the processor to strobe an external device, indicating valid data is on the I/O pins. The timing for the Output Strobe is shown in Figure 5 I/O Port 3 Control/Status Register is discussed in the following section.

The following pins are available in the Expanded Modes.

■ Read/Write (R/W) (SC₂)

This TTL compatible output signals the peripherals and memory devices whether the CPU is in a Read ("High") or a Write ("Low") state. The normal standby state of this signal is Read ("High"). This output is capable of driving one TTL load and 90 pF.

● I/O Strobe (IOS) (SC₁)

In the expanded non-multiplexed mode of operation, \overline{IOS} internally decodes A_9 through A_{15} as zero's and A_8 as a one. This allows external access of the 256 locations from \$0100 to \$01FF. The timing diagrams are shown as figure 2.

● Address Strobe (AS) (SC₁)

In the expanded multiplexed mode of operation address strobe is output on this pin. This signal is used to latch the 8 LSB's of address which are multiplexed with data on Port 3. An 8-bit latch is utilized in conjunction with Address Strobe, as shown in figure 19. Expanded Multiplexed Mode. Address Strobe signals the latch when it is time to latch the address lines so the lines can become data bus lines during the E pulse. The timing for this singal is shown in Figure 1 of Bus Timing. This signal is also used to disable the address from the multiplexed bus allowing a deselect time, t_{ASD} before the data is enabled to the bus.

PORTS

There are four I/O ports on the HD6801V MCU; three 8-bit ports and one 5-bit port. There are two control lines associated with one of the 8-bit ports. Each port has an associated write only Data Direction Register which allows each I/O line to be programmed to act as an input or an output*. A "1" in the corresponding Data Direction Register bit will cause that I/O line to be an output. A "0" in the corresponding Data Direction Register bit will cause that I/O line to be an input. There are four ports: Port 1, Port 2, Port 3, and Port 4. Their addresses and the addresses of their Data Direction registers are given in Table 2.

* The only exception is bit 1 of Port 2, which can either be data input or Timer output.

Table 2 Port and Data Direction Register Addresses

Ports	Port Address	Data Direction Register Address
I/O Port 1	\$0002	\$0000
I/O Port 2	\$0003	\$0001
I/O Port 3	\$0006	\$0004
I/O Port 4	\$0007	\$0005

I/O Port 1

This is an 8-bit port whose individual bits may be defined as inputs or outputs by the corresponding bit in its data direction register. The 8 output buffers have three-state capability, allowing them to enter a high impedance state when the peripheral data lines are used as inputs. In order to be read properly, the voltage on the input lines must be greater than 2.0 V for a logic "1" and less than 0.8 V for a logic "0". As outputs these lines are TTL compatible and may also be used as a source of up to 1 mA at 1.5 V to directly drive a Darlington base. After Reset, the I/O lines are configured as inputs. In all three modes, Port 1 is always parallel I/O.

I/O Port 2

This port has five lines that may be defined as inputs or outputs by its data direction register. The 5 output buffers have three-state capability, allowing them to enter a high impedance state when used as an input. In order to be read properly, the voltage on the input lines must be greater than 2.0 V for a logic "1" and less than 0.8 V for a logic "0". As outputs, this port has no internal pullup resistors but will drive TTL inputs directly. For driving CMOS inputs, external pullup resistors are required. After Reset, the I/O lines are configured as inputs. Three pins on Port 2 (pins 10, 9, and 8 of the chip) are used to program the mode of operation during reset. The values of these pins at reset are latched into the three MSB's (bits 7, 6, and 5) of Port 2 which are read only. This is explained in the Mode Selection Section.

In all three modes, Port 2 can be configured as I/O and provides access to the Serial Communications Interface and the Timer. Bit 1 is the only pin restricted to data input or Timer output.

I/O Port 3

This is an 8-bit port that can be configured as I/O, a data bus, or an address bus multiplexed with the data bus — depending on the mode of operation hardware programmed by the user at reset. As a data bus, Port 3 is bi-directional. As an input for peripherals, it must be supplied regular TTL levels, that is, greater than 2.0 V for a logic "1" and less than 0.8 V for a logic "0".



Its TTL compatible three-state output buffers are capable of driving one TTL load and 90 pF. In the Expanded Modes, after reset, the data direction register is inhibited and data flow depends on the state of the R/\overline{W} line. The input strobe ($\overline{IS3}$) and the output strobe ($\overline{OS3}$) used for handshaking are explained later.

In the three modes, Port 3 assumes the following characteristics:

Single Chip Mode: Parallel Inputs/Outputs as programmed by its associated Data Direction Register. There are two control lines associated with this port in this mode, an input strobe and an output strobe, that can be used for handshaking. They are controlled by the I/O Port 3 Control/Status Register explained at the end of this section. Three options of Port 3 operations are sumarized as follows: (1) Port 3 input data can be latched using $\overline{IS3}$ (SC₁) as a control signal, (2) $\overline{OS3}$ can be generated by either an CPU read or write to Port 3's Data Register, and (3) and $\overline{IRQ_1}$ interrupt can be enabled by an $\overline{IS3}$ negative edge. Port 3 latch and strobe timing is shown in Fig. 5 and Fig. 6.

Expanded Non-Multiplexed Mode: In this mode, Port 3 becomes the data bus $(D_0 \sim D_7)$.

Expanded Multiplexed Mode: In this mode, Port 3 becomes both the data bus $(D_0 \sim D_7)$ and lower bits of the address bus $(A_0 \sim A_7)$. An address strobe output is true when the address is on the port.

I/O PORT 3 CONTROL/STATUS REGISTER

	7	6	5	4	3	2	1	0	
		ī s 3	х	oss	LATCH	х	×	х	
	īS3	IRQ ₁						1	
00F	FLAG	ENABLE			ENABLE		ł	l	

Bit 0; Not used.

\$00

- Bit 1; Not used.
- Bit 2; Not used.
- Bit 3; LATCH ENABLE. This controls the input latch for I/O Port 3. If this bit is set "High" the input data will be latched with the falling edge of the Input Strobe, IS3. This bit is cleared by reset, and the latch is "re-opened" with CPU read Port 3.
- Bit 4; OSS. (Output Strobe Select) This bit will select if the Output Strobe should be generated at $\overline{OS3}$ (SC₂) by a write to I/O Port 3 or a read of I/O Port 3. When this bit is cleared the strobe is generated by a read Port 3. When this bit is set the strobe is generated by a write Port 3.
- Bit 5; Not used.
- Bit 6; IS3 IRQ1 ENABLE. When set, interrupt will be enabled whenever IS3 FLAG is set; when clear, interrupt is inhibited. This bit is cleared by RES.
- Bit 7; $\overline{IS3}$ FLAG. This is a read only status bit that is set by the falling edge of the input strobe, $\overline{IS3}$ (SC₁). It is cleared by a read of the Control/Status Register followed by a read or write of I/O Port 3. Reset will clear this bit.

I/O Port 4

This is an 8-bit port that can be configured as I/O or as address lines depending on the mode of operation. In order to be read properly, the voltage on the input lines must be greater than 2.0 V for a logic "1" and less than 0.8 V for a logic "0".

As outputs, each line is TTL compatible and can drive 1 TTL

load and 90 pF. After reset, the lines are configured as inputs. To use the pins as addresses, therefore, they should be programmed as outputs. In the three modes, Port 4 assumes the following characteristics:

Single Chip Mode: Parallel Inputs/Outputs as programmed by its associated Data Direction Register.

Expanded Non-Multiplexed Mode: In this mode, Port 4 is configured as the lower order address lines ($A_0 \sim A_7$) by writing one's to the data direction register. When all eight address lines are not needed, the remaining lines, starting with the most significant bit, may be used as I/O (inputs only).

Expanded Multiplexed Mode: In this mode, Port 4 is configured as the higher order address lines $(A_8 \sim A_{15})$ by writing one's to the data direction register. When all eight address lines are not needed, the remaining lines, starting with the most significant bit, may be used as I/O (inputs only).

OPERATION MODES

The mode of operation that HD6801V will operate in after Reset is determined by hardware that the user must wire on pins 10, 9, and 8 of the chip. These pins are the three LSB's (I/O 2, I/O 1, and I/O 0 respectively) of Port 2. They are latched into programmed control bits PC2, PC1, and PC0 when reset goes high. I/O Port 2 Register is shown below.

PORT 2 DATA REGISTER

	7	6	5	4	3	2	1	0
\$0003	PC2	PC1	PC0	1/0 4	1/0 3	1/0 2	I/O 1	1/0 0

An example of external hardware that could be used for Mode Selection is shown in Fig 14. The HD14053B provides the isolation between the peripheral device and MCU during Reset, which is necessary if data conflict can occur between peripheral device and Mode generation circuit.

As bits 5, 6 and 7 of Port 2 are read only, the mode cannot be changed through software. The mode selections are shown in Table 3.

The HD6801V is capable of operating in three basic modes; (1) Single Chip Mode, (2) Expanded Multiplexed Mode (compatible with HMCS6800 peripheral family) (3) Expanded Non-Multiplexed Mode.

Single Chip Mode

In the Single Chip Mode the Ports are configured for I/O. This is shown in Figure 16 the single Chip Mode. In this mode, Port 3 will have two associated control lines, an input strobe and an output strobe for handshaking data.

Expanded Non-Multiplexed Mode

In this mode the HD6801V will directly address HMCS6800 peripherals with no external logic. In this mode Port 3 becomes the data bus. Port 4 becomes the $A_0 \sim A_7$ address bus or partial address and I/O (inputs only). Port 2 can be parallel I/O, serial I/O, Timer, or any combination of them. Port 1 is parallel I/O only. In this mode the HD6801V is expandable to 256 locations. The eight address lines associated with Port 4 may be substituted for I/O (inputs only) if a fewer number of address lines will satisfy the application (See Figure 17).




Figure 14 Recommended Circuit for Mode Selection




Figure 15 HD14053B Multiplexers/Demultiplexers




Figure 16 HD6801V MCU Single-Chip Mode

Figure 17 HD6801V MCU Expanded Non-Multiplexed Mode



Expanded Multiplexed Mode

In this mode Port 4 becomes higher order address lines with an alternative of substituting some of the address lines for I/O (inputs only). Port 3 is the data bus multiplexed with the lower order address lines differentiated by an output called Address Strobe. Port 2 is 5 lines of Parallel I/O, SCI, Timer, or any combination of them. Port 1 is 8 Parallel I/O lines. In this mode it is expandable to 65k words. (See Figure 18).

Lower order Address Bus Latches

Since the data bus is multiplexed with the lower order address bus in Port 3, latches are required to latch those address bits. The 74LS373 Transparent octal D-type latch can be used with the HD6801V to latch the least significant address byte. Figure 19 shows how to connect the latch to the HD6801V. The output control to the 74LS373 may be connected to ground.




Figure 18 HD6801V MCU Expanded Multiplexed Mode




Figure 19 Latch Connection

• Mode and Port Summary MCU Signal Description

R/W = Read/Write

This section gives a description of the MCU signals for the various modes. SC_1 and SC_2 are signals which vary with the mode that the chip is in.

MODE	PORT 1 Eight Lines	PORT 2 Five Lines	PORT 3 Eight Lines	PORT 4 Eight Lines	SC ₁	SC ₂
SINGLE CHIP	1/0	1/0	1/0	1/0	ĪS3 (I)	OS3 (O)
EXPANDED MUX	1/0	1/0	ADDRESS BUS $(A_0 \sim A_7)$ DATA BUS $(D_0 \sim D_7)$	ADDRESS BUS* (A ₈ ~A ₁₅)	AS(O)	R/W(O)
EXPANDED NON-MUX	I/O	1/0	DATA BUS (D ₀ ~D ₇)	ADDRESS BUS* (A ₀ ~A ₇)	ĪŌŜ(O)	R/W(O)

IOS = I/O Select



Output

Q

н

L.

Q,

7

Table 3 Mode Selection Summary

Mode	P _{2 2} (PC2)	P ₂₁ (PC1)	P ₂₀ (PC0)	ROM	RAM	Interrupt Vectors	Bus Mode	Operating Mode
7	н	Н	Н	ı	ı	ı	1	Single Chip
6	Н	Н	L	1	ı	ı	MUX(6)	Multiplexed/Partial Decode
5	Н	L	Н	ı	1	ı	NMUX(6)	Non-Multiplexed/Partial Decode
4	Н	L	L	J(2)	J(1)	1	ı	Single Chip Test
3	L	Н	Н	E	E	E	MUX	Multiplexed/No RAM & ROM
2	L	н	L	E	ı	E	MUX	Multiplexed/RAM
1	L	L	н	1	1	E	MUX	Multiplexed/RAM & ROM
0	L	L	L	ı	1	1(3)	MUX	Multiplexed Test

LEGEND:

I - Internal

E - External

MUX - Multiplexed

NMUX - Non-Multiplexed

L - Logic "0"

H - Logic "1"

INOTEST

- 1) Internal RAM is addressed at \$XX80
- 2) Internal ROM is disabled
- 3) RES vector is external for 2 cycles after RES goes "High"
- 4) Addresses associated with Ports 3 and 4 are considered external in Modes 0,
- 5) Addresses associated with Port 3 are considered external in Modes 5 and 6
- 6) Port 4 default is user data input; address output is optional by writing to Port 4 Data Direction Register

■ MEMORY MAPS

The MCU can provide up to 65k byte address space depending on the operating mode. A memory map for each operating mode is shown in Figure 20. The first 32 locations of each map are reserved for the MCU's internal register area, as shown in Table 4. With exceptions as indicated.

Table 4 Internal Register Area

Register	Address '
Port 1 Data Direction Register***	00
Port 2 Data Direction Register***	01
Port 1 Data Register	02
Port 2 Data Register	03
Port 3 Data Direction Register***	04*
Port 4 Data Direction Register ***	05**
Port 3 Data Register	06*
Port 4 Data Register	07**
Timer Control and Status Register	08
Counter (High Byte)	09
Counter (Low Byte)	0A
Output Compare Register (High Byte)	OB
Output Compare Register (Low Byte)	ос
Input Capture Register (High Byte)	OD
Input Capture Register (Low Byte)	0E
Port 3 Control and Status Register	OF*
Rate and Mode Control Register	10
Transmit/Receive Control and Status Register	11
Receive Data Register	12
Transmit Data Register	13
RAM Control Register	14
Reserved	15-1F

^{*} External address in Mode<u>s 0, 1, 2, 3, 5, 6; cannot be accessed in Mode 5 (No. IOS)</u>

■ INTERRUPT FLOWCHART

The Interrupt flowchart is depicted in Figure 24 and is common to every interrupt excluding reset.



^{**} External addresses in Modes 0, 1, 2, 3
*** 1=Output, 0=Input




Figure 20 HD6801V Memory Maps




Figure 20 HD6801V Memory Maps (Continued)




Figure 20 HD6801V Memory Maps (Continued)




Figure 20 HD6801V Memory Maps (Continued)

■ PROGRAMMABLE TIMER

The HD6801V contains an on-chip 16-bit programmable timer which may be used to perform measurements on an input waveform while independently generating an output waveform. Pulse widths for both input and output signals may vary from a few microseconds to many seconds. The timer hardware consists of

- an 8-bit control and status register,
- a 16-bit free running counter,
- a 16-bit output compare register, and
- a 16-bit output compare register, ar
 a 16-bit input capture register

A block diagram of the timer registers is shown in Figure 21.

Free Running Counter (\$0009:000A)

The key element in the programmable timer is a 16-bit free running counter which is driven to increasing values by E (Enable). The counter value may be read by the CPU software at any time. The counter is cleared to zero on RES and may be considered a read-only register with one exception. Any CPU write to the counter's address (\$09) will always result in preset value of \$FFF8 being loaded into the counter regardless of the value involved in the write. This preset figure is intended for testing operation of the part, but may be of value in some applications.

Output Compare Register (\$000B:000C)

The Output Compare Register is a 16-bit read/write register which is used to control an output waveform. The contents of this register are constantly compared with the current value of the free running counter. When a match is found, a flag is set (OCF) in the Timer Control and Status Register (TCSR) and the current value of the Output Level bit (OLVL) in the TCSR is clocked to the Output Level Register. Providing the Data Direction Register for Port 2, Bit 1 contains a "1" (Output),

the output level register value will appear on the pin for Port 2 Bit 1. The values in the Output Compare Register and Output level bit may then be changed to control the output level on the next compare value. The Output Compare Register is set to \$FFFF during RES. The Compare function is inhibited for one cycle following a write to the high byte of the Output Compare Register to insure a valid 16-bit value is in the register before a compare is made.

• Input Capture Register (\$000D:000E)

The Input Capture Register is a 16-bit read-only register used to store the current value of the free running counter when the proper transition of an external input signal occurs. The input transition change required to trigger the counter transfer is controlled by the input Edge bit (IEDG) in the TCSR. The Data Direction Register bit for Port 2 Bit 0, should* be clear (zero) in order to gate in the external input signal to the edge detect unit in the timer.

* With Port 2 Bit 0 configured as an output and set to "1", the external input will still be seen by the edge detect unit.

Timer Control and Status Register (TCSR) (\$0008)

The Timer Control and Status Register consists of an 8-bit register of which all 8 bits are readable but only the low order 5 bits may be written. The upper three bits contain read-only timer status information and indicate that:

- a proper transition has taken place on the input pin with a subsequent transfer of the current counter value to the input capture register.
- a match has been found between the value in the free running counter and the output compare register, and
- · when \$0000 is in the free running counter.

Each of the flags may be enabled onto the HD6801V internal bus $(\overline{IRQ_2})$ with an individual Enable bit in the TCSR. If the





Figure 21 Block Diagram of Programmable Timer



Timer Control and Status Register



I-bit in the HD6801V Condition Code Register has been cleared, a priority vectored interrupt will occur corresponding to the flag bit(s) set. A description for each bit follows:

Bit 0 OLVL Output Level — This value is clocked to the output level register on a successful output compare. If the DDR for Port 2 bit 1 is set, the value will appear on the output pin.

Bit 1 IEDG Input Edge — This bit controls which transition of an input will trigger a transfer of the counter to the input capture register. The DDR for Port 2 Bit 0 must be clear for this function to operate. IEDG = 0 Transfer takes place on a negative edge ("High"-to-"Low" transition).

IEDG = 1 Transfer takes place on a positive edge ("Low"-to-"High" transition).

Bit 2 ETOI Enable Timer Overflow Interrupt — When set, this bit enables IRQ₂ to occur on the internal bus for a TOF interrupt; when clear the interrupt is inhibited.

Bit 3 EOCI Enable Output Compare Interrupt — When set, this bit enables $\overline{IRQ_2}$ to appear on the internal bus for an output compare interrupt; when clear the interrupt is inhibited.

Bit 4 EICI Enable Input Capture Interrupt — When set, this bit enables $\overline{1RQ_2}$ to occur on the internal bus for an input capture interrupt; when clear the interrupt is inhibited.

Bit 5 TOF Timer Overflow Flag — This read-only bit is set when the counter contains \$FFFF. It is cleared by a read of the TCSR (with TOE set) followed by an CPU read of the Counter (\$09).

Bit 6 OCF Output Compare Flag — This read-only bit is set when a match is found between the output compare register and the free running counter. It is cleared by a read of the TCSR (with OCF set) followed by an CPU write to the output compare register (\$0B or \$OC).

Bit 7 ICF Input Capture Flag — This read-only status bit is set by a proper transition on the input; it is cleared by a read of the TCSR (with ICF set) followed by an CPU read of the Input Capture Register (\$0D).

■ SERIAL COMMUNICATIONS INTERFACE

The HD6801V contains a full-duplex asynchronous serial communications interface (SCI) on chip. The controller comprises a transmitter and a receiver which operate independently or each other but in the same data format and at the same data rate. Both transmitter and receiver communicate with the

CPU via the data bus and with the outside world via pins 2, 3, and 4 of Port 2. The hardware, software, and registers are explained in the following paragraphs.

Wake-Up Feature

In a typical multi-processor application, the software protocol will usually contain a destination address in the initial byte(s) of the message. In order to permit non-selected MCU's to ignore the remainder of the message, a wake-up feature is included whereby all further interrupt processing may be optionally inhibited until the beginning of the next message. When the next message appears, the hardware re-enables (or "wakes-up") for the next message. The "wake-up" is automatically triggered by a string of ten consecutive 1's which indicates an idle transmit line. The software protocol must provide for the short idle period between any two consecutive messages.

• Programmable Options

The following features of the HD6801V serial I/O section are programmable:

- · format standard mark/space (NRZ)
- Clock external or internal
- baud rate one of 4 per given CPU ϕ_2 clock frequency or external clock $\times 8$ input
- · wake-up feature enabled or disabled
- Interrupt requests enabled or masked individually for transmitter and receiver data registers
- clock output internal clock enabled or disabled to Port 2 (Bit 2)
- Port 2 (bits 3 and 4) dedicated or not dedicated to serial I/O individually for transmitter and receiver.

Serial Communications Hardware

The serial communications hardware is controlled by 4 registers as shown in Figure 22. The registers include:


- · an 8-bit control and status register
- a 4-bit rate and mode control register (write only)
- · an 8-bit read only receive data register and
- · an 8-bit write only transmit data register.

In addition to the four registers, the serial I/O section utilizes bit 3 (serial input) and bit 4 (serial output) of Port 2. Bit 2 of Port 2 is utilized if the internal-clock-out or external-clock-in options are selected.

Transmit/Receive Control and Status (TRCS) Register

The TRCS register consists of an 8-bit register of which all 8 bits may be read while only bits $0\sim4$ may be written. The register is initialized to \$20 on \overline{RES} . The bits in the TRCS register are defined as follows:

Transmit/Receive Control and Status Register






Figure 22 Serial I/O Registers

Bit 0 WU "Wake-up" on Next Message — set by HD6801V software and cleared by hardware on receipt of ten consecutive 1's or reset of RE flag, It should be noted that RE flag should be set in advance of

CPU set of WU flag.

Bit 1 TE

Transmit Enable — set by HD6801V to produce preamble of nine consecutive 1's and to enable gating of transmitter output to Port 2, bit 4 regardless of the DDR value corresponding to this bit; when clear, serial I/O has no effect on Port 2 bit 4.

TE set should be after at least one bit time of data transmit rate from the set-up of transmit data rate and mode.

Bit 2 TIE Transmit Interrupt Enable — when set, will permit an IRQ₂ interrupt to occur when bit 5 (TDRE) is set; when clear, the TDRE value is masked from the bus.

Bit 3 RE

Receiver Enable — when set, gates Port 2 bit 3 to input of receiver regardless of DDR value for this bit; when clear, serial I/O has no effect on Port 2 bit 3.

Bit 4 RIE Receiver Interrupt Enable — when set, will permit an $\overline{IRQ_2}$ interrupt to occur when bit 7 (RDRF) or bit 6 (ORFE) is set; when clear, the interrupt is masked.

Bit 5 TDRE Transmit Data Register Empty — set by hardware when a transfer is made from the transmit data register to the output shift register. The TDRE bit is cleared by reading the status register, then writing a new byte into the transmit data register,

TDRE is initialized to 1 by RES.

Bit 6 ORFE Over-Run-Framing Error — set by hardware when an overrun or framing error occurs (receive only). An overrun is defined as a new byte received with last byte still in Data Register/Buffer. A framing error has occurred when the byte boundaries in bit stream are not synchronized to bit counter. If WU flag is set, the ORFE bit will not be set. The ORFE bit is cleared by reading the status register, then reading the Receive Data Register, or by

Bit 7 RDRF Receiver Data Register Full — set by hardware when a transfer from the input shift register to the receiver data register is made. If WU flag is set, the RDRF bit will not be set. The RDRF bit is cleared by reading the status register, then reading the Receive Data Register, or by RES.


Rate and Mode Control Register

The Rate and Mode Control register controls the following serial I/O variables:

- · Baud rate
- format
- clocking source, and
- Port 2 bit 2 configuration

The register consists of 4 bits all of which are write-only and cleared on \overline{RES} . The 4 bits in the register may be considered as a pair of 2-bit fields. The two low order bits control the bit rate for internal clocking and the remaining two bits control the format and clock select logic. The register definition is as follows:

Rate and Mode Control Register



Speed Select - These bits select the Baud rate for Bit 1 SS1 the internal clock. The four rates which may be selected are a function of the CPU ϕ_2 clock frequency. Table 5 lists the available Baud rates.

Bit 2 CCO Clock Control and Format Select - this 2-bit field Bit 3 CC1 controls the format and clock select logic. Table 6 defines the bit field.

Table 5 SCI Bit Times and Rates

CC1	: SS0	XTAL	2.4576 MHz	4.0 MHz	4.9152 MHz*
331	. 330	E	614.4 kHz	1.0 MHz	1.2288 MHz
0	0	E ÷ 16	26 μs/38,400 Baud	16 μs/62,500 Baud	13 μs/76,800 Baud
0	1	E ÷ 128	208 μs/4,800 Baud	128 μs/7812.5 Baud	104.2 μs/9,600 Baud
1	0	E ÷ 1024	1.67 ms/600 Baud	1.024 ms/976.6 Baud	833.3 μs/1,200 Baud
1	1	E ÷ 4096	6.67 ms/150 Baud	4.096 ms/244.1 Baud	3.33 ms/300 Baud

^{*}HD6801V5 Only

Table 6 SCI Format and Clock Source Control

CC1:	CC0	Format	Clock Source	Port 2 Bit 2	Port 2 Bit 3	Port 2 Bit 4
0	0	_	_	_	**	**
0	1	NRZ	Internal	Not Used	**	**
1	0	NRZ	Internal	Output*	**	**
1	1	NRZ	External	Input	**	**

Internally Generated Clock

If the user wishes for the serial I/O to furnish a clock, the following requirements are applicable:

- the values of RE and TE are immaterial.
- CC1, CC0 must be set to 10
- the maximum clock rate will be E ÷ 16.
- the clock will be at 1× the bit rate and will have a rising edge at mid-bit.

Externally Generated Clock

If the user wishes to provide an external clock for the serial I/O, the following requirements are applicable:

- the CC1, CC0, field in the Rate and Mode Control Register must be set to 11.
- the external clock must be set to 8 times (×8) the desired baud rate and
- the maximum external clock frequency is 1.0 MHz.

Serial Operations

The serial I/O hardware should be initialized by the HD6801V software prior to operation. This sequence will normally consist of;

- · writing the desired operation control bits to the Rate and Mode Control Register and
- · writing the desired operational control bits in the Transmit/ Receive Control and Status Register.

The Transmitter Enable (TE) and Receiver Enable (RE) bits may be left set for dedicated operations.

Transmit Operations

The transmit operation is enabled by the TE bit in the Transmit/Receive Control and Status Register. This bit when set, gates the output of the serial transmit shift register to Port 2 Bit 4 and takes unconditional control over the Data Direction Register value for Port 2, Bit 4.

Following a RES the user should configure both the Rate and Mode Control Register and the Transmit/Receive Control and Status Register for desired operation. Setting the TE bit during this procedure initiates the serial output by first transmitting a nine-bit preamble of 1's. Following the preamble, internal synchronization is established and the transmitter section is ready for operation.

At this point one of two situation exist:

- 1) if the Transmit Data Register is empty (TDRE = 1), a continuous string of ones will be sent indicating an idle line, or,
- 2) if data has been loaded into the Transmit Data Register (TDRE = 0), the word is transferred to the output shift register and transmission of the data word will begin.

During the transfer itself, the 0 start bit is first transmitted. Then the 8 data bits (beginning with bit 0) followed by the stop bit, are transmitted. When the Transmitter Data Register has been emptied, the hardware sets the TDRE flag bit.

If the HD6801V fails to respond to the flag within the proper time, (TDRE is still set when the next normal transfer from the parallel data register to the serial output register should occur) then a 1 will be sent (instead of a 0) at "Start" bit time, followed by more 1's until more data is supplied to the data register. No 0's will be sent while TDRE remains a 1.

Clock output is available regardless of values for bits RE and TE.

Bit 3 is used for serial input if RE = "1" in TRCS; bit 4 is used for serial output if TE = "1" in TRCS.

Receive Operation

The receive operation is enabled by the RE bit which gates in the serial input through Port 2 Bit 3. The receiver section operation is conditioned by the contents of the Transmit/ Receive Control and Status Register and the Rate and Mode Control Register.

The receiver bit interval is divided into 8 sub-intervals for internal synchronization. In the NRZ Mode, the received bit stream is synchronized by the first 0 (space) encountered.

The approximate center of each bit time is strobed during the next 10 bits. If the tenth bit is not a 1 (stop bit) a framing error is assumed, and bit ORFE is set. If the tenth bit as a 1, the data is transferred to the Receive Data Register, and interrupt flag RDRF is set. If RDRF is still set at the next tenth bit time. ORFE will be set, indicating an over-run has occurred. When the HD6801V responds to either flag (RDRF or ORFE) by reading the status register followed by reading the Data Register, RDRF (or ORFE) will be cleared.

■ RAM CONTROL REGISTER

This register, which is addressed at \$0014, gives status information about the standby RAM. A 0 in the RAM enable bit (RAM E) will disable the standby RAM, thereby protecting it at power down if V_{CC} Standby is held greater than V_{SBB} volts, as explained previously in the signal description for V_{CC} Standby.

RAM Control Register STRY

\$0014	PWR	NAME	^	 X	×	
D1: 0						•

Bit 0 Not used.

Not used. Bit 1

Bit 2 Not used.

Bit 3 Not used. Not used.

Bit 4

Bit 5 Not used.

Bit 6 RAME The RAM Enable control bit allows the user the ability to disable the standby RAM. This bit is set to a logic "1" by RES which enables the standby RAM and can be written to one or zero under program control. When the RAM is disabled, data is read from external memory.

Big 7 STBY The Standby Power bit is cleared when the standby voltage is removed. This bit is a read/write status flag that the user can read which indicates that the standby RAM voltage has been applied, and the data in the standby RAM is valid.

GENERAL DESCRIPTION OF INSTRUCTION SET

The HD6801V is upward object code compatible with the HD6800 as it implements the full HMCS6800 instruction set. The execution times of key instructions have been reduced to increase throughout. In addition, new instructions have been added; these include 16-bit operations and a hardware multiply.

Included in the instruction set section are the following:

- CPU Programming Model (Figure 23)
- · Addressing modes
- Accumulator and memory instructions Table 7
- New instructions
- Index register and stack manipulations instructions Table
- Jump and branch instructions Table 9

- Condition code register manipulation instructions Table 10
- Instructions Execution times in machine cycles Table
- Summary of cycle by cycle operation Table 12
- · Summary of undefined instructions operation
- · Op codes Map Table 13

CPU Programming Model

The programming model for the HD6801V is shown in Figure 23. The double (D) accumulator is physically the same as the Accumulator A concatenated with the Accumulator B so that any operation using accumulator D will destroy information in A and B.




Figure 23 CPU Programming Model

CPU Addressing Modes

The HD6801V eight-bit microcomputer unit has seven address modes that can be used by a programmer, with the addressing mode a function of both the type of instruction and the coding within the instruction. A summary of the addressing modes for a particular instruction can be found in Table 11 along with the associated instruction execution time that is given in machine cycles. With a clock frequency of 4 MHz, these times would be microseconds.

Accumulator (ACCX) Addressing

In accumulator only addressing, either accumulator A or accumulator B is specified. These are one-byte instructions.

Immediate Addressing

In immediate addressing, the operand is contained in the second byte of the instruction except LDS and LDX which have the operand in the second and third bytes of the instruction. The CPU addresses this location when it fetches the immediate instruction for execution. These are two or three-byte instructions.

Table 7 Accumulator & Memory Instructions

			Addressing Modes IMMED. DIRECT INDEX EXTEND IMPLIED									C			on (iste		e						
Operations	Mnemonic	IMI	MEI	D.	DIF	REC	т	IN	DE:		EX	ΓEΝ	ID	IMI	PLI	ED	Boolean/ Arithmetic Operation	5	4	3	2	1	0
		ОР	~	#	ОР	~	#	ОР	~	#	ОР	~	#	ОР	~	#	Arithmetic Operation	н	ı	N	z	v	c
Add	ADDA	88	2	2	9В	3	2	АВ	4	2	вв	4	3				A + B → A	1	•	\$	\$	\$	\$
	ADDB	СВ	2	2	DB	3	2	EB	4	2	FB	4	3				$B + M \rightarrow B$	1	•	\$	\$	\$	\$
Add Double	ADDD	СЗ	4	3	D3	5	2	E3	6	2	F3	6	3				A:B+M:M+1→A:B	•	•	\$	\$	\$	\$
Add Accumulators	ABA	+	╁		<u> </u>		T	-	-	-	_	-	\vdash	1B	2	1	A + B → A	1	•	\$	\$	\$	1
Add With Carry	ADCA	89	2	2	99	3	2	A9	4	2	В9	4	3				$A + M + C \rightarrow A$	1.	•	\$	\$	\$	1
	ADCB	C9	2	2	D9	3	2	E9	4	2	F9	4	3			Г	B + M + C → B	\$	•	\$	\$	\$	1
AND	ANDA	84	2	2	94	3	2	A4	4	2	В4	4	3				A·M → A	•	•	\$	1	R	•
	ANDB	C4	2	2	D4	3	2	E4	4	2	F4	4	.3				B·M → B	•	•	\$	‡	R	1
Bit Test	BITA	85	2	2	95	3	2	A5	4	2	В5	4	3		<u> </u>	-	A·M	•	•	\$	\$	R	
J. 1981	BIT B	C5	2	2	D5	3	2	E5	4	2	F5	4	3		1	-	В∙М	•	•	\$	\$	R	١.
Clear	CLR	+	Ť	-	-	۲	┢	6F	6	2	7F	6	3	<u> </u>	-	-	00 → M	•		R	s	R	F
0.001	CLRA	╁──	+	-	├	┢	\vdash	 -	۳	F		۲	۲	4F	2	1	00 → A	•	•	R	s	R	4
	CLRB	 	+-	 	 	 	\vdash	-	-			-	H	5F	2	1	00 → B	•	•	R	S	R	+-
Compare	CMPA	81	2	2	91	3	2	A1	4	2	В1	4	3	-	<u> </u>	١	A - M			\$	1	1	1
Compare	CMPB	C1	2	2	D1	3	2	E1	4	2	F1	4	3	-	╁	┝	B - M	•	•	1	\$	1	1
Compare	CBA	-	-	-		3	۲	-	-	-	-	Ť	3	11	2	1	A - B	•	•	\$	1	\$	1
Accumulators Complement, 1's	COM	 	╁	-	-	-	\vdash	63	6	2	73	6	3		 	-	M̄→M			1	1	R	5
Complement, 1 s	COMA	+	╁	├-	├ ──	-	╀	03	-	-	/3	0	3	43	2	1	A → A	-	•	\$	‡	R	_
	COMB	+	-	├-		-	┝		-	-		-	┝	53	2	1	$\overline{B} \to B$	•	•	1	1	R	+
0		┼	╁	┝	-		╁	60	-	-	70	-	3	53	-	ŀ	00 - M → M	-	•	1	‡	1	_
Complement, 2's	NEG	┼	╁	-	├	├-	╁	60	6	2	70	6	3	40	<u> </u>	-		-	•	1	\$	(T)	4.
(Negate)	NEGA NEGB	╁	+-	-	┼	-	╁	-	-	-		-	-	40	2	1	00 - A → A 00 - B → B	-	•	1	‡	1	+
Decimal Adjust, A	DAA	1	t	\vdash	 	 	\vdash			-	-	-	-	50 19	2	1	Converts binary add of BCD	·	•	1	\$	\$	3
		<u> </u>	↓_	L		L_	L		<u>_</u>	<u> </u>		_	L	19	12	Ľ	characters into BCD format	1	Ľ	L	_	Ĺ	L
Decrement	DEC	↓	↓_	L	<u> </u>		<u> </u>	6A	6	2	7A	6	3		L_	L	M – 1 → M	•	•	‡	‡	4	-
	DECA	↓	↓_	_	<u> </u>	<u> </u>	↓_	<u> </u>		<u> </u>		_	L	4A	2	1	A - 1 → A	•	•	\$	\$	(4)	+
	DECB	<u> </u>	_	L	L	<u> </u>	_		_	_		_	L	5A	2	1	B - 1 → B	•	•	\$	\$	4	
Exclusive OR	EORA	88	2	2	98	3	2	A8	4	2	B8	4	3			<u>L</u>	A ⊕ M → A	•	•	\$	\$	R	_
	EORB	C8	2	2	D8	3	2	E8	4	2	F8	4	3			L	B ⊕ M→ B	•	•	\$	\$	R	1
Increment	INC		<u> </u>	L		<u> </u>	L	6C	6	2	7C	6	3		<u> </u>	L	M + 1 → M	•	•	\$	\$	(5)	_
	INCA		_	L		L	L			L	L.			4C	2	1	A + 1 → A	•	•	\$	\$	(5)	_
	INCB								L					5C	2	1	B + 1 → B	•	•	\$	\$	(5)	•
Load	LDAA	86	2	2	96	3	2	A6	4	2	В6	4	3				M → A	•	•	. \$	\$	R	•
Accumulator	LDAB	C6	2	2	D6	3	2	E6	4	2	F6	4	3				M → B	•	•	\$	\$	R	•
Load Double Accumulator	LDD	СС	3	3	DC	4	2	EC	5	2	FC	5	3				M + 1 → B, M → A	•	•	\$	\$	R	•
Multiply Unsigned	MUL		Γ	Γ		Γ	Γ							3D	10	1	A x B → A : B	•	•	•	•	•	(
OR, Inclusive	ORAA	8A	2	2	9A	3	2	AA	4	2	ВА	4	3			T	A + M → A	•	•	\$	1	R	1
,	ORAB	CA	2	2	DA	3	2	EA	4	2	FA	4	3		†	\vdash	B + M → B	•	•	\$	1	R	1
Push Data	PSHA	+-	t	\vdash	 	 	H		-	╁		\vdash	\vdash	36	3	1	A → Msp, SP – 1 → SP	•	•	•	•	•	+
	PSHB	+	t	t^{-}	†	\vdash	t	 	\vdash	t^{-}		T	t	37	3	1	$B \rightarrow Msp, SP - 1 \rightarrow SP$	•	•	•	•	•	†
Pull Data	PULA	1	1	1	†	\vdash	t		<u> </u>	<u> </u>		T	T	32	4	1	SP + 1 → SP, Msp → A	•	•	•	•	•	†,
	PULB		t	t^-	†	T	T	\vdash	_	T		1	T	33	4	1	$SP + 1 \rightarrow SP, Msp \rightarrow B$	•	•	•	•	•	+
Rotate Left	ROL	†	T	t^{-}	t^{-}	t^-	t^{-}	69	6	2	79	6	3	15	Ť	Ė		1.	•	1	1	6	+
	ROLA	+	+-	+	+-	\vdash	+-	1	۲	Ť	1.5	۳	۲	49	2	1	w) [•	•	1	1	6	4
	ROLB	+-	+	+	+	+	+	┼	-	\vdash		\vdash	+	59	2	1	B C 67 60	-		1	1	6	1
		+	+	↓_	_	ـــ	╀-	 	L_	1_	L	↓_	1	139	1-	↓.			1	_	1	6	┸
Betata Bicht	1 000									1 2	70	16	1 2				1						
Rotate Right	RORA	+	╀	╀	┼	┝	+	66	6	2	76	6	3	46	2	1	W) [4] [4]	•	•	1	‡	6	_

The Condition Code Register notes are listed after Table 10.



Condition Code Addressing Modes Register Boolean/ Operations Mnemonic IMMED. DIRECT INDEX EXTEND IMPLIED 4 3 2 1 0 Arithmetic Operation N z OΡ ΩP # ΩP OP ΛP н 1 v С # # # Shift Left คล 6 2 78 6 3 \$ \$ 6 ΔSI Arithmetic \$ 6 • \$ ASLA 48 2 1 • t ASLB 58 2 1 • \$ \$ (6) Double Shift t t 6 1 ASI D 05 3 Left, Arithmetic ‡ Shift Right 2 77 ٠ ٠ **\$** t ASR Arithmetic 2 \$ (6) ‡ ASRA 47 **‡** 57 2 1 \$ \$ 6 ‡ ASRB ‡ **\$** (6) Shift Right LSR 64 6 2 74 6 3 • • Logical 44 2 1 • • t t 6 t LSRA 54 2 1 • \$ **‡** (6) LSRR Double Shift ACC A/ ACC B R t 6 t 3 1 LSRD n4 • • Right Logical A0 B7 ‡ R Store STAA 3 2 Α7 4 2 В7 4 3 $A \rightarrow M$ • \$ Accumulator 2 4 2 4 B → M ‡ t R 3 E7 F7 3 STAB D7 $A \rightarrow M$ Store Double ‡ ‡ R STD חח 4 2 FD 5 2 FD 5 3 Accumulator $B \rightarrow M + 1$ $A - M \rightarrow A$ Subtract SUBA 2 2 90 3 2 A0 4 2 ВО 4 3 ۰ ٠ **‡ ‡** | **‡** SUBB CO 2 2 D0 3 2 E0 4 2 F0 4 3 $B - M \rightarrow B$ • 1 1 1 1 SUBD 83 4 3 93 5 2 А3 6 2 B3 6 3 A : B - M : M + 1 → A : B • t t t Double Subtract Subtract **‡** 1 1 2 1 SBA 10 $A - B \rightarrow A$ ٠ ٠ Accumulators A - M - C → A 4 \$ ‡ 1 SBCA 82 2 2 92 3 2 A2 2 B2 4 3 ٠ ٠ Subtract With Carry $B - M - C \rightarrow B$ C2 2 2 D2 3 2 E2 4 2 F2 4 3 • • ‡ ‡ ‡ ‡ SBCB • ‡ ‡ R 16 2 1 A → B Transfer ٠ TAB Accumulators ‡ ‡ R TBA 17 2 1 B → A • • 1 1 R R Test Zero or 6 2 7D 6 3 M = 00TST Minus 4D 2 1 A - 00 • ‡ ‡ R R • TSTA 1 1 R R 5D 2 1 B - 00• • **TSTB**

Table 7 Accumulator & Memory Instructions (Continued)

The Condition Code Register notes are listed after Table 10.

Direct Addressing

In direct addressing, the address of the operand is contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes in the machine i.e., locations zero through 255. Enhanced execution times are achieved by storing data in these locations. In most configurations, it should be a random access memory. These are two-byte instructions.

Extended Addressing

In extended addressing, the address contained in the second byte of the instruction is used as the higher eight-bits of the address of the operand. The third byte of the instruction is used as the lower eight-bits of the address for the operand. This is an absolute address in memory. These are three-byte instructions. Indexed Addressing

In indexed addressing, the address contained in the second byte of the instruction is added to the index register's lowest eight bits in the CPU. The carry is then added to the higher order eight bits of the index register. This result is then used to address memory. The modified address is held in a temporary address register so there is no change to the index register. These are two-byte instructions.

Implied Addressing

In the implied addressing mode the instruction gives the address (i.e., stack pointer, index register, etc.). These are one-byte instructions.

Relative Addressing

In relative addressing, the address contained in the second byte of the instruction is added to the program counter's lowest eight bits plus two. The carry or borrow is then added to the high eight bits. This allows the user to address data within a range of -126 to +129 bytes of the present instruction. These are two-byte instructions.

New Instructions

In addition to the existing 6800 Instruction Set, the following new instructions are incorporated in the HD6801V Microcomputer.

- ABX Adds the 8-bit unsigned accumulator B to the 16-bit X-Register taking into account the possible carry out of the low order byte of the X-Register.
- ADDD Adds the double precision ACCD* to the double precision value M:M+1 and places the results in ACCD.
- ASLD Shifts all bits of ACCD one place to the left. Bit 0 is loaded with zero. The C bit is loaded from the most significant bit of ACCD.
- LDD Loads the contents of double precision memory location into the double accumulator A:B. The condition codes are set according to the data.
- LSRD Shifts all bits of ACCD one place to the right. Bit 15 is loaded with zero. The C bit is loaded from the least significant bit to ACCD.
- MUL Multiplies the 8 bits in accumulator A with the 8 bits in accumulator B to obtain a 16-bit unsigned number in A:B, ACCA contains MSB of result.
- **PSHX** The contents of the index register is pushed onto the stack at the address contained in the stack pointer. The stack pointer is decremented by 2.
- **PULX** The index register is pulled from the stack beginning at the current address contained in the stack pointer +1. The stack pointer is incremented by 2 in total.
- STD Stores the contents of double accumulator A:B in memory. The contents of ACCD remain unchanged.
- SUBD Subtracts the contents of M:M + 1 from the contents of double accumulator AB and places the result in ACCD.
- BRN Never branches. If effect, this instruction can be considered a two byte NOP (No operation) requiring three cycles for execution.
- CPX Internal processing modified to permit its use with any conditional branch instruction.

Table 8 Index Register and Stack Manipulation Instructions

							Add	dress	ing	Мо	des						Boolean/	(ditio Reg			е
Pointer Operations	Mnemonic	IM	MEI	D.	DII	REC	T:	IN	DE:	X	EX	ΓN)	IMP	LIE	D	Arithmetic Operation	5	4	3	2	1	0
		OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#		Н	1	N	Z	V	C
Compare Index Reg	CPX	8C	4	3	9C	5	2	AC	6	2	вс	6	3				X - M : M + 1	•	•	\$	\$	\$	\$
Decrement Index Reg	DEX								Г					09	3	1	X – 1 → X	•	•	•	\$	•	•
Decrement Stack Pntr	DES													34	3	1	SP - 1 → SP	•	•	•	•	•	•
Increment Index Reg	INX								Γ					08	3	1	X·+1 → X	•	•	•	\$	•	•
Increment Stack Pntr	INS		Г						Γ	Г				31	3	1	SP + 1 → SP	•	•	•	•	•	•
Load Index Reg	LDX	CE	3	3	DE	4	2	EE	5	2	FE	5	3				$M \rightarrow X_H$, $(M+1) \rightarrow X_L$	•	•	7	\$	R	•
Load Stack Pntr	LDS	8E	3	3	9E	4	2	ΑE	5	2	BE	5	3				$M \rightarrow SP_H, (M+1) \rightarrow SP_L$	•	•	7	\$	R	•
Store Index Reg	STX	Π	П	Γ	DF	4	2	EF	5	2	FF	5	3				$X_H \rightarrow M, X_L \rightarrow (M+1)$	•	•	7	\$	R	•
Store Stack Pntr	STS				9F	4	2	AF	5	2	BF	5	3				$SP_H \rightarrow M, SP_L \rightarrow (M+1)$	•	•	7	\$	R	•
Index Reg → Stack Pntr	TXS						Γ			Г				35	3	1	X - 1 → SP	•	•	•	•	•	•
Stack Pntr → Index Reg	TSX									Г				30	3	1	SP + 1 → X	•	•	•	•	•	•
Add	ABX		Γ			T	T							3A	3	1	B + X → X	•	•	•	•	•	•
Push Data	PSHX													3C	4	1	X _L → M _{sp} , SP - 1 → SP	•	•	•	•	•	•
													1				X _H → M _{sp} , SP - 1 → SP						
Puli Data	PULX		Π			T				Γ			Π	38	5	1	$SP + 1 \rightarrow SP, M_{sp} \rightarrow X_{H}$	•	•	•	•	•	1
]									SP + 1 → SP, Map → XL						1

The Condition Code Register notes are listed after Table 10.



^{*}ACCD is the 16 bit register (A:B) formed by concatenating the A and B accumulators. The A-accumulator is the most significant byte.

Table 9 Jump and Branch Instructions

							Ad	dres	sing	Мо	des							1			on (e
Operations	Mnemonic	REL	ATI	VE	DII	REC	T	IN	DE	×	EX	TNE)	IMF	LIE	D	Branch Test	5	4	3	2	1	0
		OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#		Н	ī	N	z	v	С
Branch Always	BRA	20	3	2						Π			Г				None	•	•	•	•	•	•
Branch Never	BRN	21	3	2													None	•	•	•	•	•	•
Branch If Carry Clear	BCC	24	3	2									Γ				C = 0	•	•	•	•	•	•
Branch If Carry Set	BCS	25	3	2									Г				C = 1	•	•	•	•	•	•
Branch If = Zero	BEQ	27	3	2													Z = 1	•	•	•	•	•	•
Branch If ≥ Zero	BGE	2C	3	2													N ⊕ V = 0	•	•	•	•	•	•
Branch If > Zero	BGT	2E	3	2													Z + (N + V) = 0	•	•	•	•	•	•
Branch If Higher	BHI	22	3	2													C + Z = 0	•	٠	•	•	•	•
Branch If ≤ Zero	BLE	2F	3	2													Z + (N + V) = 1	•	•	•	•	•	•
Branch If Lower Or Same	BLS	23	3	2													C + Z = 1	•	•	•	•	•	•
Branch If < Zero	BLT	2D	3	2													N ⊕ V = 1	•	•	•	•	•	•
Branch If Minus	вмі	2B	3	2								Г	Т				N = 1	•	•	•	•	•	•
Branch If Not Equal Zero	BNE	26	3	2													Z = 0	•	•	•	•	•	•
Branch If Overflow Clear	BVC	28	3	2													V = 0	•	•	•	•	•	•
Branch If Overflow Set	BVS	29	3	2				T									V = 1	•	•	•	•	•	•
Branch If Plus	BPL	2A	3	2									П				N = 0	•	•	•	•	•	•
Branch To Subroutine	BSR	8D	6	2														•	•	•	•	•	•
Jump	JMP				T	T	T	6E	3	2	7E	3	3					•	•	•	•	•	•
Jump To Subroutine	JSR				9D	5	2	AD	6	2	BD	6	3	T			1	•	•	•	•	•	•
No Operation	NOP													01	2	1	Advances Prog. Cntr. Only	•	•	•	•	•	•
Return From Interrupt	RTI									Г			Π	3B	10	1		Τ-		- (8		_
Return From Subroutine	RTS													39	5	1		•	•	•	•	•	•
Software Interrupt	SWI						Γ			Г			T	3F	12	1	1	•	s	•	•	•	•
Wait for Interrupt	WAI				Π		Г				Γ	Π	Π	3E	9	1]	•	9	•	•	•	•

Table 10 Condition Code Register Manipulation Instructions

		Addre	ssingN	Nodes		Condition Code Register									
Operations	Mnemonic	IM	PLIE	D	Boolean Operation	5	4	3	2	1	0				
		OP	~	#		Н	1	N	z	V	С				
Clear Carry	CLC	OC.	2	1	0 → C	•	•	•	•	•	R				
Clear Interrupt Mask	CLI	0E	2	1	0 → I	•	R	•	•	•	•				
Clear Overflow	CLV	0A	2	1	0 → V	•	•	•	•	R	•				
Set Carry	SEC	0D	2	1	1 → C	•	•	•	•	•	S				
Set Interrupt Mask	SEI	OF	2	1	1 → I	•	S	•	•	•	•				
Set Overflow	SEV	ОВ	2	1	1 → V	•	•	•	•	S	•				
Accumulator A → CCR	TAP	06	2	1	A→ CCR	_		- (0 -						
CCR → Accumulator A	TPA	07	2	1	CCR → A	•	•	•	•	•	•				

Condition Code Register Notes: (Bit set it test is true and cleared otherwise)

- ① (Bit V)
 ② (Bit C)
 ③ (Bit C)
 ④ (Bit V)
 ⑤ (Bit V)
 ⑥ (Bit V)
 ⑦ (Bit N)
 ⑧ (All)
- Test: Result = 1000000?
 Test: Result ≒ 0000000?
 Test: Result ≒ 0000000?
 Test: Decimal value of most significant BCD Character greater than nine? (Not cleared if previously set) Test: Decimal value of most significant BCD Character greater than niner that cleared in previously social previously social person of the previously social person of the previously social person of the previously social person of the previously social person of the previously social person of the previously social person of the previously set, and person of the previously set, a Non-Maskable Interrupt is required to exit the wait state. Set according to the contents of Accumulator A.

 Set according to the contents of Accumulator A.

 Set according to the contents of Accumulator A.

- (AII)
- (Bit C)



Table 11 Instruction Execution Times in Machine Cycle

	ACCX	Imme- diate	Direct	Ex- tended	In- dexed	lm- plied	Re- lative		ACCX	Imme- diate	Direct	Ex- tended	in- dexed	lm- plied	Re- lative
ABA	•	•	•	•	•	2	•	INX	•	•	•	•	•	3	•
ABX	•	•	•	•	•	3	•	JMP	•	•	•	3	3	•	•
ADC	•	2	3	4	4	•	•	JSR	•	•	5	6	6	•	•
ADD	•	2	3	4	4	•	•	LDA	•	2	3	4	4	•	•
ADDD	•	4	5	6	6	•	•	LDD	•	3	4	5	5	•	•
AND	•	2	3	4	4	•	•	LDS	•	3	4	5	5	•	•
ASL	2	•	•	6	6	•	•	LDX	•	3	4	5	5	•	•
ASLD	•	•	•	•	•	3	•	LSR	2	•	•	6	6	•	•
ASR	2	•	•	6	6	•	•	LSRD	•	•	•	•	•	3	•
всс	•	•	•	•	•	•	3	MUL	•	•	•	•	•	10	•
BCS	•	•	•	•	•	•	3	NEG	2	•	•	6	6	•	•
BEQ	•	•	•	•	•	•	3	NOP	•	•	•	•	•	2	•
BGE	•	•	•	•	•	•	3	ORA	•	2	3	4	4	•	•
BGT	•	•	•	•	•	•	3	PSH	3	•	•	•	•	•	•
вні	•	•	•	•	•	•	3	PSHX	•	•	•	•	•	4	•
BIT	•	2	3	4	4	•	•	PUL	4	•	•	•	•	•	•
BLE	• ,	•	•	•	•	•	3	PULX	•	•	•	•	•	5	•
BLS	•	•	•	•	•	•	3	ROL	2	•	•	6	6	•	•
BLT	•	•	•	•	•	•	3	ROR	2	•	•	6	6	•	•
вмі	•	•	•	•	•	•	3	RTI	•	•	•	•	•	10	•
BNE	•	•	•	•	•	•	3	RTS	•	•	•	•	•	5	•
BPL	•	•	•	•	•	•	3	SBA	•	•	•	•	•	2	•
BRA	•	•	•	•	•	•	3	SBC	•	2	3	4	4	. •	•
BRN	•	•	•	•	•	•	3	SEC	•	•	•	•	•	2	•
BSR	•	•	•	•	•	•	6	SEI	•	•	•	•	•	2	•
BVC	•	•	•	•	•	•	3	SEV	•	•	•	•	•	2	•
BVS	•	•	•	•	•	•	3	STA	•	•	3	4	4	•	•
CBA	•	•	•	•	•	2	•	STD	•	•	4	5	5	•	•
CLC	•	•	•	•	•	2	•	STS	•	•	4	5	5	•	•
CLI	•	•	•	•	•	2	•	STX	•	•	4	5	5	•	•
CLR	2	•	•	6	6	•	•	SUB	•	2	3	4	4	•	•
CLV	-	•	•	•	•	2	•	SUBD	•	4	5	6	6	•	•
CMP	•	2	3	4	4	•	•	SWI	•	•	•	•	•	12	•
COM	2	-	•	6	6	•	•	TAB	•	•	•	•	•	2	•
CPX	•	4	5	6	6	•	•	TAP	•	•	•	•	•	2	•
DAA	•	•	•	•	•	2	•	TBA	•	•	•	•	•	2	•
DEC	2	•	•	6	6	•	•	TPA	•	•	•	•	•	2	•
DES	•	•	•	•	•	3	•	TST	. 2	•	•	6	6	•	•
DEX	•	•	•	•	•	3	•	TSX	•	•	•	•	•	3	•
EOR	•	2	3	4	4	•	•	TXS	•	•	•	•	•	3	•
INC	2	•	•	6	6	•	•	WAI	•	•	•	•	•	9	•
INS	•	•	•	•	•	3	•								



Summary of Cycle by Cycle Operation

Table 12 provides a detailed description of the information present on the Address Bus, Data Bus, and the Read/Write line (R/\overline{W}) during each cycle for each instruction.

This information is useful in comparing actual with expected results during debug of both software and hardware as the

control program is executed. The information is categorized in groups according to addressing mode and number of cycles per instruction. (In general, instructions with the same addressing mode and number of cycles execute in the same manner; exceptions are indicated in the table).

Table 12 Cycle by Cycle Operation

Address Mode & Cycles Instructions		Cycle #	Address Bus	R/W Line	Data Bus				
IMMEDIATE									
ADC EOR	2	1	Op Code Address	1	Op Code				
ADD LDA		2	Op Code Address + 1	1	Operand Data				
AND ORA									
BIT SBC									
CMP SUB									
LDS	3	1	Op Code Address	1	Op Code				
ĻDΧ		2	Op Code Address + 1	1	Operand Data (High Order Byte)				
LDD		3	Op Code Address + 2	1	Operand Data (Low Order Byte)				
CPX	4	1	Op Code Address	1	Op Code				
SUBD		2	Op Code Address + 1	1	Operand Data (High Order Byte)				
ADDD		3	Op Code Address + 2	1	Operand Data (Low Order Byte)				
		4	Address Bus FFFF	1	Low Byte of Restart Vector				
DIRECT									
ADC EOR	3	1	Op Code Address	1	Op Code				
ADD LDA		2	Op Code Address + 1	1	Address of Operand				
AND ORA		3	Address of Operand	1	Operand Data				
BIT SBC		_							
CMP SUB									
STA	3	1	Op Code Address	1	Op Code				
		2	Op Code Address + 1	1	Destination Address				
		3	Destination Address	0	Data from Accumulator				
LDS	4	1	Op Code Address	1	Op Code				
LDX		2	Op Code Address + 1	1	Address of Operand				
LDD		3	Address of Operand	1	Operand Data (High Order Byte)				
		4	Operand Address + 1	1	Operand Data (Low Order Byte)				
STS	4	1	Op Code Address	1	Op Code				
STX		2	Op Code Address + 1	1	Address of Operand				
STD		3	Address of Operand	0	Register Data (High Order Byte)				
		4	Address of Operand + 1	0	Register Data (Low Order Byte)				
CPX	5	1	Op Code Address	1	Op Code				
SUBD		2	Op Code Address + 1	1	Address of Operand				
ADDD		3	Operand Address	1	Operand Data (High Order Byte)				
		4	Operand Address + 1	1	Operand Data (Low Order Byte)				
		5	Address Bus FFFF	1	Low Byte of Restart Vector				
JSR	5	1	Op Code Address	1	Op Code				
		2	Op Code Address + 1	1	Irrelevant Data				
		3	Subroutine Address	1	First Subroutine Op Code				
		4	Stack Pointer	0	Return Address (Low Order Byte)				
		5	Stack Pointer + 1	0	Return Address (High Order Byte)				



Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Cycles Cycle #			Address Bus	R/W Line	Data Bus					
NDEXED										
JMP	3	1	Op Code Address	1	Op Code					
		2	Op Code Address + 1	1	Offset					
		3	Address Bus FFFF	1	Low Byte of Restart Vector					
ADC EOR	4	1	Op Code Address	1	Op Code					
ADD LDA		2	Op Code Address + 1	1	Offset					
AND ORA		3	Address Bus FFFF	1	Low Byte of Restart Vector					
BIT SBC		4	Index Register Plus Offset	<i>i</i> 1	Operand Data					
CMP SUB										
STA	4	1	Op Code Address	1	Op Code					
		2	Op Code Address + 1	1	Offset					
		3	Address Bus FFFF	1	Low Byte of Restart Vector					
		4	Index Register Plus Offset	0	Operand Data					
LDS	5	1	Op Code Address	1	Op Code					
LDX	-	2	Op Code Address + 1	1	Offset					
LDD		3	Address Bus FFFF	1	Low Byte of Restart Vector					
		4	Index Register Plus Offset	1	Operand Data (High Order Byte)					
		5	Index Register Plus Offset + 1	1	Operand Data (Low Order Byte)					
STS	5	1 .	Op Code Address	1	Op Code					
STX		2	Op Code Address + 1	1	Offset					
STD		3	Address Bus FFFF	1	Low Byte of Restart Vector					
0.0	ŀ	4	Index Register Plus Offset	0	Operand Data (High Order Byte)					
		5	Index Register Plus Offset + 1	Ō	Operand Data (Low Order Byte)					
ASL LSR	6	1	Op Code Address	1	Op Code					
ASR NEG		2	Op Code Address + 1	1	Offset					
CLR ROL		3	Address Bus FFFF	1	Low Byte of Restart Vector					
COM ROR		4	Index Register Plus Offset	1	Current Operand Data					
DEC TST*		5	Address Bus FFFF	1	Low Byte of Restart Vector					
INC		6	Index Register Plus Offset	0	New Operand Data					
CPX	6	1	Op Code Address	1	Op Code					
SUBD		2	Op Code Address + 1	1	Offset					
ADDD		3	Address Bus FFFF	1	Low Byte of Restart Vector					
		4	Index Register + Offset	1	Operand Data (High Order Byte)					
		5	Index Register + Offset + 1	1	Operand Data (Low Order Byte)					
		6	Address Bus FFFF	1•	Low Byte of Restart Vector					
JSR	6	1	Op Code Address	1	Op Code					
		2	Op Code Address + 1	1	Offset					
		3	Address Bus FFFF	1	Low Byte of Restart Vector					
		4	Index Register + Offset	1	First Subroutine Op Code					
		5	Stack Pointer	0	Return Address (Low Order Byte)					
		6	Stack Pointer - 1	Ō	Return Address (High Order Byte)					

^{*} In the TST instruction, R/W line of the sixth cycle is "1" level, and AB=FFFF, DB=Low Byte of Reset Vector.



Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Cycles Cycle #		Address Bus	R/W Line	Data Bus	
EXTENDED					
JMP	3	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Jump Address (High Order Byte)
		3	Op Code Address + 2	1	Jump Address (Low Order Byte)
ADC EOR	4	1	Op Code Address	1	Op Code
ADD LDA		2	Op Code Address + 1	1	Address of Operand (High Order Byte)
AND ORA		3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
BIT SBC		4	Address of Operand	1	Operand Data
CMP SUB					
STA	4	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Destination Address (High Order Byte)
		3	Op Code Address + 2	1	Destination Address (Low Order Byte)
		4	Operand Destination Address	0	Data from Accumulator
LDS	5	1	Op Code Address	1	Op Code
LDX		2	Op Code Address + 1	1	Address of Operand (High Order Byte)
LDD		3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
	ļ	4	Address of Operand	1	Operand Data (High Order Byte)
		5	Address of Operand + 1	1	Operand Data (Low Order Byte)
STS	5	1	Op Code Address	1	Op Code
STX		2	Op Code Address + 1	1	Address of Operand (High Order Byte)
STD	ĺ	3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
· · ·		4	Address of Operand	Ö	Operand Data (High Order Byte)
		5	Address of Operand + 1	Ō	Operand Data (Low Order Byte)
ASL LSR	6	1	Op Code Address	1	Op Code
ASR NEG		2	Op Code Address + 1	i	Address of Operand (High Order Byte)
CLR ROL		3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
COM ROR	i	4	Address of Operand	1	Current Operand Data
DEC TST*		5	Address Bus FFFF	1	Low Byte of Restart Vector
INC		6	Address of Operand	Ö	New Operand Data
CPX	6	1	Op Code Address	1	Op Code
SUBD		2	Op Code Address + 1	1	Operand Address (High Order Byte)
ADDD		3	Op Code Address + 2	1	Operand Address (Low Order Byte)
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		4	Operand Address	1	Operand Data (High Order Byte)
		5	Operand Address + 1	1	Operand Data (Low Order Byte)
		6	Address Bus FFFF	1	Low Byte of Restart Vector
JSR	6	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Address of Subroutine (High Order Byte
		3	Op Code Address + 2	1	Address of Subroutine (Low Order Byte
		4	Subroutine Starting Address	1	Op Code of Next Instruction
		5	Stack Pointer	ò	Return Address (Low Order Byte)
	1	6	Stack Pointer – 1	0	

^{*} In the TST instruction, R/W line of the sixth cycle is "1" level, and AB = FFFF, DB = Low Byte of Reset Vector.



Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Cycles Instructions		Cycle #	Address Bus	R/W Line	Data Bus
IMPLIED					
ABA DAA SEC ASL DEC SEI ASR INC SEV CBA LSR TAB CLC NEG TAP CLI NOP TBA CLR ROL TPA CLV ROR TST COM SBA	2	1 2	Op Code Address Op Code Address + 1	1	Op Code Op Code of Next Instruction
ABX 3		1 2 3	Op Code Address Op Code Address + 1 Address Bus FFFF	1 1 1	Op Code Irrelevant Data Low Byte of Restart Vector
ASLD LSRD	3	1 2 3	Op Code Address Op Code Address + 1 Address Bus FFFF	1 1 1	Op Code Irrelevant Data Low Byte of Restart Vector
DES INS	3	1 2 3	Op Code Address Op Code Address + 1 Previous Register Contents	1 1 1	Op Code Op Code of Next Instruction Irrelevant Data
INX DEX	3	1 2 3	Op Code Address Op Code Address + 1 Address Bus FFFF	1 1 1	Op Code Op Code of Next Instruction Low Byte of Restart Vector
PSHA PSHB	3	1 2 3	Op Code Address Op Code Address + 1 Stack Pointer	1 1 0	Op Code Op Code of Next Instruction Accumulator Data
TŠX	3	1 2 3	Op Code Address Op Code Address + 1 Stack Pointer	1 1 1	Op Code Op Code of Next Instruction Irrelevant Data
TXS	3	1 2 3	Op Code Address Op Code Address + 1 Address Bus FFFF	1 1 1	Op Code Op Code of Next Instruction Low Byte of Restart Vector
PULA PULB	4	1 2 3 4	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer + 1	1 1 1 1	Op Code Op Code of Next Instruction Irrelevant Data
PSHX	4	1 2 3 4	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer - 1	1 1 0 0	Op Code Irrelevant Data Index Register (Low Order Byte) Index Register (High Order Byte)
PULX	5	1 2 3 4 5	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer + 1 Stack Pointer +2	1 1 1 1 1	Op Code Irrelevant Data Irrelevant Data Index Register (High Order Byte) Index Register (Low Order Byte)
RTS	5	1 2 3 4	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer + 1 Stack Pointer + 2	1 1 1 1	Op Code Irrelevant Data Irrelevant Data Address of Next Instruction (High Order Byte) Address of Next Instruction (Low Order Byte)
WAI**	9	1 2 3 4	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer - 1	1 1 0 0	Op Code Op Code of Next Instruction Return Address (Low Order Byte) Return Address (High Order Byte)



Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
WAI**		5	Stack Pointer - 2	0	Index Register (Low Order Byte)
		6	Stack Pointer – 3	0	Index Register (High Order Byte)
		7	Stack Pointer – 4	0	Contents of Accumulator A
		8	Stack Pointer – 5	0	Contents of Accumulator B
		9	Stack Pointer – 6	0	Contents of Cond. Code Register
MUL	10	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Irrelevant Data
	ļ	3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Address Bus FFFF	1	Low Byte of Restart Vector
	1	5	Address Bus FFFF	1	Low Byte of Restart Vector
		6	Address Bus FFFF	1	Low Byte of Restart Vector
		7	Address Bus FFFF	1	Low Byte of Restart Vector
	1	8	Address Bus FFFF	1	Low Byte of Restart Vector
		9	Address Bus FFFF	1	Low Byte of Restart Vector
		10	Address Bus FFFF	1	Low Byte of Restart Vector
RTI	10	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Irrelevant Data
		3	Stack Pointer	1	Irrelevant Data
		4	Stack Pointer + 1	1	Contents of Cond, Code Reg.
		5	Stack Pointer + 2	1	from Stack Contents of Accumulator B
			Stack Fornter 12	•	from Stack
		6	Stack Pointer + 3	1	Contents of Accumulator A from Stack
		7	Stack Pointer + 4	1	Index Register from Stack
			Gradie Comment	•	(High Order Byte)
		8	Stack Pointer + 5	1	Index Register from Stack (Low Order Byte)
		9	Stack Pointer + 6	1	Next Instruction Address from
		10	Stack Pointer + 7	1	Stack (High Order Byte) Next Instruction Address from
		10	Stack Folitter 17	•	Stack (Low Order Byte)
SWI	12	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Irrelevant Data
		3	Stack Pointer	0	Return Address (Low Order Byte)
		4	Stack Pointer — 1	0	Return Address (High Order Byte)
	1	5	Stack Pointer – 2	0	Index Register (Low Order Byte)
		6	Stack Pointer - 3	Ō	Index Register (High Order Byte)
	1	7	Stack Pointer – 4	ő	Contents of Accumulator A
		8	Stack Pointer – 5	Ö	Contents of Accumulator B
		9	Stack Pointer – 6	Ö	Contents of Cond, Code Register
		10	Stack Pointer – 7	1	Irrelevant Data
		11	Vector Address FFFA (Hex)	1	Address of Subroutine
			1 55551 / (102)	•	(High Order Byte)
		12	Vector Address FFFB (Hex)	1	Address of Subroutine (Low Order Byte)

^{**}While the MCU is in the "Wait" state, its bus state will appear as a series of MCU reads of an address which is seven locations less than the original contents of the Stack Pointer. Contrary to the HD6800, none of the ports are driven to the high impedance state by a WAI instruction.



Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instruction	Cycles Cycle		Address Bus	R/W̄ Line	Data Bus				
RELATIVE									
BCC BHT BNE	3	1	Op Code Address	1	Op Code				
BCS BLE BPL		2	Op Code Address + 1	1	Branch Offset				
BEQ BLS BRA		3	Address Bus FFFF	1	Low Byte of Restart Vector				
BGE BLT BVC									
BGT BMT BVS									
BRN									
BSR	6	1	Op Code Address	1	Op Code				
		2	Op Code Address + 1	1	Branch Offset				
		3	Address Bus FFFF	1	Low Byte of Restart Vector				
		4	Subroutine Starting Address	1	Op Code of Next Instruction				
		5	Stack Pointer	0	Return Address (Low Order Byte)				
		6	Stack Pointer — 1	0	Return Address (High Order Byte)				

Summary of Undefined Instruction Operations

The HD6801V has 36 undefined instructions. When these are carried out, the contents of Register and Memory in MCU change at random.

When the op codes (4E, 5E) are used to execute, the MCU continues to increase the program counter and it will not stop until the Reset signal enters. These op codes are used to test the LSI.

Table 13 Op codes Map

				HD6	801V MIC	ROC	OMPU	TER	INSTI	RUCTI	ONS							
OP CODE						ACC	ACC			AC	CA or	SP		A	CCB or	X		1
							B	IND	EXT	IMM	DIR	IND	EXT	IMM	DIR	IND	EXT	1
	н	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	1
LO \		0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	L
0000	0		SBA	BRA	TSX	NEG							SI	JB				
0001	1	NOP	CBA	BRN	INS								CI	MP				Γ
0010	2			вні	PULA (+1)					SBC								1
0011	3			BLS	PULB (+1)	COM				*	SUBD (+2)			*	ADDD (+2)			L
0100	4	LSRD (+1)		всс	DES	LSR				AND							Ŀ	
0101	5	ASLD (+1)		BCS	TXS					BIT								L
0110	6	TAP	TAB	BNE	PSHA		RC	R		LDA							Ĺ	
0111	7	TPA	TBA	BEQ	PSHB		AS	R			STA					STA		ľ
1000	8	INX (+1)		BVC	PULX (+2)		AS	SL		EOR								
1001	9	DEX (+1)	DAA	BVS	RTS (+2)		R)L			ADC							L
1010	Α	CLV		BPL	ABX		DE	C		ORA								1
1011	В	SEV	ABA	BMI	RTI (+7)								Al	DD				E
1100	С	CLC		BGE	PSHX (+1)		IN	IC		*	CP	K (+2)		*	LDI	D (+1)		(
1101	D	SEC		BLT	MUL (+7)	TST			BSR (+2)				* (+1)	1) STD (+1))	ı	
1110	E	CLI		BGT	WAI (+6)	*	*	JMP	(-3)	*	* LDS (+1)		*	LDX (+1)			1	
1111	F	SEI		BLE	SWI (+9)		CL	.R		* (+1) STS (+1)		* (+1)	S	TX (+1)			
BYTE/C	YCLE	1/2	1/2	2/3	1/3	1/2	1/2	2/6	3/6	2/2	2/3	2/4	3/4	2/2	2/3	2/4	3/4	Γ

[NOTES]

- 1) Undefined Op codes are marked with ______.
- 2) () indicate that the number in parenthesis must be added to the cycle count for that instruction.
- 3) The instructions shown below are all 3 bytes and are marked with "*". Immediate addressing mode of SUBD, CPX, LDS, ADDD, LDD and LDX instructions, and undefined op codes (8F, CD, CF).
- 4) The Op codes (4E, 5E) are 1 byte/∞ cycles instructions, and are marked with "**".






Figure 24 Interrupt Flowchart




Figure 25 HD6801V MCU Single-Chip Dual Processor Configuration




Figure 26 HD6801V MCU Expanded Non-Multiplexed Mode




Figure 27 HD6801V MCU Expanded Multiplexed Mode

HD6803, HD6803-1


MPU (Micro Processing Unit)


The HD6803 MPU is an 8-bit microcomputer system which is compatible with the HMCS6800 family of parts. The HD6803 MPU is object code compatible with the HD6800 with improved execution times of key instructions plus several new 16-bit and 8 bit instruction including an 8 × 8 unsigned multiply with 16-bit result. The HD6803 MPU can be expanded to 65k words. The HD6803 MPU is TTL compatible and requires one +0.5 volt power supply. The HD6803 MPU has 128 bytes of RAM, Serial Communications Interface (S.C.I.), and parallel I/O as well as a three function 16-bit timer. Features and Block Diagram of the HD6803 include the following:

FEATURES


- Expanded HMCS6800 Instruction Set
- 8 x 8 Multiply
- On-Chip Serial Communications Interface (S.C.I.)
- Object Code Compatible with The HD6800 MPU
- 16-Bit Timer
- Expandable to 65k Words
- Multiplexed Address and Data
- 128 Bytes of RAM (64 Bytes Retainable On Power Down)
- 13 Parallel I/O Lines
- Internal Clock/Divided-By-Four
- TTL Compatible Inputs and Outputs
- Interrupt Capability
- Compatible with MC6803 and MC6803-1

BLOCK DIAGRAM





PIN ARRANGEMENT



(Top View)

TYPE OF PRODUCTS

Type No.	Bus Timing
HD6803	1.0MHz
HD6803-1	1.25MHz

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ∼ +7.0	V
Input Voltage	V _{in} *	-0.3 ∼ +7.0	V
Operating Temperature	T _{opr}	0 ~+70	°C
Storage Temperature	T _{stg}	- 55 ~ +150	°C

^{*} With respect to VSS (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS (V_{CC} =5.0V±5%, V_{SS} = 0V, Ta = 0~+70°C, unless otherwise noted.)

lte	ltem		Test Condition	min	typ	max	Unit
Input "High" Voltage	RES	V		4.0	_	V _{cc}	V
input high voltage	Other Inputs*	V _{IH}		2.0		V _{cc}	V
Input "Low" Voltage	All Inputs*	VIL		-0.3	_	8.0	٧
Input Load Current	EXTAL	I _{in}	$V_{in} = 0 \sim V_{CC}$	-		0.8	mA
Input Leakage Current	NMI, IRQ ₁ , RES	I _{in}	V _{in} = 0 ~ 5.25V	_		2.5	μΑ
Three State (Offset)	$P_{10} \sim P_{17}$		V = 0.5 a. 2.4V	-	_	10	
Leakage Current	$P_{20} \sim P_{24}$	I TSI	$ I_{TSI} $ $V_{in} = 0.5 \sim 2.4V$	_		100	μΑ
	$D_0/A_0 \sim D_7/A_7$	V _{OH}	I _{LOAD} = -205 μA	2.4	_	_	V
Output "High" Voltage	$A_8 \sim A_{1S}$, E, R/ \overline{W} , AS		I _{LOAD} = -145 μA	2.4	_	-	
	Other Outputs		I _{LOAD} = -100 μA	2.4	_	-	
Output "Low" Voltage	All Outputs	VoL	I _{LOAD} = 1.6 mA	-	_	0.5	٧
Darlington Drive Current	P ₁₀ ~ P ₁₇	-Іон	V _{out} = 1.5V	1.0		10.0	mA
Power Dissipation		P _D		_	_	1200	mW
Input Capacitance	A ₀ /D ₀ ~ A ₇ /D ₇	C	$V_{in} = 0V$, $Ta = 25^{\circ}C$,	-	_	12.5	рF
input Capacitance	Other Inputs	C _{in}	f = 1.0 MHz	-	_	10.0	pr
V _{CC} Standby	Powerdown	V _{SBB}		4.0	_	5.25	v
	Operating	V _{SB}		4.75		5.25	
Standby Current	Powerdown	I _{SBB}	V _{SBB} = 4.0V	-		8.0	mA

^{*}Except Mode Programming Levels.



[[]NOTE] Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

• AC CHARACTERISTICS

BUS TIMING (V_{CC} = 5.0V \pm 5%, V_{SS} = 0V, Ta = 0 \sim +70 $^{\circ}$ C, unless otherwise noted.)

ltem		Symbol	Test Condi-	HD6803			HD6803-1			Unit
		Symbol	tion	min	typ	max	min	typ	max	Unit
Cycle Time		t _{cyc}		1	_	10	8.0	_	10	μs
Address Strobe Puls	e Width "High"	PWASH		200	-	-	150	_	_	ns
Address Strobe Rise	Time	t _{ASr}		5	-	50	5	_	50	ns
Address Strobe Fall	Time	t _{ASf}		5	-	50	5	-	50	ns
Address Strobe Dela	y Time	t _{ASD}		60	_	-	30	_	-	ns
Enable Rise Time		t _{Er}		5	-	50	5	-	50	ns
Enable Fall Time		t _{Ef}]	5	-	50	5	_	50	ns
Enable Pulse Width	"High" Time	PWEH		450	-	_	340	-	_	ns
Enable Pulse Width	"Low" Time	PWEL		450	-	-	350	_	_	ns
Address Strobe to E	nable Delay Time	tASED	Fig. 1	60	-	-	30	_	-	ns
Address Delay Time		t _{AD}		_	-	260	-	_	260	ns
Address Delay Time	for Latch	t _{ADL}		_	-	270	-	-	260	ns
Data Set-up Write T	ime	t _{DSW}	}	225	1	-	115	_	-	ns
Data Set-up Read T	ime	t _{DSR}		80	-	-	70	_	-	ns
Data Hold Time	Read	t _{HR}		10	-	_	10	_	_	ns
Data Flora Fillie	Write	t _{HW}		20	-	-	20		_	113
Address Set-up Time for Latch		tASL		60	_	-	50	_	_	ns
Address Hold Time for Latch		t _{AHL}		20	-	_	20	_	_	ns
Address Hold Time		t _{AH}		20	1	_	20	_	-	ns
Peripheral Read Acc	Peripheral Read Access Time (Multiplexed Bus)			_	_	(600)	_	_	(420)	ns
Oscillator stabilizati	on Time	(t _{ACCM})	Fig. 7	100	-	_	100	_	_	ms
Processor Control S	et-up Time	t _{PCS}	Fig. 8	200	-	1	200		-	ns

PERIPHERAL PORT TIMING (V_{CC} = 5.0V \pm 5%, V_{SS} = 0V, Ta = 0 \sim +70 $^{\circ}$ C, unless otherwise noted.)

ltem		Symbol	Test Condition	min	typ	max	Unit
Peripheral Data Setup Time	Port 1, 2	t _{PDSU}	Fig. 2	200	_	T -	ns
Peripheral Data Hold Time	Port 1, 2	t _{PDH}	Fig. 2	200	_	_	ns
Delay Time, Enable Negative Transition to Peripheral Data Valid	Port 1, 2*	t _{PWD}	Fig. 3	_	_	400	ns

^{*} Except P₂₁

TIMER, SCI TIMING (V_{CC} = 5.0V ±5%, V_{SS} = 0V, Ta = 0 \sim +70°C, unless otherwise noted.)

Item	Symbol	Test Condition	min	typ	max	Unit
Timer Input Pulse Width	t _{PW} -		2t _{cyc} +200	-	_	ns
Delay Time, Enable Positive Transition to Timer Out	t _{TOD}	Fig. 4	_	_	600	ns
SCI Input Clock Cycle	t _{Scyc}		1	-	_	t _{cyc}
SCI Input Clock Pulse Width	† _{PWSCK}		0.4	_	0.6	t _{Scyc}

MODE PROGRAMMING (V_{CC} = 5.0V \pm 5%, V_{SS} = 0V, Ta = 0 \sim +70 $^{\circ}$ C, unless otherwise noted.)

Item	1	Symbol	Test Condition	min	typ	max	Unit
Mode Programming Input "Low" Voltage		V _{MPL}		_	_	1.7	V
Mode Programming Input "High" Voltage		V _{MPH}		4.0	_	_	V
RES "Low" Pulse Width Mode Programming Set-up Time		PWRSTL	Fig. 8	3.0	_	-	t _{cyc}
		t _{MPS}		2.0	_	-	t _{cyc}
Mode Programming	RES Rise Time ≥ 1μs		1	0	-	_	
Hold Time	RES Rise Time < 1μs	^T MPH		100	–	-	ns




Figure 1 Expanded Multiplexed Bus Timing




Figure 2 Data Set-up and Hold Times (MPU Read)





Figure 3 Port Data Delay Timing (MPU Write)








Figure 5 Mode Programming Timing




Figure 6 Bus Timing Test Load




Figure 7 Interrupt Sequence




Figure 8 Reset Timing

SIGNAL DESCRIPTIONS

Vcc and Vss

These two pins are used to supply power and ground to the chip. The voltage supplied will be +5 volts ±5%.

XTAL and EXTAL

These connections are for a parallel resonant fundamental crystal, AT cut. Devided by 4 circuitry is included with the internal clock, so a 4 MHz crystal may be used to run the system at 1 MHz. The devide by 4 circuitry allows for use of the inexpensive 3.58 MHz Color TV crystal for non-time critical applications. Two 22pF capacitors are needed from the two crystal pins to ground to insure reliable operation. EXTAL may be driven by an external TTL compatible source with a 50% (±10%) duty cycle. It will devided by 4 any frequency less than or equal to 5 MHz. XTAL must be grounded if an external clock is used. The following are the recommended crystal parameters:

Nominal Crystal Parameter




Figure 9 Crystal Interface

V_{CC} Standby

This pin will supply +5 volts $\pm 5\%$ to the standby RAM on the chip. The first 64 bytes of RAM will be maintained in the power down mode with 8 mA current max. The circuit of figure 13 can be utilized to assure that V_{CC} Standby does not go below V_{SBB} during power down.

To retain information in the RAM during power down the following procedure is necessary:

- Write "0" into the RAM enable bit, RAM E. RAM E is bit 6 of the RAM Control Register at location \$0014. This disables the standby RAM, thereby protecting it at power down.
- 2) Keep V_{CC} Standby greater than V_{SBB}.




Figure 10 Battery Backup for V_{CC} Standby

Reset (RES)

This input is used to reset and start the MPU from a power down condition, resulting from a power failure or an initial startup of the processor. On power up, the reset must be held "Low" for at least 100 ms. During operation, RES, when brought "Low", must be held "Low" at least 3 clock cycles.

When a "High" level is detected, the CPU does the following;

- 1) All the higher order address lines will be forced "High".
- I/O Port 2 bits, 2, 1, and 0 are latched into programmed control bits PC2, PC1 and PC0.
- The last two (\$FFFE, \$FFFF) locations in memory will be used to load the program addressed by the program counter.
- 4) The interrupt mask bit is set, must be cleared before the CPU can recognize maskable interrupts.

Enable (E)

This supplies the external clock for the rest of the system when the internal oscillator is used. It is a single phase, TTL compatible clock, and will be the divide by 4 result of the crystal frequency. It will drive one TTL load and 90 pF.

Non-Maskable Interrupt (NMI)

A low-going edge on this input requests that a non-maskable-interrupt sequence be generated within the processor. As with interrupt Request signal, the processor will complete the current instruction that is being executed before it recognizes the \overline{NMI} signal. The interrupt mask bit in the Condition Code Register has no effect on \overline{NMI} .

In response to an NMI interrupt, the Index Register, Program Counter, Accumulators, and Condition Code Register are stored on the stack. At the end of the sequence, a 16-bit address will be loaded that points to a vectoring address located in memory locations \$FFFC and \$FFFD. An address loaded at these locations causes the CPU to branch to a non-maskable interrupt service routine in memory.

A 3.3 $k\Omega$ external resistor to V_{CC} should be used for wire-OR and optimum control of interrupts.

Inputs $\overline{IRQ_1}$ and \overline{NMI} are hardware interrupt lines that are sampled during E and will start the interrupt routine on the \overline{E} following the completion of an instruction.

● Interrupt Request (IRQ₁)

This level sensitive input requests that an interrupt sequence be generated within the machine. The processor will wait until it completes the current instruction that it being executed before it recognizes the request. At that time, if the interrupt mask bit in the Condition Code Register is not set, the machine will begin an interrupt sequence. The Index Register, Program Counter, Accumulators, and Condition Code Register are stored on the stack. Next the CPU will respond to the interrupt request by setting the interrupt mask bit "High" so that no further maskable interrupts may occur. At the end of the cycle, a 16-bit address will be loaded that points to a vectoring address which is located in memory locations \$FFF8 and \$FFF9. An address loaded at these locations causes the CPU to branch to an interrupt routine in memory.

The $\overline{IRQ_1}$ requires a 3.3 k Ω external resister to V_{CC} which should be used for wire-OR and optimum control of interrupts. Internal Interrupts will use an internal interrupt line $(\overline{IRQ_2})$. This interrupt will operate the same as $\overline{IRQ_1}$ except that it will use the vector address of \$FFFO through \$FFF7. $\overline{IRQ_1}$ will have priority over $\overline{IRQ_2}$ if both occur at the same time. The Interrupt Mask Bit in the condition code register masks both interrupts (See Table 1).

Table 1 Interrupt Vector Location

Highest Priority

Vec	ctor	Interrupt
MSB	LSB	THEORY OF C
FFFE	FFFF	RES
FFFC	FFFD	NМI
FFFA	FFFB	Software Interrupt (SWI)
FFF8	FFF9	ĪRQ ₁
FFF6	FFF7	ICF (Input Capture)
FFF4	FFF5	OCF (Output Compare)
FFF2	FFF3	TOF (Timer Overflow)
FFF0	FFF1	SCI (RDRF + ORFE + TDRE)

Lowest Priority

● Read/Write (R/W)

This TTL compatible output signals the peripherals and memory devices whether the CPU is in a Read ("High") or a Write ("Low") state. The normal standby state of this signal is Read ("High"). This output is capable of driving one TTL load and 90 pF.

Address Strobe (AS)

In the expanded multiplexed mode of operation address strobe is output on this pin. This signal is used to latch the 8 LSB's of address which are multiplexed with data on Port 3. An 8-bit latch is utilized in conjunction with Address Strobe, as shown in figure 11. Expanded Multiplexed Mode. Address Strobe signals the latch when it is time to latch the address lines so the lines can become data bus lines during the E pulse. The timing for this singal is shown in Figure 1 of Bus Timing. This signal is also used to disable the address from the multiplexed bus allowing a deselect time, t_{ASD} before the data is enabled to the bus.

PORTS

There are two I/O ports on the HD6803 MPU; one 8-bit port and one 5-bit port. Each port has an associated write



only Data Direction Register which allows each I/O line to be programmed to act as an input or an output*. A "1" in the corresponding Data Direction Register bit will cause that I/O line to be an output. A "0" in the corresponding Data Direction Register bit will cause that I/O line to be an input. There are two ports: Port 1, Port 2. Their addresses and the addresses of their Data Direction registers are given in Table 2.

The only exception is bit 1 of Port 2, which can either be data input or Timer output.

Table 2 Port and Data Direction Register Addresses

Ports	Port Address	Data Direction Register Address
I/O Port 1	\$0002	\$0000
I/O Port 2	\$0003	\$0001

• I/O Port 1

This is an 8-bit port whose individual bits may be defined as inputs or outputs by the corresponding bit in its data direction register. The 8 output buffers have three-state capability, allowing them to enter a high impedance state when the peripheral data lines are used as inputs. In order to be read properly, the voltage on the input lines must be greater than 2.0 V for a logic "1" and less than 0.8 V for a logic "0". As outputs. these lines are TTL compatible and may also be used as a source of up to 1 mA at 1.5 V to directly drive a Darlington base. After Reset, the I/O lines are configured as inputs.

I/O Port 2

Data/Address

GND •

This port has five lines that may be defined as inputs or outputs by its data direction register. The 5 output buffers have three-state capability, allowing them to enter a high impedance

74LS373 α

logic "1" and less than 0.8 V for a logic "0". As outputs, this port has no internal pullup resistors but will drive TTL inputs directly. For driving CMOS inputs, external pullup resistors are required. After Reset, the I/O lines are configured as inputs. Three pins on Port 2 (pin 8, 9 and 10 of the chip) are requested to set following values (Table 3) during reset. The values of above three pins during reset are latched into the three MSBs (Bit 5, 6 and 7) of Port 2 which are read only. Port 2 can be configured as I/O and provides access to the Serial Communications Interface and the Timer. Bit 1 is the

state when used as an input. In order to be read properly, the

voltage on the input lines must be greater than 2.0 V for a

only pin restricted to data input or Timer output.

Table 3 The Values of three pins

Pin Number	Value
8	L
9	Н
10	L

[NOTES] L; Logical "0" H; Logical "1"

BUS

Data/Address Lines ($D_0/A_0 \sim D_7/A_7$)

Since the data bus is multiplexed with the lower order address bus in Data/Address, latches are required to latch those address bits. The 74LS373 Transparent Octal D-type latch can be used with the HD6803 to latch the least significant address byte. Figure 11 shows how to connect the latch to the HD6803. The output control to the 74LS373 may be connected to ground.

Address Lines (A₈ ∼ A₁₅)

Each line is TTL compatible and can drive one TTL load and 90 pF. After reset, these pins become output for upper order address lines (As to A15)

INTERRUPT FLOWCHART

The Interrupt flowchart is depicted in Figure 16 and is common to every interrupt excluding reset.

Address: A₀ ~A₇

Output	En	Output	
Control	G	D	Q
٦	Н	Н	н
L	н	L	L
L	L	×	a,
Н	×	×	z

Function Table

Data: Do~D,

Figure 11 Latch Connection

MEMORY MAP


The MPU can provide up to 65k byte address space. A memory map is shown in Figure 12. The first 32 locations are reserved for the MPU's internal register area, as shown in Table 4 with exceptions as indicated.

Table 4 Internal Register Area

Register	Address
Port 1 Data Direction Register**	00
Port 2 Data Direction Register **	01
Port 1 Data Register	02
Port 2 Data Register	03
Not Used	04*
Not Used	05*
Not Used	06*
Not Used	07*
Timer Control and Status Register	08
Counter (High Byte)	09
Counter (Low Byte)	0A
Output Compare Register (High Byte)	ОВ
Output Compare Register (Low Byte)	ос
Input Capture Register (High Byte)	0D
Input Capture Register (Low Byte)	0E
Not Used	OF*
Rate and Mode Control Register	10
Transmit/Receive Control and Status Register	11
Receive Data Register	12
Transmit Data Register	13
RAM Control Register	14
Reserved	15-1F

- External Address
- ** 1; Output, 0; Input





(NOTE

Excludes the following addresses which may be used externally: \$04, \$05, \$06, \$07, and \$0F

Figure 12 HD6803 Memory Map

PROGRAMMABLE TIMER

The HD6803 contains an on-chip 16-bit programmable timer which may be used to perform measurements on an input waveform while independently generating an output waveform. Pulse widths for both input and output signals may vary from a few microseconds to many seconds. The timer hardware consists of

- · an 8-bit control and status register,
- · a 16-bit free running counter,
- · a 16-bit output compare register, and
- a 16-bit input capture register

A block diagram of the timer registers is shown in Figure 13.

• Free Running Counter (\$0009:000A)

The key element in the programmable timer is a 16-bit free running counter which is driven to increasing values by E (Enable). The counter value may be read by the CPU software at any time. The counter is cleared to zero on RES and may be considered a read-only register with one exception. Any CPU write to the counter's address (\$09) will always result in preset value of \$FFF8 being loaded into the counter regardless of the value involved in the write. This preset figure is intended for testing operation of the part, but may be of value in some applications.

Output Compare Register (\$000B:000C)

The Output Compare Register is a 16-bit read/write register which is used to control an output waveform. The contents of this register are constantly compared with the current value of the free running counter. When a match is found, a flag is set (OCF) in the Timer Control and Status Register (TCSR) and the current value of the Output Level bit (OLVL) in the TCSR is clocked to the Output Level Register. Providing the Data Direction Register for Port 2, Bit 1 contains a "1" (Output), the output level register value will appear on the pin for Port 2 Bit 1. The values in the Output Compare Register and Output Level bit may then be changed to control the output level on the next compare value. The Output Compare Register is set to \$FFFF during RES. The Compare function is inhibited for one cycle following a write to the high byte of the Output Compare Register to insure a valid 16-bit value is in the register before a compare is made.

• Input Capture Register (\$000D:000E)

The Input Capture Register is a 16-bit read-only register used to store the current value of the free running counter when the proper transition of an external input signal occurs. The input transition change required to trigger the counter transfer is controlled by the input Edge bit (IEDG) in the TCSR. The Data Direction Register bit for Port 2 Bit 0, should* be clear (zero) in order to gate in the external input signal to the edge detect unit in the timer.

* With Port 2 Bit 0 configured as an output and set to "1", the external input will still be seen by the edge detect unit.






Figure 13 Block Diagram of Programmable Timer

Timer Control and Status Register

7	6	5	4	3	2	1	0	
ICF	OCF	TOF	EICI	EOCI	ETOI	IEDG	OLVL	\$0008

• Timer Control and Status Register (TCSR) (\$0008)

The Timer Control and Status Register consists of an 8-bit register of which all 8 bits are readable but only the low order 5 bits may be written. The upper three bits contain read-only timer status information and indicate that:

- a proper transition has taken place on the input pin with a subsequent transfer of the current counter value to the input capture register.
- a match has been found between the value in the free running counter and the output compare register, and when \$0000 is in the free running counter.

Each of the flags may be enabled onto the HD6803 internal bus (IRQ₂) with an individual Enable bit in the TCSR. If the L-bit in the HD6803 Condition Code register has been cleared, a priority vectored interrupt will occur corresponding to the flag bit(s) set. A description for each bit follows:

Bit 0 OLVL Output Level – This value is clocked to the output level register on a successful output compare. If the DDR for Port 2 bit 1 is set, the value will appear on the output pin.

Bit 1 IEDG Input Edge — This bit controls which transition of an input will trigger a transfer of the counter to the input capture register. The DDR for Port 2 Bit 0 must be clear for this function to operate. IEDG = 0 Transfer takes place on a negative edge ("High" to "Low" transition).

IEDG = 1 Transfer takes place on a positive edge

("Low"-to-"High" transition).

- Bit 2 ETOI Enable Timer Overflow Interrupt When set, this bit enables IRQ₂ to occur on the internal bus for a TOF interrupt; when clear the interrupt is inhibited.
- Bit 3 EOCI Enable Output Compare Interrupt When set, this bit enables IRQ₂ to appear on the internal bus for an output compare interrupt; when clear the interrupt is inhibited.
- Bit 4 EICI Enable input Capture Interrupt When set, this bit enables IRQ₂ to occur on the internal bus for an input capture interrupt; when clear the interrupt is inhibited.
- Bit 5 TOF Timer Overflow Flag This read-only bit is set when the counter contains \$FFFF. It is cleared by a read of the TCSR (with TOE set) followed by an CPU read of the Counter (\$09).
- Bit 6 OCF Output Compare Flag This read-only bit is set when a match is found between the output compare register and the free running counter. It is cleared by a read of the TCSR (with OCF set) followed by an CPU write to the output compare register (SOB or SOC).
- Bit 7 ICF Input Capture Flag This read-only status bit is set by a proper transition on the input; it is cleared by a read of the TCSR (with ICF set) followed by an CPU read of the Input Capture Register (\$0D).

■ SERIAL COMMUNICATIONS INTERFACE

The HD6803 contains a full-duplex asynchronous serial communications interface (SCI) on chip. The controller comprises a transmitter and a receiver which operate independently or each other but in the same data format and at the same data rate. Both transmitter and receiver communicate with the CPU via the data bus and with the outside world via pins 2, 3, and 4 of Port 2. The hardware, software, and registers are explained in the following paragraphs.

Wake-Up Feature

In a typical multi-processor application, the software protocol will usually contain a destination address in the initial byte(s) of the message. In order to permit non-selected MPU's to ignore the remainder of the message, a wake-up feature is included whereby all further interrupt processing may be optionally inhibited until the beginning of the next message. When the next message appears, the hardware re-enables (or "wakes-up") for the next message. The "wake-up" is automatically triggered by a string of ten consecutive 1's which indicates an idle transmit line. The software protocol must provide for the short idle period between any two consecutive messages.

Programmable Options

The following features of the HD6803 serial I/O section are programmable:

- · format standard mark/space (NRZ)
- Clock external or internal
- baud rate one of 4 per given CPU ϕ_2 clock frequency or external clock $\times 8$ input
- · wake-up feature enabled or disabled
- Interrupt requests enabled or masked individually for transmitter and receiver data registers
- clock output internal clock enabled or disabled to Port 2 (Bit 2)
- Port 2 (bits 3 and 4) dedicated or not dedicated to serial 1/O individually for transmitter and receiver.

Serial Communications Hardware

The serial communications hardware is controlled by 4 registers as shown in Figure 14. The registers include:

- an 8-bit control and status register
- a 4-bit rate and mode control register (write only)
- · an 8-bit read only receive data register and
- an 8-bit write only transmit data register.

In addition to the four registers, the serial I/O section utilizes bit 3 (serial input) and bit 4 (serial output) of Port 2. Bit 2 of Port 2 is utilized if the internal-clock-out or external-clock-in options are selected.

Transmit/Receive Control and Status (TRCS) Register

The TRCS register consists of an 8-bit register of which all 8 bits may be read while only bits $0{\sim}4$ may be written. The register is initialized to \$20 on \overline{RES} . The bits in the TRCS register are defined as follows:




Figure 14 Serial I/O Registers

Bit 0 WU "Wake-up" on Next Message - set by HD6803 software and cleared by hardware on receipt of ten consecutive 1's or reset of RE flag. It should be noted that RE flag should be set in advance of CPU set of WU flag.

Bit 1 TE

Transmit Enable — set by HD6803 to produce preamble of nine consecutive 1's and to enable gating of transmitter output to Port 2, bit 4 regardless of the DDR value corresponding to this bit; when clear, serial I/O has no effect on Port 2 bit 4.


TE set should be after at least one bit time of data transmit rate from the set-up of transmit data rate and mode.

Bit 2 TIE $\frac{1}{RQ_2}$ Interrupt Enable — when set, will permit an $\frac{1}{RQ_2}$ interrupt to occur when bit 5 (TDRE) is set; when clear, the TDRE value is masked from the bus.

Bit 3 RE Receiver Enable – when set, gates Port 2 bit 3 to input of receiver regardless of DDR value for this bit; when clear, serial I/O has no effect on Port 2 bit 3

Bit 4 RIE Receiver Interrupt Enable — when set, will permit an IRQ2 interrupt to occur when bit 7 (RDRF) or bit 6 (ORFE) is set; when clear, the interrupt is masked

Transmit/Receive Control and Status Register



Bit 5 TDRE Transmit Data Register Empty - set by hardware when a transfer is made from the transmit data register to the output shift register. The TDRE bit is cleared by reading the status register, then writing a new byte into the transmit data register, TDRE is initialized to 1 by RES.

Bit 6 ORFE Over-Run-Framing Error - set by hardware when an overrun or framing error occurs (receive only).

Rate and Mode Control Register

7	6	5	4	3	2	1	0
х	×	×	х	CC1	CC0	SS1	SS0
			ADI	DR : \$00	010		

An overrun is defined as a new byte received with last byte still in Dat Register/Buffer. A framing error has occured when the byte boundaries in bit stream are not synchronized to bit counter. If WU-flag is set, the ORFE bit will not be set. The ORFE bit is cleard by reading the status register, then reading the Receive Data Register, or by RES.

Bit 7 RDRF Receiver Data Register Full-set by hardware when a transfer from the input shift register to the receiver data register is made. If WU-flag is set, the RDRF bit will not be set. The RDRF bit is cleared by reading the status register, then reading the Receive Data Register, or by RES.

Rate and Mode Control Register (RMCR)

The Rate and Mode Control register controls the following serial I/O variables:

· Baud rate

- format
- · clocking source, and
- · Port 2 bit 2 configuration

The register consists of 4 bits all of which are write-only and cleared on RES. The 4 bits in the register may be considered as a pair of 2-bit fields. The two low order bits control the bit rate for internal clocking and the remaining two bits control the format and clock select logic. The register definition is as follows:

Bit 0 SSO Speed Select - These bits select the Baud rate for Bit 1 SS1 the internal clock. The four rates which may be selected are a function of the CPU ϕ_2 clock frequency. Table 5 lists the available Baud rates.

Bit 2 CC0 Clock Control and Format Select - this 2-bit field Bit 3 CC1 controls the format and clock select logic. Table 6 defines the bit field.

Table 5 SCI Bit Times and Rates

		XTAL	2.4576 MHz	4.0 MHz	4.9152 MHz*
SS1 : S	SS0	E	614.4 kHz	1.0 MHz	1.2288 MHz
0	0	E ÷ 16	26 μs/38,400 Baud	16 μs/62,500 Baud	13.0 μs/76,800 Baud
0	1	E ÷ 128	208 μs/4,800 Baud	128 μs/7812.5 Baud	104.2 μs/9,600 Baud
1	0	E ÷ 1024	1.67 ms/600 Baud	1.024 ms/976.6 Baud	833.3 μs/1,200 Baud
1	1	E ÷ 4096	6.67 ms/150 Baud	4.096 ms/244.1 Baud	3.33 ms/300 Baud

^{*} HD6803-1 Only

Table 6 SCI Format and Clock Source Control

CC1: CC0	Format	Clock Source	Port 2 Bit 2	Port 2 Bit 3	Port 2 Bit 4
0 0	_	-	_	**	**
0 1	NRZ	Internal	Not Used	**	**
1 0	NRZ	Internal	Output*	**	**
1 1	NRZ	External	Input	**	**

- Clock output is available regardless of values for bits RE and TE.

 Bit 3 is used for serial input if RE = "1" in TRCS; bit 4 is used for serial output if TE = "1" in TRCS.

Internally Generated Clock

If the user wishes for the serial I/O to furnish a clock, the following requirements are applicable:

- · the values of RE and TE are immaterial.
- CC1, CC0 must be set to 10
- the maximum clock rate will be E ÷ 16.
- the clock will be at 1x the bit rate and will have a rising edge at mid-bit.

Externally Generated Clock

If the user wishes to provide an external clock for the serial I/O, the following requirements are applicable:

- · the CC1, CC0, field in the Rate and Mode Control Register must be set to 11,
- the external clock must be set to 8 times (×8) the desired baud rate and
- the maximum external clock frequency is 1.0 MHz.



Serial Operations

The serial I/O hardware should be initialized by the HD6803 software prior to operation. This sequence will normally consist of:

- writing the desired operation control bits to the Rate and Mode Control Register and
- writing the desired operational control bits in the Transmit/ Receive Control and Status Register.

The Transmitter Enable (TE) and Receiver Enable (RE) bits may be left set for dedicated operations.

Transmit Operations

The transmit operation is enabled by the TE bit in the Transmit/Receive Control and Status Register. This bit when set, gates the output of the serial transmit shift register to Port 2 Bit 4 and takes unconditional control over the Data Direction Register value for Port 2, Bit 4.

Following a RES the user should configure both the Rate and Mode Control Register and the Transmit/Receive Control and Status Register for desired operation. Setting the TE bit during this procedure initiates the serial output by first transmitting a nine-bit preamble of 1's. Following the preamble, internal synchronization is established and the transmitter section is ready for operation.

At this point one of two situation exist:

- if the Transmit Data Register is empty (TDRE = 1), a continuous string of ones will be sent indicating an idle line, or.
- if data has been loaded into the Transmit Data Register (TDRE = 0), the word is transferred to the output shift register and transmission of the data word will begin.

During the transfer itself, the 0 start bit is first transmitted. Then the 8 data bits (beginning with bit 0) followed by the stop bit, are transmitted. When the Transmitter Data Register has been emptied, the hardware sets the TDRE flag bit.

If the HD6803 fails to respond to the flag within the proper time, (TDRE is still set when the next normal transfer from the parallel data register to the serial output register should occur) then a 1 will be sent (instead of a 0) at "Start" bit time, followed by more 1's until more data is supplied to the data register. No 0's will be sent while TDRE remains a 1.

Receive Operation

The receive operation is enabled by the RE bit which gates in the serial input through Port 2. Bit 3. The receiver section operation is conditioned by the contents of the Transmit/Receive Control and Status Register and the Rate and Mode Control Register.

The receiver bit interval is divided into 8 sub-intervals for internal synchronization. In the NRZ Mode, the received bit stream is synchronized by the first 0 (space) encountered.

The approximate center of each bit time is strobed during the next 10 bits. If the tenth bit is not a 1 (stop bit) a framing error is assumed, and bit ORFE is set. If the tenth bit as a 1, the data is transferred to the Receive Data Register, and interrupt flag RDRF is set. If RDRF is still set at the next tenth bit time. ORFE will be set, indicating an overrun has occurred. When the HD6803 responds to either flag (RDRF or ORFE) by reading the status register followed by reading the Data Register, RDRF (or ORFE) will be cleared.

■ RAM CONTROL REGISTER

This register, which is addressed at S0014, gives status information about the standby RAM. A 0 in the RAM enable bit (RAM E) will disable the standby RAM, thereby protecting

it at power down if V_{CC} Standby is held greater than V_{SBB} volts, as explained previously in the signal description for V_{CC} Standby.

		R/	AM Cor	trol Re	gister			
\$0014	STBY PWR	RAME	×	x	×	×	×	×

Bit O Not used

Bit 1 Not used.

Bit 2 Not used.

Bit 3 Not used.

Bit 4 Not used.

Bit 5 Not used.

Bit 6 RAME The RAM Enable control bit allows the user the ability to disable the standby RAM. This bit is set to a logic "1" by RES which enables the standby RAM and can be written to one or zero under program control. When the RAM is disabled, data is read from external memory.

Bit 7 STBY PWR

The Standby Power bit is cleared when the standby voltage is removed. This bit is a read/write status flag that the user can read which indicates that the standby RAM voltage has been applied, and the data in the standby RAM is valid.

■ GENERAL DESCRIPTION OF INSTRUCTION SET

The HD6803 is upward object code compatible with the HD6800 as it implements the full HMCS6800 instruction set. The execution times of key instructions have been reduced to increase throughout. In addition, new instructions have been added; these include 16-bit operations and a hardware multiply.

Included in the instruction set section are the following:

- CPU Programming Model (Figure 15)
- · Addressing modes
- Accumulator and memory instructions Table 7
- New instructions
- Index register and stack manipulations instructions Table
- Jump and branch instructions Table 9
- Condition code register manipulation instructions Table 10
- Instructions Execution times in machine cycles Table
- Summary of cycle by cycle operation Table 12
- · Summary of undefined instructions Table 13

CPU Programming Model

The programming model for the HD6803 is shown in Figure 15. The double (D) accumulator is physically the same as the Accumulator A concatenated with the Accumulator B so that any operation using accumulator D will destroy information in A and B.






Figure 15 CPU Programming Model

CPU Addressing Modes

The HD6803 8-bit microcomputer unit has seven address modes that can be used by a programmer, with the addressing mode a function of both the type of instruction and the coding within the instruction. A summary of the addressing modes for a particular instruction can be found in Table 11 along with the associated instruction execution time that is given in machine cycles. With a clock frequency of 4 MHz, these times would be microseconds.

Accumulator (ACCX) Addressing

In accumulator only addressing, either accumulator ${\bf A}$ or accumulator ${\bf B}$ is specified. These are one-byte instructions.

Immediate Addressing

In immediate addressing, the operand is contained in the second byte of the instruction except LDS and LDX which have the operand in the second and third bytes of the instruction. The CPU addresses this location when it fetches the immediate instruction for execution. These are two or three-byte instructions.



Table 7 Accumulator & Memory Instructions

	: : 						Add	dressi	ng l	Mod	les						-	C			on Jiste		ət
Operations	Mnemonic	IMI	MEI	D	DIF	REC	T	IN	DE.	x	EX.	TEN	1D	IMI	PLIE	ED	Boolean/ Arithmetic Operation	5	4	3	2	1	To
		ОР	~	#	ОР	~	#	OP	~	#	ОР	~	n	ОР	~	#	, which the operation	н	1	N	z	v	1
Add	ADDA	8B	2	2	9В	3	2	АВ	4	2	вв	4	3	_		Г	A + M → A	1	•	1	1	1	1
	ADDB	СВ	2	2	DB	3	2	EB	4	2	FB	4	3		\vdash	T	B + M → B	1	•	1	1	1	1
Add Double	ADDD	СЗ	4	3	D3	5	2	E3	6	2	F3	6	3	_			A:B+M:M+1 → A B	•	•	1	1	1	. 1
Add Accumulators	ABA	+	+-	Ė	-	 	Ē	-	 -	-	<u> </u>	Ť	F	1B	2	1	A + B → A	1	•	1	1	+1	1
Add With Carry	ADCA	89	2	2	99	3	2	A9	4	2	В9	4	3		1	-	A + M + C → A	1	•	t	1	1	1:
	ADCB	C9	2	2	D9	3	2	E9	4	2	F9	4	3		1	1-	B + M + C → B	1	•	1	1	1	Ť
AND	ANDA	84	2	2	94	3	2	A4	4	2	В4	4	3	<u> </u>		T	A·M → A	•		1	1	R	+,
	ANDB	C4	2	2	D4	3	2	E4	4	2	F4	4	3		1	1	B·M → B	•	•	1	1	R	+
Bit Test	BITA	85	2	2	95	3	2	A5	4	2	85	4	3	-	 	 -	A·M	•	•	1	1	R	1,
	BIT B	C5	2	2	D5	3	2	E5	4	2	F5	4	3		<u> </u>	†	в•м	•		1	1	R	-
Clear	CLR	+	一	Ē	-	<u> </u>	F	6F	6	2	7F	6	3	-	-	+-	00 → M	•	•	R	S	R	<u>.</u>
olcu,	CLRA	 	+	+-	├	-	╁	-	-	<u> </u>	··-	۲	۲	4F	2	1	00 → A		•	R	S	R	÷
1	CLRB	+	+	+	-	-	\vdash	-	-	-	-	-	-	5F	2	1	00 → A	•	•	R	S	R	+
Compare	CMPA	81	2	2	91	3	2	A1	4	2	В1	4	3	-	1	†	A - M	-	•	1	1	1	+
Compare	CMPB	C1	2	2	D1	3	+	E1	4	2	F1	4	3		-	+-	B - M	•	•	1	1	1	+
Compare		C1	12	12	101	3	-	-	-	2	FI	4	3	-	⊢	╁		+	-	-	+-	+-	+
Accumulators	СВА		1	_	<u> </u>	_	L		_	_		_		11	2	1	A - B	•	•	1	1	1	1
Complement, 1's	сом	ļ	_	<u>_</u>	L	_	_	63	6	2	73	6	3		L.	_	M → M	•	•	1	1	R	_
	COMA	<u> </u>	1_	<u> </u>	<u> </u>	<u> </u>	↓_	<u> </u>				<u> </u>	L	43		1	Ā → A	•	•	1	1	R	4
	COMB		1	_		_	L-	L	_			_	L	53	2	1	B → B	•	•	1	1	R	_
Complement, 2's	NEG		1	L.	ļ	<u> </u>	1	60	6	2	70	6	3		_	1	00 - M → M	•	•	1	1	1	Ţ
(Negate)	NEGA	-	1	<u> </u>	<u> </u>	_	1_	<u> </u>	L_			_	L	40	2	1	00 - A → A	•	•	1	1	1	+
	NEGB	-	↓_	<u> </u>	L	<u> </u>	1		_	_		L_	L	50	2	1	00 - B → B	•	•	1	1	1	1
Decimal Adjust, A	DAA			ĺ									ļ	19	2	1	Converts binary add of BCD characters into BCD format	•	•	1	1	;	:
Decrement	DEC		Π	Г		Г	Π	6A	6	2	7A	6	3			Π	M – 1 → M	•	•	1	1	4	1
	DECA		T											4A	2	1	A - 1 → A	•	•	1	1	4	T
	DECB						Γ							5A	2	1	B - 1 → B	•	•	1	1	4	Ţ
Exclusive OR	EORA	88	2	2	98	3	2	A8	4	2	В8	4	3			Γ	$A \oplus M \rightarrow A$	•	•	1	1	R	T
	EORB	C8	2	2	D8	3	2	E8	4	2	F8	4	3				B ⊕ M→ B	•	•	1	1	R	1
Increment	INC	T						6C	6	2	7C	6	3				M + 1 → M	•	•	1	1	5	T
	INCA	1	1	T	T		\top	1				1	Т	4C	2	1	A + 1 → A	•	•	1	1	5	T.
	INCB	1	\vdash	1		1	1	1		_			Г	5C	2	1	B + 1 B	•	•	1	1	5	1
Load	LDAA	86	2	2	96	3	2	A6	4	2	В6	4	3				M → A	•	•	1	1	R	T
Accumulator	LDAB	C6	2	2	D6	3	2	E6	4	2	F6	4	3				M → B	•	•	1	1	R	Ţ
Load Double Accumulator	LDD	СС	3	3	DC	4	2	EC	5	2	FC	5	3				M + 1 → B, M · - A	•	•	1	1	R	Ţ,
Multiply Unsigned	MUL	1	T	\vdash	\vdash	T	1	\vdash	\vdash		\vdash	\vdash		3D	10	1	A×B→A:B	•	•	•	•	•	1
OR, Inclusive	ORAA	8A	2	2	9A	3	2	AA	4	2	ВА	4	3	-	1	1	A + M → A	•	•	1	1	R	+
,	ORAB	CA	2	2	DA	3	2	EA	4	2	FA	4	3	-	+-	+	B + M → B	•	•	1	1	R	†,
Push Data	PSHA	\vdash	-	+	\vdash	-	+	 	 	\vdash	 	<u> </u>	 	36	3	1	A → Msp, SP – 1 · SP	•	•	•	•	•	+
	PSHB	 	†		 	1	+	 	_	_	_	T	1	37	3	1	B → Msp, SP - 1 → SP	•	•	•	•	•	+
Pull Data	PULA	T	1	\vdash	\vdash	1	1		1		_	1	T	32	4	1	SP + 1 → SP, Msp → A	•	•	•	•	•	†
	PULB	†		1		1	T	<u> </u>		_		T	\vdash	33	4	-	SP + 1 → SP, Msp → B	† .	•	•	•	•	†
Rotate Left	ROL	\top	T	1	1	<u> </u>	1	69	6	2	79	6	3	T-	Ė	Ė		•	•	1	1	6	+
	ROLA	+	+-	+	\vdash	\vdash	+	1	-	一	-	Ť	Ť	49	2	1	*) 	•	•	1	1	6	4
	ROLB	+	-	+-	├	 	\vdash		-	-		+	-	59	2	1	B C 67 60	•	•	1	1	6	1
Rotate Right	ROR	+	+-	\vdash	+-	\vdash	+-	66	6	2	76	6	3	-	۲	۲	M	•	•	1	1	6	4
	RORA	+	-	+	 	-	+-	-	۲	+=	1.5	-	Ť	46	2	1	Ä -0-0	•	•	i	1	6	+
																							- 1

The Condition Code Register notes are listed after Table 10.



Table 7 Accumulator & Memory Instructions (Continued)

	j						Add	Iressi	ng t	Mod	es							C	ono I		on (iste		9
Operations	Mnemonic	IMI	MEI	 Э.	DIF	REC	Г	IN	DE)	Κ	EXT	TEN	D	IMP	LIE	D	Boolean/ Arithmetic Operation	5	4	3	2	1	0
		ОР	~	#	OP	~	#	OP	~	#	OP	~	#	ОР	~	#	Turkimie de Operation	н	1	N	z	v	С
Shift Left	ASL	1						68	6	2	78	6	3				M ₁	•	•	1	‡	6	1
Arithmetic	ASLA		T				İ			_				48	2	1	A	•	•	1	‡	6	Į
	ASLB	Ī	T				Ī							58	2	1	в С 67 60	•	•	‡	‡	6	ţ
Double Shift Left, Arithmetic	ASLD													05	3	1	ACC A/ ACC B ← 0 C A7 A0 B7 B0	•	•	ŧ	1	6	1
Shift Right	ASR			Ī	İ		1	67	6	2	77	6	3				M)	•	•	1	‡	6	1
Arithmetic	ASRA	1	Π		1		Ì							47	2	1	A HITTING	•	•	1	1	6	1
	ASRB													57	2	1	B) 67 60 C	•	•	‡	ţ	6	1
Shift Right	LSR	İ			i .			64	6	2	74	6	3				M)	•	•	‡	‡	6	1
Logical	LSRA	ĺ					Ī							44	2	1	A 0+ 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	•	•	ţ	‡	6	1
	LSRB													54	2	1	B b7 b0 C	•	•	‡	\$	6	1
Double Shift Right Logical	LSRD													04	3	1	0→ ACC A/ ACC B A7 A0 B7 B0 C	•	•	R	t	6	1
Store	STAA	T			97	3	2	Α7	4	2	В7	4	3				A → M	•	•	1	1	R	•
Accumulator	STAB	1			D7	3	2	E7	4	2	F7	4	3				B → M	•	•	1	1	R	•
Store Double Accumulator	STD				DD	4	2	ED	5	2	FD	5	3				A → M B → M + 1	•	•	1	‡	R	•
Subtract	SUBA	80	2	2	90	3	2	A0	4	2	во	4	3			L	A - M → A	•	•	‡	‡	ŧ	1
	SUBE	СО	2	2	DO	3	2	EO	4	2	F0	4	3				B - M → B	•	•	‡	1	1	1
Double Subtract	SUBD	83	4	3	93	5	2	А3	6	2	ВЗ	6	3		l		A : B - M : M + 1 → A : B	•	•	1	‡	‡	1
Subtract Accumulators	SBA													10	2	1	A ~ B → A	•	•	\$	1	\$	1
Subtract	SBCA	82	2	2	92	3	2	A2	4	2	B2	4	3				$A - M - C \rightarrow A$	•	•	1	ţ	‡	1
With Carry	SBCB	C2	2	2	D2	3	2	E2	4	2	F2	4	3				$B - M - C \rightarrow B$	•	•	\$	1	‡	Ŀ
Transfer	TAB													16	2	1	A → B	•	•	1	\$	R	1
Accumulators	TBA		_				1	<u> </u>	L		<u></u>	_	_	17	2	1	B → A	•	•	1	1	R	1
Test Zero or	TST							6D	6	2	7D	6	3			L	M - 00	•	•	1	‡	R	1
Minus	TSTA													4D	2	1	A - 00	•	•	ţ	‡	R	1
	TSTB		-											5D	2	1	B - 00	•	•	1	1	R	Ī

The Condition Code Rebister notes are listed after Table 10.

Direct Addressing

In direct addressing, the address of the operand is contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes in the machine i.e., locations zero through 255. Enhanced execution times are achieved by storing data in these locations. In most configurations, it should be a random access memory. These are two-byte instructions.

Extended Addressing

In extended addressing, the address contained in the second byte of the instruction is used as the higher 8-bits of the address of the operand. The third byte of the instruction is used as the lower 8-bits of the address for the operand. This is an absolute address in memory. These are three-byte instructions.

Indexed Addressing

In indexed addressing, the address contained in the second byte of the instruction is added to the index register's lowest 8-bits in the CPU. The carry is then added to the higher order 8-bits of the index register. This result is then used to address memory. The modified address is held in a temporary address register so there is no change to the index register. These are two-byte instructions.

Implied Addressing

In the implied addressing mode the instruction gives the address (i.e., stack pointer, index register, etc.). These are one-byte instructions.

Relative Addressing

In relative addressing, the address contained in the second byte of the instruction is added to the program counter's lowest 8-bits plus two. The carry or borrow is then added to the high 8-bits. This allows the user to address data within a range of -126 to +129 bytes of the present instruction. These are two-byte instructions.



New Instructions

In addition to the existing 6800 Instruction Set, the following new instructions are incorporated in the HD6803 Microcomputer.

- ABX Adds the 8-bit unsigned accumulator B to the 16-bit X-Register taking into account the possible carry out of the low order byte of the X-Register.
- ADDD Adds the double precision ACCD* to the double precision value M:M+1 and places the results in ACCD.
- ASLD Shifts all bits of ACCD one place to the left, Bit 0 is loaded with zero. The C bit is loaded from the most significant bit of ACCD.
- LDD Loads the contents of double precision memory location into the double accumulator A:B. The condition codes are set according to the data.
- LSRD Shifts all bits of ACCD one place to the right. Bit 15 is loaded with zero. The C bit is loaded from the least significant bit to ACCD.
- MUL Multiplies the 8 bits in accumulator A with the 8 bits in accumulator B to obtain a 16-bit unsigned number in A:B, ACCA contains MSB of result.
- **PSHX** The contents of the index register is pushed onto the stack at the address contained in the stack pointer. The stack pointer is decremented by 2.
- PULX The index register is pulled from the stack beginning at the current address
- contained in the stack pointer +1. The stack pointer is incremented by 2 in total.

 STD Stores the contents of double accumulator A:B in memory. The contents of ACCD remain unchanged.
- SUBD Subtracts the contents of M:M + 1 from the contents of double accumulator AB
- and places the result in ACCD.

 BRN

 Never branches. If effect, this instruction can be considered a two byte NOP (No operation) requiring three cycles for execution.
- CPX Internal processing modified to permit its use with any conditional branch instruction.

*ACCD is the 16 bit register (A:B) formed by concatenating the A and B accumulators. The A-accumulator is the most significant byte.

Table 8 Index Register and Stack Manipulation Instructions

							Add	dress	ıng	Мо	des						Boolean/	(on i		e
Pointer Operations	Mnemonic	iM	ME	D.	DII	REC	T	IN	DE:	X	EX	TN)	IMF	LIE	D	Arithmetic Operation	5	4	3	2	1	0
		OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#		н	1	N	Z	v	С
Compare Index Reg	CPX	8C	4	3	9C	5	2	AC	6	2	ВС	6	3				X - M : M + 1	•	•	1	1	1	1
Decrement Index Reg	DEX					Г	Γ							09	3	1	X – 1 → X	•	•	•	1	•	•
Decrement Stack Pntr	DES	1		Ī		1								34	3	1	SP - 1 → SP	•	•	•	•	•	•
Increment Index Reg	INX	T				Γ								08	3	1	X + 1 → X	•	•	•	1	•	•
Increment Stack Pntr	INS	1												31	3	1	SP + 1 → SP	•	•	•	•	•	•
Load Index Reg	LDX	CE	3	3	DE	4	2	EE	5	2	FE	5	3				$M \rightarrow X_H$, $(M + 1) \rightarrow X_L$	•	•	(7)	1	R	•
Load Stack Pntr	LDS	8E	3	3	9E	4	2	ΑE	5	2	BE	5	3				M → SPH. (M+1) → SPL	•	1 -	(2)	1	R	•
Store Index Reg	STX		Γ		DF	4	2	EF	5	2	FF	5	3				$X_H \rightarrow M, X_L \rightarrow (M+1)$	•	•	1	1	R	•
Store Stack Pntr	STS		Г		9F	4	2	AF	5	2	BF	5	3				SPH → M, SPL → (M+1)	•	•	0	1	R	•
Index Reg → Stack Pntr	TXS	T												35	3	1	X - 1 → SP	•	•	•	•	•	•
Stack Pntr → Index Reg	TSX		1			1				1		_		30	3	1	SP + 1 → X	•	•	•	•	•	•
Add	ABX													3A	3	1	B + X → X	•	•	•	•	•	•
Push Data	PSHX					Γ								3C	4	1	X _L → M _{sp} , SP - 1 → SP	•	•	•	•	•	•
											l					}	X _H → M _{sp} , SP - 1 → SP						
Pull Data	PULX		Г			Γ								38	5	1	SP + 1 → SP, M _{SP} → X _H	•	•	•	•	•	•
													1				SP + 1 → SP, M _{SP} → XL				1		

The Condition Code Register notes are listed after Table 10.

Table 9 Jump and Branch Instructions

							Ad	dress	ing	Мо	des							1		diti Rec		Cod	е
Operations	Mnemonic	REL	ATI	VE	DII	REC	T	IN	DE:	x	EX.	ΓNC)	IMP	LIE	D	Branch Test	5	4	3	2	1	0
		OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#		Н	1	N	z	V	С
Branch Always	BRA	20	3	2													None	•	•	•	•	•	•
Branch Never	BRN	21	3	2													None	•	•	•	•	•	•
Branch If Carry Clear	BCC	24	3	2									Γ				C = 0	•	•	•	•	•	•
Branch If Carry Set	BCS	25	3	2													C = 1	•	•	•	•	•	•
Branch If = Zero	BEQ	27	3	2													Z = 1	•	•	•	•	•	•
Branch If ≥ Zero	BGE	2C	3	2													N + V = 0	•	•	•	•	•	•
Branch If > Zero	BGT	2E	3	2													Z + (N + V) = 0	•	•	•	•	•	•
Branch If Higher	ВНІ	22	3	2													¿C + Z = 0	•	•	•	•	•	•
Branch If ≤ Zero	BLE	2F	3	2													Z + (N + V) = 1	•	•	•	•	•	•
Branch If Lower Or Same	BLS	23	3	2													C + Z = 1	•	•	•	•	•	•
Branch If < Zero	BLT	2D	3	2									Γ				N + V = 1	•	•	•	•	•	•
Branch If Minus	ВМІ	2B	3	2									T				N = 1	•	•	•	•	•	•
Branch If Not Equal Zero	BNE	26	3	2													Z = 0	•	•	•	•	•	•
Branch If Overflow Clear	BVÇ	28	3	2													V = 0	•	•	•	•	•	•
Branch If Overflow Set	BVS	29	3	2													V = 1	•	•	•	•	•	•
Branch If Plus	BPL	2A	3	2													N = 0	•	•	•	•	•	•
Branch To Subroutine	BSR	8D	6	2									T					•	•	•	•	•	•
Jump	JMP		\vdash				†	6E	3	2	7E	3	3					•	•	•	•	•	•
Jump To Subroutine	JSR				9D	5	2	AD	6	2	BD	6	3				1	•	•	•	•	•	•
No Operation	NOP													01	2	1	Advances Prog. Cntr. Only	•	•	•	•	•	•
Return From Interrupt	RTI			Г									Г	3B	10	1		-			8		
Return From Subroutine	RTS													39	5	1		•	•	•	•	•	•
Software Interrupt	SWI	1		T		1	T	1						3F	12	1	1	•	s	•	•	•	•
Wait for Interrupt	WAI	T			[Π	Г	Τ	3E	9	1]	•	9	•	•	•	•

Table 10 Condition Code Register Manipulation Instructions

		Addre	ssingN	Nodes		C	ondit	ion C	ode l	Regist	ter
Operations	Mnemonic	IM	PLIE	D	Boolean Operation	5	4	3	2	1	0
		OP	~	#		Н	1	N	Z	V	С
Clear Carry	CLC	OC.	2	1	0 → C	•	•	•	•	•	R
Clear Interrupt Mask	CLI	0E	2	1	0 → 1	•	R	•	•	•	•
Clear Overflow	CLV	0A	2	1	0 → V	•	•	•	•	R	•
Set Carry	SEC	0D	2	1	1 → C	•	•	•	•	•	S
Set Interrupt Mask	SEI	OF	2	1	1 -> [•	s	•	•	•	•
Set Overflow	SEV	OB	2	1	1 → V	•	•	•	•	S	•
Accumulator A → CCR	TAP	06	2	1	A→ CCR			— (f	<u>o</u> –		
CCR → Accumulator A	TPA	07	2	1	CCR → A	•	•	•	•	•	•

Condition Code Register Notes: (Bit set it test is true and cleared otherwise)

Condition

(1) (Bit V)
(2) (Bit C)
(3) (Bit C)
(4) (Bit V)
(5) (Bit V)
(6) (Bit V)
(7) (Bit N)
(8) (All)
(9) (Bit I)
(1) (Bit C) Test: Result = 10000000?

Test: Result * 00000000?

Test: Decimal value of most significant BCD Character greater than nine? (Not cleared if previously set) Test: Operand = 10000000 prior to execution? Test: Operand = 01111111 prior to execution? Test: Set equal to result of N ⊕ C after shift has occurred.

Test: Result less than zero? (Bit 15 = 1)

Load Condition Code Register from Stack. (See Special Operations)

Set when interrupt occurs. If previously set, a Non-Maskable Interrupt is required to exit the wait state.

Set according to the contents of Accumulator A.

Set equal to result of Bit 7 (AccB)



Table 11 Instruction Execution Times in Machine Cycle

	ACCX	Imme- diate	Direct	Ex- tended	In- dexed	lm- plied	Re- lative		ACCX	Imme- diate	Direct	Ex- tended	In- dexed	lm- plied	Re- lative
ABA	•	•	•	•	•	2	•	INX	•	•	•	•	•	3	•
ABX	•	•	•	•	•	3	•	JMP	•	•	•	3	3	•	•
ADC	•	2	3	4	4	•	•	JSR	•	•	5	6	6	•	•
ADD	•	2	3	4	4	•	•	LDA	•	2	3	4	4	•	•
ADDD	•	4	5	6	6	•	•	LDD	•	3	4	5	5	•	•
AND	•	2	3	4	4	•	•	LDS	•	3	4	5	5	•	•
ASL	2	•	•	6	6	•	•	LDX	•	3	4	5	5	•	•
ASLD	•	•	•	•	•	3	•	LSR	2	•	•	6	6	•	•
ASR	2	•	•	6	6	•	•	LSRD	•	•	•	•	•	3	•
BCC	•	•	•	•	•	•	3	MUL	•	•	•	•	•	10	•
BCS	•	•	•	•	•	•	3	NEG	2	•	•	6	6	•	•
BEQ	•	•	•	•	•	•	3	NOP	•	•	•	•	•	2	•
BGE	•	•	•	•	•	•	3	ORA	•	2	3	4	4	•	•
BGT	•	•	•	•	•	•	3	PSH	3	•	•	•	•	•	•
вні	•	•	•	•	•	•	3	PSHX	•	•	•	•	•	4	•
BIT	•	2	3	4	4	•	•	PUL	4	•	•	•	•	•	•
BLE	•	•	•	•	•	•	3	PULX	•	•	•	•	•	5	•
BLS	•	•	•	•	•	•	3	ROL	2	•	•	6	6	•	•
BLT	•	•	•	•	•	•	3	ROR	2	•	•	6	6	•	•
вмі	•	•	•	•	•	•	3	RTI	•	•	•	•	•	10	•
BNE	•	•	•	•	•	•	3	RTS	•	•	•	•	•	5	•
BPL	•	•	•	•	•	•	3	SBA	•	•	•	•	•	2	•
BRA	•	•	•	•	•	•	3	SBC	•	2	3	4	4	•	•
BRN	•	•	•	•	•	•	3	SEC	•	•	•	•	•	2	•
BSR	•	•	•	•	•	•	6	SEI	•	•	•	•	•	2	•
BVC	•	•	•	•	•	•	3	SEV	•	•	•	•	•	2	•
BVS	•	•	•	•	•	•	3	STA	•	•	3	4	4	•	•
CBA	•	•	•	•	•	2	•	STD	•	•	4	5	5	•	•
CLC	•	•	•	•	•	2	•	STS	•	•	4	5	5	•	•
CLI	•	•	•	•	•	2	•	STX	•	•	4	5	5	•	•
CLR	2	•	•	6	6	•	•	SUB	•	2	3	4	4	•	•
CLV	•	•	•	•	•	2	•	SUBD	•	4	5	6	6	•	•
CMP	•	2	3	4	4	•	•	SWI	•	•	•	•	•	12	•
сом	2	•	•	6	6	•	•	TAB	•	•	•	•	•	2	•
CPX	•	4	5	6	6	•	•	TAP	•	•	•	•	•	2	•
DAA	•	•	•	•	•	2	•	TBA	•	•	•	•	•	2	•
DEC	2	•	•	6	6	•	•	TPA	•	•	•	•	•	2	•
DES	•	•	•	•	•	3	•	TST	2	•	•	6	6	•	•
DEX	•	•	•	•	•	3	•	TSX	•	•	•	•	•	3	•
EOR	•	2	3	4	4	•	•	TXS	•	•	•	•	•	3	•
INC	2	•	•	6	6	•	•	WAI	•	•	•	•	•	9	•
INS	•	•	•	•	. •	3	•								

• Summary of Cycle by Cycle Operation

Table 12 provides a detailed description of the information present on the Address Bus, Data Bus, and the Read/Write line (R/\overline{W}) during each cycle for each instruction.

This information is useful in comparing actual with expected results during debug of both software and hardware as the

control program is executed. The information is categorized in groups according to addressing mode and number of cycles per instruction. (In general, instructions with the same addressing mode and number of cycles execute in the same manner; exceptions are indicated in the table).

Table 12 Cycle by Cycle Operation

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
MMEDIATE					
ADC EOR	2	1	Op Code Address	1	Op Code
ADD LDA		2	Op Code Address + 1	1	Operand Data
AND ORA					
BIT SBC					
CMP SUB					
LDS	3	1	Op Code Address	1	Op Code
LDX	1	2	Op Code Address + 1	1	Operand Data (High Order Byte)
LDD		3	Op Code Address + 2	1	Operand Data (Low Order Byte)
CPX	4	1	Op Code Address	1	Op Code
SUBD		2	Op Code Address + 1	1	Operand Data (High Order Byte)
ADDD		3	Op Code Address + 2	1	Operand Data (Low Order Byte)
		4	Address Bus FFFF	1	Low Byte of Restart Vector
DIRECT					
ADC EOR	3	1	Op Code Address	1	Op Code
ADD LDA		2	Op Code Address + 1	1	Address of Operand
AND ORA		3	Address of Operand	1	Operand Data
BIT SBC					
CMP SUB					
STA	3	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Destination Address
		3	Destination Address	0	Data from Accumulator
LDS	4	1	Op Code Address	1	Op Code
LDX		2	Op Code Address + 1	1	Address of Operand
LDD	A	3	Address of Operand	1	Operand Data (High Order Byte)
		4	Operand Address + 1	1	Operand Data (Low Order Byte)
STS	4	1	Op Code Address	1	Op Code
STX		2	Op Code Address + 1	1	Address of Operand
STD		3	Address of Operand	0	Register Data (High Order Byte)
		4	Address of Operand + 1	0	Register Data (Low Crder Byte)
CPX	5	1	Op Code Address	1	Op Code
SUBD	1	2	Op Code Address + 1	1	Address of Operand
ADDD		3	Operand Address	1	Operand Data (High Order Byte)
		4	Operand Address + 1	1	Operand Data (Low Order Byte)
		5	Address Bus FFFF	1	Low Byte of Restart Vector
JSR	5	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Irrelevant Data
		3	Subroutine Address	1	First Subroutine Op Code
		4	Stack Pointer	0	Return Address (Low Order Byte)
	1	5	Stack Pointer + 1	0	Return Address (High Order Byte)



Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
NDEXED					
JMP	3	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
ADC EOR	4	1	Op Code Address	1	Op Code
ADD LDA		2	Op Code Address + 1	1	Offset
AND ORA		3	Address Bus FFFF	1	Low Byte of Restart Vector
BIT SBC		4	Index Register Plus Offset	1	Operand Data
CMP SUB					
STA	4	1	Op Code Address	1	Op Code
	į.	2	Op Code Address + 1	1	Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register Plus Offset	0	Operand Data
LDS	5	1	Op Code Address	1	Op Code
LDX		2	Op Code Address + 1	1	Offset
LDD	Ì	3	Address Bus FFFF	1	Low Byte of Restart Vector
LDD		4	Index Register Plus Offset	1	Operand Data (High Order Byte)
		5	Index Register Plus Offset + 1	1	Operand Data (Low Order Byte)
STS	5	1	Op Code Address	1	Op Code
STX		2	Op Code Address + 1	1	Offset
STD		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register Plus Offset	0	Operand Data (High Order Byte)
		5	Index Register Plus Offset + 1	Ō	Operand Data (Low Order Byte)
ASL LSR	6	1	Op Code Address	1	Op Code
ASR NEG		2	Op Code Address + 1	1	Offset
CLR ROL		3	Address Bus FFFF	1	Low Byte of Restart Vector
COM ROR		4	Index Register Plus Offset	1	Current Operand Data
DEC TST*		5	Address Bus FFFF	1	Low Byte of Restart Vector
INC		6	Index Register Plus Offset	0	New Operand Data
CPX	6	1	Op Code Address	1	Op Code
SUBD		2	Op Code Address + 1	1	Offset
ADDD		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register + Offset	1	Operand Data (High Order Byte)
		5	Index Register + Offset + 1	1	Operand Data (Low Order Byte)
		6	Address Bus FFFF	1	Low Byte of Restart Vector
JSR	6	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register + Offset	1	First Subroutine Op Code
		5	Stack Pointer	0	Return Address (Low Order Byte)
		6	Stack Pointer - 1	0	Return Address (High Order Byte)

[•] In the TST instruction, R/\overline{W} line of the sixth cycle is "1" level, and AB = FFFF, DB = Low Byte of Reset Vector.



Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
EXTENDED					
JMP	3	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Jump Address (High Order Byte)
		3	Op Code Address + 2	1	Jump Address (Low Order Byte)
ADC EOR	4	1	Op Code Address	1	Op Code
ADD LDA		2	Op Code Address + 1	1	Address of Operand (High Order Byte)
AND ORA		3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
BIT SBC		4	Address of Operand	1	Operand Data
CMP SUB					
STA	4	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Destination Address (High Order Byte)
		3	Op Code Address + 2	1	Destination Address (Low Order Byte)
		4	Operand Destination Address	0	Data from Accumulator
LDS	5	1	Op Code Address	1	Op Code
LDX		2	Op Code Address + 1	1	Address of Operand (High Order Byte)
LDD		3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
		4	Address of Operand	1	Operand Data (High Order Byte)
		5	Address of Operand + 1	1	Operand Data (Low Order Byte)
STS	5	1	Op Code Address	1	Op Code
STX		2	Op Code Address + 1	1	Address of Operand (High Order Byte)
STD		3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
• • • • • • • • • • • • • • • • • • • •		4	Address of Operand	o	Operand Data (High Order Byte)
		5	Address of Operand + 1	Ō	Operand Data (Low Order Byte)
ASL LSR	6	1	Op Code Address	1	Op Code
ASR NEG	"	2	Op Code Address + 1	1	Address of Operand (High Order Byte)
CLR ROL	ı	3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
COM ROR		4	Address of Operand	1	Current Operand Data
DEC TST*		5	Address Bus FFFF	1	Low Byte of Restart Vector
INC		6	Address of Operand	Ö	New Operand Data
CPX	6	1	Op Code Address	1	Op Code
SUBD		2	Op Code Address + 1	1	Operand Address (High Order Byte)
ADDD		3	Op Code Address + 2	1	Operand Address (Low Order Byte)
		4	Operand Address	1	Operand Data (High Order Byte)
		5	Operand Address + 1	1	Operand Data (Low Order Byte)
*		6	Address Bus FFFF	1	Low Byte of Restart Vector
JSR	6	1	Op Code Address	1	Op Code
	"	2	Op Code Address + 1	1	Address of Subroutine (High Order Byte
		3	Op Code Address + 2	1	Address of Subroutine (Low Order Byte
		4	Subroutine Starting Address	1	Op Code of Next Instruction
		5	Stack Pointer	Ö	Return Address (Low Order Byte)
		6	Stack Pointer - 1	0	Return Address (High Order Byte)

[•] In the TST instruction, R/\overline{W} line of the sixth cycle is "1" level, and AB = FFFF, DB = Low Byte of Reset Vector.



Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
MPLIED		•			
ABA DAA SEC ASL DEC SEI ASR INC SEV CBA LSR TAB CLC NEG TAP CLI NOP TBA CLR ROL TPA CLV ROR TST COM SBA	2	1 2	Op Code Address Op Code Address + 1	1	Op Code Op Code of Next Instruction
ABX	3	1 2 3	Op Code Address Op Code Address + 1 Address Bus FFFF	1 1 1	Op Code Irrelevant Data Low Byte of Restart Vector
ASLD LSRD	3	1 2 3	Op Code Address Op Code Address + 1 Address Bus FFFF	1 1 1	Op Code Irrelevant Data Low Byte of Restart Vector
DES INS	3	1 2 3	Op Code Address Op Code Address + 1 Previous Register Contents	1 1 1	Op Code Op Code of Next Instruction Irrelevant Data
INX DEX	3	1 2 3	Op Code Address Op Code Address + 1 Address Bus FFFF	1 1 1	Op Code Op Code of Next Instruction Low Byte of Restart Vector
PSHA PSHB	3	1 2 3	Op Code Address Op Code Address + 1 Stack Pointer	1 1 0	Op Code Op Code of Next Instruction Accumulator Data
TSX	3	1 2 3	Op Code Address Op Code Address + 1 Stack Pointer	1 1 1	Op Code Op Code of Next Instruction Irrelevant Data
TXS	3	1 2 3	Op Code Address Op Code Address + 1 Address Bus FFFF	1 1 1	Op Code Op Code of Next Instruction Low Byte of Restart Vector
PULA PULB	4	1 2 3 4	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer + 1	1 1 1 1	Op Code Op Code of Next Instruction Irrelevant Data
PSHX	4	1 2 3 4	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer - 1	1 1 0 0	Op Code Irrelevant Data Index Register (Low Order Byte) Index Register (High Order Byte)
PULX	5	1 2 3 4 5	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer + 1 Stack Pointer +2	1 1 1 1	Op Code Irrelevant Data Irrelevant Data Index Register (High Order Byte) Index Register (Low Order Byte)
RTS	5	1 2 3 4	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer + 1 Stack Pointer + 2	1 1 1	Op Code Irrelevant Data Irrelevant Data Address of Next Instruction (High Order Byte) Address of Next Instruction (Low Order Byte)
WAI**	9	1 2 3 4	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer - 1	1 1 0 0	Op Code Op Code of Next Instruction Return Address (Low Order Byte) Return Address (High Order Byte



Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
WAI**		5	Stack Pointer – 2	0	Index Register (Low Order Byte)
		6	Stack Pointer – 3	0	Index Register (High Order Byte)
		7	Stack Pointer – 4	0	Contents of Accumulator A
		8	Stack Pointer – 5	0	Contents of Accumulator B
		9	Stack Pointer – 6	0	Contents of Cond. Code Register
MUL	10	1	Op Code Address	1	Op Code
	1	2	Op Code Address + 1	1	Irrelevant Data
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Address Bus FFFF	1	Low Byte of Restart Vector
		5	Address Bus FFFF	1	Low Byte of Restart Vector
	1	6	Address Bus FFFF	1	Low Byte of Restart Vector
		7	Address Bus FFFF	1	Low Byte of Restart Vector
	1	8	Address Bus FFFF	1	Low Byte of Restart Vector
		9	Address Bus FFFF	1	Low Byte of Restart Vector
		10	Address Bus FFFF	1	Low Byte of Restart Vector
RTI	10	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Irrelevant Data
		3	Stack Pointer	1	Irrelevant Data
		4	Stack Pointer + 1	1	Contents of Cond. Code Reg.
	1				from Stack
		5	Stack Pointer + 2	1	Contents of Accumulator B
					from Stack
	1	6	Stack Pointer + 3	1	Contents of Accumulator A
					from Stack
	1	7	Stack Pointer + 4	1	Index Register from Stack
					(High Order Byte)
	1	8	Stack Pointer + 5	1	Index Register from Stack
	1		Stack Foundation S		(Low Order Byte)
	1	9	Stack Pointer + 6	1	Next Instruction Address from
	1	•	Stadic Volumes		Stack (High Order Byte)
		10	Stack Pointer + 7	1	Next Instruction Address from
		"	Stack Forniter - 7	•	Stack (Low Order Byte)
SWI	12	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Irrelevant Data
		3	Stack Pointer	0	Return Address (Low Order Byte)
		4	Stack Pointer - 1	0	Return Address (High Order Byte
	1	5	Stack Pointer - 2	0	Index Register (Low Order Byte)
		6	Stack Pointer - 3	0	Index Register (High Order Byte)
	1	1 -	Stack Pointer – 4	Ó	Contents of Accumulator A
		7			
		8	Stack Pointer – 5	0	Contents of Accumulator B
		8	Stack Pointer - 5	_	
		8 9	Stack Pointer – 5 Stack Pointer – 6	ō	Contents of Cond. Code Register
		8 9 10	Stack Pointer - 5 Stack Pointer - 6 Stack Pointer - 7	0	Contents of Cond. Code Register Irrelevant Data
		8 9	Stack Pointer – 5 Stack Pointer – 6	ō	Contents of Cond. Code Register Irrelevant Data Address of Subroutine
		8 9 10	Stack Pointer - 5 Stack Pointer - 6 Stack Pointer - 7	0	Contents of Cond. Code Register Irrelevant Data



^{••} While the MPU is in the "Wait" state, its bus state will appear as a series of MPU reads of an address which is seven locations less than the original contents of the Stack Pointer. Contrary to the HD6800, none of the ports are driven to the high impedance state by a WAI instruction.

Table 12 Cycle by Cycle Operation (Continued)

RELATIVE

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus	
BCC BHT BNE	3	1	Op Code Address	1	Op Code	
BCS BLE BPL	İ	2	Op Code Address + 1 1 Branch Offset		Branch Offset	
BEQ BLS BRA BGE BLT BVC BGT BMT BVS BRN		3	Address Bus FFFF	Bus FFFF 1 Low Byte of Restart Vector		
BSR	6	1	Op Code Address	1	Op Code	
		2	Op Code Address + 1	1	Branch Offset	
		3	Address Bus FFFF	1	Low Byte of Restart Vector	
		4	Subroutine Starting Address	1	Op Code of Next Instruction	
		5	Stack Pointer	0	Return Address (Low Order Byte)	
		6	Stack Pointer — 1	0	Return Address (High Order Byte)	

• Summary of Undefined Instruction Operations

The HD6803 has 36 underfined instructions. When these are carried out, the contents of Register and Memory in MPU change at random.

When the op codes (4E, 5E) are used to execute, the MPU continues to increase the program counter and it will not stop until the Reset signal enters. These op codes are used to test the LSI.

Table 13 Op codes Map

,	OP.			ACC ACC IND E				ACCA or SP				ACCB or X				1		
င်ဝ						ACC ACC IND EXT IN	IMM	DIR	IND	EXT	IMM	DIR	IND	EXT	1			
	н	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	1
LO \		0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	1
0000	0		SBA	BRA	TSX	NEG						SI	JB				T	
0001	1	NOP	CBA	BRN	INS	СМР						I						
0010	2			вні	PULA (+1)	SBC												
0011	3			BLS	PULB (+1)	COM + SUBD (+2) + ADDD (+			D (+2)		I							
0100	4	LSRD (+1)		BCC	DES		LSR AND			ND				1				
0101	5	ASLD (+1)		BCS	TXS				ВІТ					:				
0110	6	TAP	TAB	BNE	PSHA		RC	R		LDA								
0111	7	TPA	TBA	BEQ	PSHB		AS	R				STA				STA		i
1000	8	INX (+1)		BVC	PULX (+2)		AS	SL.					E	OR				
1001	9	DEX (+1)	DAA	BVS	RTS (+2)		RO)L					A	ĎС				
1010	A	CLV		BPL	ABX		DE	С					01	RA.				
1011	В	SEV	ABA	BMI	RTI (+7)								ΑI	DD				:
1100	С	CLC		BGE	PSHX (+1)		IN	IC		•	CP)	(+2)		•	LD) (+1)		1
1101	D	SEC		BLT	MUL (+7)		TS	ST .		BSR (+2)		!)	• (+1)	s	TD (+1	1)		
1110	E	CLI		BGT	WAI (+6)		•	JMP	(-3)	• : LDS (+1)			•	• LDX (+1)			ĺ	
1111	F	SEI		BLE	SWI (+9)		CL	.R		* (+1)	S	TS (+1)	• (+1)	S	TX (+1	1)	Ī
BYTE/C	YCLE	1/2	1/2	2/3	1/3	1/2	1/2	2/6	3/6	2/2	2/3	2/4	3/4	2/2	2/3	2/4	3/4	T

[NOTES]

- 1) Undefined Op codes are marked with ______.
- 2) () indicate that the number in parenthesis must be added to the cycle count for that instruction.
- 3) The instructions shown below are all 3 bytes and are marked with "*".
 Immediate addressing mode of SUBD, CPX, LDS, ADDD, LDD and LDX instructions, and undefined op codes (8F, CD, CF).
- 4) The Op codes (4E, 5E) are 1 byte/∞ cycles instructions, and are marked with "**"




Figure 16 Interrupt Flowchart




Figure 17 HD6803 MPU Expanded Multiplexed Bus


HD6805S1

MCU (Microcomputer Unit)


The HD6805S1 is the 8-bit Microcomputer Unit (MCU) which contains a CPU, on-chip clock, ROM, RAM, I/O and timer. It is designed for the user who needs an economical microcomputer with the proven capabilities of the HD 6800-based instruction set.

The following are some of the hardware and software highlights of the MCU.


- HARDWARE FEATURES
- 8-Bit Architecture
- 64 Bytes of RAM
- Memory Mapped I/O
- 1100 Bytes of User ROM
- Internal 8-Bit Timer with 7-Bit Prescaler
- Vectored Interrupts External and Timer
- 20 TTL/CMOS Compatible 1/O Lines; 8 Lines LED Compatible
- On-Chip Clock Circuit
- Self-Check Mode
- Master Reset
- Low Voltage Inhibit
- Complete Development System Support by Evaluation kit
- 5 Vdc Single Supply
- Compatible with MC6805P2
- SOFTWARE FEATURES
- Similar to HD6800
- Byte Efficient Instruction Set
- Easy to Program
- True Bit Manipulation
- Bit Test and Branch Instructions
- Versatile Interrupt Handing
- Powerful Indexed Addressing for Tables
- Full Set of Conditional Branches
- Memory Usable as Registers/Flags
- Single Instruction Memory Examine/Change
- 10 Powerful Addressing Modes
- All Addressing Modes Apply to ROM, RAM and I/O
- Compatible with MC6805P2



■ PIN ARRANGEMENT



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ~ +7.0	V
Input Voltage (EXCEPT TIMER)	*	-0.3 ~ +7.0	V
Input Voltage (TIMER)	V _{in}	-0.3 ~ +12.0	V
Operating Temperature	Topr	0 ~+70	°C
Storage Temperature	T _{stg}	- 55 ~ +150	°C

^{*} With respect to VSS (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS (V_{CC}=5.25V ± 0.5V, V_{SS}=GND, Ta=0~+70°C, unless otherwise noted.)


Ite	m	Symbol	Test Condition	min	typ	max	Unit
	RES			4.0	_	Vcc	٧
Input "High" Voltage	INT			3.0	_	Vcc	٧
	All Other	VIH		2.0	-	Vcc	٧
Input "High" Voltage Timer	Timer Mode	1		2.0	_	Vcc	٧
input riigii voitage i inter	Self-Check Mode			9.0	-	11.0	٧
	RES			-0.3	-	0.8	٧
Input "Low" Voltage	INT	۷۱۲		-0.3	-	0.8	٧
input Low voltage	EXTAL(Crystal Mode)			-0.3	_	0.6	٧
	All Other Vih Timer Mode Self-Check Mode RES INT EXTAL(Crystal Mode) All Other Sipation Ge Recover Ge Inhibit TIMER TIMER		-0.3	_	0.8	٧	
Power Dissipation		PD		T -	_	700	mW
Low Voltage Recover		LVR		1-	-	4.75	V
Low Voltage Inhibit	Voltage Inhibit				4.0	_	V
	TIMER			-20	_	20	μА
Input Leak Current	INT	l _{1L}	$V_{in}=0.4V\sim V_{CC}$	-50	_	50	μΑ
_ow Voltage Recover _ow Voltage Inhibit	EXTAL(Crystal Mode)			-1200	-	0	μΑ

• AC CHARACTERISTICS (V_{CC} =5.25V \pm 0.5V, V_{SS} =GND, Ta=0 \sim +70 $^{\circ}$ C, unless otherwise noted.)

	Item	Symbol	Test Condition	min	typ	max	Unit
Clock Frequency		f _{cl}		0.4	-	4.0	MHz
Cycle Time		t _{cyc}		1.0	T -	10	μs
Oscillation Frequency (E	xternal Resistor Mode)	f _{EXT}	R _{CP} =15.0kΩ±1%	_	3.4	_	MHz
INT Pulse Width		t _{IWL}		t _{cyc} + 250	-	-	ns
RES Pulse Width		t _{RWL}		t _{cyc} + 250	-	-	ns
TIMER Pulse Width		t _{TWL}		t _{cyc} + 250	-	-	ns
Oscillation Start-up Time	(Crystal Mode)	tosc	C_L =22pF±20%, R_S =60 Ω max.	-	-	100	ms
Delay Time Reset		t _{RHL}	External Cap. = 2.2 μF	.100	-	-	ms
Input Capacitance	XTAL		V _{in} ≈0V		_	30	рF
input Capacitance	All Other	C _{in}	v _{in} -uv	_	_	10	pF

PORT ELECTRICAL CHA	ARACTERISTICS ($V_{CC} = 5.25V \pm 0.5V$. $V_{SS} = 0.000$	GND. Ta = $0 \sim +70^{\circ}$ C	. unless otherwise noted.)
---------------------	-----------------	--	----------------------------------	----------------------------

Item		Symbol	Test Condition	min	typ	max	Unit
	Port A		$I_{OH} = -10 \mu\text{Å}$	3.5	_	_	V
	POIL A		$I_{OH} = -100 \mu A$	2.4	_	_	V
Output "High" Voltage	Port B	V _{OH}	I _{OH} = -200 μA	2.4	-	_	٧
	POR B		1 _{OH} = -1 mA	1.5	_	_	V
	Port C		$I_{OH} = -100 \mu A$	2.4	_	_	V
	Port A and C		I _{OL} = 1.6 mA	_	_	0.4	V
Output "Low" Voltage	Port B	VOL	I _{OL} = 3.2 mA	_	_	0.4	V
	PORT B	V _{OL}	_	1.0	V		
Input "High" Voltage	D A D O	ViH		2.0	_	Vcc	V
Input "Low" Voltage	Port A, B, C	VIL		-0.3	_	0.8	V
	D A		V _{in} = 0.8V	-500	_	_	μΑ
Input Leak Current	Port A	l _{IL}	V _{in} = 2V	-300	_	_	μΑ
	Port B, C		V _{in} = 0.4V ~ V _{CC}	- 20	_	20	μΑ



(NOTE) 1. Load capacitance includes the floating capacitance of the probe and the jig etc.
2. All diodes are 1S2074 (ii) or equivalent.

Ç .

Figure 1 Bus Timing Test Loads

■ SIGNAL DESCRIPTION

The input and output signals for the MCU, shown in PIN ARRANGEMENT, are described in the following paragraphs.

V_{CC} and V_{SS}

Power is supplied to the MCU using these two pins. V_{CC} is $\pm 5.25~V~\pm 0.5~V$. V_{SS} is the ground connection.

• INT

This pin provides the capability for asynchronously applying an external interrupt to the MCU. Refer to INTERRUPTS for additional information,

XTAL and EXTAL

These pins provide connections for the on-chip clock circuit. A crystal (AT cut, 4 MHz maximum), a resistor or an external signal can be connected to these pins to provide a system clock with various stability/cost tradeoffs. Refer to INTERNAL OSCILLATOR OPTIONS for recommendations about these inputs.

• TIMER

This pin allows an external input to be used to decrement the internal timer circuitry. Refer to TIMER for additional information about the timer circuitry.

• RES

This pin allows resetting of the MCU at times other than the automatic resetting capability already in the MCU. Refer to RESETS for additional information.

NUM

This pin is not for user application and should be connected to $\ensuremath{V_{SS}}\xspace.$

• Input/Output Lines ($A_0 \sim A_7$, $B_0 \sim B_7$, $C_0 \sim C_3$)

These 20 lines are arranged into tow 8-bit ports (A and B) and one 4-bit port (C). All lines are programmable as either inputs or outputs under software control of the Data Direction Registers (DDR). Refer to INPUT/OUTPUT for additional information.

MEMORY

The MCU memory is configured as shown in Figure 2. During the processing of an interrupt, the contents of the CPU registers are pushed onto the stack in the order shown in Figure 3. Since the stack pointer decrements during pushes, the low order byte (PCL) of the program counter is stacked first; then the high order three bits (PCH) are stacked. This ensures that the program counter is loaded correctly as the stack pointer

increments when it pulls data from the stack. A subroutine call will cause only the program counter (PCH, PCL) contents to be pushed onto the stack.

Caution: - Self Test ROM Address Area

Self test ROM locations can not be used for a user program. If the user's program is in this location, it will be removed when manufacturing mask for production.




Figure 2 MCU Memory Configuration




Figure 3 Interrupt Stacking Order




Figure 4 Programming Model



REGISTERS

The CPU has five registers available to the programmer. They are shown in Figure 4 and are explained in the following paragraphs.

Accumulator (A)

The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.

Index Register (X)

The index register is an 8-bit register used for the indexed addressing mode. It contains an 8-bit address that may be added to an offset value to create an effective address. The index register can also be used for limited calculations and data manipulations when using read/modify/write instructions. When not required by a code sequence being executed, the index register can be used as a temporary storage area.

Program Counter (PC)

The program counter is an 11-bit register that contains the address of the next instruction to be executed.

Stack Pointer (SP)

The stack pointer is an 11-bit register that contains the address of the next free location on the stack. Initially, the stack pointer is set to location \$07F and is decremented as data is being pushed onto the stack and incremented as data is being pulled from the stack. The six most significant bits of the stack pointer are permanently set to 000011. During a MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set to location \$07F. Subroutines and interrupts may be nested down to location \$061 which allows the programmer to use up to 15 levels of subroutine calls.

Condition Code Register (CC)

The condition code register is a 5-bit register in which each bit is used to indicate or flag the results of the instruction just executed. These bits can be individually tested by a program and specific action taken as a result of their state. Each individual condition code register bit is explained in the following paragraphs.

Half Carry (H)

Used during arithmetic operations (ADD and ADC) to indicate that a carry occurred between bits 3 and 4.

Interrupt (I)

This bit is set to mask the timer and external interrupt (INT). If an interrupt occurs while this bit is set it is latched and will be processed as soon as the interrupt bit is reset.

Negative (N)

Used to indicate that the result of the last arithmetic, logical or data manipulation was negative (bit 7 in result equal to a logical one).

Zero (Z)

Used to indicate that the result of the last arithmetic, logical or data manipulation was zero.

Carry/Borrow (C)

Used to indicate that a carry or borrow out of the arithmetic logic unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions, shifts, and rotates.

TIMER

The MCU timer circuitry is shown in Figure 5. The 8-bit counter, the Timer Data Register (TDR), is loaded under program control and counts down toward zero as soon as the clock input is applied. When the timer reaches zero, the timer interrupt request bit (bit 7) in the Timer Control Register (TCR) is set. the CPU responds to this interrupt by saving the present CPU state on the stack, fetching the timer interrupt vector from locations \$7F8 and \$7F9 and executing the interrupt routine. The timer interrupt can be masked by setting the timer interrupt mask bit (bit 6) in the TCR. The interrupt bit (I bit) in the Condition Code Register also prevents a time interrupt from being processed.

The clock input to the timer can be from an external source applied to the TIMER input pin or it can be the internal ϕ_2 signal. When the ϕ_2 signal is used as the source, it can be gated by an input applied to the TIMER input pin allowing the user




Figure 5 Timer Block Diagram

to easily perform pulse-width measurements. The TIMER input pin must be tied to V_{CC} , for ungated ϕ_2 clock input to the timer prescaler. The source of the clock input is one of the options that has to be specified before manufacture of the MCU. A prescaler option can be applied to the clock input that extends the timing interval up to a maximum of 128 counts before decrementing the counter (TDR). The timer continues to count past zero, falling through to \$FF from zero and then continuing the count. Thus, the counter (TDR) can be read at any time by monitoring the TDR. This allows a program to determine the length of time since a timer interrupt has occurred and not disturb the counting process.

At power-up or reset, the prescaler and counter are initialized with all logical ones; the timer interrupt request bit (bit 7) is cleared, and the timer interrupt mask bit (bit 6) is set.

(NOTE) If the MCU Timer is not used, the TIMER input pin must be grounded.

SELF CHECK


The self-check capability of the MCU provides an internal check to determine if the part is functional. Connect the MCU as shown in Figure 6 and monitor the output of port C bit 3 for an oscillation of approximately 3Hz.

RESETS

The MCU can be reset three ways; by initial power-up, by the external reset input (RES) and by an optional internal low voltage inhibit circuit, see Figure 7. All the I/O port are initialized to input mode (DDRs are cleared) during reset.

During power-up, a minimum of 100 milliseconds is needed before allowing the RES input to go "High".

This time allows the internal crystal oscillator to stabilize. Connecting a capacitor to the \overline{RES} input, as shown in Figure 8, typically provides sufficient delay.



* Refer to Figure 9 about crystal option

Figure 6 Self Check Connections




Figure 7 Power Up and RES Timing






Figure 8 Power Up Reset Delay Circuit

■ INTERNAL OSCILLATOR OPTIONS

The internal oscillator circuit is designed to require a minimum of external components. A crystal, a resistor, a jumper wire, or an external signal may be used to generate a system clock with various stability/cost tradeoff. A manufacturing mask option is required to select either the crystal oscillator or the RC oscillator circuit. The different connection methods are shown in Figure 9. Crystal specifications are given in Figure 10. A resistor selection graph is given in Figure 11.




Figure 9 Internal Oscillator Options




Figure 11 Typical Resistor Selection Graph





Figure 12 Interrupt Processing Flowchart




INTERRUPTS

The CPU can be interrupted three different ways: through the external interrupt (INT) input pin, the internal timer interrupt request, and a software interrupt instruction (SWI). When any interrupt occurs, processing is suspended, the present CPU state is pushed onto the stack, the interrupt bit (I) in the Condition Code Register is set, the address of the interrupt routine is obtained from the appropriate interrupt vector address, and the interrupt routine is executed. The interrupt service routines normally end with a return from interrupt (RTI) instruction which allows the CPU to resume processing of the program prior to the interrupt. Table 1 provides a listing of the interrupts, their priority, and the vector address that contain-the starting address of the appropriate interrupt routine.

A flowchart of the interrupt processing sequence is given in Figure 12.

Table 1 Interrupt Priorities

Interrupt	Priority	Vector Address
RES	1	\$7FE and \$7FF
SWI	2	\$7FC and \$7FD
INT	3	\$7FA and \$7FB
TIMER	4	\$7F8 and \$7F9



Port A Programmed as output(s), driving CMOS and TTL Load directly.


INPUT/OUTPUT

There are 20 input/output pins. All pins are programmable as either inputs or outputs under software control of the corresponding Data Direction Register (DDR). When programmed as outputs, all I/O pins the latched output data is readable as input data, regardless of the logic levels at the output pin due to output loading (see Figure 13). When port B is programmed for outputs, it is capable of sinking 10mA on each pin ($V_{\rm OL}$ = 1V max). All input/output lines are TTL compatible as both inputs and outputs. Port A is CMOS compatible as outputs, and Port B and C are CMOS compatible as inputs. Figure 14 provides some examples of port connections.


BIT MANIPULATION

The MCU has the ability to set or clear any single random access memory or input/output bit (except the data direction registers) with a single instruction (BSET, BCLR). Any bit in the page zero read only memory can be tested, using the BRSET and BRCLR instructions, and the program branches as a result of its state. This capability to work with any bit in RAM, ROM or I/O allows the user to have individual flags in RAM or to handle single I/O bits as control lines. The example in Figure 15 illustrates the usefulness of the bit manipulation and test instructions. Assume that bit 0 of port A is connected to a zero crossing detector circuit and that bit 1 of port A is connected to the trigger of a TRIAC which powers the controlled hardware.


This program, which uses only seven ROM locations, provides turn-on of the TRIAC within 14 microseconds of the zero crossing. The timer could also be incorporated to provide turn-on at some later time which would permit pulse-width modulation of the controlled power.



Port B Programmed as output(s), driving Darlington-base directly.
(b)



Port B Programmed as output(s), driving LED(s) directly.



Port C Programmed as output(s), driving CMOS loads, using external pull-up resistors. (d)

Figure 14 Typical Port Connections






Figure 15 Bit Manipulation Example

ADDRESSING MODES

The CPU has ten addressing modes available for use by the programmer. They are explained and illustrated briefly in the following paragraphs.

Immediate

Refer to Figure 16. The immediate addressing mode accesses constants which do not change during program execution. Such instructions are two bytes long. The effective address (EA) is the PC and the operand is fetched from the byte following the opcode.

Direct

Refer to Figure 17. In direct addressing, the address of the operand is contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes in memory. All RAM space, I/O registers and 128 bytes of ROM are located in page zero to take advantage of this efficient memory addressing mode.

Extended

Refer to Figure 18. Extended addressing is used to reference any location in memory space. The EA is the contents of the two bytes following the opcode. Extended addressing instructions are three bytes long.

Relative

Refer to Figure 19. The relative addressing mode applies only to the branch instructions. In this mode the contents of the byte following the opcode is added to the program counter when the branch is taken. EA=(PC)+2+Rel. Rel is the contents of the location following the instruction opcode with bit 7 being the sign bit. If the branch is not taken Rel=0, when a branch takes place, the program goes to somewhere within the range of +129 bytes to -127 of the present instruction. These instructions are two bytes long.

Indexed (No Offset)

Refer to Figure 20. This mode of addressing accesses the lowest 256 bytes of memory. These instructions are one byte long and their EA is the contents of the index register.

Indexed (8-bit Offset)

Refer to Figure 21. The EA is calculated by adding the contents of the byte following the opcode to the contents of the index register. In this mode, 511 low memory locations are accessable. These instructions occupy two bytes.

Indexed (16-bit Offset)

Refer to Figure 22. This addressing mode calculates the EA by adding the contents of the two bytes following the opcode to the index register. Thus, the entire memory space may be accessed. Instructions which use this addressing mode are three bytes long.

Bit Set/Clear

Refer to Figure 23. This mode of addressing applies to instructions which can set or clear any bit on page zero. The lower three bits in the opcode specify the bit to be set or cleared while the byte following the opcode specifies the address in page zero.

Bit Test and Branch

Refer to Figure 24. This mode of addressing applies to instructions which can test any bit in the first 256 locations (\$00-\$FF) and branch to any location relative to the PC. The byte to be tested is addressed by the byte following the opcode. The individual bit within that byte to be tested is addressed by the lower three bits of the opcode. The third byte is the relative address to be added to the program counter if the branch condition is met. These instructions are three bytes long. The value of the bit tested is written to the carry bit in the condition code register.

Implied

Refer to Figure 25. The implied mode of addressing has no EA. All the information necessary to execute an instruction is contained in the opcode. Direct operations on the accumulator and the index register are included in this mode of addressing. In addition, control instructions such as SWI, RTI belong to this group. All implied addressing instructions are one byte long.

■ INSTRUCTION SET

The MCU has a set of 59 basic instructions. They can be divided into five different types: register/memory, read/modify/write, branch, bit manipulation, and control. The following paragraphs briefly explain each type. All the instructions within a given type are presented in individual tables.

Register/Memory Instructions

Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to Table 2.

Read/Modity/Write Instructions

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read/modify/write instructions since it does not perform the write. Refer to Table 3

Branch Instructions

The branch instructions cause a branch from the program when a certain condition is met. Refer to Table 4.

Bit Manipulation Instructions

These instructions are used on any bit in the first 256 bytes of the memory. One group either sets or clears. The other group performs the bit test and branch operations. Refer to Table 5.

Control Instructions

The control instructions control the MCU operations during program execution. Refer to Table 6.

Alphabetical Listing

The complete instruction set is given in alphabetical order in Table 7.

Opcode Map

Table 8 is an opcode map for the instructions used on the MCU.




Figure 16 Immediate Addressing Example




Figure 17 Direct Addressing Example






Figure 18 Extended Addressing Example




Figure 19 Relative Addressing Example




Figure 20 Indexed (No Offset) Addressing Example




Figure 21 Indexed (8-Bit Offset) Addressing Example






Figure 22 Indexed (16-Bit Offset) Addressing Example




Figure 23 Bit Set/Clear Addressing Example




Figure 24 Bit Test and Branch Addressing Example




Figure 25 Implied Addressing Example

Table 2 Register/Memory Instructions

										Address	ing Mod	des							
Function	Mnemonic	h	mmedia	te		Direct			Extende	d	,	Indexed			Indexe	_	l .	Indexe	-
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Load A from Memory	LDA	A6	2	2	В6	2	4	С6	3	5	F6	1	4	E6	2	5	D6	3	6
Load X from Memory	LDX	AE	2	2	BE	2	4,	CE	3	5	FE	1	4	EE	2	5	DE	3	6
Store A in Memory	STA	-	-	_	B7	2	5	C7	3	6	F7	1	5	E7	2	6	D7	3	7
Store X in Memory	STX	-	-	-	BF	2	5	CF	3	6	FF	1	5	EF	2	6	DF	3	7
Add Memory to A	ADD	AB	2	2	ВВ	2	4	СВ	3	5	FB	1	4	EB	2	5	DB	3	6
Add Memory and Carry to A	ADC	А9	2	2	В9	2	4	С9	3	5	F9	1	4	E9	2	5	D9	3	6
Subtract Memory	SUB	A0	2	2	В0	2	4	CO	3	5	FO	,1	4	ΕO	2	5	D0	3	6
Subtract Memory from A with Borrow	SBC	A2	2	2	В2	2	4	C2	3	5	F2	1	4	E2	2	5	D2	3	6
AND Memory to A	AND	A4	2	2	84	2	4	C4	3	5	F4	1	4	E4	2	5	D4	3	6
OR Memory with A	ORA	AA	2	2	ВА	2	4	CA	3	5	FA	1	4	EA	2	5	DA	3	6
Exclusive OR Memory with A	EOR	A8	2	2	88	2	4	C8	3	5	F8	1	4	E8	2	5	D8	3	6
Arithmetic Compare A with Memory	СМР	A1	2	2	В1	2	4	C1	3	5	F1	1	4	E1	2	5	D1	3	6
Arithmetic Compare X with Memory	СРХ	А3	2	2	вз	2	4	СЗ	3	5	F3	1	4	E3	2	5	D3	3	6
Bit Test Memory with A (Logical Compare)	BIT	A5	2	2	В5	2	4	C5	3	5	F5	1	4	E5	2	5	D5	3	6
Jump Unconditional	JMP	-	_	-	вс	2	3	СС	3	4	FC	1	3	EC	2	4	DC	3	5
Jump to Subroutine	JSR	_	-	T -	BD	2	7	CD	3	8	FD	1	7	ED	2	8	DD	3	9

Table 3 Read/Modify/Write Instructions

								Add	ressing l	Modes						
Function	Mnemonic	In	plied (۹)	Im	plied (X)		Direct		ŀ	Indexed	-	1	Indexed Bit Offs	-
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Increment	INC	4C	1	4	5C	1	4	3C	2	6	7C	1	6	6C	2	7
Decrement	DEC	4A	1	4	5A	1	4	3A	2	6	7A	1	6	6A	2	7
Clear	CLR	4F	1	4	5F	1	4	3F	2	6	7F	1	6	6F	2	7
Complement	СОМ	43	1	4	53	1	4	33	2	6	73	1	6	63	2	7
Negate (2's Complement)	NEG	40	1	4	50	1	4	30	2	6	70	1	6	60	2	7
Rotate Left Thru Carry	ROL	49	1	4	59	1	4	39	2	6	79	. 1	6	69	2	7
Rotate Right Thru Carry	ROR	46	1	4	56	1	4	36	2	6	76	1	6	66	2	7
Logical Shift Left	LSL	48	1	4	58	1	4	38	2	6	78	1	6	68	2	7
Logical Shift Right	LSR	44	1	4	54	1	4	34	2	6	74	1	6	64	2	7
Arithmetic Shift Right	ASR	47	1	4	57	1	4	37	2	6	77	1	6	67	2	7
Arithmetic Shift Left	ASL	48	1	4	58	1	4	38	2	6	78	1	6	68	2	7
Test for Negative or Zero	тѕт	4D	1	4	5D	1	4	3D	2	6	7D	1	6	6D	2	7

Table 4 Branch Instructions

		Rela	tive Addressing l	Mode
Function	Mnemonic	Op Code	# Bytes	# Cycles
Branch Always	BRA	20	2	4
Branch Never	BRN	21	2	4
Branch IF Higher	ВНІ	22	2	4
Branch IF Lower or Same	BLS	23	2	4
Branch IF Carry Clear	BCC	24	2	4
(Branch IF Higher or Same)	(BHS)	24	2	4
Branch IF Carry Set	BCS	25	2	4
(Branch IF Lower)	(BLO)	25	2	4
Branch IF Not Equal	BNE	26	2	4
Branch IF Equal	BEQ	27	2	4
Branch IF Half Carry Clear	внсс	28	2	4
Branch IF Half Carry Set	BHCS	29	2	4
Branch IF Plus	BPL	2A	2	4
Branch IF Minus	BMI	2B	2	4
Branch IF Interrupt Mask Bit is Clear	вмс	2C	2	4
Branch IF Interrupt Mask Bit is Set	BMS	2D	2	4
Branch IF Interrupt Line is Low	BIL	2E	2	4
Branch IF Interrupt Line is High	BIH	2F	2	4
Branch to Subroutine	BSR	AD	2	8

Table 5 Bit Manipulation Instructions

				Address	ing Modes		
Function	Mnemonic	Е	Bit Set/Clear		Bit T	est and Bra	nch
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Branch IF Bit n is set	BRSET n (n=0 7)	_	_	-	2•n	3	10
Branch IF Bit n is clear	BRCLR n (n=07)	_	_	_	01+2·n	3	10
Set Bit n	BSET n (n=0 7)	10+2•n	2	7	-	_	_
Clear bit n	BCLR n (n=0 7)	11+2•n	2	7	_		

Table 6 Control Instructions

. .			Implied	
Function	Mnemonic	Op Code	# Bytes	# Cycles
Transfer A to X	TAX	97	1	2
Transfer X to A	TXA	9F	1	2
Set Carry Bit	SEC	99	1	2
Clear Carry Bit	CLC	98	1	2
Set Interrupt Mask Bit	SEI	9B	1	2
Clear Interrupt Mask Bit	CLI	9A	1	2
Software Interrupt	SWI	83	1	11
Return from Subroutine	RTS	81	1	6
Return from Interrupt	RTI	80	1	9
Reset Stack Pointer	RSP	9C	1	2
No-Operation	NOP	9D	1	2



Table 7 Instruction Set

						Address	ing Modes	 i			(ond	ition	Cod	e
Mnemonic	Implied	Imme- diate	Direct	Ex- tended	Re- lative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/ Clear	Bit Test & Branch	н	ı	N	z	С
ADC		×	×	×		×	×	×			Λ	•	Λ	Λ	Λ
ADD		×	×	×		×	×	×			Λ	•	٨	Λ	Λ
AND		×	×	×		×	×	×			•	•	٨	٨	•
ASL	×		×			×	×				•	•	Λ	Λ	Λ
ASR	×		×			×	×				•	•	٨	Λ	Λ
BCC					х						•	•	•	•	•
BCLR									×		•	•	•	•	•
BCS					×						•	•	•	•	•
BEQ					×						•	•	•	•	•
внсс					×						•	•	•	•	•
BHCS					×						•	•	•	•	•
вні					×						•	•	•	•	•
BHS					×						•	•	•	•	•
він					×						•	•	•	•	•
BIL					×						•	•	•	•	•
BIT		×	×	х		×	×	×			•	•	٨	Λ	•
BLO					×						•	•	•	•	•
BLS					x						•	•	•	•	•
BMC					×						•	•	•	•	•
BMI	 				х						•	•	•	•	•
BMS	†				x						•	•	•	•	•
BNE	†				×						•	•	•	•	•
BPL	1				×						•	•	•	•	•
BRA					×						•	•	•	•	•
BRN	 				×						•	•	•	•	•
BRCLR										×	•	•	•	•	^
BRSET	 									×	•	•	•	•	\ \ \
BSET									×		•	•	•	•	•
BSR					x						•	•	•	•	•
CLC	×										•	•	•	•	0
CLI	×										•	0	•	•	•
CLR	×		×			×	×				•	•	0	1	•
CMP	 	×	x	×		×	×	×			•	•	^	^	٨
COM	×		×			×	×				•	•	^	\wedge	1
CPX	<u> </u>	×	×	×		×	×	x			•	•	$\overline{\wedge}$	^	<u> </u>
DEC	×		×			×	×				•	•	^	<u></u>	•
EOR	 	x	x	×		×	×	×			•	•	\wedge	^	•
INC	×		×			×	×				•	•	^	$\overline{\Lambda}$	•
JMP	 		×	×		×	x	×			•	•	•	•	•
JSR			×	×		×	×	×			•	•	•	•	•
LDA	 	×	×	×		×	×	×			•	•		^	•
LDX	 	×	×	×		×	×	×			•	•	$\frac{\wedge}{\wedge}$	$\overline{\wedge}$	•
	لـــــــــــــــــــــــــــــــــــــ			_ ^ _				^					/\	/\	

Condition Code Symbols:

H Half Carry (From Bit 3)

I Interrupt Mask
N Negative (Sign Bit)
Z Zero

Carry Borrow Test and Set if True, Cleared Otherwise Not Affected



(to be continued)

Table 7 Instruction Set

			Α	ddressing	Modes						(Cond	ition	Cod	le
Mnemonic	Implied	Imme- diate	Direct	Ex- tended	Re- lative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/ Clear	Bit Test & Branch	н	ı	N	z	С
LSL	х		×			×	×				•	•	Λ	Λ	Λ
LSR	×		×			×	×				•	•	0	٨	Λ
NEG	х		×			×	×				•	•	٨	Λ	Λ
NOP	×										•	•	•	•	•
ORA		×	×	×		x	x	×			•	•	Λ	Λ	•
ROL	х		×			×	х				•	•	Λ	Λ	Λ
ROR	×		×			×	×				•	•	Λ	٨	Λ
RSP	×										•	•	•	•	•
RTI	×										?	?	?	?	?
RTS	×										•	•	•	•	•
SBC		×	x	×		×	x	×			•	•	Λ	Λ	Λ
SEC	×										•	•	•	•	1
SEI	×										•	1	•	•	•
STA			×	×		×	×	×			•	•	Λ	٨	•
STX			x	×		×	×	x			•	•	Λ	Λ	•
SUB		×	×	×		×	×	×			•	•	Λ	Λ	\wedge
SWI	×										•	1	•	•	•
TAX	x										•	•	•	•	•
TST	×		×			×	×				•	•	Λ	Λ	•
TXA	х										•	•	•	•	•

Condition Code Symbols:

H Half Carry (From Bit 3)
I Interrupt Mask
N Negative (Sign Bit)
Z Zero

Carry/Borrow Test and Set if True, Cleared Otherwise Not Affected Load CC Register From Stack

Table 8 Opcode Map

	Bit Manip	oulation	Branch		Read/	Modify/V	Vrite		Con	trol			Regi	ster/Men	nory			
	Test & Branch	Set/ Clear	Rei	DIR	Α	×	,X1	,X0	IMP	IMP	IMM	DIR	EXT	,X2	,X1	,x0		
	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	-	HIGH
0	BRSET0	BSET0	BRA			NEG			RTI*	_				SUB			0	<u>-</u>
1	BRCLRO	BCLR0	BRN			_			RTS*	-				CMP			1	
2	BRSET1	BSET1	вні			_			_	_				SBC			2	_
3	BRCLR1	BCLR1	BLS			СОМ			SWI*	_				CPX			3	L
4	BRSET2	BSET2	всс			LSR			_	_				AND			4	0
5	BRCLR2	BCLR2	BCS			_			_	-				BIT			5	w
6	BRSET3	BSET3	BNE			ROR			_	_				LDA			6	
7	BRCLR3	BCLR3	BEQ			ASR			_	TAX	-			STA(+	1)		7	-
8	BRSET4	BSET4	внсс			LSL/A	SL		_	CLC				EOR			8	
9	BRCLR4	BCLR4	BHCS			ROL			_	SEC				ADC			9	
Α	BRSET5	BSET5	BPL			DEC			_	CLI				ORA			A	•
В	BRCLR5	BCLR5	ВМІ			_			_	SEI				ADD			В	_
С	BRSET6	BSET6	вмс			INC			_	RSP				JMP(-	1)		С	
D	BRCLR6	BCLR6	BMS			TST			_	NOP	BSR*			JSR(-	3)		D	_
E	BRSET7	BSET7	BIL						_	_				LDX			Ε	
F	BRCLR7	BCLR7	він			CLR			-	TXA	-			STX(+	1)		F	
	3/10	2/7	2/4	2/6	1/4	1/4	2/7	1/6	1/*	1/2	2/2	2/4	3/5	3/6	2/5	1/4	T	•

(NOTE) 1. Undefined opcodes are marked with "—".
2. The number at the bottom of each column denote the number of bytes and the number of cycles required (Bytes/Cycles).

Mnemonics followed by a "*" require a different number of cycles as follows:

RTI 9

RTS 6

SWI 11

BSR 8
3. () indicate that the number in parenthesis must be added to the cycle count for that instruction.

3. () indicate that the number in parenthesis must be added to the cycle count for that instruction.

HD6805S6


MCU (Microcomputer Unit)

-PRELIMINARY-


The HD6805S6 is the 8-bit Microcomputer Unit (MCU) which contains a CPU, on-chip clock, ROM, RAM, I/O and timer. It is designed for the user who needs an economical microcomputer with the proven capabilities of the HD 6800-based instruction set.

The following are some of the hardware and software highlights of the MCU.


- HARDWARE FEATURES
- 8-Bit Architecture
- 64 Bytes of RAM
- Memory Mapped I/O
- 1804 Bytes of User ROM
- Internal 8-Bit Timer with 7-Bit Prescaler
- 20 TTL/CMOS Compatible I/O Lines;
 8 Lines LED Compatible
- On-Chip Clock Circuit
- Self-Check Mode
- Master Reset
- Low Voltage Inhibit
- Complete Development System Support by Evaluation kit
- 5 Vdc Single Supply
- Compatible with MC6805P6
- SOFTWARE FEATURES
- Similar to HD6800
- Byte Efficient Instruction Set
- Easy to Program
- True Bit Manipulation
- Bit Test and Branch Instructions
- Versatile Interrupt Handing
- Powerful Indexed Addressing for Tables
- Full Set of Conditional Branches
- Memory Usable as Registers/Flags
- Single Instruction Memory Examine/Change
- 10 Powerful Addressing Modes
- All Addressing Modes Apply to ROM, RAM and I/O
- Compatible with MC6805P6



■ PIN ARRANGEMENT



BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

ltem	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ~ +7.0	V
Input Voltage (EXCEPT TIMER)	· · ·	-0.3 ~ +7.0	V
Input Voltage (TIMER)	V _{in}	-0.3 ~ +12.0	V
Operating Temperature	Topr	0 ~+70	°C
Storage Temperature	T _{sta}	- 55 ~ +150	°C

^{*} With respect to V_{SS} (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS (V_{CC} =5.25V \pm 0.5V, V_{SS} =GND, Ta=0 \sim +70 $^{\circ}$ C, unless otherwise noted.)


lter	m	Symbol	Test Condition	min	typ	max	Unit
	RES			4.0	_	Vcc	٧
Input "High" Voltage	INT			3.0	_	Vcc	٧
	All Other	VIH		2.0	_	Vcc	٧
Input "High" Voltage Timer	Timer Mode			2.0	_	Vcc	٧
input High Voltage i imer	Self-Check Mode			9.0	_	11.0	٧
	RES			-0.3	_	0.8	٧
nput "Low" Voltage	INT	V,L		-0.3	_	0.8	٧
	EXTAL(Crystal Mode)			-0.3	-	0.6	٧
	All Other			-0.3	_	0.8	٧
Power Dissipation		P _D		-	_	700	mW
Low Voltage Recover		LVR		_	_	4.75	٧
Low Voltage Inhibit		LVI		_	4.0	_	V
	TIMER			-20	_	20	μΑ
Input Leak Current	ĪNT	IIL	V _{in} =0.4V~V _{CC}	-50	-	50	μΑ
	EXTAL(Crystal Mode)			-1200	-	0	μΑ


\bullet AC CHARACTERISTICS (V_{CC}=5.25V \pm 0.5V, V_{SS}=GND, Ta=0 \sim +70°C, unless otherwise noted.)

	ltem	Symbol	Test Condition	min	typ	max	Unit
Clock Frequency		f _{cl}		0.4	-	4.0	MHz
Cycle Time	· · · · · · · · · · · · · · · · · · ·	t _{cyc}		1.0	† -	10	μs
Oscillation Frequency (E	External Resistor Mode)	f _{EXT}	R_{CP} =15.0k Ω ±1%	_	3.4	-	MHz
INT Pulse Width		t _{IWL}		t _{cyc} + 250	-	-	ns
RES Pulse Width		t _{RWL}		t _{cyc} + 250	-	_	ns
TIMER Pulse Width		t _{TWL}		t _{cyc} + 250	_	-	ns
Oscillation Start-up Time	(Crystal Mode)	tosc	$C_L=22pF\pm20\%$, $R_S=60\Omega$ max.	-	-	100	ms
Delay Time Reset		t _{RHL}	External Cap. = 2.2 μF	100	_	_	ms
Input Capacitance	XTAL		V _{in} =0V		T -	35	pF
input Capacitance	All Other	C _{in}	v _{in} -uv	_	_	10	ρF

• PORT ELECTRICAL C	CHARACTERISTICS (Vcc	$= 5.25 V \pm 0.5 V$, $V_{SS} = GNE$	D, Ta = $0 \sim +70^{\circ}$ C	unless otherwise noted.)
---------------------	----------------------	---------------------------------------	--------------------------------	--------------------------

Item		Symbol	Test Condition	min	typ	max	Unit
	Port A		I _{OH} = -10 μÅ	3.5	_	-	V
	PORT A		I _{OH} = -100 μA	2.4	_	-	V
Output "High" Voltage	Port B	V _{OH}	I _{OH} = -200 μA	2.4	_	-	V
	PORT B		I _{OH} = -1 mA	1.5	-	-	V
	Port C	1	I _{OH} = -100 μA	2.4	_	-	V
	Port A and C		I _{OL} = 1.6 mA		_	0.4	V
Output "Low" Voltage	D+ D	VOL	I _{OL} = 3.2 mA	_		0.4	V
	Port B		I _{OL} = 10 mA	_	_	1.0	V
Input "High" Voltage	D . A D O	VIH		2.0	-	Vcc	V
Input "Low" Voltage	Port A, B, C	V _{IL}		-0.3	-	0.8	V
	Down A		V _{in} = 0.8V	500	_	_	μΑ
Input Leak Current	Port A	IIL	V _{in} = 2V	-300	_	-	μΑ
	Port B, C		$V_{in} = 0.4V \sim V_{CC}$	- 20	_	20	μΑ





(NOTE) 1. Load capacitance includes the floating capacitance of the probe and the jig etc.

2. All diodes are 1S2074 (H) or equivalent.

Figure 1 Bus Timing Test Loads

SIGNAL DESCRIPTION

The input and output signals for the MCU, shown in PIN ARRANGEMENT, are described in the following paragraphs.

VCC and VSS

Power is supplied to the MCU using these two pins. V_{CC} is +5.25 V \pm 0.5 V. V_{SS} is the ground connection.

• INT

This pin provides the capability for asynchronously applying an external interrupt to the MCU. Refer to INTERRUPTS for additional information.

XTAL and EXTAL

These pins provide connections for the on-chip clock circuit. A crystal (AT cut, 4 MHz maximum), a resistor or an external signal can be connected to these pins to provide a system clock with various stability/cost tradeoffs. Refer to INTERNAL OSCILLATOR OPTIONS for recommendations about these inputs.

TIMER

This pin allows an external input to be used to decrement the internal timer circuitry. Refer to TIMER for additional information about the timer circuitry.

• RES

This pin allows resetting of the MCU at times other than the automatic resetting capability already in the MCU. Refer to RESETS for additional information.

NUM

This pin is not for user application and should be connected to VSS.

Input/Output Lines (A₀ ~ A₇, B₀ ~ B₇, C₀ ~ C₃)

These 20 lines are arranged into two 8-bit ports (A and B) and one 4-bit port (C). All lines are programmable as either inputs or outputs under software control of the data direction registers. Refer to INPUT/OUTPUT for additional information.

MEMORY

The MCU memory is configured as shown in Figure 2. During the processing of an interrupt, the contents of the CPU registers are pushed onto the stack in the order shown in Figure 3. Since the stack pointer decrements during pushes, the low order byte (PCL) of the program counter is stacked first; then the high

order three bits (PCH) are stacked. This ensures that the program counter is loaded correctly as the stack pointer increments when it pulls data from the stack. A subroutine call will cause only the program counter (PCH, PCL) contents to be pushed onto the stack.

Caution: - Self Test ROM Address Area

Self test ROM locations can not be used for a user program. If the user's program is in this location, it will be removed when manufacturing mask for production.





Figure 2 MCU Memory Configuration



Tot subtouting carry contains a second

Figure 3 Interrupt Stacking Order




Figure 4 Programming Model



■ REGISTERS

The CPU has five registers available to the programmer. They are shown in Figure 4 and are explained in the following paragraphs.

Accumulator (A)

The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.

Index Register (X)

The index register is an 8-bit register used for the indexed addressing mode. It contains an 8-bit address that may be added to an offset value to create an effective address. The index register can also be used for limited calculations and data manipulations when using read/modify/write instructions. When not required by a code sequence being executed, the index register can be used as a temporary storage area.

Program Counter (PC)

The program counter is an 11-bit register that contains the address of the next instruction to be executed.

Stack Pointer (SP)

The stack pointer is an 11-bit register that contains the address of the next free location on the stack. Initially, the stack pointer is set to location \$07F and is decremented as data is being pushed onto the stack and incremented as data is being pulled from the stack. The six most significant bits of the stack pointer are permanently set to 000011. During a MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set to location \$07F. Subroutines and interrupts may be nested down to location \$061 which allows the programmer to use up to 15 levels of subroutine calls.

• Condition Code Register (CC)

The condition code register is a 5-bit register in which each bit is used to indicate or flag the results of the instruction just executed. These bits can be individually tested by a program and specific action taken as a result of their state. Each individual condition code register bit is explained in the following paragraphs.

Half Carry (H)

Used during arithmetic operations (ADD and ADC) to indicate that a carry occurred between bits 3 and 4.

Interrupt (I)

This bit is set to mask the timer and external interrupt (INT). If an interrupt occurs while this bit is set it is latched and will be processed as soon as the interrupt bit is reset.

Negative (N)

Used to indicate that the result of the last arithmetic, logical or data manipulation was negative (bit 7 in result equal to a logical one).

Zero (Z)

Used to indicate that the result of the last arithmetic, logical or data manipulation was zero.

Carry/Borrow (C)

Used to indicate that a carry or borrow out of the arithmetic logic unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions, shifts, and rotates.

TIMER

The MCU timer circuitry is shown in Figure 5. The 8-bit counter, the Timer Data Register (TDR), is loaded under program control and counts down toward zero as soon as the clock input is applied. When the timer reaches zero, the timer interrupt request bit (bit 7) in the Timer Control Register (TCR), is set. The CPU responds to this interrupt by saving the present CPU state on the stack, fetching the timer interrupt vector from locations \$7F8 and \$7F9 and executing the interrupt routine. The timer interrupt can be maked by setting the timer interrupt mask bit (bit 6) in the TCR. The interrupt bit (I bit) in the Condition Code Register also prevents a timer interrupt from being processed.

The clock input to the timer can be from an external source applied to the TIMER input pin or it can be the internal ϕ_2 signal. When the ϕ_2 signal is used as the source, it can be gated by an input applied to the TIMER input pin allowing the user




Figure 5 Timer Block Diagram



to easily perform pulse-width measurements. The TIMER input pin must be tied to V_{CC} , for ungated ϕ_2 clock input to the timer prescaler. The source of the clock input is one of the options that has to be specified before manufacture of the MCU. A prescaler option can be applied to the clock input that extends the timing interval up to a maximum of 128 counts before decrementing the counter (TDR). The timer continues to count past zero, falling through to \$FF from zero, and then continuing the count. Thus, the counter can be read at any time by reading the TDR. This allows a program to determine the length of time since a timer interrupt has occurred and not disturb the counting process.

At power-up or reset, the prescaler and counter are initialized with all logical ones; the timer interrupt request bit (bit 7) is cleared, and the timer interrupt mask bit (bit 6) is set.

(NOTE) If the MCU Timer is not used, the TIMER input pin must be grounded.

■ SELF CHECK


The self-check capability of the MCU provides an internal check to determine if the part is functional. Connect the MCU as shown in Figure 6 and monitor the output of port C bit 3 for an oscillation of approximately 3Hz.

■ RESETS

The MCU can be reset three ways: by initial power-up, by the external reset input (RES) and by an optional internal low voltage detect circuit, see Figure 7. All the I/O port are initialized to Input mode (DDR's are cleared) during RESET.

During power-up, a minimum of 100 milliseconds is needed before allowing the RES input to go "High".

This time allows the internal crystal oscillator to stabilize. Connecting a capacitor to the RES input, as shown in Figure 8, typically provides sufficient delay.



* Refer to Figure 9 about crystal option




Figure 6 Self Check Connections

Figure 7 Power Up and RES Timing



Part of HD6805S6 MCU

Figure 8 Power Up Reset Delay Circuit

■ INTERNAL OSCILLATOR OPTIONS

The internal oscillator circuit is designed to require a minimum of external components. A crystal, a resistor, a jumper wire, or an external signal may be used to generate a system clock with various stability/cost tradeoff. A manufacturing mask option is required to select either the crystal oscillator or the RC oscillator circuit. The different connection methods are shown in Figure 9. Crystal specifications are given in Figure 10. A resistor selection graph is given in Figure 11.




Figure 9 Internal Oscillator Options




Figure 11 Typical Resistor Selection Graph





Figure 12 Interrupt Processing Flowchart




INTERRUPTS

The CPU can be interrupted three different ways: through the external interrupt (INT) input pin, the internal timer interrupt request, and a software interrupt instruction (SWI). When any interrupt occurs, processing is suspended, the present CPU state is pushed onto the stack, the interrupt bit (I) in the Condition Code Register is set, the address of the interrupt routine is obtained from the appropriate interrupt vector address, and the interrupt routine is executed. The interrupt service routines normally end with a return from interrupt (RTI) instruction which allows the CPU to resume processing of the program prior to the interrupt. Table 1 provides a listing of the interrupts, their priority, and the vector address that contain-the starting address of the appropriate interrupt routine.

A flowchart of the interrupt processing sequence is given in Figure 12.

Table 1 Interrupt Priorities

Interrupt	Priority	Vector Address
RES	1	\$7FE and \$7FF
SWI	2	\$7FC and \$7FD
INT	3	\$7FA and \$7FB
TIMER	4	\$7F8 and \$7F9



Port A Programmed as output(s), driving CMOS and TTL Load directly.


INPUT/OUTPUT

There are 20 input/output pins. All pins are programmable as either inputs or outputs under software control of the corresponding data direction register (DDR). When programmed as outputs, the latched output data is readable as input data, regardless of the logic levels at the output pin due to output loading (see Figure 13). When port B is programmed for outputs, it is capable of sinking 10 mA on each pin ($V_{OL} = 1V_{OL}$ max). All input/output lines are TTL compatible as both inputs and outputs, Port A are CMOS compatible as outputs, and Port B and C are CMOS compatible as inputs. Figure 14 provides some examples of port connections.

BIT MANIPULATION


The MCU has the ability to set or clear any single random access memory or input/output bit (except the data direction registers) with a single instruction (BSET, BCLR). Any bit in the page zero read only memory can be tested, using the BRSET and BRCLR instructions, and the program branches as a result of its state. This capability to work with any bit in RAM, ROM or I/O allows the user to have individual flags in RAM or to handle single I/O bits as control lines. The example in Figure 15 illustrates the usefulness of the bit manipulation and test instructions. Assume that bit 0 of port A is connected to a zero crossing detector circuit and that bit 1 of port A is connected to the trigger of a TRIAC which powers the controlled hardware.

This program, which uses only seven ROM locations, provides turn-on of the TRIAC within 14 microseconds of the zero crossing. The timer could also be incorporated to provide turn-on at some later time which would permit pulse-width modulation of the controlled power.




Port B Programmed as output(s), driving Darlington base directly.

(b)



Port B Programmed as output(s), driving LED(s) directly.



Port C Programmed as output(s), driving CMOS loads, using external pull-up resistors. (d)

Figure 14 Typical Port Connections






Figure 15 Bit Manipulation Example

ADDRESSING MODES

The CPU has ten addressing modes available for use by the programmer. They are explained and illustrated briefly in the following paragraphs.

Immediate

Refer to Figure 16. The immediate addressing mode accesses constants which do not change during program execution. Such instructions are two bytes long. The effective address (EA) is the PC and the operand is fetched from the byte following the opcode.

Direct

Refer to Figure 17. In direct addressing, the address of the operand is contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes in memory. All RAM space, I/O registers and 128 bytes of ROM are located in page zero to take advantage of this efficient memory addressing mode.

Extended

Refer to Figure 18. Extended addressing is used to reference any location in memory space. The EA is the contents of the two bytes following the opcode. Extended addressing instructions are three bytes long.

Relative

Refer to Figure 19. The relative addressing mode applies only to the branch instructions. In this mode the contents of the byte following the opcode is added to the program counter when the branch is taken. EA=(PC)+2+Rel. Rel is the contents of the location following the instruction opcode with bit 7 being the sign bit. If the branch is not taken Rel=0, when a branch takes place, the program goes to somewhere within the range of +129 bytes to -127 of the present instruction. These instructions are two bytes long.

Indexed (No Offset)

Refer to Figure 20. This mode of addressing accesses the lowest 256 bytes of memory. These instructions are one byte long and their EA is the contents of the index register.

• Indexed (8-bit Offset)

Refer to Figure 21. The EA is calculated by adding the contents of the byte following the opcode to the contents of the index register. In this mode, 511 low memory locations are accessable. These instructions occupy two bytes.

Indexed (16-bit Offset)

Refer to Figure 22. This addressing mode calculates the EA by adding the contents of the two bytes following the opcode to the index register. Thus, the entire memory space may be accessed. Instructions which use this addressing mode are three bytes long.

Bit Set/Clear

Refer to Figure 23. This mode of addressing applies to instructions which can set or clear any bit on page zero. The lower three bits in the opcode specify the bit to be set or cleared while the byte following the opcode specifies the address in page zero.

• Bit Test and Branch

Refer to Figure 24. This mode of addressing applies to instructions which can test any bit in the first 256 locations (\$00-\$FF) and branch to any location relative to the PC. The byte to be tested is addressed by the byte following the opcode. The individual bit within that byte to be tested is addressed by the lower three bits of the opcode. The third byte is the relative address to be added to the program counter if the branch condition is met. These instructions are three bytes long. The value of the bit tested is written to the carry bit in the condition code register.

Implied

Refer to Figure 25. The implied mode of addressing has no EA. All the information necessary to execute an instruction is contained in the opcode. Direct operations on the accumulator and the index register are included in this mode of addressing. In addition, control instructions such as SWI, RTI belong to this group. All implied addressing instructions are one byte long.

INSTRUCTION SET

The MCU has a set of 59 basic instructions. They can be divided into five different types: register/memory, read/modify/write, branch, bit manipulation, and control. The following paragraphs briefly explain each type. All the instructions within a given type are presented in individual tables.

Register/Memory Instructions

Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to Table 2.

Read/Modify/Write Instructions

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read/modify/write instructions since it does not perform the write. Refer to Table 3

Branch Instructions

The branch instructions cause a branch from the program when a certain condition is met. Refer to Table 4.

• Bit Manipulation Instructions

These instructions are used on any bit in the first 256 bytes of the memory. One group either sets or clears. The other group performs the bit test and branch operations. Refer to Table 5.

Control Instructions

The control instructions control the MCU operations during program execution. Refer to Table 6.

Alphabetical Listing

The complete instruction set is given in alphabetical order in Table 7.

Opcode Map

Table 8 is an opcode map for the instructions used on the MCU.




Figure 16 Immediate Addressing Example




Figure 17 Direct Addressing Example




Figure 18 Extended Addressing Example




Figure 19 Relative Addressing Example




Figure 20 Indexed (No Offset) Addressing Example




Figure 21 Indexed (8-Bit Offset) Addressing Example




Figure 22 Indexed (16-Bit Offset) Addressing Example




Figure 23. Bit Set/Clear Addressing Example




Figure 24 Bit Test and Branch Addressing Example




Figure 25 Implied Addressing Example



Table 2 Register/Memory Instructions

										Address	ing Mo	des							
Function	Mnemonic	11	mmedia	te	Direct			Extende	đ	1	Indexed No Offs	_	Indexed (8-Bit Offset)			Indexed (16-Bit Offset)			
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Load A from Memory	LDA	A6	2	2	В6	2	4	C6	3	5	F6	1	4	E6	2	5	D6	3	6
Load X from Memory	LDX	AE	2	2	BE	2	4	CE	3	5	FE	1	4	EE	2	5	DE	3	6
Store A in Memory	STA	_	_	-	B7	2	5	C7	3	6	F7	1	5	E7	2	6	D7	3	7
Store X in Memory	STX	-	-	-	BF	2	5	CF	3	6	FF	1	5	EF	2	6	DF	3	7
Add Memory to A	ADD	АВ	2	2	BB	2	4	СВ	3	5	FB	1	4	EB	2	5	DB	3	6
Add Memory and Carry to A	ADC	А9	2	2	В9	2	4	С9	3	5	F9	1	4	E9	2	5	D9	3	6
Subtract Memory	SUB	A0	2	2	В0	2	4	CO	3	5	F0	1	4	EO	2	5	D0	3	6
Subtract Memory from A with Borrow	SBC	A2	2	2	B2	2	4	C2	3	5	F2	1	4	E2	2	5	D2	3	6
AND Memory to A	AND	A4	2	2	B4	2	4	C4	3	5	F4	1	4	E4	2	5	D4	3	6
OR Memory with A	ORA	AA	2	2	BA	2	4	CA	3	5	FA	1	4	EA	2	5	DA	3	6
Exclusive OR Memory with A	EOR	A8	2	2	В8	2	4	C8	3	5	F8	1	4	E8	2	5	D8	3	6
Arithmetic Compare A with Memory	СМР	A1	2	2	В1	2	4	C1	3	5	F1	1	4	E1	2	5	D1	3	6
Arithmetic Compare X with Memory	СРХ	А3	2	2	В3	2	4	СЗ	3	5	F3	1	4	E3	2	5	D3	3	6
Bit Test Memory with A (Logical Compare)	віт	A5	2	2	В5	2	4	C5	3	5	F5	1	4	E5	2	5	D5	3	6
Jump Unconditional	JMP	_	_	_	вс	2	3	СС	3	4	FC	1	3	EC	2	4	DC	3	5
Jump to Subroutine	JSR	_	_	_	BD	2	7	CD	3	8	FD	1	7	ED	2	8	DD	3	9

Table 3 Read/Modify/Write Instructions

								Add	ressing (Modes						
Function	Mnemonic	Implied (A)			Im	mplied (X) Direct				Indexed (No Offset)			Indexed (8-Bit Offset)			
		Op Code			# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles					
Increment	INC	4C	1	4	5C	1	4	3C	2	6	7C	1	6	6C	2	7
Decrement	DEC	4A	1	4	5A	1	4	3A	2	6	7A	1	6	6A	2	7
Clear	CLR	4F	1	4	5F	1	4	3F	2	6	7F	1	6	6F	2	7
Complement	СОМ	43	1	4	53	1	4	33	2	6	73	1	6	63	2	7
Negate (2's Complement)	NEG	40	1	4	50	1	4	30	2	6	70	1	6	60	2	7
Rotate Left Thru Carry	ROL	49	1	4	59	1	4	39	2	6	79	1	6	69	2	7
Rotate Right Thru Carry	ROR	46	1	4	56	1	4	36	2	6	76	1	6	66	2	7
Logical Shift Left	LSL	48	1	4	58	1	4	38	2	6	78	1	6	68	2	7
Logical Shift Right	LSR	44	1	4	54	1	4	34	2	6	74	1	6	64	2	7
Arithmetic Shift Right	ASR	47	1	4	57	1	4	37	2	6	77	1	6	67	2	7
Arithmetic Shift Left	ASL	48	1	4	58	1	4	38	2	6	78	1	6	68	2	7
Test for Negative or Zero	тѕт	4D	1	4	5D	1	4	3D	2	6	7D	1	6	6D	2	7

Table 4 Branch Instructions

		Rela	tive Addressing I	Mode
Function	Mnemonic	Op Code	# Bytes	# Cycles
Branch Always	BRA	20	2	4
Branch Never	BRN	21	2	4
Branch IF Higher	ВНІ	22	2	4
Branch IF Lower or Same	BLS	23	2	4
Branch IF Carry Clear	BCC	24	2	4
(Branch IF Higher or Same)	(BHS)	24	2	4
Branch IF Carry Set	BCS	25	2	4
(Branch IF Lower)	(BLO)	25	2	4
Branch IF Not Equal	BNE	26	2	4
Branch IF Equal	BEQ	27	2	4
Branch IF Half Carry Clear	внсс	28	2	4
Branch IF Half Carry Set	BHCS	29	2	4
Branch 1F Plus	BPL	2A	2	4
Branch IF Minus	ВМІ	2B	2	4
Branch IF Interrupt Mask Bit is Clear	ВМС	2C	2	4
Branch IF Interrupt Mask Bit is Set	BMS	2D	2	4
Branch IF Interrupt Line is Low	BIL	2E	2	4
Branch IF Interrupt Line is High	він	2F	2	4
Branch to Subroutine	BSR	AD	2	8

Table 5 Bit Manipulation Instructions

		Addressing Modes									
Function	Mnemonic	E	Bit Set/Clear		Bit Test and Branch						
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles				
Branch IF Bit n is set	BRSET n (n=0 7)	_	_	-	2•n	3	10				
Branch IF Bit n is clear	BRCLR n (n=07)		_	_	01+2•n	3	10				
Set Bit n	BSET n (n=0 7)	10+2•n	2	7	_	_	_				
Clear bit n	BCLR n (n=0 7)	11+2•n	2	7	_	-	_				

Table 6 Control Instructions

-			Implied	
Function	Mnemonic	Op Code	# Bytes	# Cycles
Transfer A to X	TAX	97	1	2
Transfer X to A	TXA	9F	1	2
Set Carry Bit	SEC	99	1	2
Clear Carry Bit	CLC	98	1	2
Set Interrupt Mask Bit	SEI	9B	1	2
Clear Interrupt Mask Bit	CLI	9A	1	2
Software Interrupt	SWI	83	1	11
Return from Subroutine	RTS	81	1	6
Return from Interrupt	RTI	80	1	9
Reset Stack Pointer	RSP	9C	1	2
No-Operation	NOP	9D	1	2

Table 7 Instruction Set

		Addressing Modes									(Cond	ition	tion Code	
Mnemonic	Implied	Imme- diate	Direct	Ex- tended	Re- lative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/ Clear	Bit Test & Branch	н	1	N	z	С
ADC		×	×	×		×	×	х			Λ	•	٨	Λ	Λ
ADD		×	×	×		×	×	×			Λ	•	Λ	Λ	Λ
AND		×	×	×		×	×	×			•	•	Λ	Λ	•
ASL	×		×			x	x				•	•	Λ	Λ	Λ
ASR	×		×			×	×				•	•	Λ	Λ	Λ
BCC					×						•	•	•	•	•
BCLR									×		•	•	•	•	•
BCS					×						•	•	•	•	•
BEQ					×						•	•	•	•	•
внсс					×						•	•	•	•	•
BHCS					×						•	•	•	•	•
ВНІ					×						•	•	•	•	•
BHS					×						•	•	•	•	•
він					×						•	•	•	•	•
BIL					×						•	•	•	•	•
BIT		×	×	×		×	×	×			•	•	Λ	Λ	•
BLO					×		1				•	•	•	•	•
BLS					×						•	•	•	•	•
вмс					×						•	•	•	•	•
ВМІ					×						•	•	•	•	•
BMS					×						•	•	•	•	•
BNE					×						•	•	•	•	•
BPL					×						•	•	•	•	•
BRA					×						•	•	•	•	•
BRN					×						•	•	•	•	•
BRCLR										×	•	•	•	•	Λ
BRSET										×	•	•	•	•	Λ
BSET									×		•	•	•	•	•
BSR					×						•	•	•	•	•
CLC	×										•	•	•	•	0
CLI	×										•	0	•	•	•
CLR	×		×			×	×				•	•	0	1	•
CMP		×	×	×		×	×	×			•	•	Λ	Λ	Λ
СОМ	×		×			×	×				•	•	Λ	Λ	1
CPX		×	×	×		×	×	×			•	•	٨	Λ	Λ
DEC	×		×			×	×				•	•	Λ	Λ	•
EOR		×	×	×		×	×	×			•	•	٨	٨	•
INC	×		×			×	×				•	•	٨	٨	•
JMP			×	×		×	×	×			•	•	•	•	•
JSR			×	×		×	×	×			•	•	•	•	•
LDA		×	×	×		×	×	×			•	•	^	٨	•
LDX		×	×	×		×	x	×			•	•	٨	٨	•

Condition Code Symbols:

H Half Carry (From Bit 3)
I Interrupt Mask
N Negative (Sign Bit)
Z Zero

(to be continued)

Carry Borrow Test and Set if True, Cleared Otherwise Not Affected



Table 7 Instruction Set

			А	ddressing	Modes						C	ond	ition	Cod	e
Mnemonic	Implied	Imme- diate	Direct	Ex- tended	Re- lative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/ Clear	Bit Test & Branch	H	ı	N	z	С
LSL	×		×			×	×				•	•	Λ	Λ	Λ
LSR	×		×			×	×				•	•	0	Λ	Λ
NEG	x		×			×	×				•	•	Λ	Λ	Λ
NOP	×										•	•	•	•	•
ORA		×	×	×		×	×	×			•	•	Λ	Λ	•
ROL	х		х			×	×				•	•	Λ	Λ	Λ
ROR	×		×			×	×				•	•	Λ	Λ	Λ
RSP	×										•	•	•	•	•
RTI	×										?	?	?	?	?
RTS	×										•	•	•	•	•
SBC		×	×	×		×	×	×			•	•	Λ	Λ	Λ
SEC	×			***************************************							•	•	•	•	1
SEI	×										•	1	•	•	•
STA			×	×		×	×	×			•	•	Λ	Λ	•
STX			×	×		x	×	×			•	•	Λ	Λ	•
SUB		×	×	×		×	×	×			•	•	Λ	Λ	\wedge
SWI	×										•	1	•	•	•
TAX	×										•	•	•	•	•
TST	×		×			×	×				•	•	Λ	Λ	•
TXA	x										•	•	•	•	•

Condition Code Symbols:
H Half Carry (From Bit 3)
I Interrupt Mask
N Negative (Sign Bit)
Z Zero

Carry/Borrow Test and Set if True, Cleared Otherwise Not Affected Load CC Register From Stack

Table 8 Opcode Map

	Bit Manip	ulation	Branch		Read/	Modify/V	Vrite		Con	trol			Regi	ster/Mer	nory			
	Test & Branch	Set/ Clear	Rel	DIR	Α	х	,X1	,X0	IMP	IMP	IMM	DIR	EXT	,X2	,X1	,XO		
	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	-	HIGH
0	BRSET0	BSET0	BRA			NEG			RTI*	_				SUB			0	•
1	BRCLRO	BCLR0	BRN			_			RTS*	_				CMP			1	
2	BRSET1	BSET1	вні			_			_	_				SBC			2	
3	BRCLR1	BCLR1	BLS			сом			SWI*	_				CPX			3	L
4	BRSET2	BSET2	всс			LSR			_	_				AND			4	0
5	BRCLR2	BCLR2	BCS			_			_	_				BIT			5	w
6	BRSET3	BSET3	BNE			ROR			_	_				LDA			6	
7	BRCLR3	BCLR3	BEQ			ASR			_	TAX	I –			STA(+	1)		7	
8	BRSET4	BSET4	внсс			LSL/A	SL		_	CLC				EOR			8	
9	BRCLR4	BCLR4	BHCS			ROL			-	SEC				ADC			9	
Α	BRSET5	BSET5	BPL			DEC			-	CLI				ORA			Α	
В	BRCLR5	BCLR5	вмі			_			_	SEI				ADD			В	_
С	BRSET6	BSET6	вмс			INC			_	RSP				JMP(-	1)		С	
D	BRCLR6	BCLR6	BMS			TST			_	NOP	BSR*			JSR(-	3)		D	_
E	BRSET7	BSET7	BIL			_				_				LDX			Ε	
F	BRCLR7	BCLR7	він			CLR			_	TXA	-			STX(+	1)		F	
	3/10	2/7	2/4	2/6	1/4	1/4	2/7	1/6	1/*	1/2	2/2	2/4	3/5	3/6	2/5	1/4		

(NOTE) 1. Undefined opcodes are marked with "-".

2. The number at the bottom of each column denote the number of bytes and the number of cycles required (Bytes/Cycles).

Mnemonics followed by a "*" require a different number of cycles as follows:

RTI 9

RTS 6

SWI 11

BSR 8

3. () indicate that the number in parenthesis must be added to the cycle count for that instruction.

SWI 11
BSR 8
) indicate that the number in parenthesis must be added to the cycle count for that instruction.

HD6805U1-

MCU (Microcomputer Unit)

The HD6805U1 is the 8-bit Microcomputer Unit (MCU) which contains a CPU, on-chip clock, ROM, RAM, I/O and timer. It is designed for the user who needs an economical microcomputer with the proven capabilities of the HD6800-based instruction set.

The following are some of the hardware and software highlights of the MCU.


■ HARDWARE FEATURES


- 8-Bit Architecture
- 96 Bytes of RAM
- Memory Mapped I/O
- 2056 Bytes of User ROM
- Internal 8-Bit Timer with 7-Bit Prescaler
- Vectored Interrupts External and Timer
- 24 I/O Ports + 8 Input Port (8 Lines LED Compatible, 7 Bits Comparator Inputs).
- On-Chip Clock Circuit
- Self-Check ModeMaster Reset
- Waster Neset
- Low Voltage Inhibit
- Complete Development System Support by Evaluation Kit
- 5 Vdc Single Supply

■ SOFTWARE FEATURES


- Similar to HD6800
- Byte Efficient Instruction Set
- Easy to Program
- True Bit Manipulation
- Bit Test and Branch Instructions
- Versatile Interrupt Handing
- Powerful Indexed Addressing for Tables
- Full Set of Conditional Branches
- Memory Usable as Registers/Flags
- Single Instruction Memory Examine/Change
- 10 Powerful Addressing Modes
- All Addressing Modes Apply to ROM, RAM and I/O Compatible Instruction Set with MC6805P2

BLOCK DIAGRAM





■ PIN ARRANGEMENT



(Top View)

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ~ +7.0	V
Input Voltage (EXCEPT TIMER)	*	-0.3 ~ +7.0	V
Input Voltage (TIMER)	V _{in} "	-0.3 ~ +12.0	V
Operating Temperature	Topr	0 ~+70	°C
Storage Temperature	T _{stg}	- 55 ~ +150	°C

^{*} With respect to V_{SS} (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ ELECTRICAL CHARACTERISTICS

DC CHARACTERISTICS (V_{CC}=5.25V ± 0.5V, V_{SS}=GND, Ta=0~+70°C, unless otherwise noted.)

ltem		Symbol	Test Condition	min	typ	max	Unit
Input "High" Voltage	RES			4.0	-	Vcc	٧
	INT			3.0	_	Vcc	٧
	All Other	VIH		2.0	-	Vcc	٧
Input "High" Voltage Timer	Timer Mode			2.0	_	Vcc	٧
	Self-Check Mode			9.0	-	11.0	٧
Input "Low" Voltage	RES	V _{IL}		-0.3	_	0.8	٧
	INT			-0.3	-	0.8	٧
	EXTAL(Crystal Mode)			-0.3	-	0.6	٧
	All Other			-0.3	-	0.8	٧
Power Dissipation		P _D		-	_	700	mW
Low Voltage Re∞ver		LVR	,		_	4.75	٧
Low Voltage Inhibit		LVI		-	4.0	-	٧
Input Leak Current	TIMER	l _i L	V _{in} =0.4V~V _{CC}	-20	-	20	μΑ
	INT			-50	-	50	μΑ
	EXTAL(Crystal Mode)			-1200	-	0	μА


\bullet AC CHARACTERISTICS (V_{CC}=5.25V \pm 0.5V, V_{SS}=GND, Ta=0 \sim +70 $^{\circ}$ C, unless otherwise noted.)

ltem		Symbol	Test Condition	min	typ	max	Unit
Clock Frequency		f _{cl}		0.4	T -	4.0	MHz
Cycle Time		t _{cyc}		1.0	1-	10	μs
Oscillation Frequency (External Resistor Mode)		f _{EXT}	R _{CP} =15.0kΩ±1%	-	3.4	-	MHz
INT Pulse Width		t _{IWL}		t _{cyc} + 250	-	-	ns
RES Pulse Width		t _{RWL}		t _{cyc} + 250	-	-	ns
TIMER Pulse Width		t _{TWL}		t _{cyc} + 250	-	-	ns
Oscillation Start-up Time (Crystal Mode)		tosc	$C_L=22pF\pm20\%$, $R_S=60\Omega$ max.	-	-	100	ms
Delay Time Reset		t _{RHL}	External Cap. = 2.2 μF	100	1-	-	ms
Input Capacitance	XTAL	— C _{in}	V _{in} =0V		T -	35	ρF
	All Other			_	T -	10	pF

ltem		Symbol	Test Condition	min	typ	max	Unit	
Output "High" Voltage	Port A	V _{OH}	I _{OH} = -10 μÅ	3.5	_	-	٧	
	POILA		$I_{OH} = -100 \mu A$	2.4	_	_	٧	
	Port B		I _{OH} = -200 μA	2.4	_	_	V	
			I _{OH} = -1 mA	1.5	_	-	V	
	Port C		i _{OH} = -100 μA	2.4	_	_	V	
-Output "Low" Voltage	Port A and C		I _{OL} = 1.6 mA	_		0.4	V	
	Port B	VOL	I _{OL} = 3.2 mA			0.4	V	
			I _{OL} = 10 mA	_	_	1.0	V	
Input "High" Voltage	Port A, B, C,	ViH		2.0	_	Vcc	V	
Input "Low" Voltage	and D*	VIL		-0.3	_	0.8	٧	
Input Leak Current	Port A	1 ₁ L	V _{in} = 0.8V	-500	_	_	μΑ	
			V _{in} = 2V	-300	_	_	μΑ	
	Port B, C, and D		V _{in} = 0.4V ~ V _{CC}	- 20	_	20	μΑ	
Input "High" Voltage	Port D** $(D_0 \sim D_6)$	V _{IH}		_	V _{TH} +0.2		٧	
Input "Low" Voltage	Port D** $(D_0 \sim D_6)$	V _{IL}		_	V _{TH} -0.2	_	٧	
Threshold Voltage	Port D**(D ₇)	V _{TH}		0		0.8×V _{CC}	٧	

^{*} Port D as digital input

^{**} Port D as analog input



(NOTE) 1. Load capacitance includes the floating capacitance of the probe and the jig etc.

2. All diodes are 1S2074 B or equivalent.

Figure 1 Bus Timing Test Loads

SIGNAL DESCRIPTION

The input and output signals for the MCU, shown in PIN ARRANGEMENT, are described in the following paragraphs.

V_{CC} and V_{SS}

Power is supplied to the MCU using these two pins. V_{CC} is +5.25V $\pm 0.5V,\,V_{SS}$ is the ground connection.

• INT

This pin provides the capability for asynchronously applying an external interrupt to the MCU. Refer to INTERRUPTS for additional information.

XTAL and EXTAL

These pins provide connections for the on-chip clock circuit. A crystal (AT cut, 4 MHz maximum), a resistor or an external signal can be connected to these pins to provide a system clock with various stability/cost tradeoffs. Refer to INTERNAL OS-

CILLATOR OPTIONS for recommendations about these inputs.

• TIMER

This pin allows an external input to be used to decrement the internal timer circuitry. Refer to TIMER for additional information about the timer circuitry.

• RES

This pin allows resetting of the MCU at times other than the automatic resetting capability already in the MCU. Refer to RESETS for additional information.

NUN

This pin is not for user application and should be connected to $\ensuremath{V_{SS}}\xspace$.

Input/Output Lines ($A_0 \sim A_7$, $B_0 \sim B_7$, $C_0 \sim C_7$) These 24 lines are arranged into three 8-bit ports (A, B and C). All lines are programmable as either inputs or outputs under software control of the Data Direction Register (DDR). Refer to INPUT/OUTPUT for additional information.

Input Lines ($D_0 \sim D_7$)

These are 8-bit input lines, which has two functions. Firstly, these are TTL compatible inputs, in location \$003. The other function is 7 bits comparator, in location \$007. Refer to INPUT for more detail.

MEMORY

The MCU memory is configured as shown in Figure 2. During the processing of an interrupt, the contents of the CPU registers are pushed onto the stack in the order shown in Figure 3. Since the stack pointer decrements during pushes, the low order byte (PCL) of the program counter is stacked first; then the high order four bits (PCH) are stacked. This ensures that the program counter is loaded correctly as the stack pointer increments when it pulls data from the stack. A subroutine call will cause only the program counter (PCH, PCL) contents to be pushed onto the stack.

Caution: - Self Test ROM Address Area

Self test ROM locations can not be used for a user program. If the user's program is in this location, it will be removed when manufacturing mask for production.





Figure 2 MCU Memory Configuration



* For subroutine calls, only PCH and PCL are stacked.

Figure 3 Interrupt Stacking Order




Figure 4 Programming Model

REGISTERS

The CPU has five registers available to the programmer. They are shown in Figure 4 and are explained in the following paragraphs.

Accumulator (A)

The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.

Index Register (X)

The index register is an 8-bit register used for the indexed addressing mode. It contains an 8-bit address that may be added to an offset value to create an effective address. The index register can also be used for limited calculations and data manipulations when using read/modify/write instructions. When not required by a code sequence being executed, the index register can be used as a temporary storage area.

Program Counter (PC)

The program counter is a 12-bit register that contains the address of the next instruction to be executed.

Stack Pointer (SP)

The stack pointer is a 12-bit register that contains the address of the next free location on the stack. Initially, the stack pointer is set to location \$07F and is decremented as data is being pushed onto the stack and incremented as data is being pulled from the stack. The six most significant bits of the stack pointer are permanently set to 0000011. During an MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set to location \$07F. Subroutines and interrupts may be nested down to location \$061 which allows the programmer to use up to 15 levels of subroutine calls.

Condition Code Register (CC)

The condition code register is a 5-bit register in which each bit is used to indicate or flag the results of the instruction just executed. These bits can be individually tested by a program and specific action taken as a result of their state. Each individual condition code register bit is explained in the following paragraphs.

Half Carry (H)

Used during arithmetic operations (ADD and ADC) to

indicate that a carry occurred between bits 3 and 4.

Interrupt (I)

This bit is set to mask the timer and external interrupt (INT). If an interrupt occurs while this bit is set it is latched and will be processed as soon as the interrupt bit is reset.

Negative (N)

Used to indicate that the result of the last arithmetic, logical or data manipulation was negative (bit 7 in result equal to a logical one).

Zero (Z)

Used to indicate that the result of the last arithmetic, logical or data manipulation was zero.

Carry/Borrow (C)

Used to indicate that a carry or borrow out of the arithmetic logic unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions, shifts, and rotates.

TIMER

The MCU timer circuitry is shown in Figure 5. The 8-bit counter, the Timer Data Register (TDR), is loaded under program control and counts down toward zero as soon as the clock input is applied. When the timer reaches zero, the timer interrupt request bit (bit 7) in the Timer Control Register (TCR) is set. The CPU responds to this interrupt by saving the present CPU state on the stack, fetching the timer interrupt vector from locations \$FF8 and \$FF9 and executing the interrupt routine. The timer interrupt can be masked by setting the timer interrupt mask bit (bit 6) in the TCR. The interrupt bit (I bit) in the Condition Code Register also prevents a time interrupt from being processed.

The clock input to the timer can be from an external source applied to the TIMER input pin or it can be the internal ϕ_2 signal. When the ϕ_2 signal is used as the source, it can be gated by an input applied to the TIMER input pin allowing the user to easily perform pulse-width measurements. The TIMER input pin must be tied to V_{CC} , for ungated ϕ_2 clock input to the timer prescaler. The source of the clock input is one of the options that has to be specified before manufacture of the




Figure 5 Timer Block Diagram



MCU. A prescaler option can be applied to the clock input that extends the timing interval up to a maximum of 128 counts before decrementing the counter (TDR). The timer continues to count past zero, falling through to \$FF from zero and then continuing the count. Thus, the counter (TDR) can be read at any time by reading the TDR. This allows a program to determine the length of time since a timer interrupt has occurred and not disturb the counting process.

The TDR is 8-bit Read/Write Register in location \$008. At power-up or reset, the TDR and the prescaler are initialized with all logical ones.

The Timer Interrupt Request bit (bit 7 of the TCR) is set by hardware when timer count reaches zero, and is cleared by program or by hardware reset. The bit 6 of the TCR is writable by program. Both of those bits can be read by CPU.

(NOTE) If the MCU Timer is not used, the TIMER input pin must be grounded.

SELF CHECK


The self-check capability of the MCU provides an internal check to determine if the part is functional. Connect the MCU as shown in Figure 6 and monitor the output of port C bit 3 for an oscillation of approximately 3Hz.

RESETS

The MCU can be reset three ways; by initial power-up, by the external reset input (RES) and by an optional internal low voltage inhibit circuit, see Figure 7. All the I/O port are initialized to input mode (DDRs are cleared) during reset.

During power-up, a minimum of 100 milliseconds is needed before allowing the RES input to go "High".

This time allows the internal crystal oscillator to stabilize. Connecting a capacitor to the RES input, as shown in Figure 8, typically provides sufficient delay.






Figure 8 Power Up Reset Delay Circuit

■ INTERNAL OSCILLATOR OPTIONS

The internal oscillator circuit is designed to require a minimum of external components. A crystal, a resistor, a jumper wire, or an external signal may be used to generate a system clock with various stability/cost tradeoff. A manufacturing mask option is required to select either the crystal oscillator or the RC oscillator circuit. The different connection methods are shown in Figure 9. Crystal specifications are given in Figure 10. A resistor selection graph is given in Figure 11.




Figure 9 Internal Oscillator Options




Figure 11 Typical Resistor Selection Graph





Figure 12 Interrupt Processing Flowchart



INTERRUPTS

The CPU can be interrupted three different ways: through the external interrupt (INT) input pin, the internal timer interrupt request, and a software interrupt instruction (SWI). When any interrupt occurs, processing is suspended, the present CPU state is pushed onto the stack, the interrupt bit (I) in the Condition Code Register is set, the address of the interrupt routine is obtained from the appropriate interrupt vector address, and the interrupt routine is executed. The interrupt service routines normally end with a return from interrupt (RTI) instruction which allows the CPU to resume processing of the program prior to the interrupt. Table 1 provides a listing of the interrupts, their priority, and the vector address that contain the starting address of the appropriate interrupt routine.


A flowchart of the interrupt processing sequence is given in Fig. 12.

Table 1 Interrupt Priorities


Interrupt	Priority	Vector Address
RES	1	\$FFE and \$FFF
SWI	2	\$FFC and \$FFD
INT	3	\$FFA and \$FFB
TIMER	4	\$FF8 and \$FF9

INPUT/OUTPUT

There are 24 input/output pins. All pins are programmable as either inputs or outputs under software control of the corresponding Data Direction Register (DDR). When programmed as outputs, the latched output data is readable as input data, regardless of the logic levels at the output pin due to output loading (see Fig. 13). When Port B is programmed for outputs, it is capable of sinking 10mA on each pin (V_{OL} = 1V max). All input/output lines are TTL compatible as both inputs and



Port A Programmed as output(s), driving CMOS and TTL Load directly.



Port B Programmed as output(s), driving LED(s) directly.
(c)


outputs. Port A is CMOS compatible as outputs, and Port B and C lines are CMOS compatible as inputs. Figure 14 provides some examples of port connections.

■ INPUT


Port D can be used as either 8 TTL compatible inputs or 1 threshold input and 7 analog inputs pins. Fig. 15 (a) shows the construction of port D. The Port D register at location \$003 stores TTL compatible inputs, and those in location \$007 store the result of comparison Do to D6 inputs with D7 threshold input. Port D has not only the conventional function as inputs but also voltage-comparison function. Applying the latter, can easily check that 7 analog input electric potential max, exceeds the limit with the construction shown in Fig. 15 (b), Also, using one output pin of MCU, after external capacity is discharged at the preset state, charge the CR circuit of long enough time constant, apply the charging curve to the D₇ pin. The construction described above is shown in Fig. 15 (c). The compared result of Do to Do is regularly monitored, which gives the analog input electric potential applied to Do to Do pins from inverted time. This method enables 7 inputs to be converted from analog to digital. Furthermore, combination of two functions gives 3 level voltages from Do to Do. Fig. 15 (d) provides the example when V_{TH} is set to 3.5V.

BIT MANIPULATION

The MCU has the ability to set or clear any single random access memory or input/output bit (except the data direction registers) with a single instruction (BSET, BCLR). Any bit in the page zero read only memory can be tested, using the BRSET and BRCLR instructions, and the program branches as a result of its state. This capability to work with any bit in RAM, ROM or I/O allows the user to have individual flags in RAM or to handle single I/O bits as control lines. The example in Figure 16 illustrates the usefulness of the bit manipulation and test



Port B Programmed as output(s), driving Darlington base directly.
(b)



Port C Programmed as output(s), driving CMOS loads, using external pull-up (d)


Figure 14 Typical Port Connections





instructions. Assume that bit 0 of port A is connected to a zero crossing detector circuit and that bit 1 of port A is connected to the trigger of a TRIAC which power the controlled hardware.

This program, which uses only seven ROM locations, pro-

vides turn-on of the TRIAC within 14 microseconds of the zero crossing. The timer could also be incorporated to provide turn-on at some later time which would permit pulse-width modulation of the controlled power.







Input Voltage	(\$003)	(\$007)
0V ~ 0.8V	0	0
2.0V ~ 3.3V	1	0
3.7V ~ V _{CC}	1	1

(d) Application to 3 levels input

Figure 15 Configuration and Application of Port D






Figure 16 Bit Manipulation Example

■ ADDRESSING MODES

The CPU has ten addressing modes available for use by the programmer. They are explained and illustrated briefly in the following paragraphs.

Immediate

Refer to Figure 17. The immediate addressing mode accesses constants which do not change during program execution. Such instructions are two bytes long. The effective address (EA) is the PC and the operand is fetched from the byte following the opcode.

Direct

Refer to Figure 18. In direct addressing, the address of the operand is contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes in memory. All RAM space, I/O registers and 128 bytes of ROM are located in page zero to take advantage of this efficient memory addressing mode.

Extended

Refer to Figure 19. Extended addressing is used to reference any location in memory space. The EA is the contents of the two bytes following the opcode. Extended addressing instructions are three bytes long.

Relative

Refer to Figure 20. The relative addressing mode applies only to the branch instructions. In this mode the contents of the byte following the opcode is added to the program counter when the branch is taken. EA=(PC)+2+Rel. Rel is the contents of the location following the instruction opcode with bit 7 being the sign bit. If the branch is not taken Rel=0, when a branch takes place, the program goes to somewhere within the range of +129 bytes to -127 of the present instruction. These instructions are two bytes long.

Indexed (No Offset)

Refer to Figure 21. This mode of addressing accesses the lowest 256 bytes of memory. These instructions are one byte long and their EA is the contents of the index register.

Indexed (8-bit Offset)

Refer to Figure 22. The EA is calculated by adding the contents of the byte following the opcode to the contents of the index register. In this mode, 511 low memory locations are accessable. These instructions occupy two bytes.

Indexed (16-bit Offset)

Refer to Figure 23. This addressing mode calculates the EA by adding the contents of the two bytes following the opcode to the index register. Thus, the entire memory space may be accessed. Instructions which use this addressing mode are three bytes long.

Bit Set/Clear

Refer to Figure 24. This mode of addressing applies to instructions which can set or clear any bit on page zero. The lower three bits in the opcode specify the bit to be set or cleared while the byte following the opcode specifies the address in page zero.

Bit Test and Branch

Refer to Figure 25. This mode of addressing applies to instructions which can test any bit in the first 256 locations (\$00-\$FF) and branch to any location relative to the PC. The byte to be tested is addressed by the byte following the opcode. The individual bit within that byte to be tested is addressed by the lower three bits of the opcode. The third byte is the relative address to be added to the program counter if the branch condition is met. These instructions are three bytes long. The value of the bit tested is written to the carry bit in the condition code register.

Implied

Refer to Figure 26. The implied mode of addressing has no EA. All the information necessary to execute an instruction is contained in the opcode. Direct operations on the accumulator and the index register are included in this mode of addressing. In addition, control instructions such as SWI, RTI belong to this group. All implied addressing instructions are one byte long.

INSTRUCTION SET

The MCU has a set of 59 basic instructions. They can be divided into five different types: register/memory, read/modify/write, branch, bit manipulation, and control. The following paragraphs briefly explain each type. All the instructions within a given type are presented in individual tables.

Register/Memory Instructions

Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to Table 2.

Read/Modity/Write Instructions

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read/modify/write instructions since it does not perform the write. Refer to Table 3.

Branch Instructions

The branch instructions cause a branch from the program when a certain condition is met. Refer to Table 4.

Bit Manipulation Instructions

These instructions are used on any bit in the first 256 bytes of the memory. One group either sets or clears. The other group performs the bit test and branch operations. Refer to Table 5.

Control Instructions

The control instructions control the MCU operations during program execution. Refer to Table 6.

Alphabetical Listing

The complete instruction set is given in alphabetical order in Table 7.

Opcode Map

Table 8 is an opcode map for the instructions used on the MCU.






Figure 17 Immediate Addressing Example




Figure 18 Direct Addressing Example




Figure 19 Extended Addressing Example




Figure 20 Relative Addressing Example






Figure 21 Indexed (No Offset) Addressing Example




Figure 22 Indexed (8-Bit Offset) Addressing Example




Figure 23 Indexed (16-Bit Offset) Addressing Example




Figure 24 Bit Set/Clear Addressing Example




Figure 25 Bit Test and Branch Addressing Example




Figure 26 Implied Addressing Example

Table 2 Register/Memory Instructions

										Addressi	ng Mod	des							
Function	Mnemonic	l,	nmedia	te		Direct		Extended			Indexed No Offs		I	Indexed Bit Off	-	1	Indexe	-	
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Load A from Memory	LDA	A6	2	2	86	2	4	C6	3	5	F6	1	4	E6	2	5	D6	3	6
Load X from Memory	LDX	AE	2	2	BE	2	4	CE	3	5	FE	1	4	EE	2	5	DE	3	6
Store A in Memory	STA	-	_	-	B7	2	5	C7	3	6	F7	1	5	E7	2	6	D7	3	7
Store X in Memory	STX	-	-	-	BF	2	5	CF	3	6	FF	1	5	EF	2	6	DF	3	7
Add Memory to A	ADD	AB	2	2	BB	2	4	СВ	3	5	FB	1	4	EB	2	5	DB	3	6
Add Memory and Carry to A	ADC	A9	2	2	В9	2	4	С9	3	5	F9	1	4	E9	2	5	D9	3	6
Subtract Memory	SUB	A0	. 2	2	во	2	4	CO	3	5	F0	1	4	EO	2	5	D0	3	6
Subtract Memory from A with Borrow	SBC	A2	2	2	B2	2	4	C2	3	5	F2	1	4	E2	2	5	D2	3	6
AND Memory to A	AND	A4	2	2	B4	2	4	C4	3	5	F4	1	4	E4	2	5	D4	3	6
OR Memory with A	ORA	AA	2	2	BA	2	4	CA	3	5	FA	1	4	EA	2	5	DA	3	6
Exclusive OR Memory with A	EOR	A8	2	2	88	2	4	С8	3	5	F8	1	4	E8	2	5	D8	3	6
Arithmetic Compare A with Memory	СМР	A1	2	2	B1	2	4	C1	3	5	F1	1	4	Ε1	2	5	D1	3	6
Arithmetic Compare X with Memory	СРХ	А3	2	2	В3	2	4	СЗ	3	5	F3	1	4	E3	2	5	D3	3	6
Bit Test Memory with A (Logical Compare)	BIT	A5	2	2	85	2	4	C5	3	5	F5	1	4	E5	2	5	D5	3	6
Jump Unconditional	JMP	_	_	-	ВС	2	- 3	cc	3	4	FC	1	3	EC	2	4	DC	3	5
Jump to Subroutine	JSR	_	_	-	BD	2	7	CD	3	8	FD	1	7	ED	2	8	DD	3	9

Table 3 Read/Modify/Write Instructions

								Add	ressing l	Modes						
Function	Mnemonic	Implied (A)			Im	Implied (X)		Direct			Indexed (No Offset)			Indexed (8-Bit Offset)		
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Increment	INC	4C	1	4	5C	1	4	3C	2	6	7C	1	6	6C	2	7
Decrement	DEC	4A	1	4	5A	1	4	3A	2	6	7A	1	6	6A	2	7
Clear	CLR	4F	1	. 4	5F	1	4	3F	2	6	7F	1	6	6F	2	7
Complement	сом	43	1	4	53	1	4	33	2	6	73	1	6	63	2	7
Negate (2's Complement)	NEG	40	1	4	50	1	4	30	2	6	70	1	6	60	2	7
Rotate Left Thru Carry	ROL	49	1	4	59	1	4	39	2	6	79	1	6	69	2	7
Rotate Right Thru Carry	ROR	46	1	4	56	1	4	36	2	6	76	1	6	66	2	7
Logical Shift Left	LSL	48	1	4	58	1	4	38	2	6	78	1	6	68	2	7
Logical Shift Right	LSR	44	1	4	54	1	4	34	2	6	74	1	6	64	2	7
Arithmetic Shift Right	ASR	47	1	4	57	1	4	37	2	6	77	1	6	67	2	7
Arithmetic Shift Left	ASL	48	1	4	58	1	4	38	2	6	78	1	6	68	2	7
Test for Negative or Zero	тѕт	4D	1	4	5D	1	4	3D	2	6	7D	1	6	6D	2	7

Table 4 Branch Instructions

		Rela	tive Addressing	ssing Mode		
Function	Mnemonic	Op Code	# Bytes	# Cycles		
Branch Always	BRA	20	2	4		
Branch Never	BRN	21	2	4		
Branch IF Higher	вні	22	2	4		
Branch IF Lower or Same	BLS	23	2	4		
Branch IF Carry Clear	BCC	24	2	4		
(Branch IF Higher or Same)	(BHS)	24	2	4		
Branch IF Carry Set	BCS	25	2	4		
(Branch IF Lower)	(BLO)	25	2	4		
Branch IF Not Equal	BNE	26	2	4		
Branch IF Equal	BEQ	27	2	4		
Branch IF Half Carry Clear	внсс	28	2	4		
Branch IF Half Carry Set	BHCS	29	2	4		
Branch IF Plus	BPL	2A	2	4		
Branch IF Minus	BMI	28	2	4		
Branch IF Interrupt Mask Bit is Clear	вмс	2C	2	4		
Branch IF Interrupt Mask Bit is Set	BMS	2D	2	4		
Branch IF Interrupt Line is Low	BIL	2E	2	4		
Branch IF Interrupt Line is High	ВІН	2F	2	4		
Branch to Subroutine	BSR	AD	2	8		

Table 5 Bit Manipulation Instructions

		Addressing Modes										
Function	Mnemonic	8	it Set/Clear		Bit Test and Branch							
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles					
Branch IF Bit n is set	BRSET n (n=0 7)	-	_	_	2•n	3	10					
Branch IF Bit n is clear	BRCLR n (n=07)	_	-	_	01+2•n	3	10					
Set Bit n	BSET n (n=0 7)	10+2•n	2	7	_	_	_					
Clear bit n	BCLR n (n=0 7)	11+2•n	2	7	_	_	_					

Table 6 Control Instructions

.			Implied	
Function	Mnemonic	Op Code	# Bytes	# Cycles
Transfer A to X	TAX	97	1	2
Transfer X to A	TXA	9F	1	2
Set Carry Bit	SEC	99	1	2
Clear Carry Bit	Cl.C	98	1	2
Set Interrupt Mask Bit	SEI	9B	1	2
Clear Interrupt Mask Bit	CLI	9A	1	2
Software Interrupt	SWI	83	1	11
Return from Subroutine	RTS	81	1	6
Return from Interrupt	RTI	80	1	9
Reset Stack Pointer	RSP	9C	1	2
No-Operation	NOP	9D	1	2

Table 7 Instruction Set

						Address	ing Modes	5			(ond	ition	Cod	е
Mnemonic	Implied	Imme- diate	Direct	Ex- tended	Re- lative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/ Clear	Bit Test & Branch	н	1	N	z	С
ADC		×	×	×		×	×	×			Λ	•	Λ	Λ	Λ
ADD		×	×	×		×	×	×			Λ	•	Λ	Λ	Λ
AND		×	×	×		×	×	×			•	•	Λ	٨	•
ASL	×		×			×	×				•	•	Λ	Λ	Λ
ASR	×		×			×	×				•	•	Λ	Λ	Λ
BCC					×						•	•	•	•	•
BCLR									×		•	•	•	•	•
BCS					×						•	•	•	•	•
BEQ					×						•	•	•	•	•
внсс					×						•	•	•	•	•
BHCS				1	×						•	•	•	•	•
ВНІ					×						•	•	•	•	•
BHS				1	×						•	•	•	•	•
ВІН					×						•	•	•	•	•
BIL					×						•	•	•	•	•
BIT		×	×	×		×	×	×			•	•	٨	Λ	•
BLO					×						•	•	•	•	•
BLS	İ				×						•	•	•	•	•
BMC				<u> </u>	×						•	•	•	•	•
ВМІ					x						•	•	•	•	•
BMS					×						•	•	•	•	•
BNE	1			 	x						•	•	•	•	•
BPL	<u> </u>		<u> </u>		×					;	•	•	•	•	•
BRA	 			1	x					-	•	•	•	•	•
BRN				-	×						•	•	•	•	•
BRCLR	 		 	 						×	•	•	•	•	1
BRSET	 			 						×	•	•	•	•	^
BSET	 						 		x		•	•	•	•	•
BSR			 	<u> </u>	×					 	•	•	•	•	•
CLC	×										•	•	•	•	0
CLI	×			†			1			 	•	0	•	•	•
CLR	×		×	 		×	×			 	•	•	0	1	•
CMP		×	×	×		×	×	×		<u> </u>	•	•	^	·	1
COM	×		×	1		×	×				•	•	Λ	1	1
CPX		×	×	×		×	×	×			•	•	^	1	<u></u>
DEC	×		×	 		×	×				•	•	^	\ \ \	•
EOR		x	×	×		×	×	×			•	•	1	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	•
INC	×		×	 		×	×				•	•	1	1	•
JMP			x	×		×	×	×			•	•	•	•	•
JSR	-		×	×		×	×	×			•	•	•	•	•
LDA		×	×	×		×	×	×			•	•	^	^	•
LDX	 	×	×	×		×	×	×		-	•	•	^	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	•

Condition Code Symbols:

H Half Carry (From Bit 3)

I Interrupt Mask
N Negative (Sign Bit)
Z Zero

- Carry Borrow Test and Set if True, Cleared Otherwise Not Affected

(to be continued)



Table 7 Instruction Set

			Α	ddressing	Modes						C	ond	ition	Cod	е
Mnemonic	Implied	Imme- diate	Direct	Ex- tended	Re- lative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/ Clear	Bit Test & Branch	н	,	N	z	С
LSL	х		×			×	×				•	•	Λ	Λ	٨
LSR	×		×			×	×				•	•	0	Λ	Λ
NEG	×		×			×	×				•	•	Λ	^	٨
NOP	×										•	•	•	•	•
ORA		×	×	×		×	×	×			•	•	Λ	Λ	•
ROL	×		x			×	×				•	•	Λ	Λ	Λ
ROR	×		×			×	×				•	•	Λ	Λ	Λ
RSP	×										•	•	•	•	•
RTI	×										?	?	?	?	?
RTS	×										•	•	•	•	•
SBC		×	×	×		×	×	×			•	•	Λ	Λ	Λ
SEC	×)	•	•	•	•	1
SEI	×										•	1	•	•	•
STA			×	×		×	×	×			•	•	Λ	٨	•
STX			×	×		×	×	×			•	•	Λ	Λ	•
SUB		×	×	×		×	×	×			•	•	٨	^	Λ
SWI	×										•	1	•	•	•
TAX	×										•	•	•	•	•
TST	×		×			×	×				•	•	٨	Λ	•
TXA	×										•	•	•	•	•

Condition Code Symbols:

H Half Carry (From Bit 3)

I Interrupt Mask

N Negative (Sign Bit)

Z Zero

Carry/Borrow Test and Set if True, Cleared Otherwise Not Affected Load CC Register From Stack

Table 8 Opcode Map

	Bit Manip	oulation	Branch		Read/	Modify/V	Vrite		Cor	trol			Reg	ster/Men	nory			
	Test & Branch	Set/ Clear	Rel	DIR	Α	×	,X1	,X0	IMP	IMP	IMM	DIR	EXT	,X2	,X1	,x0		
	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	-	HIGH
0	BRSET0	BSET0	BRA			NEG			RTI*					SUB			0	
1	BRCLRO	BCLR0	BRN			-			RTS*	-				CMP			1	
2	BRSET1	BSET1	вні			-			_	_				SBC			2	
3	BRCLR1	BCLR1	BLS			сом			SWI*	_				CPX			3	L
4	BRSET2	BSET2	всс			LSR			_	_				AND			4	0
5	BRCLR2	BCLR2	BCS			-			-	_				BIT			5	w
6	BRSET3	BSET3	BNE			ROR			-	-				LDA			6	
7	BRCLR3	BCLR3	BEQ			ASR			_	TAX				STA(+	1)		7	
8	BRSET4	BSET4	внсс			LSL/A	SL			CLC				EOR			8	_
9	BRCLR4	BCLR4	внсѕ			ROL			_	SEC				ADC			9	_
Α	BRSET5	BSET5	BPL			DEC			-	CLI				ORA			Α	_
В	BRCLR5	BCLR5	вмі							SEI				ADD			В	
_ C	BRSET6	BSET6	вмс	-		INC				RSP				JMP(-	1)		C	_
D	BRCLR6	BCLR6	BMS			TST				NOP	BSR*			JSR(-	3)		D	_
E	BRSET7	BSET7	BIL											LDX			E	
F	BRCLR7	BCLR7	він			CLR			_	TXA			•	STX(+	1)	4	F	
	3/10	2/7	2/4	2/6	1/4	1/4	2/7	1/6	1/*	1/2	2/2	2/4	3/5	3/6	2/5	1/4		

(NOTE) 1. Undefined opcodes are marked with "-".
2. The number at the bottom of each column denote the number of bytes and the number of cycles required (Bytes/Cycles).

Mnemonics followed by a "*" require a different number of cycles as follows:

RTI 9

RTS 6

SWI 11

BSR 8

3. () indicate that the number in parenthesis must be added to the cycle count for that instruction.



HD6805V1

MCU (Microcomputer Unit)

The HD6805V1 is the 8-bit Microcomputer Unit (MCU) which contains a CPU, on-chip clock, ROM, RAM, I/O and timer. It is designed for the user who needs an economical microcomputer with the proven capabilities of the HD6800based instruction set.

The following are some of the hardware and software highlights of the MCU.


HARDWARE FEATURES


- 8-Bit Architecture
- 96 Bytes of RAM
- Memory Mapped I/O 3848 Bytes of User ROM
- Internal 8-Bit Timer with 7-Bit Prescaler
- Vectored Interrupts External and Timer
- 24 I/O Ports + 8 Input Port
- (8 Lines LED Compatible; 7 Bits Comparator Inputs)
- On-Chip Clock Circuit
- Self-Check Mode
- Master Reset
- Low Voltage Inhibit
- Complete Development System Support by Evaluation Kit
- 5 Vdc Single Supply

SOFTWARE FEATURES


- Similar to HD6800
- **Byte Efficient Instruction Set**
- Easy to Program
- True Bit Manipulation
- Bit Test and Branch Instructions
- Versatile Interrupt Handing
- Powerful Indexed Addressing for Tables
- **Full Set of Conditional Branches**
- Memory Usable as Registers/Flags
- Single Instruction Memory Examine/Change 10 Powerful Addressing Modes
- All Addressing Modes Apply to ROM, RAM and I/O
- Compatible Instruction Set with MC6805P2

BLOCK DIAGRAM





PIN ARRANGEMENT



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc} *	- 0.3 ∼ +7.0	V
Input Voltage (EXCEPT TIMER)	*	-0.3 ~ +7.0	V
Input Voltage (TIMER)	V _{in}	-0.3 ~ +12.0	V
Operating Temperature	Topr	0 ~+70	°C
Storage Temperature	T _{stg}	- 55 ~ +150	°C

^{*} With respect to VSS (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ ELECTRICAL CHARACTERISTICS

DC CHARACTERISTICS (V_{CC}=5.25V ± 0.5V, V_{SS}=GND, Ta=0~+70°C, unless otherwise noted.)

Item		Symbol	Test Condition	min	typ	max	Unit
	RES			4.0	_	V _{cc}	٧
Input "High" Voltage	INT			3.0	-	Vcc	٧
	All Other	VIH		2.0	-	Vcc	٧
Input "High" Voltage Timer	Timer Mode			2.0	_	Vcc	٧
	Self-Check Mode			9.0	_	11.0	٧
	RES			-0.3	_	0.8	٧
Input "Low" Voltage	ĪNT	VIL		-0.3	-	0.8	V
input Low Voltage	EXTAL(Crystal Mode)			-0.3	_	0.6	٧
	All Other			-0.3	_	0.8	V
Power Dissipation		P _D		_	_	700	mW
Low Voltage Recover		LVR		_	-	4.75	V
Low Voltage Inhibit		LVI		-	4.0	-	٧
	TIMER			-20	-	20	μΑ
Input Leak Current	INT	ارر	V _{in} =0.4V~V _{CC}	-50	_	50	μΑ
	EXTAL (Crystal Mode)			-1200	_	0	μΑ

\bullet AC CHARACTERISTICS (V_{CC}=5.25V \pm 0.5V, V_{SS}=GND, Ta=0 \sim +70°C, unless otherwise noted.)


	ltem	Symbol	Test Condition	min	typ	max	Unit
Clock Frequency		f _{cl}		0.4	-	4.0	MHz
Cycle Time		t _{cyc}		1.0	-	10	μs
Oscillation Frequency (External Resistor Mode)		f _{EXT}	R _{CP} =15.0kΩ±1%	_	3.4	-	MHz
INT Pulse Width		tiwL		t _{cyc} + 250	-	_	ns
RES Pulse Width		t _{RWL}		t _{cyc} + 250	-	-	ns
TIMER Pulse Width		t _{TWL}		t _{cyc} + 250	-	-	ns
Oscillation Start-up Time (Crystal Mode)		tosc	C_L =22pF±20%, R_S =60 Ω max.	-	-	100	ms
Delay Time Reset		tRHL	External Cap. = 2.2 μF	100	-	-	ms
Input Capacitance	XTAL		V -0V		1-	35	рF
imput Capacitance	All Other	— C _{in}	V _{in} =0V	_	T	10	pF

PORT ELECTRICAL	CHARACTERISTICS	$(V_{CC} = 5.25V \pm 0.5V, V_S)$	$c = GND$. Ta = 0 $\sim +70^{\circ}C$	unless otherwise noted.)
-----------------	-----------------	----------------------------------	--	--------------------------

İtem		Symbol	Test Condition	min	typ	max	Unit
	Port A		I _{OH} = -10 μÅ	3.5	_	-	V
	POILA	-	I _{OH} = -100 μA	2.4	_	-	V
Output "High" Voltage	Port B	V _{OH}	I _{OH} = -200 μA	2.4	_	_	V
	PORT B	}	I _{OH} = -1 mA	1.5	_	-	٧
	Port C		I _{OH} = -100 μA	2.4	_	-	V
	Port A and C		I _{OL} = 1.6 mA	_	_	0.4	٧
Output "Low" Voltage	Port B	VOL	I _{OL} = 3.2 mA	-	_	0.4	V
	PORT B		I _{OL} = 10 mA	-	_	1.0	V
Input "High" Voltage	Port A, B, C,	VIH		2.0	_	Vcc	٧
Input "Low" Voltage	and D*	VIL		-0.3	_	0.8	V
	Don't A		V _{in} = 0.8V	-500	-	_	μΑ
Input Leak Current	Port A	I _I L	V _{in} = 2V	-300	_	_	μΑ
	Port B, C, and D		V _{in} = 0.4V ~ V _{CC}	- 20	_	20	μΑ
Input "High" Voltage	Port D** (D ₀ ~ D ₆)	V _{IH}		_	V _{TH} +0.2	_	٧
Input "Low" Voltage	Port D** (D ₀ ~ D ₆)	V _{IL}		-	V _{TH} -0.2	_	٧
Threshold Voltage	Port D**(D ₇)	V _{TH}		0		0.8×V _{CC}	V

^{*} Port D as digital input

^{**} Port D as analog input



(NOTE) 1. Load capacitance includes the floating capacitance of the probe and the jig etc.

2. All diodes are 1S2074 (B) or equivalent,

Figure 1 Bus Timing Test Loads

SIGNAL DESCRIPTION

The input and output signals for the MCU, shown in PIN ARRANGEMENT, are described in the following paragraphs.

V_{CC} and V_{SS}

Power is supplied to the MCU using these two pins. V_{CC} is +5.25V ±0.5V. V_{SS} is the ground connection.

• INT

This pin provides the capability for asynchronously applying an external interrupt to the MCU. Refer to INTERRUPTS for additional information.

XTAL and EXTAL

These pins provide connections for the on-chip clock circuit. A crystal (AT cut, 4 MHz maximum), a resistor or an external signal can be connected to these pins to provide a system clock with various stability/cost tradeoffs. Refer to INTERNAL OS-CILLATOR OPTIONS for recommendations about these inputs.

• TIMER

This pin allows an external input to be used to decrement the internal timer circuitry. Refer to TIMER for additional information about the timer circuitry.

• RES

This pin allows resetting of the MCU at times other than the automatic resetting capability already in the MCU. Refer to RESETS for additional information.

NUM

This pin is not for user application and should be connected to V_{SS} .

• Input/Output Lines ($A_0 \sim A_7$, $B_0 \sim B_7$, $C_0 \sim C_7$)

These 24 lines are arranged into three 8-bit ports (A, B and C). All lines are programmable as either inputs or outputs under software control of the Data Direction Register (DDR). Refer to INPUT/OUTPUT for additional information.

• Input Lines ($D_0 \sim D_7$)


These are 8-bit input lines, which has two functions. Firstly, these are TTL compatible inputs, in location \$003. The other function is 7 bits comparator in location \$007. Refer to INPUT for more detail.

■ MEMORY

The MCU memory is configured as shown in Figure 2. During the processing of an interrupt, the contents of the CPU registers are pushed onto the stack in the order shown in Figure 3. Since the stack pointer decrements during pushes, the low order byte (PCL) of the program counter is stacked first; then the high order four bits (PCH) are stacked. This ensures that the program counter is loaded correctly as the stack pointer increments when it pulls data from the stack. A subroutine call will cause only the program counter (PCH, PCL) contents to be pushed onto the stack.

Caution: - Self Test ROM Address Area

Self test ROM locations can not be used for a user program. If the user's program is in this location, it will be removed when






Figure 3 Interrupt Stacking Order




Figure 4 Programming Model



REGISTERS

The CPU has five registers available to the programmer. They are shown in Figure 4 and are explained in the following paragraphs.

Accumulator (A)

The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.

Index Register (X)

The index register is an 8-bit register used for the indexed addressing mode. It contains an 8-bit address that may be added to an offset value to create an effective address. The index register can also be used for limited calculations and data manipulations when using read/modify/write instructions. When not required by a code sequence being executed, the index register can be used as a temporary storage area.

Program Counter (PC)

The program counter is a 12-bit register that contains the address of the next instruction to be executed.

Stack Pointer (SP)

The stack pointer is a 12-bit register that contains the address of the next free location on the stack. Initially, the stack pointer is set to location \$07F and is decremented as data is being pushed onto the stack and incremented as data is being pulled from the stack. The six most significant bits of the stack pointer are permanently set to 0000011. During an MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set to location \$07F. Subroutines and interrupts may be nested down to location \$061 which allows the programmer to use up to 15 levels of subroutine calls.

Condition Code Register (CC)

The condition code register is a 5-bit register in which each bit is used to indicate or flag the results of the instruction just executed. These bits can be individually tested by a program and specific action taken as a result of their state. Each individual condition code register bit is explained in the following paragraphs.

Half Carry (H)

Used during arithmetic operations (ADD and ADC) to indicate that a carry occurred between bits 3 and 4.

Interrupt (I)

This bit is set to mask the timer and external interrupt (INT). If an interrupt occurs while this bit is set it is latched and will be processed as soon as the interrupt bit is reset.

Negative (N)

Used to indicate that the result of the last arithmetic, logical or data manipulation was negative (bit 7 in result equal to a logical one).

Zero (Z)

Used to indicate that the result of the last arithmetic, logical or data manipulation was zero.

Carry/Borrow (C)

Used to indicate that a carry or borrow out of the arithmetic logic unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions, shifts, and rotates.

TIMER

The MCU timer circuitry is shown in Figure 5. The 8-bit counter, the Timer Data Register (TDR), is loaded under program control and counts down toward zero as soon as the clock input is applied. When the timer reaches zero, the timer interrupt request bit (bit 7) in the Timer Control Register (TCR) is set. The CPU responds to this interrupt by saving the present CPU state on the stack, fetching the timer interrupt vector from locations \$FF8 and \$FF9 and executing the interrupt routine. The timer interrupt can be masked by setting the timer interrupt mask bit (bit 6) in the TCR. The interrupt bit (I bit) in the Condition Code Register also prevents a timer interrupt from being processed.

The clock input to the timer can be from an external source applied to the TIMER input pin or it can be the internal ϕ_2 signal. When the ϕ_2 signal is used as the source, it can be gated by an input applied to the TIMER input pin allowing the user to easily perform pulse-width measurements. The TIMER input pin must be tied to V_{CC} , for ungated ϕ_2 clock input to the timer prescaler. The source of the clock input is one of the options that has to be specified before manufacture of the MCU. A prescaler option can be applied to the clock input that extends the timing interval up to a maximum of 128 counts




Figure 5 Timer Block Diagram



before decrementing the counter (TDR). The timer continues to count past zero, falling through to \$FF from zero and then continuing the count. Thus, the counter (TDR) can be read at any time by reading the TDR. This allows a program to determine the length of time since a timer interrupt has occurred and not disturb the counting process.

The TDR is 8-bit Read/Write Register in location \$008. At power-up or reset, the TDR and the prescaler are initialized with all logical ones.

The Timer Interrupt Request bit (bit 7 of the TCR) is set by hardware when timer count reaches zero, and is cleared by program or by hardware reset. The bit 6 of the TCR is writable by program. Both of those bits can be read by CPU.

(NOTE) If the MCU Timer is not used, the TIMER input pin must be grounded.

■ SELF CHECK

The self-check capability of the MCU provides an internal check to determine if the part is functional. Connect the MCU as shown in Figure 6 and monitor the output of port C bit 3 for an oscillation of approximately 3Hz.

RESETS

The MCU can be reset three ways; by initial power-up, by the external reset input (RES) and by an optional internal low voltage inhibit circuit, see Figure 7. All the I/O port are initialized to input mode (DDRs are cleared) during reset.

During power-up, a minimum of 100 milliseconds is needed before allowing the \overline{RES} input to go "High".

This time allows the internal crystal oscillator to stabilize. Connecting a capacitor to the RES input, as shown in Figure 8, typically provides sufficient delay.




Figure 7 Power Up and RES Timing






Figure 8 Power Up Reset Delay Circuit

■ INTERNAL OSCILLATOR OPTIONS

The internal oscillator circuit is designed to require a minimum of external components. A crystal, a resistor, a jumper wire, or an external signal may be used to generate a system clock with various stability/cost tradeoff. A manufacturing mask option is required to select either the crystal oscillator or the RC oscillator circuit. The different connection methods are shown in Figure 9. Crystal specifications are given in Figure 10. A resistor selection graph is given in Figure 11.





Figure 9 Internal Oscillator Options






Figure 11 Typical Resistor Selection Graph





Figure 12 Interrupt Processing Flowchart



INTERRUPTS

The CPU can be interrupted three different ways: through the external interrupt (INT) input pin, the internal timer interrupt request, and a software interrupt instruction (SWI). When any interrupt occurs, processing is suspended, the present CPU state is pushed onto the stack, the interrupt bit (I) in the Condition Code Register is set, the address of the interrupt routine is obtained from the appropriate interrupt vector address, and the interrupt routine is executed. The interrupt service routines normally end with a return from interrupt (RTI) instruction which allows the CPU to resume processing of the program prior to the interrupt. Table 1 provides a listing of the interrupts, their priority, and the vector address that contain the starting address of the appropriate interrupt routine.


A flowchart of the interrupt processing sequence is given in Fig. 12.

Table 1 Interrupt Priorities


Interrupt	Priority	Vector Address
RES	1.	\$FFE and \$FFF
SWI	2	\$FFC and \$FFD
INT	3	\$FFA and \$FFB
TIMER	4	\$FF8 and \$FF9

INPUT/OUTPUT

There are 24 input/output pins. All pins are programmable as either inputs or outputs under software control of the corresponding Data Direction Register (DDR). When programmed as outputs, the latched output data is readable as input data, regardless of the logic levels at the output pin due to output loading (see Fig. 13). When Port B is programmed for outputs it is capable of sinking 10mA on each pin ($V_{OL} = 1V_{OL} = 1V_{OL} = 1V_{OL}$). All input/output lines are TTL compatible as both inputs and



Port A Programmed as output(s), driving CMOS and TTL Load directly.



Port B Programmed as output(s), driving LED(s) directly.
(c)


outputs. Port A is CMOS compatible as outputs, and Port B and C lines are CMOS compatible as inputs. Figure 14 provides some examples of port connections.

INPUT


Port D can be used as either 8 TTL compatible inputs or 1 threshold input and 7 analog inputs pins. Fig. 15 (a) shows the construction of port D. The Port D register at location \$003 stores TTL compatible inputs, and those in location \$007 store the result of comparison Do to Do inputs with D7 threshold input. Port D has not only the conventional function as inputs but also voltage-comparison function. Applying the latter, can easily check that 7 analog input electric potential max. exceeds the limit with the construction shown in Fig. 15 (b). Also, using one output pin of MCU, after external capacity is discharged at the preset state, charge the CR circuit of long enough time constant, apply the charging curve to the D7 pin. The construction described above is shown in Fig. 15 (c). The compared result of Do to Do is regularly monitored, which gives the analog input electric potential applied to Do to Do pins from inverted time. This method enables 7 inputs to be converted from analog to digital. Furthermore, combination of two functions gives 3 level voltages from Do to Do. Fig. 15 (d) provides the example when V_{TH} is set to 3.5V.

BIT MANIPULATION

The MCU has the ability to set or clear any single random access memory or input/output bit (except the data direction registers) with a single instruction (BSET, BCLR). Any bit in the page zero read only memory can be tested, using the BRSET and BRCLR instructions, and the program branches as a result of its state. This capability to work with any bit in RAM, ROM or I/O allows the user to have individual flags in RAM or to handle single I/O bits as control lines. The example in Figure 16 illustrates the usefulness of the bit manipulation and test



Port B Programmed as output(s), driving Darlington base directly.
(b)



Port C Programmed as output(s), driving CMOS loads, using external pull-up resistors. (d)


Figure 14 Typical Port Connections





instructions. Assume that bit 0 of port A is connected to a zero crossing detector circuit and that bit 1 of port A is connected to the trigger of a TRIAC which power the controlled hardware.

This program, which uses only seven ROM locations, pro-

vides turn-on of the TRIAC within 14 microseconds of the zero crossing. The timer could also be incorporated to provide turn-on at some later time which would permit pulse-width modulation of the controlled power.







Input Voltage	(\$003)	(\$007)
0V ~ 0.8V	0	0
2.0V ~ 3.3V	1	0
3.7V ~ V _{CC}	1	1

Figure 15 Configuration and Application of Port D






Figure 16 Bit Manipulation Example

ADDRESSING MODES

The CPU has ten addressing modes available for use by the programmer. They are explained and illustrated briefly in the following paragraphs.

Immediate

Refer to Figure 17. The immediate addressing mode accesses constants which do not change during program execution. Such instructions are two bytes long. The effective address (EA) is the PC and the operand is fetched from the byte following the opcode.

Direct

Refer to Figure 18. In direct addressing, the address of the operand is contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes in memory. All RAM space, I/O registers and 128 bytes of ROM are located in page zero to take advantage of this efficient memory addressing mode.

Extended

Refer to Figure 19. Extended addressing is used to reference any location in memory space. The EA is the contents of the two bytes following the opcode. Extended addressing instructions are three bytes long.

Relative

Refer to Figure 20. The relative addressing mode applies only to the branch instructions. In this mode the contents of the byte following the opcode is added to the program counter when the branch is taken. EA=(PC)+2+Rel. Rel is the contents of the location following the instruction opcode with bit 7 being the sign bit. If the branch is not taken Rel=0, when a branch takes place, the program goes to somewhere within the range of +129 bytes to -127 of the present instruction. These instructions are two bytes long.

Indexed (No Offset)

Refer to Figure 21. This mode of addressing accesses the lowest 256 bytes of memory. These instructions are one byte long and their EA is the contents of the index register.

Indexed (8-bit Offset)

Refer to Figure 22. The EA is calculated by adding the contents of the byte following the opcode to the contents of the index register. In this mode, 511 low memory locations are accessable. These instructions occupy two bytes.

• Indexed (16-bit Offset)

Refer to Figure 23. This addressing mode calculates the EA by adding the contents of the two bytes following the opcode to the index register. Thus, the entire memory space may be accessed. Instructions which use this addressing mode are three bytes long.

Bit Set/Clear

Refer to Figure 24. This mode of addressing applies to instructions which can set or clear any bit on page zero. The lower three bits in the opcode specify the bit to be set or cleared while the byte following the opcode specifies the address in page zero.

• Bit Test and Branch

Refer to Figure 25. This mode of addressing applies to instructions which can test any bit in the first 256 locations (\$00-\$FF) and branch to any location relative to the PC. The byte to be tested is addressed by the byte following the opcode. The individual bit within that byte to be tested is addressed by the lower three bits of the opcode. The third byte is the relative address to be added to the program counter if the branch condition is met. These instructions are three bytes long. The value of the bit tested is written to the carry bit in the condition code register.

Implied

Refer to Figure 26. The implied mode of addressing has no EA. All the information necessary to execute an instruction is contained in the opcode. Direct operations on the accumulator and the index register are included in this mode of addressing. In addition, control instructions such as SWI, RTI belong to this group. All implied addressing instructions are one byte long.

■ INSTRUCTION SET

The MCU has a set of 59 basic instructions. They can be divided into five different types: register/memory, read/modify/write, branch, bit manipulation, and control. The following paragraphs briefly explain each type. All the instructions within a given type are presented in individual tables.

Register/Memory Instructions

Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to Table 2.

Read/Modity/Write Instructions

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read/modify/write instructions since it does not perform the write. Refer to Table 3.

Branch Instructions

The branch instructions cause a branch from the program when a certain condition is met. Refer to Table 4.

Bit Manipulation Instructions

These instructions are used on any bit in the first 256 bytes of the memory. One group either sets or clears. The other group performs the bit test and branch operations. Refer to Table 5.

Control Instructions

The control instructions control the MCU operations during program execution. Refer to Table 6.

Alphabetical Listing

The complete instruction set is given in alphabetical order in Table 7.

Opcode Map

Table 8 is an opcode map for the instructions used on the MCU.




Figure 17 Immediate Addressing Example




Figure 18 Direct Addressing Example






Figure 19 Extended Addressing Example




Figure 20 Relative Addressing Example




Figure 21 Indexed (No Offset) Addressing Example




Figure 22 Indexed (8-Bit Offset) Addressing Example




Figure 23 Indexed (16-Bit Offset) Addressing Example




Figure 24 Bit Set/Clear Addressing Example




Figure 25 Bit Test and Branch Addressing Example




Figure 26 Implied Addressing Example

Table 2 Register/Memory Instructions

										Address	ing Mo	des							
Function	Mnemonic	Immediate				Direct		Extended			Indexed (No Offset)			Indexed (8-Bit Offset)			Indexed (16-Bit Offset)		
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Load A from Memory	LDA	A6	2	2	В6	2	4	C6	3	5	F6	1	4	E6	2	5	D6	3	6
Load X from Memory	LDX	AE	2	2	BE	2	4	CE	3	5	FE	1	4	EE	2	5	DE	3	6
Store A in Memory	STA	-	-	-	В7	2	5	C7	3	6	F7	1	5	E7	2	6	D7	3	7
Store X in Memory	STX	-	-	-	BF	2	5	CF	3	6	FF	1	5	EF	2	6	DF	3	7
Add Memory to A	ADD	AB	2	2	ВВ	2	4	СВ	3	5	FB	1	4	EB	2	5	DB	3	6
Add Memory and Carry to A	ADC	A9	2	2	В9	2	4	С9	3	5	F9	1	4	E9	2	5	D9	3	6
Subtract Memory	SUB	A0	2	2	во	2	4	CO	3	5	FO	1	4	E0	2	5	DO	3	6
Subtract Memory from A with Borrow	SBC	A2	2	2	В2	2	4	C2	3	5	F2	1	4	E2	2	5	D2	3	6
AND Memory to A	AND	A4	2	2	B4	2	4	C4	3	5	F4	1	4	E4	2	5	D4	3	6
OR Memory with A	ORA	AA	2	2	ВА	2	4	CA	3	5	FA	1	4	EA	2	5	DA	3	6
Exclusive OR Memory with A	EOŖ	A8	2	2	В8	2	4	С8	3	5	F8	1	4	E8	2	5	D8	3	6
Arithmetic Compare A with Memory	СМР	A1	2	2	В1	2	4	C1	3	5	F1	1	4	E1	2	5	D1	3	6
Arithmetic Compare X with Memory	СРХ	А3	2	2	83	2	4	СЗ	3	5	F3	1	4	E3	2	5	D3	3	6
Bit Test Memory with A (Logical Compare)	ВІТ	A5	2	2	В5	2	4	C5	3	5	F5	1	4	E5	2	5	D5	3	6
Jump Unconditional	JMP	-	_	_	вс	2	3	СС	3	4	FC	1	3	EC	2	4	DC	3	5
Jump to Subroutine	JSR	_	_	_	BD	2	7	CD	3	8	FD	1	7	ED	2	8	DD	3	9

Table 3 Read/Modify/Write Instructions

								Add	ressing l	Modes							
Function	Mnemonic	Implied (A)			Im	Implied (X)			Direct			Indexed (No Offset)			Indexed (8-Bit Offset)		
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	
Increment	INC	4C	1	4	5C	1	4	3C	2	6	7C	1	6	6C	2	7	
Decrement	DEC	4A	1	4	5A	1	4	3A	2	6	7A	1	6	6A	2	7	
Clear	CLR	4F	1	4	5F	1	4	3F	2	6	7F	1	6	6F	2	7	
Complement	сом	43	1	4	53	1	4	33	2	6	73	1	6	63	2	7	
Negate (2's Complement)	NEG	40	1	4	50	1	4	30	2	6	70	1	6	60	2	7	
Rotate Left Thru Carry	ROL	49	1	4	59	1	4	39	2	6	79	1	6	69	2	7	
Rotate Right Thru Carry	ROR	46	1	4	56	1	4	36	2	6	76	1	6	66	2	7	
Logical Shift Left	LSL	48	1	4	58	1	4	38	2	6	78	1	6	68	2	7	
Logical Shift Right	LSR	44	1	4	54	1	4	34	2	6	74	1	6	64	2	7	
Arithmetic Shift Right	ASR	47	1	4	57	1	4	37	2	6	77	1	6	67	2	7	
Arithmetic Shift Left	ASL	48	1	4	58	1	4	38	2	6	78	1	6	68	2	7	
Test for Negative or Zero	тѕт	4D	1	4	5D	1	4	3D	2	6	7D	1	6	6D	2	7	

Table 4 Branch Instructions

		Rela	tive Addressing I	Mode
Function	Mnemonic	Op Code	# Bytes	# Cycles
Branch Always	BRA	20	2	4
Branch Never	BRN	21	2	4
Branch IF Higher	ВНІ	22	2	4
Branch IF Lower or Same	BLS	23	2	4
Branch IF Carry Clear	BCC	24	2	4
(Branch IF Higher or Same)	(BHS)	24	2	4
Branch IF Carry Set	BCS	25	2	4
(Branch IF Lower)	(BLO)	25	2	4
Branch IF Not Equal	BNE	26	2	4
Branch IF Equal	BEQ	27	2	4
Branch IF Half Carry Clear	внсс	28	2	4
Branch IF Half Carry Set	BHCS	29	2	4
Branch IF Plus	BPL	2A	2	4
Branch IF Minus	ВМІ	2B	2	4
Branch IF Interrupt Mask Bit is Clear	ВМС	2C	2	4
Branch IF Interrupt Mask Bit is Set	BMS	2D	2	4
Branch IF Interrupt Line is Low	BIL	2E	2	4
Branch IF Interrupt Line is High	BIH	2F	2	4
Branch to Subroutine	BSR	AD	2	8

Table 5 Bit Manipulation Instructions

		Addressing Modes								
Function	Mnemonic	E	Bit Set/Clear		Bit T	Bit Test and Branch				
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles			
Branch IF Bit n is set	BRSET n (n=0 7)	-	_	_	2•n	3	10			
Branch IF Bit n is clear	BRCLR n (n=07)	_	_	_	.01+2•n	3	10			
Set Bit n	BSET n (n=0 7)	10+2•n	2	7	_	_	_			
Clear bit n	BCLR n (n=0 7)	11+2•n	2	7	-	_	_			

Table 6 Control Instructions

			Implied	
Function	Mnemonic	Op Code	# Bytes	# Cycles
Transfer A to X	TAX	97	1	2
Transfer X to A	TXA	9F	1	2
Set Carry Bit	SEC	99	1	2
Clear Carry Bit	CLC	98	1	2
Set Interrupt Mask Bit	SEI	9B	1	2
Clear Interrupt Mask Bit	CLI	9A	1	2
Software Interrupt	SWI	83	1	11
Return from Subroutine	RTS	81	1	6
Return from Interrupt	RTI	80	1	9
Reset Stack Pointer	RSP	9C	1	2
No-Operation	NOP	9D	1	2

Table 7 Instruction Set

	T					Address	ing Modes					Cond	ition	Cod	e
Mnemonic	Implied	Imme- diate	Direct	Ex- tended	Re- lative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/ Clear	Bit Test & Branch	н	ı	N	z	С
ADC		×	×	×		×	×	×			Λ	•	^	Λ	Λ
ADD		х	×	×		×	×	×			Λ	•	Λ	Λ	Λ
AND		×	×	х		×	×	×			•	•	Λ	Λ	•
ASL	×		×			×	×				•	•	Λ	Λ	1
ASR	×		×			×	×				•	•	Λ	Λ	Λ
ВСС					×						•	•	•	•	•
BCLR									×		•	•	•	•	•
BCS	1				×						•	•	•	•	•
BEQ					×						•	•	•	•	•
ВНСС					×						•	•	•	•	•
BHCS					×		1				•	•	•	•	•
ВНІ					×						•	•	•	•	•
BHS					×						•	•	•	•	•
BIH					×						•	•	•	•	•
BIL					×						•	•	•	•	•
BIT		×	×	×		×	×	×			•	•	^	Λ	•
BLO					х		<u> </u>		i		•	•	•	•	•
BLS			-		x		1			İ	•	•	•	•	•
BMC	+				X					-	•	•	•	•	•
BMI	ļ —				×						•	•	•	•	•
BMS	-				×		 				•	•	•	•	•
BNE					×						•	•	•	•	•
BPL											-	 	-	<u> </u>	•
					X						•	•	•	•	•
BRA					X							-		+	+
BRN	-				X						•	•	•	•	•
BRCLR										×	•	•	•	•	^
BRSET							 			×	•	•	•	•	^
BSET									×		•	•	•	•	•
BSR	ļ				X						•	•	•	•	•
CLC	×										•	•	•	•	0
CLI	X										•	0	•	•	•
CLR	×		X			X	×				•	•	0	1	•
CMP	-	×	×	×		×	×	×			•	•	^	^	1
COM	X		×			X	×				•	•	^	٨	1
CPX	-	X	×	×		X	×	×			•	•	Λ	Λ	^
DEC	X		×			×	×				•	•	^	^	•
EOR		×	×	×		×	×	×			•	•	_	Λ	•
INC	x		×			X	×				•	•	^	Λ	•
JMP			×	×		×	x	x			•	•	•	•	•
JSR			×	×		×	x	x			•	•	•	•	•
LDA		×	×	x		×	x	×			•	•	^	Λ	•
LDX		×	×	×		×	x	×			•	•	Λ	Λ	•

Condition Code Symbols:

H Half Carry (From Bit 3)
I Interrupt Mask
N Negative (Sign Bit)
Z Zero

(to be continued)

C Carry Borrow

∧ Test and Set if True, Cleared Otherwise

Not Affected



Table 7 Instruction Set

			Α	ddressing	Modes						C	ond	ition	Cod	ie
Mnemonic	Implied	Imme- diate	Direct	Ex- tended	Re- lative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/ Clear	Bit Test & Branch	н		N	z	С
LSL	x		×			×	×				•	•	Λ	Λ	Λ
LSR	x		×			×	x				•	•	0	Λ	Λ
NEG	×		×			×	×				•	•	Λ	Λ	Λ
NOP	×										•	•	•	•	•
ORA		×	×	×		×	×	×			•	•	٨	Λ	•
ROL	x		×			×	×				•	•	Λ	Λ	Λ
ROR	x		×			×	×				•	•	٨	^	Λ
RSP	×										•	•	•	•	•
RTI	x										?	?	?	?	?
RTS	x										•	•	•	•	•
SBC		×	×	×		×	×	×			•	•	Λ	Λ	Λ
SEC	×										•	•	•	•	1
SEI	×										•	1	•	•	•
STA			×	×		×	×	×			•	•	٨	Λ	•
STX		/	×	×		×	×	x			•	•	٨	Λ	•
SUB		×	×	×		×	×	×			•	•	Λ	^	Λ
SWI	×										•	1	•	•	•
TAX	×										•	•	•	•	•
TST	×		×			×	×				•	•	٨	Λ	•
TXA	x										•	•	•	•	•

Condition Code Symbols:

H Half Carry (From Bit 3)
I Interrupt Mask
N Negative (Sign Bit)
Z Zero

Carry/Borrow Test and Set if True, Cleared Otherwise Not Affected Load CC Register From Stack



Table 8 Opcode Map

	Bit Manip	oulation	Branch		Read/l	Modify/V	Vrite		Con	trol			Regi	ster/Men	nory		1	
	Test & Branch	Set/ Clear	Rei	DIR	A	×	,X1	,xo	IMP	IMP	IMM	DIR	EXT	,X2	,X1	,xo		
	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Ε	F	-	HIGH
0	BRSET0	BSET0	BRA			NEG			RTI*	_		ŞUB					0	-
_ 1	BRCLRO	BCLRO	BRN		-				RTS*	_		СМР					1	
2	BRSET1	BSET1	вні			_			_	_				SBC			2	_
3	BRCLR1	BCLR1	BLS			сом			SWI*	_				CPX			3	L
4	BRSET2	BSET2	всс			LSR			_	_				AND			4	0
5	BRCLR2	BCLR2	BCS			_			_	_				BIT			5	w
6	BRSET3	BSET3	BNE			ROR			_	-		LDA				6		
7	BRCLR3	BCLR3	BEQ			ASR			_	TAX				STA(+	1)		7	_
8	BRSET4	BSET4	внсс			LSL/A	SL		-	CLC		EOR					8	_
9	BRCLR4	BCLR4	BHCS			ROL			_	SEC	1	ADC					9	_
Α	BRSET5	BSET5	BPL			DEC			-	CLI				ORA			Α	_
В	BRCLR5	BCLR5	BMI							SEI				ADD			В	-
C	BRSET6	BSET6	вмс			INC				RSP				JMP(-	1)		С	_
_D	BRCLR6	BCLR6	BM\$			TST				NOP	BSR*			JSR(-	3)		D	_
E	BRSET7	BSET7	BIL						_	-				LDX			E	_
F	BRCLR7	BCLR7	він			CLR				TXA				STX(+	1)		F	
	3/10	2/7	2/4	2/6	1/4	1/4	2/7	1/6	1/*	1/2	2/2	2/4	3/5	3/6	2/5	1/4		

(NOTE) 1. Undefined opcodes are marked with "-".

2. The number at the bottom of each column denote the number of bytes and the number of cycles required (Bytes/Cycles).

Mnemonics followed by a "*" require a different number of cycles as follows:

RTI 9

RTS 6

RTS BSR 8

3. () indicate that the number in parenthesis must be added to the cycle count for that instruction.

HD6805T2

MCU (Microcomputer Unit with PLL Logic)

-ADVANCE INFORMATION-

The HD6805T2 is the 8-bit Microcomputer Unit (MCU) which contains a CPU, on-chip clock, ROM, RAM, I/O, Timer and the PLL Logic for an RF synthesizer. It is designed for the user who needs an economical microcomputer with the proven capabilities of the HD6800-based instruction set.


The following are some of the hardware and software highlights of the MCU.

■ HARDWARE FEATURES


- 8-Bit Arthitecture
- 64 Bytes of RAM
- Memory Mapped I/O
- 2508 Bytes of User ROM
- Internal 8-Bit Timer with 7-Bit Prescaler
- Timer Start/Stop and Source Select
- Vectored Interrupts External and Timer
- 19 TTL/CMOS Compatible I/O Lines; 8 Lines are LED compatible
- On-Chip Clock Circuit
- Self-Check Mode
- Master Reset
- Low Voltage Inhibit
- 14-Bit Binary Variable Divider
- 10-Stage Mask-Programmable Reference Divider
- Three-State Phase and Frequency Comparator
- Suitable for TV Frequency Synthesizers
- 5 V_{dc} Single Supply

SOFTWARE FEATURES


- Similar to HD6800
- Byte Efficient Instruction Set
- Easy to Program
- True Bit Manipulation
- Bit Test and Branch Instructions
- Versatile Interrupt Handing
- Powerful Indexed Addressing for Tables
- Full Set of Conditional Branches
- Memory Usable as Registers/Flags
- Single Instruction Memory Examine/Change
- 10 Powerful Addressing Modes
- All Addressing Modes Apply to ROM, RAM and I/O
- Compatible with MC6805T2



■ PIN ARRANGEMENT



BLOCK DIAGRAM



HD6805W1

MCU (Microcomputer Unit)

-PRELIMINARY-


The HD6805W1 is an 8-bit microcomputer unit (MCU) which contains a CPU, on-chip clock, ROM, RAM, standby RAM, an A/D Converter, I/O and two timers. It is a member of the HD6805 family which is designed for user who needs an economical microcomputer with proven capabilities of the HD6800-based instruction set.

The following are some of the hardware and software highlights of the MCU.


- HARDWARE FEATURES
- 8-Bit Architecture
- 96 Bytes of RAM
 - (8 bytes are standby RAM functions)
- Memory Mapped I/O
- 3848 Bytes of User ROM
- Internal 8-Bit Timer (Timer 1) with 7-Bit Prescaler
- Internal 8-Bit Programmable Timer (Timer 2)
- Interrupts 2 External and 4 Timers
- 23 TTL/CMOS compatible I/O Lines; 8 Lines Directly Drive LEDs.
- On-Chip 8-Bit, 4-Channel A/D Converter
- On-Chip Clock Circuit
- Self-Check Mode
- Master Reset
- Low Voltage Inhibit
- Complete Development System Support by Evaluation Kit
- 5 Vdc Single Supply

SOFTWARE FEATURES

- Similar to HD6800
- Byte Efficient Instruction Set Easy to Program
- True Bit Manipulation
- Bit Test and Branch Instructions
- Versatile Interrupt Handing
- Powerful Indexed Addressing for Tables Full Set of Conditional Branches
- Memory Usable as Registers/Flags
- Single Instruction Memory Examine/Change
- 10 Powerful Addressing Modes
- All Addressing Modes Apply to ROM, RAM and I/O
- Compatible with MC6805P2, HD6805S1 and HD6805V1




PIN ARRANGEMENT



(Top View)

■ BLOCK DIAGRAM



(NOTE) The contents of () items can be changed by software.

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc}	-0.3 ~ +7.0	V
Input Voltage (EXCEPT TIMER)	V	-0.3 ~ +7.0	V
Input Voltage (TIMER)	V _{in}	-0.3 ~ +12.0	V
Operating Temperature	Topr	0 ~ +70	°C
Storage Temperature	T _{stg}	-55 ~ +150	°C

(NOTE) This device has an input protection circuit for high quiescent voltage and field, however, be careful not to impress a high input voltage than the insulation maximum value to the high input impedance circuit. To insure normal operation, the following are recommended for V_{in} and V_{out}: V_{SS} ≤ (V_{in} or V_{out}) ≤ V_{CC}

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS (V_{CC} = 5.25V ±0.5V, V_{SS} = GND, Ta = 0 \sim +70°C, unless otherwise noted.)

Item		Symbol	Test Condition	min	typ	max	Unit
	RES			4.0	_	Vcc	٧
Input "High" Voltage	INT ₁ , INT ₂			3.0	-	V _{cc}	٧
•	All Others	V _{IH}		2.0		Vcc	٧
1	Timer Mode			2.0	_	Vcc	٧
Input "High" Voltage Timer	Self-Check Mode			9.0	-	11.0	٧
	RES			-0.3	-	0.8	٧
Input "Low" Voltage	INT ₁ , INT ₂	V _{IL}		-0.3	_	0.8	٧
mpar Low Voltage	All Others (except EXTAL)			-0.3	_	0.8	٧
Power Dissipation		PD		_	_	750	mW
Low Voltage Recover		LVR		_	_	4.75	٧
Low Voltage Inhibit		LVI		_	4.0	_	٧
	TIMER			-20	_	20	μΑ
Input Leak Current	INT ₁ , INT ₂	1 _{1L}	V _{in} =0.4V~V _{CC}	-50	_	50	μΑ
	EXTAL (Crystal Mode)			-1200	_	0	μΑ
Canadh Valann	Nonoperation Mode	V _{SBB}		4.0	-	Vcc	.,
Standby Voltage	Operation Mode	V _{SB}		4.75	_	Vcc	V
Standby Current	Nonoperation Mode	I _{SBB}	V _{SBB} =4.0V	_	_	3	mΑ

• AC CHARACTERISTICS (V_{CC} = 5.25V ±0.5V, V_{SS} = GND, Ta = 0 \sim +70°C, unless otherwise noted.)


lt.	em	Symbol	Test Condition	min	typ	max	Unit
Clock Frequency		f _{cl}		0.4	-	4.0	MHz
Cycle Time		t _{cyc}		1.0	_	10	μs
Oscillation Frequency (E	xternal Resistor Mode)	fext	R _{CP} =15.0kΩ±1%		3.4	-	MHz
INT1 Pulse Width		t _{IWL}		t _{cyc} + 250	-	_	ns
RES Pulse Width		t _{RWL}		t _{cyc} + 250	-	-	ns
TIMER Pulse Width		t _{TWL}		t _{cyc} + 250	-	-	ns
Oscillation Start-up Time (Crystal Mode)		tosc	C_L =22pF±20% R_S =60 Ω max.	_	-	100	ms
Delay Time Reset		tRHL	External Cap. = 2.2 μF	100	-	I -	ms
Input Capacitance XTAL, V _{RH} /Ds			\/ -0\/	_	-	35	pF
Input Capacitance	All Others	C _{in}	V _{in} =0V	_	T	10	pF


\bullet PORT ELECTRICAL CHARACTERISTICS (V_{CC} = 5.25V ± 0.5 V, V_{SS} = GND, Ta = 0 \sim +70 $^{\circ}$ C, unless otherwise noted.)

Item		Symbol	Test Condition	min	typ	max	Unit
	Port A		I _{OH} = -10 μA	3.5	_	_	V
	PORTA		I _{OH} = -100 μA	2.4	_	_	V
Output "High" Voltage	Port B	Vон	I _{OH} = -200 μA	2.4	-	_	٧
	PORTB		1 _{OH} = -1 mA	1.5	_	_	٧
	Port C		I _{OH} = -100 μA	2.4		_	٧
	Ports A and C		I _{OL} = 1.6 mA	_	-	0.5	V
Output "Low" Voltage	D- + D	VoL	I _{OL} = 3.2 mA	_	_	0.5	V
	Port B		I _{OL} = 10 mA	_		1.0	V
Input "High" Voltage	Ports A, B, C	V _{IH}		2.0	-	V _{cc}	V
Input "Low" Voltage	and D	VIL		-0.3	_	0.8	V
	D A		V _{in} = 0.8V	-500	_	_	μΑ
Input Leak Current	Port A	I _{IL}	V _{in} = 2V	-300	_	_	μΑ
	Ports B, C and D		V _{in} = 0.4V~V _{CC}	-20	T - "	20	μΑ

• A/D CONVERTER ELECTRICAL CHARACTERISTICS (V_{CC} = 5.25V±0.5V, V_{SS} = AV_{SS} = GMD, Ta = 0 \sim +70°C, unless otherwise noted.)

Item	Symbol	Test Condition	min	typ	max	Unit
Analog Power Supply Voltage	AV _{CC}		4.75	5.25	5.75	V
Analog Input Voltage	AV _{in}		0	_	V _{RH}	V
Reference Voltage	V _{BH}	4.75V ≦ V _{CC} ≦ 5.25V	4.0	-	Vcc	V
mererence vortage	V RH	5.25V < V _{CC} ≤ 5.75V	4.0	_	5.25	V
Analog Multiplexer Input Capacitance			_	_	7.5	pF
Resolution Power			_	8	_	Bit
Conversion Time		at 4MHz	76	76	76	t _{cyc}
Input Channels			4	4	4	Channel
Absolute Accuracy		Ta = 25°C	_	_	±1.5	LSB
Off-channel Leak Current		$AV_{in} = 5.0V$, $AV_{CC} = 4.75V$, $Ta = 25^{\circ}C$, On-channel $AV_{in} = 0V$	_	10	100	nA
Off-channel Leak Current		$AV_{in} = 0V$, $AV_{CC} = 4.75V$, $Ta = 25^{\circ}C$, On-channel $AV_{in} = 5V$	-100	-10	-	nA





(NOTE) 1. Load capacitance includes the floating capacitance of the probe and the jig etc.

2. All diodes are 1\$2074 (H) or equivalent.

Figure 1 Bus Timing Test Loads

SIGNAL DESCRIPTION

The input and output signals for the MCU, shown in PIN ARRANGEMENT, are described in the following paragraphs.

V_{CC} and V_{SS}

Voltage is supplied to the MCU using these two pins. V_{CC} is 5.25V ± 0.5 V. V_{SS} is the ground connection.

• INT₁/INT₂

This pin provides the capability for asynchronously applying an external interrupt to the MCU. Refer to INTERRUPTS for additional information.

XTAL and EXTAL

These pins provide connections for the on-chip clock circuit. A crystal (AT cut, 4 MHz maximum), a resistor or an external signal can be connected to these pins to provide a system clock with various stability/cost tradeoffs. Refer to INTERNAL OS-CILLATOR OPTIONS for recommendations about these inputs.

TIMER

This pin allows an external input to be used to count for the internal timer circuitry. Refer to TIMER 1 and TIMER 2 for additional information about the timer circuitry.

• RES

This pin allows resetting of the MCU at times other than the automatic resetting capability already in the MCU. Refer to RESETS for additional information.

NUM

This pin is not for user application and should be connected to V_{SS} .

• I/O Lines $(A_0 \sim A_7, B_0 \sim B_7, C_0 \sim C_6)$

There 23 lines are arranged into three ports (A, B and C). All lines are programmable as either inputs or outputs under software control of the Data Direction Register (DDR). Refer to INPUT/OUTPUT for additional information.

Input Lines (D₀ ~ D₅)

These are TTL compatible input lines, in location \$003. These also allow analog inputs to be used for an A/D converter. Refer to INPUT for additional information.

V_{CC} Standby

 V_{CC} Standby provides power to the standby portion of the RAM and the STBY PWR and RAME bits of the RAM Control Register. Voltage requirements depend on whether the MCU is in a powerup or powerdown state. In the powerup state, the power supply should provide V_{CC} and must reach V_{SB} before RES reaches 4.0V. During powerdown, V_{CC} standby must remain above V_{SBB} (min) to sustain the standby RAM and STBY PWR bit. While in powerdown operation, the standby current will not exceed I_{SBB} .

It is typical to power both V_{CC} and V_{CC} Standby from the same source during normal operation. A diode must be used between them to prevent supplying power to V_{CC} during powerdown operation shown Figure 2.

To sustain the standby RAM during powerdown, the following software or hardware are needed.

(1) Software

When clearing the RAM Enable bit (RAME) which is bit 6 of the RAM Control Register at location \$001F, the RAM is disabled.

V_{CC} Standby must remain above V_{SBB} (min).

(2) Hardware

When RAME pin is "Low" before powerdown, the RAM is disabled. V_{CC} Standby must remain above V_{SBB} (min).




Figure 2 Battery Backup for V_{CC} Standby

RAME

This pin is used for the external control of the RAM. When it is "Low" before powerdown, the RAM is disabled. If V_{CC} Standby remains above V_{SBB} (min), the standby RAM is sustained.

AVcc

This pin is used for the power supply of the A/D converter. When high accuracy is required, a different power source from V_{CC} is impressed as

 $AV_{CC} = 5.25 \pm 0.5V$ Connect to V_{CC} for all other cases.

AN₀ ~ AN₃

These pins allow analog inputs to be used for an A/D converter. These inputs are switched by the internal multiplexer and selected by bit 0 and 1 of the A/D Control Status Register (ADCSR: \$00E).

V_{RH} and AV_{SS}

The input terminal reference voltage for the A/D converter is "High" (V_{RH}) or "Low" (AV_{SS}) . AV_{SS} is fixed at 0V.

• Input Capture (IC)

This pin is used for input of Timer 2 control, in this case, Port C₅ should be configured as input. Refer to TIMER 2 for more details.

Output Compare (OC)

This pin is used for output of Timer 2 when the Output

Compare Register is matched with the Timer Data Register 2. In this case, Port C_6 should be configured as an output. Refer to TIMER 2 for more details.

MEMORY

The MCU memory is configured as shown in Figure 3. During the interrupt processing, the contents of the CPU registers are pushed onto the stack in the order shown in Figure 4. Since the stack pointer decrements during pushes, the low order byte (PCL) of the program counter is stacked first; then the high order three bits (PCH) are stacked. This ensures that the program counter is loaded correctly as the stack pointer increments when it pulls data from the stack. A subroutine call will cause only the program counter (PCH, PCL) contents to be pushed onto the stack.

Caution: - Self Test ROM Address Area

Self test ROM locations can not be used for a user program. If the user's program is in this location, it will be removed when manufacturing mask for production.





Figure 3 MCU Memory Structure





* For subroutine calls, only PCH and PCL are stacked

Figure 4 Interrupt Stacking Order

REGISTERS

The CPU has five registers available to the programmer, as shown in Figure 5 and explained below.




Figure 5 Programming Model

Accumulator (A)

The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.

Index Register (X)

The index register is an 8-bit register used for the indexed addressing mode and contains an 8-bit address that may be added to an offset value to create an effective address. The index register can also be used for limited calculations or data manipulations when using read/modify/write instructions. When not required by a code sequence being executed, the index register can be used as a temporary storage area.

• Program Counter (PC)

The program counter is a 12-bit register that contains the address of the next instruction to be executed.

Stack Pointer (SP)

The stack pointer is a 12-bit register that contains the address of the next free location on the stack. Initially, the stack pointer is set to location \$07F and is decremented as data is being pushed onto the stack and incremented while data is being pulled from the stack. The six most significant bits of the stack pointer are permanently set to 000001. During an MCU reset or reset stack pointer (RSP) instruction, the stack pointer is set to location \$07F. Subroutines and interrupts may be nested down to location \$041 which allows the programmer to use up to 31 levels of subroutine calls.

Condition Code Register (CC)

The condition code register is a 5-bit register in which each bit is used to indicate or flag the results of the instruction just executed. These bits can be individually tested by a program and specific action taken as a result of their state. Each individual condition code register bit is explained below.

Half Carry (H)

The half carry bit is used during arithmetic operations (ADD or ADC) to indicate that a carry occurred between bits 3 and 4.

Interrupt (I)

This bit is set to mask everything. If an interrupt occurs while this bit is set, it is latched and will be processed as soon as the interrupt bit is reset.

Negative (N)

The negative bit is used to indicate that the result of the last arithmetic, logical or data manipulation was negative (bit 7 in a result equal to a logical one).

Zero (Z

Zero is used to indicate that the result of the last arithmetic, logical or data manipulation was zero.

Carry/Borrow (C)

Carry/borrow is used to indicate that a carry or borrow out of the arithmetic logic unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions, shifts and rotates.

■ TIMER 1

The MCU timer circuitry is shown in Figure 6. The 8-bit counter, Timer Data Register 1 (TDR1), is loaded under program control and counts down toward zero as soon as the clock input is applied. When the TDR1 reaches zero, the timer interrupt request bit (bit 7) in the Timer Control Register 1 (TCR1) is set. The CPU responds to this interrupt by saving the present CPU state in the stack, fetching the timer 1 interrupt vector from locations \$FF8 and \$FF9 and executing the interrupt routine. The timer 1 interrupt can be masked by setting the timer interrupt mask bit (bit 6) in the TCR1. The interrupt bit (I bit) in the Condition Code Register also prevents a timer 1 interrupt from being processed.

The clock input to the timer 1 can be from an external source applied to the TIMER input pin or it can be the internal ϕ_2 signal. When ϕ_2 is used as the source, it can be gated by an input applied to the TIMER input pin allowing the user to easily perform pulse-width measurements. The timer 1 continues to count past zero, falling through to \$FF from zero and then continuing the count. Thus, the counter (TDR1) can be read at any time by reading the TDR1. This allows a

program to determine the length of time since a timer interrupt has occurred and not disturb the counting process.

At power-up or reset, the prescaler and the counter (TDR1) are initialized with all logical ones; the timer 1 interrupt request

bit (bit 7) is cleared and the timer 1 interrupt mask bit (bit 6) is set. In order to release the timer 1 interrupt, bit 7 of the TCR1 must be cleared by software.

(NOTE) If the MCU Timer 1 and Timer 2 are not used, the TIMER input pin must be grounded.





Figure 6 Timer Clock

• Timer Control Register 1 (TCR1: \$009)

The Timer Control Register 1 (TCR1) can control selection of clock input source and prescaler dividing ratio and timer interrupt.

Timer Control Register 1 (TCR1: \$009)



As shown in Table 1, the selection of the clock input source is ISO and IS1 in the TCR1 (bit 4 and bit 5) and 3 kinds of input are selectable. At reset, internal clock ϕ_2 controlled by the TIMER input (bit 4=1, bit5=0) is selected.

The prescaler dividing ratio is selected by MS0, MS1, and MS2 in the TCR1 (bit 0, bit 1, bit 2) as shown in Table 2. The dividing ratio is selectable from eight ways $(\div 1, \div 2, \div 4, \div 8, \div 16, \div 32, \div 64, \div 128)$. At reset, $\div 1$ mode is selected. The prescaler is initialized by writing in the TDR1.

Timer 1 interrupt mask bit (TIM) allows the Timer 1 into

interrupt at "0" and masks at "1". Timer 1 interrupt causes Timer 1 interrupt request bit (TIF) to be set. TIF must be cleared by software.

Table 1 Selection of Clock Input Source

TC	:R1	Clack Inquit Source			
Bit 5	Bit 4	Clock Input Source			
0	0	Internal Clock φ ₂ *			
0	1	φ ₂ Controlled by TIMER Input			
1	0				
1	1	Event Input From TIMER			

^{*} The TIMER input pin must be tied to V_{CC} , for uncontrolled ϕ_2 clock input.

Table 2 Selection of Prescaler Dividing Ratio

	TCR1		Brassler Dividing Batis
Bit 2	Bit 1	Bit 0	Prescaler Dividing Ratio
0	0	0	÷ 1
0	0	1	÷ 2
0	1	Ó	÷ 4
0	1	1	÷ 8
1	0	0	÷ 16
1	0	1	÷ 32
1	1	0	÷ 64
1	1	1	÷ 128

TIMER 2

The HD6805W1 includes an 8-bit programmable timer (Timer 2) which can not only measure the input waveform but also generate the output waveform. The pulse width for both input and output waveform can be varied from several microseconds to several seconds.

(NOTE) If the MCU Timer 1 and Timer 2 are not used, the TIMER input pin must be grounded.

Timer 2 hardware consists of the followings.

- an 8-bit control register 2
- an 8-bit status register 2
- · an 8-bit timer data register 2
- · an 8-bit output compare register
- an 8-bit input capture register
- a 5-bit prescaler control register 2
- a 7-bit prescaler 2

A block diagram of the timer 2 is shown in Figure 7.




Figure 7 Block Diagram of Timer 2

Timer Data Register 2 (TDR2: \$01C)

The main part of the Timer 2 is the 8-bit Timer Data Register 2 (TDR2) as free-running counter, which is driven by internal clock ϕ_2 or the TIMER input and increments the value. The values in the counter is always readable by software.

The Timer Data Register 2 is Read/Write register and is cleared at reset.

• Output Compare Register (OCR: \$01D)

The Output Compare Register (OCR) is an 8-bit Read/Write register used to control an output waveform. The contents of this register are always compared with those of the TDR2. When these two contents conform to each other, the flag (OCF) in the Timer Status Register 2 (TCR 2) is set and the value of the output level bit (OLVL) in the TCR2 is transferred to Port C6 (OC).

If Port C6's Data Direction Register (DDR) is "1" (output), this value will appear at Port C6 (OC). Then the values of OCF and OLVL can be changed for the next compare. The OCR is set to \$FF at reset.

Input Capture Register (ICR: \$01E)

The Input Capture Register (ICR) is an 8-bit Read-only register used to store the value of the TDR2 when Port Cs (IC) input transition occurs as defined by the input edge bit (IEDG) of the TCR2.

In order to apply Port Cs (IC) input to the edge detect circuit, the DDR of Port Cs should be cleared ("0").*

To ensure an input capture under all condition, Port C₅ (IC) input pulse width should be 2 Enable-cycles at least.


*The edge detect circuit always senses Port Cs (IC) even if the DDR is set with Port Cs output.



• Timer Control Register 2 (TCR2: \$01B)

The Timer Control Register 2 (TCR2) consists of an 5-bit register of which all bits can be read and written.

Timer Control Register 2 (TCR2: \$01B)



Bit 0 OLVL Output Level

This bit will appear at Port C₆ when the value in the TDR2 equals the value in the OCR, if the DDR of Port C₆ is set. It is cleared by reset.

Bit 1 IEDG Input Edge

This bit determines which level transition of Port Cs (IC) input will trigger a data store to ICR from the TDR2. When this function is used, it is necessary to clear DDR of Port Cs. When IEDG = 0, the negative edge triggers ("High" to "Low" transition). When IEDG = 1, the positive edge triggers ("Low" to "High" transition). It is cleared by reset.

Bit 2 TOIM Timer Overflow Interrupt Mask

When this bit is cleared, internal interrupt (TOI) is enabled by TOF interrupt but when set, interrupt is inhibited.

Bit 3 OCIM Output Compare Interrupt Mask

When this bit is cleared, internal interrupt (OCI) by OCF interrupt occurs. When set, interrupt is inhibited.

Bit 4 ICIM Input Capture Interrupt Mask

When this bit is cleared, internal interrupt (ICI) by ICF interrupt occurs. When set, interrupt is inhibited.

Timer Status Register 2 (TSR2: \$01A)


The Timer Status Register 2 (TSR2) is an 8-bit read-only register which indicates that;

- A proper level transition has been detected on the input pin with a subsequent transfer of the TDR2 value to the ICR (ICF).
- (2) A match has been found between the TDR2 and the OCR (OCF).

(3) The TDR2 is zero (TOF).

Each of the event can generate 3 kinds of internal interrupt request and is controlled by an individual inhibit bits in the TCR2. If the I bit in the Condition Code Register is cleared, priority vectors are generated in response to clearing each interrupt mask bit. Each bit is described below.

Timer Status Register 2 (TSR2: \$01A)



Bit 5 TOF Timer Overflow Flag

This read-only bit is set when the TDR2 contains \$00. It is cleared by reading the TSR2 followed by reading of the TDR2.

Bit 6 OCF Output Compare Flag

This read-only bit is set when a match is found between the OCR and the TDR2. It is cleared by reading the TSR2 and then writing to the OCR.

Bit 7 ICF Input Capture Flag

This read-only bit is set to indicate a proper level transition and cleared by reading the TSR2 and then reading the TCR2.


User can write into port C₆ by software.

Accordingly, after port C₆ has output by hardware and is immediately write into by software, simultaneous cyclic pulse control with a short width is easy.

• Prescaler Control Register 2 (PCR2: \$019)

The selection of clock input source and prescaler dividing ratio are performed by the Prescaler Control Register 2 (PCR2).

Prescaler Control Register 2 (PCR2: \$019)



The selection of clock input source is performed in three different ways by bit 4 and bit 5 of the PCR2, as shown in Table 3. At reset, internal clock ϕ_2 controlled by the TIMER input (bit 4=1, bit 5=0) is selected.

The prescaler dividing ratio is selected by three bits in the PCR2 (bits 0, 1, 2), as shown in Table 4. The dividing ratio can be selected in 8 ways (\div 1, \div 2, \div 4, \div 8, \div 16, \div 32, \div 64, \div 128). At reset, \div 1 (bit 0 = bit 1 = bit 2 = 0) is selected.

When writing into the PCR2, or when writing into the TDR2, prescaler is initialized to \$FF.

Table 3 Selection of Clock Input Source

PC	R2	Clock Innut Source
Bit 5	Bit 4	Clock Input Source
0	0	Internal Clock ϕ_2 *
0	1	φ ₂ Controlled by TIMER Input
1	0	
1	1	Event Input from TIMER

^{*} The TIMER input pin must be tied to $V_{\mbox{\footnotesize CC}},$ for uncontrolled ϕ_2 clock input.



Table 4 Selection of Prescaler Dividing Ratio

	PCR2		Prescaler Dividing Ratio
Bit 2	Bit 1	Bit 0	Frescaler Dividing Natio
0	0	0	÷ 1
0	0	1	÷ 2
0	1	0	÷ 4
0	1	1	÷ 8
1	0	0	÷ 16
1	0	1	÷ 32
1	1	0	÷ 64
1	1	1	÷ 128

CAUTION

The flag of the TSR2 will be sometimes cleared when manipulating or testing the TSR2 by Read/Modify/Write instruction shown in Table 5. Don't use these instructions for read/write/test operation of the TSR2 flags.

Table 5 Read/Modify/Write Instruction

Mnemonic	Op Code	# Bytes	# Cycles
INC	3C	2	6
DEC	3A	2	6
CLR	3F	2	6
COM	33	2	6
NEG	30	2	6
ROL	39	2	6
ROR	36	2	6
LSL	38	2	6
LSR	34	2	6
ASR	37	2	6
ASL	38	2	6
TST	3D	2	6

SELF CHECK

The MCU self check easily determines whether the LSI functions normally or not. When the MCU is connected as shown in Fig. 8, the outputs of port C3 (LED) flicker in normal operation.

RESETS

The MCU can be reset three ways; by initial power-up, by the external reset input (RES) and by an optional internal low voltage detect circuit, see Figure 9. All the I/O ports are initialized to input mode (DDRs are cleared) during reset.

During power-up, a minimum 100 milliseconds is needed before allowing the RES input to go "High". This time allows the internal crystal oscillator to stabilize. Connecting a capacitor to the RES input, as shown in Figure 10, typically provides sufficient delay.




Figure 8 Self Check Connections




Figure 9 Power Up and Reset Timing




Figure 10 Power Up Reset Delay Circuit



■ INTERNAL OSCILLATOR OPTIONS

The internal oscillator circuit is designed to require a minimum of external components. A crystal (AT cut, 4 MHz max), a resistor, a jumper wire or an external signal may be used to generate a system clock with various stability/cost tradeoffs. A manufacturing mask option is required to select either the

crystal oscillator or the RC oscillator circuit. Four different connection methods are shown in Figure 11. Crystal specifications are given in Figure 12. A resistor selection graph is shown in Figure 13. EXTAL may be driven with a duty cycle of 50% with XTAL connected to ground.




Figure 11 Internal Oscillator Options




Figure 13 Typical Resistor Selection Graph

INTERRUPTS

The MCU can be interrupted in seven different ways: through external interrupt input pin (INT1 and INT2), internal timer interrupt request (Timer 1, ICI, OCI and OFI) and a software interrupt instruction (SWI). INT2 and Timer 1 are generated by the same vector address. When interrupt occurs, processing of the program is suspended, the present CPU state is pushed onto the stack in the order shown in Figure 4. The interrupt mask bit (I) of the Condition Code Register is set and the external routine priority address is achieved from the special external vector address. After that, the external interrupt routine is executed. The interrupt service routines normally end with a return from interrupt (RTI) instruction which allows the CPU to resume processing of the program prior to the interrupt. The priority interrupts are shown in Table 6 with the vector address that contains the starting address of the appropriate interrupt routine. The interrupt sequence is shown as

Table 6 Interrupt Priorities

Interrupt	Priority	Vector Address
RES	1	\$FFE, \$FFF
SWI	2	\$FFC, \$FFD
ĪNT ₁	3	\$FFA,\$FFB
TIMER1/INT2	4	\$FF8, \$FF9
ICI	5	\$FF6, \$FF7
OCI	6	\$FF4, \$FF5
OFI	7	\$FF2, \$FF3




Figure 14 Interrupt Flowchart




Miscellaneous Register (MR: \$00A)

The vector address generated by the external interrupt (INT_2) is the same as that of TIMER1 as shown in Table 6. The Miscellaneous Register (MR) controls the $\overline{INT_2}$ interrupt.

Bit 7 (IRF) of the MR is used as an INT2 interrupt request flag. INT2 interrupt occurs at the INT2 negative edge, and IRF is set. INT2 interrupt or not can be proved by checking IRF by software in the interrupt routine of the vector address (\$FF8, \$FF9). IRF should be reset by software (BCLR instruction).

Bit 6 (IM) of the MR is an INT2 interrupt mask bit. When IM is set, INT2 interrupt is disabled. INT2 interrupt is also disabled by bit (I) of the Condition Code Register (CC) like other interrupts.

Miscellaneous Register (MR: \$00A)



IRF is available for both read and write. However, IRF is not writable by software. Therefore, INT2 interrupt cannot be requested by software. At reset, IRF is cleared and IM is set.

INPUT/OUTPUT

There are 23 input/output pins. All pins (port A, B, and C) are programmable as either inputs or outputs under software

control of the corresponding Data Direction Register (DDR). The port I/O programming is accomplished by writing the corresponding bit in the port DDR to a logic "1" for outpt or a logic "0" for input. On reset, all the DDRs are initialized to a logic "0" state to put the ports in the input mode. The port output registers are not initialized on reset but may be written to before setting the DDR bits to avoid undefined levels. When programmed as outputs, the latched output data is readable as input data, regardless of the logic levels at the output pin due to output loading; see Figure 15. When port B is programmed for outputs, it is capable of sinking 10 mA and sourcing 1 mA on each pin.

All input/output lines are TTL compatible as both inputs and outputs. Ports B and C are CMOS compatible as inputs. Port A is CMOS compatible as outputs. Figure 16 provides some examples of port connections.

Port C5 and C6 are also used for Timer 2.


When Port C₅ is used as Timer 2 Input Capture (IC), Port C₅'s DDR should be cleared (Port C₅ as input) and bit 4 (ICIM) in the Timer Control Register 2 (TCR2) should be cleared too. The Input Capture Register (ICR) stores the TDR2 when a Port C₅ input transition occurs as defined by bit 1 (IDEG) of the TCR2.


When Port C₆ is used as Timer 2 Output Compare (OC), Port C₆'s DDR should be set (Port C₆ as output). When the Output Compare Register (OCR) matches the TDR2, bit 0 (OLVL) in the TCR2 is set and OLVL will appear at Port C₆. Port C₆ is writable by software. But the writing by software is unavailable when a match between the TDR2 and the OCR is found at the same time.

INPUT


Port D is usable as either TTL compatible inputs or a 4-channel input for an A/D converter. Figure 17 shows port D logic configuration.

The Port D register at location \$003 stores TTL compatible inputs. When using as analog inputs for an A/D converter, refer to A/D CONVERTER.







Port A Programmed as output(s), driving CMOS and TTL load directly.



Port B Programmed as output(s), driving Darlington base directly.



Port B Programmed as output(s), driving LED(s) directly.
(c)



Port C Programmed as output(s), driving CMOS loads, using external pull-up resistors. (d)

Figure 16 Typical Port Connections

A/D CONVERTER

The HD6805W1 has an internal 8-bit A/D converter. The A/D converter, shown in Figure 18, includes 4 analog inputs (ANo to ANa), the Result Register (ADRR) and the Control Status Register (ADCSR).

CAUTION

The MCU has circuitry to protect the inputs against damage due to high static voltages or electric field; however, the design of the input circuitry for the A/D converter, $AN_0 \sim AN_3$, $V_{\rm RH}$ and $AV_{\rm CC}$, does not offer the same level of protection. Precautions should be taken to avoid applications of any voltage higher than maximum-rated voltage or handled in any environment producing high-static voltages.




Figure 17 Port D




Figure 18 A/D Converter Block Diagram



Analog Input (ANo to AN3)

Analog inputs ANo to AN3 accept analog voltages of 0V to 5V. The resolution is 8-bit (256 divisions) with a conversion time of $76~\mu s$ at 1 MHz. Analog conversion starts selecting analog inputs by bit 0 and bit 1 of the ADCSR analog input. Since the CPU is not required during conversion, other user programs can be executed.

Table 7 Analog Input Selection

AD	CSR	Analas Isania Sisani
Bit 1	Bit 0	Analog Input Signal
0	0	ΑN _o
0	1	AN ₁
1	0	AN ₂
1	1	AN ₃

• A/D Control Status Register (ADCSR: \$00E)

The Control Status Register (ADCSR) is used to select an analog input pin and confirm A/D conversion termination. An analog input pin is selected by bit 0 and bit 1 as shown in Table 7.

A/D conversion begins when the data is written into bit 0 and bit 1 of the ADCSR. When A/D conversion ends, bit 7 (CEND) is set. Bit 7 is reset after the ADRR is read. Even if bit 7 is set, A/D conversion execution still continues. To end the A/D conversion, the A/D Result Register (ADRR) stores the most current value. During A/D conversion execution, new data is written into the ADCSR selecting the input channel and the A/D conversion execution at that time is suspended. CEND is reset and new A/D conversion begins.

A/D Result Register (ADRR: \$00F)

When the A/D conversion ends, the result is set in the A/D Result Register (\$00F). When CEND of the ADCSR is set, converted result is obtained by reading the ADRR. Furthermore, CEND is cleared.

STANDBY RAM

The portion from \$020 to \$027 of the RAM can be used for the standby RAM.

When using the standby RAM, V_{CC} Standby should remain above V_{SBB} (min) during powerdown. Consequently, power is provided only to the standby RAM and STBY PWR bit of the RAM Control Register. 8 byte RAM is sustained with small power dissipation. The RAM including the standby RAM is controlled by the RAM Control Register (RCR) or RAME pin.





Figure 19 Standby RAM

RAM Control Register (RCR: \$01F)

This register at location S01F gives the status information about the RAM. When RAM Enable bit (RAME) is "0", the RAM is disabled. When V_{CC} Standby is greater than V_{SBB} , Standby Power bit (STBY PWR) is set and the standby RAM is sustained during powerdown.

RAM Control Register



Bit 6 RAM Enable

RAME bit is set or cleared by either software or hardware. When the MCU is reset, RAME bit is set and the RAM is enabled. If RAME bit is cleared, the user can neither read nor write the RAM.

When the RAM is disabled (logic "0"), the RAM address is invalid.

Bit 7 Standby bit

STBY PWR bit is cleared whenever V_{CC} standby decreases below V_{SBB} (min). This bit is a read/write status bit that the user can read. When this bit is set, it indicates that the standby power is applied and data in the standby RAM is valid.

RAME Signal

RAME bit in the RCR can be cleared when RAME pin goes "Low" by hardware (RAM is disabled). To make standby mode by hardware, set RAME pin "Low" during V_{CC} Standby remains above V_{SBB} (min) and powerdown sequence should be as shown in Fig. 20.

When RAME pin gets "Low" in the powerup state, RAME bit of the RCR is cleared and the RAM is disabled. During powerdown, RAME bit is sustained by V_{CC} Standby. When RAME pin gets "High" in the powerup state, RAME bit of the RCR is set and the RAM is enabled.

RAME pin can be used to control the RAM externally without software.




Figure 20 RAM Control Signal (RAME)

BIT MANIPULATION

The MCU has the ability to set or clear any single RAM or input/output port (except the data direction registers) with a single instruction (BSET and BCLR). Any bit in the page zero read only memory can be tested by using the BRSET and



BRCLR instructions, and the program branches as a result of its state. This capability to work with any bit in RAM, ROM or I/O allows the user to have individual flags in RAM or to handle single I/O bits as control lines. The example in Figure 21 shows the usefulness of the bit manipulation and test instructions. Assume that bit 0 of port A is connected to a zero crossing detector circuit and that bit 1 of port A is connected to the trigger of a TRIAC which powers the controlled hardware.

This program, which uses only seven bytes of ROM provides turn-on of the TRIAC within 14 microseconds of the zero crossing. The timer is also incorporated to provide turn-on at some later time which permits pulse-width modulation of the controlled power.



Figure 21 Bit Manipulation Example

ADDRESSING MODES

The MCU has ten addressing modes available for use by the programmer. These modes are explained and illustrated briefly in the following paragraphs.

Immediate

Refer to Figure 22. The immediate addressing mode accesses constants which do not change during program execution. Such instructions are two bytes long. The effective address (EA) is the PC and the operand is fetched from the byte following the opcode.

Direct

Refer to Figure 23. In direct addressing, the address of the operand is contained in the secondbyte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes in memory. All RAM space, I/O registers and 128 bytes of ROM are located in page zero to take advantage of this efficient memory addressing mode.

Extended

Refer to Figure 24. Extended addressing is used to reference any location in memory space. The EA is the contents of the two bytes following the opcode. Extended addressing instructions are three bytes long.

Relative

Refer to Figure 25. The relative addressing mode applies only

to the branch instructions. In this mode the contents of the byte following the opcode is added to the program counter when the branch is taken. EA = (PC) + 2 + Rel. Rel is the contents of the location following the instruction opcode with bit 7 being the sign bit. If the branch is not taken, Rel = 0, when a branch takes place, the program goes to somewhere within the range of +129 bytes to -127 bytes of the present instruction. These instructions are two bytes long.

Indexed (No Offset)

Refer to Figure 26. This mode of addressing accesses the lowest 256 bytes of memory. These instructions are one byte long and their EA is the contents of the index register.

Indexed (8-bit Offset)

Refer to Figure 27. The EA is calculated by adding the contents of the byte following the opcode to the contents of the index register. In this mode, 511 low memory locations are accessable. These instructions occupy two bytes.

Indexed (16-bit Offset)

Refer to Figure 28. This addressing mode calculates the EA by adding the contents of the two bytes following the opcode to the index register. Thus, the entire memory space may be accessed. Instructions which use this addressing mode are three bytes long.

Bit Set/Clear

Refer to Figure 29. This mode of addressing applies to instructions which can set or clear any bit on page zero. The lower three bits in the opcode specify the bit to be set or cleared while the byte following the opcode specifies the address in page zero.

Bit Test and Branch

Refer to Figure 30. This mode of addressing applies to instructions which can test any bit in the first 256 locations (\$00 through \$FF) and branch to any location relative to the PC. The byte to be tested is addressed by the byte following the opcode. The individual bit within that byte to be tested is addressed by the lower three bits of the opcode. The third byte is the relative address to be added to the program counter if the branch condition is met. These instructions are three bytes long. The value of the bit to be tested is written to the carry bit in the condition code register.

Implied

Refer to Figure 31. The implied mode of addressing has no EA. All of the information necessary to execute an instruction is contained in the opcode. Direct operations on the accumulator and the index register are included in this mode of addressing. In addition, control instructions such as SWI and RTI belong to this group. All implied addressing instructions are one byte long.




Figure 22 Immediate Addressing Example




Figure 23 Direct Addressing Example






Figure 24 Extended Addressing Example




Figure 25 Relative Addressing Example




Figure 26 Indexed (No Offset) Addressing Example




Figure 27 Indexed (8-Bit Offset) Addressing Example






Figure 28 Indexed (16-Bit Offset) Addressing Example




Figure 29 Bit Set/Clear Addressing Example






Figure 30 Bit Test and Branch Addressing Example




Figure 31 Implied Addressing Example



INSTRUCTION SET

The MCU has a set of 59 basic instructions. These instructions can be divided into five different types; register/memory, read/modify/write, branch, bit manipulation and control. Each instruction is breifly explained below. All of the instructions within a given type are presented in individual tables.

Register/Memory Instructions

Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory by using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to Table 8.

Read/Modify/Write Instructions

These instructions read a memory location or a register, modify or test its contents and write the modified value back to the memory or register. The TST instruction for test of negative or zero is an exception to the read/modify/write instructions since it does not perform the write. Refer to Table 9.

Branch Instructions

The branch instructional cause a branch from a program when a certain condition is met. Refer to Table 10.

Bit Manipulation Instructions

These instructions are used on any bit in the first 256 bytes of the memory. One group either sets or clears. The other group performs the bit test and branch operations. Refer to Table 11.

Control Instructions

The control instructions control the MCU operations during program execution. Refer to Table 12.

Alphabetical Listing

The complete instruction set is given in alphabetical order in Table 13.

Opcode Map

Table 14 is an opcode map for the instructions used on the MCU.

Addressing Modes

1

DD

3

CD

BD

2

HITACHI

Op: Operation Abbreviation # : Instruction Statement

Jump to Subroutine

JSR

Symbols:

Table 9 Read/Modify/Write Instructions

								Add	ressing l	Viodes						
Function	Mnemonic	Implied (A)		Implied (X)		Direct			Indexed (No Offset)			Indexed (8-Bit Offset)				
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Increment	INC	4C	1	4	5C	1	4	3C	2	6	7C	1	6	6C	2	7
Decrement	DEC	4A	1	4	5A	1	4	3A	2	6	7A	1	6	6A	2	7
Clear	CLR	4F	1	4	5F	1	4	3F	2	6	7F	1	6	6F	2	7
Complement	СОМ	43	1	4	53	1	4	33	2	6	73	1	6	63	2	7
Negate (2's Complement)	NEG	40	1	4	50	1	4	30	2	6	70	1	6	60	2	7
Rotate Left Thru Carry	ROL	49	1	4	59	1	4	39	2	6	79	1	6	69	2	7
Rotate Right Thru Carry	ROR	46	1	4	56	1	4	36	2	6	76	1	6	66	2	7
Logical Shift Left	LSL	48	1	4	58	1	4	38	2	6	78	1	6	68	2	7
Logical Shift Right	LSR	44	1	4	54	1	4	34	2	6	74	1	6	64	2	7
Arithmetic Shift Right	ASR	47	1	4	57	1	4	37	2	6	77	1	6	67	2	7
Arithmetic Shift Left	ASL	48	1	4	58	1	4	38	2	6	78	1	6	68	2	7
Test for Negative or Zero	тѕт	4D	1	4	5,D	1	4	3D	2	6	7D	1	6	6D	2	7

Symbols: Op: Operation Abbreviation # : Instruction Statement

Table 10 Branch Instructions

		Rela	tive Addressing I	Mode
Function	Mnemonic	Op Code	# Bytes	# Cycles 4 4 4 4 4 4 4 4 4 4 4 4 8
Branch Always	BRA	20	2	4
Branch Never	BRN	21	2	4
Branch IF Higher	ВНІ	22	2	4
Branch IF Lower or Same	BLS	23	2	4
Branch IF Carry Clear	BCC	24	. 2	4
(Branch IF Higher or Same)	(BHS)	24	2	4
Branch IF Carry Set	BCS	25	2	4
(Branch IF Lower)	(BLO)	25	2	4
Branch IF Not Equal	BNE	26	2	4
Branch IF Equal	BEQ	27	2	4
Branch IF Half Carry Clear	внсс	28	2	4
Branch IF Half Carry Set	BHCS	29	2	4
Branch IF Plus	BPL	2A	2	4
Branch IF Minus	BMI	2B	2	4
Branch IF Interrupt Mask Bit is Clear	ВМС	2C	2	4
Branch IF Interrupt Mask Bit is Set	BMS	2D	2	4
Branch IF Interrupt Line is Low	BIL	2E	2	4
Branch IF Interrupt Line is High	BIH	2F	2	4
Branch to Subroutine	BSR	AD	2	8

Symbols: Op: Operation Abbreviation #: Instruction Statement

Table 11 Bit Manipulation Instructions

		Addressing Modes								
Function	Mnemonic	E	it Set/Clear		Bit Test and Branch					
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles			
Branch IF Bit n is set	BRSET n (n=0 7)	_	_	_	2•n	3	10			
Branch IF Bit n is clear	BRCLR n (n=07)	_	_	_	01+2•n	3	10			
Set Bit n	BSET n (n=0 7)	10+2•n	2	7	_	-	_			
Clear bit n	BCLR n (n=0 7)	11+2•n	2	7	_	-	_			

Symbols: Op: Operation Abbreviation #: Instruction Statement

Table 12 Control Instructions

			Implied	
Function	Mnemonic	Op Code	# Bytes	# Cycles
Transfer A to X	TAX	97	1	2
Transfer X to A	TXA	9F	1	2
Set Carry Bit	SEC	99	1	2
Clear Carry Bit	CLC	98	1	2
Set Interrupt Mask Bit	SEI	9B	1	2
Clear Interrupt Mask Bit	CLI	9A	1	2
Software Interrupt	SWI	83	1	11
Return from Subroutine	RTS	81	1	6
Return from Interrupt	RTI	80	1	. 9
Reset Stack Pointer	RSP	9C	1	2
No-Operation	NOP	9D	1	2

Symbols: Op: Operation Abbreviation #: Instruction Statement



Table 13 Instruction Set

	T					Address	ing Modes			···		Cond	ition	ion Code	
Mnemonic	Implied	Imme- diate	Direct	Ex- tended	Re- lative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/ Clear	Bit Test & Branch	Н	ı	N	z	С
ADC		×	×	×		×	×	×			Λ	•	^	Λ	\wedge
ADD		×	×	×		×	×	×			Λ	•	٨	٨	Λ
AND		×	×	×		×	×	×			•	•	٨	٨	•
ASL	×		×			×	×				•	•	٨	Λ	Λ
ASR	×		×			×	×				•	•	٨	٨	Λ
ВСС					×						•	•	•	•	•
BCLR									x		•	•	•	•	•
BCS					×						•	•	•	•	•
BEQ					×						•	•	•	•	•
ВНСС					×						•	•	•	•	•
BHCS			t		×						•	•	•	•	•
вні					×						•	•	•	•	•
BHS	1				×						•	•	•	•	•
BIH					×						•	•	•	•	•
BIL			†		×						•	•	•	•	•
BIT	1	×	×	×	 	×	×	×			•	•	_	٨	•
BLO					×						•	•	•	•	•
BLS					×						•	•	•	•	•
BMC					×						•	•	•	•	•
BMI					×		-				•	•	•	•	•
BMS	1		 		×						•	•	•	•	•
BNE					×		ļ				•	•	•	•	•
BPL	-		-		×						•	•	•	•	•
BRA						-					•		•	•	•
BRN					X						•	•	•	•	•
			-		×						-	-			
BRCLR										×	•	•	•	•	^
BRSET	-		ļ							×	•	•	•	•	^ •
BSET									X						
	×				×						•	•	•	•	•
CLC	-										•	0	•	•	0
	x											+			
CLR	-		X			×	x				•	•	0	1	•
CMP	.	×	X	×		×		×				-	^	^	1
COM	X		X			×	X				•	•	^	^	1
CPX	l	×	×	X		×	×	×			•	•	^	^	^
DEC	×		X			×	×				•	•	^	^	•
EOR	-	X	x	×		×	×	×			•	•	^		•
INC	X		×			×	×				•	•	^	٨	•
JMP			x	×		×	×	×			•	•	•	•	•
JSR			x	×		x	x	x			•	•	•	•	•
LDA		×	×	x		×	x	×			•	•	^	^	•
LDX		×	x	x		×	×	х			•	•	Λ	Λ	•

Condition Code Symbols:

H Half Carry (From Bit 3)
I Interrupt Mask
N Negative (Sign Bit)
Z Zero

Carry Borrow Test and Set if True, Cleared Otherwise Not Affected

(to be continued)



Table 13 Instruction Set

			Α	ddressing	Modes						c	ond	ition	Cod	e
Mnemonic	Implied	Imme- diate	Direct	Ex- tended	Re- lative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/ Clear	Bit Test & Branch	Н	,	N	z	С
LSL	х		х			×	×				•	•	Λ	Λ	Λ
LSR	x		×			×	×				•	•	0	Λ	Λ
NEQ	x		×			×	×				•	•	٨	Λ	٨
NOP	x										•	•	•	•	•
ORA		×	×	×		×	×	×			•	•	٨	Λ	•
ROL	x		×			×	×				•	•	Λ	Λ	Λ
ROR	×		×			×	×				•	•	٨	٨	Λ
RSP	×										•	•	•	•	•
RTI	x										?	?	?	?	?
RTS	×										•	•	•	•	•
SBC		×	×	×		×	×	×			•	•	٨	^	Λ
SEC	×										•	•	•	•	1
SEI	×										•	1	•	•	•
STA			×	×		×	×	×			•	•	٨	^	•
STX			×	×		x	×	×			•	•	٨	^	•
SUB		×	×	×		×	×	×			•	•	^	Λ	^
SWI	×										•	1	•	•	•
TAX	×										•	•	•	•	•
TST	×		×			×	×	****			•	•	^	Λ	•
TXA	×										•	•	•	•	•

Condition Code Symbols:

H Half Carry (From Bit 3)
I Interrupt Mask
N Negative (Sign Bit)

Ň

Zero

Carry/Borrow Test and Set if True, Cleared Otherwise Not Affected

C ^ • ?

Load CC Register From Stack

Table 14 Opcode Map

	Bit Manip	oulation	Brnch		Read/	Modify/V	Vrite		Con	trol			Regi	ster/Men	nory]	
	Test & Branch	Set/ Clear	Rei	DIR	Α	×	,X1	,X0	IMP	IMP	IMM	DIR	EXT	,X2	,X1	,xo		
	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	+	HIGH
0	BRSET0	BSET0	BRA			NEQ			RTI*	-				SUB			0	
1	BRCLR0	BCLRO	BRN			_			RTS*	-				CMP			1	
2	BRSET1	BSET1	вні						_	_				SBC			2	•
3	BRCLR1	BCLR1	BLS			COM			SWI*	-				CPX			3	L
4	BRSET2	BSET2	BCC			LSR			_	_				AND			4	0
5	BRCLR2	BCLR2	BCS			_			_	-				BIT			5	w
6	BRSET3	BSET3	BNE			ROR			-	' -				LDA			6	
7	BRCLR3	BCLR3	BEQ			ASR			-	TAX	_			STA(+	1)		7	
8	BRSET4	BSET4	внсс			LSL/A	SL		_	CLC				EOR			8	_
9	BRCLR4	BCLR4	BHCS			ROL			-	SEC				ADC			9	
Α	BRSET5	BSET5	BPL			DEC			_	CLI				ORA			A	
В	BRCLR5	BCLR5	вмі			~			-	SEI				ADD			В	_
C	BRSET6	BSET6	вмс			INC			-	RSP	_			JMP(-	1)		C	_
D	BRCLR6	BCLR6	BMS			TST			-	NOP .	BSR*			JSR(-	3)		D	_
Ε	BRSET7	BSET7	BIL		-			-	-		LDX					E		
F	BRCLR7	BCLR7	він		CLR				-	TXA	-	STX(+1)					F	_
	3/10	2/7	2/4	2/6	1/4	1/4	2/7	1/6	1/*	1/2	2/2	2/4	3/5	3/6	2/5	1/4	T	-

[NOTE] 1. Undefined opcodes are marked with "--".
2. The number at the bottom of each column denote the number of bytes and the number of cycles required (Bytes/Cycles).

Mnemonics followed by a "*" require a different number of cycles as follows:

RTI 9
RTS 6
SWI 11
BSR 8
3. () indicate that the number in parenthesis must be added to the cycle count for that instruction.



HD6301V1, HD63A01V1, HD63B01V1 CMOS MCU (Microcomputer Unit)

The HD6301V1 is an 8-bit CMOS single-chip microcomputer unit, Object Code compatible with the HD6801. 4kB ROM, 128 bytes RAM, Serial Communication Interface (SCI), parallel I/O ports and multi function timer are incorporated in the HD6301V1. It is bus compatible with HMCS6800. Execution time of key instructions are improved and several new instructions are added to increase system throughput. The HD6301V1 can be expanded up to 65k words. Like the HMCS6800 family, I/O level is TTL compatible with +5.0V single power supply. As HD6301V1 is fabricated by the advanced CMOS process technology, power dissipation is extremely reduced. In addition to that, HD6301V1 has Sleep Mode and Standby Mode at lower power dissipation mode. Therefore flexible low power consumption application is possible.


■ FEATURES

- Object Code Upward Compatible with HD6801 Family
- Abundant On-Chip Functions Compatible with HD6801V0;
 4kB ROM,128 Bytes RAM,29 Parallel I/O Lines, 2 Lines of Data Strobe, 16-bit Timer, Serial Communication Interface
- Low Power Consumption Mode: Sleep Mode, Standby Mode
- Minimum Instruction Execution Time
 1μs (f=1MHz), 0.67μs (f=1.5MHz), 0.5μs (f=2MHz)
- Bit Manipulation, Bit Test Instruction
- Protection from System Upset: Address Trap, On-Code Trap
- Up to 65k Words Address Space
- Wide Operation Range

 $V_{CC}=3$ to 6V (f=0.1 \sim 0.5MHz), f=0.1 to 2.0MHz ($V_{CC}=5V\pm10\%$)


TYPE OF PRODUCTS

Type No.	Bus Timing
HD6301V1	1 MHz
HD63A01V1	1.5 MHz
HD63B01V1	2 MHz




■ PIN ARRANGEMENT

 HD6301V1P, HD63A01V1P, HD63B01V1P




 HD6301V1F, HD63A01V1F, HD63B01V1F




(Top View)

• HD6301V1CG, HD63A01V1CG, HD63B01V1CG



■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc}	-0.3 ~ +7.0	V
Input Voltage	V _{in}	-0.3 ~ V _{cc} +0.3	٧
Operating Temperature	Topr	0~+70	°C
Storage Temperature	T _{stg}	-55 ~ +150	°C

(NOTE) This product has protection circuits in input terminal from high static electricity voltage and high electric field. But be careful not to apply overvoltage more than maximum ratings to these high input impedance protection circuits. To assure the normal operation, we recommend V_{in}, V_{out}: V_{SS} ≤ (V_{in} or V_{out}) ≤ V_{CC}.

■ ELECTRICAL CHARACTERISTICS

DC CHARACTERISTICS (V_{CC} = 5.0V±10%, V_{SS} = 0V, Ta = 0~+70°C, unless otherwise noted.)

lt	em	Symbol	Test Condition	min	typ	max	Unit
	RES, STBY			V _{CC} -0.5	-	Vcc	
Input "High" Voltage	EXTAL	V _{IH}		V _{cc} x0.7	√ _{cc} ×0.7 –	+0.3	V
	Other Inputs			2.0	-	1	
Input "Low" Voltage	All Inputs	VIL		-0.3	_	0.8	٧
Input Leakage Current	NMI, IRQ1, RES, STBY	li _{in} l	$V_{in} = 0.5 \sim V_{CC} - 0.5 V$	-	_	1.0	μΑ
Three State (off-state) Leakage Current	$P_{10} \sim P_{17}, P_{20} \sim P_{24}, P_{30} \sim P_{37}, P_{40} \sim P_{47}, \overline{1S3}$	li _{TSI} l	V _{in} = 0.5~V _{CC} - 0.5V	-	1	1.0	μΑ
Output "High" Voltage	All Outputs	VoH	I _{OH} = -200μA	2.4	_	-	٧
Output High Voltage	All Outputs	∨он	I _{OH} = -10μA	V _{CC} -0.7	_	-	٧
Output "Low" Voltage	All Outputs	VoL	I _{OL} = 1.6mA	-	-	0.55	V
Input Capacitance	All Inputs	C _{in}	V_{in} =0V, f=1.0MHz, Ta = 25°C	-	-	12.5	ρF
Standby Current	Non Operation	Icc		_	2.0	15.0	μΑ
Comment Dissipation*			Operating(f=1MHz**)	_	6.0	10.0	^
Current Dissipation*		Icc	Sleeping (f=1MHz**)	_	1.0	2.0	mA
RAM Stand-By Voltage		VRAM		2.0	_	_	٧

^{*} V_{IH} min = V_{CC}-1.0V, V_{IL} max = 0.8V

typ. value $(f = x \text{ MHz}) = \text{typ. value } (f = 1 \text{ MHz}) \times x$ max, value (f = x MHz) = max, value $(f = 1 \text{ MHz}) \times x$

(both the sleeping and operating)

^{**} Current Dissipation of the operating or sleeping condition is proportional to the operating frequency. So the typ. or max, values about Current Dissipations at f = x MHz operation are decided according to the following formula;

• AC CHARACTERISTICS ($V_{CC} = 5.0V \pm 10\%$, $V_{SS} = 0V$, $T_a = 0 \sim +70^{\circ}$ C, unless otherwise noted.)

BUS TIMING

		Symbol	Test Con-	Н	6301	V1	HD	63A0	1V1	HD				
Item	rtem		Symbol	dition	min	typ	max	min	typ	max	min	typ	max	Unit
Cycle Time		t _{cyc}		1	_	10	0.666	_	10	0.5	_	10	μs	
Address Strobe P "High"	ulse Wi	dth	PWASH		220	_	-	150	-	-	110	-	_	ns
Address Strobe R	lise Tim	ie	tASr		_	_	20	_	_	20	_	-	20	ns
Address Strobe F	all Tim	е	t _{ASf}		-	_	20	_	_	20	-	_	20	ns
Address Strobe D	elay Ti	me	t _{ASD}		60	_	_	40	_	-	20	_	_	ns
Enable Rise Time	;		t _{Er}		-	_	20	_	_	20	_	_	20	ns
Enable Fall Time			t _{Ef}		_	_	20	_	_	20	_	_	20	ns
Enable Pulse Wid	th "Hig	h" Level	PWEH		450	_	_	300	_	_	220	_	_	ns
Enable Pulse Wid	Enable Pulse Width "Low" Level		PWEL		450	_	_	300	_	-	220	-	_	ns
Address Strobe to Enable Delay Time		t _{ASED}		60	_	-	40	_	-	20	-	_	ns	
Address Delay Time		t _{AD1}		-	_	250	_	_	190	_	_	160	ns	
Address Delay 11	Address Delay Time		t _{AD2}	Fig. 1 Fig. 2	-		250		_	190	_	_	160	ns
Address Delay Ti	Address Delay Time for Latch		t _{ADL}		-	_	250	_		190	_	_	160	ns
Data Set-up Time		Write	t _{DSW}		230	_	_	150	_	_	100	_	-	ns
Data Set-up Time	•	Read	tosa		.80	_	_	60	_	_	50	_	_	ns
Data Hold Time		Read	t _{HR}		0	_	_	0	_	_	0	_	_	ns
Data Hold Time		Write	t _{HW}		20	_	_	20	_	_	20	_	_	ns
Address Set-up T	ime for	Latch	t _{ASL}	1	60	_	_	40	_	_	20	_	-	ns
Address Hold Tir	Address Hold Time for Latch		tAHL		30	_	_	20	_	_	20	_	-	ns
Address Hold Time		t _{AH}		20	_	_	20	_	_	20	_	-	ns	
A ₀ ~ A ₇ Set-up Time Before E		t _{ASM}		200	_	-	110	_	-	60	_	_	ns	
Peripheral Read Bus		lultiplexed	(t _{ACCN})		-		650	-	_	395	_	-	270	ns
Access Time	Multiplexed Bus		(t _{ACCM})		_	_	650	-	_	395	_	_	270	ns
Oscillator stabilization Time		t _{RC}	Fig. 10	20	_	-	20	-	-	20	-	-	ms	
Processor Contro	Set-up	Time	t _{PCS}	Fig. 11	200	_	_	200	-	-	200	_	-	ns

PERIPHERAL PORT TIMING

Item			Symbol	Test Con-	н	6301	V1	HD	63A0	1V1	HD	Unit		
			Symbol	dition	min	typ	max	min	typ	max	min	typ	max	Oiiit
Peripheral Data Set-up Time	Port 1,	2, 3, 4	t _{PDSU}	Fig. 3	200	-	_	200	-	_	200	_	_	ns
Peripheral Data Hold Time Port 1, 2, 3, 4		t _{PDH}	Fig. 3	200	_	_	200	-	-	200	_	_	ns	
Delay Time, Enable Positive Transition to OS3 Negative Transition		t _{OSD1}	Fig. 5	_	_	300	-	_	300	-	-	300	ns	
Delay Time, Enable Positive Transition to OS3 Positive Transition			t _{OSD2}	Fig. 5	-	1	300	_	-	300	-	_	300	ns
Delay Time, Enable Negative Transition to Peripheral Data Valid Port 1, 2, 3, 4		t _{PWD}	Fig. 4	_	-	300	_	_	300	-	-	300	ns	
Input Strobe Pulse Width			tewis	Fig. 6	200	_	_	200	-	_	200	_	-	ns
Input Data Hold Ti	me	Port 3	t _{IH}	Fig. 6	150	-	_	150	_	_	150	_	_	ns
Input Data Setup T	ime	Port 3	t _{IS}	Fig. 6	0	_	_	0			0			ns

^{*} Except P₂₁

TIMER, SCI TIMING

ltem	Comp. al	Test Con-	HD6301V1			HD63A01V1			н	Unit		
rtem	Symbol	dition	min	typ	max	min	typ	max	min	typ	max	
Timer Input Pulse Width	tpwT		2.0	_	_	2.0	_	_	2.0	_	-	t _{cyc}
Delay Time, Enable Positive Transition to Timer Out	t _{TOD}	Fig. 7	-	-	400	-	-	400	-	-	400	ns
SCI Input Clock Cycle	t _{Scyc}		2.0	_	-	2.0	_	-	2.0	-	-	t _{cyc}
SCI Input Clock Pulse Width	tpwsck		0.4	-	0.6	0.4	_	0.6	0.4	-	0.6	t _{Scyc}

MODE PROGRAMMING

Item	Symbol	Test	HD6301V1			HD63A01V1			HD63B01V1			Unit
rtem		dition	min	typ	max	min	typ	max	min	typ	max	
RES "Low" Pulse Width	PWRSTL		3	_	_	3	-	_	3	-	-	t _{cyc}
Mode Programming Set-up Time	t _{MPS}	Fig. 8	2	_	-	2	-	_	2	_	_	t _{cyc}
Mode Programming Hold Time	t _{MPH}		150	-	_	150	-	_	150	_	-	ns




Figure 1 Expanded Multiplexed Bus Timing








Figure 2 Expanded Non-Multiplexed Bus Timing




*Port 3 Non-Latched Operation

Figure 3 Port Data Set-up and Hold Times (MCU Read)



MCU Write

Figure 4 Port Data Delay Times (MCU Write)



*Access matches Output Strobe Select (OSS = 0, a read; OSS = 1, a write)

Figure 5 Port 3 Output Strobe Timing (Single Chip Mode)




Figure 6 Port 3 Latch Timing (Single Chip Mode)






Figure 9 Bus Timing Test Loads (TTL Load)




Figure 11 Reset Timing


■ FUNCTIONAL PIN DESCRIPTION


V_{CC}, V_{SS}

These two pins are used for power supply and GND. Recommended power supply voltage is $5V \pm 10\%$. 3 to 6V can be used for low speed operation ($100 \sim 500 \text{ kHz}$).

XTAL, EXTAL

These two pins are connected with parallel resonant fundamental crystal, AT cut. For instance, in order to obtain the system clock 1MHz, a 4MHz resonant fundamental crystal is used because the devide by 4 circuitry is included. EXTAL accepts an external clock input of duty 50% (±10%) to drive, then internal clock is a quarter the frequency of an external clock. External driving frequency will be less than 4 times as maximum internal clock. For external driving, XTAL pin should be open. An example of connection circuit is shown in Fig. 12.





(a) Crystal Interface

• Stand', (STBY)

This pin is used to place the MCU in the Standby mode. If this goes to "Low" level, the oscillation stops, the internal clock is tied to V_{SS} or V_{CC} and the MCU is reset. In order to retain information in RAM during standby, write "0" into RAM enable bit (RAME). RAME is bit 6 of the RAM Control Register at address \$0014. This disables the RAM, so the contents of RAM is guaranteed. For details of the standby mode, see the Standby section.

Reset (RES)

This input is used to reset the MCU. RES must be held "Low" for at least 20ms when the power starts up. It should be noted that, before clock generator stabilize, the internal state and I/O ports are uncertain, because MCU can not be reset without clock. To reset the MCU during system operation, it must be held "Low" for at least 3 system clock cycles. From the third cycle, all address buses become "High-impedance" and it continues while RES is "Low". If RES goes to "High", CPU does the following.

- (1) I/O Port 2 bits, 2,1,0 are latched into bits PC2, PC1, PC0 of program control register.
- (2) The contents of the two Start Addresses, \$FFFE, \$FFFF are brought to the program counter, from which program starts (see Table 1).
- (3) The interrupt mask bit is set. In <u>order</u> to have the CPU recognize the maskable interrupts <u>IRQ1</u> and <u>IRQ2</u>, clear it before those are used.

• Enable (E)

This output pin supplies system clock. Output is a single-phase, TTL compatible and 1/4 of the crystal oscillation frequency. It will drive two LS TTL load and 40pF.

• Non maskable Interrupt (NMI)

When the falling edge of the input signal of this pin is recognized, NMI sequence starts. The current instruction is continued to complete, even if \overline{NMI} signal is detected. Interrupt mask bit in Condition Code Register has no effect on NMI detection. In response to NMI interrupt, the information of Program Counter, Index Register, Accumulators, and Condition Code Register are stored on the stack. On completion of this sequence, vectoring address \$FFFC and \$FFFD are generated to load the contents to the program counter. Then the CPU branch to a non maskable interrupt service routine.

● Interrupt Request (IRQ1)

This level sensitive input requests maskable interrupt sequence. When $\overline{IRQ_i}$ goes to "Low", the CPU waits until it completes the current instruction that is being executed. Then, if the interrupt mask bit in Condition Code Register is not set, CPU begins interrupt sequence; otherwise, interrupt request is neglected.

Once the sequence has started, the information of Program Counter, Index Register, Accumulators, Condition Code Register are stored on the stack. Then the CPU sets the interrupt mask bit so that no further maskable interrupts may be responded.

Table 1 Interrupt Vectoring memory map

Interrupt MSB LSB Highest RES Priority FFFF FFFF FFEE TRAP FFEF FFFC FFFD NMI FFFA FFFR Software Interrupt (SWI) IRQ, (or IS3) FFF8 FFF9 FFF6 FFF7 ICF (Timer Input Capture) OCF (Timer Output Compare) FFF4 FFF5 FFF2 FFF3 TOF (Timer Overflow)

SCI (RDRF + ORFE + TDRE)

Lowest Priority FFFO

At the end of the cycle, the CPU generates 16 bit vectoring addresses indicating memory addresses \$FFF8 and \$FFF9, and load the contents to the Program Counter, then branch to an interrupt service routine.

FFF1

The Internal Interrupt will generate signal $(\overline{IRQ_2})$ which is quite the same as $\overline{IRQ_1}$ except that it will use the vector address \$FFF0 to \$FFF7.

When IRQ1 and IRQ2 are generated at the same time, the former precede the latter. Interrupt Mask Bit in the condition code register, if being set, will keep the both interrupts off.

 $\overline{IRQ_1}$ has no internal latch. Therefore, if $\overline{IRQ_1}$ is removed during suspension, that $\overline{IRQ_1}$ is ignored.

On occurrence of Address error or Op-code error, TRAP interrupt is invoked. This interrupt has priority next to \overline{RES} . Regardless of the Interrupt Mask Bit condition, the CPU will start an interrupt sequence. The vector for this interrupt will be \$FFEE, \$FFEF.

The following pins are available only in single chip mode.

Input Strobe (IS3) (SC1)

This signal controls $\overline{IS3}$ interrupt and the latch of Port 3. When the falling edge of this signal is detected, the flag of Port 3 Control Status Register is set.

For detailed explanation of Port 3 Control Status Register, see the I/O PORT 3 CONTROL STATUS REGISTER section.

Output Strobe (OS3) (SC2)

This signal is used to send a strobe to an external device, indicating effective data is on the I/O pins. The timing chart for Output Strobe are shown in Figure 5.

The following pins are available for Expanded Modes.

● Read/Write (R/W) (SC₂)

This TTL compatible output signal indicates peripheral and memory devices whether CPU is in Read ("High"), or in Write ("Low"). The normal stand-by state is Read ("High"). Its output will drive one TTL load and 90pF.

• I/O Strobe (IOS) (SC1)

In expanded non multiplexed mode 5 of operation, \overline{IOS} goes to "Low" only when A₉ through A₁₅ are "0" and A₈ is "1". This allows external access up to 256 addresses from \$0100 to \$01FF in memory. The timing chart is shown in Figure 2.

Address Strobe (AS) (SC₁)

In the expanded multiplexed mode, address strobe signal appears at this pin. It is used to latch the lower 8 bits addresses multiplexed with data at Port 3. The 8-bit latch is controlled by address strobe as shown in Figure 18. Thereby, I/O Port 3 can become data bus during E pulse. The timing chart of this signal is shown in Figure 1.

Address Strobe (AS) is sent out even if the internal address area is accessed.

■ PORTS

There are four I/O Ports on HD6301V1 MCU (three 8-bit ports and one 5-bit port). 2 control pins are connected to one of the 8-bit port. Each port has an independent write-only data direction register to program individual I/O pins for input or output.*

When the bit of associated Data Direction Register is "1". I/O pin is programmed for output, if "0", then programmed for an input.

There are four ports: Port 1, Port 2, Port 3, and Port 4. Addresses of each port and associated Data Direction Registers are shown in Table 2.

* Only one exception is bit 1 of Port 2 which becomes either a data input or a timer output. It cannot be used as an output port.

RES does not affect I/O port Data Register. Therefore, just after RES, Data Register is uncertain. Data Direction Registers are reset.

Table 2 Port and Data Direction Register Addresses

Ports	Port Address	Data Direction Register Address
I/O Port 1	\$0002	\$0000
I/O Port 2	\$0003	\$0001
I/O Port 3	\$0006	\$0004
I/O Port 4	\$0007	\$0005

I/O Port 1

This is an 8-bit port, each bit being defined individually as input or outputs by associated Data Direction Register. The 8-bit output buffers have three-state capability, maintaining in high impedance state when they are used for input. In order to be read accurately, the voltage on the input lines must be more than 2.0V for logic "1" and less than 0.8 V for logic "0".

These are TTL compatible. After the MCU has been reset, all I/O lines of Port 1 are configured as inputs in all modes except mode 1. In all modes except expanded non multiplexed mode (Mode 1), Port 1 is always parallel I/O. In mode 1, Port 1 will be output line for lower order address lines (Ao to A7).

• 1/O Port 2

This port has five lines, whose I/O direction depends on its data direction register. The 5-bit output buffers have three-state capability, going high impedance state when used as inputs. In order to be read accurately, the voltage on the input lines must be more than 2.0V for logic "1" and less than 0.8V for logic "0". After the MCU has been reset, I/O lines are configured as inputs. These pins of Port 2 (pins P20, P21, P22 of the chip) are used to program the mode of operation during reset. The values of these three pins during reset are latched into the upper 3 bits (bit 7, 6 and 5) of Port 2 Data Register, which is explained in the MODE SELECTION section.

In all modes, Port 2 can be configured as I/O lines. This port also provides access to the Serial I/O and the Timer. However, note that bit 1 (P_{21}) is the only pin restricted to data input or Timer output.

I/O Port 3

This is an 8-bit port which can be configured as I/O lines, a data bus, or an address bus multiplexed with data bus. Its function depends on hardware operation mode programmed by the user using 3 bits of Port 2 during Reset. Port 3 as a data bus is bi-directional. For an input from peripherals, regular TTL level must be supplied, that is greater than 2.0V for a logic "1" and less than 0.8V for a logic "0". This TTL compatible three-state buffer can drive one TTL load and 90pF. In the expanded Modes, data direction register will be inhibited after Reset and data direction will depend on the state of the R/W line. Function of Port 3 is shown below.

Single Chip Mode (Mode 7)

Parallel Inputs/Outputs as programmed by its corresponding Data Direction Register.

There are two control lines associated with this port in this mode, an input strobe (IS3) and an output strobe (OS3), both being used for handshaking. They are controlled by I/O Port 3 Control/Status Register. Function of these two control lines of Port 3 are summarized as follows:

- (1) Port 3 input data can be latched using IS3 (SC1) as a input strobe signal.
- (2) OS3 can be generated by CPU read or write to Port 3's data register.
- (3) IRQ1 interrupt can be generated by an IS3 falling edge.

Port 3 strobe and latch timing is shown in Figs. 5 and 6 respectively.

I/O Port 3 Control/Status Register is explained as follows:

I/O Port 3 Control/Status Register

	7	6	5	4	3	2	1	0
	is3	ī s 3	×	oss	LATCH	x	×	×
\$000F	FLAG	IRQ; ENABLE			ENABLE			

Bit 0 Not used.

Bit 1 Not used.

Bit 2 Not used.

Bit 3 LATCH ENABLE.

Bit 3 is used to control the input latch of Port 3. If the bit is set at "1", the input data on Port 3 is latched by the falling edge of $\overline{IS3}$. The latch is released by the MCU read to Port 3; now new data can be latched again by $\overline{IS3}$ falling edge. Bit 3 is cleared by a reset. If this bit is "0", $\overline{IS3}$ does not affect I/O Port 3 latch operation.

Bit 4 OSS (Output Strobe Select)

This bit identifies the cause of output strobe generation: a write operation or read operation to I/O Port 3. When the bit is cleared, the strobe will be generated by a read operation to Port 3. When the bit is not cleared, the strobe will be generated by a write operation. Bit 4 is cleared by a reset.

Bit 5 Not used.

Bit 6 IS3 IRQ1 ENABLE.

If this bit is set, $\overline{IRQ_1}$ interrupt by $\overline{IS3}$ Flag is enabled. Otherwise the interrupt is disabled. The bit is cleared by a reset.

Bit 7 IS3 FLAG.

Bit 7 is a read-only bit which is set by the falling edge of IS3 (SC1). It is cleared by a read of the Control/Status Register followed by a read/write of I/O Port 3. The bit is cleared by reset.

Expanded Non Multiplexed Mode (mode 1,5)

In this mode, Port 3 becomes data bus. (Do \sim D7)

Expanded Multiplexed Mode (mode 0, 2, 4, 6)

Port 3 becomes both the data bus $(D_0 \sim D_7)$ and lower bits of the address bus $(A_0 \sim A_7)$. An address strobe output is "High" while the address is on the port.

• I/O Port 4

This is an 8-bit port that becomes either I/O or address outputs depending on the selected operation mode. In order to be read accurately, the voltage at the input lines must be greater than 2.0V for a logic "1", and less than 0.8V for a logic "0". For outputs, each line is TTL compatible and can drive one TTL load and 90pF. Function of Port 4 for each mode is explained below.

Single Chip Mode (Mode 7): Parallel Inputs/Outputs as programmed by its associated data direction register.

Expanded Non Multiplexed Mode (Mode 5): In this mode, Port 4 becomes the lower address lines (Ao to A7) by writing "1"s on the data direction register. After reset, this port becomes inputs. In order to use these pins as addresses, they should be programmed as outputs.

When all of the eight bits are not required as addresses, the remaining lines can be used as I/O lines (Inputs only).

Expanded Non Multiplexed Mode (Mode 1): In this mode, Port 4 becomes output for upper order address lines (As to A15) regardless of the value of the direction register.

Expanded Multiplexed Mode (Mode 6): In this mode, Port 4 becomes the upper address lines (As to A1s). After reset, this

port becomes inputs. In order to use these pins as addresses, they should be programmed as outputs. When all of the eight bits are not required, the remaining lines can be used as I/O lines (input only).


Expanded Multiplexed Mode (Mode 0, 2, 4): In this mode, Port 4 becomes output for upper order address lines (A₈ to A₁₅) regardless of the value of data direction register.

The relation between each mode and I/O Port 1 to 4 is summarized in Table 3.

MODE SELECTION

The operation mode after the reset must be determined by the user wiring the P_{20} , P_{21} and P_{22} pins externally. These three pins are lower order bits; I/O 0, I/O 1, I/O 2 of Port 2. They are latched into the control bits PC0, PC1, PC2 of I/O Port 2 register when reset goes "High". I/O Port 2 Register is shown below.

Port 2 DATA REGISTER



An example of external hardware used for Mode Selection is shown in Fig. 13. The HD14053B is used to separate the peripheral device from the MCU during reset. It is necessary if the data may conflict between peripheral device and Mode generation circuit.

No mode can be changed through software because the bits 5, 6, and 7 of Port 2 Data Register are read-only. The mode selection of the HD6301V1 is shown in Table 4.

The HD6301V1 operates in three basic modes: (1) Single Chip Mode; (2) Expanded Multiplexed Mode (compatible with the HMCS6800 peripheral family), (3) Expanded Non Multiplexed Mode (compatible with HMCS6800 peripheral family).

• Single Chip Mode (Mode 7)

In the Single Chip Mode, all ports will become I/O. This is shown in Figure 15. In this mode, SC₁, SC₂ pins are configured for control lines of Port 3 and can be used as input strobe (IS3) and output strobe (OS3) for data handshaking.

Expanded Multiplexed Mode (Mode 0, 2, 4, 6)

In this mode, Port 4 is configured for I/O (inputs only) or address lines. The data bus and the lower order address bus are multiplexed in Port 3 and can be separated by the Address Strobe.

Port 2 is configured for 5 parallel I/O or Serial I/O, or Timer, or any combination thereof. Port 1 is configured for 8 parallel I/O. In this mode, HD6301V1 is expandable up to 65k words (See Fig. 16).

• Expanded Non Multiplexed Mode (Mode 1, 5)

In this mode, the HD6301V1 can directly address HMCS6800 peripherals with no external logic. In mode 5, Port 3 becomes a data bus. Port 4 becomes Ao to A7 address bus or partial address bus and I/O (inputs only). Port 2 is configured for a parallel I/O, Serial I/O, Timer or any combination thereof.

Port 1 is configured as a parallel I/O only.

In this mode, HD6301V1 is expandable to 256 locations. In mode 1, Port 3 becomes a data bus and Port 1 becomes Ao to A7 address bus, and Port 4 becomes As to A15 address bus.

In this mode, the HD6301V1 is expandable to 65k words with no external logic. (See Fig. 17)

• Lower Order Address Bus Latch

Because the data bus is multiplexed with the lower order

address bus in Port 3 in the expanded multiplexed mode, address bits must be latched. It requires the 74LS373 Transparent octal D-type to latch the LSB. Latch connection of the HD6301V1 is shown in Figure 18.





Figure 13 Recommended Circuit for Mode Selection



	7	ru	th '	Table	
Contr	ol l	npu	it	On Switch	
Inhibit	S	ele	ct	On divitor	_
	С	В	A	HD14053B	
0	0	0	0	Z _o Y _o X _o	
0	0	0	1	Zo Yo X	
0	0	1	0	Z _o Y, X _o	_
0	0	1	1	Z, Y, X,	_
0	1	0	0	Z, Y, X.	_
0	1	0	1	Z, Y, X,	_
0	1	1	0	Z, Y, X.	_
0	1	1	1	Z, Y, X,	_
1	X	X	X	-	_

Figure 14 HD14053B Multiplexers/De-Multiplexers




Figure 15 HD6301V1 MCU Single-Chip Mode




Figure 16 HD6301V1 MCU Expanded Multiplexed Mode






Figure 17 HD6301V1 MCU Expanded Non Multiplexed Mode




Figure 18 Latch Connection

Summary of Mode and MCU Signal

This section gives a description of the MCU signals for the various modes. SC_1 and SC_2 are signals which vary with the mode.

Table 3 Feature of each mode and lines

мог	DE	PORT 1 Eight Lines	PORT 2 Five Lines	PORT 3 Eight Lines	PORT 4 Eight Lines	SC,	SC₂
SINGLE CHI	P (Mode 7)	1/0	1/0	1/0	1/0	īS3 (I)	OS3 (O)
EXPANDED (Mode 0, 2,		1/0	1/0	ADDRESS BUS (A ₀ ~ A ₇) DATA BUS (D ₀ ~ D ₇)	ADDRESS BUS*	AS(O)	R/₩(O)
EXPANDED	(Mode 5)	1/0	1/0	DATA BUS (D ₀ ~ D ₇)	ADDRESS BUS* (A ₀ ~A ₇)	IOS(O)	R/W(O)
NON-MUX	(Mode 1)	ADDRESS BUS (A ₀ ~ A ₇)	1/0	DATA BUS (D ₀ ~ D ₇)	ADDRESS BUS (A ₈ ~ A ₁₅)	Not Used	R/W(O)

^{*}These lines can be substituted for I/O (Input Only) (except Mode 0, 2, 4)

SC = Strobe Control
AS = Address Strobe

Table 4 Mode Selection Summary

Mode	P., (PC2)	P. (PC1)	P. (PČO)	ROM	RAM	Interrupt Vectors	Bus Mode	Operating Mode
7	н	Н	н	ı	1	1	ı	Single Chip
6	н	н	L	1	1	1	MUX(4)	Multiplexed/Partial Decode
5	н	L	н	1	1	ı	NMUX(4)	Non-Multiplexed/Partial Decode
4	н	L	L	E(2)	J(1)	E	MUX	Multiplexed/RAM
3	L	н	н	_	-	_	_	Not Used
2	Ľ	н	L	E ⁽²⁾	_[(1)	E	MUX	Multiplexed/RAM
1	L	L	н	E(2)	1	E	NMUX	Non-Multiplexed
0	L	L	L	1	1	J(3)	MUX	Multiplexed Test

LEGEND :

I — Internal E — External

MUX — Multiplexed NMUX — Non-Multiplexed

L – Logic "0" H – Logic "1"

(NOTES)

- 1) Internal RAM is addressed at \$0080.
- 2) Internal ROM is disabled.
- 3) Reset vector is external for 3 or 4 cycles after RES goes "high".
- 4) Idle lines of Port 4 address outputs can be assigned to Input Port.

■ Memory Map

The MCU can provide up to 65k byte address space depending on the operating mode. Fig. 19 shows a memory map for each operating mode. The first 32 locations of each map are for the MCU's internal register only, as shown in Table 5.

Table 5 Internal Register Area

Register	Address
Port 1 Data Direction Register****	00,
Port 2 Data Direction Register ****	01
Port 1 Data Register	02 *
Port 2 Data Register	03
Port 3 Data Direction Register ****	04**
Port 4 Data Direction Register ****	05***
Port 3 Data Register	06
Port 4 Data Register	07***
Timer Control and Status Register	08
Counter (High Byte)	09
Counter (Low Byte)	OA.
Output Compare Register (High Byte)	ОВ
Output Compare Register (Low Byte)	ос
Input Capture Register (High Byte)	OD.
Input Capture Register (Low Byte)	OE
Port 3 Control and Status Register	0F**
Rate and Mode Control Register	10
Transmit/Receive Control and Status Register	11
Receive Data Register	12
Transmit Data Register	13
RAM Control Register	14
Reserved	15-1F

- * External address in Mode 1
- ** External address in Modes 0, 1, 2, 4, 6; cannot be accessed in Mode 5
- *** External address in Modes 0, 1, 2, 4
- **** 1 = Output, 0 = Input





Figure 19 HD6301V1 Memory Maps



(to be continued)

Figure 19 HD6301V1 Memory Maps




Figure 19 HD6301V1 Memory Maps

■ PROGRAMMABLE TIMER

The HD6301V1 contains 16-bit programmable timer which may be used to make measurement of input waveform. In addition to that it can generate an output waveform by itself. For both input and output waveform, the pulse width may vary from a few microseconds to several seconds.

The timer hardware consists of

- · an 8-bit control and status register
- · a 16-bit free running counter
- · a 16-bit output compare register, and
- · a 16-bit input capture register

A block diagram of the timer is shown in Figure 20.




Figure 20 Programmable Timer Block Diagram

• Free Running Counter (\$0009: \$000A)

The key element in the programmable timer is a 16-bit free running counter, that is driven by an E (Enable) clock to increment its values. The counter value will be read out by the CPU software at any time with no effects on the counter. Reset will clear the counter.


When the MSB of this counter is read, the LSB is stored in temporary latch. The data is fetched from this latch by the subsequent read of LSB. Thus consistent double byte data can be read from the counter.

When the CPU writes arbitrary data to the MSB (\$09), the value of \$FFF8 is being pre-set to the counter (\$09, \$0A) regardless of the write data value. Then the CPU writes arbitrary data to the LSB (\$0A), the data is set to the "Low" byte of the counter, at the same time, the data preceedingly written in the MSB (\$09) is set to "High" byte of the counter.

When the data is written to this counter, a double byte store instruction (ex. STD) must be used. If only the MSB of counter is written, the counter is set to \$FFF8.

The counter value written to the counter using the double byte store instruction is shown in Figure 21.

To write to the counter may disturb serial operations, so it should be inhibited during using the SCI in internal clock mode.



(5AF3 written to the counter)

Figure 21 Counter Write Timing

• Output Compare Register (\$000B:\$000C)

This is a 16-bit read/write register which is used to control an output waveform. The contents of this register are constantly being compared with current value of the free running counter.

When the contents match with the value of the free running counter, a flag (OCF) in the timer control/status register (TCSR) is set and the current value of an output level Bit (OLVL) in the TCSR is transferred to Port 2 bit 1. When bit 1 of the Port 2 data direction register is "1" (output), the OLVL value will appear on the bit 1 of Port 2. Then, the value of Output Compare Register and Output level bit may be changed for the next compare.

The output compare register is set to \$FFFF during reset. The compare function is inhibited at the cycle of writing to the high byte of the output compare register and at the cycle just after that to ensure valid compare. It is also inhibited in same manner at writing to the free running counter.

In order to write a data to Output Compare Register, a double byte store instruction (ex. STD) must be used.

• Input Capture Register (\$000D:\$000E)

The input capture register is a 16-bit read-only register used to hold the current value of free running counter when the proper transition of an external input signal occurs.

The input transition change required to trigger the counter transfer is controlled by the input edge bit (IEDG).

To allow the external input signal to go in the edge detect unit, the bit of the Data Direction Register corresponding to bit 0 of Port 2 must have been cleared (to zero).

To insure input capture in all cases, the width of an input pulse requires at least 2 Enable cycles.


Timer Control/Status Register (TCSR) (\$0008)

This is an 8-bit register. All 8 bits are readable and the lower 5-bit may be written. The upper 3 bits are read-only, indicating the timer status information as is shown below.

- (1) A proper transition has been detected on the input pin (ICF).
- (2) A match has been found between the value in the free running counter and the output compare register (OCF).
- (3) When counting up to \$0000 (TOF).

Each flag has an individual enable bit in TCSR which determines whether or not an interrupt request may occur $(\overline{IRQ_2})$. If the I-bit in Condition Code Register has been cleared, a priority vectored address occurs corresponding to each flag. A description of each bit is as follows.

Timer Control / Status Register



Bit 0 OLVL (Output Level); When a match is found in the value between the counter and the output com-



pare register, this bit is transferred to the Port 2 bit 1. If the DDR corresponding to Port 2 bit 1 is set "1", the value will appear on the output pin of Port 2 bit 1.

Bit 1 IEDG (Input Edge): This bit control which transition of an input of Port 2 bit 0 will trigg the data transfer from the counter to the input capture register. The DDR corresponding to Port 2 bit 0 must be cleared in advance of using this function.

When IEDG = 0, trigger takes place on a negative edge ("High" to "Low" transition). When IEDG = 1, trigger takes place on a positive edge ("Low" to "High" transition).

- Bft 2 ETOI (Enable Timer Overflow Interrupt); When set, this bit enables TOF interrupt to generate the interrupt request (IRQ2). When cleared, the interrupt is inhibited.
- Bit 3 EOCI (Enable Output Compare Interrupt); When set, this bit enables OCF interrupt to generate the interrupt request (IRQ2). When cleared, the interrupt is inhibited.
- Bit 4 EICI (Enable Input Capture Interrupt); When set, this bit enables ICF interrupt to generate the interrupt request (IRQ2). When cleared, the interrupt is inhibited.
- Bit 5 TOF (Timer Over Flow Flag); This read-only bit is set at the transition of \$FFFF to \$0000 of the counter. It is cleared by CPU read of TCSR (with TOF set) followed by an CPU read of the counter (\$0009).
- Bit 6 OCF (Output Compare Flag); This read-only bit is set when a match is found in the value between the output compare register and the counter. It is cleared by a read of TCSR (with OCF set) followed by an CPU write to the output compare register (\$000B or \$000C).
- Bit 7 ICF (Input Capture Flag); The read-only bit is set by a proper transition on the input, and is cleared by a read of TCSR (with ICF set) followed by an CPU read of Input Capture Register (\$000D).

Reset will clear each bit of Timer Control and Status Register.

■ SERIAL COMMUNICATION INTERFACE

The HD6301V1 contains a full-duplex asynchronous Serial Communication Interface (SCI). SCI may select the several kinds of the data rate. It consists of a transmitter and a receiver which operate independently but with the same data format and the same data rate. Both the transmitter and receiver communicate with the CPU via the data bus and with the outside world through Port 2 bit 2, 3 and 4. Description of hardware, software and register is as follows.

Wake-Up Feature

In typical multiprocessor applications the software protocol will usually have the designated address at the initial byte of the message. The purpose of Wake-Up feature is to have the non-selected MCU neglect the remainder of the message. Thus the non-selected MCU can inhibit the all further interrupt process until the next message begins.

Wake-Up feature is re-enabled by a ten consecutive "1"s which indicates an idle transmit line. Therefore software protocol must put an idle period between the messages and must prevent it within the message,

With this hardware feature, the non-selected MCU is reenabled or ("waked-up") by the next message.

• Programmable Options

The HD6301V1 has the following programmable features.

- · data format; standard mark/space (NRZ)
- · clock source; external or internal
- baud rate; one of 4 rates per given E clock frequency or 1/8 of external clock
- · wake-up feature; enabled or disabled
- interrupt requests; enabled or masked individually for transmitter and receiver
- clock output; internal clock enabled or disabled to Port 2 bit 2
- Port 2 (bits 3, 4); dedicated or not dedicated to serial I/O individually

Serial Communication Hardware

The serial communications hardware is controlled by 4 registers as shown in Figure 22. The registers include:


- an 8-bit control/status register
- a 4-bit rate/mode control register (write-only)
- · an 8-bit read-only receive data register
- · an 8-bit write-only transmit data register

Besides these 4 registers, Serial I/O utilizes Port 2 bit 3 (input) and bit 4 (output). Port 2 bit 2 can be used when an option is selected for the internal-clock-out or the external-clock-in.

• Transmit/Receive Control Status Register (TRCSR)

TRCS Register consists of 8 bits which all may be read while only bits 0 to 4 may be written. The register is initialized to \$20 on RES. The bits of the TRCS register are explained below.

Transmit / Receive Control Status Register



- Bit 0 WU (Wake Up); Set by software and cleared by hardware on receipt of ten consecutive "1"s. While this bit is "1", RDRF and ORFE flags are not set even if data are received or errors are detected. Therefore received data are ignored. It should be noted that RE flag must have already been set in advance of WU flag's set.
- Bit 1 TE (Transmit Enable); This bit enables transmitter. When this bit is set, bit 4 of Port 2 DDR is also forced to be set. It remains set even if TE is cleared. Preamble of ten consecutive "1"s is transmitted just after this bit is set, and then transmitter becomes ready to send data.

If this bit is cleared, the transmitter is disabled and serial I/O affects nothing on Port 2 bit 4.


- Bit 2 TIE (Transmit Interrupt Enable); When this bit is set,
 TDRE (bit 5) causes an IRQ2 interrupt. When
 cleared TDRE interrupt is masked.
- Bit 3 RE (Receive Enable); When set, Port 2 bit 3 can be used as an input of receive regardless of DDR value for this bit. When cleared, the receiver is disabled.
- Bit 4 RIE (Receive Interrupt Enable); When this bit is set, RDRF (bit 7) or ORFE (bit 6) cause an IRQ2 interrupt. When cleared, this interrupt is masked.

- Bit 5 TDRE (Transmit Data Register Empty); When the data is transferred from the Transmit Data Register to Output Shift Register, this bit is set by hardware. The bit is cleared by reading the status register followed by writing the next new data into the Transmit Data Register. TDRE is initialized to 1 by RES.
- Bit 6 ORFE (Over Run Framing Error); When overrun or framing error occurs (receive only), this bit is set by hardware. Over Run Error occurs if the attempt is made to transfer the new byte to the receive data register while the RDRF is "1". Framing Error occurs when the bit counter is not synchro-

nized with the boundary of the byte in the receiving bit stream. When Framing Error is detected, RDRF is not set. Therefore Framing Error can be distinguished from Overrun Error. That is, if ORFE is "1" and RDRF is "1", Overrun Error is detected. Otherwise Framing Error occurs. The bit is cleared by reading the status register followed by reading the receive data register, or by RES.

Bit 7 RDRF (Receive Data Register Full); This bit is set by hardware when the data is transferred from the receive shift register to the receive data register.

It is cleared by reading the status register followed by reading the receive data register. or by RES.



Transfer Rate / Mode Control Register

Table 6 SCI Bit Times and Transfer Rates

		XTAL	2.4576 MHz	4.0 MHz	4.9152MHz
SS1	: SSO	E	614.4 kHz	1.0 MHz	1.2288MHz
0	0	E ÷ 16	26 µs/38,400 Baud	16 μs/62,500 Baud	13 μs/76,800Bauc
0	1	E ÷ 128	208µs/4,800 Baud	128 µs/7812.5 Baud	104.2µs/ 9,600 Bauc
1	0	E ÷ 1024	1.67ms/600 Baud	1.024ms/976.6 Baud	833.3µs/ 1,200Baud
1	1	E ÷ 4096	6.67ms/150 Baud	4.096ms/244.1 Baud	3.333ms/ 300 Baud

Table 7 SCI Format and Clock Source Control

CC1:	CC0	Format	Clock Source	Port 2 Bit 2	Port 2 Bit 3	Port 2 Bit 4
0	0	_	_	_	_	_
0	1	NRZ	Internal	Not Used * * *	••	••
1	0	NRZ	Internal	Output*	••	••
1	1	NRZ	External	Input	••	••

- * Clock output is available regardless of values for bits RE and TE.
- ** Bit 3 is used for serial input if RE = "1" in TRCS.
- Bit 4 is used for serial output if TE = "1" in TRCS.
- *** This pin can be used as I/O port.

• Transfer rate/Mode Control Register (RMCR)

The register controls the following serial I/O functions:

- ·Bauds rate ·data format · clock source
- ·Port 2 bit 2 feature

It is 4-bit write-only register, cleared by RES. The 4 bits are considered as a pair of 2-bit fields. The lower 2 bits control the bit rate of internal clock while the upper 2 bits control the format and the clock select logic.

Bit 0 SS0 | Speed Select

These bits select the Baud rate for the internal clock. The rates selectable are function of E clock frequency of the CPU. Table 6 lists the available Baud Rates.

Bit 2 CC0 Bit 3 CC1 Clock Control/Format Select

They control the data format and the clock select logic. Table 7 defines the bit field.

Internally Generated Clock

If the user wish to use externally an internal clock of the serial I/O, the following requirements should be noted.

- •CC1, CC0 must be set to "10".
- The maximum clock rate must be E/16.
- The clock rate is equal to the bit rate.
- The values of RE and TE have no effect.

• Externally Generated Clock

If the user wish to supply an external clock to the Serial I/O, the following requirements should be noted.

- The CC1, CC0 must be set to "11" (See Table 7).
- •The external clock must be set to 8 times of the desired baud rate.
- The maximum external clock frequency is E/2 clock.

Serial Operations

The serial I/O hardware must be initialized by the software before operation. The sequence will be normally as follows.

- *Writing the desired operation control bits of the Rate and Mode Control Register.
- Writing the desired operation control bits of the TRCS register.

If Port 2 bit 3, 4 are used for serial I/O, TE, RE bits may be kept set. When TE, RE bit are cleared during SCI operation, and subsequently set again, it should be noted that TE, RE must be kept "0" for at least one bit time of the current baud rate. If TE, RE are set again within one bit time, there may be the case where the initializing of internal function for transmitter and receiver does not take place correctly.

• Transmit Operation

Data transmission is enabled by the TE bit in the TRCS

register. When set, the output of the transmit shift register is connected with Port 2 bit 4 which is unconditionally configured as an output.

After RES, the user should initialize both the RMC register and the TRCS register for desired operation. Setting the TE bit causes a transmission of ten-bit preamble of "1"s. Following the preamble, internal synchronization is established and the transmitter is ready to operate. Then either of the following states exists.

- (1) If the transmit data register is empty (TDRE = 1), the consecutive "1"s are transmitted indicating an idle states.
- (2) If the data has been loaded into the Transmit Data Register (TDRE = 0), it is transferred to the output shift register and data transmission begins.

During the data transfer, the start bit ("0") is first transferred. Next the 8-bit data (beginning at bit 0) and finally the stop bit ("1"). When the contents of the Transmit Data Register is transferred to the output shift register, the hardware sets the TDRE flag bit: If the CPU fails to respond to the flag within the proper time, TDRE is kept set and then a continuous string of 1's is sent until the data is supplied to the data register.

Receive Operation


The receive operation is enabled by the RE bit. The serial input is connected with Port 2 bit 3. The receiver operation is determined by the contents of the TRCS and RMC register. The received bit stream is synchronized by the first "0" (start bit). During 10-bit time, the data is strobed approximately at the center of each bit. If the tenth bit is not "1" (stop bit), the system assumes a framing error and the ORFE is set.

If the tenth bit is "1", the data is transferred to the receive data register, and the RDRF flag is set. If the tenth bit of the next data is received and still RDRF is preserved set, then ORFE is set indicating that an overrun error has occurred.

After the CPU read of the status register as a response to RDRF flag or ORFE flag, followed by the CPU read of the receive data register, RDRF or ORFE will be cleared.

RAM CONTROL REGISTER

The register assigned to the address \$0014 gives a status information about standby RAM.



Bit 0 Not used. Bit 1 Not used. Bit 2 Not used.

®HITACHI

Bit 3 Not used. Bit 4 Not used.

Bit 5 Not used. Bit 6 RAM Enable.

Using this control bit, the user can disable the RAM. RAM Enable bit is set on the positive edge of RES and RAM is enabled. The program can write "1" or "0". If RAME is cleared, the RAM address becomes external address and the CPU may read the data from the outside memory.

Bit 7 Standby Bit

This bit can be read or written by the user program. It is cleared when the $V_{\rm CC}$ voltage is removed. Normally this bit is set by the program before going into stand-by mode. When the CPU recovers from stand-by mode, this bit should be checked. If it is "1", the data of the RAM is retained during stand-by and it is valid.

GENERAL DESCRIPTION OF INSTRUCTION SET

The HD6301V1 has an upward object code compatible with the HD6801 to utilize all instruction sets of the HMCS6800. The execution time of the key instruction is reduced to increase the system through-put. In addition, the bit operation instruction, the exchange instruction between the index and the accumulator, the sleep instruction are added. This section describes:

- · CPU programming model (See Fig. 23)
- Addressing modes
- Accumulator and memory manipulation instructions (See Table 8)
- · New instructions
- Index register and stack manipulation instructions (See Table 9)
- · Jump and branch instructions (See Table 10)
- •Condition code register manipulation instructions (See Table 11)
- ·Op-code map (See Table 12)
- · Cycle-by-Cycle Operation (See Table 13)

CPU Programming Model

The programming model for the HD6301V1 is shown in Figure 23. The double accumulator is physically the same as the accumulator A concatenated with the accumulator B, so that the contents of A and B is changed with executing operation of an accumulator D.




Figure 23 CPU Programming Model

CPU Addressing Modes

The HD6301V1 has seven address modes which depend on both of the instruction type and the code. The address mode for every instruction is shown along with execution time given in terms of machine cycles (Table 8 to 12). When the clock frequency is 4 MHz, the machine cycles will be microseconds.

Accumulator (ACCX) Addressing

Only the accumulator (A or B) is addressed. Either accumulator A or B is specified by one-byte instructions.

Immediate Addressing

In this mode, the operand is stored in the second byte of the instruction except that the operand in LDS and LDX, etc are stored in the second and the third byte. These are two or three-byte instructions.

Direct Addressing

In this mode, the second byte of instruction indicates the address where the operand is stored. Direct addressing allows the user to directly address the lowest 256 Bytes in the machine locations zero through 255. Improved execution times are achieved by storing data in these locations. For system configuration, it is recommended that these locations should be RAM and be utilized preferably for user's data realm. These are two-byte instructions except the AIM, OIM, EIM and TIM which have three- byte.

Extended Addressing

In this mode, the second byte indicates the upper 8 bits addresses where the operand is stored, while the third byte indicates the lower 8 bits. This is an absolute address in memory. These are three-byte instructions.

Indexed Addressing

In this mode, the contents of the second byte is added to the lower 8 bits in the Index Register. For each of AIM, OIM, EIM and TIM instructions, the contents of the third byte are added to the lower 8 bits in the Index Register. In addition, the resulting "carry" is added to the upper 8 bits in the Index Register. The result is used for addressing memory. Because the modified address is held in the Temporary Address Register, there is no change to the Index Register. These are two-byte instructions but AIM, OIM, EIM, TIM have three-byte.

Implied Addressing

In this mode, the instruction itself gives the address; stack pointer, index register, etc. These are 1-byte instructions.

Relative Addressing

In this mode, the contents of the second byte is added to the lower 8 bits in the program counter. The resulting carry or borrow is added to the upper 8 bits. This helps the user to address the data within a range of -126 to +129 bytes of the current execution instruction. These are two-byte instructions.

Table 8 Accumulator, Memory Manipulation Instructions

							Add	iressi	ng	Mod	ies							٥			on (giste		Je
Operations	Mnemonic	IM	ME		DIF	REC	T	IN	DE		EX.	TEN	1D	IME	PLIE	D	Boolean/ Arithmetic Operation	5	4	3		_	To
		ОР	~	#	OP	~	#	ОР	~	#	ОР	~	#	ОР	~	#	Antimetic Operation	н	,	N	z	v	Ī
Add	ADDA	88	2	2	98	3	2	АВ	4	2	вв	4	3				A + M→ A	1	•	1	1	1	T
	ADDB	СВ	2	2	DB	3	2	EB	4	2	FB	4	3		T		B + M → B	1	•	:	1	1	1
Add Double	ADDD	СЗ	3	3	D3	4	2	E3	5	2	F3	5	3				A · B + M : M + 1 - A · B	•	•	:	1	:	T
Add Accumulators	ABA	t^-	t	╁	\vdash		<u> </u>			T		\vdash	T	1B	1	1	A + B → A	1	•	:	1	1:	t
Add With Carry	ADCA	89	2	2	99	3	2	A9	4	2	В9	4	3				A + M + C → A	1	•	:	1	1	Ť
	ADCB	C9	2	2	D9	3	2	E9	4	2	F9	4	3				B + M + C → B	1	•	:	1	:	T
AND	ANDA	84	2	2	94	3	2	A4	4	2	B4	4	3				A·M → A	•	•	:	:	R	T
	ANDB	C4	2	2	D4	3	2	E4	4	2	F4	4	3			Ī	B·M → B	•	•	:	1	R	Ť
Bit Test	BITA	85	2	2	95	3	2	A5	4	2	B 5	4	3			\vdash	A·M	•	•	3	1	R	Ť.
	BIT B	C5	2	2	D5	3	2	E5	4	2	F5	4	3		†	T	в∙м	•	•	1	1	R	†.
Clear	CLR	1	Ť	Ť	T-	1	Ē	6F	5	2	7F	5	3	_	\vdash		00 → M	•	•	R	s	R	t
	CLRA	†	t	 	 	<u> </u>	<u> </u>	<u> </u>	<u> </u>	\vdash	 	<u> </u>	1	4F	1	1	00 → A	•	•	R	s	R	t
	CLRB	T	t	T	<u> </u>		1	<u> </u>		<u> </u>		\vdash		5F	1	1	00 → B	•	•	R	s	R	+
Compare	CMPA	81	2	2	91	3	2	A1	4	2	B1	4	3	<u> </u>	Ť	T	A - M	•	•	1	1	1	†
	СМРВ	C1	2	2	D1		2	E1	4	2	F1	4	3		 	T	B - M	•	•	1	1	1	t
Compare Accumulators	CEA		Ť	Γ.		_	Ī					T	Ī	11	1	1	A - B	•	•	:	:	1	1
Complèment, 1's	сом	T-	T				T	63	6	2	73	6	3			T	M→M	•	•	:	1	R	1
. ,	COMA	 	T	\vdash	-	_	1				_		T	43	1	1	Ā→A	•	•	1	1	R	†:
	COMB	1	T				Т						Г	53	1	1	B →B	•	•	:	1	R	ţ,
Complement, 2's	NEG	 	\vdash	T	_	1	\vdash	60	6	2	70	6	3	$\overline{}$	\vdash	1	00 - M → M	•	•	1	1:	1	1
(Negate)	NEGA						Г							40	1	1	00 - A → A	•	•	:	1	(T)	1
=	NEGB	T	Γ				T							50	1	1	00 - B → B	•	•	:	1	(f)	1
Decimal Adjust, A	DAA		Γ											19	2	1	Converts binary add of BCD characters into BCD format	•	•	:	:	1	G
Decrement	DEC		T				T	6A	6	2	7A	6	3				M – 1 → M	•	•	1	1	(4)	1
	DECA													4A	1	1	A - 1 → A	•	•	1	1	(4)	1
	DECB	1	T				T		Г				Г	5A	1	1	B - 1 → B	•	•	:	1	(4)	1
Exclusive OR	EORA	88	2	2	98	3	2	A8	4	2	В8	4	3	1	1	1	A ⊕ M → A	•	•	1	1	R	Ť.
	EORB	C8	2	2	08	3	2	E8	4	2	F8	4	3	†	\vdash	t	B ⊕ M→ B	•	•	1	1	R	t
Increment	INC	t^-				_	T	6C	6	2	7C	6	3		1		M + 1 → M	•	•	1	1	(5)	, 1
	INCA	t^-	1	1		\vdash	T	<u> </u>		T		<u> </u>	T	4C	1	1	A + 1 → A	•	•	1	1:	(5)	١,
	INCB	 	1	 	_		\vdash	_	-	\vdash	-	┢	H	5C	1	1	B + 1 → B	•		1	1	(5)	
Load	LDAA	86	2	2	96	3	2	A6	4	2	В6	4	3		1	Τ-	M → A	•	•	:	1:	R	4
Accumulator	LDAB	C6	2	2	D6	3	2	E6	4	2	F6	4	3	-	T	<u> </u>	M → B	•	•	1	1	R	+
Load Double Accumulator	LDD	СС	3	3	DC	4	2	EC	5	2	FC	5	3		T	T	M + 1 → B, M → A	•	•	1	1	R	+
Multiply Unsigned	MUL		T			Г	Γ						Г	3D	7	1	A x B - A : B	•	•	•	•	•	1
OR, Inclusive	ORAA	8A	2	2	9A	3	2	AA	4	2	ВА	4	3	T	\vdash		A + M → A	•	•	:	1	R	+
	ORAB	CA	2	2	DA	3	2	EA	4	2	FA	4	3	 	\vdash	t	B + M → B	•	•	1	1	R	†
Push Data	PSHA	+	+	 	-	-	\vdash	-	-	1	+	+-	+	36	4	1	A → Msp, SP - 1 → SP	•	•	•	•	•	t
	PSHB	1	T	T	\vdash		1			T	†			37	4	1	B → Msp, SP - 1 → SP	•	•	•	•	•	t
Pull Data	PULA	1	T	T	T	T	T	T		T	 	T	T	32	3	1	SP + 1 → SP, Msp → A	•	•	•	•	•	t
	PULB	1	T	T	\vdash		Τ-				 	1	T	33	3	1	SP + 1 → SP, Msp → B	+-	•	•		•	t
Rotate Left	ROL	1	T	\vdash			T	69	6	2	79	6	3		Ť	Τ		•	•	:	1	0	+
	ROLA	+	†	\vdash	_	\vdash	t		Ť	Ť	1	۲	Ť	49	1	1	*) furture	-	•	:	1	(6)	1
	ROLB	+	+	+	 	\vdash	+	-	-	+	 	+	╁	59	÷	1	8 6 67 66	•	•	1	1	3	1
Rotate Right	ROR	+	+	\vdash	<u> </u>	 	t	66	6	2	76	6	3	-	۲·	†	M	•	•	1	1	6	_
···•	RORA	†	t	t		<u> </u>	\vdash	-	Ť	Ť	† <u> </u>	۲	ř	46	1	1	<u> </u>	-	•	1	÷	6	
			-			-	-	L		L	1	1			L.	ı.	C b2 b0	1 .	1.	1	i	3,	_

Note) Condition Code Register will be explained in Note of Table 11.

(to be continued)



Table 8 Accumulator, Memory Manipulation Instructions

	1	L					Add	Iressi	ng f	Mod	es							C			on (
Operations	Mnemonic	IM	MEI	D	DIF	REC	T	IN	DE:	K	EX.	TEN	ID.	IM	PLIE	ED	Boolean/ Arithmetic Operation	5	4	3	2	1	0
		OP	~	#	OP	~	#	OP	~	*	OP	~	*	OP	~	#		н	ı	Z	z	٧	c
Shift Left	ASL							68	6	2	78	6	3				M)	•	•	:	1	6	3
Arithmetic	ASLA													48	1	1	^ D-CIIIII•	•	•	1		6	
	ASLB						Г							58	1	1	a) C 57 50	•	•	:	:	⑥	1
Double Shift Left, Arithmetic	ASLD													05	1	1	C A7 A0 87 80	•	•	=	:	6	1
Shift Right	ASR		Γ	Г			Γ	67	6	2	77	6	3			Π	M)	•	•	:	1	6	1
Arithmetic	ASRA	T-	Γ				Γ			Γ			Г	47	1	1	^ \ \ <u>\</u>	•	•	:		6	
	ASRB		Ι											57	1	1	8) 8/ 60 C	•	•	:	:	6	1
Shift Right	LSR							64	6	2	74	6	3			L	M1	•	•	R	:	6	:
Logical	LSRA												Γ	44	1	1]^\0+CTTTTTTD+O	•	•	R		6	
	LSRB													54	1	1	8) 6/ 60 0	•	•	R	1	6	
Double Shift Right Logical	LSRD													04	1	1	0→ ACC A/ ACC B A7 A0 B7 B0 C	•	•	R	:	6	
Store	STAA				97	3	2	Α7	4	2	87	4	3				A → M	•	•	:	:	R	Ī
Accumulator	STAB	Π	Γ	Π	07	3	2	E7	4	2	F7	4	3	П	Г	Г	B → M	•	•	3	:	R	Ī
Store Double Accumulator	STD				DD	4	2	ED	5	2	FD	5	3			L	A → M B → M + 1	•	•	1	:	R	Ŀ
Subtract	SUBA	80	2	2	90	3	2	A0	4	2	во	4	3		1_	1_	A - M → A	•	•	1	1	1	Ŀ
	SUBB	8	2	2	DO	3	2	EO	4	2	FO	4	3			L	B - M → B	•	•	1	1	3	Ŀ
Double Subtract	SUBD	83	3	3	93	4	2	А3	5	2	83	5	3			1_	A:B-M:M+1→A:B	•	•	1	:	1	Ĺ
Subtract Accumulators	SBA													10	1	1	A - B → A	•	•	:	:	:	
Subtract	SBCA	82	2	2	92	3	2	A2	4	2	82	4	3	_		L	A - M - C → A	•	•	1	:	:	L
With Carry	SBCB	C2	2	2	D2	3	2	E2	4	2	F2	4	3	_	L	1	B - M - C → B	•	•	1	1	1:	L
Transfer Accumulators	TAB	ــــ	L	_	L_	L	_	L	_	L	L-	1	L	16	1	1	A → B	·		3	1:	R	L
Accumulators	TBA	↓	↓_	<u> </u>	_	┖	L	<u> </u>	_	↓_	_	1	L	17	1	1	B → A	1.	•	1	1		ŀ
Test Zero or	TST	↓	_	_	_	L	L	60	4	2	70	4	3	_	L	\perp	M - 00	1.	•	1:	1	R	1
Minus	TSTA	↓	1	_	_	L	1	L	1	L	<u> </u>	L	1	4D	1	+-	A - 00	1.	•	1	1	R	1
	TSTB	↓	L	<u> </u>	L_	L	_	L_	L	L	_	\perp	L	5D	11	1	B - 00	•	•	1	1	R	l
And Immediate	AIM	L_	L	1	71	6	3	61	7	3	L	L	L	L	L	L	M-IMM→M	•	•	1:	1	R	l
OR Immediate	OIM	<u> </u>	L	L	72	6	3	62	7	3	_	L	L	L		L	M+IMM→M	•	•	1	1	R	l
EOR Immediate	EIM	1	L	L	75	6	3	65	7	3		L	L		L	L	M⊕IMM→M	•	•	1	1	R	I
Test Immediate	TIM				78	4	3	68	5	3		1	1		1	T	M-IMM	•	•	1:	1	R	Ţ

Note) Condition Code Register will be explained in Note of Table 11.

New Instructions

In addition to the HD6801 Instruction Set, the HD6301V1 has the following new instructions:

 $AIM - \cdots (M) \cdot (IMM) \rightarrow (M)$

Evaluates the AND of the immediate data and the memory, places the result in the memory.

 $OIM-\cdots(M)+(IMM)\rightarrow (M)$

Evaluates the OR of the immediate data and the memory, places the result in the memory.

 $EIM - \cdots - (M) \oplus (IMM) \rightarrow (M)$

Evaluates the EOR of the immediate data and the contents of memory, places the result in memory.

TIM----(M) · (IMM)

Evaluates the AND of the immediate data and the memory, changes the flag of associated condition code register

Each instruction has three bytes; the first is op-code, the second is immediate data, the third is address modifier.

XGDX--(ACCD) ++ (IX)

Exchanges the contents of accumulator and the index register.

SLP----The CPU is brought to the sleep mode. For sleep mode, see the "sleep mode" section.



Table 9 Index Register, Stack Manipulation Instructions

							Add	dress	ing	Mod	des						Boolean/	(on (e
Pointer Operations	Mnemonic	IM	ME	D.	DI	REC	T:	IN	DE	×	EX.	ΓEΝ	D	IMP	LIE	D	Arithmetic Operation	5	4	3	2	1	0
		OP	~	#	OP	~	#	OP	[~	#	OP	~	#	OP	~	#		H	1	N	Z	٧	С
Compare Index Reg	СРХ	8C	3	3	9C	4	2	AC	5	2	вс	5	3			П	X-MM+1	٠	•	:	:	:	:
Decrement Index Reg	DEX													09	1	1	X – 1 → X	•	•	•	:	•	•
Decrement Stack Pntr	DES	T												34	1	1	SP - 1 → SP	•	•	•	•	•	•
Increment Index Reg	INX	Ī	T		_	1								08	1	1	X + 1 → X	•	•	•	:	•	•
Increment Stack Pntr	INS	Ī	T	Г		T	Ī					Π		31	1	1	SP + 1 → SP	•	•	•	•	•	•
Load Index Reg	LDX	CE	3	3	DE	4	2	ΕE	5	2	FE	5	3				$M \rightarrow X_H$, $(M+1) \rightarrow X_L$	•	•	(Ī)	1	R	•
Load Stack Pntr	LDS	8E	3	3	9E	4	2	ΑE	5	2	BE	5	3				M → SPH, (M+1) → SPL	•	•	0	:	R	•
Store Index Reg	STX				DF	4	2	EF	5	2	FF	5	3				$X_H \rightarrow M, X_L \rightarrow (M+1)$	•	•	T	:	R	•
Store Stack Pntr	STS	T			9F	4	2	AF	5	2	BF	5	3				SPH → M, SPL → (M+1)	•	•	Ċ	1	R	•
Index Reg → Stack Pntr	TXS			Г		T			Г					35	1	1	X - 1 → SP	•	•	•	•	•	•
Stack Pntr → Index Reg	TSX													30	1	1	SP + 1 → X	•	•	•	•	•	•
Add	ABX	T	T	T			Т						Г	3A	1	1	B + X → X	•	•	•	•	•	•
Push Data	PSHX					Т								3C	5	1	X _L → M _{sp} , SP - 1 → SP	•	•	•	•	•	•
																	X _H → M _{sp} , SP - 1 → SP						
Pull Data	PULX		Γ	Γ		T	Π			Г				38	4	1	SP + 1 → SP, M _{sp} → X _H	•	•	•	•	•	•
				Į			l	l									SP + 1 → SP, M _{sp} → X _L				l		
Exchange	XGDX			Г		T	Т						Г	18	2	1	ACCD-+IX	•	•	•	•	•	•

Note) Condition Code Register will be explained in Note of Table 11.

Table 10 Jump, Branch Instruction

							Ad	dress	ing	Мо	des							(Conc	ditio Reg			e
Operations	Mnemonic	REL	ATI	VE	DII	REC	T	iN	DE:	×	EXT	EN	D	IMP	LIE	D	Branch Test	5	4	3	2	1	0
		OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#		н	T	N	z	٧	С
Branch Always	BRA	20	3	2													None	•	•	•	•	•	•
Branch Never	BRN	21	3	2													None	•	•	•	•	•	•
Branch If Carry Clear	всс	24	3	2													C = 0	•	•	•	•	•	•
Branch If Carry Set	BCS	25	3	2													C = 1	•	•	•	•	•	•
Branch If = Zero	BEQ	27	3	2													Z = 1	•	•	•	•	•	•
Branch If > Zero	BGE	2C	3	2													N ⊕ V = 0	•	•	•	•	•	•
Branch If > Zero	BGT	2€	3	2													Z + (N + V) = 0	•	•	•	•	•	•
Branch If Higher	ВНІ	22	3	2									Г				C + Z = 0	•	•	•	•	•	•
Branch If ≤ Zero	BLE	2F	3	2			Π										Z + (N + V) = 1	•	•	•	•	•	•
Branch If Lower Or Same	BLS	23	3	2			Г						T				C + Z = 1	•	•	•	•	•	•
Branch If < Zero	BLT	2D	3	2			1						1				N ⊕ V = 1	•	•	•	•	•	•
Branch If Minus	BMI	28	3	2			\vdash					1	T				N = 1	•	•	•	•	•	•
Branch If Not Equal Zero	BNE	26	3	2													Z = 0	•	•	•	•	•	•
Branch If Overflow Clear	BVC	28	3	2													V=0	•	•	•	•	•	•
Branch If Overflow Set	BVS	29	3	2		Г							Ī				V = 1	•	•	•	•	•	•
Branch If Plus	BPL	2A	3	2			Г					T					N = 0	•	•	•	•	•	•
Branch To Subroutine	BSR	80	5	2		Г				Ī			T					•	•	•	•	•	•
Jump	JMP						T	6E	3	2	7E	3	3			1	1	•	•	•	•	•	•
Jump To Subroutine	JSR		Т	\vdash	9D	5	2	AD	5	2	BD	6	3			1		•	•	•	•	•	•
No Operation	NOP	Г												01	1	1	Advances Prog. Cntr. Only	•	•	•	•	•	•
Return From Interrupt	RTI	T	Т				T						T	3B	10	1		1 -		- (3	_	_
Return From Subroutine	RTS											Γ		39	5	1		•	•	•	•	•	•
Software Interrupt	SWI	T		T	T		T	T	T			1		3F	12	1	1	•	s	•	•	•	•
Wait for Interrupt*	WAI	T	T									Τ	T	3E	9	1	1	•	9	•	•	•	•
Sleep	SLP	†	1	1	1	1	1	t	1	t^-	t	+	+	1A	4	1			•	•	•		

Note) *WAI puts R/\overline{W} high; Address Bus goes to FFFF; Data Bus goes to the three state. Condition Code Register will be explained in Note of Table 11.



Table 11 Condition Code Register Manipulation Instructions

		AddressingModes c IMPLIED		Nodes		С	Condition Code Register					
Operations	Mnemonic			D	Boolean Operation	5	4	3	2	1	0	
		OP	~	#		н	1	N	Z	V	C	
Clear Carry	CLC	ос	1	1	0 → C	•	•	•	•	•	R	
Clear Interrupt Mask	CLI	0E	1	1	0 → 1	•	R	•	•	•	•	
Clear Overflow	CLV	0A	1	1	0 → ∨	•	•	•	•	R	•	
Set Carry	SEC	0D	1	1	1 → C	•	•	•	•	•	S	
Set Interrupt Mask	SEI	OF	1	1	1 → (•	S	•	•	•	•	
Set Overflow	SEV	ОВ	1	1	1 → V	•	•	•	•	S	•	
Accumulator A → CCR	TAP	06	1	1	A→ CCR	1-			a		_	
CCR → Accumulator A	TPA	07	1	1	CCR → A	•	•	•	•	•		

[NOTE 1] Condition Code Register Notes: (Bit set if test is true and cleared otherwise)

- (Bit V) Test: Result = 10000000?
- Test: Result ₹ 00000000? 2 (Bit C)
- Test: BCD Character of high-order byte greater than 9? (Not cleared if previously set) (Bit C)
- (3) (4) (Bit V) Test: Operand ≈ 10000000 prior to execution?
- (Bit V) Test: Operand = 01111111 prior to execution?
- (Bit V) Test: Set equal to N⊕C=1 after the execution of instructions
- (5) (6) (7) Test: Result less than zero? (Bit 15=1) (Rit N)
- (All Bit) Load Condition Code Register from Stack. 8
- Set when interrupt occurs. If previously set, a Non-Maskable Interrupt is required to exit the wait (Bit I)
- Set according to the contents of Accumulator A.
- Õ (Bit C) Result of Multiplication Bit 7=1 of ACCB?

[NOTE 2] CLI instructions and interrupt.

If interrupt mask-bit is set (1="1") and interrupt is requested (IRQ1 = "0" or IRQ2 = "0"), and then CLI instruction is executed, the CPU responds as follows.

1 the next instruction of CLI is one-machine cycle instruction.

Subsequent two instructions are executed before the interrupt is responded.

- That is, the next and the next of the next instruction are executed.
- 2 the next instruction of CLI is two-machine cycle (or more) instruction.

Only the next instruction is executed and then the CPU jump to the interrupt routine. Even if TAP instruction is used, instead of CLI, the same thing occurs.

Table 12 OP-Code Map

OP	,					ACC	ACC	l	EXT		ACCA	or SP			ACCE	3 or X		7
COD	DE					A	В	IND	DIR	IMM	DIR	IND	EXT	IMM	DIR	IND	EXT	1
\ H	11	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	1
ro ,		0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F	1
0000	0		SBA	BRA	TSX		N	EG					S	UB				0
0001	1	NOP	CBA	BRN	INS			A	IM				C	MP				1
0010	2			вні	PULA			0	IM				S	ВС				2
0011	3			BLS	PULB		C	DM			SU	JBD			AD	DD		3
0100	4	LSRD		BCC	DES		LSR				AND						4	
0101	5	ASLD		BCS	TXS		EIM						В	IIT				5
0110	6	TAP	TAB	BNE	PSHA		ROR						LI	DA				6
0111	7	TPA	TBA	BEQ	PSHB		A	SR			STA					STA		7
1000	8	INX	XGDX	BVC	PULX		Α	SL			EOR							8
1001	9	DEX	DAA	BVS	RTS		R	OL			ADC							9
1010	A	CLV	SLP	BPL	ABX		D	EC					Ó	RA				A
1011	В	SEV	ABA	ВМІ	RTI			T	IM				A	DD				В
1100	С	CLC		BGE	PSHX		10	1C			С	PX			L	OD		С
1101	D	SEC		BLT	MUL		TST		TST BSR JSR		JSR			STD		D		
1110	Ε	CLI		BGT	WAI			Ji	MP		L	DS			LI	x		E
1111	F	SEI		BLE	SWI		CLR STS					STX		F				
		0	1	?	3	4	5	6	7	8	9	A	В	С	D	E	F	T

UNDEFINED OF CODE

^{*} Only for instructions of AIM, OIM, EIM, TIM

• Instruction Execution Cycles

In the HMCS6800 series, the execution cycle of each instruction is the number of cycles between the start of the current instruction fetch and just before the start of the subsequent instruction fetch.

The HD6301V1 uses a mechanism of the pipeline control for the instruction fetch and the subsequent instruction fetch is performed during the current instruction being exe-

cuted.

Therefore, the method to count instruction cycles used in the HMCS6800 series cannot be applied to the instruction cycles such as MULT, PULL, DAA and XGDX in the HD6301V1.

Table 13 provides the information about the relationship among each data on the Address Bus, Data Bus, and R/\overline{W} status in cycle-by-cycle basis during the execution of each instruction.

Table 13 Cycle-by-Cycle Operation

	s Mode & uctions	Cycles	Cycle #	Address Bus	R/W	Data Bus
MMEDIA	ATE					
ADC	ADD		1	Op Code Address+1	1	Operand Data
AND	BIT	1	2	Op Code Address+2	1	Next Op Code
CMP	EOR	2				
LDA	ORA					
SBC	SUB					
ADDD	CPX		1	Op Code Address + 1	1	Operand Data (MSB)
LDD	LDS	3	2	Op Code Address + 2	1	Operand Data (LSB)
LDX	SUBD		3	Op Code Address+3	1	Next Op Code
DIRECT						
ADC	ADD		1	Op Code Address+1	1	Address of Operand (LSB
AND	BIT		2	Address of Operand	1	Operand Data
CMP	EOR	3	3	Op Code Address+2	1	Next Op Code
LDA	ORA					
SBC	SUB					
STA		1	1	Op Code Address+1	1	Destination Address
		3	2	Destination Address	0	Accumulator Data
			3	Op Code Address + 2	1	Next Op Code
ADDD	CPX		1	Op Code Address + 1	1	Address of Operand (LSB
LDD	LDS	4	,2	Address of Operand	1	Operand Data (MSB)
LDX	SUBD	'	3	Address of Operand + 1	1	Operand Data (LSB)
	The state of the s		4	Op Code Address + 2	1	Next Op Code
STD	STS		1	Op Code Address + 1	1	Destination Address (LSB
STX		4	2	Destination Address	0	Register Data (MSB)
		1	3	Destination Address + 1	0	Register Data (LSB)
			4	Op Code Address + 2	1	Next Op Code
JSR			1	Op Code Address + 1	1	Jump Address (LSB)
			2	FFFF	1	Restart Address (LSB)
		5	3	Stack Pointer	0	Return Address (LSB)
			4	Stack Pointer - 1	0	Return Address (MSB)
			.5	Jump Address	1	First Subroutine Op Code
TIM			1	Op Code Address+1	1	Immediate Data
		4	2	Op Code Address+2	1	Address of Operand (LSB
			3	Address of Operand	1	Operand Data
	F114		4	Op Code Address+3	1	Next Op Code
AIM	EIM		1	Op Code Address+1	1	Immediate Data
OIM			2	Op Code Address+2	1	Address of Operand (LSB
		6	3	Address of Operand	1	Operand Data
			4	FFFF	1	Restart Address (LSB)
			5	Address of Operand	0	New Operand Data
			6	Op Code Address+3	1	Next Op Code



Table 13 Cycle-by-Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	Data Bus
NDEXED					
JMP		1	Op Code Address+1	1	Offset
	3	2	FFFF	1	Restart Address (LSB)
		3	Jump Address	1	First Op Code of Jump Routin
ADC ADD		1	Op Code Address + 1	1	Offset
AND BIT		2	FFFF	1	Restarc Address (LSB)
CMP EOR	4	3	IX+Offset	1	Operand Data
LDA ORA	1	4	Op Code Address+2	1	Next Op Code
SBC SUB					
TST					
STA		1	Op Code Address + 1	1	Offset
	4	2	FFFF	1	Restart Address (LSB)
		3	IX+Offset	0	Accumulator Data
4000		4	Op Code Address+2	1 1	Next Op Code
ADDD		1 2	Op Code Address + 1 FFFF	1	Offset
CPX LDD LDS LDX	5	3	IX+Offset	1	Restart Address (LSB)
SUBD	5	4	IX+Oπset IX+Offset+1		Operand Data (MSB) Operand Data (LSB)
3000		5	Op Code Address+2	1	Next Op Code
STD STS	-	1	Op Code Address+1	1	Offset
STX		2	FFFF	1	Restart Address (LSB)
JIX	5	3	IX+Offset	Ö	Register Data (MSB)
		4	IX + Offset + 1	Ö	Register Data (LSB)
		5	Op Code Address + 2	1	Next Op Code
JSR		1	Op Code Address + 1	1	Offset
		2	FFFF	1	Restart Address (LSB)
	5	3	Stack Pointer	0	Return Address (LSB)
		4	Stack Pointer - 1	0	Return Address (MSB)
		5	IX+Offset	1	First Subroutine Op Code
ASL ASR		1	Op Code Address + 1	1	Offset
COM DEC		2	FFFF	1	Restart Address (LSB)
INC LSR	6	3	IX + Offset	1	Operand Data
NEG ROL	"	4	FFFF	1	Restart Address (LSB)
ROR		5	IX + Offset	0	New Operand Data
		6	Op Code Address+1	1	Next Op Code
TIM		1	Op Code Address + 1	1	Immediate Data
	_	2	Op Code Address + 2	1	Offset
	5	3	FFFF	1	Restart Address (LSB)
		4	IX+Offset	1	Operand Data
	-	5	Op Code Address + 3	1	Next Op Code
CLR		1 2	Op Code Address + 1	1	Offset
	5	3	FFFF	1 1	Restart Address (LSB)
	9	4	IX+Offset	0	Operand Data
		5	IX+Offset Op Code Address+2	1	Next Op Code
AIM EIM	+	1	Op Code Address+1	1	Immediate Data
OIM		2	Op Code Address+2	1 1	Offset
		3	FFFF	1	Restart Address (LSB)
	7	4	IX+Offset	1	Operand Data
		5	FFFF	i	Restart Address (LSB)
		6	IX+Offset	o l	New Operand Data
		7	Op Code Address+3	1 1	Next Op Code



Table 13 Cycle-by-Cycle Operation (Continued)

Address I		Cycles	Cycle	Address Bus	R/W	Data Bus
Instruc	tions	-,	#			
EXTEND						
JMP			1	Op Code Address+1	1	Jump Address (MSB)
		3	2	Op Code Address+2	1	Jump Address (LSB)
			3	Jump Address	1	Next Op Code
ADC AD	D TST		1	Op Code Address + 1	1	Address of Operand (MSB)
AND BIT	Γ	4	2	Op Code Address+2	1	Address of Operand (LSB)
CMP EO	R	4	3	Address of Operand	1	Operand Data
LDA OF	RA		4	Op Code Address+3	1	Next Op Code
SBC SU	IB					
STA			1	Op Code Address + 1	1	Destination Address (MSB)
		4	2	Op Code Address+2	1	Destination Address (LSB)
		4	3	Destination Address	0	Accumulator Data
			4	Op Code Address+3	1	Next Op Code
ADDD			1	Op Code Address + 1	1	Address of Operand (MSB)
CPX L	.DD		2	Op Code Address+2	1	Address of Operand (LSB)
LDS L	.DX	5	3	Address of Operand	1	Operand Data (MSB)
SUBD			4	Address of Operand+1	1	Operand Data (LSB)
			5	Op Code Address+3	1	Next Op Code
STD S	STS		1	Op Code Address + 1	1	Destination Address (MSB)
STX			2	Op Code Address+2	1	Destination Address (LSB)
		5	3	Destination Address	0	Register Data (MSB)
			4	Destination Address+1	0	Register Data (LSB)
			5	Op Code Address+3	1	Next Op Code
JSR	***************************************		1	Op Code Address + 1	1	Jump Address (MSB)
			2	Op Code Address + 2	1	Jump Address (LSB)
		6	3	FFFF	1	Restart Address (LSB)
		0	4	Stack Pointer	0	Return Address (LSB)
			5	Stack Pointer - 1	0	Return Address (MSB)
			6	Jump Address	1	First Subroutine Op Code
ASL A	SR		1	Op Code Address+1	1	Address of Operand (MSB)
COM E	DEC		2	Op Code Address + 2	1	Address of Operand (LSB)
INC L	.SR	6	3	Address of Operand	1	Operand Data
NEG F	ROL	0	4	FFFF	1	Restart Address (LSB)
ROR			5	Address of Operand	0	New Operand Data
			6	Op Code Address+3	1	Next Op Code
CLR	****************		1	Op Code Address+1	1	Address of Operand (MSB)
			2	Op Code Address + 2	1	Address of Operand (LSB)
		5	3	Address of Operand	1	Operand Data
			4	Address of Operand	0	00
			5	Op Code Address + 3	1	Next Op Code



Table 13 Cycle-by-Cycle Operation (Continued)

Address Mode 8 Instructions	Cycles	Cycle #	Address Bus	R/W	Data Bus
		#			
MPLIED			0-0-4-4-4		N O. O. I
ABA ABX ASL ASLD		1	Op Code Address+1	1	Next Op Code
ASR CBA					
CLC CLI CLR CLV					
COM DEC					
DES DEX				1	
	i				
INC INS	1				
INX LSR	i I				
LSRD ROL					
ROR NOP					
SBA SEC					
SEI SEV					
TAB TAP					
TBA TPA					
TST TSX	ļ				
TXS					
DAA XGDX	2	1	Op Code Address + 1	1	Next Op Code
		2	FFFF	1	Restart Address (LSB)
PULA PULB		1	Op Code Address + 1	1	Next Op Code
	3	2	FFFF	1	Restart Address (LSB)
		3	Stack Pointer + 1	1	Data from Stack
PSHA PSHB		1	Op Code Address+1	1	Next Op Code
	4	2	FFFF	1	Restart Address (LSB)
	4	3	Stack Pointer	0	Accumulator Data
		4	Op Code Address + 1	1	Next Op Code
PULX		1	Op Code Address+1	1	Next Op Code
	4	2	FFFF	1	Restart Address (LSB)
	4	3	Stack Pointer + 1	1	Data from Stack (MSB)
		4	Stack Pointer + 2	1	Data from Stack (LSB)
PSHX		1	Op Code Address+1	1	Next Op Code
		2	FFFF	1	Restart Address (LSB)
	5	3	Stack Pointer	0	Index Register (LSB)
		4	Stack Pointer - 1	0	Index Register (MSB)
	-	5	Op Code Address+1	1	Next Op Code
RTS		1	Op Code Address + 1	1	Next Op Code
		2	FFFF	i	Restart Address (LSB)
	5	3	Stack Pointer + 1	1	Return Address (MSB)
		4	Stack Pointer + 2	1	Return Address (LSB)
		5	Return Address	1	First Op Code of Return Rout
MUL		1	Op Code Address + 1	- 	Next Op Code
		2	FFFF	i	Restart Address (LSB)
		3	FFFF	1	Restart Address (LSB)
	7	4	FFFF	1	Restart Address (LSB)
	'	5	FFFF		Restart Address (LSB)
		6			
		7	FFFF	1	Restart Address (LSB)
		<u></u>	FFFF		Restart Address (LSB)



Table 13 Cycle-by-Cycle Operation (Continued)

Address Mode &	Cycles	Cycle	Address Bus	R/W	Data Bus
Instructions	1	#			
IMPLIED					
WAI		1	Op Code Address + 1	1	Next Op Code
		2	FFFF	1	Restart Address (LSB)
		3	Stack Pointer	0	Return Address (LSB)
		4	Stack Pointer – 1	0	Return Address (MSB)
	9	5	Stack Pointer – 2	0	Index Register (LSB)
		6	Stack Pointer – 3	0	Index Register (MSB)
		7	Stack Pointer – 4	0	Accumulator, A
		8	Stack Pointer – 5	0	Accumulator B
		9	Stack Pointer – 6	0	Conditional Code Register
RTI		1	Op Code Address+1	1	Next Op Code
	1	2	FFFF	1	Restart Address (LSB)
		3	Stack Pointer	1	Conditional Code Register
		4	Stack Pointer + 1	1	Accumulator B
	10	5	Stack Pointer + 2	1	Accumulator A
	10	6	Stack Pointer + 3	1	Index Register (MSB)
		7	Stack Pointer + 4	1	Index Register (LSB)
	l	8	Stack Pointer + 5	1	Return Address (MSB)
		9	Stack Pointer + 6	1	Return Address (LSB)
		10	Return Address	1	First Op Code of Return Routine
SWI	1	1	Op Code Address+1	1	Next Op Code
		2	FFFF	1	Restart Address (LSB)
		3	Stack Pointer	0	Return Address (LSB)
		4	Stack Pointer - 1	0	Return Address (MSB)
		5	Stack Pointer - 2	0	Index Register (LSB)
		6	Stack Pointer - 3	0	Index Register (MSB)
	12	7	Stack Pointer - 4	0	Accumulator A
		8	Stack Pointer 5	0	Accumulator B
		9	Stack Pointer - 6	0	Conditional Code Register
		10	Vector Address FFFA	1 1	Address of SWI Routine (MSB)
		11	Vector Address FFFB	1	Address of SWI Routine (LSB)
		12	Address of SWI Routine	1 1	First Op Code of SWI Routine
SLP		1	Op Code Address+1	1	Next Op Code
		2	FFFF	1	Restart Address (LSB)
		Ī	FFFF		High Impedance-Non MPX Mod
					Address Bus -MPX Mode
	4	Sleep			
			creć		D
		3	FFFF		Restart Address (LSB)
		4	Op Code Address+1		Next Op Code



	Address Mode & Instructions		Cycle #	Address Bus	R₩	Data Bus
RELATI	/E					
BCC	BCS	1	1	Op Code Address + 1	1	Branch Offset
BEQ	BGE	3	2	FFFF	1	Restart Address (LSB)
BGT	вні		3	Branch Address Test = "1"		First Op Code of Branch Routine
BLE	BLS		3	Op Code Address + 1···Test = "0"	'	Next Op Code
BLT	BMT					·
BNE	BPL					
BRA	BRN	ĺ	1			
BVC	BVS					
BSR		1	1	Op Code Address + 1	1	Offset
			2	FFFF	1	Restart Address (LSB)
		5	3	Stack Pointer	0	Return Address (LSB)
			4	Stack Pointer - 1	0	Return Address (MSB)
			5	Branch Address	1	First Op Code of Subroutine

Table 13 Cycle-by-Cycle Operation (Continued)

LOW POWER CONSUMPTION MODE

The HD6301V1 has two low power consumption modes; sleep and standby mode.

Sleep Mode

On execution of SLP instruction, the MCU is brought to the sleep mode. In the sleep mode, the CPU sleeps (the CPU clock becomes inactive), but the contents of the registers in the CPU are retained. In this mode, the peripherals of CPU will remain active. So the operations such as transmit and receive of the SCI data and counter may keep in operation. In this mode, the power consumption is reduced to about 1/6 the value of a normal operation.

The escape from this mode can be done by interrupt, RES, STBY. The RES resets the MCU and the STBY brings it into the standby mode (This will be mentioned later). When interrupt is requested to the CPU and accepted, the sleep mode is released, then the CPU is brought in the operation mode and jumps to the interrupt routine. When the CPU has masked the interrupt, after recovering from the sleep mode, the next instruction of SLP starts to execute. However, in such a case that the timer interrupt is inhibited on the timer side, the sleep mode cannot be released due to the absence of the interrupt request to the

CPU.

This sleep mode is available to reduce an average power consumption in the applications of the HD6301V1 which may not be always running.

Standby Mode

Bringing STBY "Low", the CPU becomes reset and all clocks of the HD6301V1 become inactive. It goes into the standby mode. This mode remarkably reduces the power consumptions of the HD6301V1.

In the standby mode, if the HD6301V1 is continuously supplied with power, the contents of RAM is retained. The standby mode should escape by the reset start. The following is the typical application of this mode.

First, NMI routine stacks the MCU's internal information and the contents of SP in RAM, disables RAME bit of RAM control register, sets the Standby bit, and then goes into the standby mode. If the Standby bit keeps set on reset start, it means that the power has been kept during standby mode and the contents of RAM is normally guaranteed. The system recovery may be possible by returning SP and bringing into the condition before the standby mode has started. The timing relation for each line in this application is shown in Figure 24.




Figure 24 Standby Mode Timing



ERROR PROCESSING

When the HD6301V1 fetches an undefined instruction or fetches an instruction from unusable memory area, it generates the highest priority internal interrupt, that may protect from system upset due to noise or a program error.

Op-Code Error

Fetching an undefined op-code, the HD6301V1 will stack the CPU register as in the case of a normal interrupt and vector to the TRAP (\$FFEE, \$FFEF), that has a second highest priority (RES is the highest).

Address Error

When an instruction is fetched from other than a resident ROM, RAM, or an external memory area, the CPU starts the same interrupt as op-code error. In the case which the instruction is fetched from external memory area and that area is not usable, the address error cannot be detected.

The addresses which cause address error in particular mode are shown in Table 14.

This feature is applicable only to the instruction fetch, not to normal read/write of data accessing.

Table 14 Address Error

Mode	0	1	2,4	5	6	7
	\$ 0000	\$ 0000	\$ 0000	\$ 0000	\$ 0000	\$ 0000
	,	١.	1	١ ،	1	١
Address	\$001F	\$001F	\$ 001F	\$ 007F	\$001F	\$ 007F
7 100. 000				\$ 0200		\$0100
				1		1
				\$ EFFF		\$ EFFF

System Flow chart of HD6301V1 is shown in Fig. 25.

Transitions among the active mode, sleep mode, standby mode and reset are shown in Fig. 26.

Figures 27, 28, 29 and 30 shows a system configuration.




Figure 25 HD6301V1 System Flow Chart




Figure 26 Transitions among Active Mode, Standby Mode, Sleep Mode, and Reset





Figure 27 HD6301V1 MCU Single-Chip Dual Processor Configuration






Figure 28 HD6301V1 MCU Expanded Non-Multiplexed Mode (Mode 5)

Figure 29 HD6301V1 MCU Expanded Multiplexed Mode




Figure 30 HD6301V1 MCU Expanded Non-Multiplexed Mode (Mode 1)

PRECAUTION TO THE BOARD DESIGN OF OSCILLA-TION CIRCUIT

As shown in Fig. 31, there is a case that the cross talk disturbs the normal oscillation if signal lines are put near the oscillation circuit. When designing a board, pay attention to this. Crystal and C_L must be put as near the HD6301V1 as possible.




Figure 31 Precaution to the boad design of oscillation circuit

■ PIN CONDITIONS AT SLEEP AND STANDBY STATE

Sleep State

The conditions of power supply pins, clock pins, input pins and E clock pin are the same as those of operation. Refer to Table 15 for the other pin conditions.

Standby State

Only power supply pins and STBY pin are active. As for the clock pin EXTAL, its input is fixed internally so the MCU is not influenced by the pin conditions. XTAL is in "1" output. All the other pins are in high impedance.

■ DIFFERENCE BETWEEN HD6301V0 and HD6301V1

The HD6301V1 is an upgraded version of the HD6301V0. The difference between HD6301V0 and HD6301V1 is shown in Table 17.

Table 17 Difference between HD6301V0 and HD6301V1

Item	HD6301V0	HD6301V1		
Operating Mode	Mode 2: Not defined	Mode 2: Expanded Multiplexed Mode (Equivalent to Mode 4)		
Electrical Character- istics	The electrical characteristics of 2MHz version (B version) are not specified.	Some characteristics are improved. The 2MHz version is guaranteed.		
Timer	Has problem in output compare function. (Can be avoided by software.)	The problem is solved.		

Table 15 Pin Condition in Sleep Mode

Pin	Mode	0	1	2,4	5	6	7
Port 1	Function	I/O Port	Lower Address Bus	I/O Port	+	+	+
P ₁₀ ~P ₁₇	Condition	Keep the condition just before sleep	Output "1"	Keep the condition just before sleep	+	←	←
Port 2	Function	I/O Port	+	+	←	+	+
P ₂₀ ~P ₂₄	Condition	Keep the condition just before sleep	+	←	+	+	+
Port 3	Function	Ē: Lower Address Bus E: Data Bus	Data Bus	E: Lower Address Bus E: Data Bus	Data Bus	E: Lower Address Bus E: Data Bus	I/O Port
P _{3 0} ~P ₃₇	Condition	E: Output "1" E: High Impedance	High Impedance	E: Output "1" E: High Impedance	High Impedance	E: Output "1" E: High Impedance	Keep the condition just before sleep
AL MANUFACTURE AND ADDRESS OF THE PARTY NAMED IN	Function	Upper Address	+	←	Lower Address Bus or Input Port	Upper Address Bus or Input Port	I/O Port
Port 4 P ₄₀ ~P ₄₇	Condition	Output "1"	-	4-	Address Bus: Out- put "1" Port: Keep the con- dition just before sleep	←	Keep the condition just before sleep
S	C ₂	Output "1" (Read Condition)	+	+	←	+	Output "1"
S	C1	Output Address Strobe	+	+	Output "1"	Output Address Strobe	Input Pin

Table 16 Pin Condition during RESET

pin	0, 2, 4, 6	1	5	7
Port 1 P ₁₀ ~ P ₁₇	high impedance (input)	4	4	
Port 2 P ₂₀ ~ P ₂₄	high impedance (input)		-	4
Port 3 P ₃₀ ~ P ₃₇	E: "1" output E: high impedance	high impedance		
Port 4 P ₄₀ ~ P ₄₇	high impedance (input)	4	4	
SC₂ (R/₩)	"1" output (Read)	4		"1" output
SC ₁ (AS)	E: "1" output E: "0" output	-	"1" output	high impedance (input)

HD6301X0,HD63A01X0,—HD63B01X0 CMOS MCU (Microcomputer Unit)

-PRELIMINARY-

The HD6301X0 is a CMOS single-chip microcomputer unit (MCU) which includes a CPU compatible with the HD6301V1, 4k bytes of ROM, 192 bytes of RAM, 53 parallel I/O pins, a Serial Communication Interface (SCI) and two timers on chip.

FEATURES

- Instruction Set Compatible with the HD6301V1
- Abundant On-chip Functions
 4k Bytes of ROM, 192 Bytes of RAM
 53 Parallel I/O Ports
 16-Bit Programmable Timer
 8-Bit Reloadable Timer

Serial Communication Interface

Memory Ready

Halt

Error-Detection (Address Trap, Op Code Trap)

- Interrupts . . . 3 External, 7 Internal
- Operation Mode

Mode 1 . . . Expanded (Internal ROM Inhibited)
Mode 2 . . . Expanded (Internal ROM Valid)


Mode 3 . . . Single-chip Mode

Low Power Dissipation Mode

Sleep Standby

Wide Range of Operation


$$V_{CC} = 3 \sim 6V$$
 (f = 0.1 ~ 0.5MHz).
 $V_{CC} = 5V\pm10\%$ (f = 0.5 ~ 1.0MHz; HD6301X0)
f = 0.5 ~ 1.5MHz; HD63A01X0)
f = 0.5 ~ 2.0MHz; HD63B01X0)




■ PIN ARRANGEMENT

HD6301X0P, HD63A01X0P, HD63B01X0P


HD6301X0F, HD63A01X0F, HD63B01X0F





(Top View)

■ BLOCK DIAGRAM



M HITACHI

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc}	-0.3 ∼ +7.0	V
Input Voltage	V _{in}	-0.3 ~ V _{cc} +0.3	V
Operating Temperature	T _{opr}	0 ~ +70	°c
Storage Temperature	T _{stg}	-55 ∼ +150	°C

(NOTE) This product has protection circuits in input terminal from high static electricity voltage and high electric field.

But be careful not to apply overvoltage more than maximum ratings to these high input impedance protection circuits. To assure the normal operation, we recommend V_{in}, V_{out}: V_{SS} ≤ (V_{in} or V_{out}) ≤ V_{CC}.

■ ELECTRICAL CHARACTERISTICS

DC CHARACTERISTICS (V_{CC} = 5.0V±10%, V_{SS} = 0V, Ta = 0 ~ +70°C, unless otherwise noted.)

Item		Symbol	Test Condition	min	typ	max	Unit
	RES, STBY			V _{cc} -0.5	_	.,	V
Input "High" Voltage	EXTAL	V _{IH}		V _{cc} x0.7	_	V _{CC} +0.3	
	Other Inputs			2.0		10.3	
Input "Low" Voltage	All Inputs	VIL		-0.3	_	0.8	V
Input Leakage Current	\overline{NMI} , \overline{RES} , \overline{STBY} , \overline{MP}_0 , \overline{MP}_1 , \overline{Port} 5	I _{in}	$V_{in} = 0.5 \sim V_{CC} - 0.5 V$	-	_	1.0	μΑ
Three State (off-state) Leakage Current	Ports 1, 2, 3, 4, 6, 7	I _{TSI}	$V_{in} = 0.5 \sim V_{CC} - 0.5V$	-	-	1.0	μΑ
Output "High" Voltage	All Outputs	V	I _{OH} = -200μA	2.4	_	-	V
Output riigii voitage	All Outputs	V _{OH}	I _{OH} = -10μA	V _{cc} -0.7	_	_	٧
Output "Low" Voltage	All Outputs	VoL	I _{OL} = 1.6mA	_	_	0.4	٧
Darlington Drive Current	Ports 2, 6	-I _{он}	Vout = 1.5V	1.0	_	10.0	mA
Input Capacitance	All Inputs	C _{in}	V _{in} = 0V, f = 1MHz, Ta = 25°C	-	-	12.5	pF
Standby Current	Non Operation	I _{STB}		_	3.0	15.0	μΑ
			Sleeping (f = 1MHz**)	_	1.5	3.0	mA
		I _{SLP}	Sleeping (f = 1.5MHz**)	-	2.3	4.5	mA
Current Dissipation*			Sleeping (f = 2MHz**)	-	3.0	6.0	mA
Current Dissipation		Icc	Operating (f = 1MHz**)	_	7.0	10.0	mA
			Operating (f = 1.5MHz**)	_	10.5	15.0	mA
			Operating (f = 2MHz**)	-	14.0	20.0	mA
RAM Standby Voltage		VRAM		2.0	-	_	V

^{*} V_{IH} min = V_{CC} -1.0V, V_{IL} max = 0.8V (All output terminals are at no load.)

typ. value (f = x MHz) = typ. value $(f = 1 \text{MHz}) \times x$ max. value (f = x MHz) = max. value $(f = 1 \text{MHz}) \times x$ (both the sleeping and operating)



^{**} Current Dissipation of the operating or sleeping condition is proportional to the operating frequency. So the typ. or max. values about Current Dissipations at x MHz operation are decided according to the following formula;

• AC CHARACTERISTICS (V_{CC} = 5.0V±10%, V_{SS} = 0V, T_a = 0 \sim +70 $^{\circ}$ C, unless otherwise noted.)

BUS TIMING

ltem		Symbol	Test	HD6301X0			HD63A01X0			HD63B01X0			Unit
		Symbol	Condition	min	typ	max	min	typ	max	min	typ	max	Unit
Cycle Time		t _{cyc}		1	_	10	0.666	_	10	0.5		10	μs
Enable Rise Time		ter		-	-	25	_	_	25	-	_	25	ns
Enable Fall Time		t _{Ef}		_	-	25	_	_	25		_	25	ns
Enable Pulse Width "Hi	gh" Level*	PWEH		450	-	_	300	_	_	220	_	_	ns
Enable Pulse Width "Lo	w" Level*	PWEL		450	_	_	300	_	_	220	-	-	ns
Address, R/W Delay Tin	ne*	t _{AD}			_	250	_		190	_	_	160	ns
Data Delay Time	Write	t _{DDW}		_	-	200	- 1	-	160	-	_	120	ns
Data Set-up Time	Read	t _{DSR}	SR F: 4		_	_	70	_	_	70	-	_	ns
Address, R/W Hold Time*		t _{AH}	Fig. 1	80	_	_	50	í	1	35	_	-	ns
Data Hold Time	Write*	t _{HW}		80		_	50	_	1	40	_	_	ns
	Read t	t _{HR}		0		_	0		_	0		_	ns
RD, WR Pulse Width*		PWRW		450	_	_	300		_	220	_	-	ns
RD, WR Delay Time		t _{RWD}		-	-	40	-	-	40	-	_	40	ns
RD, WR Hold Time		t _{HRW}		-	_	30	_	_	30	_	_	25	ns
LIR Delay Time		t _{DLR}		_	_	200	_	_	160	-	-	120	ns
LIR Hold Time		t _{HLR}		10	_	-	10	_	_	10	_	_	ns
MR Set-up Time*		t _{SMR}	Fig. 2	400	_	-	280	_	_	230	_	-	ns
MR Hold Time*		t _{HMR}		_	_	90	_	_	40	_	_	0	ns
E Clock Pulse Width at I	MR	PWEMR		_	-	9	_	-	9	_	_	9	μs
Processor Control Set-up Time		t _{PCS}	Fig. 3, 10, 11	200	1	1	200	-	-	200	-	_	ns
Processor Control Rise Time		t _{PCr}	F: 0.0	_	_	100	_	-	100	-	_	100	ns
Processor Control Fall Time		t _{PCf}	Fig. 2, 3	_	_	100	-	_	100	_	_	100	ns
BA Delay Time t _{B.}		t _{BA}	Fig. 3	-	-	250	_	_	190	_	_	160	ns
Oscillator Stabilization Time t _F		t _{RC}	Fig. 11	20			20	_	_	20	_	_	ms
Reset Pulse Width		PWRST		3	_	_	3	_	_	3	-	_	t _{cyc}

These timings change in approximate proportion to t_{CYC}. The figures in this characteristics represent those when t_{CYC} is minimum (= in the highest speed operation).

PERIPHERAL PORT TIMING

Item		Symbol	Test Condition	HD6301X0			HD63A01X0			HD63B01X0			Unit	
				min	typ	max	min	typ	max	min	typ	max	Onit	
Peripheral Data Set-up Time	Ports 2, 3, 5, 6		t _{PDSU}	Fig. 5	200	_	_	200	-	-	200	_	-	ns
Peripheral Data Hold Time	Ports 2, 3, 5, 6		t _{PDH}	Fig. 5	200	_	-	200	-	-	200	_	-	ns
Delay Time (Enable Negative Transition to Peripheral Data Valid) Ports 1, 2 3, 4, 6, 7		t _{PWD}	Fig. 6	-	_	300	_	-	300	_	_	300	ns	

TIMER, SCI TIMING

		T	T										
lt.	Item		Test	H	D6301)	(U	HL	63A01	ΧU	HC	63B01	ΧU	Unit
		Symbol	Condition	min	typ	max	min	typ	max	min	typ	max	0
Timer 1 Input	Pulse Width	t _{PWT}	Fig. 8	2.0	-	_	2.0	_	-	2.0	_	-	t _{cyc}
	nable Positive Timer Output)	t _{TOD}	Fig. 7	-	_	400	_	_	400	=	_	400	ns
SCI Input	Async. Mode		Fig. 8	1.0	_	-	1.0	_	-	1.0	-	_	t _{cyc}
Clock Cycle	Ciock Sync.	t _{Scyc}	Fig. 4, 8	2.0	_	-	2.0	_	-	2.0	-	-	t _{cyc}
SCI Transmit Time (Clock S		t _{TXD}		_	_	200	_	_	200	_	_	200	ns
SCI Receive D Time (Clock S		t _{SRX}	Fig. 4	290	_	_	290		-	290	-	_	ns
SCI Receive D (Clock Sync. I	ata Hold Time Mode)	t _{HRX}		100	_	-	100	-	-	100	_	-	ns
SCI Input Clo	ck Pulse Width	t _{PWSCK}		0.4	_	0.6	0.4	-	0.6	0.4	_	0.6	t _{Scyc}
Timer 2 Input	Clock Cycle	t _{tcyc}		2.0	-		2.0	_	_	2.0	_	_	t _{cyc}
Timer 2 Input Width	Clock Pulse	† _{PWTCK}	Fig. 8	200	_	-	200	-	-	200	_	_	ns
Timer 1•2, SC Rise Time	I Input Clock	t _{CKr}		_	-	100	-	_	100	_	_	100	ns
Timer 1·2, SC Fall Time	I Input Clock	t _{CKf}		_	_	100	_	_	100	_	_	100	ns




Figure 1 Mode 1, Mode 2 Bus Timing




Figure 2 Memory Ready and E Clock Timing





Figure 3 HALT and BA Timing



* 2.0V is high level when clock input. 2.4V is high level when clock output.

Figure 4 SCI Clocked Synchronous Timing






Figure 5 Port Data Set-up and Hold Times (MCU Read)

Figure 6 Port Data Delay Times (MCU Write)







(a) Timer 1 Output Timing

(b) Timer 2 Output Timing

Figure 7 Timer Output Timing





Figure 8 Timer 1.2, SCI Input Clock Timing



C=90pF for Port 1, Port 3, Port 4, E =30pF for Port 2, Port 6, Port 7 R=12kΩ for Port 1~Port 4, Port 6, Port 7, E

Figure 9 Bus Timing Test Loads (TTL Load)




Figure 10 Interrupt Sequence




Figure 11 Reset Timing

■ FUNCTIONAL PIN DESCRIPTION

V_{CC}, V_{SS}


 V_{CC} and V_{SS} provide power to the MCU with $5V\pm10\%$ supply. In the case of low speed operation (fmax = 500kHz), the MCU can operate with three through six volts. Two V_{SS} pins should be tied to ground.

XTAL, EXTAL

These two pins interface with an AT-cut parallel resonant crystal. Divide-by-four circuit is on chip, so if 4MHz crystal oscillator is used, the system clock is 1MHz for example.

EXTAL pin is drivable with the external clock of 45 to 50% duty, and one fourth frequency of the external clock is produced in the LSI. The external clock frequency should

AT Cut Parallel Resonant Crystal Oscillator



be less than four times of the maximum operable frequency. When using the external clock, XTAL pin should be open. Fig. 12 shows examples of connection circuit. The crystal and C_{L1}, C_{L2} should be mounted as close as possible to XTAL and EXTAL pins. Any line must not cross the line between the crystal oscillator and XTAL, EXTAL.

• STBY

This pin makes the MCU standby mode. In "Low" level, the oscillation stops and the internal clock is stabilized to make reset condition. To retain the contents of RAM at standby, "0" should be written into RAM enable bit (RAME). RAME is the bit 6 of the RAM/port 5 control register at \$0014. RAM is disabled by this operation and its contents is sustained.

Refer to "LOW POWER DISSIPATION MODE" for the standby mode.

Reset (RES)

This pin is used to reset the MCU from power OFF state and to provide a startup procedure. During power-on, RES pin must be held "Low" level for at least 20ms.

The CPU registers (accumulator, index register, stack pointer, condition code register except for interrupt mask bit), RAM and the data register of a port are not initialized during reset, so their contents are unknown in this procedure.

To reset the MCU during operation, \overline{RES} should be held "Low" for at least 3 system-clock cycles. At the 3rd cycle during "Low" level, all the address buses become "High". When \overline{RES} remains "Low", the address buses keep "High". If \overline{RES} becomes "High", the MCU starts the next operation.

- (1) Latch the value of the mode program pins; MP₀ and MP₁.
- (2) Initialize each internal register (Refer to Table 5).
- (3) Set the interrupt mask bit. For the CPU to recognize the maskable interrupts IRQ₁, IRQ₂ and IRQ₃, this bit should be cleared in advance.
- (4) Put the contents (= start address) of the last two addresses



(\$FFFE, \$FFFF) into the program counter and start the program from this address. (Refer to Table 1).

* The MCU is unable to accept a reset input until the clock becomes normal oscillation after power on (max. 20ms). During this transient time, the MCU and I/O pins are undefined. Please be aware of this for system designing.

• Enable (E)

This pin provides a TTL-compatible system clock to external circuits. Its frequency is one fourth that of the crystal oscillator or external clock. This pin can drive one TTL load and 90pF capacitance.

Non-Maskable Interrupt (NMI)

When the falling edge of the input signal is detected at this pin, the CPU begins non-maskable interrupt sequence internally. As well as the IRQ mentioned below, the instruction being executed at \overline{NMI} signal detection will proceed to its completion. The interrupt mask bit of the condition code register doesn't affect non-maskable interrupt at all.

When starting the acknowledge to the NMI, the contents of the program counter, index register, accumulators and condition code register will be saved onto the stack. Upon completion of this sequence, a vector is fetched from \$FFFC and \$FFFD to transfer their contents into the program counter and branch to the non-maskable interrupt service routine. After reset start,

the stack pointer should be initialized on an appropreate memory area and then the falling edge be input to NMI pin.

• Interrupt Request (IRQ1, IRQ2)

These are level-sensitive pins which request an internal interrupt sequence to the CPU. At interrupt request, the CPU will complete the current instruction before its request acknowledgement. Unless the interrupt mask in the condition code register is set, the CPU starts an interrupt sequence; if set, the interrupt request will be ignored. When the sequence starts, the contents of the program counter, index register, accumulators and condition code register will be saved onto the stack, then the CPU sets the interrupt mask bit and will not acknowledge the maskable request. During the last cycle, the CPU fetches vectors depicted in Table 1 and transfers their contents to the program counter and branches to the service routine.

The CPU uses the external interrupt pins, $\overline{IRQ_1}$ and $\overline{IRQ_2}$ also as port pins P_{50} and P_{51} , so it provides an enable bit to Bit 0 and 1 of the RAM port 5 control register at \$0014. Refer to "RAM/PORT 5 CONTROL REGISTER" for the details.

When one of the internal interrupts, ICI, OCI, TOI, CMI or SIO is generated, the CPU produces internal interrupt signal (IRQ₃). IRQ₃ functions just the same as $\overline{IRQ_1}$ or $\overline{IRQ_2}$ except for its vector address. Fig. 13 shows the block diagram of the interrupt circuit.

Priority	Ved	tor	Interview.
riionty	MSB	LSB	Interrupt
Highest	FFFE	FFFF	RES
†	FFEE	FFEF	TRAP
	FFFC	FFFD	NMI
	FFFA	FFFB	SWI (Software Interrupt)
	FFF8	FFF9	ĪRQ ₁
	FFF6	FFF7	ICI (Timer 1 Input Capture)
ļ	FFF4	FFF5	OCI (Timer 1 Output Compare 1, 2)
	FFF2	FFF3	TOI (Timer 1 Overflow)
	FFEC	FFED	CMI (Timer 2 Counter Match)
ļ	FFEA	FFEB	ĪRQ ₂
Lowest	FFF0	FFF1	SIO (RDRF+ORFE+TDRE)

Table 1 Interrupt Vector Memory Map




Figure 13 Interrupt Circuit Block Diagram

Mode Program (MP₀, MP₁)

These two pins decide the operation mode. Refer to "MODE SELECTION" for mode details.

The following signal descriptions are applicable only for the expanded mode.

Read/Write (R/W; P₇₂)

This signal, usually be in read state ("High"), shows whether the MCU is in read ("High") or write ("Low") state to the peripheral or memory devices. This can drive one TTL load and 30pF capacitance.

RD, WR (P₂₀, P₇₁)

These signals show active low outputs when the CPU is reading/writing to the peripherals or memories. This enables the CPU easy to access the peripheral LSI with \overline{RD} and \overline{WR} input pins. These pins can drive one TTL load and $\overline{30pF}$ capacitance.

Load Instruction Register (LIR; P₇₃)

This signal shows the instruction opecode being on data bus (active low). This pin can drive one TTL load and 30pF capacitance.

Memory Ready (MR; P₅₂)

This is the input control signal which stretches the system clock's "High" period to access low-speed memories. During this signal being in "High", the system clock operates in normal sequence. But this signal in "Low", the "High" period of the system clock will be stretched depending on its "Low" level duration in integral multiples of the cycle time. This allows the

CPU to interface with low-speed memories (See Fig. 2). Up to 9µs can be stretched.

During internal address space access or nonvalid memory access, MR is prohibited internally to prevent decrease of operation speed. Even in the halt state, MR can also stretch "High" period of system clock to allow peripheral devices to access low-speed memories. As this signal is used also as P₅₂, an enable bit is provided at bit 2 of the RAM/port 5 control register at \$0014. Refer to "RAM/PORT 5 CONTROL REGISTER" for more details.

Halt (HALT; P₅₃)

This is an input control signal to stop instruction execution and to release buses free. When this signal switches to "Low", the CPU stops to enter into the halt state after having executed the present instruction. When entering into the halt state, it makes BA (P_{74}) "High" and also an address bus, data bus, \overline{RD} , \overline{WR} , R/\overline{W} in high impedance. When an interrupt is generated in the halt state, the CPU uses the interrupt handler after the halt is cancelled. When halted during the sleep state, the CPU keeps the sleep state, while BA is "High" and releases the buses. Then the CPU returns to the previous sleep state when the HALT signal becomes "High". The same thing can be said when the CPU is in the interrupt wait state after having executed the WAI instruction.

Bus Available (BA; P₇₄)

This is an output control signal which is normally "Low" but "High" when the CPU accepts HALT and releases the buses. The HD6800 and HD6802 make BA "High" and release the

buses at WAI execution, while the HD6301X0 doesn't make BA "High" under the same condition. But if the HALT becomes "Low" when the CPU is in the interrupt wait state after having executed the WAI, the CPU makes BA "High" and releases the buses. And when the HALT becomes "High", the CPU returns to the interrupt wait state.

PORT

The HD6301X0 provides seven I/O ports (six 8-bit ports and a 5-bit port). Table 2 gives the address of ports and the data direction register and Fig. 14 the block diagrams of each port.

Table 2 Port and Data Direction Register Address

Port	Port Address	Data Direction Register
Port 1	\$0002	-
Port 2	\$0003	\$0001
Port 3	\$0006	\$0004
Port 4	\$0007	_
Port 5	\$0015	_
Port 6	\$0017	\$0016
Port 7	\$0018	

Port 1

An 8-bit port for output only. In mode 3, port 1 goes to high impedance during reset and keeps the state even after accepting reset cancellation. It continues till a write operation is made

to port 1. When a write operation is made to port 1, the high impedance state shifts to the output state and the written data will be output. Once port 1 gets in the output state, it operates as an output till reset occurs. CPU can also read the value of the Port 1 data register, thus enables the CPU to use bit manipulation.

In mode 1 and 2, port 1 acts as "Low" address buses. This port can drive one TTL load and 90pF capacitance.

Port 2


An 8-bit input/output port. The data direction register (DDR) of port 2 is responsible for I/O state. It provides two bits; bit 0 decides the I/O direction of P_{20} and bit 1 the I/O direction of P_{21} to P_{27} ("0" for input, "1" for output).


Port 2 is also used as an I/O pin for the timers and the SCI. When used as an I/O pin for the timers and the SCI, port 2 except P₂₀ automatically becomes an input or an output depending on their functions regardless of the data direction register's value.


Port 2 Data Direction Register

7	6	5	4	3	2	1	0	_
1	-	-	-	_	-	DDR 1~7	DDR 0	\$0001

A reset clears the DDR of port 2 and configures port 2 as an input port. This port can drive one TTL and 30pF. In addition, it can produce 1mA current when Vout = 1.5V to drive directly the base of Darlington transistors.







Port Write Signal
Port Output Enable

Data Bus

Timer, SCI
Output Enable

Toutput Enable

Tri-state
Control

Timer 1, 2,
SCI Output

Port Read Signal

Toutput

Port 2




Figure 14 Port Block Diagram



Port 3

An 8-bit I/O port. The DDR of port 3 is responsible for I/O state. It provides only one bit which decides I/O state by the byte ("0" for input and "1" for output). It is cleared during reset

Port 3 Data Direction Register

7	6	5	4	3	2	1	0	
-	_	-	-	_	-	_	Port 3 DDR	\$0004

Port 4

An 8-bit port for output only like Port 1. In mode 1 and 2, "High" address will be produced.

Port 5

An 8-bit port for input only. The lower four bits are also usable as input pins for interrupt, MR and \overline{HALT} .

Port 6

An 8-bit I/O port. This port provides an 8-bit DDR corresponding to each bit and can specify input or output by the bit ("0" for input, "1" for output). This port can drive one TTL load and 30pF. A reset clears the DDR of port 6. In addition, it can produce 1mA current when Vout = 1.5V to drive directly the base of Darlington transistors.

Port 7

A 5-bit port for output only. In mode 3, port 7 goes to high impedance during reset and keeps the state even after accepting reset cancellation. It continues till a write operation is made to port 7. When a write operation is made to port 7, the high impedance state shifts to the output state and the written data will be output. Once port 7 gets in the output state, it operates as an output till reset occurs. Port 7 can also read the value of the data register, thus enables the CPU to use the bit manipulation instruction. In this case b $_7 \sim$ bs are "1".

In mode 1 and 2, port 7 acts as outputs for control signals $(\overline{RD}, \overline{WR}, R/\overline{W}, \overline{LIR})$ and BA). This port can drive one TTL load and 30 pF.

■ RAM/PORT 5 CONTROL REGISTER

The control register located at \$0014 controls on-chip RAM and port 5.

RAM/Port 5 Control Register

7 6	5	4	3	2	1	0	_
STBY PWR RAME	-mail		HLTE	MRE	IRQ₂ E	IRQ ₁ E	\$0014

Bit 0, Bit 1 IRQ1, IRQ2 Enable Bit (IRQ1E, IRQ2E)

When using P_{50} and P_{51} as interrupt pins, write "1" in these bits. When "0", the CPU doesn't accept an external interrupt or a sleep cancellation by the external interrupt. These bits become "0" during reset.

Bit 2 Memory Ready Enable Bit (MRE)

When using P_{52} as an input for Memory Ready signal, write "1" in this bit. When "0", the memory ready function is prohibited. In mode 3, the memory ready function is prohibited

regardless of the value of this bit. This bit becomes "1" during reset.

Bit 3 Halt Enable bit (HLTE)

When using P_{53} as an input for Halt signal, write "1" in this bit. When "0", the halt function is prohibited. In mode 3, the halt function is prohibited regardless of the value of this bit. This bit becomes "1" during reset.

Bit 4, Bit 5 Not Used.

Bit 6 RAM Enable (RAME)

On-chip RAM can be disabled by this control bit. The MCU Reset sets "1" at this bit and enables on-chip RAM available. This bit can be written "1" or "0" by software. When RAM is in disable condition (=logic "0"), on-chip RAM is invalid and the CPU can read data from external memory. This bit should be "0" at the beginning of standby mode to protect on-chip RAM data.

Bit 7 Standby Power Bit (STBY PWR)

When V_{CC} is not provided in standby mode, this bit is cleared. This is a flag for both read/write by software. If this bit is set before standby mode, and remains set even after returning from standby mode, V_{CC} voltage is provided during standby mode and the on-chip RAM data is valid.

MODE SELECTION

Mode program pins, MP_0 and MP_1 determine the operation mode of the HD6301X0 as Table 3 gives.

Mode 1 (Expanded Mode)

In this mode, port 3 is data bus and port 1 "Low" address bus and port 4 "High" address bus to realize a direct interface with the HMCS6800 buses. A control signal such as R/\overline{W} is produced at port 7. In mode 1, on-chip ROM is disabled and 65k bytes of address space are externally expandable (refer to Fig. 15).

Mode 2 (Expanded Mode)

This mode is also expandable as well as mode 1. But in this mode, on-chip ROM is enabled and the expandable address space is 61k bytes (refer to Fig. 16).

Mode 3 (Single-chip Mode)


In this mode, all ports are available (refer to Fig. 17).

Table 3 Mode Selection

Mode	MP ₁	MPo	ROM	RAM	Interrupt Vector	Operation Mode
1	"L"	"H"	E	۱*	E	Expanded Mode
2	"H"	"L"	ı	1*	ı	Expanded Mode
3	"H"	"H"	ı	i	ı	Single-chip Mode

"L" = Logic "0", "H" = Logic "1", I; Internal, E; External.

*The addressing RAM area can be external by clearing RAME bit at \$0014.



MP₁ MP₀ F - RD WR - R/W RES STBY NMI - LIR HD6301X0 - BA MCU Port 2 8 I/O Lines Timer 1, 2 SCI - N Port 3 8 Data Bus Port 5
8 Input Lines
IRQ1, IRQ2
MR. HALT
Port 6
8 I/O Lines Port 1 8 Address Bus Port 4 8 Address Bus

Figure 15 Mode 1

Figure 16 Mode 2




Figure 17 Mode 3

Mode and Port

Table 4 shows MCU signals in each mode.

Table 4 MCU Signals in Each Mode

Port Mode	Mode 1	Mode 2	Mode 3
Port 1	Address Bus (A ₀ ~A ₇)	Address Bus (A ₀ ~A ₇)	Output Port
Port 2	I/O Port	I/O Port	I/O Port
Port 3	Data Bus (D ₀ ~D ₇)	Data Bus (D ₀ ∼D ₇)	I/O Port
Port 4	Address Bus (A ₈ ~A ₁₅)	Address Bus (A ₈ ~A ₁₅)	Output Port
Port 5	Input Port	Input Port	Input Port
Port 6	I/O Port	I/O Port	I/O Port
Port 7	RD, WR, R/W, LIR, BA	RD, WR, R/W, LIR, BA	Output Port

■ MEMORY MAP

The MCU can address up to 65k bytes depending on its operation mode. Fig. 18 gives memory maps in each operation mode. 32 internal registers use addresses from "00" as shown in Table 5.

Table 5 Internal Register

Address	Registers	R/W***	Initialize at RESET
00		_	_
01	Port 2 Data Direction Register	W	\$FC
02*	Port 1	R/W	Undefined
03	Port 2	R/W	Undefined
04*	Port 3 Data Direction Register	W	\$FE
05	-	_	_
06*	Port 3	R/W	Undefined
07*	Port 4	R/W	Undefined
08	Timer Control/Status Register 1	R/W	\$00
09	Free Running Counter ("High")	R/W	\$00
0A	Free Running Counter ("Low")	R/W	\$00
0B	Output Compare Register 1 ("High")	R/W	\$FF
0C	Output Compare Register 1 ("Low")	R/W	\$FF
0D	Input Capture Register ("High")	R	\$00
0E	Input Capture Register ("Low")	R	\$00
0F	Timer Control/Status Register 2	R/W	\$10
10	Rate, Mode Control Register	R/W	\$00
11	Tx/Rx Control Status Register	R/W	\$20
12	Receive Data Register	R	\$00
13	Transmit Data Register	W	\$00
14	RAM/Port 5 Control Register	R/W	\$7C or \$FC
15	Port 5	R	
16	Port 6 Data Direction Register	w	\$00
17	Port 6	R/W	Undefined
18*	Port 7	R/W	Undefined
19	Output Compare Register 2 ("High")	R/W	\$FF
1A	Output Compare Register 2 ("Low")	R/W	\$FF
1B	Timer Control/Status Register 3	R/W	\$20
1C	Time Constant Register	W	\$FF
1D	Timer 2 Up Counter	R/W	\$00
1E	-	-	_
1F**	Test Register	-	

^{*} External Address in Mode 1, 2.



^{**} Test Register. Do not access to this register.

*** R : Read Only Register
W : Write Only Register
R/W: Read/Write Register




Figure 18 HD6301X0 Memory Map

- TIMER 1

The HD6301X0 provides a 16-bit programmable timer which can measure an input waveform and generate two independent output waveforms. The pulse widths of both input/output waveforms vary from microseconds to seconds.

Timer 1 is configurated as follows (refer to Fig. 20).

- Control/Status Register 1 (8 bit)
- · Control/Status Register 2 (7 bit)
- Free Running Counter (16 bit)
- · Output Compare Register 1 (16 bit)
- · Output Compare Register 2 (16 bit)
- Input Capture Register (16 bit)

• Free-Running Counter (FRC) (\$0009 : 000A)

The key timer element is a 16-bit free-running counter driven and incremented by system clock. The counter value is readable by software without affecting the counter. The counter is cleared by reset.

When writing to the MSB byte (\$09), the CPU writes the preset value (\$FFF8) into the counter (address \$09, \$0A) regardless of the write data value. But when writing to the LSB byte (\$0A) after MSB byte writing, the CPU write not only LSB byte data into lower 8 bit, but also MSB byte data into higher 8 bit of the FRC.

The counter will be as follows when the CPU writes to it by double store instructions (STD, STX etc.).




Figure 19 Counter Write Timing

Output Compare Register (OCR) (\$000B, \$000C; OCR1) (\$0019, \$001A; OCR2)

The output compare register is a 16-bit read/write register which can control an output waveform. It is always compared with the FRC.

When data matches, output compare flag (OCF) in the timer control/status register (TCSR) is set. If an output enable bit (OE) in the TCSR2 is "1", an output level bit (OLVL) in the TCSR will be output to bit 1 (Tout 1) and bit 5 (Tout 2) of port 2. To control the output level again by the next compare, a change is necessary for the OCR and OLVL. The OCR is set to \$FFFF at reset. The compare function is inhibited for a cycle just after a write to the OCR or to the upper byte of the FRC. This is to set the 16-bit value valid in the register for compare. In addition, it is because \$FFF8 is set at the next cycle of the CPU's MSB byte write to the FRC.

* For data write to the FRC or the OCR, 2-byte transfer instruction (such as STX etc.) should be used.

• Input Capture Register (ICR) (\$000D: 000E)

The input capture register is a 16-bit read only register which stores the FRC's value when external input signal transition generates an input capture pulse. Such transition is defined by input edge bit (IEDG) in the TCSR1.

In order to input the external input signal to the edge detecter, a bit of the DDR corresponding to bit 0 of port 2 should be cleared ("0"). When an input capture pulse occures by input transition at the next cycle of CPU's high-byte read of the ICR, the input capture pulse will be delayed by one cycle. In order to ensure the input capture operation, a CPU read of the ICR needs 2-byte transfer instruction. The input pulse width should be at least 2 system cycles. This register is cleared (\$0000) during reset.



• Timer Control/Status Register 1 (TCSR1) (\$0008)

The timer control/status register 1 is an 8-bit register. All bits are readable and the lower 5 bits are also writable. The upper 3 bits are read only which indicate the following timer status.

- Bit 5 The counter value reached to \$0000 as a result of counting-up (TOF).
- Bit 6 A match has occured between the FCR and the OCR 1 (OCF1).
- Bit 7 Defined transition of the timer input signal causes the counter to transfer its data to the ICR (ICF).

The followings are each bit descriptions.

Timer Control/Status Register 1



Bit 0 OLVL1 Output Level 1

OLVL1 is transferred to port 2, bit 1 when a match occurs between the counter and the OCR1. If OE1, namely, bit 0 of the TCSR2, is set to "1", OLVL1 will appear at bit 1 of port 2.

Bit 1 IEDG Input Edge

This bit determines which rising edge or falling of input signal of port 2, bit 0 will trigger data transfer from the counter to the ICR. For this function, the DDR corresponding to port 2, bit 0 should be cleared beforehand.

IEDG=0, triggered on a falling edge
("High" to "Low")

IEDG=1, triggered on a rising edge
("Low" to "High")

Bit 2 ETOI Enable Timer Overflow Interrupt

When this bit is set, an internal interrupt (IRQ3) by TOI interrupt is enabled. When cleared, the interrupt is inhibited.

Bit 3 EOCI1 Enable Output Compare Interrupt 1

When this bit is set, an internal interrupt (IRQ₃) by OCI1 interrupt is enabled. When cleared, the interrupt is inhibited.

Bit 4 EICI Enable Input Capture Interrupt

When this bit is set, an internal interrupt (IRQ3) by ICI interrupt is enabled. When cleared, the interrupt is inhibited.

Bit 5 TOF Timer Overflow Flag

This read only bit is set when the counter increments from \$FFFF by 1. Cleared when the counter's MSB byte (\$0009) is read by the CPU following the TCSR1 read.

Bit 6 OCF1 Output Compare Flag 1

This read only bit is set when a match occurs between the OCR1 and the FRC. Cleared by writing to the OCR1 (\$000B or \$000C) following the TCSR1 or TCSR2 read.

Bit 7 ICF Input Capture Flag

This read only bit is set when an input signal of port 2, bit 0 makes a transition as defined by IEDG and the FRC is transferred to the ICR. Cleared when reading the MSB byte (\$000D) of the ICR following the TCSR1 or TCSR2 read.

• Timer Control/Status Register 2 (TCSR2) (\$000F)

The timer control/status register 2 is a 7-bit register. All bits are readable and the lower 4 bits are also writable. But the upper 3 bits are read-only which indicate the following timer status.

- Bit 5 A match has occured between the FRC and the OCR2 (OCF2).
- Bit 6 The same status flag as the OCF1 flag of the TCSR1, bit 6.
- Bit 7 The same status flag as the ICF flag of the TCSR1, bit 7. The followings are each bit descriptions.

Timer Control/Status Register 2

7	6	5	4	3	2	1	0	_
ICF	OCF1	OCF2	_	EOC12	OLVL2	OE2	OE1	\$000F

Bit 0 OE1 Output Enable 1

This bit enables the OLVL1 to appear at port 2, bit 1 when a match has occurred between the counter and the output compare register 1. When this bit cleared, bit 1 of port 2 will be I/O port. When set, it will be an output of OLVL1 automatically.

Bit 1 OE2 Output Enable 2

This bit enables the OLVL2 to appear at port 2, bit 5 when a match has occurred between the counter and the output compare register 2. When this bit cleared, port 2, bit 5 will be I/O port. When set, it will be an output of OLVL2 automatically.

Bit 2 OLVL2 Output Level 2

OLVL2 is transferred to port 2, bit 5 when a match has occurred between the counter and the OCR2. If OE2, namely bit 5 of the TCSR2, is set to "1", OLVL2 will appear at port 2, bit 5.

Bit 3 EOCI2 Enable Output Compare Interrupt 2

When this bit is set, an internal interrupt (IRQ3) by OC12 interrupt is enabled. When cleared, the interrupt is inhibited.

Bit 4 Not Used

Bit 5 OCF2 Output Compare Flag 2

This read-only bit is set when a match has occurred between the counter and the OCR2. Cleared when writing to the OCR2 (\$0019 or \$001A) following the TCSR2 read.

Bit 6 OCF1 Output Compare Flag 1

Bit 7 ICF Input Capture Flag

OCF1 and ICF addresses are partially decoded. CPU read of the TCSR1/TCSR2 makes it possible to read OCF1 and ICF into bit 6 and bit 7.

Both the TCSR1 and TCSR2 will be cleared during reset.

- (Note) If OE1 or OE2 is set to "1" before the first output compare match occurs after reset restart, bit 1 or bit 5 of port 2 will produce "0" respectively.
- (Note) Because the set condition of ICF precedes its reset condition, ICF is not cleared when the set condition and the reset condition occur simultaneously. The same phenomenon applies to OCF1, OCF2 or TOF respectively.




Figure 20 Timer 1 Block Diagram

■ TIMER 2

In addition to the timer 1, the HD6301X0 provides an 8-bit reloadable timer, which is capable of counting the external event. This timer 2 contains a timer output, so the MCU can generate three independent waveforms. (Refer to Fig. 21.)

The timer 2 is configured as follows:

Control/Status Register 3 (7 bit)

8-bit Up Counter

Time Constant Register (8 bit)

Timer 2 Up Counter (T2CNT) (\$001D)

This is an 8-bit up counter which operates with the clock decided by CKSO and CKS1 of the TCSR3. The counter is always readable without affecting itself. In addition, any value can be written to the counter by software even during counting.

The counter is cleared when a match occurs between the counter and the TCONR or during reset.

If a write operation is made by software to the counter at the cycle of counter clear, it does not reset the counter but put the write data to the counter.

• Time Constant Register (TCONR) (\$001C)


The time constant register is an 8-bit write only register. It is always compared with the counter.

When a match has occurred, counter match flag (CMF) of the timer control status register 3 (TCSR3) is set and the value selected by TOSO and TOS1 of the TCSR3 will appear at port 2, bit 6. When CMF is set, the counter will be cleared simultaneously and then start counting from \$00. This enables regular interrupts and waveform outputs without any software support. The TCONR is set to "\$FF" during reset.

• Timer Control/Status Register 3 (TCSR3) (\$001B)

The timer control/status register 3 is a 7-bit register. All bits are readable and 6 bits except for CMF can be written.

The followings are each pin descriptions.






Figure 21 Timer 2 Block Diagram

Bit 0 CKS0 Input Clock Select 0

Bit 1 CKS1 Input Clock Select 1

Input clock to the counter is selected as shown in Table 6 depending on these two bits. When an external clock is selected, bit 7 of port 2 will be a clock input automatically. Timer 2 detects the rising edge of the external clock and increments the counter. The external clock is countable up to half the frequency of the system clock.

Table 6 Input Clock Select

CKS1	CKS0	Input Clock to the Counter
0	0	E clock
0	1	E clock/8*
1	0	E clock/128*
1	1	External clock

These clocks come from the FRC of the timer 1. If one of these clocks is selected as an input clock to the up counter, the CPU should not write to the FRC of the timer 1.

Bit 2 TOS0 Timer Output Select 0 Bit 3 TOS1 Timer Output Select 1

When a match occurs between the counter and the TCONR timer 2 outputs shown in Table 7 will appear at port 2, bit 6 depending on these two bits. When both TOSO and TOS1 are "O", bit 6 of port 2 will be an I/O

Table 7 Timer 2 Output Select

TOS1	TOS0	Timer Output
0	0	Timer Output Inhibited
0	1	Toggle Output*
1	0	Output "0"
1	1	Output "1"

^{*} When a match occurs between the counter and the TCONR, timer 2 output level is reversed. This leads to production of a square wave with 50% duty to the external without any software support.

Bit 4 T2E Timer 2 Enable Bit

When this bit is cleared, a clock input to the up counter is prohibited and the up counter stops. When set to "1", a clock selected by CKS1 and CKS0 (Table 6) is input to the up counter.

(Note) P26 produces "0" when T2E bit cleared and timer 2 set in output enable condition by TOS1 or TOS0. It also produces "0" when T2E bit set "1" and timer 2 set in output enable condition before the first counter match occurs.

Bit 5 Not Used

Bit 6 ECMI Enable Counter Match Interrupt

When this bit is set, an internal interrupt (IRQ3) by CMI is enabled. When cleared, the interrupt is inhibited.

Bit 7 CMF Counter Match Flag

This read only bit is set when a match occurs between the up counter and the TCONR. Cleared by a software write (unable to write "1" by software).

Each bit of the TCSR3 is cleared during reset.

port.

■ SERIAL COMMUNICATION INTERFACE (SCI)

The HD6301X0 SCI contains two operation modes; one is an asynchronous mode by the NRZ format and the other is a clocked synchronous mode which transfer data synchronizing with the serial clock.

The serial interface is configured as follows:

- Control/Status Register (TRCSR)
- Rate/Mode Control Register (RMCR)
- · Receive Data Register (RDR)
- Receive Data Shift Register (RDSR)
- · Transmit Data Register (TDR)
- Transmit Data Shift Register (TDSR)

The serial I/O hardware requires an initialization by software for operation. The procedure is usually as follows:

- Write a desirable operation mode into each corresponding control bit of the RMCR.
- Write a desirable operation mode into each corresponding control bit of the TRCSR.

When using bit 3 and 4 of port 2 for serial I/O only, there is no problem even if TE and RE bit are set. But when setting the baud rate and operation mode, TE and RE should be "0". When clearing TE and RE bit and setting them again, more than 1 bit cycle of the current baud rate is necessary. If set in less than 1 bit cycle, there may be a case that the internal transmit/receive initialization fails.

Asynchronous Mode

An asynchronous mode contains the following two data formats:

1 Start Bit + 8 Bit Data + 1 Stop Bit

1 Start Bit + 9 Bit Data + 1 Stop Bit

In addition, if the 9th bit is set to "1" when making 9 bit data format, the format of

1 Start bit + 8 Bit Data + 2 Stop Bit is also transferred.

Data transmission is enabled by setting TE bit of the TRCSR, then port 2, bit 4 will become a serial output independently of the corresponding DDR.

For data transmit, both the RMCR and TRCSR should be set under the desirable operating conditions. When TE bit is set during this process, 10 bit preamble will be sent in 8-bit data format and 11 bit in 9-bit data format. When the preamble is produced, the internal synchronization will become stable and the transmitter is ready to act.

The conditions at this stage are as follows.

- If the TDR is empty (TDRE=1), consecutive 1's are produced to indicate the idle state.
- 2) If the TDR contains data (TDRE=0), data is sent to the transmit data shift register and data transmit starts.

During data transmit, a start bit of "0" is transmitted first. Then 8-bit or 9-bit data (starts from bit 0) and a stop bit of "1" are transmitted.

When the TDR is "empty", hardware sets TDRE flag bit. If the CPU doesn't respond to the flag in proper timing (the TDRE is in set condition till the next normal data transfer starts from the transmit data), "1" is transferred instead of the start bit "0" and continues to be transferred till data is provided to the data register. While the TDRE is "1", "0" is not transferred.

Data receive is possible by setting RE bit. This makes port 2, bit 3 be a serial input. The operation mode of data receive is decided by the contents of the TRCSR and RMCR. The first "0" (space) synchronizes the receive bit flow. Each bit of the following data will be strobed in the middle. If a stop bit is not "1", a framing error assumed and ORFE is set.

When a framing error occurs, receive data is transferred to the receive data register and the CPU can read error-generating data. This makes it possible to detect a line break.

If the stop bit is "1", data is transferred to the receive data register and an interrupt flag RDRF is set. If RDRF is still set when receiving the stop bit of the next data, ORFE is set to indicate overrun generation.

When the CPU read the receive data register as a response to RDRF flag or ORFE flag after having read TRCS, RDRF or ORFE is cleared.

(Note) Clock Source in Asynchronous Mode

When using an internal clock for serial I/O, the followings should be kept in mind.

- · Set CC1 and CC0 to "1" and "0" respectively.
- A clock is generated regardless of the value of TE, RE.
- Maximum clock rate is E÷16.
- Output clock rate is the same as bit rate.

When using an external clock for serial I/O, the followings should be kept in mind.

- Set CC1 and CC0 in the RMCR to "1" and "1" respectively.
- The external clock frequency should be set 16 times of the applied baud rate.
- Maximum clock frequency is that of the system clock.

Clocked Synchronous Mode

In the clocked synchronous mode, data transmit is synchronized with the clock pulse. The HD6301XO SCI provides functionally independent transmitter and receiver which makes full duplex operation possible in the asynchronous mode. But in the clocked synchronous mode an SCI clock I/O pin is only P_{22} , so the simultaneous receive and transmit operation is not available. In this mode, TE and RE should not be in set condition ("1") simultaneously. Fig. 23 gives a synchronous clock and a data format in the clocked synchronous mode.




Figure 22 Serial Communication Interface Block Diagram


Data transmit is realized by setting TE bit in the TRCSR. Port 2, bit 4 becomes an output unconditionally independent of the value of the corresponding DDR.

Both the RMCR and TRCSR should be set in the desirable operating condition for data transmit.

When an external clock input is selected, data transmit is

performed under the TDRE flag "0" from port 2, bit 4, synchronizing with 8 clock pulses input from external to port 2, bit 2.

Data is transmitted from bit 0 and the TDRE is set when the transmit data shift register is "empty". More than 9th clock pulse of external are ignored.



- Transmit data is produced from a falling edge of a synchronous clock to the next falling edge.
- · Receive data is latched at the rising edge.

Figure 23 Clocked Synchronous Mode Format

When data transmit is selected to the clock output, the MCU produces transmit data and synchronous clock at TDRE flag clear.

Data receive is enabled by setting RE bit. Port 2, bit 3 will be a serial input. The operating mode of data receive is decided by the TRCSR and the RMCR.

If the external clock input is selected, RE bit should be set when P22 is "High". Then 8 external clock pulses and the synchronized receive data are input to port 2, bit 2 and bit 3 respectively. The MCU put receive data into the receive data shift register by this clock and set the RDRF flag at the termination of 8 bit data receive. More than 9th clock pulse of external input are ignored. When RDRF is cleared by reading the receive data register, the MCU starts receiving the next data.

So RDRF should be cleared with P22 "High".

When data receive is selected to the clock output, 8 synchronous clocks are output to the external by setting RE bit. So receive data should be input from external, synchronously with this clock. When the first byte data is received, the RDRF flag is set. After the second byte, receive operation is performed and output the synchronous clock to the external by clearing the RDRF bit.

Transmit/Receive Control Status Register (TRCSR) (\$0011)

The TRCSR is composed of 8 bits which are all readable. Bits 0 to 4 are also writable. This register is initialized to \$20 during reset. Each bit functions as follows.



Transmit/Receive Control Status Register

7	6	5	4	3	2	1	0	
RDRF	ORFE	TDRE	RIE	RE	TIE	TE	wυ	\$0011

Bit 0 WU Wake-up

In a typical multi-processor configuration, the software protocol provides the destination address at the first byte of the message. In order to make uninterested MCU ignore the remaining message, a wake-up function is available. By this, uninterested MCU can inhibit all further receive processing till the next message starts.

Then wake-up function is triggered by consecutive 1's with 1 frame length (10 bits for 8-bit data, 11 for 9-bit). The software protocol should provide the idle time between messages.

By setting this bit, the MCU stops data receive till the next message. The receive of consecutive "1" with one frame length wakes up and clears this bit and then the MCU restarts receive operation. However, the RE flag should be already set before setting this bit. In the clocked synchronous mode WU is not available, so this bit should not be set.

Bit 1 TE Transmit Enable

When this bit is set, transmit data will appear at port 2, bit 4 after one frame preamble in asynchronous mode, while in clocked synchronous mode appear immediately. This is executed regardless of the value of the corresponding DDR. When TE is cleared, the serial I/O doesn't affect port 2. bit 4.

Bit 2 TIE Transmit Interrupt Enable

When this bit is set, an internal interrupt (IRQ3) is enabled when TDRE (bit 5) is set. When cleared, the interrupt is inhibited.

Bit 3 RE Receive Enable

When set, a signal is input to the receiver from port 2, bit 3 regardless of the value of the DDR. When RE is cleared, the serial I/O doesn't affect port 2, bit 3.

Bit 4 RIE Receive Interrupt Enable

When this bit is set, an internal interrupt, IRQ3 is enabled when RDRF (bit 7) or ORFE (bit 6) is set. When cleared, the interrupt is inhibited.

Bit 5 TDRE Transmit Data Register Empty

TDRE is set when the TDR is transferred to the transmit data shift register in the asynchronous mode, while in clocked synchronous mode when the TDSR is "empty". This bit is reset by reading the TRCSR and writing new transmit data to the transmit data register. TDRE is set to "1" during reset.

Bit 6 ORFE Overrun Framing Error

ORFE is set by hardware when an overrun or a framing error is generated (during data receive only). An overrun error occurs when new receive data is ready to be transferred to the RDR during RDRF still being set. A framing error occurs when a stop bit is "0". But in

clocked synchronous mode, this bit is not affected. This bit is cleared when reading the TRCSR, then the RDR, or during reset.

Bit 7 RDRF Receive Data Register Full

RDRF is set when the RDSR is transferred to the RDR. Cleared when reading the TRCSR, then the RDR, or during reset.

(Note) When a few bits are set between bit 5 to bit 7 in the TRCSR, a read of the TRCSR is sufficient for clearing those bits. It is not necessary to read the TRCSR everytime to clear each bit.

• Transmit Rate/Mode Control Register (RMCR)

The RMCR controls the following serial I/O:

- · Baud Rate
- · Data Format
- · Clock Source
- · Port 2, Bit 2 Function

In addition, if 9-bit data format is set in the asynchronous mode, the 9th bit is put in this register. All bits are readable and writable except bit 7 (read only). This register is set to \$00 during reset.

Transfer Rate/Mode Control Register

7	6	5	4	3	2	1	0	
RD8	TD8	SS2	CC2	CC1	ссо	SS1	SS0	\$0010

Bit 0	SS0]	
Bit 1	SS1	Speed Select
Ri+ 5	552	

These bits control the baud rate used for the SCI. Table 8 lists the available baud rates. The timer 1 FRC (SS2=0) and the timer 2 up counter (SS2=1) provide the internal clock to the SCI. When selecting the timer 2 as a baud rate source, it functions as a baud rate generator. The timer 2 generates the baud rate listed in Table 9 depending on the value of the TCONR.

(Note) When operating the SCI with internal clock, do not perform write operation to the timer/counter which is the clock source of the SCI.

CC0 CC1	Clock Control/Format Select*
	CC0 CC1 CC2

These bits control the data format and the clock source (refer to Table 10).

* CC0, CC1 and CC2 are cleared during reset and the MCU goes to the clocked synchronous mode of the external clock operation. Then the MCU forces port 2, bit 2 in the clock input state. When using port 2, bit 2 as an output port, the DDR of port 2 should be set to "1" and CC1 and CC0 to "0" and "1" respectively.

Table 8 SCI Bit Times and Transfer Rates

(1) Asynchronous Mode

			XTAL	2.4576MHz	4.0MHz	4.9152MHz
SS2	SS1	SS0	E	614.4kHz	1.0MHz	1 2288MHz
0	0	0	E÷16	26 µs/38400Baud	16µs/62500Baud	13 μs/76800Baud
0	0	1	E÷128	208 µs, 4800Baud	128μs/7812.5Baud	104.2 μs/9600Baud
0	1	0	E÷1024	1.67ms 600Baud	1.024ms/976.6Baud	833.3 µs/1200Baud
0	1	1	E÷4096	6.67ms 150Baud	4.096ms/244.1Baud	3.333ms/300Baud
1	_	_	_	*	*	*

^{*} When SS2 is "1", Timer 2 provides SCI clocks. The baud rate is shown as follows with the TCONR as N.

Baud Rate =
$$\frac{f}{32 \text{ (N+1)}}$$

 $\left(\begin{array}{c} f: \text{ input clock frequency to the} \\ \text{timer 2 counter} \\ \text{N} = 0 \sim 255 \end{array}\right)$

(2) Clocked Synchronous Mode *

			XTAL	4.0MHz	6.0MHz	8.0MHz
SS2	SS1	SSO	E	1.0MHz	1.5MHz	2.0MHz
0	0	0	E÷2	2μs/bit	1.33μs/bit	1 µs∵bit
0	0	1	E÷16	16µs/bit	10.7μs/bit	8μs, bit
0	1	0	E÷128	128μs/bit	85.3μs/bit	64μs/bit
0	1	1	E÷512	512μs/bit	341 μs/bit	256μs/bit
1	_			**	**	**

^{*} Bit rates in the case of internal clock operation. In the case of external clock operation, the external clock is operatable up to DC $\sim 1/2$ system clock.

Bit Rate (
$$\mu$$
s/bit) = $\frac{4 (N+1)}{f}$ (f: input clock frequency to the timer 2 counter N = 0 ~ 255

Table 9 Baud Rate and Time Constant Register Example

XTAL Baud Rate (Baud)	2.4576MHz	3.6864MHz	4.0MHz	4.9152MHz	8.0MHz
110	21'	32.	35*	43*	70°
150	127	191	207	255	51*
300	63	95	103	127	207
600	31	47	51	63	103
1200	15	23	25	31	51
2400	7	11	12	15	25
4800	3	5		7	12
9600	1	2	_	3	_
19200	0			1	-
38400				0	_

^{*} E/8 clock is input to the timer 2 up counter and E clock otherwise.

^{**} The bit rate is shown as follows with the TCONR as N.

Table 10 SCI Format and Clock Source Control

CC2	CC1	CCO	Format	Mode	Clock Source	Port 2, Bit 2	Port 2, Bit 3	Port 2, Bit 4				
0	0	0	8-bit data	Clocked Synchronous	External	Input)					
0	0	1	8-bit data	Asynchronous	Internal	Not Used**						
0	1	0	8-bit data	it data Asynchronous Internal Output"		When the TRCSR, RE bit is "1",						
0	1	1	8-bit data 8-bit data 8-bit data 8-bit data 9-bit data 9-bit data	Asynchronous	External	Input	bit 3 is used as a serial input.					
1	0	0	8-bit data	Clocked Synchronous	Internal	Output	}					
1	0	1	9-bit data	Asynchronous	Internal	Not Used**						
1	1	0 8-bit data 1 8-bit data 0 8-bit data 1 9-bit data	9-bit data Asynchronous II		Internal	Output*	When the TRCSR, TE bit is "1",					
1	0 0 8 0 1 9 1 0 9	1 9-bit data Asynchronous Ex		External	Input	bit 4 is used as a serial output.						

^{*} Clock output regardless of the TRCSR, bit RE and TE.

Bit 6 TD8 Transmit Data Bit 8

When selecting 9-bit data format in the asynchronous mode, this bit is transmitted as the 9th data. In transmitting 9-bit data, write the 9th data into this bit then write data to the receive data register.

Bit 7 RD8 Receive Data Bit 8

When selecting 9-bit data format in the asynchronous

mode, this bit stores the 9th bit data. In receiving 9-bit data, read this bit then the receive data register.

■ TIMER, SCI STATUS FLAG

Table 11 shows the set and reset conditions of each status flag in the timer 1, timer 2 and SCI.

Table 11 Timer 1, Timer 2 and SCI Status Flag

		Set Condition	Reset Condition
	ICF	FRC → ICR by edge input to P ₂₀ .	1. Read the TCSR1 or TCSR2 then ICRH, when ICF=1 2. RES=0
Timer	OCF1	OCR1=FRC	1. Read the TCSR1 or TCSR2 then write to the OCR1H or OCR1L, when OCF1=1 2. RES=0
1	OCF2	OCR2=FRC	1. Read the TCSR2 then write to the OCR2H or OCR2L, when OCF2=1 2. RES=0
Timer 2	TOF	FRC=\$FFFF+1 cycle	Read the TCSR1 then FRCH, when TOF=1 RES=0
	CMF	T2CNT=TCONR	1. Write "0" to CMF, when CMF=1 2. RES=0
	RDRF	Receive Shift Register → RDR	1. Read the TRCSR then RDR, when RDRF=1 2. RES=0
SCI	ORFE	 Framing Error (Asynchronous Mode) Stop Bit = 0 Overrun Error (Asynchronous Mode) Receive Shift Register → RDR when RDRF=1 	1. Read the TRCSR then RDR, when ORFE=1 2. RES=0
	TDRE	 Asynchronous Mode TDR → Transmit Shift Register Clocked Synchronous Mode Transmit Shift Register is "empty" RES=0 	Read the TRCSR then write to the TDR, when TDRE=1

(Note) 1. →; transfer

^{**} Not used for the SCI.

^{2.} For example; "ICRH" means High byte of ICR.

■ LOW POWER DISSIPATION MODE

The HD6301X0 provides two low power dissipation modes; sleep and standby.

Sleep Mode

The MCU goes to the sleep mode by SLP instruction execution. In the sleep mode, the CPU stops its operation, while the registers' contents are retained. In this mode, the peripherals except the CPU such as timers, SCI etc. continue their functions. The power dissipation of sleep-condition is one fifth that of operating condition.

The MCU returns from this mode by an interrupt, \overline{RES} or \overline{STBY} ; it goes to the reset state by \overline{RES} and the standby mode by \overline{STBY} . When the CPU acknowledges an interrupt request, it cancels the sleep mode, returns to the operation mode and branches to the interrupt routine. When the CPU masks this interrupt, it cancels the sleep mode and executes the next instruction. However, for example if the timer 1 or 2 prohibits a timer interrupt, the CPU doesn't cancel the sleep mode because of no interrupt request.

This sleep mode is effective to reduce the power dissipation

for a system with no need of the HD6301X0's consecutive operation.

Standby Mode

The HD6301X0 stops all the clocks and goes to the reset state with \overline{STBY} "low. In this mode, the power dissipation is reduced conspicuously. All pins except for the power supply, the \overline{STBY} and XTAL are detached from the MCU internally and go to the high impedance state.

In this mode the power is supplied to the HD6301X0, so the contents of RAM is retained. The MCU returns from this mode during reset. The followings are typical usage of this mode.

Save the CPU information and SP contents on RAM by $\overline{\text{NMI}}$. Then disable the RAME bit of the RAM control register and set the STBY PWR bit to go to the standby mode. If the STBY PWR bit is still set at reset start, that indicates the power is supplied to the MCU and RAM contents are retained properly. So system can restore itself by returning their pre-standby informations to the SP and the CPU. Fig. 24 depicts the timing at each pin with this example.




Figure 24 Standby Mode Timing

■ TRAP FUNCTION

The CPU generates an interrupt with the highest priority (TRAP) when fetching an undefined instruction or an instruction from non-memory space. The TRAP prevents the systemburst caused by noise or a program error.

Op Code Error

When fetching an undefined op code, the CPU saves CPU registers as well as a normal interrupt and branches to the TRAP (\$FFEE, \$FFEF). This provides the priority next to reset.

Address Error

When an instruction fetch is made excluding internal ROM, RAM and external memory area, the MCU generates an interrupt as well as an op code error. But on the system with no memory in its external memory area, this error processing is not applicable if an instruction fetch is made from the external non-

memory area. Table 12 provides addresses where an address error occurs to each mode.

This processing is available only for an instruction fetch and is not applicable to the access of normal data read/write.

Table 12 Addresses Applicable to Address Errors

Mode	1	2	3
Address	\$0000	\$0000 \$001F	\$0000

(Note) The TRAP interrupt provides a retry function differently from other interrupts. This is a program flow return to the address where the TRAP occurs when a sequence returns to a main routine from the TRAP interrupt routine by RTI. The retry can prevent the system burst caused by noise etc.

However, if another TRAP occurs, the program repeats the TRAP interrupt forever, so the consideration is necessary in programming.

■ INSTRUCTION SET

The HD6301X0 provides object code upward compatible with the HD6801 to utilize all instruction set of the HMCS6800. It also reduces the execution times of key instructions for throughput improvement.

Bit manipulation instruction, change instruction of the index register and accumulator and sleep instruction are also added.

The followings are explained here.

- CPU Programming Model (refer to Fig. 25)
- Addressing Mode
- Accumulator and Memory Manipulation Instruction (refer to Table 13)
- New Instruction
- Index Register and Stack Manipulation Instruction (refer to Table 14)
- Jump and Branch Instruction (refer to Table 15)
- Condition Code Register Manipulation (refer to Table 16)
- Op Code Map (refer to Table 17)

Programming Model

Fig. 25 depicts the HD6301X0 programming model. The double accumulator D consists of accumulator A and B, so when using the accumulator D, the contents of A and B are destroyed.




Figure 25 CPU Programming Model

CPU Addressing Mode

The HD6301X0 provides 7 addressing modes. The addressing mode is decided by an instruction type and code. Table 13 through 17 show addressing modes of each instruction with the execution times counted by the machine cycle.

When the clock frequency is 4 MHz, the machine cycle time becomes microseconds directly.

Accumulator (ACCX) Addressing

Only an accumulator is addressed and the accumulator A or

B is selected. This is a one-byte instruction.

Immediate Addressing

This addressing locates a data in the second byte of an instruction. However, LDS and LDX locate a data in the second and third byte exceptionally. This addressing is a 2 or 3-byte instruction.

Direct Addressing

In this addressing mode, the second byte of an instruction shows the address where a data is stored. 256 bytes (\$0 through \$255) can be addressed directly. Execution times can be reduced by storing data in this area so it is recommended to make it RAM for users' data area in configurating a system. This is a 2-byte instruction, while 3 byte with regard to AIM. OIM, EIM and TIM.

Extended Addressing

In this mode, the second byte shows the upper 8 bit of the data stored address and the third byte the lower 8 bit. This indicates the absolute address of 3 byte instruction in the memory.

Indexed Addressing

The second byte of an instruction and the lower 8 bit of the index register are added in this mode. As for AIM, OIM, EIM and TIM, the third byte of an instruction and the lower 8 bits of the index register are added.

This carry is added to the upper 8 bit of the index register and the result is used for addressing the memory. The modified address is retained in the temporary address register, so the contents of the index register doesn't change. This is a 2-byte instruction except AIM, OIM, EIM and TIM (3-byte instruction).

Implied Addressing


An instruction itself specifies the address. That is, the instruction addresses a stack pointer, index register etc. This is a one-byte instruction.

Relative Addressing

The second byte of an instruction and the lower 8 bits of the program counter are added. The carry or borrow is added to the upper 8 bit. So addressing from -126 to +129 byte of the current instruction is enabled. This is a 2-byte instruction. (Note) CLI, SEI Instructions and Interrupt Operation

When accepting the IRQ at a preset timing with the help of CLI and SEI instructions, more than 2 cycles are necessary between the CLI and SEI instructions. For

example, the following program (a) (b) don't accept the IRQ but (c) accepts it.



The same thing can be said to the TAP instruction instead of the CLI and SEI instructions.



Table 13 Accumulator, Memory Manipulation Instructions

							Add	dress	ing i	Mod	les							C			on (iste		•
Operations	Mnemonic	IM	ME	D	DIF	REC	т	IN	DE	×	EX	TEN	ID	IMF	LIE	D	Boolean/ Arithmetic Operation	5	4	3	2	1	0
		OP	~	#	ОР	~	#	ОР	~	#	ОР	~	#	ОР	~	#		н	,	N	z	v	С
Add	ADDA	88	2	2	9В	3	2	АВ	4	2	88	4	3			Т	A + M→ A	1	•		1	1	:
	ADDB	СВ	2	2	ОВ	3	2	EB	4	2	FB	4	3				B + M → B	1	•	1	1	:	\$
Add Double	ADDD	СЗ	3	3	D3	4	2	E3	5	2	F3	5	3			-	A : B + M : M + 1 → A : B	•	•	1	1	1	:
Add Accumulators	ABA	t				-	†		1	<u> </u>	- -	-		18	1	1	A+B→A	1	•	:	1	1	:
Add With Carry	ADCA	89	2	2	99	3	2	A9	4	2	В9	4	3				A + M + C → A	1	•	1	1	1	:
	ADCB	C9	2	2	D9	3	2	E9	4	2	F9	4	3			Ι	B + M + C → B	1	•	1	1	:	\$
AND	ANDA	84	2	2	94	3	2	A4	4	2	B4	4	3			Π	A·M → A	•	•	1	:	R	•
	ANDB	C4	2	2	D4	3	2	E4	4	2	F4	4	3				B·M → B	•	•	t	:	R	•
Bit Test	BITA	85	2	2	95	3	2	A5	4	2	85	4	3		i -	Г	A·M	•	•	1	1	R	•
	BITB	C5	2	2	D5	3	2	E5	4	2	F5	4	3		Г		в-м	•	•	1	1	R	•
Clear	CLR			_				6F	5	2	7F	5	3				00 → M	•	•	R	s	R	R
	CLRA					\vdash			1					4F	1	1	00 → A	•	•	R	s	R	R
	CLRB	T -	Γ	T		Γ	Γ		Γ	Π			Ī	5F	1	1	00 → B	•	•	R	s	R	R
Compare	CMPA	81	2	2	91	3	2	A1	4	2	B1	4	3		Γ	Г	A - M	•	•	:	1	1	:
	СМРВ	C1	2	2	D1	3	2	E1	4	2	F1	4	3			Γ	B - M	•	•	1	1	1	:
Compare Accumulators	СВА	<u> </u>		-			Ī		Г					11	1	1	A - B	•	•	ŧ	1	1	:
Complement, 1's	сом	1	1			Π	T	63	6	2	73	6	3				M→M	•	•	:	1	R	s
	COMA	1	Τ				1		†	T	<u> </u>	T	_	43	1	1	Ā→A	•	•	1	1	R	S
	СОМВ		Г						1					53	1	1	B → B	•	•	1	1	R	S
Complement, 2's	NEG		T	\vdash			1	60	6	2	70	6	3		T	1	00 - M → M	•	•	:	1	1	2
(Negate)	NEGA						Τ		1			1		40	1	1	00 - A → A	•	•	:	1	①	2
	NEGB	1	Т				Т							50	1	1	00 - B → B	•	•	1	1	1	2
Decimal Adjust, A	DAA			Γ								Ī		19	2	1	Converts binary add of BCD characters into BCD format	•	•	:	1	:	3
Decrement	DEC							6A	6	2	7A	6	3	Ţ			M - 1 → M	•	•	1	1	(1)	•
	DECA	T	T			Γ	Τ		T			Г	_	4A	1	1	A - 1 → A	•	•	1	1	(4)	•
	DECB		Г				T		Г				Γ_	5A	1	1	8 - 1 → 8	•	•	1	1	(1)	•
Exclusive OR	EORA	88	2	2	98	3	2	A8	4	2	88	4	3		T	Г	A ⊕ M → A	•	•	1	1	R	•
	EORB	C8	2	2	D8	3	2	E8	4	2	F8	4	3				B ⊕ M→ B	•	•	1	1	R	•
Increment	INC	1			T			6C	6	2	7C	6	3		1		M + 1 → M	•	•	1	1	(5)	•
	INCA		Γ				Г		T	T		Г		4C	1	1	A + 1 → A	•	•	1	1	(5)	•
	INCB	1	T				T					Т		5C	1	1	B + 1 → B	•	•	t	1	(5)	•
Load	LDAA	86	2	2	96	3	2	A6	4	2	В6	4	3		1	Т	M → A	•	•	1	1	R	•
Accumulator	LDAB	C6	2	2	D6	3	2	E6	4	2	F6	4	3		1	Г	M → B	•	•	1	1	R	•
Load Double Accumulator	LDD	СС	3	3	DC	4	2	EC	5	2	FC	5	3		Γ		M + 1 → B, M → A	•	•	:	:	R	•
Multiply Unsigned	MUL		Г	Γ		Γ	Γ		Γ		Ī	Γ		3D	7	1	A x B → A : B	•	•	•	•	•	0
OR, Inclusive	ORAA	8A	2	2	9A	3	2	AA	4	2	ВА	4	3	Ī	Γ	_	A+M→A	•	•	1	1	R	•
	ORAB	CA	2	2	DA	3	2	EA	4	2	FA	4	3	T		1	B + M → B	•	•	1	1	R	•
Push Data	PSHA	1	1	\vdash	†		T	T	\vdash	T	1	\vdash		36	4	1	A → Msp, SP - 1 → SP	•	•	•	•	•	•
	PSHB		Γ	Γ		Γ	Γ		Ι	Ι		L	Γ	37	4	1	B → Msp, SP - 1 → SP	•	•	•	•	•	•
Pull Data	PULA								I					32	3	1	SP + 1 → SP, Msp → A	•	•	•	•	•	•
	PULB						L							33	3	1	SP + 1 → SP, Msp → B	•	•	•	•	•	•
Rotate Left	ROL							69	6	2	79	6	3				M	•	•	:	1	(6)	:
	ROLA	T	Γ	Г		Г	Т		Γ	Г			Γ	49	1	1	A 4040111111	•	•	1	1	(6)	:
.,	ROLB	Т	Γ	Г	T	Г	Π		T	Γ	Γ			59	1	1	B) C 67 60	•	•	1	1	(6)	:
Rotate Right	ROR						Γ	66	6	2	76	6	3				M) [•	•	1	:	(6)	\$
	RORA		Γ				Γ		Γ	Γ				46	1	1	\\\-\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	•	•	:	:	(1)	\$
	RORB		Г				Г		Γ		Г	Γ	Γ	56	1	1	a, c s, s	•	•	1	1	(6)	:

(Note) Condition Code Register will be explained in Note of Table 16.



Condition Code Addressing Modes Register Boolean/ Operations Mnemonic IMMED DIRECT INDEX EXTEND IMPLIED 5 4 3 2 1 0 Arithmetic Operation INZVC OP OP OP # OP Shift Left ASL 68 6 2 78 6 • • t t 6 t Arithmetic ASLA 48 1 1 • • ‡ ‡ (6) ‡ • • ; ; **6** ; ASLB 58 1 1 Double Shift 1: 6 : 05 1 ASLD Left, Arithmetic 1 16 1 Shift Right ASR 6 2 77 3 • • Arithmetic • : : 6 : 47 1 1 • ASRA ASRB 57 1 1 • • ‡ ‡ <u>6</u> ‡ Shift Right LSR 6 2 74 6 3 • • R 1 6 1 Logical • • R 1 6 1 LSRA 44 1 1 1 • • R 1 6 1 54 1 LSRR Double Shift Right Logical ACC A/ ACC B R : 6 : 0-▶ • LSRD 1 • • t t R • 97 3 2 A7 4 2 87 4 3 $A \rightarrow M$ STAA Accumulator D7 3 2 E7 4 2 F7 4 3 B → M • t t R • STAB Store Double A → M B → M + 1 1 1 R 2 ED 5 2 FD • חח 4 STD Accumulator SUBA 2 2 90 3 2 A0 4 2 B0 $A - M \rightarrow A$ • | 1 | 1 | 1 Subtract • • 1 1 1 1 CO 2 2 DO 3 2 EO 4 2 FO 4 3 B - M → B SUBB 3 3 93 4 2 A3 5 2 B3 5 3 A : B - M : M + 1 → A : B • 1 1 1 1 **Double Subtract** SUBD Subtract • | 1 | 1 | 1 1 1 A - B → A SBA 10 Accumulators • 1 1 1 SBCA 2 2 92 3 2 A2 4 2 B2 4 3 A - M - C → A Subtract With Carry 2 2 D2 3 2 E2 4 2 F2 4 3 B - M - C → B SBCB . . t t R . 16 1 1 A → B Transfer TAR Accumulators 17 1 1 B → A • • ‡ ‡ R • TBA 6D 4 2 7D 4 3 • • ‡ ‡ R R Test Zero or TST M - 00 Minus • • ‡ ‡ R R 4D 1 1 A - 00 **TSTA** 5D 1 1 B - 00 • ‡ ‡ R R TSTB And Immediate AIM 6 3 61 7 3 M-IMM-M • • 1 1 R • • 1 1 R • **OR** Immediate OIM 72 6 3 62 7 3 M+IMM-M 75 6 3 65 • 1 1 R • **EOR** Immediate EIM 7 3 M⊕IMM→M Test Immediate TIM 7B 4 3 6B 5 3 M-IMM • 1 ţ R

Table 13 Accumulator, Memory Manipulation Instructions

(Note) Condition Code Register will be explained in Note of Table 16.

Additional Instruction

In addition to the HD6801 instruction set, the HD6301X0 prepares the following new instructions.

$$AIM \dots (M) \cdot (IMM) \rightarrow (M)$$

Executes "AND" operation to immediate data and the memory contents and stores its result in the memory.

$$OIM \ldots (M) + (IMM) \rightarrow (M)$$

Executes "OR" operation to immediate data and the memory contents and stores its result in the memory.

$$EIM \dots (M) \oplus (IMM) \rightarrow (M)$$

Executes "EOR" operation to immediate data and the memory contents and stores its result in the memory.

$$TIM \ldots (M) \cdot (IMM)$$

Executes "AND" operation to immediate data and changes the relative flag of the condition code register.

These area 3-byte instructions; the first byte is op code, the second immediate data and the third address modifier.

$$XGDX \dots (ACCD) \leftrightarrow (IX)$$

Exchanges the contents of accumulator and the index register.

SLP

Goes to the sleep mode. Refer to "LOW POWER DIS-SIPATION MODE" for more details of the sleep mode.

Table 14 Index Register, Stack Manipulation Instructions

							Add	iress	ing	Mod	des						Boolean/	Condition Code Register						
Pointer Operations Compare Index Reg Decrement Index Reg Decrement Stack Potr Increment Index Reg	Mnemonic	IM	ME	D.	DIRECT			INDEX		EXTEND		IMPLIED		D	Arithmetic Operation		4	3	2	1	0			
		OP	_	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#		Н	1	N	z	V	С	
Compare Index Reg	CPX	8C	3	3	9C	4	2	AC	5	2	ВС	5	3				X-M:M+1	•	•	1	‡	:	1	
Decrement Index Reg	DEX	T				T	Ī							09	1	1	X – 1 → X	•	•	•	\$	•	•	
Decrement Stack Pntr	DES	1	T		T	Т								34	1	1	SP - 1 - SP	•	•	•	•	•	•	
Increment Index Reg	INX	T -	1			Г	T		T					80	1	1	X + 1 → X	•	•	•	1	•	•	
Increment Stack Pntr	INS	T —			1	1			T					31	1	1	SP + 1 → SP	•	•	•	•	•	•	
Load Index Reg	LDX	CE	3	3	DE	4	2	EE	5	2	FE	5	3				$M \rightarrow X_H$, $(M+1) \rightarrow X_L$	•	•	O	1	R	•	
Load Stack Pntr	LDS	8E	3	3	9E	4	2	AE	5	2	BE	5	3				M → SPH, (M+1) → SPL	•	•	7	:	R	•	
Store Index Reg	STX	Ī			DF	4	2	EF	5	2	FF	5	3				$X_H \rightarrow M, X_L \rightarrow (M+1)$	•	•	O	\$	R	•	
Store Stack Pntr	STS	T	T		9F	4	2	AF	5	2	BF	5	3				$SP_H \rightarrow M, SP_L \rightarrow (M+1)$	•	•	7	\$	R	•	
ndex Reg → Stack Pntr	TXS	1	T			1	T	· -	T				-	35	1	1	X - 1 → SP	•	•	•	•	•	•	
Stack Pntr → Index Reg	TSX	1	1	1	1	1	Ī		T			T		30	1	1	SP + 1 → X	•	•	•	•	•	•	
Add	ABX	T			T -	Γ			Γ					3A	1	1	B + X → X	•	•	•	•	•	•	
Push Data	PSHX	T	Ī	T		T			Τ					3C	5	1	X _L → M _{sp} , SP - 1 → SP	•	•	•	•	•	•	
;						ĺ											X _H → M _{sp} , SP - 1 → SP				1			
Pull Data	PULX		T	Γ	Γ	Γ	Γ		Ī	_				38	4	1	SP + 1 → SP, M _{SP} → X _H	•	•	•	•	•	•	
													1				SP + 1 → SP, M _{SP} → X _L							
Exchange	XGDX	T	T	Π	T	T	T		Г		T	T	Г	18	2	1	ACCD++IX	•	•	•	•	•	•	

(Note) Condition Code Register will be explained in Note of Table 16.

Table 15 Jump, Branch Instruction

							Ad	dress	ing	Мо	des							Condition Code Register					
Operations	Mnemonic	REL	RELATIVE		DIRECT		т:	IN	DE:	×	EXT	EN	D	IMP	LIE	D	Branch Test	5	4	3	2	1	0
		OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#		н	1	N	z	v	С
Branch Always	BRA	20	3	2													None	•	•	•	•	•	٠
Branch Never	BRN	21	3	2													None	•	•	•	•	•	•
Branch If Carry Clear	BCC	24	3	2													C = 0	•	•	•	•	•	•
Branch If Carry Set	BCS	25	3	2													C = 1	•	•	•	•	•	•
Branch If = Zero	BEQ	27	3	2													Z = 1	•	•	•	•	•	•
Branch If > Zero	BGE	2C	3	2													N + V = 0	•	•	•	•	•	•
Branch If > Zero	BGT	2E	3	2													Z + (N + V) = 0	•	•	•	•	•	•
Branch If Higher	вні	22	3	2		Г											C + Z = 0	•	•	•	•	•	•
Branch If < Zero	BLE	2F	3	2								T-					Z + (N + V) = 1	•	•	•	•	•	•
Branch If Lower Or Same	BLS	23	3	2													C + Z = 1	•	•	•	•	•	•
Branch If < Zero	BLT	2D	3	2		Г							Г				N ⊕ V ≈ 1	•	•	•	•	•	•
Branch If Minus	BMI	28	3	2				<u> </u>									N = 1	•	•	•	•	•	•
Branch If Not Equal Zero	BNE	26	3	2													Z = 0	•	•	•	•	•	•
Branch If Overflow Clear	BVC	28	3	2													V=0	•	•	•	•	•	•
Branch If Overflow Set	BVS	29	3	2													V = 1	•	•	•	•	•	•
Branch If Plus	BPL	2A	3	2													N = 0	•	•	•	•	•	•
Branch To Subroutine	BSR	80	5	2			П	T	Г	Π	T		П					•	•	•	•	•	•
Jump	JMP	1		T		Г	1	6E	3	2	7E	3	3				1	•	•	•	•	•	•
Jump To Subroutine	JSR				9D	5	2	AD	5	2	BD	6	3					•	•	•	•	•	•
No Operation	NOP		Γ											01	1	1	Advances Prog. Cntr. Only	•	•	•	•	•	•
Return From Interrupt	RTI	T	T	Π	Г	Г		T					Г	3B	10	1		Τ-		- (Ð	_	_
Return From Subroutine	RTS													39	5	1		•	•	•	•	•	•
Software Interrupt	SWI					L								3F	12	1]	•	s	•	•	•	•
Wait for Interrupt*	WAI	T		Ι		Γ	Γ					Γ	Γ	3E	9	1		•	9	•	•	•	•
Sleep	SLP	T	T	Т	T	Т	1	1	Т		Т	Т	Π	1A	4	1		1.			•	•	•

(Note) *WAI puts R/\overline{W} high; Address Bus goes to FFFF; Data Bus goes to the three state. Condition Code Register will be explained in Note of Table 16.



Table 16 Condition Code Register Manipulation Instructions

		AddressingModes nic IMPLIED				С	Condition Code Register							
Operations	Mnemonic				Boolean Operation	5	4	3	2	1	0			
		OP	~	#		Н	1	N	Z	V	C			
Clear Carry	CLC	OC.	1	1	0 → C	•	•	•	•	•	R			
Clear Interrupt Mask	CLI	0E	1	1	0 → 1	•	R	•	•	•	•			
Clear Overflow	CLV	0A	1	1	0 → V	•	•	•	•	R				
Set Carry	SEC	0D	1	1	1 → C	•	•	•	•	•	S			
Set Interrupt Mask	SEI	OF	1	1	1 - 1	•	S	•	•	•	•			
Set Overflow	SEV	OB	1	1	1 → V	•	•	•	•	S				
Accumulator A → CCR	TAP	06 1 1		1	A→ CCR			_ (10 —					
CCR → Accumulator A	TPA	07	1	1	CCR → A	•	•	•		•	1.			

LEGEND

- OP Operation Code (Hexadecimal)
- ~ Number of MCU Cycles

M_{SP} Contents of memory location pointed to by Stack Pointer

- # Number of Program Bytes
- + Arithmetic Plus
- Arithmetic Minus
- Boolean AND
- Boolean Inclusive OR
- ⊕ Boolean Exclusive OR
- M Complement of M
- → Transfer into
- 0 Bit = Zero
- 00 Byte = Zero

CONDITION CODE SYMBOLS

- H Half-carry from bit 3 to bit 4
 - I Interrupt mask
- N Negative (sign bit)
- Z Zero (byte)
- V Overflow, 2's complement
- C Carry/Borrow from/to bit 7
- R Reset Always
- S Set Always
- \$ Set if true after test or clear
- Not Affected

(Note) Condition Code Register Notes: (Bit set if test is true and cleared otherwise)

- (Bit V) Test: Result = 10000000?
- (2) (Bit C) Test: Result \(\frac{1}{2} \) 00000000?
- (Bit C) Test: BCD Character of high-order byte greater than 10? (Not cleared if previously set)
- (Bit V) Test: Operand = 10000000 prior to execution?
- (Bit V) Test: Operand = 01111111 prior to execution?
- (Bit V) Test: Set equal to N⊕ C = 1 after the execution of instructions
- (Bit N) Test: Result less than zero? (Bit 15=1)
- 8 (All Bit) Load Condition Code Register from Stack.
- (9) (Bit 1) Set when interrupt occurs. If previously set, a Non-Maskable Interrupt is required to exist the wait state.
- (i) (All Bit) Set according to the contents of Accumulator A.
- (Bit C) Result of Multiplication Bit 7=1? (ACCB)

Table 17 OP-Code Map

OF	•					ACC	ACC	IND	EXT		ACCA	or SP		Ī	ACCE	or X		7	
COL	E					A	В	IND	DIR	IMM	DIR	IND	EXT	IMM	DIR	IND	EXT	1	
1	=	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111]	
ro ,		0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Ε	F		
0000	0		SBA	BRA	TSX		N	EG					S	UB				0	
0001	1	NOP	CBA	BRN	INS			A	IM				CI	MP				1	
0010	2			BHI	PULA			0	IM		SBC							2	
0011	3			BLS	PULB		сом				SUBD					ADDD			
0100	4	LSRD		BCC	DES		LSR				AND							4	
0101	5	ASLD		BCS	TXS		EIM						В	IT				5	
0110	6	TAP	TAB	BNE	PSHA		ROR						L	DA				6	
0111	7	TPA	TBA	BEQ	PSHB		A	SR				STA				STA		7	
1000	8	INX	XGDX	BVC	PULX		A	SL		EOR								8	
1001	9	DEX	DAA	BVS	RTS		R	OL		ADC.								9	
1010	A	CLV	SLP	BPL	ABX		D	EC		ORA								A	
1011	В	SEV	ABA	ВМІ	RTI			T	IM				Α	DD				В	
1100	С	CLC		BGE	PSHX		10	VC			C	PX			L	סכ		С	
1101	D	SEC		BLT	MUL		TST			BSR		JSR				STD		D	
1110	E	CLI		BGT	WAI		JMP				LDS				LDX				
1111	F	SEI		BLE	SWI		С	LR			STS			STX			F		
		0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Ε	F	J	

UNDEFINED OP CODE

* Only each instructions of AIM, OIM, EIM, TIM

■ CPU OPERATION

CPU Instruction Flow

When operating, the CPU fetches an instruction from a memory and executes the required function. This sequence starts with \overline{RES} cancel and repeats itself limitlessly if not affected by a special instruction or a control signal. SWI, RTI, WAI and SLP instructions are to change this operation, while \overline{NMI} , $\overline{IRQ_1}$, $\overline{IRQ_2}$, $\overline{IRQ_3}$, \overline{HALT} and \overline{STBY} are to control if Fig. 26 gives the CPU mode transition and Fig. 27 the CPU system flow chart. Table 18 shows CPU operating states and port states.

• Operation at Each Instruction Cycle

Table 19 provides the operation at each instruction cycle. By the pipeline control of the HD6301X0, MULT, PUL, DAA and XGDX instructions etc. prefetch the next instruction. So attention is necessary to the counting of the instruction cycles because it is different from the existent one----op code fetch to the next instruction op code.

Table 18 CPU Operation State and Port State

Port	Mode	Reset	STBY****	HALT***	Sleep
Port 1	Mode 1, 2	н	т	Т	Н
$(A_0 \sim A_7)$	Mode 3	Т	'		Keep
Port 2	Mode 1, 2	т	т	Keep	Keep
PORT 2	Mode 3	'	'		Кеер
Port 3	Mode 1, 2	т	т	Т	Т
$(D_0 \sim D_7)$	Mode 3	'	l '		Keep
Port 4	Mode 1, 2	н	т	Т	Н
(A _{8.} ~ A ₁₅)	Mode 3	Т	1 '		Keep
Port 5	Mode 1,2	т	т	Т	т
	Mode 3	<u> </u>	,		
Port 6	Mode 1, 2	-	т	Keep	Keep
Port 6	Mode 3	1 '	'		Keeb
Port 7	Mode 1, 2	*	T	**	*
FUIL 7	Mode 3	Т] '		Keep

H; High, L; Low, T; High Impedance




Figure 26 CPU Operation Mode Transition

^{*} RD, WR, R/W, LIR=H, BA=L

^{**} RD, WR, R/W=T, LIR, BA=H

^{***} HALT is unacceptable in mode 3.

^{****} E pin goes to high impedance state.

HD6301X0,HD63A01X0,HD63B01X0




Figure 27 HD6301X0 System Flow Chart

Table 19 Cycle-by-Cycle Operation

	s Mode &	Cycles	Cycle	Address Bus	R/W	RD	WR	LIR	Data Bus		
Insti	ructions	10,000	#				L		<u> </u>		
MMEDIA	ATE										
ADC	ADD	1	1	Op Code Address + 1	1	0	1	1	Operand Data		
AND	BIT		2	Op Code Address + 2	1	0	1	0	Next Op Code		
CMP	EOR	2									
LDA	ORA										
SBC	SUB										
ADDD	CPX	1	1	Op Code Address + 1	1	0	1	1	Operand Data (MSB)		
LDD	LDS	3	2	Op Code Address + 2	1 1	0	1	1	Operand Data (LSB)		
LDX	SUBD		3	Op Code Address + 3	1	0	1	0	Next Op Code		
IRECT				·	***************************************				 		
ADC	ADD	T	1	Op Code Address + 1	1	0	1	1	Address of Operand (LSE		
AND	BIT		2	Address of Operand	1	Ö	1	i	Operand Data		
CMP	EOR	3	3	Op Code Address + 2	1	Ö	1	ا i	Next Op Code		
LDA	ORA							ا ا			
SBC	SUB										
STA		1	1	Op Code Address + 1	1 1	0	1	1	Destination Address		
		3	2	Destination Address	0	1	0	1	Accumulator Data		
			3	Op Code Address + 2	1	ò	1	ò	Next Op Code		
ADDD	CPX	 	1	Op Code Address + 1	1	0	1	1	Address of Operand (LSE		
LDD	LDS		2	Address of Operand	1	0	1	i	Operand Data (MSB)		
LDX	SUBD	4	3	Address of Operand+1	1	0	1	1	Operand Data (LSB)		
			4	Op Code Address + 2	1	0	1	0	Next Op Code		
STD	STS	†	1	Op Code Address+1	1 1	0	1	1	Destination Address (LSE		
STX			2	Destination Address	0	1	0	l i	Register Data (MSB)		
		4	3	Destination Address + 1	0	1	0	1	Register Data (LSB)		
			4	Op Code Address + 2	1	0	1	0	Next Op Code		
JSR		+	1	Op Code Address + 1	1	0	1	1	Jump Address (LSB)		
			2	FFFF	1	1	1	1	Restart Address (LSB)		
		5	3	Stack Pointer	0	1	0	1	Return Address (LSB)		
			4	Stack Pointer – 1	0	1	0	1	Return Address (MSB)		
			5	Jump Address	1	0	1	0	First Subroutine Op Code		
TIM		1	1	Op Code Address + 1	+ i	0	1	1	Immediate Data		
		١.	2	Op Code Address + 2	1	0	1	1	Address of Operand (LSI		
		4	3	Address of Operand	1	0	1	1	Operand Data		
			4	Op Code Address + 3	1	ō	1	0	Next Op Code		
AIM	EIM	+	1	Op Code Address + 1	+ i -	ō	1	1	Immediate Data		
OIM			2	Op Code Address + 2	1	ō	1	l i	Address of Operand (LSE		
			3	Address of Operand	1	0	1	1	Operand Data		
		6	4	FFFF	1	1	l i	1	Restart Address (LSB)		
			5	Address of Operand	اه	1	o	1 1	New Operand Data		
			6	Op Code Address + 3	1	0	1	اه	Next Op Code		



Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	RD	WR	LIR	Data Bus
NDEXED								
JMP	1	1	Op Code Address + 1	1	0	1	1	Offset
	3	2	FFFF	1	1	1	1	Restart Address (LSB)
		3	Jump Address	1	0	1	0	First Op Code of Jump Routin
ADC ADD		1	Op Code Address + 1	1	0	1	1	Offset
AND BIT	1	2	FFFF	1	1	1	1	Restart Address (LSB)
CMP EOR	4	3	IX + Offset	1	0	1	1	Operand Data
LDA ORA	*	4	Op Code Address + 2	1	0	1	0	Next Op Code
SBC SUB								
TST								
STA		1	Op Code Address + 1	1	0	1	1	Offset
	4	2	FFFF	1 1	1	1	1	Restart Address (LSB)
		3	IX+Offset	0	1	0	1	Accumulator Data
	4	4	Op Code Address+2	1 1	0	1	0	Next Op Code
ADDD	ļ	1 2	Op Code Address+1	1 !	1	1	1	Offset
CPX LDD	5			1	0	1	i	Restart Address (LSB)
LDS LDX	٥	3 4	IX + Offset	;	0	1		Operand Data (MSB)
SUBD		5	IX+Offset+1	;	0	1	o	Operand Data (LSB) Next Op Code
STD STS	+	1	Op Code Address + 2 Op Code Address + 1	+ ;	0	 i 	1	Offset
STX		2	FFFF	1	1	l i	i	Restart Address (LSB)
317	5	3	IX + Offset	ò	i	Ö	i	Register Data (MSB)
	"	4	IX+Offset+1	ŏ	1	ő	i	Register Data (LSB)
	i	5	Op Code Address + 2	1	Ö	1	o	Next Op Code
JSR	+	1	Op Code Address + 1	+i	0	1	1	Offset
3311		2	FFFF	1 1	1	i	1	Restart Address (LSB)
	5	3	Stack Pointer	Ö	1	ò	1	Return Address (LSB)
	"	4	Stack Pointer – 1	0	1	ő	1	Return Address (MSB)
		5	IX + Offset	1	0	1	o	First Subroutine Op Code
ASL ASR	1	1	Op Code Address + 1	1	0	1	1	Offset
COM DEC		2	FFFF	1	1	1	1	Restart Address (LSB)
INC LSR	6	3	IX + Offset	1	0	1	1	Operand Data
NEG ROL	0	4	FFFF	1	1	1	1	Restart Address (LSB)
ROR	1	5	IX+Offset	0	1	0	1	New Operand Data
	}	6	Op Code Address+1	1	0	1	0	Next Op Code
TIM		1	Op Code Address + 1	1	0	1	1	Immediate Data
		2	Op Code Address+2	1	0	1	1	Offset
	5	3	FFFF	1	1	1	1	Restart Address (LSB)
		4	IX + Offset	1	0	1	1	Operand Data
		5	Op Code Address+3	1	0	1	0	Next Op Code
CLR	l	1	Op Code Address+1	1	0	1	1	Offset
	۱ ـ	2	FFFF	1 1	1 0	1	1	Restart Address (LSB)
	5	3	IX + Offset	1	1 -	1	1	Operand Data
		4 5	IX+Offset Op Code Address+2	0	1 0	0	0	00 Newt On Code
AIM EIM	+	1	Op Code Address+2	+ ;	0	1	1	Next Op Code Immediate Data
OIM		2	Op Code Address+1	;	0	1	1	Offset
CIIW		3	FFFF		1	1	1	Restart Address (LSB)
	7	4	IX+Offset	;	6	1		Operand Data
	1 '	5	FFFF	;	1	1	1	Restart Address (LSB)
		6	IX+Offset	6	i	o	l i	New Operand Data
		7	Op Code Address+3	1	0	1	ò	Next Op Code

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	RD	WR	LIR	Data Bus
mstructions	L	# 1				<u> </u>	i	L
XTEND								
JMP		1 1	Op Code Address+1	T 1	0	1	1	Jump Address (MSB)
	3	2	Op Code Address + 2	1	0	1	1	Jump Address (LSB)
		3	Jump Address	1	0	1	0	Next Op Code
ADC ADD TST	 	1	Op Code Address + 1	1 1	0	1	1	Address of Operand (MSB)
AND BIT		2	Op Code Address + 2	1	0	1	1	Address of Operand (LSB)
CMP EOR	4	3	Address of Operand	1	0	1	1	Operand Data
LDA ORA		4	Op Code Address + 3	1	0	1	0	Next Op Code
SBC SUB								
STA		1	Op Code Address + 1	1	0	1	1	Destination Address (MSB)
	١.	2	Op Code Address + 2	1	0	1	1	Destination Address (LSB)
	4	3	Destination Address	١ ٥	1	0	1	Accumulator Data
		4	Op Code Address + 3	1	0	1	0	Next Op Code
ADDD	f	1	Op Code Address + 1	 	0	1	1	Address of Operand (MSB
CPX LDD		2	Op Code Address + 2	1	0	1	1	Address of Operand (LSB)
LDS LDX	5	3	Address of Operand	1	0	1	1	Operand Data (MSB)
SUBD		4	Address of Operand + 1	1	0	1	1	Operand Data (LSB)
		5	Op Code Address + 3	1	o	1	0	Next Op Code
STD STS	 	1	Op Code Address+1	1	0	1	1	Destination Address (MSB
STX		2	Op Code Address + 2	1 1	ō	1	1	Destination Address (LSB)
	5	3	Destination Address	0	1	o	1	Register Data (MSB)
		4	Destination Address + 1	o	1	ō	1	Register Data (LSB)
		5	Op Code Address+3	1	0	1	0	Next Op Code
JSR		1	Op Code Address + 1	+ 1	0	1	1	Jump Address (MSB)
		2	Op Code Address+2	1	ō	1	1	Jump Address (LSB)
		3	FFFF	1	1	1	1	Restart Address (LSB)
	6	4	Stack Pointer	0	1	0	1	Return Address (LSB)
		5	Stack Pointer – 1	o	1	o	1	Return Address (MSB)
		6	Jump Address	1 1	o	1	o	First Subroutine Op Code
ASL ASR	 	1	Op Code Address + 1	+i	0	1	1	Address of Operand (MSB
COM DEC		2	Op Code Address + 2	1	o	1	1	Address of Operand (LSB)
INC LSR		3	Address of Operand	i	ő	1	1	Operand Data
NEG ROL	6	4	FFFF	l i	1	i	li	Restart Address (LSB)
ROR		5	Address of Operand	o	1	Ö	i	New Operand Data
		6	Op Code Address+3	1	ò	1	o	Next Op Code
CLR	 	1	Op Code Address + 1	+i	0	 '	1	Address of Operand (MSB
OLIT		2	Op Code Address+1	1	0	1	;	Address of Operand (IVSB)
	5	3	Address of Operand	1	0	;	1	Operand Data
	3	4	Address of Operand	6	1	0	1 1	Operand Data
	1	5	Op Code Address+3	1	0	1	0	
	1	ן פ	Op Code Address + 3	1 1	U	1 '		Next Op Code



	s Mode & uctions	Cycles	Cycle #	Address Bus	R/W	RD	WR	LIR	Data Bus
MPLIED									
ABA	ABX	T	1	Op Code Address + 1	1	0	1	0	Next Op Code
ASL	ASLD	1							
ASR	CBA	1							
CLC	CLI								1
CLR	CLV								
СОМ	DEC				1				
DES	DEX				ĺ	ł			
INC	INS				l	l			
INX	LSR	1				ĺ	į .		
LSRD	ROL				ł				
ROR	NOP				ı				
SBA	SEC	1				1			
SEI	SEV				İ	i	ì		
TAB	TAP								
TBA	TPA								
TST	TSX					1			
TXS					1				
DAA	XGDX		1	Op Code Address + 1	1	0	1	0	Next Op Code
	7,027	2	2	FFFF	1	1	1	1	Restart Address (LSB)
PULA	PULB	+	1	Op Code Address + 1	 	Ö	i	0	Next Op Code
· OLA	1 020	3	2	FFFF	l i	1	;	ĭ	Restart Address (LSB)
		"	3	Stack Pointer + 1	1 1	Ö	i	1	Data from Stack
PSHA	PSHB	+	1	Op Code Address + 1	+i	0	1	1	Next Op Code
1 3117	1 3116		2	FFFF	l i	1	1	i	Restart Address (LSB)
		4	3	Stack Pointer	0	l i	0	i	Accumulator Data
			4	Op Code Address+1	1	Ö	1	ò	Next Op Code
PULX			1	Op Code Address + 1	- - -	0	1	- 0	Next Op Code
FULX			2	FFFF	l i	1	i	1	Restart Address (LSB)
		4	3	Stack Pointer + 1	;	ò	i	i	Data from Stack (MSB)
			4	Stack Pointer + 2	1 1	0	1	i	Data from Stack (MSB)
PSHX			1	Op Code Address+1	+	0	1		Next Op Code
POHA			2	FFFF	;	1		1	1
		5	3		6		0	1	Restart Address (LSB)
		1 5	-	Stack Pointer	0				Index Register (LSB)
		1	4	Stack Pointer – 1	1	0	0	1	Index Register (MSB)
576		-	5	Op Code Address + 1	+-;	0	1		Next Op Code
RTS		i	1	Op Code Address+1		1	1	1	Next Op Code
		_	2	FFFF	1 1		1	1	Restart Address (LSB)
		5	3	Stack Pointer + 1	1	0			Return Address (MSB)
			4	Stack Pointer + 2	1	0	1	1	Return Address (LSB)
			5	Return Address	1 1	0	1	0	First Op Code of Return Routi
MUL			1	Op Code Address + 1	1	0	1	0	Next Op Code
		1	2	FFFF	1	1	1	1	Restart Address (LSB)
			3	FFFF	1	1	1	1	Restart Address (LSB)
		7	4	FFFF	1	1	1	1	Restart Address (LSB)
			5	FFFF	1	1	1	1	Restart Address (LSB)
			6	FFFF	1	1	1	1	Restart Address (LSB)
		1	7	FFFF	1	1	1	1	Restart Address (LSB)



Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	RD	WR	LIR	Data Bus
MPLIED								
WAI	T	1	Op Code Address + 1	1	0	1	1	Next Op Code
	1	2	FFFF	1	1	1	1	Restart Address (LSB)
		3	Stack Pointer	0	1	0	1	Return Address (LSB)
	l	4	Stack Pointer - 1	0	1	0	1	Return Address (MSB)
	9	5	Stack Pointer - 2	0	1	0	1	Index Register (LSB)
	1	6	Stack Pointer - 3	0	1	0	1	Index Register (MSB)
	1	7	Stack Pointer - 4	0	1	0	1	Accumulator A
	1	8	Stack Pointer - 5	0	1	0	1	Accumulator B
	1	9	Stack Pointer – 6	0	1	_ 0	1	Conditional Code Register
RTI		1	Op Code Address + 1	1	0	1	1	Next Op Code
		2	FFFF	1	1	1	1	Restart Address (LSB)
	1	3	Stack Pointer + 1	1	0	1	1	Conditional Code Register
	1	4	Stack Pointer + 2	1	0	1	1	Accumulator B
	10	5	Stack Pointer + 3	1	0	1	1	Accumulator A
	'	6	Stack Pointer +4	1	0	1	1	Index Register (MSB)
		7	Stack Pointer + 5	1	0	1	1	Index Register (LSB)
	1	8	Stack Pointer + 6	1	0	1	1	Return Address (MSB)
		9	Stack Pointer + 7	1	0	1	1	Return Address (LSB)
-2		10	Return Address	1	0	1	0	First Op Code of Return Routin
SWI		1	Op Code Address + 1	1	0	1	1	Next Op Code
]	2	FFFF	1	1	1	1	Restart Address (LSB)
		3	Stack Pointer	0	1	0	1	Return Address (LSB)
	İ	4	Stack Pointer - 1	0	1	0	1	Return Address (MSB)
	1	5	Stack Pointer - 2	0	1	0	1	Index Register (LSB)
	12	6	Stack Pointer - 3	0	1	0	1	Index Register (MSB)
	1	7	Stack Pointer - 4	0	1	0	1	Accumulator A
		8	Stack Pointer - 5	0	1	0	1	Accumulator B
		9	Stack Pointer - 6	0	1	0	1	Conditional Code Register
		10	Vector Address FFFA	1	0	1	1	Address of SWI Routine (MSB
	1	11	Vector Address FFFB	1	0	1	1	Address of SWI Routine (LSB)
	<u> </u>	12	Address of SWI Routine	1	0	1		First Op Code of SWI Routine
SLP	l	1 2	Op Code Address + 1 FFFF		1	;	1	Next Op Code Restart Address (LSB)
	1	1	rrr		1			Hestart Address (LSB)
	i							
	4	Sleep						
	ĺ					1 1		
		3	FFFF	1	1	1	1	Restart Address (LSB)
		4	Op Code Address+1	,	ò	1	0	Next Op Code
	<u> </u>		Op Code Address + 1					Next Op Code
RELATIVE BCC BCS			On Code Address I 1		_			D 0#
BEQ BGE	3	1 2	Op Code Address + 1	1	0	1	1	Branch Offset
BGT BHI	3		Branch AddressTest="1"	'	1	'	'	Restart Address (LSB)
BLE BLS		3	Op Code Address + 1···Test = "0"	1	0	1	0	First Op Code of Branch Routin
BLT BMT			(Op Code Address + 1 ··· lest - 0					Next Op Code
BNE BPL								
BRA BRN		1			1	l	1	1
BVC BVS		1				1		
BSR BVS	+	+-	Op Code Address+1	1	0	1	1	Offset
DOM		2	FFFF		1		1	- · · · · · ·
	1 _		Stack Pointer	0		o	1	Restart Address (LSB) Return Address (LSB)
	5	3	Stack Pointer - 1	0	1	ő	li	Return Address (MSB)



HD6301Y0, HD63A01Y0,-HD63B01Y0 CMOS MCU (Microcomputer Unit)

-ADVANCE INFORMATION-

The HD6301Y0 is a CMOS 8-bit single-chip microcomputer unit which contains a CPU compatible with the CMOS 8-bit microcomputer HD6301V1, 16k bytes of ROM, 256 bytes of RAM, 53 parallel I/O pins, Serial Communication Interface (SCI) and two timers.

FEATURES

- Instruction Set Compatible with the HD6301 Family
- Abundant On-chip Resources
 - 16k Bytes of ROM, 256 Bytes of RAM
 - 53 Parallel I/O Pins (48 I/O Pins, 5 Output Pins)
 - Handshake Interface (Port 6)
 - Darlington Transistor Direct Drive (Port 2, 6)
 - 16-bit Programmable Timer
 - 1 Input Capture Register
 - 1 Free Running Counter
 - 2 Output Compare Registers
 - 8-Bit Reloadable Timer
 - 1 8-bit Up Counter
 - 1 Time Constant Register
 - Serial Communication Interface Asynchronous Mode

8 Transmit Formats

Hardware Parity

Clocked Synchronous Mode


- Interrupts 3 External, 7 Internal
- **CPU Functions**
- Memory Ready, Auto Memory Ready
- (Address Trap, Op-code Trap)

Error Detection

- Operation Mode
 - Mode 1: Expanded Mode (Internal ROM Inhibited)
 - Mode 2: Expanded Mode (Internal ROM Valid)
 - Mode 3; Single Chip Mode
- Up to 65k Bytes Address Space
- Low Power Dissipation Mode
 - Sleep
 - Standby (Hardware Set, Software Set)
- Wide Range of Operation

 $V_{CC} = 3 \text{ to } 6V$ (f = 0.1 to 0.5 MHz)/f = 0.1 to 1.0 MHz; HD6301Y0 f = 0.1 to 1.5 MHz; HD63A01Y0 $V_{CC} = 5V \pm 10\%$ f = 0.1 to 2.0 MHz; HD63B01Y0/

Minimum Instruction Cycle Time; 0.5 μs (f = 2.0 MHz)




■ PIN ARRANGEMENT

 HD6301Y0P, HD63A01Y0P, HD63B01Y0P 64 E 63 P70 62 P71 61 P72 60 P73 53 P74 55 P30 55 P33 54 P34 53 P35 53 P35 53 P37 Vss 🗓 O XTAL 2 MP. E STBY 7 NMI B P₂₀ 9 P21 10 P22 11 P₂₃ [2 P₂₄ [3 P₂₅ [4 P₂₆ [5 P₂₇ [6 Pso 17 P₅₁ 18 P₅₂ 19 P₅₃ 20 P₅₄ 21 P₅₅ 22 42 Vss 41 P40 P56 23 P₅, 24 P₆₀ 25 40 P41 Pe1 26 39 P42 Pe2 27 38 P43 37 P44 36 P45 35 P46 34 P47 P₆₃ 28 Pes 29 Pee 31 33 V_{cc} Pe7 32


(Top View)

• HD6301Y0F, HD63A01Y0F, HD63B01Y0F



(Top View)

■ BLOCK DIAGRAM



322

HD6303R, HD63A03R, HD63B03R CMOS MPU (Micro Processing Unit)


The HD6303R is an 8-bit CMOS micro processing unit which has the completely compatible instruction set with the HD6301V1. 128 bytes RAM, Serial Communication Interface (SCI), parallel I/O ports and multi function timer are incorporated in the HD6303R. It is bus compatible with HMCS6800 and can be expanded up to 65k words. Like the HMCS6800 family, I/O levels is TTL compatible with +5.0V single power supply. As the HD6303R is CMOS MPU, power dissipation is extremely low. And also HD6303R has Sleep Mode and Stand-by Mode as lower power dissipation mode. Therefore, flexible low power consumption application is possible.


FEATURES

- Object Code Upward Compatible with the HD6800, HD6801, HD6802
- Multiplexed Bus (D₀~D₇/A₀~A₇), Non Multiplexed Bus
- Abundant On-Chip Functions Compatible with the HD6301V1; 128 Bytes RAM, 13 Parallel I/O Lines, 16-bit Timer, Serial Communication Interface (SCI)
- Low Power Consumption Mode; Sleep Mode, Stand-By Mode
- Minimum Instruction Execution Time
 - 1μs (f=1MHz), 0.67μs (f=1.5MHz), 0.5μs (f=2.0MHz)
- Bit Manipulation, Bit Test Instruction
- Error Detecting Function; Address Trap, Op Code Trap
- Up to 65k Words Address Space

■ TYPE OF PRODUCTS


Type No.	Bus Timing
HD6303R	1.0 MHz
HD63A03R	1.5 MHz
HD63B03R	2.0 MHz





BLOCK DIAGRAM

324



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc}	-0.3 ~ +7.0	V
Input Voltage	V _{in}	-0.3 ~ V _{cc} +0.3	٧
Operating Temperature	T _{opr}	0 ~ +70	°C
Storage Temperature	T _{stg}	-55 ∼+150	°C

(NOTE) This product has protection circuits in input terminal from high static electricity voltage and high electric field. But be careful not to apply overvoltage more than maximum ratings to these high input impedance protection circuits. To assure the normal operation, we recommend $V_{in}, V_{out}: V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$.

■ ELECTRICAL CHARACTERISTICS

DC CHARACTERISTICS (V_{CC} = 5.0V±10%, V_{SS} = 0V, Ta = 0~+70°C, unless otherwise noted.)

It	em	Symbol	Test Condition	min	typ	max	Unit
	RES, STBY			V _{CC} -0.5	_	V _{cc}	
Input "High" Voltage	EXTAL	V _{IH}		V _{CC} x0.7	_	+0.3	V
	Other Inputs			2.0	_	10.0	
Input "Low" Voltage	All Inputs	VIL		-0.3		0.8	٧
Input Leakage Current	NMI, IRO1, RES, STBY	I _{in}	$V_{in} = 0.5 \sim V_{CC} - 0.5 V$	-	_	1.0	μΑ
Three State (off-state) Leakage Current	$P_{10} \sim P_{17}, P_{20} \sim P_{24}, $ $D_0 \sim D_7, A_8 \sim A_{15}$	li _{TSI}	V _{in} = 0.5~V _{CC} -0.5V	_	_	1.0	μΑ
Output "High" Voltage	All Outputs	V	I _{OH} = -200μA	2.4		-	V
Output High Voltage	All Outputs	V _{OH}	I _{OH} = -10μA	V _{CC} -0.7	_	-	V
Output "Low" Voltage	All Outputs	Vol	I _{OL} = 1.6mA	-	_	0.55	V
Input Capacitance	· All Inputs	C _{in}	$V_{in} = 0V$, $f = 1.0MHz$, $Ta = 25^{\circ}C$	_	_	12.5	pF
Standby Current	Non Operation	Icc		-	2.0	15.0	μΑ
Current Dissipation*			Operating (f=1MHz**)	-	6.0	10.0	^
Current Dissipation*		lcc	Sleeping (f=1MHz**)	_	1.0	2.0	mA
RAM Stand-By Voltage		V _{RAM}		2.0	_	-	٧

^{*} V_{IH} min = V_{CC}-1.0V, V_{IL} max = 0.8V

typ. value (f = xMHz) = typ. value $(f = 1MHz) \times x$ max. value (f = xMHz) = max. value $(f = 1MHz) \times x$

(both the sleeping and operating)

^{**} Current Dissipation of the operating or sleeping condition is proportional to the operating frequency. So the typ. or max, values about Current Dissipations at f = x MHz operation are decided according to the following formula;

AC CHARACTERISTICS (V_{CC} = 5.0V±10%, V_{SS} = 0V, Ta = 0 ~+70°C, unless otherwise noted.)

BUS TIMING

Item			Symbol	Test Con-	Н	D630	3R	HD	63A0)3R	Н	063B	03R	
·			Syllibol	dition	min	typ	max	min	typ	max	min	typ	max	Unit
Cycle Time			t _{cyc}		1	_	10	0.666	_	10	0.5	_	10	μs
Address Strobe P "High"	ulse Wi	dth	PWASH		220	-	_	150	-	_	110	_	-	ns
Address Strobe F	ress Strobe Rise Time				_	_	20	_	_	20	_	_	20	ns
Address Strobe F	all Tim	е	t _{ASf}	1	_	_	20	-	_	20	_	_	20	ns
Address Strobe D	Delay Ti	me	t _{ASD}		60	_	_	40	_	_	20	_	_	ns
Enable Rise Time	9		t _{Er}		-	_	20	_	_	20		_	20	ns
Enable Fall Time			t _{Ef}		_	_	20	_	_	20	-	_	20	ns
Enable Pulse Wid	lth "Hig	h" Level	PWEH		450	_	_	300	_	_	220	_	_	ns
Enable Pulse Wid	th "Lov	w" Level	PWEL		450	_	-	300	_	_	220	_	_	ns
Address Strobe to Enable Delay Time Address Delay Time		t _{ASED}		60	-	-	40	-	-	20	-	_	ns	
		t _{AD1}		_	_	250	-	-	190	-	_	160	ns	
	Address Delay Time		t _{AD2}	Fig. 1	_	_	250	_	-	190	-	-	160	ns
Address Delay Ti	me for	Latch	t _{ADL}	Fig. 2	_	_	250		_	190	_	_	160	ns
Data Set-up Time		Write	t _{DSW}		230	_	_	150	_	_	100	_	_	ns
- Duta Oct ap Time	•	Read	t _{DSR}		80		_	60	_	_	50	_	_	ns
Data Hold Time		Read	t _{HR}		0	_	_	0	_	_	0	_	_	ns
Data Hold Hille		Write	t _{HW}		20	_	_	20	_	_	20	_	_	ns
Address Set-up T	ime for	Latch	t _{ASL}		60	_	1	40	-	_	20	_	_	ns
Address Hold Tir	ne for L	_atch	t _{AHL}		30	_	_	20	_	_	20	1	-	ns
Address Hold Tir	ne		t _{AH}		20	_	-	20	_	-	20	-	-	ns
A ₀ ~ A ₇ Set-up Time Before E Peripheral Read Non-Multiplexed Bus		efore E	t _{ASM}		200	_	_	110	_	-	60	-	-	ns
		(t _{ACCN})		-	_	650	-	_	395	_	-	270	ns	
Access Time Multiplexed Bus		(t _{ACCM})		_	_	650	-	_	395	_	-	270	ns	
Oscillator stabiliz	Oscillator stabilization Time			Fig. 8	20	_	_	20	_	_	20	_	_	ms
Processor Contro	Set-up	Time	t _{PCS}	Fig. 9	200	_	_	200	_	_	200	_	_	ns

PERIPHERAL PORT TIMING

Itam	Item		Symbol	Test bol Con-		HD6303R			HD63A03R			D63B	03R	Unit
T.E.III			Symbol	dition	min	typ	max	min	typ	max	min	typ	max	
Peripheral Data Set-up Time	Port 1	, 2	t _{PDSU}	Fig. 3	200	-	_	200	-	_	200	_	_	ns
Peripheral Data Hold Time	Port 1,	, 2	t _{PDH}	Fig. 3	200	-	_	200	_	_	200	_	-	ns
Delay Time, Enal tive Transition to pheral Data Valid	Peri-	Port 1, 2*	t _{PWD}	Fig. 4	-	-	300	-	_	300	_	_	300	ns


^{*} Except P21

TIMER, SCI TIMING

Item	Symbol	Test Con-	HD6303R			HD63A03R			Н	D63B	03R	Unit
rtem	Symbol	dition	min	typ	max	min	typ	max	min	typ	max	Onit
Timer Input Pulse Width	t _{PWT}		2.0	-	-	2.0	_	-	2.0	-	-	t _{cyc}
Delay Time, Enable Positive Transition to Timer Out	t _{TOD}	Fig. 5	_	-	400	-	_	400	_	_	400	ns
SCI Input Clock Cycle	t _{Scyc}		2.0	-	- T	2.0	_	_	2.0	_	_	t _{cyc}
SCI Input Clock Pulse Width	t _{PWSCK}		0.4	_	0.6	0.4	_	0.6	0.4	_	0.6	t _{Scyc}

MODE PROGRAMMING

Item	Symbol	Test	Н	HD6303R		HD63A03R			HD63B03R			Unit
rtem		dition	min	typ	max	min	typ	max	min	typ	max	Oiiit
RES "Low" Pulse Width	PWRSTL		3	-	_	3	_	_	3	_	-	t _{cyc}
Mode Programming Set-up Time	t _{MPS}	Fig. 6	2	_	-	2	_	_	2	_	-	t _{cyc}
Mode Programming Hold Time	t _{MPH}		150	_	-	150	-	_	150	-	_	ns






Figure 2 Non-Multiplexed Bus Timing

Not Valid




Figure 3 Port Data Set-up and Hold Times (MPU Read)





Figure 5 Timer Output Timing



Note) Port 2: Except P21
Figure 4 Port Data Delay Times
(MPU Write)




Figure 6 Mode Programming Timing






Figure 7 Bus Timing Test Loads (TTL Load)




Figure 9 Reset Timing

■ FUNCTIONAL PIN DESCRIPTION


V_{CC}, V_{SS}

These two pins are used for power supply and GND. Recommended power supply voltage is $5V \pm 10\%$. 3 to 6V can be used for low speed operation ($100 \sim 500 \text{ kHz}$).

XTAL, EXTAL

These two pins are connected with parallel resonant funda-

mental crystal, AT cut. For instance, in order to obtain the system clock 1MHz, a 4MHz resonant fundamental crystal is used because the devide by 4 circuitry is included. EXTAL accepts an external clock input of duty 50% (±10%) to drive. For external driving XTAL pin should be open. An example of connection circuit is shown in Fig. 10. The crystal and capacitors should be mounted as close as possible to the pins.



(a) Crystal Interface




Figure 10 Connection Circuit

Standby (STBY)

This pin is used to place the MPU in the standby mode. If this goes to "Low" level, the oscillation stops, the internal clock is tied to V_{SS} or V_{CC} and the MPU is reset. In order to retain information in RAM during standby, write "0" into RAM enable bit (RAME). RAME is bit 6 of the RAM Control Register at address \$0014. This disables the RAM, so the contents of RAM is guaranteed. For details of the standby mode, see the Standby section.

Reset (RES)

This input is used to reset the MPU. RES must be held "Low" for at least 20ms when the power starts up. It should be noted that, before clock generator stabilize, the internal state and I/O ports are uncertain, because MPU can not be reset without clock. To reset the MPU during system operation, it must be held "Low" for at least 3 system clock cycles. From the third cycle, all address buses become "high-impedance" and it continues while RES is "Low". If RES goes to "High", CPU does the following.

- I/O Port 2 bits 2,1,0 are latched into bits PC2, PC1, PC0 of program control register.
- (2) The contents of the two Start Addresses, \$FFFE, \$FFFF are brought to the program counter, from which program starts (see Table 1).
- (3) The interrupt mask bit is set. In order to have the CPU recognize the maskable interrupts $\overline{IRQ_1}$ and $\overline{IRQ_2}$, clear it before those are used.

• Enable (E)

This output pin supplies system clock. Output is a single-phase, TTL compatible and 1/4 the crystal oscillation frequency. It will drive two LS TTL load and 40pF.

Non Maskable Interrupt (NMI)

When the falling edge of the input signal of this pin is recognized, NMI sequence starts. The current instruction is continued to complete, even if NMI signal is detected. Interrupt mask bit in Condition Code Register has no effect on NMI detection. In response to NMI interrupt, the information of

Program Counter, Index Register, Accumulators, and Condition Code Register are stored on the stack. On completion of this sequence, vectoring address \$FFFC and \$FFFD are generated to load the contents to the program counter. Then the CPU branch to a non maskable interrupt service routine.

■ Interrupt Request (IRQ1)

This level sensitive input requests a maskable interrupt sequence. When $\overline{IRQ_1}$ goes to "Low", the CPU waits until it completes the current instruction that is being executed. Then, if the interrupt mask bit in Condition Code Register is not set, CPU begins interrupt sequence; otherwise, interrupt request is neglected.

Once the sequence has started, the information of Program Counter, Index Register, Accumulator, Condition Code Register are stored on the stack. Then the CPU sets the interrupt mask bit so that no further maskable interrupts may be responded.

Table 1 Interrupt Vectoring memory map

		•	
	Vec	tor	Interrupt
ghest	MSB	LSB	m.co.rop.
iority	FFFE	FFFF	RES
	FFEE	FFEF	TRAP
	FFFC	FFFD	NMI
	FFFA	FFFB	Software Interrupt (SWI)
	FFF8	FFF9	IRQ, (or IS3)
	FFF6	FFF7	ICF (Timer Input Capture)
	FFF4	FFF5	OCF (Timer Output Compare)
	FFF2	FFF3	TOF (Timer Overflow)
owest iority	FFFO	FFF1	SCI (RDRF + ORFE + TDRE)

At the end of the cycle, the CPU generates 16 bit vectoring addresses indicating memory addresses \$FFF8 and \$FFF9, and loads the contents to the Program Counter, then branch to an interrupt service routine.

The Internal Interrupt will generate signal $(\overline{IRQ_2})$ which is quite the same as $\overline{IRQ_1}$ except that it will use the vector address \$FFF0 to \$FFF7.

When $\overline{IRQ_1}$ and $\overline{IRQ_2}$ are generated at the same time, the former precede the latter. Interrupt Mask Bit in the condition code register, if being set, will keep the both interrupts off.

On occurrence of Address error or Op-code error, TRAP interrupt is invoked. This interrupt has priority next to RES. Regardless of the interrupt Mask Bit condition, the CPU will start an interrupt sequence. The vector for this interrupt will be \$FFEE, \$FFEF.

Read/Write (R/W̄)

This TTL compatible output signal indicates peripheral and memory devices whether CPU is in Read ("High"), or in Write ("Low"). The normal stand-by state is Read ("High"). Its output will drive one TTL load and 90pF.

Address Strobe (AS)

In the multiplexed mode, address strobe signal appears at this pin. It is used to latch the lower 8 bits addresses multiplexed with data at $D_0/A_0 \sim D_7/A_7$. The 8-bit latch is controlled by address strobe as shown in Figure 15. Thereby, $D_0/A_0 \sim D_7/A_7$ can become data bus during E pulse. The timing chart of this signal is shown in Figure 1.

Address Strobe (AS) is sent out even if the internal address is accessed.

PORTS

There are two I/O ports on HD6303R MPU (one 8-bit ports and one 5-bit port). Each port has an independent write-only data direction register to program individual I/O pins for

input or output.*

When the bit of associated Data Direction Register is "1", I/O pin is programmed for output, if "0", then programmed for an input.

There are two ports: Port 1, Port 2. Addresses of each port and associated Data Direction Register are shown in Table 2.

* Only one exception is bit 1 of Port 2 which becomes either a data input or a timer output. It cannot be used as an output port.

Table 2 Port and Data Direction Register Addresses

Ports	Port Address	Data Direction Register Address
I/O Port 1	\$0002	\$0000
I/O Port 2	\$0003	\$0001

I/O Port 1

This is an 8-bit port, each bit being defined individually as input or outputs by associated Data Direction Register. The 8-bit output buffers have three-state capability, maintaining in high impedance state when they are used for input. In order to be read accurately, the voltage on the input lines must be more than 2.0V for logic "1" and less than 0.8V for logic "0".

These are TTL compatible. After the MPU has been reset, all I/O lines are configured as inputs in Multiplexed mode. In Non Multiplexed mode, Port 1 will be output line for lower order address lines (Ao \sim A7), which can drive one TTL load and 30 pF.

I/O Port 2

This port has five lines, whose I/O direction depends on its data direction register. The 5-bit output buffers have three-state capability, going high impedance state when used as inputs. In order to be read accurately, the voltage on the input lines must be more than 2.0V for logic "1" and less than 0.8V for logic "0". After the MPU has been reset, I/O lines are configured as inputs. These pins on Port 2 ($P_{20} \sim P_{22}$ of the chip) are used to program the mode of operation during reset. The values of these three pins during reset are latched into the upper 3 bits (bit 7, 6 and 5) of Port 2 Data Register which is explained in the MODE SELECTION section.

In all modes, Port 2 can be configured as I/O lines. This port also provides access to the Serial I/O and the Timer. However, note that bit $1\ (P_{21})$ is the only pin restricted to data input or Timer output.

BUS

• $D_0/A_0 \sim D_7/A_7$

This TTL compatible three-state buffer can drive one TTL load and 90 pF.

Non Multiplexed Mode

In this mode, these pins become only data bus $\,(D_0 \simeq D_7).$ Multiplexed Mode

These pins becomes both the data bus $(D_0 \sim D_7)$ and lower bits of the address bus $(A_0 \sim A_7)$. An address strobe output is "High" when the address is on the pins.

A₈ ~ A₁₅

Each line is TTL compatible and can drive one TTL load and

90 pF. After reset, these pins become output for upper order address lines ($A_8 \sim A_{15}$).

MODE SELECTION

The operation mode after the rest must be determined by the user wiring the P₂₀, P₂₁, and P₂₂ externally. These three pins are lower order bits; I/O 0, I/O 1, I/O 2 of Port 2. They are latched into the control bits PCO, PC1, PC2 of I/O Port 2 register when RES goes "High". I/O Port 2 Register is shown below.

Port 2 DATA REGISTER



An example of external hardware used for Mode Selection is shown in Figure 11. The HD14053B is used to separate the peripheral device from the MPU during reset. It is necessary if the data may conflict between peripheral device and Mode generation circuit.

No mode can be changed through software because the bits 5, 6, and 7 of Port 2 Data Register are read-only. The mode selection of the HD6303R is shown in Table 3.

The HD6303R operates in two basic modes: (1) Multiplexed Mode, (2) Non Multiplexed Mode.

Multiplexed Mode

The data bus and the lower order address bus are multiplexed in the $D_0/A_0 \sim D_7/A_7$ and can be separated by the Address Strobe.

Port 2 is configured for 5 parallel I/O or Serial I/O, or Timer, or any combination thereof. Port 1 is configured for 8 parallel I/O.

Non Multiplexed Mode

In this mode, the HD6303R can directly address HMCS6800 peripherals with no external logic. $D_0/A_0 \sim D_7/A_7$ become a data bus and Port 1 becomes $A_0 \sim A_7$ address bus.

In this mode, the HD6303R is expandable up to 65k words with no external logic.

Lower Order Address Bus Latch

Because the data bus is multiplexed with the lower order address bus in $D_0/A_0 \sim D_7/A_7$ in the multiplexed mode, address bits must be latched. It requires the 74LS373 Transparent octal D-type to latch the LSB. Latch connection of the HD6303R is shown in Figure 15.






Figure 11 Recommended Circuit for Mode Selection




Figure 12 HD14053B Multiplexers/De-Multiplexers




Figure 13 HD6303R MPU Multiplexed Mode

Figure 14 HD6303R MPU Non Multiplexed Mode




Figure 15 Latch Connection

Table 3 Mode Selection

Operating Mode	P ₂₀	P ₂₁	P ₂₂
Authintoned Blade	L	Н	L
Multiplexed Mode	L	L	Н
Non Multiplexed Mode	Н	L	L

L: logic "0" H: logic "1"

■ MEMORY MAP

The MPU can provide up to 65k byte address space. Figure 16 shows a memory map for each operating mode. The first 32 locations of each map are for the CPU's internal register only, as shown in Table 4.

Table 4 Internal Register Area

Register	Address
Port 1 Data Direction Register**	00*
Port 2 Data Direction Register**	01
Port 1 Data Register	02*
Port 2 Data Register	03
Timer Control and Status Register	08
Counter (High Byte)	09
Counter (Low Byte)	OA.
Output Compare Register (High Byte)	ОВ
Output Compare Register (Low Byte)	OC.
Input Capture Register (High Byte)	OD
Input Capture Register (Low Byte)	0E
Rate and Mode Control Register	10
Transmit/Receive Control and Status Register	11
Receive Data Register	12
Transmit Data Register	13
RAM Control Register	14
Reserved	15-1F

- * External address in Non Multiplexed Mode
- ** 1 = Output, 0 = Input




Figure 16 HD6303R Memory Maps



■ PROGRAMMABLE TIMER

The HD6303R contains 16-bit programmable timer which may be used to make measurement of input waveform. In addition to that it can generate an output waveform by itself. For both input and output waveform, the pulse width may vary from a few microseconds to several seconds.

The timer hardware consists of

- · an 8-bit control and status register
- · a 16-bit free running counter
- · a 16-bit output compare register, and
- · a 16-bit input capture register

A block diagram of the timer is shown in Figure 17.




Figure 17 Programmable Timer Block Diagram

• Free Running Counter (\$0009: \$000A)

The key element in the programmable timer is a 16-bit free running counter, that is driven by an E (Enable) clock to increment its values. The counter value will be read out by the CPU software at any time with no effects on the counter. Reset will clear the counter.


When the MSB of this counter is read, the LSB is stored in temporary latch. The data is fetched from this latch by the subsequent read of LSB. Thus consistent double byte data can be read from the counter.

When the CPU writes arbitrary data to the MSB (\$09), the value of \$FFF8 is being pre-set to the counter (\$09, \$0A) regardless of the write data value. Then the CPU writes arbitrary data to the LSB (\$0A), the data is set to the "Low" byte of the counter, at the same time, the data preceedingly written in the MSB (\$09) is set to "High" byte of the counter.

When the data is written to this counter, a double byte store instruction (ex. STD) must be used. If only the MSB of counter is written, the counter is set to \$FFF8.

The counter value written to the counter using the double byte store instruction is shown in Figure 18.

To write to the counter can disturb serial operations, so it should be inhibited during using the SCI. If external clock mode is used for SCI, this will not disturb serial operations.



(5AF3 written to the counter)
Figure 18 Counter Write Timing

• Output Compare Register (\$000B:\$000C)

This is a 16-bit read/write register which is used to control an output waveform. The contents of this register are constantly being compared with current value of the free running counter.

When the contents match with the value of the free running counter, a flag (OCF) in the timer control/status register (TCSR) is set and the current value of an output level Bit (OLVL) in the TCSR is transferred to Port 2 bit 1. When bit 1 of the Port 2 data direction register is "1" (output), the OLVL value will appear on the bit 1 of Port 2. Then, the value of Output Compare Register and Output level bit may be changed for the next compare.

The output compare register is set to \$FFFF during reset. The compare function is inhibited at the cycle of writing to the high byte of the output compare register and at the cycle just after that to ensure valid compare. It is also inhibited in same manner at writing to the free running counter.

In order to write a data to Output Compare Register, a double byte store instruction (ex.STD) must be used.

• Input Capture Register (\$000D: \$000E)

The input capture register is a 16-bit read-only register used to hold the current value of free running counter captured when the proper transition of an external input signal occurs.

The input transition change required to trigger the counter transfer is controlled by the input edge bit (IEDG).

To allow the external input signal to go in the edge detect unit, the bit of the Data Direction Register corresponding to bit 0 of Port 2 must have been cleared (to zero).


To insure input capture in all cases, the width of an input pulse requires at least 2 Enable cycles.

• Timer Control/Status Register (TCSR) (\$0008)

This is an 8-bit register. All 8-bits are readable and the lower 5 bits may be written. The upper 3 bits are read-only, indicating the timer status information as is shown below.

- (1) A proper transition has been detected on the input pin (ICF).
- (2) A match has been found between the value in the free running counter and the output compare register (OCF).
- (3) When counting up to \$0000 (TOF).

Each flag has an individual enable bit in TCSR which determines whether or not an interrupt request may occur $(\overline{IRQ_2})$. If the I-bit in Condition Code Register has been cleared, a priority vectored address occurs corresponding to each flag. A description of each bit is as follows.



Bit 0 OLVL (Output Level); When a match is found in the value between the counter and the output com-

pare register, this bit is transferred to the Port 2 bit 1. If the DDR corresponding to Port 2 bit 1 is set "1", the value will appear on the output pin of Port 2 bit 1.

Bit 1 IEDG (Input Edge): This bit control which transition of an input of Port 2 bit 0 will trigger the data transfer from the counter to the input capture register. The DDR corresponding to Port 2 bit 0 must be clear in advance of using this function.

When IEDG = 0, trigger takes place on a negative edge ("High"-to-"Low" transition). When IEDG = 1, trigger takes place on a positive edge ("Low"-to-"High" transition).

- Bit 2 ETOI (Enable Timer Overflow Interrupt); When set, this bit enables TOF interrupt to generate the interrupt request (IRQ2). When cleared, the interrupt is inhibited.
- Bit 3 EOCI (Enable Output Compare Interrupt); When set, this bit enables OCF interrupt to generate the interrupt request (IRQ2). When cleared, the interrupt is inhibited.
- Bit 4 EICI (Enable Input Capture Interrupt); When set, this bit enables ICF interrupt to generate the interrupt request (IRQ2). When cleared, the interrupt is inhibited.
- Bit 5 TOF (Timer Over Flow Flag): This read-only bit is set at the transition of \$FFFF to \$0000 of the counter. It is cleared by CPU read of TCSR (with TOF set) followed by a CPU read of the counter (\$0009).
- Bit 6 OCF (Output Compare Flag); This read-only bit is set when a match is found in the value between the output compare register and the counter. It is cleared by a read of TCSR (with OCF set) followed by a CPU write to the output compare register (\$000B or \$000C).
- Bit 7 ICF (Input Capture Flag); The read-only bit is set by a proper transition on the input, and is cleared by a read of TCSR (with ICF set) followed by a CPU read of Input Capture Register (\$000D).

Reset will clear each bit of Timer Control and Status Register.

■ SERIAL COMMUNICATION INTERFACE

The HD6303R contains a full-duplex asynchronous Serial Communication Interface (SCI). SCI may select the several kinds of the data rate. It consists of a transmitter and a receiver which operate independently but with the same data format and the same data rate. Both of transmitter and receiver communicate with the CPU via the data bus and with the outside world through Port 2 bit 2, 3 and 4. Description of hardware, software and register is as follows.

Wake-Up Feature

In typical multiprocessor applications the software protocol will usually have the designated address at the initial byte of the message. The purpose of Wake-Up feature is to have the non-selected MPU neglect the remainder of the message. Thus the non-selected MPU can inhibit the all further interrupt process until the next message begins.

Wake-Up feature is re-enabled by a ten consecutive "1"s which indicates an idle transmit line. Therefore software protocol must put an idle period between the messages and must prevent it within the message.

With this hardware feature, the non-selected MPU is reenabled (or "waked-up") by the next message.

Programmable Options

The HD6303R has the following programmable features.

- · data format; standard mark/space (NRZ)
- · clock source; external or internal
- baud rate; one of 4 rates per given E clock frequency or 1/8 of external clock
- · wake-up feature; enabled or disabled
- interrupt requests; enabled or masked individually for transmitter and receiver
- clock output; internal clock enabled or disabled to Port
 2 bit 2
- Port 2 (bits 3, 4); dedicated or not dedicated to serial I/O individually

Serial Communication Hardware

The serial communications hardware is controlled by 4 registers as shown in Figure 19. The registers include:


- · an 8-bit control/status register
- · a 4-bit rate/mode control register (write-only)
- · an 8-bit read-only receive data register
- · an 8-bit write-only transmit data register

Besides these 4 registers, Serial I/O utilizes Port 2 bit 3 (input) and bit 4 (output). Port 2 bit 2 can be used when an option is selected for the internal-clock-out or the external-clock-in.

Transmit/Receive Control Status Register (TRCSR)

TRCS Register consists of 8 bits which all may be read while only bits 0 to 4 may be written. The register is initialized to \$20 on RES. The bits of the TRCS Register are explained below.

Transmit / Receive Control Status Register




- Bit 0 WU (Wake Up); Set by software and cleared by hardware on receipt of ten consecutive "1"s. While this bit is "1", RDRF and ORFE flags are not set even if data are received or errors are detected. Therefore received data are ignored. It should be noted that RE flag must have already been set in advance of WU flag's set.
- Bit 1 TE (Transmit Enable); This bit enables transmitter. When this bit is set, bit 4 of Port 2 DDR is also forced to be set. It remains set even if TE is cleared. Preamble of ten consecutive "1"s is transmitted just after this bit is set, and then transmitter becomes ready to send data. If this bit is cleared, the transmitter is disabled and serial I/O affects nothing on Port 2 bit 4.
- Bit 2 TIE (Transmit Interrupt Enable); When this bit is set, TDRE (bit 5) causes an IRQ2 interrupt. When cleared, TDRE interrupt is masked.
- Bit 3 RE (Receive Enable); When set, Port 2 bit 3 can be used as an input of receive regardless of DDR value for this bit. When cleared, the receiver is disabled.
- Bit 4 RIE (Receive Interrupt Enable); When this bit is set, RDRF (bit 7) or ORFE (bit 6) cause an IRQ2 interrupt, When cleared, this interrupt is masked.



- Bit 5 TDRE (Transmit Data Register Empty); When the data is transferred from the Transmit Data Register to Output Shift Register, this bit is set by hardware. The bit is cleared by reading the status register followed by writing the next new data into the Transmit Data Register. TDRE is initialized to 1 by RES.
- Bit 6 ORFE (Over Run Framing Error); When overrun or framing error occurs (receive only), this bit is set by hardware. Over Run Error occurs if the attempt is made to transfer the new byte to the receive data register while the RDRF is "1"? Framing Error occurs when the bit counter is not synchronized with the boundary of the byte in the re-

ceiving bit stream. When Framing Error is detected, RDRF is not set. Therefore Framing Error can be distinguished from Overrun Error. That is, if ORFE is "1" and RDRF is "1", Overrun Error is detected. Otherwise Framing Error occurs. The bit is cleared by reading the status register followed by reading the receive data register, or by RES.

Bit 7 RDRF (Receive Data Register Full); This bit is set by hardware when the data is transferred from the receive shift register to the receive data register. It is cleared by reading the status register followed by reading the receive data register, or by RES.



7	6	5	4	3	2	1	0		
×	×	×	×	CC1	CC0	SS1	SS0	ADDR	\$0010

Transfer Rate / Mode Control Register

Table 5 SCI Bit Times and Transfer Rates

		XTAL	2.4576 MHz	4.0 MHz	4.9152MHz
SS1 : S	iso	E	614.4 kHz	1.0 MHz	1 2288MHz
0	0	E ÷ 16	26 μs/38,400 Baud	16 μs/62,500 Baud	13 μs/76,800Baud
0	1	E ÷ 128	208µs/4,800 Baud	128 μs/7812.5 Baud	104.2 _µ s/ 9,600Baud
1	0	E ÷ 1024	1.67ms/600 Baud	1.024ms/976.6 Baud	833.3 _µ s/ 1,200Baud
1	1	E ÷ 4096	6.67ms/150 Baud	4.096ms/244.1 Baud	3 333ms/ 300Baud



Table 6 SCI Format and Clock Source Control

CC1:	CC0	Format	Clock Source	Port 2 Bit 2	Port 2 Bit 3	Port 2 Bit 4
0	0	_	-	_	-	_
0	1	NRZ	Internal	Not Used ***	••	••
1	0	NRZ	Internal	Output*	••	••
1	1	NRZ	External	Input	••	••

- * Clock output is available regardless of values for bits RE and TE.
- •• Bit 3 is used for serial input if RE = "1" in TRCS. Bit 4 is used for serial output if TE = "1" in TRCS.
- *** This pin can be used as I/O port.

This pin can be used as 1/O port

Transfer Rate/Mode Control Register (RMCR)

The register controls the following serial I/O functions:

- ·Bauds rate ·data format · clock source
- •Port 2 bit 2 feature

It is 4-bit write-only register, cleared by RES. The 4 bits are considered as a pair of 2-bit fields. The lower 2 bits control the bit rate of internal clock while the upper 2 bits control the format and the clock select logic.

Bit 0 SSO)

Bit 1 SS1

Speed Select

These bits select the Baud rate for the internal clock. The rates selectable are function of E clock frequency of the CPU. Table 5 lists the available Baud Rates.

Bit2 CC0

Clock Control/Format Select

Bit 3 CC1 They control the data format and the clock select logic.

Table 6 defines the bit field.

Internally Generated Clock

If the user wish to use externally an internal clock of the serial I/O, the following requirements should be noted.

- •CC1, CC0 must be set to "10".
- The maximum clock rate must be E/16.
- The clock rate is equal to the bit rate.
- . The values of RE and TE have no effect.

Externally Generated Clock

If the user wish to supply an external clock to the Serial I/O, the following requirements should be noted.

- The CC1, CC0 must be set to "11" (See Table 6).
- •The external clock must be set to 8 times of the desired band rate.
- The maximum external clock frequency is E/2 clock.

Serial Operations

The serial I/O hardware must be initialized by the software before operation. The sequence will be normally as follows.

- •Writing the desired operation control bits of the Rate and Mode Control Register.
- Writing the desired operation control bits of the TRCS register.

If Port 2 bit 3, 4 are used for serial I/O, TE, RE bits may be kept set. When TE, RE bit are cleared during SCI operation, and subsequently set again, it should be noted that TE, RE must be kept "0" for at least one bit time of the current baud rate. If TE, RE are set again within one bit time, there may be the case where the initializing of internal function for transmitter and receiver does not take place correctly.

• Transmit Operation

Data transmission is enabled by the TE bit in the TRCS

register. When set, the output of the transmit shift register is connected with Port 2 bit 4 which is unconditionally configured as an output.

After RES, the user should initialize both the RMC register and the TRCS register for desired operation. Setting the TE bit causes a transmission of ten-bit preamble of "1"s. Following the preamble, internal synchronization is established and the transmitter is ready to operate. Then either of the following states exists.

- (1) If the transmit data register is empty (TDRE = 1), the consecutive "1"s are transmitted indicating an idle states
- (2) If the data has been loaded into the Transmit Data Register (TDRE = 0), it is transferred to the output shift register and data transmission begins.

During the data transfer, the start bit ("0") is first transferred. Next the 8-bit data (beginning at bit 0) and finally the stop bit ("1"). When the contents of the Transmit Data Register is transferred to the output shift register, the hardware sets the TDRE flag bit: If the CPU fails to respond to the flag within the proper time, TDRE is kept set and then a continuous string of 1's is sent until the data is supplied to the data register.

Receive Operation


The receive operation is enabled by the RE bit. The serial input is connected with Port 2 bit 3. The receiver operation is determined by the contents of the TRCS and RMC register. The received bit stream is synchronized by the first "0" (start bit). During 10-bit time, the data is strobed approximately at the center of each bit. If the tenth bit is not "1" (stop bit), the system assumes a framing error and the ORFE is set.

If the tenth bit is "1", the data is transferred to the receive data register, and the RDRF flag is set. If the tenth bit of the next data is received and still RDRF is preserved set, then ORFE is set indicating that an overrun error has occurred.

After the CPU read of the status register as a response to RDRF flag or ORFE flag, followed by the CPU read of the receive data register, RDRF or ORFE will be cleared.

RAM CONTROL REGISTER

The register assigned to the address \$0014 gives a status information about standby RAM.



Bit 0 Not used. Bit 1 Not used. Bit 2 Not used.



Bit 3 Not used.

Bit 4 Not used.

Bit 5 Not used.

Bit 6 RAM Enable.

Using this control bit, the user can disable the RAM. RAM Enable bit is set on the positive edge of RES and RAM is enabled. The program can write "1" or "0". If RAME is cleared, the RAM address becomes external address and the CPU may read the data from the outside memory.

Bit 7 Standby Bit

This bit can be read or written by the user program. It is cleared when the $V_{\rm CC}$ voltage is removed. Normally this bit is set by the program before going into stand-by mode. When the CPU recovers from stand-by mode, this bit should be checked. If it is "1", the data of the RAM is retained during stand-by and it is valid.

GENERAL DESCRIPTION OF INSTRUCTION SET

The HD6303R has an upward object code compatible with the HD6801 to utilize all instruction sets of the HMCS6800. The execution time of the key instruction is reduced to increase the system through-put. In addition, the bit operation instruction, the exchange instruction between the index and the accumulator, the sleep instruction are added. This section describes:

- CPU programming model (See Fig. 20)
- Addressing modes
- Accumulator and memory manipulation instructions (See Table 7)
- · New instructions
- •Index register and stack manipulation instructions (See Table 8)
- Jump and branch instructions (See Table 9)
- •Condition code register manipulation instructions (See Table 10)
- ·Op-code map (See Table 11)
- · Cycle-by-cycle operation (See Table 12)

CPU Programming Model

The programming model for the HD6303R is shown in Figure 20. The double accumulator is physically the same as the accumulator A concatenated with the accumulator B, so that the contents of A and B is changed with executing operation of an accumulator D.




Figure 20 CPU Programming Model

CPU Addressing Modes

The HD6303R has seven address modes which depend on both of the instruction type and the code. The address mode for every instruction is shown along with execution time given in terms of machine cycles (Table 7 to 11). When the clock frequency is 4 MHz, the machine cycle will be microseconds. Accumulator (ACCX) Addressing

Only the accumulator (A or B) is addressed. Either accumulator A or B is specified by one-byte instructions.

Immediate Addressing

In this mode, the operand is stored in the second byte of the instruction except that the operand in LDS and LDX, etc are stored in the second and the third byte. These are two or three-byte instructions.

Direct Addressing

In this mode, the second byte of instruction indicates the address where the operand is stored. Direct addressing allows the user to directly address the lowest 256 bytes in the machine; locations zero through 255. Improved execution times are achieved by storing data in these locations. For system configuration, it is recommended that these locations should be RAM and be utilized preferably for user's data realm. These are two-byte instructions except the AIM, OIM, EIM and TIM which have three-byte.

Extended Addressing

In this mode, the second byte indicates the upper 8 bit addresses where the operand is stored, while the third byte indicates the lower 8 bits. This is an absolute address in memory. These are three-byte instructions.

Indexed Addressing

In this mode, the contents of the second byte is added to the lower 8 bits in the Index Register. For each of AIM, OIM, EIM and TIM instructions, the contents of the third byte are added to the lower 8 bits in the Index Register. In addition, the resulting "carry" is added to the upper 8 bits in the Index Register. The result is used for addressing memory. Because the modified address is held in the Temporary Address Register, there is no change to the Index Register. These are two-byte instructions but AIM, OIM, EIM, TIM have three-byte.

Implied Addressing

In this mode, the instruction itself gives the address; stack pointer, index register, etc. These are 1-byte instructions.

Relative Addressing

In this mode, the contents of the second byte is added to the lower 8 bits in the program counter. The resulting carry or borrow is added to the upper 8 bits. This helps the user to address the data within a range of -126 to +129 bytes of the current execution instruction. These are two-byte instructions.



Table 7 Accumulator, Memory Manipulation Instructions

							Ad	dress	ing !	Mod	ies							9			on (Jiste		
Operations	Mnemonic	IMI	ME	D	DIE	REC	т	IN	DE	×	EX	TEN	ID	IMI	PLIE	D	Boolean/ Arithmetic Operation	5	4	3	2	1	0
		OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#]	н	,	N	z	v	c
Add	ADDA	88	2	2	98	3	2	AB	4	2	88	4	3		\vdash	T	A + M→ A	1	•	1	1	:	1
	ADDB	СВ	2	2	DB	3	2	EB	4	2	FB	4	3				B + M → B	1	•	1	1	1	:
Add Double	ADDD	C3	3	3	D3	4	2	E3	5	2	F3	5	3				A:B+M:M+1-A:B	•	•	1	:	1	:
Add Accumulators	ABA	†		1			T	<u> </u>				1	1	18	1	1	A+B→A	1	•	:	1	1	:
Add With Carry	ADCA	89	2	2	99	3	2	A9	4	2	89	4	3			Г	A + M + C → A	:	•	:	1	1	1
	ADCB	C9	2	2	D9	3	2	E9	4	2	F9	4	3			Π	B + M + C → B	1	•	1	1	:	1
AND	ANDA	84	2	2	94	3	2	A4	4	2	84	4	3				A·M → A	•	•	1	1	R	•
	ANDB	C4	2	2	D4	3	2	E4	4	2	F4	4	3			Π	B·M → B	•	•	1	:	R	•
Bit Test	BITA	85	2	2	95	3	2	A5	4	2	85	4	3			T	A·M	•	•	:	:	R	•
	BIT B	C5	2	2	D5	3	2	E5	4	2	F5	4	3			Γ	B·M	•	•	ŧ	1	R	•
Clear	CLR	Т	Γ	Г	Г	Г	Γ	6F	5	2	7F	5	3		Γ	Γ	00 → M	•	•	R	s	R	F
	CLRA						Ι							4F	1	1	00 → A	•	•	R	s	R	F
	CLRB						Γ				Ι		Γ	5F	1	1	00 → B	•	•	R	s	R	F
Compare	CMPA	81	2	2	91	3	2	A1	4	2	B1	4	3			I	A - M	•	•	:	:	;	1
	СМРВ	C1	2	2	D1	3	2	E1	4	2	F1	4	3				B - M	•	•	:	:	:	1
Compare Accumulators	CEA													11	1	1	A - B	•	•	:	:	1	1
Complement, 1's	сом			Γ			Γ	63	6	2	73	6	3			Г	M→M	•	•	:	1	R	1
	COMA						T							43	1	1	Ā→A	•	•	:	1	Я	1
	COMB			Γ		Г	Г		Г				Γ	53	1	1	B → B	•	•	:	1	R	1
Complement, 2's	NEG		1				Т	60	6	2	70	6	3			T	00 - M → M	•	•	\$	1	1	1
(Negate)	NEGA								Г				Γ	40	1	1	00 - A → A	•	•	1	:	1	C
	NEGB												Γ	50	1	1	00 - B → B	•	•	1	:	(1)	C
Decimal Adjust, A	DAA													19	2	1	Converts binary add of BCD characters into BCD format	•	•	:	1	1	(3
Decrement	DEC			Г			Π	6A	6	2	7A	6	3		Γ	Г	M - 1 → M	•	•	:	1	(4)	•
	DECA	T		T			Γ		Г	1				4A	1	1	A - 1 → A	•	•	\$	1	(1
	DECB	T		Г										5A	1	1	B - 1 → B	•	•	:	1	(4)	1
Exclusive OR	EORA	88	2	2	98	3	2	A8	4	2	88	4	3				A ⊕ M → A	•	•	:	1	R	1
	EORB	C8	2	2	08	3	2	E8	4	2	F8	4	3				B ⊕ M→ B	•	•	1	1	R	1
Increment	INC		Г	Γ			Г	6C	6	2	7C	6	3				M + 1 → M	•	•	1	1	(3)	1
	INCA	T	T		T		Г		Г					4C	1	1	A + 1 → A	•	•	:	1	(5)	1
	INCB	T	T	T			Τ		1					5C	1	1	8 + 1 → B	•	•	1	1	(3)	1
Load	LDAA	86	2	2	96	3	2	A6	4	2	86	4	3			1	M → A	•	•	1	1	R	1
Accumulator	LDAB	C6	2	2	D6	3	2	E6	4	2	F6	4	3			Γ	M→B	•	•	1	1	R	1
Load Double Accumulator	LDD	СС	3	3	DC	4	2	EC	5	2	FC	5	3				M + 1 → B, M → A	•	•	:	;	R	•
Multiply Unsigned	MUL						Γ						I	3D	7	1	A×B→A:B	•	•	•	•	•	0
OR, Inclusive	ORAA	8A	2	2	9A	3	2	AA	4	2	BA	4	3			Γ	A+M→A	•	•	1	1	R	1
	ORAB	CA	2	2	DA	3	2	EA	4	2	FA	4	3			Г	B + M → B	•	•	1	1	R	1
Push Data	PSHA								Γ					36	4	1	A → Msp, SP – 1 → SP	•	•	•	•	•	t
	PSHB		Γ	Γ										37	4	1	B → Msp, SP ~ 1 → SP	•	•	•	•	•	t
Pull Deta	PULA		Γ				Γ						Ι	32	3	1	SP + 1 → SP, Msp → A	•	•	•	•	•	Ī
	PULB		L	L			L							33	3	1	SP + 1 → SP, Msp → B	•	•	•	•	•	Ī
Rotate Left	ROL							69	6	2	79	6	3				м	•	•	:	1	(6)	i
	ROLA	T		Γ	T			T					Γ	49	1	1		•	•	:	1	(6)	T
	ROLB		Г	Г	T				Г			1	Γ	59	1		•	•	1	1	(6)	t	
Rotate Right	ROR							66	6	2	76	6	3			M ₁	1	11	(6)	t			
	RORA											Γ	T	46	1	1	v -Ď-ÜIIIIIĎ-	•	•	1	1	•	1
Ī	RORB	T	Г	Г	1	_	Т	1	Г		Ι	_	1	56	1	1	1a, CB, 80	•	•	1	1	(3)	t

Note) Condition Code Register will be explained in Note of Table 10.

(to be continued)



Condition Code Addressing Modes Registe Boolean/ Operations Mnemonic 4 3 2 1 0 IMMED EXTEND IMPLIED 5 DIRECT INDEX Arithmetic Operation v OP OP # OP н N z С OP # 6 2 78 6 • 1 1 6 1 ASL 68 3 • Shift Left Arithmetic • • ; ; 6 ASLA 48 1 ASLB 58 1 • • \$ **6 Double Shift** . : 6 : 05 ASI D 1 Left, Arithmetic Shift Right ASR 6 2 77 6 3 • 1 **16** 1 Arithmetic • • ; ; **6** ; ASRA 47 1 • | • | 1 | 1 | G | 1 ASRB 57 1 1 6 2 74 • R 1 6 Shift Right LSR Logical • • R 1 6 1 44 1 LSRA 54 1 • • R 1 6 1 LSRB 1 ACC A/ ACC B • R : 6 : LSRD 1 1 0-Right Logical . . : R . Store Accumulator STAA 97 3 2 A7 4 2 B7 4 3 A → M D7 3 2 E7 4 2 F7 4 3 B → M • • ‡ ‡ R • STAB A → M B → M + 1 Store Double 4 2 ED 5 2 FD 5 3 • 1 1 R STD ממ Accumulator 2 2 90 3 2 A0 4 2 B0 4 3 A - M → A • • ; ; ; : SUBA 80 Subtract 2 2 DO 3 2 EO 4 2 FO 4 3 B - M → B • • : : : : SUBB co A:B-M:M+1→A:B • : : : : 83 3 3 93 4 2 A3 5 2 B3 5 3 **Double Subtract** SUBD • Subtract Accumulators 1 1 1 1 A - R → A • : : SRA 10 2 2 92 3 2 A2 4 2 B2 4 3 A - M - C → A • • 1 1 1 t Subtract With Carry SBCA 82 SBCB C2 2 2 D2 3 2 E2 4 2 F2 4 3 B - M - C → B • • : : : : Transfer Accumulators • • ; ; R • TAB 16 1 1 A → B 17 1 1 B → A • • ‡ ‡ R • TRA 6D 4 2 7D 4 M - 00 • • ; ; R R Test Zero or TST • • t t R R 4D 1 1 TSTA A - 00 • • | 1 | R | R 5D 1 1 B - 00 TSTA AIM And Immediate 6 3 61 7 3 M·IMM→M • • 1 1 R • **OR** Immediate OIM 72 6 3 62 7 3 M+IMM→M • • 1 1 R • • • 1 1 R • EIM 75 6 3 65 7 3 M⊕IMM→M **EOR Immediate** Test Immediate 7B 4 3 6B 5 3 M-IMM 1 1 TIM

Table 7 Accumulator, Memory Manipulation Instructions

Note) Condition Code Register will be explained in Note of Table 10.

New Instructions

In addition to the HD6801 Instruction Set, the HD6303R has the following new instructions:

 $AIM - - - (M) \cdot (IMM) \rightarrow (M)$

Evaluates the AND of the immediate data and the memory, places the result in the memory.

 $OIM - \cdots (M) + (IMM) \rightarrow (M)$

Evaluates the OR of the immediate data and the memory, places the result in the memory.

 $EIM - - - (M) \oplus (IMM) \rightarrow (M)$

Evaluates the EOR of the immediate data and the contents of memory, places the result in memory.

TIM----(M) · (IMM)

Evaluates the AND of the immediate data and the memory, changes the flag of associated condition code register

Each instruction has three bytes; the first is op-code, the second is immediate data, the third is address modifier.

XGDX--(ACCD) ↔ (IX)

Exchanges the contents of accumulator and the index register.

SLP----The MPU is brought to the sleep mode. For sleep mode, see the "sleep mode" section.



Table 8 Index Register, Stack Manipulation Instructions

							Ad	dress	ing	Мос	des						Boolean/	C		ditio Regi			
Pointer Operations	Mnemonic	IMI	MEI	D.	DII	REC	T	IN	DE	x	EX.	ΓEΝ	D	IMP	LIE	D	Arithmetic Operation	5	4	3	2	1	0
		OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#		н	1	N	Z	٧	С
Compare Index Reg	CPX	8C	3	3	9C	4	2	AC	5	2	вс	5	3				X-M:M+1	•	•	1	:	1	\$
Decrement Index Reg	DEX	1				1								09	1	1	X – 1 → X	•	•	•	:	•	•
Decrement Stack Pntr	DES													34	1	1	SP - 1 → SP	•	•	•	•	•	٠
ncrement Index Reg	INX													08	1	1	X + 1 → X	•	•	•	1	•	•
Increment Stack Pntr	INS	T				Т								31	1	1	SP + 1 → SP	•	•	•	•	•	•
Load Index Reg	LDX	CE	3	3	DE	4	2	EE	5	2	FE	5	3				$M \rightarrow X_H$, $(M+1) \rightarrow X_L$	•	•	(1)	:	R	•
Load Stack Pntr	LDS	8E	3	3	9E	4	2	ΑE	5	2	BE	5	3	Ī			M → SPH, (M+1) → SPL	•	•	1	:	R	•
Store Index Reg	STX				DF	4	2	EF	5	2	FF	5	3				$X_H \rightarrow M, X_L \rightarrow (M+1)$	•	•	1	\$	R	•
Store Stack Pntr	STS	T			9F	4	2	AF	5	2	BF	5	3				$SP_H \rightarrow M, SP_L \rightarrow (M+1)$	•	•	1	‡	R	•
ndex Reg → Stack Pntr	TXS					Г								35	1	1	X - 1 → SP	•	•	•	•	•	•
Stack Pntr → Index Reg	TSX	T	1			T						Г		30	1	1	SP + 1 → X	•	•	•	•	•	•
Add	ABX	I				Γ								3A	1	1	B + X → X	•	•	•	•	•	•
Push Data	PSHX	T												зс	5	1	X _L → M _{sp} , SP - 1 → SP	•	•	•	•	•	•
					Ì												X _H → M _{sp} , SP - 1 → SP						ĺ
Pull Data	PULX							T	Γ					38	4	1	SP + 1 → SP, M _{sp} → X _H	•	•	•	•	•	•
		1				1								1	1	1	SP + 1 → SP, M _{SP} → XL	1					ĺ
xchange	XGDX	T				T								18	2	1	ACCD↔IX	•	•	•	•	•	•

Note) Condition Code Register will be explained in Note of Table 10.

Table 9 Jump, Branch Instruction

							Ad	dres	sing	Мо	des							1			ion giste		le
Operations	Mnemonic	REI	_AT	IVE	DI	REC	T	IN	DE	×	EX.	ΓEN	D	IMP	LIE	D	Branch Test	5	4	3	2	1	0
		OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#		Н	1	N	Z	V	С
Branch Always	BRA	20	3	2													None	•	•	•	•	•	•
Branch Never	BRN	21	3	2	Г												None	•	•	•	•	•	•
Branch if Carry Clear	BCC	24	3	2													C = 0	•	•	•	•	•	•
Branch If Carry Set	BCS	25	3	2					T				Ī				C = 1	•	•	•	•	•	•
Branch If = Zero	BEQ	27	3	2									T				Z = 1	•	•	•	•	•	•
Branch If > Zero	BGE	2C	3	2													N ⊕ V = 0	•	•	•	•	•	•
Branch If > Zero	BGT	2E	3	2													Z + (N + V) = 0	•	•	•	•	•	•
Branch If Higher	BHI	22	3	2													C + Z = 0	•	•	•	•	•	•
Branch If ≤ Zero	BLE	2F	3	2									Г	Ī			Z + (N (V) = 1	•		•	•	•	•
Branch If Lower Or Same	BLS	23	3	2													C + Z = 1	•	•	•	•	•	•
Branch If < Zero	BLT	2D	3	2													N ⊕ V = 1	•	•	•	•	•	•
Branch If Minus	BMI	28	3	2		T							Т				N = 1	•	•	•	•	•	•
Branch If Not Equal Zero	BNE	26	3	2													Z = 0	•	•	•	•	•	•
Branch If Overflow Clear	BVC	28	3	2									Γ				v-0	•	•	•	•	•	•
Branch If Overflow Set	BVS	29	3	2													V=1	•	•	•	•	•	•
Brench If Plus	BPL	2A	3	2						Г			Π				N = 0	•	•	•	•	•	•
Branch To Subroutine	BSR	80	5	2		Г												•	•	•	•	•	•
Jump	JMP	1		†		T		6E	3	2	7E	3	3					•	•	•	•	•	•
Jump To Subroutine	JSR				9D	5	2	AD	5	2	BD	6	3					•	•	•	•	•	•
No Operation	NOP													01	1	1	Advances Prog. Cntr. Only	•	•	•	•	•	•
Return From Interrupt	RTI	Π	Γ			Г	Г		Г		Π		Π	3B	10	1		Τ-		- (®	_	
Return From Subroutine	RTS				Γ	Γ								39	5	1		•	•	•	•	•	•
Software Interrupt	SWI	T										Γ		3F	12	1		•	s	•	•	•	•
Wait for Interrupt*	WAI			Π		Π						Γ	Γ	3E	9	1		•	9	•	•	•	•
Sleep	SLP	Т	Т	Т	1	Т	Τ	Г	Т	Г	T	Т	1	1A	4	1		•	•	•	•	•	•

Note) *WAI puts R/W high; Address Bus goes to FFFF; Data Bus goes to the three state. Condition Code Register will be explained in Note of Table 10.



Table 10 Condition Code Register Manipulation Instructions

		Addre	ssingA	Aodes		С	ondit	ion C	ode f	Regist	ter
Operations	Mnemonic	IM	PLIE	D	Boolean Operation	5	4	3	2	1	0
		OP	~	#		н		N	Z	٧	С
Clear Carry	CLC	ОС	1	1	0 → C	•	•	•	•	•	R
Clear Interrupt Mask	CLI	0E	1	1	0 → 1	•	R	•	•	•	1.
Clear Overflow	CLV	0A	1	1	0 → V	•	•	•	•	R	•
Set Cerry	SEC	0D	1	1	1 → C	•	•	•	•	•	S
Set Interrupt Mask	SEI	OF	1	1	1 → 1	•	S	•	•	•	•
Set Overflow	SEV	ОВ	1	1	1 → V	•	•	•	•	S	•
Accumulator A → CCR	TAP	06	1	1	A→ CCR			1	¢		
CCR → Accumulator A	TPA	07	1	1	CCR → A	•	•	•	•	•	

[NOTE 1] Condition Code Register Notes: (Bit set if test is true and cleared otherwise)

- Test: Result = 10000000? (Bit V)
- 2 (Bit C) Test: Result \ 00000000?
- Test: BCD Character of high-order byte greater than 9? (Not cleared if previously set) (3) (Bit C)
- (4) (5) (Bit V) Test: Operand = 10000000 prior to execution?
- Test: Operand = 01111111 prior to execution? (Bit V) Test: Set equal to N⊕C=1 after the execution of instructions
- (Bit V) Test: Result less than zero? (Bit 15=1) Ŏ (Bit N)
- (8) (All Bit) Load Condition Code Register from Stack.
- Set when interrupt occurs. If previously set, a Non-Maskable Interrupt is required to exit the wait (9) (Bit 1)
 - state.
- Set according to the contents of Accumulator A. (All Bit)
- Result of Multiplication Bit 7=1 of ACCB? • (Bit C)

[NOTE 2] CLI instruction and interrupt.

If interrupt mask-bit is set (I="1") and interrupt is requested ($\overline{IRQ_1}$ = "0" or $\overline{IRQ_2}$ = "0"), and then CLI instruction is executed, the CPU responds as follows.

- The next instruction of CLI is one-machine cycle instruction.
 - Subsequent two instructions are executed before the interrupt is responded.
 - That is, the next and the next of the next instruction are executed.
- The next instruction of CLI is two-machine cycle (or more) instruction.

 Only the next instruction is executed and then the CPU jump to the interrupt routine.

Even if TAP instruction is used, instead of CLI, the same thing occurs.

Table 11 OP-Code Map

OP						ACC	ACC	1110	EXT		ACCA	or SP			ACCE	or X		7
COL	E					А	В	IND	DIR	IMM	DIR	IND	EXT	IMM	DIR	IND	EXT	1
	II	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	1
ro ,		0	1	2	3	4	5	5 6 7		8	9	Α	8	С	D	E	F	1
0000	0		SBA	BRA	TSX		NEG						SI	JB				0
0001	1	NOP	CBA	BRN	INS			A	IM				C	MP				1
0010	2			BHI	PULA			0	IM				SI	ВС				2
0011	3			BLS	PULB		C	M			SU	BD			AD	DD		3
0100	4	LSRD		BCC	DES		L	SR					At	ND				4
0101	5	ASLD		BCS	TXS		EIM						В	IT				5
0110	6	TAP	TAB	BNE	PSHA		ROR						LC)A				6
0111	7	TPA	TBA	BEQ	PSHB		A	SR				STA				STA		7
1000	8	INX	XGDX	BVC	PULX		Α	SL					EC	OR				8
1001	9	DEX	DAA	BVS	RTS		R	OL					Αl	DC				9
1010	A	CLV	SLP	BPL	ABX		D	EC					٥١	RA				A
1011	В	SEV	ABA	BMI	RTI			. Т	IM				Αl	DD				В
1100	С	CLC		BGE	PSHX		10	VC			C	PX	2.112.112.112.11		L	OD		C
1101	٥	SEC		BLT	MUL		T	ST		BSR		JSR				STD		0
1110	E	CLI		BGT	WAI		JMP				LI	DS			LC	X		E
1111	F	SEI		BLE	SWI		С	LR				STS				STX		F
		0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	T

UNDEFINED OF CODE

* Only for instructions of AIM, OIM, EIM, TIM

• Instruction Execution Cycles

In the HMCS6800 series, the execution cycle of each instruction is the number of cycles between the start of the current instruction fetch and just before the start of the subsequent instruction fetch.

The HD6303R uses a mechanism of the pipeline control for the instruction fetch and the subsequent instruction fetch is performed during the current instruction being executed.

Therefore, the method to count instruction cycles used in the HMCS6800 series cannot be applied to the instruction cycles such as MULT, PULL, DAA and XGDX in the HD6303R.

Table 12 provides the information about the relationship among each data on the Address Bus, Data Bus, and R/\overline{W} status in cycle-by-cycle basis during the execution of each instruction.

Table 12 Cycle-by-Cycle Operation

	s Mode & uctions	Cycles	Cycle #	Address Bus	R/W	Data Bus
MMEDIA	TE					
ADC	ADD		1	Op Code Address+1	1	Operand Data
AND	BIT		2	Op Code Address+2	1 1	Next Op Code
CMP	EOR	2				
LDA	ORA					
SBC	SUB					
ADDD	CPX		1	Op Code Address+1	1	Operand Data (MSB)
LDD	LDS	3	2	Op Code Address+2	1	Operand Data (LSB)
LDX	SUBD	<u> </u>	3	Op Code Address+3	1	Next Op Code
DIRECT						
ADC	ADD		1	Op Code Address+1	1	Address of Operand (LSB
AND	BIT		2	Address of Operand	1	Operand Data
CMP	EOR	3	3	Op Code Address+2	1	Next Op Code
LDA	ORA	İ				
SBC	SUB					
STA			1	Op Code Address+1	1	Destination Address
		3	2	Destination Address	0	Accumulator Data
			3	Op Code Address+2	1	Next Op Code
ADDD	CPX		1	Op Code Address+1	1	Address of Operand (LSB
LDD	LDS	4	2	Address of Operand	1	Operand Data (MSB)
LDX	SUBD	-	3	Address of Operand+1	1	Operand Data (LSB)
			4	Op Code Address+2	1	Next Op Code
STD	STS		1	Op Code Address+1	1	Destination Address (LSB
STX		4	2	Destination Address	0	Register Data (MSB)
		_	3	Destination Address+1	0	Register Data (LSB)
			4	Op Code Address+2	1	Next Op Code
JSR			1	Op Code Address+1	1	Jump Address (LSB)
			2	FFFF	1	Restart Address (LSB)
		5	3	Stack Pointer	0	Return Address (LSB)
			4	Stack Pointer - 1	0	Return Address (MSB)
			5	Jump Address	1	First Subroutine Op Code
TIM			1	Op Code Address+1	1	Immediate Data
		4	2	Op Code Address+2	1	Address of Operand (LSB
		_	3	Address of Operand	1	Operand Data
			4	Op Code Address+3	1	Next Op Code
AIM	EIM		1	Op Code Address+1	1	Immediate Data
OIM			2	Op Code Address+2	1	Address of Operand (LSB
		6	3	Address of Operand	1	Operand Data
			4	FFFF	1	Restart Address (LSB)
			5	Address of Operand	0	New Operand Data
			6	Op Code Address+3	1	Next Op Code



Table 12 Cycle-by-Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	Data Bus
INDEXED					
JMP	T	1	Op Code Address+1	1	Offset
	3	2	FFFF	1	Restart Address (LSB)
		3	Jump Address	1	First Op Code of Jump Routine
ADC ADD		1	Op Code Address+1	1	Offset
AND BIT		2	FFFF	1	Restart Address (LSB)
CMP EOR		3	IX+Offset	1	Operand Data
LDA ORA	4	4	Op Code Address+2	1	Next Op Corde
SBC SUB					
TST					
STA		1	Op Code Address+1	1	Offset
	4	2	FFFF	1	Restart Address (LSB)
	7	3	IX+Offset	0	Accumulator Data
		4	Op Code Address+2	1	Next Op Code
ADDD		1	Op Code Address+1	1	Offset
CPX LDD		2	FFFF	1	Restart Address (LSB)
LDS LDX	5	3	IX+Offset	1	Operand Data (MSB)
SUBD		4	IX+Offset+1	1	Operand Data (LSB)
		5	Op Code Address+2	1	Next Op Code
STD STS		1	Op Code Address+1	1	Offset
STX	_	2	FFFF	1	Restart Address (LSB)
	5	3	IX+Offset	0	Register Data (MSB)
		4	IX+Offset+1	0	Register Data (LSB)
100	-	5	Op Code Address+2	1	Next Op Code
JSR		1	Op Code Address+1	1	Offset
	-	2	FFFF Out - Decision	1	Restart Address (LSB)
	5	3 4	Stack Pointer	0	Return Address (LSB)
		5	Stack Pointer – 1	0	Return Address (MSB)
ASL ASR		1	IX+Offset Op Code Address+1	1 1	First Subroutine Op Code Offset
COM DEC		2	FFFF	1	Restart Address (LSB)
INC LSR		3	IX+Offset	1	Operand Data
NEG ROL	6	4	FFFF	1	Restart Address (LSB)
ROR		5	IX+Offset	Ö	New Operand Data
non		6	Op Code Address+1	1	Next Op Code
TIM		1	Op Code Address+1	1	Immediate Data
		2	Op Code Address+2	1	Offset
	5	3	FFFF	1	Restart Address (LSB)
		4	IX+Offset	1	Operand Data
		5	Op Code Address+3	1	Next Op Code
CLR		1	Op Code Address+1	1	Offset
		2	FFFF	1	Restart Address (LSB)
	5	3	IX+Offset	1	Operand Data
	ļ	4	IX+Offset	0	00
		5	Op Code Address+2	1	Next Op Code
AIM EIM		1	Op Code Address+1	1	Immediate Data
OIM		2	Op Code Address+2	1	Offset
		3	FFFF	1	Restart Address (LSB)
	7	4	IX+Offset	1	Operand Data
		5	FFFF	1	Restart Address (LSB)
		6	IX+Offset	0	New Operand Data
		7	Op Code Address+3	1	Next Op Code



Table 12 Cycle-by-Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	RW	Data Bus
XTEND					
JMP	T	1	Op Code Address+1	1	Jump Address (MSB)
	3	2	Op Code Address + 2	1	Jump Address (LSB)
	1	3	Jump Address	1	Next Op Code
ADC ADD TST		1	Op Code Address + 1	1	Address of Operand (MSB
AND BIT	٠ .	2	Op Code Address + 2	1	Address of Operand (LSB)
CMP EOR	1 4	3	Address of Operand	1	Operand Data
LDA ORA		4	Op Code Address+3	1	Next Op Code
SBC SUB	1				
STA	1	1	Op Code Address + 1	1	Destination Address (MSB
	4	2	Op Code Address+2	1	Destination Address (LSB)
	4	3	Destination Address	0	Accumulator Data
		4	Op Code Address+3	1	Next Op Code
ADDD		1	Op Code Address + 1	1	Address of Operand (MSE
CPX LDD		2	Op Code Address+2	1	Address of Operand (LSB)
LDS LDX	5	3	Address of Operand	1	Operand Data (MSB)
SUBD		4	Address of Operand + 1	1	Operand Data (LSB)
		5	Op Code Address+3	1	Next Op Code
STD STS		1	Op Code Address+1	1	Destination Address (MSE
STX		2	Op Code Address+2	1	Destination Address (LSB)
	5	3	Destination Address	0	Register Data (MSB)
		4	Destination Address+1	0	Register Data (LSB)
		5	Op Code Address+3	1	Next Op Code
JSR		1	Op Code Address + 1	1	Jump Address (MSB)
		2	Op Code Address + 2	1	Jump Address (LSB)
	6	3	FFFF	1	Restart Address (LSB)
	6	4	Stack Pointer	0	Return Address (LSB)
	i	. 5	Stack Pointer - 1	. 0	Return Address (MSB)
	:	6	Jump Address	1	First Subroutine Op Code
ASL ASR		1	Op Code Address+1	1	Address of Operand (MSE
COM DEC	1	2	Op Code Address+2	1	Address of Operand (LSB)
INC LSR	6	3	Address of Operand	1	Operand Data
NEG ROL	, 0	4	FFFF	1	Restart Address (LSB)
ROR	i	5	Address of Operand	0	New Operand Data
		6	Op Code Address+3	. 1	Next Op Code
CLR		1	Op Code Address+1	1	Address of Operand (MSE
	1	2	Op Code Address+2	1	Address of Operand (LSB)
	5	3	Address of Operand	1	Operand Data
	1	4	Address of Operand	0	00
		5	Op Code Address+3	: 1	Next Op Code



Table 12 Cycle-by-Cycle Operation (Continued)

	Mode & ctions	Cycles	Cycle #	Address Bus	RW	Data Bus
IMPLIED						
ABA	ABX		1	Op Code Address+1	1	Next Op Code
ASL	ASLD	ļ				
ASR	CBA					
CLC	CLI					
CLR	CLV	i				
СОМ	DEC					
DES	DEX					
INC	INS					
INX	LSR	1				
LSRD	ROL	4	i I			
ROR	NOP	1			1	
SBA	SEC	1			4	
SEI	SEV	1				
TAB	TAP	1			F	
TBA	TPA				1	
TST	TSX					
TXS						
DAA	XGDX		1	Op Code Address+1	1	Next Op Code
		2	2	FFFF	1 1	Restart Address (LSB)
PULA	PULB	1	1	Op Code Address+1	1	Next Op Code
		3	2	FFFF	1	Restart Address (LSB)
		1	3	Stack Pointer + 1	. 1	Data from Stack
PSHA	PSHB		1	Op Code Address+1	1	Next Op Code
			2	FFFF	1	Restart Address (LSB)
		4	3	Stack Pointer	0	Accumulator Data
			4	Op Code Address+1	1	Next Op Code
PULX		 	1	Op Code Address+1	1	Next Op Code
			2	FFFF	1	Restart Address (LSB)
		4	3	Stack Pointer + 1	1	Data from Stack (MSB)
			4	Stack Pointer+2	1	Data from Stack (LSB)
PSHX			1	Op Code Address+1	1	Next Op Code
			2	FFFF	1	Restart Address (LSB)
		5	3	Stack Pointer	0	Index Register (LSB)
			4	Stack Pointer – 1	0	Index Register (MSB)
		i	5	Op Code Address+1	1	Next Op Code
RTS			1	Op Code Address+1	1	Next Op Code
		Ì	2	FFFF	1	Restart Address (LSB)
		5	3	Stack Pointer + 1	1	Return Address (MSB)
			4	Stack Pointer + 2	1	Return Address (LSB)
		ĺ	5	Return Address	1	First Op Code of Return Routin
MUL			1	Op Code Address+1	1	Next Op Code
			2	FFFF	1	Restart Address (LSB)
			3	FFFF	1	Restart Address (LSB)
		7	4	FFFF	1	Restart Address (LSB)
		'	5	FFFF	1	Restart Address (LSB)
			6	FFFF	1	Restart Address (LSB)
***************************************			7	FFFF	1	Restart Address (LS



Table 12 Cycle-by-Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	Data Bus
		<u> </u>			
WAI WAI		1	Op Code Address+1	1 1	Next Op Code
***		2	FFFF	1 1	Restart Address (LSB)
		3	Stack Pointer	ò	Return Address (LSB)
		4	Stack Pointer – 1	0	Return Address (MSB)
	9	5	Stack Pointer 2	Ö	Index Register (LSB)
		6	Stack Pointer = 3	o	Index Register (MSB)
		7	Stack Pointer —4	0	Accumulator A
		8	Stack Pointer 5	Ö	Accumulator B
		9	Stack Pointer – 6	o	Conditional Code Register
RTI		1	Op Code Address+1	1	Next Op Code
		2	FFFF	1 1	Restart Address (LSB)
		3	Stack Pointer	1	Conditional Code Register
		4	Stack Pointer + 1	1	Accumulator B
		5	Stack Pointer + 2	1	Accumulator A
	10	6	Stack Pointer +3	1	Index Register (MSB)
		7	Stack Pointer +4	1	Index Register (LSB)
		8	Stack Pointer +5	1	Return Address (MSB)
		9	Stack Pointer +6	1	Return Address (LSB)
		10	Return Address	1	First Op Code of Return Routine
SWI		1	Op Code Address+1	1	Next Op Code
		2	FFFF	1	Restart Address (LSB)
		3	Stack Pointer	0	Return Address (LSB)
		4	Stack Pointer — 1	0	Return Address (MSB)
		5	Stack Pointer - 2 .	0	Index Register (LSB)
		6	Stack Pointer - 3	0	Index Register (MSB)
	12	7	Stack Pointer – 4	0	Accumulator A
		8	Stack Pointer - 5	0	Accumulator B
		9	Stack Pointer - 6	0	Conditional Code Register
		10	Vector Address FFFA	1	Address of SWI Routine (MSB)
		11	Vector Address FFFB	1	Address of SWI Routine (LSB)
		12	Address of SWI Routine	1	First Op Code of SWI Routine
SLP		1	Op Code Address+1	1	Next Op Code
		2	FFFF	1	Restart Address (LSB)
		1	FFFF		High Impedance-Non MPX Mod
	4	Sleep			Address Bus -MPX Mode
		3	FFFF		Postart Address (LSP)
		4			Restart Address (LSB)
		4	Op Code Address+1		Next Op Code

	ddress Mode & Cycle Instructions		Cycle #	Address Bus	R W	Data Bus
RELATIN	/E					
BCC	BCS		1	Op Code Address+1	1	Branch Offset
BEQ	BGE	3	2	FFFF	1	Restart Address (LSB)
BGT	BHI		3	Branch Address·····Test="1"		First Op Code of Branch Routine
BLE	BLS		3	Op Code Address + 1···Test="0"		Next Op Code
BLT	BMT					
BNE	BPL					
BRA	BRN					
BVC	BVS					
BSR			1	Op Code Address+1	1	Offset
			2	FFFF	1	Restart Address (LSB)
		5	3	Stack Pointer	0	Return Address (LSB)
			4	Stack Pointer – 1	0	Return Address (MSB)
			5	Branch Address	1	First Op Code of Subroutine

Table 12 Cycle-by-Cycle Operation (Continued)

■ LOW POWER CONSUMPTION MODE

The HD6303R has two low power consumption modes; sleep and standby mode.

Sleep Mode

On execution of SLP instruction, the MPU is brought to the sleep mode. In the sleep mode, the CPU sleeps (the CPU clock becomes inactive), but the contents of the registers in the CPU are retained. In this mode, the peripherals of CPU will remain active. So the operations such as transmit and receive of the SCI data and counter may keep in operation. In this mode, the power consumption is reduced to about 1/6 the value of a normal operation.

The escape from this mode can be done by interrupt, RES, STBY. The RES resets the MPU and the STBY brings it into the standby mode (This will be mentioned later). When interrupt is requested to the CPU and accepted, the sleep mode is released, then the CPU is brought in the operation mode and jumps to the interrupt routine. When the CPU has masked the interrupt, after recovering from the sleep mode, the next instruction of SLP starts to execute. However, in such a case that the timer interrupt is inhibited on the timer side, the sleep mode cannot be released due to the absence of the interrupt request to the CPU.




Figure 21 Standby Mode Timing

This sleep mode is available to reduce an average power consumption in the applications of the HD6303R which may not be always running.

Standby Mode

Bringing STBY "Low", the CPU becomes reset and all clocks of the HD6303R become inactive. It goes into the standby mode. This mode remarkably reduces the power consumptions of the HD6303R.

In the standby mode, if the HD6303R is continuously supplied with power, the contents of RAM is retained. The standby mode should escape by the reset start. The following is the typical application of this mode.

First, NMI routine stacks the CPU's internal information and the contents of SP in RAM, disables RAME bit of RAM control register, sets the standby bit, and then goes into the standby mode. If the standby bit keeps set on reset start, it means that the power has been kept during stand-by mode and the contents of RAM is normally guaranteed. The system recovery may be possible by returning SP and bringing into the condition before the standby mode has started. The timing relation for each line in this application is shown in Figure 21.



ERROR PROCESSING

When the HD6303R fetches an undefined instruction or fetches an instruction from unusable memory area, it generates the highest priority internal interrupt, that may protect from system upset due to noise or a program error.

Op-Code Error

Fetching an undefined op-code, the HD6303R will stack the CPU register as in the case of a normal interrupt and vector to the TRAP (\$FFEE, \$FFEF), that has a second highest priority (RES is the highest).

Address Error

When an instruction is fetched from other than a resident RAM, or an external memory area, the CPU starts the same interrupt as op-code error. In the case which the instruction is fetched from external memory area and that area is not usable, the address error can not be detected.

The address which cause address error are shown in Table 13.

This feature is applicable only to the instruction fetch, not to normal read/write of data accessing.

Transitions among the active mode, sleep mode, standby mode and reset are shown in Figure 22.

Figures 23, 24 show a system configuration.

The system flow chart of HD6303R is shown in Figure 25.

Table 13 Address Error

Address Error	
\$0000 ~ \$001F	




Figure 23 HD6303R MPU Multiplexed Mode




Figure 22 Transitions among Active Mode, Standby Mode, Sleep Mode, and Reset




Figure 24 HD6303R MPU Non-Multiplexed Mode







Figure 25 HD6303R System Flow Chart

■ PRECAUTION TO THE BOARD DESIGN OF OSCILLA-TION CIRCUIT

As shown in Fig. 26, there is a case that the cross talk disturbs the normal oscillation if signal lines are put near the oscillation circuit. When designing a board, pay attention to this. Crystal and C_L must be put as near the HD6303R as possible.



Do not use this kind of print board design.

Figure 26 Precaution to the boad design of oscillation circuit

■ PIN CONDITIONS AT SLEEP AND STANDBY STATE

Sleep State

The conditions of power supply pins, clock pins, input pins and E clock pin are the same as those of operation. Refer to Table 14 for the other pin conditions.

Standby State

Only power supply pins and \overline{STBY} are active. As for the clock pin EXTAL, its input is fixed internally so the MPU is not influenced by the pin conditions. XTAL is in "1" output. All the other pins are in high impedance.

Pin	Mode	Non Multiplexed Mode	Multiplexed Mode
	Function	I/O Port	I/O Port
P ₂₀ ∼ P ₂₄	Condition	Keep the condition just before sleep	
Ao /P₁o ~	Function	Address Bus (A ₀ ~A ₇)	I/O Port
A7/P17	Condition	Output "1"	Keep the condition just before sle
As ~ A15	Function	Address Bus (A ₈ ~A ₁₅)	Address Bus (A ₈ ~A ₁₅)
18 715	Condition	Output "1"	

Table 14 Pin Condition in Sleep State

Pin	111000	Non Multiplexed Mode	Multiplexed Mode
D D	Function	I/O Port	I/O Port
P ₂₀ ~ P ₂₄	Condition	Keep the condition just before sleep	A STATE OF THE STA
Ao /P10 ~	Function	Address Bus (A ₀ ~A ₇)	I/O Port
A7/P17	Condition	Output "1"	Keep the condition just before sleep
As ~ A15	Function	Address Bus (A ₈ ~A ₁₅)	Address Bus (A ₈ ~A ₁₅)
A8 . A19	Condition	Output "1"	and to the same
Do/Ao ~	Function	Data Bus (D₀ ∼ D₂)	Ē: Address Bus (A₀ ~A₁), E: Data Bus
D7/A7	Condition	High Impedance	Ē: Output "1", E: High Impedance
R/W	Function	R/Ѿ Signal	R/Ѿ Signal
ri/VV	Condition	Output "1"	The state of the s
AS	-		Output AS

Table 15 Pin Condition during RESET

Pin	Non-Multiplexed Mode	Multiplexed Mode
P ₂₀ ~ P ₂₄	High Impedance	4
Ao/P10 ~ A7/P17	High Impedance	4-14-14-14-14-14-14-14-14-14-14-14-14-14
A8 ~ A15	High Impedance	
Do/Ao ~ D7/A7	High Impedance	E : "1" Output E : High Impedance
R/W	"1" Output	
AS	臣:"1" Output E:"0" Output	•

■ DIFFERENCE BETWEEN HD6303 AND HD6303R
The HD6303R is an upgraded version of the HD6303. The difference between HD6303 and HD6303R is shown in Table

Table 16 Difference between HD6303 and HD6303R

Item	HD6303	HD6303R				
Operating Mode	Mode 2: Not defined	Mode 2: Multiplexed Mode (Equivalent to Mode 4)				
Electrical Character- istics	The electrical characteristics of 2MHz version (B version) are not specified.	Some characteristics are improved. The 2MHz version is guaranteed.				
Timer	Has problem in output compare function. (Can be avoided by software.)	The problem is solved.				

HD6303X,HD63A03X, HD63B03X CMOS MPU (Micro Processing Unit)

The HD6303X is a CMOS 8-bit microprocessing unit (MPU) which includes a CPU compatible with the HD6301Vl, 192 bytes of RAM, 24 parallel I/O pins, a Serial Communication Interface (SCI) and two timers on chip.

FEATURES

- Instruction Set Compatible with the HD6301V1
- Abundant On-chip Functions

192 Bytes of RAM

24 Parallel I/O Ports

16-Bit Programmable Timer

8-Bit Reloadable Timer

Serial Communication Interface

Memory Ready

Halt

Error-Detection (Address Trap, Op Code Trap)

- Interrupts . . . 3 External, 7 Internal
- . Up to 65k Words Address Space
- Low Power Dissipation Mode

Sleep

Standby

Wide Range of Operation


 $V_{CC} = 3 \sim 6V \quad (f = 0.1 \sim 0.5 MHz).$

 $V_{CC} = 5V \pm 10\%$ f = 0.5 \sim 1.0MHz; HD6303X f = 0.5 \sim 1.5MHz; HD63A03X


 $f = 0.5 \sim 2.0 MHz; HD63B03X$

■ PIN ARRANGEMENT


HD6303XP, HD63A03XP, HD63B03XP



(Top View)




HD6303XF, HD63A03XF, HD63B03XF



(Top View)

■ BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc}	-0.3 ∼ +7.0	V
Input Voltage	V _{in}	-0.3 ~ V _{CC} +0.3	V
Operating Temperature	T _{opr}	0 ~ +70	°C
Storage Temperature	T _{stg}	-55 ∼ +150	°C

(NOTE) This product has protection circuits in input terminal from high static electricity voltage and high electric field.

But be careful not to apply overvoltage more than maximum ratings to these high input impedance protection circuits. To assure the normal operation, we recommend V_{in}, V_{out}: V_{SS} ≤ (V_{in} or V_{out}) ≤ V_{CC}.

ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS ($V_{CC} = 5.0V \pm 10\%$, $V_{SS} = 0V$, Ta = $0 \sim +70^{\circ}$ C, unless otherwise noted.)

Item	1	Symbol	Test Condition	min	typ	max	Unit
	RES, STBY			V _{cc} -0.5	_	.,	
Input "High" Voltage	EXTAL	V _{IH}		V _{cc} x0.7	_	V _{CC} +0.3	V
	Other Inputs			2.0	_	10.5	
Input "Low" Voltage	All Inputs	V _{IL}		-0.3	_	0.8	V
Input Leakage Current	$\overline{\text{NMI}}$, $\overline{\text{RES}}$, $\overline{\text{STBY}}$, $\overline{\text{MP}}_0$, $\overline{\text{MP}}_1$, $\overline{\text{Port}}$ 5	I _{in}	$V_{in} = 0.5 \sim V_{CC} - 0.5V$	_	-	1.0	μΑ
Three State (off-state) Leakage Current	$A_0 \sim A_{15}$, $D_0 \sim D_7$, \overline{RD} , \overline{WR} , R/\overline{W} , Port 2, Port 6	I _{TSI}	$V_{in} = 0.5 \sim V_{CC} - 0.5V$	_	_	1.0	μΑ
Output "High" Voltage	All Outputs	V	I _{OH} = -200μA	2.4	_	_	V
Output riigii voitage	All Outputs	V _{OH}	I _{OH} = -10μA	V _{cc} -0.7	_	_	V
Output "Low" Voltage	All Outputs	VoL	I _{OL} = 1.6mA	-	_	0.4	V
Darlington Drive Current	Ports 2, 6	-I _{ОН}	Vout = 1.5V	1.0	_	10.0	mA
Input Capacitance	All Inputs	C _{in}	$V_{in} = 0V$, $f = 1MHz$, $Ta = 25^{\circ}C$	-	_	12.5	pF
Standby Current	Non Operation	I _{STB}		_	3.0	15.0	μΑ
			Sleeping (f = 1MHz**)	_	1.5	3.0	mA
		I _{SLP}	Sleeping (f = 1.5MHz**)	-	2.3	4.5	mA
Current Dissipation*			Sleeping (f = 2MHz**)	_	3.0	6.0	mA
Current Dissipation			Operating (f = 1MHz**)	_	7.0	10.0	mA
		Icc	Operating (f = 1.5MHz**)	-	10.5	15.0	mA
			Operating (f = 2MHz**)	-	14.0	20.0	mA
RAM Standby Voltage		V _{RAM}		2.0	_	_	V

^{*} $V_{IH} \, min$ = $V_{CC} - 1.0 \, V$, $V_{IL} \, max$ = $0.8 \, V$, All output terminals are at no load.

typ. value $(f = x \text{ MHz}) = \text{typ. value} \quad (f = 1 \text{ MHz}) \times x$ max. value $(f = x \text{ MHz}) = \text{max. value} \quad (f = 1 \text{ MHz}) \times x$

(both the sleeping and operating)



^{**} Current Dissipation of the operating or sleeping condition is proportional to the operating frequency. So the typ. or max. values about Current Dissipations at x MHz operation are decided according to the following formula;

• AC CHARACTERISTICS (V_{CC} = 5.0V±10%, V_{SS} = 0V, T_a = 0 \sim +70 $^{\circ}$ C, unless otherwise noted.)

BUS TIMING

Item		Symbol	Test	HD6303X			Н	D63A03	3X	HD63B03X			Unit
		Зупрог	Condition	min	typ	max	min	typ	max	min	typ	max	Unit
Cycle Time		t _{cyc}		1	-	10	0.666	_	10	0.5	_	10	μs
Enable Rise Time		ter		-	_	25	_	_	25	_	_	25	ns
Enable Fall Time		t _{Ef}		_	_	25	_	_	25		-	25	ns
Enable Pulse Width "Hi	igh" Level*	PWEH		450	-	_	300	_	_	220	_	_	ns
Enable Pulse Width "Lo	ow" Level*	PWEL		450	-	_	300	-	_	220		_	ns
Address, R/W Delay Tis	ne*	t _{AD}		_	_	250	_	_	190	_	_	160	ns
Data Delay Time	Write	t _{DDW}		-	_	200	_	_	160	-	_	120	ns
Data Set-up Time	Read	t _{DSR}	Fig. 1	80	_	-	70	-	_	70	_	_	ns
Address, R/W Hold Tim	ne*	t _{AH}	Fig. i	80	_	_	50	_	-	35	_	_	ns
Data Hold Time	Write*	t _{HW}		80	_	_	50	-	_	40	_	_	ns
Data Hold Time	Read	t _{HR}		0		_	0	_	_	0	_		ns
RD, WR Pulse Width*		PWRW		450	-	_	300	-	_	220	_	_	ns
RD, WR Delay Time		t _{RWD}		-	_	40	_	_	40	_	-	40	ns
RD, WR Hold Time		t _{HRW}		_	_	30	_	_	30	_	_	25	ns
LIR Delay Time		t _{DLR}		-	_	200	_	_	160	_	-	120	ns
LIR Hold Time		tHLR		10	_	_	10	_	_	10	_	_	ns
MR Set-up Time*		t _{SMR}		400	_	_	280	_	_	230	_		ns
MR Hold Time*		t _{HMR}	Fig. 2	_	_	90	_	_	40	_	_	0	ns
E Clock Pulse Width at	MR	PWEMR		_	_	9	_	_	9	_	_	9	μs
Processor Control Set-up Time		t _{PCS}	Fig. 3, 10, 11	200	_	_	200	-	_	200	_	_	ns
Processor Control Rise Time		t _{PCr}	F: 0.0	-	_	100	_	_	100	-	_	100	ns
Processor Control Fall Time		t _{PCf}	Fig. 2, 3	_		100	_	-	100	_	_	100	ns
BA Delay Time		t _{BA}	Fig. 3	_	_	250	_	_	190	_	_	160	ns
Oscillator Stabilization	Time	t _{RC}	Fig. 11	20	_	_	. 20	_		20	_	_	ms
Reset Pulse Width		PWRST		3	_	_	3	_	_	3	_	_	t _{cyc}

^{*} These timings change in approximate proportion to t_{cyc} . The figures in this characteristics represent those when t_{cyc} is minimum (= in the highest speed operation).

PERIPHERAL PORT TIMING

Item		Symbol	Test	HD6303X			Н	D63A03	3X	Н	Unit			
		Symbol	Condition	min,	typ	max	min	typ	max	min	typ	max	Onit	
Peripheral Data Set-up Time	Port	s 2, 5, 6	t _{PDSU}	Fig. 5	200	_	_	200	_	-	200	-	_	ns
Peripheral Data Hold Time	Ports	2, 5, 6	t _{PDH}	Fig. 5	200		_	200	_	-	200	_	-	ns
Delay Time (Enable Negative Transition to Peripheral Data Valid)		t _{PWD}	Fig. 6	-	_	300	ı	_	300	_	-	300	ns	

TIMER, SCI TIMING

ltem		Complete	Test	H	D6303	X	HD63A03X			Н	3X	l lait	
		Symbol	Condition	min	typ	max	min	typ	max	min	typ	max	Unit
Timer 1 Input	Pulse Width	tpwT	Fig. 8	2.0	_	_	2.0	_	_	2.0	_	-	t _{cyc}
Delay Time (E Transition to	nable Positive Timer Output)	t _{TOD}	Fig. 7	_	_	400	_	_	400	_	_	400	ns
SCI Input	Async. Mode	_	Fig. 8	1.0	_	_	1.0	_	_	1.0	_	-	t _{cyc}
Clock Cycle	Clock Sync.	t _{Scyc}	Fig. 4, 8	2.0	-	_	2.0	_	-	2.0	-	-	t _{cyc}
SCI Transmit Time (Clock S		t _{TXD}		_	_	200	_	_	200	_	-	200	ns
SCI Receive Data Set-up Time (Clock Sync. Mode)		t _{SRX}	Fig. 4	290	_	_	290	-	_	290	_	-	ns
	SCI Receive Data Hold Time (Clock Sync. Mode)			100	-	_	100	_		100	_	-	ns
SCI Input Clo	ck Pulse Width	t _{PWSCK}		0.4	_	0.6	0.4	-	0.6	0.4	_	0.6	t _{Scyc}
Timer 2 Input	Clock Cycle	t _{tcyc}	İ	2.0	_	-	2.0	_	_	2.0·	_	-	t _{cyc}
Timer 2 Input Clock Pulse Width		t _{PWTCK}	Fig. 8	200	_	_	200	_	_	200	_	_	ns
Timer 1·2, SCI Input Clock Rise Time		† _{CKr}		-	-	100	_	-	100	-	_	100	ns
Timer 1.2, SC Fall Time	I Input Clock	t _{CKf}		_	-	100	_	_	100	-		100	ns




Figure 1 Bus Timing




Figure 2 Memory Ready and E Clock Timing





Figure 3 HALT and BA Timing




* 2.0V is high level when clock input. 2.4V is high level when clock output.


Figure 4 SCI Clocked Synchronous Timing



Figure 5 Port Data Set-up and Hold Times (MPU Read)

Figure 6 Port Data Delay Times (MPU Write)





(a) Timer 1 Output Timing

(b) Timer 2 Output Timing

Figure 7 Timer Output Timing





Figure 8 Timer 1-2, SCI Input Clock Timing



C =90pF for $D_0 \sim D_7$, $A_0 \sim A_{1.5}$, E =30pF for Port 2, Port 6, \overline{RD} , \overline{WR} , R/\overline{W} , BA, \overline{LIR} R =12k Ω for $D_0 \sim D_7$, $A_0 \sim A_{1.5}$, E, Port 2, Port 6, \overline{RD} , \overline{WR} , R/\overline{W} , BA, \overline{LIR}

Figure 9 Bus Timing Test Loads (TTL Load)




Figure 10 Interrupt Sequence




Figure 11 Reset Timing

■ FUNCTIONAL PIN DESCRIPTION

V_{CC}, V_{SS}

 V_{CC} and V_{SS} provide power to the MPU with 5V±10% supply. In the case of low speed operation (fmax = 500kHz), the MPU can operate with three through six volts. Two V_{SS} pins should be tied to ground.

XTAL, EXTAL

These two pins interface with an AT-cut parallel resonant crystal. Divide-by-four circuit is on chip, so if 4MHz crystal oscillator is used, the system clock is 1MHz for example.

AT Cut Parallel Resonant Crystal Oscillator




Figure 12 Connection Circuit

EXTAL pin is drivable with the external clock of 45 to 50% duty, and one fourth frequency of the external clock is produced in the LSI. The external clock frequency should be less than four times of the maximum operable frequency. When using the external clock, XTAL pin should be open. Fig. 12 shows examples of connection circuit. The crystal and C_{L1} , C_{L2} should be mounted as close as possible to XTAL and EXTAL pins. Any line must not cross the line between the crystal oscillator and XTAL, EXTAL.

STBY

This pin makes the MPU standby mode. In "Low" level, the oscillation stops and the internal clock is stabilized to make reset condition. To retain the contents of RAM at standby, "0" should be written into RAM enable bit (RAME). RAME is the bit 6 of the RAM/port 5 control register at \$0014. RAM is disabled by this operation and its contents is sustained.

Refer to "LOW POWER DISSIPATION MODE" for the standby mode.

• Reset (RES)

This pin is used to reset the MPU from power OFF state and to provide a startup procedure. During power-on, RES pin must be held "Low" level for at least 20ms.

The CPU registers (accumulator, index register, stack pointer, condition code register except for interrupt mask bit), RAM and the data register of a port are not initialized during reset, so their contents are unknown in this procedure.

To reset the MPU during operation, RES should be held "Low" for at least 3 system-clock cycles. At the 3rd cycle during "Low" level, all the address buses become "High". When RES remains "Low", the address buses keep "High". If RES becomes "High", the MPU starts the next operation.

(1) Latch the value of the mode program pins; MP₀ and MP₁.

- (2) Initialize each internal register (Refer to Table 3).
- (3) Set the interrupt mask bit. For the CPU to recognize the maskable interrupts $\overline{IRQ_1}$, $\overline{IRQ_2}$ and IRQ_3 , this bit should be cleared in advance.
- (4) Put the contents (= start address) of the last two addresses (\$FFFE, \$FFFF) into the program counter and start the program from this address. (Refer to Table 1).

*The MPU is usable to accept a reset input until the clock becomes normal oscillation after power on (max. 20ms). During this transient time, the MPU and I/O pins are undefined. Please be aware of this for system designing.

• Enable (E)

This pin provides a TTL-compatible system clock to external circuits. Its frequency is one fourth that of the crystal oscillator or external clock. This pin can drive one TTL load and 90pF capacitance.

Non-Maskable Interrupt (NMI)

When the falling edge of the input signal is detected at this pin, the CPU begins non-maskable interrupt sequence internally. As well as the IRQ mentioned below, the instruction being executed at NMI signal detection will proceed to its completion. The interrupt mask bit of the condition code register doesn't affect non-maskable interrupt at all.

When starting the acknowledge to the NMI, the contents of the program counter, index register, accumulators and condition code register will be saved onto the stack. Upon completion

of this sequence, a vector is fetched from \$FFFC and \$FFFD to transfer their contents into the program counter and branch to the non-maskable interrupt service routine. After reset start, the stack pointer should be initialized on an appropreate memory area and then the falling edge be input to NMI pin.

● Interrupt Request (IRQ₁, IRQ₂)

These are level-sensitive pins which request an internal interrupt sequence to the CPU. At interrupt request, the CPU will complete the current instruction before its request acknowledgement. Unless the interrupt mask in the condition code register is set, the CPU starts an interrupt sequence; if set, the interrupt request will be ignored. When the sequence starts, the contents of the program counter, index register, accumulators and condition code register will be saved onto the stack, then the CPU sets the interrupt mask bit and will not acknowledge the maskable request. During the last cycle, the CPU fetches vectors depicted in Table 1 and transfers their contents to the program counter and branches to the service routine.

The CPU uses the external interrupt pins, $\overline{IRQ_1}$ and $\overline{IRQ_2}$ also as port pins P_{50} and P_{51} , so it provides an enable bit to Bit 0 and 1 of the RAM port 5 control register at \$0014. Refer to "RAM/PORT 5 CONTROL REGISTER" for the details.

When one of the internal interrupts, ICI, OCI, TOI, CMI or SIO is generated, the CPU produces internal interrupt signal (IRQ₃). IRQ₃ functions just the same as $\overline{IRQ_1}$ or $\overline{IRQ_2}$ except for its vector address. Fig. 13 shows the block diagram of the interrupt circuit.

Table 1 Interrupt Vector Memory Map

Priority	Vec	tor	I
Priority	MSB	LSB	Interrupt
Highest	FFFE	FFFF	RES
†	FFEE	FFEF	TRAP
	FFFC	FFFD	NMI
	FFFA	FFFB	SWI (Software Interrupt)
	FFF8	FFF9	ĪRQ ₁
	FFF6	FFF7	ICI (Timer 1 Input Capture)
	FFF4	FFF5	OCI (Timer 1 Output Compare 1, 2)
	FFF2	FFF3	TOI (Timer 1 Overflow)
	FFEC	FFED	CMI (Timer 2 Counter Match)
1	FFEA	FFEB	IRQ ₂
Lowest	FFF0	FFF1	SIO (RDRF+ORFE+TDRE)




Figure 13 Interrupt Circuit Block Diagram

Mode Program (MP₀, MP₁)

To operate MPU, MP_0 pin should be connected to "High" level and MP_1 should be connected to "Low" level (refer to Fig. 15).

Read/Write (R/W̄)

This signal, usually be in read state ("High"), shows whether the MPU is in read ("High") or write ("Low") state to the peripheral or memory devices. This can drive one TTL load and 30pF capacitance.

• RD, WR

These signals show active low outputs when the CPU is reading/writing to the peripherals or memories. This enables the CPU easy to access the peripheral LSI with \overline{RD} and \overline{WR} input pins. These pins can drive one TTL load and 30pF capacitance.

Load Instruction Register (LIR)

This signal shows the instruction opecode being on data bus (active low). This pin can drive one TTL load and 30pF capacitance.

Memory Ready (MR; P₅₂)

This is the input control signal which stretches the system clock's "High" period to access low-speed memories. During this signal being in "High", the system clock operates in normal sequence. But this signal in "Low", the "High" period of the system clock will be stretched depending on its "Low" level duration in integral multiples of the cycle time. This allows the CPU to interface with low-speed memories (see Fig. 2). Up to

9 µs can be stretched.

During internal address space access or nonvalid memory access, MR is prohibited internally to prevent decrease of operation speed. Even in the halt state, MR can also stretch "High" period of system clock to allow peripheral devices to access low-speed memories. As this signal is used also as P₅₂, an enable bit is provided at bit 2 of the RAM/port 5 control register at \$0014. Refer to "RAM/PORT 5 CONTROL REGISTER" for more details.

Halt (HALT; P₅₃)

This is an input control signal to stop instruction execution and to release buses free. When this signal switches to "Low", the CPU stops to enter into the halt state after having executed the present instruction. When entering into the halt state, it makes BA (P_{74}) "High" and also an address bus, data bus, \overline{RD} , \overline{WR} , R/\overline{W} in high impedance. When an interrupt is generated in the halt state, the CPU uses the interrupt handler after the halt is cancelled. When halted during the sleep state, the CPU keeps the sleep state, while BA is "High" and releases the buses. Then the CPU returns to the previous sleep state when the \overline{HALT} signal becomes "High". The same thing can be said when the CPU is in the interrupt wait state after having executed the WAI instruction.

Bus Available (BA)

This is an output control signal which is normally "Low" but "High" when the CPU accepts HALT and releases the buses. The HD6800 and HD6802 make BA "High" and release the buses at WAI execution, while the HD6303X doesn't make



BA "High" under the same condition. But if the HALT becomes "Low" when the CPU is in the interrupt wait state after having executed the WAI, the CPU makes BA "High" and releases the buses. And when the HALT becomes "High", the CPU returns to the interrupt wait state.

PORT

The HD6303X provides three I/O ports. Table 2 gives the address of ports and the data direction register and Fig. 14 the block diagrams of each port.

Table 2 Port and Data Direction Register Address

Port	Port Address	Data Direction Register
Port 2	\$0003	\$0001
Port 5	\$0015	_
Port 6	\$0017	\$0016


Port 2

An 8-bit input/output port. The data direction register


(DDR) of port 2 is responsible for I/O state. It provides two bits; bit 0 decides the I/O direction of P_{20} and bit 1 the I/O direction of P_{21} to P_{27} ("0" for input, "1" for output).


Port 2 is also used as an I/O pin for the timers and the SCI. When used as an I/O pin for the timers and the SCI, port 2 except P₂₀ automatically becomes an input or an output depending on their functions regardless of the data direction register's value.

Port 2 Data Direction Register



A reset clears the DDR of port 2 and configures port 2 as an input port. This port can drive one TTL and 30pF. In addition, it can produce 1mA current when Vout = 1.5V to drive directly the base of Darlington transistors.





Data Bus

D

D

D

D

D

D

D

R

Port Read Signal

Reset

Timer 1 Input

(P₂₀ only)

Port 6, Port 2 (Bit 0)

Port Write Signal

Figure 14 Port Block Diagram

Port 5

An 8-bit port for input only. The lower four bits are also usable as input pins for interrupt, MR and \overline{HALT} .

Port 6

An 8-bit I/O port. This port provides an 8-bit DDR corresponding to each bit and can specify input or output by the bit ("0" for input, "1" for output). This port can drive one TTL load and 30pF. A reset clears the DDR of port 6. In addition, it can produce 1mA current when Vout = 1.5V to drive directly the base of Darlington transistors.

BUS

D₀~D₇

These pins are data bus and can drive one TTL load and 90pF capacitance respectively.

• A₀~A₁₅

These pins are address bus and can drive one TTL load and 90pF capacitance respectively.

RAM/PORT 5 CONTROL REGISTER

The control register located at \$0014 controls on-chip RAM and port 5.

RAM/Port 5 Control Register

7	6	5	4	3	2	1	0	_
STBY	RAME			HLTE	MRE	IRQ₂ E	IRQ1 E	\$0014

Bit 0, Bit 1 IRQ1, IRQ2 Enable Bit (IRQ1E, IRQ2E)

When using P_{50} and P_{51} as interrupt pins, write "1" in these bits. When "0", the CPU doesn't accept an external



interrupt or a sleep cancellation by the external interrupt. These bits become "0" during reset.

Bit 2 Memory Ready Enable Bit (MRE)

When using P_{52} as an input for Memory Ready signal, write "1" in this bit. When "0", the memory ready function is prohibited. This bit becomes "1" during reset.

Bit 3 Halt Enable bit (HLTE)

When using P_{53} as an input for Halt signal, write "1" in this bit. When "0", the halt function is prohibited. This bit becomes "1" during reset.

Bit 4, Bit 5 Not Used.

Bit 6 RAM Enable (RAME)

On-chip RAM can be disabled by this control bit. The MPU Reset sets "1" at this bit and enables on-chip RAM available. This bit can be written "1" or "0" by software. When RAM is in disable condition (=logic "0"), on-chip RAM is invalid and the CPU can read data from external memory. This bit should be "0" at the beginning of standby mode to protect on-chip RAM data.

Bit 7 Standby Power Bit (STBY PWR)

When V_{CC} is not provided in standby mode, this bit is cleared. This is a flag for both read/write by software. If this bit is set before standby mode, and remains set even after returning from standby mode, V_{CC} voltage is provided during standby mode and the on-chip RAM data is valid.




Figure 15 Operation Mode

■ MEMORY MAP

The MPU can address up to 65k bytes. Fig. 16 gives memory map of HD6303X. 32 internal registers use addresses from "00" as shown in Table 3.

Table 3 Internal Register

Address	Registers	R/W***	Initialize at RESET
00	_	-	_
01	Port 2 Data Direction Register	W	\$FC
02*	-		-
03	Port 2	R/W	Undefined
04*	-	-	-
05	_	_	_
06*	_	_	_
07*	-	_	-
08	Timer Control/Status Register 1	R/W	\$00
09	Free Running Counter ("High")	R/W	\$00
0A	Free Running Counter ("Low")	R/W	\$00
0B	Output Compare Register 1 ("High")	R/W	\$FF
0C	Output Compare Register 1 ("Low")	R/W	\$FF
0D	Input Capture Register ("High")	R	\$00
0E	Input Capture Register ("Low")	R	\$00
0F	Timer Control/Status Register 2	R/W	\$10
10	Rate, Mode Control Register	R/W	\$00
11	Tx/Rx Control Status Register	R/W	\$20
12	Receive Data Register	R	\$00
13	Transmit Data Register	W	\$00
14	RAM/Port 5 Control Register	R/W	\$7C or \$FC
15	Port 5	R	
16	Port 6 Data Direction Register	W	\$00



Table	2	Internal	Register
i abie .	J.	internai	neuister

Address	Registers	R/W***	Initialize at RESET
17	Port 6	R/W	Undefined
18*		_	_
19	Output Compare Register 2 ("High")	R/W	\$FF
1A	Output Compare Register 2 ("Low")	R/W	\$FF
1B	Timer Control/Status Register 3	R/W	\$20
1C	Time Constant Register	W	\$FF
1D	Timer 2 Up Counter	R/W	\$00
1E	-	_	_
1F**	Test Register		_

^{*} External Address.

** R : Read Only Register W : Write Only Register R/W: Read/Write Register




Figure 16 HD6303X Memory Map

■ TIMER 1

The HD6303X provides a 16-bit programmable timer which can measure an input waveform and generate two independent output waveforms. The pulse widths of both input/output waveforms vary from microseconds to seconds.

Timer 1 is configurated as follows (refer to Fig. 18).

- · Control/Status Register 1 (8 bit)
- Control/Status Register 2 (7 bit)
- · Free Running Counter (16 bit)
- · Output Compare Register 1 (16 bit)
- Output Compare Register 2 (16 bit)
- Input Capture Register (16 bit)


• Free-Running Counter (FRC) (\$0009 : 000A)

The key timer element is a 16-bit free-running counter driven

and incremented by system clock. The counter value is readable by software without affecting the counter. The counter is cleared by reset.

When writing to the MSB byte (\$09), the CPU writes the preset value (\$FFF8) into the counter (address \$09, \$0A) regardless of the write data value. But when writing to the LSB byte (\$0A) after MSB byte writing, the CPU write not only LSB byte data into lower 8 bit, but also MSB byte data into higher 8 bit of the FRC.

The counter will be as follows when the CPU writes to it by double store instructions (STD, STX etc.).



In the case of the CPU write (\$5AF3) to the FRC

Figure 17 Counter Write Timing

Output Compare Register (OCR) (\$000B, \$000C: OCR1) (\$0019, \$001A; OCR2)

The output compare register is a 16-bit read/write register which can control an output waveform. It is always compared with the FRC.

When data matches, output compare flag (OCF) in the timer control/status register (TCSR) is set. If an output enable bit (OE) in the TCSR2 is "1", an output level bit (OLVL) in the TCSR will be output to bit 1 (Tout 1) and bit 5 (Tout 2) of port 2. To control the output level again by the next compare, a change is necessary for the OCR and OLVL. The OCR is set to \$FFFF at reset. The compare function is inhibited for a cycle just after a write to the OCR or to the upper byte of the FRC. This is to set the 16-bit value valid in the register for compare. In addition, it is because \$FFF8 is set at the next cycle of the CPU's MSB byte write to the FRC.

* For data write to the FRC or the OCR, 2-byte transfer instruction (such as STX etc.) should be used.

Input Capture Register (ICR) (\$000D : 000E)

The input capture register is a 16-bit read only register which stores the FRC's value when external input signal transition

^{**} Test Register. Do not access to this register.

generates an input capture pulse. Such transition is defined by input edge bit (IEDG) in the TCSRI.

In order to input the external input signal to the edge detecter, a bit of the DDR corresponding to bit 0 of port 2 should be cleared ("0"). When an input capture pulse occures by input transition at the next cycle of CPU's high-byte read of the ICR, the input capture pulse will be delayed by one cycle. In order to ensure the input capture operation, a CPU read of the ICR needs 2-byte transfer instruction. The input pulse width should be at least 2 system cycles. This register is cleared (\$0000) during reset.

• Timer Control/Status Register 1 (TCSR1) (\$0008)

The timer control/status register 1 is an 8-bit register. All bits are readable and the lower 5 bits are also writable. The upper 3 bits are read only which indicate the following timer status.

- Bit 5 The counter value reached to \$0000 as a result of counting-up (TOF).
- Bit 6 A match has occured between the FCR and the OCR 1 (OCF1).
- Bit 7 Defined transition of the timer input signal causes the counter to transfer its data to the ICR (ICF).

The followings are each bit descriptions.

Timer Control/Status Register 1

7	6	5	4	3	2	1	0	
ICF	OCF1	TOF	EICI	EOCI1	ETOI	IEDG	OLVL1	\$0008

Bit 0 OLVL1 Output Level 1

OLVL1 is transferred to port 2, bit 1 when a match occurs between the counter and the OCR1. If OE1, namely, bit 0 of the TCSR2, is set to "1", OLVL1 will appear at bit 1 of port 2.

Bit 1 IEDG Input Edge

This bit determines which rising edge or falling of input signal of port 2, bit 0 will trigger data transfer from the counter to the ICR. For this function, the DDR corresponding to port 2, bit 0 should be cleared beforehand.

IEDG=0, triggered on a falling edge ("High" to "Low")

IEDG=1, triggered on a rising edge ("Low" to "High")

Bit 2 ETOI Enable Timer Overflow Interrupt

When this bit is set, an internal interrupt (IRQ3) by TOI interrupt is enabled. When cleared, the interrupt is inhibited.

Bit 3 EOCI1 Enable Output Compare Interrupt 1

When this bit is set, an internal interrupt (IRQ3) by OCI1 interrupt is enabled. When cleared, the interrupt is inhibited.

Bit 4 EICI Enable Input Capture Interrupt

When this bit is set, an internal interrupt (IRQ3) by ICI interrupt is enabled. When cleared, the interrupt is inhibited.

Bit 5 TOF Timer Overflow Flag

This read only bit is set when the counter increments from \$FFFF by 1. Cleared when the counter's MSB byte (\$0009) is ready by the CPU following the TCSR1 read.

Bit 6 OCF1 Output Compare Flag 1

This read only bit is set when a match occurs between the OCR1 and the FRC. Cleared by writing to

the OCR1 (\$000B or \$000C) following the TCSR1 or TCSR2 read.

Bit 7 ICF Input Capture Flag

This read only bit is set when an input signal of port 2, bit 0 makes a transition as defined by IEDG and the FRC is transferred to the ICR. Cleared when reading the MSB byte (\$0000D) of the ICR following the TCSR1 or TCSR2 read.

• Timer Control/Status Register 2 (TCSR2) (\$000F)

The timer control/status register 2 is a 7-bit register. All bits are readable and the lower 4 bits are also writable. But the upper 3 bits are read-only which indicate the following timer status.

- Bit 5 A match has occured between the FRC and the OCR2 (OCF2).
- Bit 6 The same status flag as the OCF1 flag of the TCSR1, bit 6.
- Bit 7 The same status flag as the ICF flag of the TCSR1, bit 7. The followings are each bit descriptions.

Timer Control/Status Register 2

7	6	5	4	3	2	1	0	
ICF	OCF1	OCF2	-	EOC12	OLVL 2	OE2	OE1	\$000F

Bit 0 OE1 Output Enable 1

This bit enables the OLVL1 to appear at port 2, bit 1 when a match has occurred between the counter and the output compare register 1. When this bit cleared, bit 1 of port 2 will be I/O port. When set, it will be an output of OLVL1 automatically.

Bit 1 OE2 Output Enable 2

This bit enables the OLVL2 to appear at port 2, bit 5 when a match has occurred between the counter and the output compare register 2. When this bit cleared, port 2, bit 5 will be I/O port. When set, it will be an output of OLVL2 automatically.

Bit 2 OLVL2 Output Level 2

OLVL2 is transferred to port 2, bit 5 when a match has occurred between the counter and the OCR2. If OE2, namely bit 5 of the TCSR2, is set to "1", OLVL2 will appear at port 2, bit 5.

Bit 3 EOCI2 Enable Output Compare Interrupt 2

When this bit is set, an internal interrupt (IRQ3) by OCI2 interrupt is enabled. When cleared, the interrupt is inhibited.

Bit 4 Not Used

Bit 5 OCF2 Output Compare Flag 2

This read-only bit is set when a match has occurred between the counter and the OCR2. Cleared when writing to the OCR2 (\$0019 or \$001A) following the TCSR2 read.

Bit 6 OCF1 Output Compare Flag 1

Bit 7 ICF Input Capture Flag

OCF1 and ICF addresses are partially decoded. CPU read of the TCSR1/TCSR2 makes it possible to read OCF1 and ICF into bit 6 and bit 7.

Both the TCSR1 and TCSR2 will be cleared during reset.

(Note) If OE1 or OE2 is set to "1" before the first output compare match occurs after reset restart, bit 1 or bit 5 of port 2 will produce "0" respectively.




Figure 18 Timer 1 Block Diagram

(Note) Because the set condition of ICF precedes its reset condition, ICF is not cleared when the set condition and the reset condition occur simultaneously. The same phenomenon applies to OCF1, OCF2 or TOF respectively.

TIMER 2

368

In addition to the timer 1, the HD6303X provides an 8-bit reloadable timer, which is capable of counting the external event. This timer 2 contains a timer output, so the MPU can generate three independent waveforms (refer to Fig. 19).

The timer 2 is configured as follows: Control/Status Register 3 (7 bit)

8-bit Up Counter

Time Constant Register (8 bit)

• Timer 2 Up Counter (T2CNT) (\$001D)

This is an 8-bit up counter which operates with the clock decided by CKSO and CKS1 of the TCSR3. The counter is always readable without affecting itself. In addition, any value can be written to the counter by software even during counting.

The counter is cleared when a match occurs between the counter and the TCONR or during reset.

If a write operation is made by software to the counter at the cycle of counter clear, it does not reset the counter but put the write data to the counter.

• Time Constant Register (TCONR) (\$001C)

The time constant register is an 8-bit write only register. It is always compared with the counter.

When a match has occurred, counter match flag (CMF) of the timer control status register 3 (TCSR3) is set and the value selected by TOSO and TOSI of the TCSR3 will appear at port 2, bit 6. When CMF is set, the counter will be cleared simultaneously and then start counting from \$00. This enables regular interrupts and waveform outputs without any software support. The TCONR is set to "\$FF" during reset.

• Timer Control/Status Register 3 (TCSR3) (\$001B)

The timer control/status register 3 is a 7-bit register. All bits are readable and 6 bits except for CMF can be written.

The followings are each pin descriptions.

Timer Control/Status Register 3 7 6 5 4 3 2 1 0 CMF ECMI — T2E TOS1 TOS0 CKS1 CKS0 \$001B




Figure 19 Timer 2 Block Diagram

Bit 0 CKS0 Input Clock Select 0 Bit 1 CKS1 Input Clock Select 1

> Input clock to the counter is selected as shown in Table 4 depending on these two bits. When an external clock is selected, bit 7 of port 2 will be a clock input automatically. Timer 2 detects the rising edge of the external clock and increments the counter. The external clock is countable up to half the frequency of the system clock.

Table 4 Input Clock Select

CKS1	CKS0	Input Clock to the Counter			
0	0	E clock			
0	1 E clock/8*				
1	0	E clock/128*			
1	1	External clock			

* These clocks come from the FRC of the timer 1. If one of these clocks is selected as an input clock to the up counter, the CPU should not write to the FRC of the timer 1.

TOSO Timer Output Select 0

Bit 3 TOS1 Timer Output Select 1

When a match occurs between the counter and the TCONR timer 2 outputs shown in Table 5 will appear at port 2, bit 6 depending on these two bits. When both TOSO and TOS1 are "0", bit 6 of port 2 will be an I/O port.

Table 5 Timer 2 Output Select

TOS1	TOS0	Timer Output
0	0	Timer Output Inhibited
0	1	Toggle Output*
1	0	Output "0"
1	1	Output "1"

^{*} When a match occurs between the counter and the TCONR, timer 2 output level is reversed. This leads to production of a square wave with 50% duty to the external without any software support.

Bit 4 T2E Timer 2 Enable Bit

When this bit is cleared, a clock input to the up counter is prohibited and the up counter stops. When set to "1", a clock selected by CKS1 and CKS0 (Table 4) is input to the up counter.

(Note) P26 produces "0" when T2E bit cleared and timer 2 set in output enable condition by TOS1 or TOS0. It also produces "0" when T2E bit set "1" and timer 2 set in output enable condition before the first counter match occurs.

Bit 5 Not Used

ECMI Enable Counter Match Interrupt Bit 6

When this bit is set, an internal interrupt (IRQ3) by CMI is enabled. When cleared, the interrupt is inhibited.

Bit 7 CMF Counter Match Flag

> This read only bit is set when a match occurs between the up counter and the TCONR. Cleared by a software write (unable to write "1" by software).

Each bit of the TCSR3 is cleared during reset.



■ SERIAL COMMUNICATION INTERFACE (SCI)

The HD6303X SCI contains two operation modes; one is an asynchronous mode by the NRZ format and the other is a clocked synchronous mode which transfer data synchronizing with the serial clock.

The serial interface is configured as follows:

- Control/Status Register (TRCSR)
- Rate/Mode Control Register (RMCR)
- Receive Data Register (RDR)
- Receive Data Shift Register (RDSR)
- Transmit Data Register (TDR)
- Transmit Data Shift Register (TDSR)

The serial I/O hardware requires an initialization by software for operation. The procedure is usually as follows:

- 1) Write a desirable operation mode into each corresponding control bit of the RMCR.
- Write a desirable operation mode into each corresponding control bit of the TRCSR.

When using bit 3 and 4 of port 2 for serial I/O only, there is no problem even if TE and RE bit are set. But when setting the baud rate and operation mode, TE and RE should be "0". When clearing TE and RE bit and setting them again, more than 1 bit cycle of the current baud rate is necessary. If set in less than 1 bit cycle, there may be a case that the internal transmit/receive initialization fails.

Asynchronous Mode

An asynchronous mode contains the following two data formats:

- 1 Start Bit + 8 Bit Data + 1 Stop Bit
- 1 Start Bit + 9 Bit Data + 1 Stop Bit

In addition, if the 9th bit is set to "1" when making 9 bit data format, the format of

1 Start bit + 8 Bit Data + 2 Stop Bit

is also transferred.

Data transmission is enabled by setting TE bit of the TRCSR, then port 2, bit 4 will become a serial output independently of the corresponding DDR.

For data transmit, both the RMCR and TRCSR should be set under the desirable operating conditions. When TE bit is set during this process, 10 bit preamble will be sent in 8-bit data format and 11 bit in 9-bit data format. When the preamble is produced, the internal synchronization will become stable and the transmitter is ready to act.

The conditions at this stage are as follows.

- 1) If the TDR is empty (TDRE=1), consecutive 1's are produced to indicate the idle state.
- 2) If the TDR contains data (TDRE=0), data is sent to the transmit data shift register and data transmit starts.

During data transmit, a start bit of "0" is transmitted first. Then 8-bit or 9-bit data (starts from bit 0) and a stop bit of "1"

are transmitted

When the TDR is "empty", hardware sets TDRE flag bit. If the CPU doesn't respond to the flag in proper timing (the TDRE is in set condition till the next normal data transfer starts from the transmit data), "1" is transferred instead of the start bit "0" and continues to be transferred till data is provided to the data register. While the TDRE is "1", "0" is not transferred.

Data receive is possible by setting RE bit. This makes port 2, bit 3 be a serial input. The operation mode of data receive is decided by the contents of the TRCSR and RMCR. The first "0" (space) synchronizes the receive bit flow. Each bit of the following data will be strobed in the middle. If a stop bit is not "1", a framing error assumed and ORFE is set

When a framing error occurs, receive data is transferred to the receive data register and the CPU can read error-generating data. This makes it possible to detect a line break.

If the stop bit is "1", data is transferred to the receive data register and an interrupt flag RDRF is set. If RDRF is still set when receiving the stop bit of the next data, ORFE is set to indicate overrun generation.

When the CPU read the receive data register as a response to RDRF flag or ORFE flag after having read TRCS, RDRF or ORFE is cleared.

(Note) Clock Source in Asynchronous Mode

When using an internal clock for serial I/O, the followings should be kept in mind.

- Set CC1 and CC0 to "1" and "0" respectively.
- A clock is generated regardless of the value of TE,
- Maximum clock rate is E+16.
- Output clock rate is the same as bit rate.

When using an external clock for serial I/O, the followings should be kept in mind.

- Set CC1 and CC0 in the RMCR to "1" and "1" respectively.
- The external clock frequency should be set 16 times of the applied baud rate.
- Maximum clock frequency is that of the system clock.

Clocked Synchronous Mode

In the clocked synchronous mode, data transmit is synchronized with the clock pulse. The HD6303X SCI provides functionally independent transmitter and receiver which makes full duplex operation possible in the asynchronous mode. But in the clocked synchronous mode an SCI clock I/O pin is only P22, so the simultaneous receive and transmit operation is not available. In this mode, TE and RE should not be in set condition ("1") simultaneously. Fig. 21 gives a synchronous clock and a data format in the clocked synchronous mode.




Figure 20 Serial Communication Interface Block Diagram


Data transmit is realized by setting TE bit in the TRCSR. Port 2, bit 4 becomes an output unconditionally independent of the value of the corresponding DDR.

Both the RMCR and TRCSR should be set in the desirable operating condition for data transmit.

When an external clock input is selected, data transmit is

performed under the TDRE flag "0" from port 2, bit 4, synchronizing with 8 clock pulses input from external to port 2, bit 2.

Data is transmitted from bit 0 and the TDRE is set when the transmit data shift register is "empty". More than 9th clock pulse of external are ignored.



- Transmit data is produced from a falling edge of a synchronous clock to the next falling edge.
- · Receive data is latched at the rising edge.

Figure 21 Clocked Synchronous Mode Format

When data transmit is selected to the clock output, the MPU produces transmit data and synchronous clock at TDRE flag clear.

Data receive is enabled by setting RE bit. Port 2, bit 3 will be a serial input. The operating mode of data receive is decided by the TRCSR and the RMCR.

If the external clock input is selected, RE bit should be set when P₂₂ is "High". Then 8 external clock pulses and the synchronized receive data are input to port 2, bit 2 and bit 3 respectively. The MPU put receive data into the receive data shift register by this clock and set the RDRF flag at the termination of 8 bit data receive. More than 9th clock pulse of external input are ignored. When RDRF is cleared by reading the receive data register, the MPU starts

receiving the next data. So RDRF should be cleared with P₂₂ "High".

When data receive is selected to the clock output, 8 synchronous clocks are output to the external by setting RE bit. So receive data should be input from external, synchronously with this clock. When the first byte data is received, the RDRF flag is set. After the second byte, receive operation is performed and output the synchronous clock to the external by clearing the RDRF bit.

• Transmit/Receive Control Status Register (TRCSR) (\$0011)

The TRCSR is composed of 8 bits which are all readable. Bits 0 to 4 are also writable. This register is initialized to \$20 during reset, Each bit functions as follows.



Transmit/Receive Control Status Register

7	6	5	4	3	2	1	0	
RDRF	ORFE	TDRE	RIE	RE	TIE	TE	wυ	\$0011

Bit 0 WU Wake-up

In a typical multi-processor configuration, the software protocol provides the destination address at the first byte of the message. In order to make uninterested MPU ignore the remaining message, a wake-up function is available. By this, uninterested MPU can inhibit all further receive processing till the next message starts.

Then wake-up function is triggered by consecutive 1's with 1 frame length (10 bits for 8-bit data, 11 for 9-bit). The software protocol should provide the idle time between messages.

By setting this bit, the MPU stops data receive till the next message. The receive of consecutive "1" with one frame length wakes up and clears this bit and then the MPU restarts receive operation. However, the RE flag should be already set before setting this bit. In the clocked synchronous mode WU is not available, so this bit should not be set.

Bit 1 TE Transmit Enable

When this bit is set, transmit data will appear at port 2, bit 4 after one frame preamble in asynchronous mode, while in clocked synchronous mode appear immediately. This is executed regardless of the value of the corresponding DDR. When TE is cleared, the serial I/O doesn't affect port 2, bit 4.

Bit 2 TIE Transmit Interrupt Enable

When this bit is set, an internal interrupt (IRQs) is enabled when TDRE (bit 5) is set. When cleared, the interrupt is inhibited.

Bit 3 RE Receive Enable

When set, a signal is input to the receiver from port 2, bit 3 regardless of the value of the DDR. When RE is cleared, the serial I/O doesn't affect port 2, bit 3.

Bit 4 RIE Receive Interrupt Enable

When this bit is set, an internal interrupt, IRQ3 is enabled when RDRF (bit 7) or ORFE (bit 6) is set. When cleared, the interrupt is inhibited.

Bit 5 TDRE Transmit Data Register Empty

TDRE is set when the TDR is transferred to the transmit data shift register in the asynchronous mode, while in clocked synchronous mode when the TDSR is "empty". This bit is reset by reading the TRCSR and writing new transmit data to the transmit data register. TDRE is set to "1" during reset.

Bit 6 ORFE Overrun Framing Error

ORFE is set by hardware when an overrun or a framing error is generated (during data receive only). An overrun error occurs when new receive data is ready to be transferred to the RDR during RDRF still being set. A framing error occurs when a stop bit is "0". But in

clocked synchronous mode, this bit is not affected. This bit is cleared when reading the TRCSR, then the RDR, or during reset.

Bit 7 RDRF Receive Data Register Full

RDRF is set when the RDSR is transferred to the RDR. Cleared when reading the TRCSR, then the RDR, or during reset.

(Note) When a few bits are set between bit 5 to bit 7 in the TRCSR, a read of the TRCSR is sufficient for clearing those bits. It is not necessary to read the TRCSR everytime to clear each bit.

• Transmit Rate/Mode Control Register (RMCR)

The RMCR controls the following serial I/O:

· Baud Rate

· Data Format

· Clock Source

· Port 2, Bit 2 Function

In addition, if 9-bit data format is set in the asynchronous mode, the 9th bit is put in this register. All bits are readable and writable except bit 7 (read only). This register is set to \$00 during reset.

Transfer Rate/Mode Control Register

7	6	5	4	3	2	1	0	
RD8	TD8	SS2	CC2	CC1	ссо	SS1	sso	\$0010

Bit 0 SS0 Bit 1 SS1 Speed Select Bit 5 SS2

These bits control the baud rate used for the SCI. Table 6 lists the available baud rates. The timer 1 FRC (SS2=0) and the timer 2 up counter (SS2=1) provide the internal clock to the SCI. When selecting the timer 2 as a baud rate source, it functions as a baud rate generator. The timer 2 generates the baud rate listed in Table 7 depending on the value of the TCONR.

(Note) When operating the SCI with internal clock, do not perform write operation to the timer/counter which is the clock source of the SCI.

Bit 2 CC0 Bit 3 CC1 Clock Control/Format Select*

These bits control the data format and the clock source (refer to Table 8).

* CC0, CC1 and CC2 are cleared during reset and the MPU goes to the clocked synchronous mode of the external clock operation. Then the MPU forces port 2, bit 2 in the clock input state. When using port 2, bit 2 as an output port, the DDR of port 2 should be set to "1" and CC1 and CC0 to "0" and "1" respectively.

Table 6 SCI Bit Times and Transfer Rates

(1) Asynchronous Mode

	-		XTAL	2.4576MHz	4.0MHz	4.9152MHz
SS2	SS1	SSO	E	614.4kHz	1.0MHz	1.2288MHz
0	0	0	E÷16	26 µs/38400Baud	16µs/62500Baud	13 μs/76800Baud
0	0	1	E÷128	208 µs/4800Baud	128µs/7812.5Baud	104.2 μs/9600Baud
0	1	0	E÷1024	1.67ms/600Baud	1.024ms/976.6Baud	833.3 µs/1200Baud
0	1	1	E÷4096	6.67ms/150Baud	4.096ms/244.1Baud	3.333ms/300Baud
1		- 1		*	*	*

^{*} When SS2 is "1", Timer 2 provides SCI clocks. The baud rate is shown as follows with the TCONR as N.

Baud Rate =
$$\frac{f}{32 \text{ (N+1)}}$$

 $\left(\begin{array}{c} f: \text{ input clock frequency to the} \\ \text{timer 2 counter} \\ N = 0 \sim 255 \end{array}\right)$

(2) Clocked Synchronous Mode *

			XTAL	4.0MHz	6.0MHz	8.0MHz
SS2	SS1	SS0	E	1.0MHz	1.5MHz	2.0MHz
0	0	0	E÷2	2 <i>μ</i> s ∕bit	1.33µs/bit	1μs bit
0	0	1	E÷16	16μs/bit	10.7 <i>μ</i> s⊬bit	8μs/bit
0	1	0	E÷128	128μs bit	85.3μs bit	$64\mu s/bit$
0	1	1	E÷512	512μs bit	341 μs /bit	$256\mu s/bit$
1		_	_	**	**	* *

^{*} Bit rates in the case of internal clock operation. In the case of external clock operation, the external clock is operatable up to DC $\sim 1/2$ system clock.

Table 7 Baud Rate and Time Constant Register Example

XTAL Baud Rate (Baud)	2.4576MHz	3.6864MHz	4.0MHz	4.9152MHz	8.0MHz
110	21*	32*	35*	43*	70°
150	127	191	207	255	51°
300	63	95	103	127	207
600	31	47	51	63	103
1200	15	23	25	31	51
2400	7	11	12	15	25
4800	3	5		7	12
9600	1	2		3	
19200	0			1	
38400				0	

^{*} E/8 clock is input to the timer 2 up counter and E clock otherwise.

^{**} The bit rate is shown as follows with the TCONR as N.

Table 8 SCI Format and Clock Source Control

CC2	CC1	CCO	Format	Mode	Clock Source	Port 2, Bit 2	Port 2, Bit 3	Port 2, Bit 4
0	0	0	8-bit data	Clocked Synchronous	External	Input	1	
0	0	1	8-bit data	Asynchronous	Internal	Not Used**		
0	1	0	8-bit data	Asynchronous	Internal	Output*	When the TRCSR bit 3 is used as a s	•
0	1	1	8-bit data	Asynchronous	External	Input	Dit 3 is used as a s	eriai input.
1	0	0	8-bit data	Clocked Synchronous	Internal	Output	 }	
1	0	1	9-bit data	Asynchronous	Internal	Not Used**		
1	1	0	9-bit data	Asynchronous	Internal	Output*	When the TRCSR bit 4 is used as a s	•
1	1	1	9-bit data	Asynchronous	External	Input	Dit 4 is used as a s	eriai output.

^{*} Clock output regardless of the TRCSR, bit RE and TE.

Bit 6 TD8 Transmit Data Bit 8

When selecting 9-bit data format in the asynchronous mode, this bit is transmitted as the 9th data. In transmitting 9-bit data, write the 9th data into this bit then write data to the receive data register.

Bit 7 RD8 Receive Data Bit 8

When selecting 9-bit data format in the asynchronous

mode, this bit stores the 9th bit data. In receiving 9-bit data, read this bit then the receive data register.

■ TIMER, SCI STATUS FLAG

Table $\overset{\circ}{9}$ shows the set and reset conditions of each status flag in the timer 1, timer 2 and SCI.

Table 9 Timer 1, Timer 2 and SCI Status Flag

		Set Condition	Reset Condition
	ICF	FRC → ICR by edge input to P ₂₀ .	1. Read the TCSR1 or TCSR2 then ICRH, when ICF=1 2. RES=0
Timer	OCF1	OCR1=FRC	1. Read the TCSR1 or TCSR2 then write to the OCR1H or OCR1L, when OCF1=1 2. RES=0
1	OCF2	OCR2=FRC	1. Read the TCSR2 then write to the OCR2H or OCR2L, when OCF2=1 2. RES=0
	TOF	FRC=\$FFFF+1 cycle	Read the TCSR1 then FRCH, when TOF=1 RES=0
Timer 2	CMF	T2CNT=TCONR	1. Write "0" to CMF, when CMF=1 2. RES=0
	RDRF	Receive Shift Register → RDR	Read the TRCSR then RDR, when RDRF=1 RES=0
SCI	ORFE	 Framing Error (Asynchronous Mode) Stop Bit = 0 Overrun Error (Asynchronous Mode) Receive Shift Register → RDR when RDRF=1 	1. Read the TRCSR then RDR, when ORFE=1 2. RES=0
	TDRE	 Asynchronous Mode TDR → Transmit Shift Register Clocked Synchronous Mode Transmit Shift Register is "empty" RES=0 	Read the TRCSR then write to the TDR, when TDRE=1

⁽Note) 1. →; transfer

^{**} Not used for the SCI.

^{2.} For example; "ICRH" means High byte of ICR.

■ LOW POWER DISSIPATION MODE

The HD6303X provides two low power dissipation modes; sleep and standby.

Sleep Mode

The MPU goes to the sleep mode by SLP instruction execution. In the sleep mode, the CPU stops its operation, while the registers' contents are retained. In this mode, the peripherals except the CPU such as timers, SCI etc. continue their functions. The power dissipation of sleep-condition is one fifth that of operating condition.

The MPU returns from this mode by an interrupt, RES or STBY; it goes to the reset state by RES and the standby mode by STBY. When the CPU acknowledges an interrupt request, it cancels the sleep mode, returns to the operation mode and branches to the interrupt routine. When the CPU masks this interrupt, it cancels the sleep mode and executes the next instruction. However, for example if the timer 1 or 2 prohibits a timer interrupt, the CPU doesn't cancel the sleep mode because of no interrupt request.

This sleep mode is effective to reduce the power dissipation

for a system with no need of the HD6303X's consecutive operation.

Standby Mode

The HD6303X stops all the clocks and goes to the reset state with STBY "Low". In this mode, the power dissipation is reduced conspicuously. All pins except for the power supply, the STBY and XTAL are detached from the MPU internally and go to the high impedance state.

In this mode the power is supplied to the HD6303X, so the contents of RAM is retained. The MPU returns from this mode during reset. The followings are typical usage of this mode

Save the CPU information and SP contents on RAM by NMI. Then disable the RAME bit of the RAM control register and set the STBY PWR bit to go to the standby mode. If the STBY PWR bit is still set at reset start, that indicates the power is supplied to the MPU and RAM contents are retained properly. So system can restore itself by returning their pre-standby informations to the SP and the CPU. Fig. 22 depicts the timing at each pin with this example.




Figure 22 Standby Mode Timing

TRAP FUNCTION

The CPU generates an interrupt with the highest priority (TRAP) when fetching an undefined instruction or an instruction from non-memory space. The TRAP prevents the systemburst caused by noise or a program error.

Op Code Error

When fetching an undefined op code, the CPU saves CPU registers as well as a normal interrupt and branches to the TRAP (\$FFEE, \$FFEF). This provides the priority next to reset.

Address Error
When an instruction fetch is made from internal register (\$0000~\$001F), the MPU generates an interrupt as well as an op code error. But on the system with no memory in its external memory area, this error processing is not applicable if an instruction fetch is made from the external non-memory

This processing is available only for an instruction fetch and is not applicable to the access of normal data read/write.

(Note) The TRAP interrupt provides a retry function differently from other interrupts. This is a program flow return to the address where the TRAP occurs when a sequence returns to a main routine from the TRAP interrupt routine by RTI. The retry can prevent the system burst caused by noise etc.

However, if another TRAP occurs, the program repeats the TRAP interrupt forever, so the consideration is necessary in programming.

INSTRUCTION SET

The HD6303X provides object code upward compatible with the HD6801 to utilize all instruction set of the HMCS6800. It also reduces the execution times of key instruc-



tions for throughput improvement.

Bit manipulation instruction, change instruction of the index register and accumulator and sleep instruction are also added.

The followings are explained here.

- · CPU Programming Model (refer to Fig. 23)
- · Addressing Mode
- Accumulator and Memory Manipulation Instruction (refer to Table 10)
- · New Instruction
- Index Register and Stack Manipulation Instruction (refer to Table 11)
- Jump and Branch Instruction (refer to Table 12)
- Condition Code Register Manipulation (refer to Table 13)
- Op Code Map (refer to Table 14)

Programming Model

Fig. 23 depicts the HD6303X programming model. The double accumulator D consists of accumulator A and B, so when using the accumulator D, the contents of A and B are destroyed.




Figure 23 CPU Programming Model

CPU Addressing Mode

The HD6303X provides 7 addressing modes. The addressing mode is decided by an instruction type and code. Table 10 through 14 show addressing modes of each instruction with the execution times counted by the machine cycle.

When the clock frequency is 4 MHz, the machine cycle time becomes microseconds directly.

Accumulator (ACCX) Addressing

Only an accumulator is addressed and the accumulator A or B is selected. This is a one-byte instruction.

Immediate Addressing

This addressing locates a data in the second byte of an instruction. However, LDS and LDX locate a data in the second and third byte exceptionally. This addressing is a 2 or 3-byte instruction.

Direct Addressing

In this addressing mode, the second byte of an instruction shows the address where a data is stored. 256 bytes (\$0 through \$255) can be addressed directly. Execution times can be reduced by storing data in this area so it is recommended to make it RAM for users' data area in configurating a system. This is a 2-byte instruction, while 3 byte with regard to AIM, OIM, EIM and TIM.

Extended Addressing

In this mode, the second byte shows the upper 8 bit of the data stored address and the third byte the lower 8 bit. This indicates the absolute address of 3 byte instruction in the memory.

Indexed Addressing

The second byte of an instruction and the lower 8 bit of the index register are added in this mode. As for AIM, OIM, EIM and TIM, the third byte of an instruction and the lower 8 bits of the index register are added.

This carry is added to the upper 8 bit of the index register and the result is used for addressing the memory. The modified address is retained in the temporary address register, so the contents of the index register doesn't change. This is a 2-byte instruction except AIM, OIM, EIM and TIM (3-byte instruction).

Implied Addressing

An instruction itself specifies the address. That is, the instruction addresses a stack pointer, index register etc. This is a one-byte instruction.

Relative Addressing

The second byte of an instruction and the lower 8 bits of the program counter are added. The carry or borrow is added to the upper 8 bit. So addressing from -126 to +129 byte of the current instruction is enabled. This is a 2-byte instruction.

(Note) CLI, SEI Instructions and Interrupt Operation

When accepting the IRQ at a preset timing with the help of CLI and SEI instructions, more than 2 cycles are necessary between the CLI and SEI instructions. For example, the following program (a) (b) don't accept the IRQ but (c) accepts it.

•	•	
•	•	
CLI SEI	: CLI NOP SEI	CLI NOF NOF SEI
•		•
•	•	•
•	•	•
(a)	(b)	(c)

The same thing can be said to the TAP instruction instead of the CLI and SEI instructions.



Table 10 Accumulator, Memory Manipulation Instructions

							Add	dressi	ng l	Mod	les							6			on (iste		e
Operations	Mnemonic	IM	ME	D.	DIF	REC	T	IN	DE	×	EX.	TEN	1D	IME	PLIE	D	Boolean/ Arithmetic Operation	5	4	3	2	1	0
		OP	~	#	ОР	~	#	OP	~	#	ОР	~	#	ОР	~	#	Antimietic Operation	н	,	N	z	v	c
Add	ADDA	88	2	2	9В	3	2	AB	4	2	вв	4	3		T		A + M→ A	1	•	1	ī	\$	1
	ADDB	СВ	2	2	DB	3	2	EB	4	2	FB	4	3				B + M → B	:	•	1	1	1	1
Add Double	ADDD	СЗ	3	3	D3	4	2	E3	5	2	F3	5	3				A B+M·M+1→A·B	•	•	1	t	t	t
Add Accumulators	ABA	†	Ė	t	†	-	\vdash	_		t-	_	 	T	18	1	1	A + B → A	1	•	‡	1	1	1
Add With Carry	ADCA	89	2	2	99	3	2	A9	4	2	В9	4	3			_	A + M + C → A	:	•	;	1	1	1
	ADCB	C9	2	2	D9	3	2	E9	4	2	F9	4	3		1	Ι	B + M + C → B	1		ŧ	1	1	1
AND	ANDA	84	2	2	94	3	2	A4	4	2	В4	4	3		T		A·M → A	•	•	1	1	R	
•	ANDB	C4	2	2	D4	3	2	E4	4	2	F4	4	3		1		B·M → B		•	t	1	R	1
Bit Test	BITA	85	2	2	95	3	2	A5	4	2	B5	4	3			T	A·M	•	•	1	1	R	1
	BITB	C5	2	2	D5	3	2	E5	4	2	F5	4	3	1	!	\vdash	в·м	•	•	t	1	R	
Clear	CLR	+	1	Ť		-	Ť	6F	5	2	7F	5	3	t		-	00 → M	•	•	R	s	R	F
	CLRA	†	t	1		-	\vdash		Ť	Ť	-	Ť	Ė	4F	1	1	00 → A	•	•	R	s	R	F
	CLRB	1	t	\vdash	<u> </u>	-	T	<u> </u>	-	1	1	\vdash	-	5F	1	1	00 → B		•	R	s	R	F
Compare	CMPA	81	2	2	91	3	2	A1	4	2	B1	4	3	<u> </u>	1	T	A - M	•	•	1	1	1	1
	СМРВ	C1	2	2	D1	3	2	E1	4	2	F1	4	3	 -		t	B - M			1	1	1	1
Compare Accumulators	СВА		Ť	F.		Ť	Ī				-		Ė	11	1	1	A - B	•	•	:	1	1	1
Complement, 1's	COM			1		_	\vdash	63	6	2	73	6	3	†	_	Т	M → M	•	•	:	1	R	5
,	COMA	 	+	+	 	-		-	-	-			H	43	1	1	Ā → A	•	•	1	1	R	1
	COMB		1		<u> </u>	Г		1		1		\vdash	1	53	1	1	B → B	•	•	:	1	R	1
Complement, 2's	NEG	†	+	\vdash	t	\vdash	t^-	60	6	2	70	6	3		\vdash	t	00 - M → M	•	•	1	1	1	1
(Negate)	NEGA	1	†	1			T	1			 	m	1	40	1	1	00 - A → A	•	•	;	1	40	1
	NEGB	t^-					T						1	50	1	1	00 - B → B	•	•	1	1	(i)	0
Decimal Adjust, A	DAA		T	Г								T	Ī	19	2	1	Converts binary add of BCD characters into BCD format	•	•	:	:	1	(3
Decrement	DEC	†	+-	 	 	\vdash	t	6A	6	2	7A	6	3	†	† -		M - 1 → M	•	•	:	1	(4)	1
	DECA	+	+	\vdash	t —	\vdash	 	Ť	-	1		1	T	4A	1	1	A ~ 1 → A	•	•	1	1	(4)	t,
	DECB	1-	T		1	Г				1		1		5A	1	1	B - 1 → B	•	•	1	1	(4)	t
Exclusive OR	EORA	88	2	2	98	3	2	A8	4	2	88	4	3	<u> </u>	<u> </u>	_	A ⊕ M → A	•	•	1	1	R	t.
	EORB	C8	2	2	D8	3	2	E8	4	2	F8	4	3	 	†	\vdash	B ⊕ M→ B	•	•	1	1	R	t,
Increment	INC	+==	✝	Ť	-	<u> </u>	F	6C	6	2	7C	6	3	 	 	-	M + 1 → M	•		:	1	(3)	t,
	INCA	+	+	+-	<u> </u>	\vdash	 	-	-	-	-	+-	F	4C	1.	1	A + 1 → A	•	•	1	1	(5)	1
	INCB	+	+-	╁	 	+	╁	-	-	+	-	╁	t	5C		1	B + 1 → B			1	1	(5)	t,
Load	LDAA	86	2	2	96	3	2	A6	4	2	В6	4	3	-	Ė	Ť	M → A	•	•	1	1	R	t,
Accumulator	LDAB	C6	2	2	D6	3	2	E6	4	2	F6	4	3		 	t	M → B			1	1	R	t,
Load Double Accumulator	LDD	cc	3	3	DC	4	2	EC	5	2	FC	5	3		T		M + 1 → B, M → A	•	•	:	1	R	
Multiply Unsigned	MUL	t^{-}	1	T	t^{-}	T				T	<u> </u>	T	1	3D	7	1	A x B → A : B	•	•	•	•	•	10
OR, Inclusive	ORAA	8A	2	2	9A	3	2	AA	4	2	ВА	4	3	<u> </u>	Ė	t	A + M → A		•	ī	1	R	1
. ,	ORAB	CA	2	2	DA	3	2	EA	4	2	FA	4	3	 	+-	\vdash	B + M → B	•	•	1	1	R	١,
Push Data	PSHA	-	╀	F	-	F	F		Ė	F	-	+	-	36	4	1	A → Msp, SP – 1 → SP	•	•	•	•	•	t
	PSHB	+-	+	t	t	+	+	-	-	+		t	-	37	4	1	B → Msp, SP – 1 → SP	•	•	•	•	•	t,
Pull Data	PULA	+-	1	T	<u> </u>		<u> </u>		†	\vdash		†	1	32	3	1	SP + 1 → SP, Msp → A	•	•	•	•	•	t.
	PULB	 	t	t	 	1	1		-		_	t -	1	33	3	1	SP + 1 → SP, Msp → B	•	•	•	•	•	t
Rotate Left	ROL	†	+	T	\vdash	<u> </u>	T	69	6	2	79	6	3	-	Ť	Ė		•	•	1	1	(6)	+
	ROLA	+	+	+-	+-	\vdash	-	-	Ť	<u> </u>	1.5	Ť	۲	49	1	1	M) 4-4	-	•	1	1	6	t
	ROLB	+	+	\vdash	-	-	+-	-	-	+	-	+	\vdash	59	+	1	B C 67 60	•	•	1	1	(6)	Ļ
Rotate Right	ROR	+	+	+	+	-	+	66	6	2	76	6	3	۲	+ `	<u>ا</u>	4		•	1	1	6	ł
	RORA	+-	+	+	-	-	\vdash	-	Ť	Ť	-	۲	۲	46	1	1	~) 	•	•	1	1	6	t
	RORB	+	+-	+		₩-	+		-	+	-	+	-	56	1	1	C b7 b0	•	•	1	1	6	t

(Note) Condition Code Register will be explained in Note of Table 13.



Condition Code Addressing Modes Register Roolean/ Operations Mnemonic DIRECT INDEX EXTEND 4 3 2 1 0 Arithmetic Operation OP OP OP NZV С 78 3 • t t 6 t Shift Left ASL 6 2 6 Arithmetic ASLA 48 1 1 • • : : 6 : 58 1 1 • : : **6** ASLB • Double Shift • : : 6 ASLD 05 1 Left Arithmetic 67 6 2 77 6 3 • **\$ \$ 6 \$** Shift Right ASR Arithmetic 47 1 1 • t t 6 t ASRA • : : 6 : ASRB 57 1 1 Shift Right 64 6 2 74 6 3 • • R 1 6 1 LSR Logical • • R 1 6 1 1 1 LSRA 44 54 1 1 • R 1 6 1 LSRB • ACC A/ ACC B Double Shift Right Logical • R : 6 : 1 LSRD 04 1 97 3 2 A7 4 2 B7 4 3 • 1 1 R • A - M • Store STAA Accumulator D7 3 2 E7 4 2 F7 4 3 B → M • t t R • STAR Store Double A → M B → M + 1 • | 1 | 1 | R 4 2 ED 5 2 FD 5 3 STD Accumulator • 1 1 1 1 2 2 90 3 2 A0 4 2 B0 4 3 $A - M \rightarrow A$ • Subtract SUBA • 1 1 1 1 B - M → B SUBB CO 2 2 D0 3 2 E0 4 2 F0 4 3 • 3 3 93 4 2 A3 5 2 B3 5 3 A : B - M : M + 1 - A : B • 1 1 1 1 Double Subtract SUBD Subtract Accumulators • | : | : | : SRA 10 A - B → A 2 2 92 3 2 A2 4 2 B2 4 3 A - M - C → A • 1 1 t SBCA 82 Subtract With Carry 2 2 D2 3 2 E2 4 2 F2 4 3 B - M - C → B 0 1 1 1 1 SBCB • • • 1 1 R • 16 1 1 A → B Transfer TAR 17 1 1 B → A • • ‡ ‡ R • TBA Test Zero or TST 6D 4 2 7D 4 3 M - 00 • • 1 1 R R 4D 1 1 A - 00 • • ‡ ‡ R R TSTA B - 00 • 1 1 R R TSTB 1 And Immediate AIM 6 3 61 7 3 M-IMM→M • 1 1 R • • 72 6 3 62 7 3 **OR** Immediate OIM M+IMM →M • 1 1 R • • 1 : R • **EOR Immediate** FIM 75 6 3 65 7 3 M+IMM →M 7B 4 3 6B 5 3 M.IMM Test Immediate TIM • • 1 1 R

Table 10 Accumulator, Memory Manipulation Instructions

(Note) Condition Code Register will be explained in Note of Table 13.

Additional Instruction

In addition to the HD6801 instruction set, the HD6303X prepares the following new instructions.

$$AIM \ldots (M) \cdot (IMM) \rightarrow (M)$$

Executes "AND" operation to immediate data and the memory contents and stores its result in the memory.

$$OIM \ldots \ldots (M) + (IMM) \rightarrow (M)$$

Executes "OR" operation to immediate data and the memory contents and stores its result in the memory.

$$EIM \dots (M) \oplus (IMM) \rightarrow (M)$$

Executes "EOR" operation to immediate data and the memory contents and stores its result in the memory.

Executes "AND" operation to immediate data and changes the relative flag of the condition code register.

These area 3-byte instructions; the first byte is op code, the second immediate data and the third address modifier.

$$XGDX \dots (ACCD) \leftrightarrow (IX)$$

Exchanges the contents of accumulator and the index register.

SLP

Goes to the sleep mode. Refer to "LOW POWER DIS-SIPATION MODE" for more details of the sleep mode.



Table 11 Index Register, Stack Manipulation Instructions

							Add	iress	ing	Mod	des						Boolean/	(on (Cod	e
Pointer Operations	Mnemonic	IM	ME	D.	DI	REC	CT.	IN	DE	×	EX.	EN	D	IMP	LIE	D	Arithmetic Operation	5	4	3	2	1	0
		OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#		Н	1	N	z	V	C
Compare Index Reg	CPX	8C	3	3	9C	4	2	AC	5	2	вс	5	3				X - M·M + 1	•	•	:	‡	:	:
Decrement Index Reg	DEX													09	1	1	X – 1 → X	•	•	•	:	•	•
Decrement Stack Pntr	DES													34	1	1	SP - 1 → SP	•	•	•	•	•	•
Increment Index Reg	INX	T		T -										80	1	1	X + 1 → X	•	•	•	t	•	•
Increment Stack Pntr	INS	T				T	T							31	1	1	SP + 1 → SP	•	•	•	•	•	•
Load Index Reg	LDX	CE	3	3	DE	4	2	EE	5	2	FE	5	3				$M \rightarrow X_H$, $(M+1) \rightarrow X_L$	•	•	Ĵ,	1	R	•
Load Stack Pntr	LDS	8E	3	3	9E	4	2	AE	5	2	BE	5	3				$M \rightarrow SP_H$, $(M+1) \rightarrow SP_L$	•	•	·7	1	R	•
Store Index Reg	STX	T	Ī	Ι	DF	4	2	EF	5	2	FF	5	3				$X_H \rightarrow M, X_L \rightarrow (M+1)$	•	•	.7	‡	R	•
Store Stack Pntr	STS	T			9F	4	2	AF	5	2	BF	5	3				$SP_H \rightarrow M, SP_L \rightarrow (M+1)$	•	•	7	1	R	•
Index Reg → Stack Pntr	TXS	T				T								35	1	1	X - 1 → SP	•	•	•	•	•	•
Stock Pntr → Index Reg	TSX	1												30	1	1	SP + 1 → X	•	•	•	•	•	•
Add	ABX					T								3A	1	1	B + X → X	•	•	•	•	•	•
Push Data	PSHX					T								3C	5	1	X _L → M _{SP} , SP = 1 → SP	•	•	•	•	•	•
		1	1		1	1		İ					1	1			X _H → M _{sp} , SP - 1 → SP			}			j
Puli Data	PULX	T		Γ					T					38	4	1	SP + 1 → SP, M _{sp} → X _H	•	•	•	•	•	•
		1															SP + 1 → SP, M _{SP} → X _L						
Exchange	XGDX		T			T	Τ				1	Г		18	2	1	ACCDIX	•	•	•	•		

(Note) Condition Code Register will be explained in Note of Table 13.

Table 12 Jump, Branch Instructions

							Ad	dress	ing	Мо	des							C			on l		le
Operations	Mnemonic	REL	ATI	VE	DII	REC	T	IN	DE:	×	EX	TEN	D	IMP	LIE	D	Branch Test	5	4	3	2	1	0
		OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#		Н	1	N	z	v	С
Branch Always	BRA	20	3	2													None	•	•	•	•	•	•
Branch Never	BRN	21	3	2													None	•	•	•	•	•	•
Branch If Carry Clear	BCC	24	3	2													C = 0	•	•	•	•	•	•
Branch If Carry Set	BCS	25	3	2													C = 1	•	•	•	•	•	•
Branch If = Zero	BEQ	27	3	2									Γ				Z = 1	•	•	•	•	•	•
Branch If ≥ Zero	BGE	2C	3	2									Γ				N + V = 0	•	•	•	•	•	•
Branch If > Zero	BGT	2E	3	2													Z + (N + V) = 0	•	•	•	•	•	•
Branch If Higher	ВНІ	22	3	2									T				C + Z = 0	•	•	•	•	•	•
Branch If ≤ Zero	BLE	2F	3	2									Т				Z + (N ① V) = 1	•	•	•	•	•	•
Branch If Lower Or Same	BLS	23	3	2													C + Z = 1	•	•	•	•	•	•
Branch If < Zero	BLT	2D	3	2									Γ				N ⊕ V = 1	•	•	•	•	•	•
Branch If Minus	BMI	2B	3	2		1	1					1	T		1		N = 1	•	•	•	•	•	•
Branch If Not Equal Zero	BNE	26	3	2													Z = 0	•	•	•	•	•	•
Branch If Overflow Clear	BVC	28	3	2													V = 0	•	•	•	•	•	•
Branch If Overflow Set	BVS	29	3	2		Ī											V = 1	•	•	•	•	•	•
Branch If Plus	BPL	2A	3	2					П				Γ				N = 0	•	•	•	•	•	•
Branch To Subroutine	BSR	8D	5	2														•	•	•	•	•	•
Jump	JMP						1	6E	3	2	7E	3	3				1	•	•	•	•	•	•
Jump To Subroutine	JSR			Τ	9D	5	2	AD	5	2	BD	6	3					•	•	•	•	•	•
No Operation	NOP									ļ			Ī	01	1	1	Advances Prog. Cntr. Only	•	•	•	•	•	•
Return From Interrupt	RTI	T		Г	1							1		3B	10	1		1 -		- (8	_	=
Return From Subroutine	RTS					Γ								39	5	1		•	•	•	•	•	•
Software Interrupt	SWI			T	1	1							T	3F	12	1	1	•	s	•	•	•	•
Wait for Interrupt*	WAI	T		Г	T		Γ			T		Π	T	3E	9	1		•	9,	•	•	•	•
Sleep	SLP	†	\vdash	T	†	1	\vdash	_	\vdash	\vdash	1	1	1	1A	4	1	<u> </u>	1.	•	•	•		

(Note) *WAI puts R/ \overline{W} high; Address Bus goes to FFFF; Data Bus goes to the three state. Condition Code Register will be explained in Note of Table 13.



Table 13 Condition Code Register Manipulation Instructions

		Addre	ssingN	Nodes		С	ondit	ion C	ode f	Regis	ter
Operations	Mnemonic	IM	PLIE	D	Boolean Operation	5	4	3	2	1	0
		OP	~	#		н	1	N	Z	V	C
Clear Carry	CLC	ОС	1	1	0 → C	•	•	•	•	•	R
Clear Interrupt Mask	CLI	OE	1	1	0 → 1	•	R	•	•	•	•
Clear Overflow	CLV	0A	1	1	0 → V	•	•	•	•	R	•
Set Carry	SEC	OD	1	1	1 → C	•	•	•	•	•	S
Set Interrupt Mask	SEI	OF	1	1	1 → 1	•	S	•	•	•	•
Set Overflow	SEV	ОВ	1	1	1 → V	•	•	•	•	S	•
Accumulator A → CCR	TAP	06	1	1	A→ CCR	_		_ (0		
CCR → Accumulator A	TPA	07	1	1	CCR → A	•	•		•	•	

CONDITION CODE SYMBOLS

Interrupt mask

Zero (byte)

Reset Always

Not Affected

Set Always

Negative (sign bit)

н

R

Half-carry from bit 3 to bit 4

Overflow, 2's complement

Carry/Borrow from/to bit 7

Set if true after test or clear

LEGEND

- OP Operation Code (Hexadecimal)
- ~ Number of MCU Cycles

MSP Contents of memory location pointed to by Stack Pointer

- # Number of Program Bytes
- Arithmetic Plus
- Arithmetic Minus
- Boolean AND
- + Boolean Inclusive OR
- ⊕ Boolean Exclusive OR
- M Complement of M
 → Transfer into
- 0 Bit = Zero
- 00 Byte = Zero
- (Note) Condition Code Register Notes: (Bit set if test is true and cleared otherwise)
 - (Bit V) Test: Result = 10000000?
 - (Bit C) Test: Result \(\frac{1}{2} \) 00000000?
 - (3) (Bit C) Test: BCD Character of high-order byte greater than 10? (Not cleared if previously set)
 - (Bit V) Test: Operand = 10000000 prior to execution?
 - (Bit V) Test: Operand = 01111111 prior to execution?
 - (Bit V) Test: Set equal to N⊕ C = 1 after the execution of instructions
 - (7) (Bit N) Test: Result less than zero? (Bit 15=1)
 - (8) (All Bit) Load Condition Code Register from Stack.
 - (9) (Bit 1) Set when interrupt occurs. If previously set, a Non-Maskable Interrupt is required to exist the wait state.
 - (All Bit) Set according to the contents of Accumulator A.
 - (II) (Bit C) Result of Multiplication Bit 7=1? (ACCB)

Table 14 OP-Code Map

OP						ACC	ACC	IND	EXT		ACCA	or SP			ACCE	or X		
COD	E					A	В	IND	DIR	IMM	DIR	IND	EXT	IMM	DIR	IND	EXT	1
√ H	ı	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	1
ro ,		0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	1
0000	0		SBA	BRA	TSX		N	EG	************				S	UB				0
0001	1	NOP	CBA	BRN	INS			A	IM				CI	MP				1
0010	2			ВНІ	PULA			0	IM				SI	ВС				2
0011	3			BLS	PULB		C	MC			su	BD			AD	DD .		3
0100	4	LSRD		BCC	DES		L	SR					Al	ND				4
0101	5	ASLD		BCS	TXS			E	IM				В	IT				5
0110	6	TAP	TAB	BNE	PSHA		ROR						LC	DA .				6
0111	7	TPA	TBA	BEQ	PSHB		A	SR				STA				STA		7
1000	8	INX	XGDX	BVC	PULX		Α	SL					E	ÖR				8
1001	9	DEX	DAA	BVS	RTS		R	OL					Al	DC				9
1010	Α	CLV	SLP	BPL	ABX		D	EC					01	RA				A
1011	В	SEV	ABA	BMI	RTI			Т	IM				ΑΊ	DD				В
1100	С	CLC		BGE	PSHX		11	VC.			CI	PX			L	DD		С
1101	D	SEC		BLT	MUL		TST			BSR		JSR				STD		D
1110	E	CLI		BGT	WAI		JMP			LDS				LDX				
1111	F	SEI		BLE	SWI		CLR					STS		S.				F
		0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F	T

^{&#}x27;UNDEFINED OP CODE

^{*}Only each instructions of AIM, OIM, EIM, TIM

CPU OPERATION

CPU Instruction Flow

When operating, the CPU fetches an instruction from a memory and executes the required function. This sequence starts with \overline{RES} cancel and repeats itself limitlessly if not affected by a special instruction or a control signal. SWI, RTI, \overline{WAI} and \overline{SLP} instructions are to change this operation, while \overline{NMI} , $\overline{IRQ_1}$, $\overline{IRQ_2}$, $\overline{IRQ_3}$, \overline{HALT} and \overline{STBY} are to control it. Fig. 24 gives the CPU mode transition and Fig. 25 the CPU system flow chart. Table 15 shows CPU operating states and port states.

• Operation at Each Instruction Cycle

Table 16 provides the operation at each instruction cycle. By the pipeline control of the HD6303X, MULT, PUL, DAA and XGDX instructions etc. prefetch the next instruction. So attention is necessary to the counting of the instruction cycles because it is different from the existent one----op code fetch to the next instruction op code.

Table 15 (CPU	Operation	State	and Port	State
------------	-----	-----------	-------	----------	-------

Port	Reset	STBY***	HALT	Sleep	
$A_0 \sim A_7$	0 ~ A₁ H		Т	Н	
Port 2	2 T T		Keep	Keep	
$D_0 \sim D_7$	~ D ₇ T T		Т	Т	
$A_8 \sim A_{15}$	Н	Т	Т	Н	
Port 5	Т	Т	Т	Т	
Port 6	Т	Т	Keep	Keep	
Control Signal	*	Т	**	*	

H; High, L; Low, T; High Impedance




Figure 24 CPU Operation Mode Transition

^{*} RD, WR, R/W, LIR = H, BA = L

^{**} RD, WR, R/W = T, LIR, BA = H

^{***} E pin goes to high impedance state.




Figure 25 HD6303X System Flow Chart

Table 16 Cycle-by-Cycle Operation

	s Mode & ructions	Cycles	Cycle	Address Bus	RW	RD	WR	LIR	Data Bus
MMEDIA	ATE				1				
ADC	ADD	1	1	Op Code Address + 1	1	0	1 1	1	Operand Data
AND	BIT		2	Op Code Address + 2	1 1	0	1	0	Next Op Code
CMP	EOR	2	_	-,		-			
LDA	ORA	-							
SBC	SUB								
ADDD	CPX		1	Op Code Address + 1	1	0	1	1	Operand Data (MSB)
LDD	LDS	3	2	Op Code Address+2	1	ō	1	1	Operand Data (LSB)
LDX	SUBD		3	Op Code Address + 3	i	o	i	Ö	Next Op Code
				op code Address 10			<u> </u>		THEAT OF COUC
DIRECT	485								
ADC	ADD		1	Op Code Address + 1	1	0	1	1	Address of Operand (LSE
AND	BIT	_	2	Address of Operand	1	0	1	1	Operand Data
CMP	EOR	3	3	Op Code Address+2	1	0	1	0	Next Op Code
LDA	ORA							İ	į
SBC	SUB				1				
STA		_	1	Op Code Address + 1	1	0	1	1	Destination Address
		3	2	Destination Address	0	1	0	1	Accumulator Data
		ļ	3	Op Code Address + 2	1	0	1	0	Next Op Code
ADDD	CPX		1	Op Code Address + 1	1	0	1	1	Address of Operand (LSE
LDD	LDS	4	2	Address of Operand	1	0	1	1	Operand Data (MSB)
LDX	SUBD		3	Address of Operand + 1	1	0	1	1	Operand Data (LSB)
			4	Op Code Address + 2	1	0	1	0	Next Op Code
STD	STS		1	Op Code Address + 1	1	0	1	1	Destination Address (LSE
STX		4	2	Destination Address	0	1	0	1	Register Data (MSB)
		-	3	Destination Address + 1	0	1	0	1	Register Data (LSB)
		1	4	Op Code Address + 2	1	0	1	0	Next Op Code
JSR			1	Op Code Address + 1	1	0	1	1	Jump Address (LSB)
			2	FFFF	1	1	1	1	Restart Address (LSB)
		5	3	Stack Pointer	0	1	0	1	Return Address (LSB)
		4	Stack Pointer - 1	0	1	0	1	Return Address (MSB)	
		5	Jump Address	1	0	1	0	First Subroutine Op Code	
TIM			1	Op Code Address + 1	1	0	1	1	Immediate Data
		4	2	Op Code Address + 2	1	0	1	1	Address of Operand (LSE
		4	3	Address of Operand	1	0	1	1	Operand Data
			4	Op Code Address + 3	1	0	1	0	Next Op Code
AIM	EIM		1	Op Code Address + 1	1	0	1	1	Immediate Data
OIM			2	Op Code Address + 2	1	0	1	1	Address of Operand (LSE
			3	Address of Operand	1	0	1	1	Operand Data
		6	4	FFFF	1	1	1	1	Restart Address (LSB)
			5	Address of Operand	0	1	0	1	New Operand Data
			6	Op Code Address+3	1	0	1	0	Next Op Code



Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	RD	WR	LIR	Data Bus
INDEXED								
JMP	T	1	Op Code Address + 1	1	0	1	1	Offset
	3	2	FFFF	1	1	1	1	Restart Address (LSB)
		3	Jump Address	1	0	1	0	First Op Code of Jump Routine
ADC ADD	†	1	Op Code Address + 1	1	0	1	1	Offset
AND BIT		2	FFFF	1	1	1	1	Restart Address (LSB)
CMP EOR	4	3	IX+Offset	1	0	1	1	Operand Data
LDA ORA	4	4	Op Code Address+2	1	0	1	0	Next Op Code
SBC SUB								
TST]
STA		1	Op Code Address + 1	1	0	1	1	Offset
	4	2	FFFF	1	1	1	1	Restart Address (LSB)
	7	3	IX+Offset	0	1	0	1	Accumulator Data
		4	Op Code Address+2	1	0	1	0	Next Op Code
ADDD		1	Op Code Address + 1	1	0	1	1	Offset
CPX LDD		2	FFFF	1	1	1	1	Restart Address (LSB)
LDS LDX	5	3	IX+Offset	1	0	1	1	Operand Data (MSB)
SUBD		4	IX + Offset + 1	1	0	1	1	Operand Data (LSB)
		5	Op Code Address+2	1	0	1	0	Next Op Code
STD STS	İ	1	Op Code Address + 1	1	0	1	1	Offset
STX	_	2	FFFF	1 1	1	1	1	Restart Address (LSB)
	5	3	IX+Offset	0	1	0	1	Register Data (MSB)
	ł	4	IX+Offset+1	0	1	0	1	Register Data (LSB)
		5	Op Code Address + 2	1 1	0	1	0	Next Op Code
JSR		1	Op Code Address + 1	1	0	1	1	Offset
	-	2	FFFF	1	1	1	1	Restart Address (LSB)
	5	3	Stack Pointer	0	1	0	1	Return Address (LSB)
	İ	5	Stack Pointer – 1	0	1 0	0	1 0	Return Address (MSB)
ASL ASR		1	IX+Offset Op Code Address+1	+ ;	0	1	1	First Subroutine Op Code Offset
ASL ASR COM DEC		2	FFFF		1	1	1	Restart Address (LSB)
INC LSR		3	IX+Offset	1 ;	0	1	1	Operand Data
NEG ROL	6	4	FFFF	li	1	i	1	Restart Address (LSB)
ROR		5	IX+Offset	0	li	Ö	1	New Operand Data
non		6	Op Code Address + 1	1	o	1	o	Next Op Code
TIM		1-1-	Op Code Address + 1	$+\dot{\tau}$	0	 	1	Immediate Data
		2	Op Code Address+2	l i	ō	i	1	Offset
	5	3	FFFF	li	1	1	1	Restart Address (LSB)
	-	4	IX+Offset	l i	0	1	1	Operand Data
		5	Op Code Address+3	1	0	1	0	Next Op Code
CLR	+	1	Op Code Address + 1	1	0	1-1-	1	Offset
		2	FFFF	1 1	1	1	1	Restart Address (LSB)
	5	3	IX+Offset	1	0	1	1	Operand Data
		4	IX+Offset	0	1	0	1	00
		5	Op Code Address + 2	1 1	0	1	0	Next Op Code
AIM EIM	1	1	Op Code Address + 1	1	0	1	1	Immediate Data
OIM	1	2	Op Code Address + 2	1	0	1	1	Offset
	1	3	FFFF	1	1	1	1	Restart Address (LSB)
	7	4	IX+Offset	1	0	1	1	Operand Data
	1	5	FFFF	1	1	1	1	Restart Address (LSB)
	1	6	IX+Offset	0	1	0	1	New Operand Data
	1	7	Op Code Address+3	1	0	1	0	Next Op Code



Address Mod Instruction	Cvi	cles	Cycle #	Address Bus	R/W	RD	WR	LIR	Data Bus
EXTEND									
JMP	- :		1	Op Code Address + 1	1	0	1	1	Jump Address (MSB)
	(;	3	2	Op Code Address + 2	1	0	1	1	Jump Address (LSB)
	:		3	Jump Address	1	0	1	0	Next Op Code
ADC ADD	TST '		1 1	Op Code Address + 1	1 1	0	1	1	Address of Operand (MSB
AND BIT	1	4	2	Op Code Address + 2	1	0	1	1	Address of Operand (LSB)
CMP EOR		4	3	Address of Operand	1 1	0	1	1	Operand Data
LDA ORA			4	Op Code Address + 3	1	0	1	0	Next Op Code
SBC SUB									
STA	+	•	1 '	Op Code Address + 1	1	0	1	1	Destination Address (MSB
		4	2	Op Code Address + 2	1 1	0	1	1	Destination Address (LSB)
	•	4	3	Destination Address	0 .	1	0	1	Accumulator Data
	1		4	Op Code Address+3	1	0	1	0	Next Op Code
ADDD	†	- •	1 1	Op Code Address + 1	1 1	0	1	1	Address of Operand (MSB
CPX LDD			2	Op Code Address + 2	1 1	0	1	1	Address of Operand (LSB)
LDS LDX		5	3	Address of Operand	1	0	1	1	Operand Data (MSB)
SUBD			4	Address of Operand + 1	1	0	1	1	Operand Data (LSB)
			5	Op Code Address+3	1 .	0	1	0	Next Op Code
STD STS	;	٠,	1 '	Op Code Address + 1	1 1	0	1	1	Destination Address (MSB
STX			2	Op Code Address+2	1	0	1	1	Destination Address (LSB)
		5	3	Destination Address	0	1	0	1	Register Data (MSB)
			4	Destination Address + 1	0	1	0	1	Register Data (LSB)
			5	Op Code Address+3	1	0	1	0	Next Op Code
JSR	+ -		1 1	Op Code Address + 1	· 1 ·	0	1	1	Jump Address (MSB)
	,		2	Op Code Address + 2	1	0	1	1	Jump Address (LSB)
		_ '	3	FFFF	1	1	1	1	Restart Address (LSB)
	!	6	4	Stack Pointer	0	1	0	1	Return Address (LSB)
			5	Stack Pointer - 1	0	1	0	1	Return Address (MSB)
			6	Jump Address	1 1	0	1	0	First Subroutine Op Code
ASL ASR			1 1	Op Code Address + 1	1	0	1	1	Address of Operand (MSB
COM DEC	:	į	2	Op Code Address + 2	1	0	1	1	Address of Operand (LSB)
INC LSR		_	3	Address of Operand	. 1	0	1	1	Operand Data
NEG ROL	. !	6	4	FFFF	1	1	1	1	Restart Address (LSB)
ROR			5	Address of Operand	0	1	0	1	New Operand Data
	,		6	Op Code Address+3	1	Ó	1	0	Next Op Code
CLR	:		. ĭ .	Op Code Address + 1	1 1	0	1	1	Address of Operand (MSB
			2	Op Code Address + 2	1	ŏ	1	1	Address of Operand (LSB)
	1	5	3	Address of Operand	i	0	1	1	Operand Data
			4	Address of Operand	ò	. 1	o	1	99
			5	Op Code Address+3	1	0	1	0	Next Op Code

Address I Instruc		Cycles	Cycle #	Address Bus	R/W	RD	WR	LIR	Data Bus
MPLIED									
ABA A	ABX		1	Op Code Address + 1	1	0	1	0	Next Op Code
ASL A	ASLD				1				
ASR C	CBA				1				
CLC C	CLI				1		l		
CLR C	CLV				l l				
COM E	DEC								
DES D	DEX								
	NS								
	.SR	1							
	ROL	'							
	NOP				- 1	i			
	SEC						1		
	SEV								
	TAP					İ			
	TPA				1				
	rsx				1				
TXS	37								
	KGDX	 	1	Op Code Address + 1	+	0	1	0	Next Op Code
DAA A	NGDA	2	2	FFFF	li	1	1	1	Restart Address (LSB)
PULA F	PULB	-	1	Op Code Address+1	+ -	0	1	Ö	Next Op Code
FULA F	OLB	3	2	FFFF	li	1	1	1	Restart Address (LSB)
		3	3	Stack Pointer + 1	li	6	1	1	
DCIIA F	PSHB		1	Op Code Address+1	 	0	1	1	Data from Stack
PSHA P	2010			FFFF	1 1	-	1	1	Next Op Code
		4	2		6	1		1	Restart Address (LSB)
	I		4	Stack Pointer	1		0		Accumulator Data
5.0.0				Op Code Address + 1		0	1	0	Next Op Code
PULX			1	Op Code Address + 1	1	0	1	0	Next Op Code
		4	2	FFFF	1	1	1	1	Restart Address (LSB)
			3	Stack Pointer + 1	1	0	1	1	Data from Stack (MSB)
			4	Stack Pointer + 2	1	0	1	1	Data from Stack (LSB)
PSHX			1	Op Code Address + 1	1	0	1	1	Next Op Code
		1 _	2	FFFF	1	1	1	1	Restart Address (LSB)
		5	3	Stack Pointer	0	1	0	1	Index Register (LSB)
			4	Stack Pointer - 1	0	1	0	1	Index Register (MSB)
			5	Op Code Address + 1	1	0	1	0	Next Op Code
RTS	S		1	Op Code Address + 1	1	0	1	1	Next Op Code
			2	FFFF	1	1	1	1	Restart Address (LSB)
	5	3	Stack Pointer + 1	1	0	1	1	Return Address (MSB)	
		4	Stack Pointer + 2	1	0	1	1	Return Address (LSB)	
			5	Return Address	1	0	1	0	First Op Code of Return Routing
MUL			1	Op Code Address + 1	1	0	1	0	Next Op Code
			2	FFFF	1	1	1	1	Restart Address (LSB)
		1	3	FFFF	1	1	1	1	Restart Address (LSB)
		7	4	FFFF	1	1	1	1	Restart Address (LSB)
			5	FFFF	1	1	1	1	Restart Address (LSB)
		1	6	FFFF	1	1	1	1	Restart Address (LSB)
			7	FFFF	1	1	1	1	Restart Address (LSB)



Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	RD	WR	LIR	Data Bus
MPLIED								
WAI	T	1	Op Code Address + 1	1	0	1	1	Next Op Code
	i	2	FFFF	1	1	1	1	Restart Address (LSB)
		3	Stack Pointer	0	1	0	1	Return Address (LSB)
		4	Stack Pointer – 1	ō	1	o	1	Return Address (MSB)
	9	5	Stack Pointer - 2	0	1	0	1	Index Register (LSB)
		6	Stack Pointer - 3	ŏ	1	o	1	Index Register (MSB)
		7	Stack Pointer – 4	ő	1	ō	i	Accumulator A
		8	Stack Pointer – 5	o	1	ō	1	Accumulator B
		9	Stack Pointer - 6	ő	1	ő	1	Conditional Code Register
RTI	+	1	Op Code Address + 1	1	0	1	1	Next Op Code
1111		2	FFFF	i	1	i	1	Restart Address (LSB)
		3	Stack Pointer + 1	1	Ö	l i	1	Conditional Code Register
	i	4	Stack Pointer + 2	i	0	i	1	Accumulator B
	1	5	Stack Pointer + 2	1	0	i	l i	Accumulator A
	10	6	Stack Pointer + 4	1	0	i	1	Index Register (MSB)
		7		1	0	1 1	l i	
	1	8	Stack Pointer + 5	1	0			Index Register (LSB)
			Stack Pointer + 6			1		Return Address (MSB)
		9	Stack Pointer + 7	1	0	1	0	Return Address (LSB)
		10	Return Address	1	0	1 1		First Op Code of Return Routin
SWI	1	1	Op Code Address + 1	1	0	1	1	Next Op Code
		2	FFFF	1	1	1	1	Restart Address (LSB)
	1	3	Stack Pointer	0	1	0	1	Return Address (LSB)
	ļ	4	Stack Pointer – 1	0	1	0	1	Return Address (MSB)
		5	Stack Pointer – 2	0	1	0	1	Index Register (LSB)
	12	6	Stack Pointer – 3	0	1	0	1	Index Register (MSB)
	1 '2	7	Stack Pointer – 4	0	1	0	1	Accumulator A
		8	Stack Pointer – 5	0	1	0	1	Accumulator B
	1	9	Stack Pointer – 6	0	1	0	1	Conditional Code Register
		10	Vector Address FFFA	1	0	1	1	Address of SWI Routine (MSB
		11	Vector Address FFFB	1	0	1	1	Address of SWI Routine (LSB)
		12	Address of SWI Routine	1	0	1	0	First Op Code of SWI Routine
SLP		1	Op Code Address + 1	1	0	1	1	Next Op Code
		2	FFFF	1	1	1	1	Restart Address (LSB)
	4	Sleep						
	1		i			1 1		
		3	FFFF	i	i	li	i	Restart Address (LSB)
		4	Op Code Address + 1	1	0	i i	Ó	Next Op Code
,		1	op code Address : 1		L			THOM OF GOOD
RELATIVE						,		T
BCC BCS		1	Op Code Address + 1	1	0	1	1	Branch Offset
BEQ BGE	3	2	FFFF	1	1	1	1	Restart Address (LSB)
BGT BHI	-	3	Branch Address····Test="1"	1	0	1	0	First Op Code of Branch Routi
BLE BLS			Op Code Address + 1 ··· Test = "0"				-	Next Op Code
BLT BMT	-							
BNE BPL	İ			1				
BRA BRN								
BVC BVS		L						
BSR		1	Op Code Address + 1	1	0	1	1	Offset
	ł	2	FFFF	1	1	1	1	Restart Address (LSB)
	1							
	5	3	Stack Pointer	0	1	0	1	Return Address (LSB)
	5	3	Stack Pointer Stack Pointer – 1	0	1	0	1	Return Address (LSB) Return Address (MSB)

HD6303Y, HD63A03Y, HD63B03Y CMOS MPU (Micro Processing Unit)

The HD6303Y is a CMOS 8-bit micro processing unit which contains a CPU compatible with the HD6301V1, 256 bytes of RAM, 24 parallel I/O Pins, Serial Communication Interface (SCI) and two timers.

■ FEATURES

- Instruction Set Compatible with the HD6301 Family
- Abundant On-chip Resources
 - · 256 Bytes of RAM
 - 24 Parallel I/O Pins
 - · Handshake Interface (Port 6)
 - · Darlington Transistor Direct Drive (Port 2, 6)
 - 16-bit Programmable Timer
 - /1 Input Capture Register
 - 1 Free Running Counter
 - 2 Output Compare Registers
 - · 8-Bit Reloadable Timer
 - 1 8-bit Up Counter
 - 1 Time Constant Register
 - · Serial Communication Interface

Asynchronous Mode

(8 Transmit Formats Hardware Parity

Clocked Synchronous Mode

- Interrupt − 3 External, 7 Internal
- CPU Functions
 - · Memory Ready, Auto Memory Ready
 - Halt
 - Error Detection


(Address Trap, Op-code Trap)

- Up to 65k Bytes Address Space
- Low Power Dissipation Mode
 - Sleep
- · Standby (Hardware Set, Software Set)
- Wide Range of Operation

$$\begin{array}{lll} V_{CC} = 3 \text{ to } 6 \text{ V} & \text{ (f = 0.1 to 0.5 MHz)} \\ V_{CC} = 5 \text{V} \pm 10\% & \text{ (f = 0.1 to 1.0 MHz; HD6303Y)} \\ f = 0.1 \text{ to } 1.5 \text{ MHz; HD63A03Y} \\ f = 0.1 \text{ to } 2.0 \text{ MHz; HD63B03Y)} \end{array}$$

Minimum Instruction Cycle Time: 0.5 μs (f = 2.0 MHz)

-ADVANCE INFORMATION-




■ PIN ARRANGEMENT

HD6303YP, HD63A03YP, HD63B03YP

64 E 63 RD Vss 🔟 O XTAL 2 62 WR 61 R/W EXTAL 3 MP_o 4 MP, 5 60 LIR 59 BA 58 D₀ 57 D₁ 56 D₂ 55 D₃ 54 D₄ STBY 7 NMI B P₂₀ 9 P21 10 P22 11 P23 12 53 Ds 52 Ds 51 Dr 50 As 49 As 48 As 47 As P24 13 P₂₅ 14 P26 15 P2, 16 46 A4 45 As 44 A6 43 A7 Pse 23 42 V_{SS} 41 A, 40 A, Ps, 24 P₆₀ 25 39 A10 Pe1 26 P62 27 38 A., 37 Aı2 P₆₃ 28 P₆₄ 29 P₆₅ 30 36 A13 35 A 14 34 A 15 P66 31 33 v_{cc} Pe7 32 (Top View)

HD6303YF, HD63A03YF, HD63B03YF



(Top View)

■ BLOCK DIAGRAM MP₀ MP₁ RES STBY NMI Vcc-VSS -Vss -RD IRO, XTAL EXTAL P₂₀ (Tin) WR P21 (Tout1) CPU R/W PORT2 DDR LIR P22 (SCLK) PORT 2 BA P₂₃(Rx) P₂₄ (Tx) P₂₅ (Tout₂) P₂₆ (Tout₃) P27 (TCLK) D_o D, **Bus Buffer** D₂ TIMER1 D_3 D4 Data (- D₅ D_6 D₇ SC - A o Data Bus Buffer Αı TIMER2 A₂ Address Bus Аз A4 As Address Bus - A 6 - A 7 Pso (IRQ1) Ps1 (IRQ2) PORTS DDR P₅₂ (MR) PORT 5 Ps3(HALT) A₈ Address Bus Buffer P54 (1S) Pss (OS) A 10 P 56 A 11 P57 HANDSHAKE A 12 CONTROL A 13 - A 14 P60-A 15 P61 PORT6 DDR P62 PORT6 P63 P64-P65 -RAM P66 256Bytes P67

HD6305U0, HD63A05U0, HD63B05U0 CMOS MCU (Microcomputer Unit)

-ADVANCE INFORMATION-

The HD6305U0 is a CMOS single-chip microcomputer unit (MCU) which is the DIP 40 pins version of the HD6305X0, and built in 2k bytes of ROM, 128 bytes of RAM, 31 I/O pins, two Timers and a Serial Communication Interface (SCI).

HARDWARE FEATURES

- 8-bit based MCU
- 2048 bytes of ROM
- 128 bytes of RAM
- A total of 31 terminals
- Two timers
 - 8-bit timer with a 7-bit prescaler (programmable prescaler; event counter)
- 15-bit timer (commonly used with the SCI clock divider)
- On-chip serial interface circuit (synchronized with clock)
- Six interrupts (two external, two timer, one serial and one software)
- Low power dissipation modes Wait, Stop and Standby Mode
- Minimum instruction cycle time

HD6305U0 1 μ s (f = 1 MHz) HD63A05U0 0.67 μ s (f = 1.5 MHz)

HD63B05U0 0.5 μs (f = 2 MHz)


Wide operating range

 $V_{CC} = 3 \text{ to 6V (f = 0.1 to 0.5 MHz)}$


HD6305U0 f = 0.1 to 1 MHz ($V_{CC} = 5V \pm 10\%$) HD63A05U0 f = 0.1 to 1.5 MHz ($V_{CC} = 5V \pm 10\%$) HD63B05U0 f = 0.1 to 2 MHz ($V_{CC} = 5V \pm 10\%$)

SOFTWARE FEATURES


- Similar to HD6800 Instruction Set
- Byte Efficient Instruction Set
- Bit Manipulation
- Bit Test and Branch
- Versatile Interrupt Handling
- Powerful Indexed Addressing for Tables
- Full Set of Conditional Branches
- 10 Powerful Addressing Modes
- New Instructions STOP, WAIT, DAA
- Compatible with HD6805 Family



■ PIN ARRANGEMENT



■ BLOCK DIAGRAM



HD6305V0,HD63A05V0,—HD63B05V0 CMOS MCU (Microcomputer Unit)

The HD6305V0 is a CMOS single-chip microcomputer unit (MCU) which is the DIP 40 pins version of the HD6305X0, and built in 4k bytes of ROM, 192 bytes of RAM, 31 I/O pins, two Timers and a Serial Communication Interface (SCI).

■ HARDWARE FEATURES

- 8-bit based MCU
- 4096 bytes of ROM
- 192 bytes of RAM
- A total of 31 terminals
- Two timers
 - 8-bit timer with a 7-bit prescaler (programmable prescaler; event counter)
- 15-bit timer (commonly used with the SCI clock divider)
- On-chip serial interface circuit (synchronized with clock)
- Six interrupts (two external, two timer, one serial and one software)
- Low power dissipation modes Wait, Stop and Standby Mode

Minimum instruction cycle time

HD6305V0 1 μs (f=1MHz) HD63A05V0 0.67 μs (f=1.5MHz) HD63B05V0 0.5 μs (f=2MHz)


Wide operating range

V_{CC}=3 to 6 V (f=0.1 to 0.5MHz)


■ SOFTWARE FEATURES

- Similar to HD6800 Instruction Set
- Byte Efficient Instruction Set
- Bit Manipulation
- Bit Test and Branch
- Versatile Interrupt Handling
- Powerful Indexed Addressing for Tables
- Full Set of Conditional Branches
- 10 Powerful Addressing Modes
- New Instructions STOP, WAIT, DAA
- Compatible with HD6805 Family


-ADVANCE INFORMATION-



PIN ARRANGEMENT



(Top View)




HD6305X0, HD63A05X0, HD63B05X0 CMOS MCU (Microcomputer Unit)

The HD6305X0 is a CMOS version of the NMOS 8-bit single-chip microcomputer, HD6805X0. The CMOS unit is upward compatible with the HD6805 family in respect to instructions. On the chip of the HD6305X0, a CPU, a clock generator, a 4KB ROM, a 128-byte RAM, 55 I/O terminals, two timers and a serial communication interface (SCI) are built in. Because of the CMOS process, the HD6305X0 consumes less power than the NMOS HD6805X0. In addition, three low power dissipation modes (stop, wait, and standby) support the low power operating.

Other distinguished features include enhanced instruction cycle of the main instructions and the use of three additional instructions to obtain more improved system throughput.

■ HARDWARE FEATURES

- 8-bit based MCU
- 4096-bytes of ROM
- 128-bytes of RAM
- A total of 55 terminals, including 32 I/O's, 7 inputs and 16 outputs
- Two timers
- 8-bit timer with a 7-bit prescaler (programmable prescaler; event counter)
- 15-bit timer (commonly used with the SCI clock divider)
 On-chip serial interface circuit (synchronized with clock)
- Six interrupts (two external, two timer, one serial and one software)
- Low power dissipation modes
- Wait In this mode, the clock oscillator is on and the CPU halts but the timer/serial/interrupt function is operatable.
- Stop.... In this mode, the clock stops but the RAM data, I/O status and registers are held.
- Standby. In this mode, the clock stops, the RAM data
 - is held, and the other internal condition is reset.
- Minimum instruction cycle time
- HD6305X0 1 μ s (f = 1 MHz)
- HD63A05X0 0.67 μ s (f = 1.5 MHz)
- HD63B05X0 $0.5 \mu s$ (f = 2 MHz)
- Wide operating range
 - VCC = 3 to 6V (f = 0.1 to 0.5 MHz)
 - HD6305X0 f = 0.1 to 1 MHz (V_{CC} = 5V ± 10%)
- HD63A05X0 f = 0.1 to 1.5 MHz (V_{CC} = 5V ± 10%)
- HD63B05X0 $f = 0.1 \text{ to } 2 \text{ MHz} (VCC = 5V \pm 10\%)$
- System development fully supported by an evaluation kit




- Byte efficient instruction set
- Powerful bit manipulation instructions (Bit Set, Bit Clear, and Bit Test and Branch usable for all RAM bits and all I/O terminals)
- A variety of interrupt operations
- Index addressing mode useful for table processing
- A variety of conditional branch instructions
- Ten powerful addressing modes
- All addressing modes adaptable to RAM, and I/O instructions
- Three new instructions, STOP, WAIT and DAA, added to the HD6805 family instruction set
- Instructions that are upward compatible with those of Motorola's MC6805P2 and MC146805G2

SOFTWARE FEATURES


• Similar to HD6800

PIN ARRANGEMENT

HD6305X0P, HD63A05X0P, HD63B05X0P




HD6305X0F, HD63A05X0F, HD63B05X0F



(Top View)

■ BLOCK DIAGRAM



(2) HITACHI

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply voltage	Vcc	-0.3∼+7.0	V
Input voltage	V _{in}	-0.3 ~ V _{CC} + 0.3	V
Operating temperature	T _{opr}	0~+70	°C
Storage temperature	T _{stg}	-55 ∼ +150	°C

[NOTE] These products have a protection circuit in their input terminals against high electrostatic voltage or high electric fields. Notwithstanding, be careful not to apply any voltage higher than the absolute maximum rating to these high input impedance circuits. To assure normal operation, we recommended V_{in}, V_{out}; V_{SS} ≤ (V_{in} or V_{out}) ≤ V_{CC}.

■ ELECTRICAL CHARACTERISTICS

\bullet DC Characteristics (V_{CC} = 5.0V \pm 10%, V_{SS} = GND and T_a = 0 \sim +70 $^{\circ}$ C unless otherwise specified)

ı	tem	Symbol	Test condition	min	typ	max	Unit			
Input	RES, STBY			V _{CC} -0.5	_	V _{CC} + 0.3	V			
voltage "High"	EXTAL	V _{IH}		V _{CC} x 0.7	_	V _{CC} + 0.3	V			
riigii	Others			2.0	-	V _{CC} + 0.3	V			
Input volt- age "Low"	All Inputs	VIL		-0.3	_	0.8	V			
	Operating			-	5	10	mA			
Current *	Wait	Icc	f = 1MU=**	f = 1MHz**	f - 1MU-**	f = 184U=**	_	2	5	mA
dissipation	Stop	'CC	1 - IMITZ	_	2	10	μΑ			
	Standby			_	2	10	μΑ			
Input leakage current	TIMER, INT, $D_1 \sim D_7$, STBY	Hill		-	_	1	μΑ			
Three- state current	$A_0 \sim A_7$, $B_0 \sim B_7$, $C_0 \sim C_7$, $G_0 \sim G_7$, $E_0 \sim E_7$,*** $F_0 \sim F_7$ ***	IIтsıl	V _{in} = 0.5 ~ V _{CC} - 0.5V	_	_	1	μΑ			
Input capacity	All terminals	C _{in}	f = 1MHz, V _{in} = 0V	_	_	12	pF			

^{*} V_{IH} min = V_{CC}-1.0V, V_{IL} max = 0.8 V

^{**}The value at f = xMHz can be calculated by the following equation:

 I_{CC} (f = xMHz) = I_{CC} (f = 1MHz) multiplied by x

^{***}At standby mode

• AC Characteristics ($V_{CC} = 5.0V \pm 10\%$, $V_{SS} = GND$ and $T_a = 0 \sim +70^{\circ}C$ unless otherwise specified)

Item	Symbol	Test	н	D6305X)	нс	63A05X	0	нс	63B05X	0	Unit
	Symbol	condition	min	typ	max	min	typ	max	min	typ	max	Oiiit
Clock frequency	f _{cl}		0.4	_	4	0.4	_	6	0.4	_	8	MHz
Cycle time	t _{cyc}	,	1.0	_	10	0.666	-	10	0.5	_	10	μs
INT pulse width	tIWL		t _{cyc} +250	_	_	t _{cyc} +200	-	_	t _{cyc} +200	_	_	ns
INT2 pulse width	t _{IWL2}		t _{cyc} +250	_	_	t _{cyc} +200	_	_	t _{cyc} +200	-	_	ns
RES pulse width	tRWL		5	-	_	5	_	_	5	_	_	t _{cyc}
TIMER pulse width	t _{TWL}		t _{cyc} +250	_	_	t _{cyc} +200	_	_	t _{cyc} +200	-	_	ns
Oscillation start time (crystal)	tosc	$\begin{array}{c} C_L = 22 \text{pF} \pm \\ 20\% \\ R_s = 60\Omega \\ \text{max} \end{array}$	_		20	_	_	20	_	-	20	ms
Reset delay time	^t RHL	External cap. 2.2μF	80	_	_	80	_	-	80	_	_	ms

ullet Port Electrical Characteristics (V_{CC} = 5.0V \pm 10%, V_{SS} = GND and T_a = 0 \sim +70 $^{\circ}$ C unless otherwise specified)

Ite	m	Symbol	Test condition	min	typ	max	Unit
Output volt-		Voh	I _{OH} = -200μA	2.4	_	_	V
age "High"	Ports A, B, C, G,	VOH	I _{OH} = -10μA	V _{CC} - 0.7	_	_	V
Output volt- age "Low"	E, F	VoL	I _{OL} = 1.6mA	_	_	0.55	٧
Input volt- age "High"		V _{IH}		2.0	_	V _{CC} + 0.3	V
Input volt- age "Low"	Ports A, B, C, D, G	VIL	,	- 0.3		0.8	٧
Input leak- age current		l ₁ L	V _{in} = 0.5 ~ V _{CC} - 0.5V	-1		1	μΑ

• SCI Timing (V_{CC} = 5.0V±10%, V_{SS} = 0V and Ta = $0 \sim +70^{\circ}$ C unless otherwise specified)

Item	Symbol	Test		D6305	X0	нс	63A05	X0	н	63B05	X0	Unit
	- Cymbor	Condition	min	typ	max	min	typ	max	min	typ	max	Oiiit
Clock Cycle	t _{Scyc}		1	-	32768	0.67	_	21845	0.5	_	16384	μs
Data Output Delay Time	t _{TXD}	Fig. 1		_	250	_	_	250	_	_	250	ns
Data Set-up Time	tsrx	Fig. 2	200	-	_	200	_	_	200	_	-	ns
Data Hold Time	t _{HRX}		100	_	_	100		_	100	_		ns




Figure 1 SCI Timing (Internal Clock)





Figure 2 SCI Timing (External Clock)



[NOTES] 1. The load capacitance includes stary capacitance caused by the probe, etc.

2. All diodes are 1S2074 (H)

Figure 3 Test Load

■ DESCRIPTION OF TERMINAL FUNCTIONS

The input and output signals of the HD6305X0 are described here.

•Vcc, Vss

Voltage is applied to MCU through these two terminals, V_{CC} is 5.0V \pm 10%, while V_{SS} is grounded.

INT INT

External interrupt request inputs to MCU. For details, refer to "INTERRUPTS". The $\overline{INT_2}$ terminal is also used as the port D₆ terminal.

XTAL, EXTAL

These terminals provide input to the on-chip clock circuit. A crystal oscillator (AT cut, 2.0 to 8.0 MHz) or ceramic filter is connected to the terminal. Refer to "INTERNAL OSCILLATOR" for using these input terminals.

TIMER

This is an input terminal for event counter. Refer to "TIMER" for details.

• RES

Used to reset the MCU. Refer to "RESET" for details.

NUM

This terminal is not intended for user applications. It should be grounded to V_{SS} .

• Input/Output Terminals (A $_0 \sim A_7$, B $_0 \sim B_7$, C $_0 \sim C_7$, G $_0 \sim G_7$)

These 32 terminals consist of four 8-bit I/O ports (A, B, C, G). Each of them can be used as an input or output terminal on a bit through program control of the data direction register. For details, refer to "I/O PORTS".

• Input Terminals (D1 \sim D7)

These seven input-only terminals are TTL or CMOS compatible. Of the port $D^{\prime}s$, D_6 is also used as $\overline{INT_2}$. If D_6 is used as a port, the $\overline{INT_2}$ interrupt mask bit of the miscellaneous register must be set to "1" to prevent an $\overline{INT_2}$ interrupt from being accidentally accepted.

Output Terminals (E₀ ~ E₇, F₀ ~ F₇)

These 16 output-only terminals are TTL or CMOS compatible.

• STBY

This terminal is used to place the MCU into the standby mode. With \overline{STBY} at "Low" level, the oscillation stops and the internal condition is reset. For details, refer to "Standby Mode".

The terminals described in the following are I/O pins for serial communication interface (SCI). They are also used as ports C_5 , C_6 and C_7 . For details, refer to "SERIAL COMMUNICATION INTERFACE."

• CK (Cs)

Used to input or output clocks for serial operation.

• Tx (C7)

Used to transmit serial data.

• Rx (C₆)

Used to receive serial data.

MEMORY MAP

The memory map of the HD6305X0 MCU is shown in Fig. 4. During interrupt processing, the contents of the CPU registers are saved into the stack in the sequence shown in Fig. 5. This saving begins with the lower byte (PCL) of the program counter. Then the value of the stack pointer is decremented and the higher byte (PCH) of the program counter, index register (X), accumulator (A) and condition code register (CC) are stacked in that order. In a subroutine call, only the contents of the program counter (PCH and PCL) are stacked.





Figure 4 Memory Map of HD6305X0 MCU



^{*} In a subroutine call, only PCL and PCH are stacked.

Figure 5 Sequence of Interrupt Stacking

REGISTERS

There are five registers which the programmer can operate.




Figure 6 Programming Model

Accumulator (A)

This accumulator is an ordinary 8-bit register which holds operands or the result of arithmetic operation or data processing.

• Index Register (X)

The index register is an 8-bit register, and is used for index addressing mode. Each of the addresses contained in the register consists of 8 bits which, combined with an offset value, provides an effective address.

In the case of a read/modify/write instruction, the index register can be used like an accumulator to hold operation data or the result of operation.

If not used in the index addressing mode, the register can be used to store data temporarily.

Program Counter (PC)

The program counter is a 14-bit register that contains the address of the next instruction to be executed.

Stack Pointer (SP)

The stack pointer is a 14-bit register that indicates the address of the next stacking space. Just after reset, the stack pointer is set at address \$00FF. It is decremented when data is pushed, and incremented when pulled. The upper 8 bits of the stack pointer are fixed to 00000011. During the MCU being reset or during a reset stack pointer (RSP) instruction, the pointer is set to address \$00FF. Since a subroutine or interrupt can use space up to address \$00C1 for stacking, the subroutine can be used up to 31 levels and the interrupt up to 12 levels.

• Condition Code Register (CC)

The condition code register is a 5-bit register, each bit indicating the result of the instruction just executed. The bits can be individually tested by conditional branch instruc-



tions. The CC bits are as follows:

Half Carry (H): Used to indicate that a carry occurred between bits 3 and 4 during an arithmetic oper-

ation (ADD, ADC).

Interrupt (I): Setting this bit causes all interrupts, except a software interrupt, to be masked. If an interrupt occurs with the bit I set, it is latched. It will be processed the instant the interrupt mask bit is reset. (More specifically, it will enter the interrupt processing routine after the instruction following the CLI has been executed.)

Negative (N): Used to indicate that the result of the most recent arithmetic operation, logical operation or data processing is negative (bit 7 is logic "1").

Zero (Z): Used to indicate that the result of the most recent arithmetic operation, logical operation or data processing is zero.

Carry/ Represents a carry or borrow that occurred Borrow (C): in the most recent arithmetic operation. This bit is also affected by the Bit Test and Branch instruction and a Rotate instruction.

■ INTERRUPT

There are six different types of interrupt: external interrupts (INT, INT2), internal timer interrupts (TIMER, TIMER2), serial interrupt (SCI) and interrupt by an instruction (SWI).

Of these six interrupts, the $\overline{INT_2}$ and TIMER or the SCI and TIMER₂ generate the same vector address, respectively.

When an interrupt occurs, the program in progress stops and the then CPU status is saved onto the stack. And then, the interrupt mask bit (1) of the condition code register is set and the start address of the interrupt processing routine is obtained from a particular interrupt vector address. Then the interrupt routine starts from the start address. System can exit from the interrupt routine by an RTI instruction. When this instruction is executed, the CPU status before the interrupt (saved onto the stack) is pulled and the CPU restarts the sequence with the instruction next to the one at which the interrupt occurred. Table 1 lists the priority of interrupts and their vector addresses.

Table 1 Priority of Interrupts

Interrupt	Priority	Vector Address
RES	1	\$1FFE, \$1FFF
SWI	2	\$1FFC, \$1FFD
INT	3	\$1FFA, \$1FFB
TIMER/INT ₂	4	\$1FF8, \$1FF9
SCI/TIMER ₂	5	\$1FF6, \$1FF7

A flowchart of the interrupt sequence is shown in Fig. 7. A block diagram of the interrupt request source is shown in Fig. 8.




Figure 7 Interrupt Flowchart



 $\overline{\text{INT}}$ the block diagram, both the external interrupts $\overline{\text{INT}}$ and $\overline{\text{INT}_2}$ are edge trigger inputs. At the falling edge of each input, an interrupt request is generated and latched. The $\overline{\text{INT}}$ interrupt request is automatically cleared if jumping is made to the $\overline{\text{INT}}$ processing routine. Meanwhile, the $\overline{\text{INT}_2}$ request is cleared f "0" is written in bit 7 of the miscellaneous register.

For the external interrupts ($\overline{\text{INT}}$, $\overline{\text{INT2}}$), internal timer interrupts (TIMER, TIMER2) and serial interrupt (SCI), each interrupt request is held, but not processed, if the I bit of the condition code register is set. Immediately after the I bit is cleared, the corresponding interrupt processing starts according to the priority.


The $\overline{\text{INT}_2}$ interrupt can be masked by setting bit 6 of the miscellaneous register; the TIMER interrupt by setting bit 6 of the timer control register; the SCI interrupt by setting bit 5 of the serial status register; and the TIMER2 interrupt by setting bit 4 of the serial status register.

The status of the $\overline{\text{INT}}$ terminal can be tested by a BIL or BIH instruction. The $\overline{\text{INT}}$ falling edge detector circuit and its latching circuit are independent of testing by these instructions. This is also true with the status of the $\overline{\text{INT}_2}$ terminal.

• Miscellaneous Register (MR; \$000A)

The interrupt vector address for the external interrupt $\overline{INT2}$ is the same as that for the TIMER interrupt, as shown in Table 1. For this reason, a special register called the miscellaneous register (MR; \$000A) is available to control the $\overline{INT2}$ interrupts.

Bit 7 of this register is the INT2 interrupt request flag. When the falling edge is detected at the INT2 terminal, "1" is set in bit 7. Then the software in the interrupt routine (vector addresses: \$1FF8, \$1FF9) checks bit 7 to see if it is INT2 interrupt. Bit 7 can be reset by software.



Miscellaneous Register (MR; \$000A)

Bit 6 is the $\overline{\text{INT}_2}$ interrupt mask bit. If this bit is set to "1", then the $\overline{\text{INT}_2}$ interrupt is disabled. Both read and write are possible with bit 7 but "1" cannot be written in this bit by software. This means that an interrupt request by software is impossible.

When reset, bit 7 is cleared to "0" and bit 6 is set to "1".

=TIME

Figure 9 shows an MCU timer block diagram. The timer data register is loaded by software and, upon receipt of a clock input, begins to count down. When the timer data




Figure 8 Interrupt Request Generation Circuitry



register (TDR) becomes "0", the timer interrupt request bit (bit 7) in the timer control register is set. In response to the interrupt request, the MCU saves its status into the stack and fetches timer interrupt routine address from addresses \$1FF8 and \$1FF9 and execute the interrupt routine. The timer interrupt can be masked by setting the timer interrupt mask bit (bit 6) in the timer control register. The mask bit (I) in the condition code register can also mask the timer interrupt.

The source clock to the timer can be either an external signal from the timer input terminal or the internal E signal (the oscillator clock divided by 4). If the E signal is used as the source, the clock input can be gated by the input to the timer input terminal.

Once the timer count has reached "0", it starts counting down with "\$FF". The count can be monitored whenever desired by reading the timer data register. This permits the program to know the length of time having passed after the occurrence of a timer interrupt, without disturbing the contents of the counter.

When the MCU is reset, both the prescaler and counter are initialized to logic "1". The timer interrupt request bit (bit 7) then is cleared and the timer interrupt mask bit (bit 6) is set.

To clear the timer interrupt request bit (bit 7), it is necessary to write "0" in that bit.


TCR7	Timer interrupt request
0	Absent
1	Present
TCR6	Timer interrupt mask
0	Enabled
1	Disabled

• Timer Control Register (TCR; \$0009)

Selection of a clock source, selection of a prescaler frequency division ratio, and a timer interrupt can be controlled by the timer control register (TCR: \$0009).

For the selection of a clock source, any one of the four modes (see Table 2) can be selected by bits 5 and 4 of the timer control register (TCR).

Timer Control Register (TCR; \$0009)



After reset, the TCR is initialized to "E under timer terminal control" (bit 5 = 0, bit 4 = 1). If the timer terminal is "1", the counter starts counting down with "\$FF" immediately after reset.

When "1" is written in bit 3, the prescaler is initialized. This bit always shows "0" when read.

Table 2 Clock Source Selection

TCI	₹	Clock input source			
Bit 5	Bit 4	Clock input source			
0	0	Internal clock E			
0	1	E under timer terminal control			
1	0	No clock input (counting stopped)			
1	1	Event input from timer terminal			




Figure 9 Timer Block Diagram



A prescaler division ratio is selected by the combination of three bits (bits 0, 1 and 2) of the timer control register (see Table 3). There are eight different division ratios: $\div 1$, $\div 2$, $\div 4$, $\div 8$, $\div 16$, $\div 32$, $\div 64$ and $\div 128$. After reset, the TCR is set to the $\div 1$ mode.

Table 3 Prescaler Division Ratio Selection

	TCR		
Bit 2	Bit 1	Bit 0	Prescaler division ratio
0	0	0	÷1
0	0	1	÷2
0	1	0	÷4
0	1	1	÷8
1	0	0	> ÷16
1	0	1	÷32
1	1	0	÷64
1	1	1	÷128

A timer interrupt is enabled when the timer interrupt mask bit is "0", and disabled when the bit is "1". When a timer interrupt occurs, "1" is set in the timer interrupt request bit. This bit can be cleared by writing "0" in that bit.

SERIAL COMMUNICATION INTERFACE (SCI)

This interface is used for serial transmission or reception of 8-bit data. Sixteen transfer rates are available in the range from 1 μ s to approx. 32 ms (for oscillation at 4 MHz).

The SCI consists of three registers, one eighth counter and one prescaler. (See Fig. 10.) SCI communicates with the CPU via the data bus, and with the outside world through bits 5, 6 and 7 of port C. Described below are the operations of each register and data transfer.

•SCI Control Register (SCR; \$0010)

7	6	5	4	3	2	1	0
SCR7	SCR6	SCR5	SCR4	SCR3	SCR2	SCR1	SCRO




Figure 10 SCI Block Diagram

SCR7	C ₇ terminal
0	Used as I/O terminal (by DDR).
1	Serial data output (DDR output)
SCR6	C ₆ terminal
SCR6	${ m C_6}$ terminal Used as I/O terminal (by DDR).

SCR5	SCR4	Clock source	C ₅ terminal
0	0	_	Used as I/O terminal (by
0	1	_	DDR).
1	0	Internal	Clock output (DDR output)
1	1	External	Clock input (DDR input)

Bit 7 (SCR7)

When this bit is set, the DDR corresponding to the C_7 becomes "1" and this terminal serves for output of SCI data. After reset, the bit is cleared to "0".

Bit 6 (SCR6)

When this bit is set, the DDR corresponding to the C_6 becomes "0" and this terminal serves for input of SCI data. After reset, the bit is cleared to "0".

Bits 5 and 4 (SCR5, SCR4)

These bits are used to select a clock source. After reset, the bits are cleared to "0".

Bits $3 \sim 0$ (SCR3 \sim SCR0)


These bits are used to select a transfer clock rate. After reset, the bits are cleared to "0".

SCR3	SCR2	SCR1	SCR0	Transfer c	lock rate
5CR3	SCR2	SCRI	SCRU	4.00 MHz	4.194 MHz
0	0	0	0	1 μs	0.95 μs
0	0	0	1	2 μs	1.91 μs
0	0	1	0	4 μs	3.82 μs
0	0	1	1	8 μs	7.64 µs
₹	≀	≀	≀	₹	≀
1	1	1	1	32768 μs	1/32 s

SCI Data Register (SDR; \$0012)

A serial-parallel conversion register that is used for transfer of data.

•SCI Status Register (SSR; \$0011)



Bit 7 (SSR7)

Bit 7 is the SCI interrupt request bit which is set upon completion of transmitting or receiving 8-bit data. It is cleared when reset or data is written to or read from the SCI data register with the SCR5="1". The bit can also be cleared by writing "0" in it.

Bit 6 (SSR6)

Bit 6 is the TIMER₂ interrupt request bit. TIMER₂ is used commonly with the serial clock generator, and SSR6 is set each time the internal transfer clock falls. When reset, the bit is cleared. It also be cleared by writing "0" in it. (For details, see TIMER₂.)

Bit 5 (SSR5)

Bit 5 is the SCI interrupt mask bit which can be set or cleared by software. When it is "1", the SCI interrupt (SSR7) is masked. When reset, it is set to "1".

Bit 4 (SSR4)

Bit 4 is the TIMER₂ interrupt mask bit which can be set or cleared by software. When the bit is "1", the TIMER₂ interrupt (SSR6) is masked. When reset, it is set to "1".

Bit 3 (SSR3)

When "1" is written in this bit, the prescaler of the transfer clock generator is initialized. When read, the bit always is "0".

Bits $2 \sim 0$

Not used.

SSR7	SCI interrupt request
0	Absent
1	Present
SSR6	TIMER ₂ interrupt request
0	Absent

1	Present
SSR5	SCI interrupt mask
0	Enabled
1	Disabled

SSR4	TIMER ₂ interrupt mask
0	Enabled
1	Disabled

• Data Transmission

By writing the desired control bits into the SCI control registers, a transfer rate and a source of transfer clock are determined and bits 7 and 5 of port C are set at the serial data output terminal and the serial clock terminal, respectively. The transmit data should be stored from the accumulator or index register into the SCI data register. The data written in the SCI data register is output from the C_7/T_X terminal, starting with the LSB, synchronously with the falling edge of the serial clock. (See Fig.11.) When 8 bits of

data have been transmitted, the interrupt request bit is set in bit 7 of the SCI status register with the rising edge of the last serial clock. This request can be masked by setting bit 5 of the SCI status register. Once the data has been sent, the 8th bit data (MSB) stays at the C₇/Tx terminal. If an external clock source has been selected, the transfer rate determined by bits 0 \sim 3 of the SCI control register is ignored, and the C₅/ $\overline{\rm CK}$ terminal is set as input. If the internal clock has been selected, the C₅/ $\overline{\rm CK}$ terminal is set as output and clocks are output at the transfer rate selected by bits 0 \sim 3 of the SCI control register.




Figure 11 SCI Timing Chart


Data Reception

By writing the desired control bits into the SCI control register, a transfer rate and a source of transfer clock are determined and bit 6 and 5 of port C are set at the serial data input terminal and the serial clock terminal, respectively. Then dummy-writing or -reading the SCI data register, the system is ready for receiving data. (This procedure is not needed after reading subsequent received data. It must be taken after reset and after not reading subsequent received data.)

The data from the C_6/Rx terminal is input to the SCI data register synchronously with the rising edge of the serial clock (see Fig. 11). When 8 bits of data have been received, the interrupt request bit is set in bit 7 of the SCI status register. This request can be masked by setting bit 5 of the SCI status register. If an external clock source have been selected, the transfer rate determined by bits 0 \sim 3 of the SCI control register is ignored and the data is received synchronously with the clock from the C_5/\overline{CK} terminal. If the internal clock has been selected, the C_5/\overline{CK} terminal is set as output and clocks are output at the transfer rate selected by bits 0 \sim 3 of the SCI control register.

• TIMER2

The SCI transfer clock generator can be used as a timer. The clock selected by bits 3 \sim 0 of the SCI control register (4 $\mu s \sim$ approx. 32 ms (for oscillation at 4 MHz)) is input to bit 6 of the SCI status register and the TIMER2 interrupt request bit is set at each falling edge of the clock. Since interrupt requests occur periodically, TIMER2 can be used as a reload counter or clock.



- :Transfer clock generator is reset and mask bit (bit 4 of SCI status register) is cleared.
- 2, 4 : TIMER2 interrupt request
- 3, 5 : TIMER2 interrupt request bit cleared


TIMER₂ is commonly used with the SCI transfer clock generator. If wanting to use TIMER₂ independently of the SCI, specify "External" (SCR5 = 1, SCR4 = 1) as the SCI clock source.

If "Internal" is selected as the clock source, reading or writing the SDR causes the prescaler of the transfer clock generator to be initialized.

=I/O PORTS


There are 32 input/output terminals (ports A, B, C, G). Each I/O terminal can be selected for either input or output by the data direction register. More specifically, an I/O port will be input if "0" is written in the data direction register, and output if "1" is written in the data direction register. Port A, B or C reads latched data if it has been programmed as output, even with the output level being fluctuated by the output load. (See Fig. 12-a.) For port G, in such a case, the level of the pin is always read when it is read. (See Fig. 12-b.) This implies that, even when "1" is being output, port G may read "0" if the load condition causes the output voltage to decrease to below 2.0V.

When reset, the data direction register and data register go to "0" and all the input/output terminals are used as input.



Bit of data direction register	Bit of output data	Status of output	Input to CPU
1	0	0	0
1	1	1	1
0	х	3-state	Pin

a. Ports A, B and C



b. Port G

Figure 12 Input/Output Port Diagram



There are 16 output-only terminals (ports E and F). Each of them can also read. In this case, latched data is read even with the output terminal level being fluctuated by the output load (as with ports A, B and C).

When reset, "Low" level is output from each output terminal. Seven input-only terminals are available (port D). Writing to an input terminal is invalid.

All input/output terminals, output terminals and input terminals are TTL compatible and CMOS compatible in respect of both input and output.

If I/O ports or input ports are not used, they should be connected to V_{SS} via resistors. With none connected to these terminals, there is the possibility of power being consumed despite that they are not used.

RESET

The MCU can be reset either by external reset input (RES) or power-on reset. (See Fig. 13.) On power up, the reset input must be held "Low" for at least t_{OSC} to assure that the internal oscillator is stabilized. A sufficient time of delay can be obtained by connecting a capacitance to the \overline{RES} input as shown in Fig. 14.




Figure 13 Power On and Reset Timing




Figure 14 Input Reset Delay Circuit

■INTERNAL OSCILLATOR

The internal oscillator circuit is designed to meet the requirement for minimum external configurations. It can be driven by connecting a crystal (AT cut $2.0 \sim 8.0 \text{MHz}$) or ceramic oscillator between pins 5 and 6 depending on the required oscillation frequency stability.

Three different terminal connections are shown in Fig. 15. Figs. 16 and 17 illustrate the specifications and typical arrangement of the crystal, respectively.




Figure 15 Internal Oscillator Circuit





Figure 16 Parameters of Crystal



[NOTE] Use as short wirings as possible for connection of the crystal with the EXTAL and XTAL terminals. Do not allow these wirings to cross others.

Figure 17 Typical Crystal Arrangement

=LOW POWER DISSIPATION MODE

The HD6305X0 has three low power dissipation modes: wait, stop and standby.

Wait Mode

When WAIT instruction being executed, the .iCU enters into the wait mode. In this mode, the oscillator stays active but the internal clock stops. The CPU stops but the peripheral functions — the timer and the serial communication interface — stay active. (NOTE: Once the system has entered the wait mode, the serial communication interface can no longer be retriggered.) In the wait mode, the registers, RAM and I/O terminals hold their condition just before entering into the wait mode.

The escape from this mode can be done by interrupt (INT, TIMER/INT2 or SCI/TIMER2), RES or STBY. The RES resets the MCU and the STBY brings it into the standby mode. (This will be mentioned later.)

When interrupt is requested to the CPU and accepted, the wait mode escapes, then the CPU is brought to the operation mode and vectors to the interrupt routine. If the interrupt is masked by the I bit of the condition code register, after releasing from the wait mode the MCU executes the instruction next to the WAIT. If an interrupt other than the $\overline{\rm INT}$ (i.e., TIMER/ $\overline{\rm INT}_2$ or SCI/TIMER2) is masked by the timer control register, miscellaneous register or serial status register, there is no interrupt request to the CPU, so the wait mode cannot be released.

Fig. 18 shows a flowchart for the wait function.

Stop Mode

When STOP instruction being executed, MCU enters into the stop mode. In this mode, the oscillator stops and the CPU and peripheral functions become inactive but the RAM, registers and I/O terminals hold their condition just before

entering into the stop mode.

The escape from this mode can be done by an external interrupt (INT or INT₂), RES or STBY. The RES resets the MCU and the STBY brings into the standby mode.

When interrupt is requested to the CPU and accepted, the stop mode escapes, then the CPU is brought to the operation mode and vectors to the interrupt routine. If the interrupt is masked by the I bit of the condition code register, after releasing from the stop mode, the MCU executes the instruction next to the STOP. If the INT2 interrupt is masked by the miscellaneous register, there is no interrupt request to the MCU, so the stop mode cannot be released.

Fig. 19 shows a flowchart for the stop function. Fig. 20 shows a timing chart of return to the operation mode from the stop mode.

For releasing from the stop mode by an interrupt, oscillation starts upon input of the interrupt and, after the internal delay time for stabilized oscillation, the CPU becomes active. For restarting by RES, oscillation starts when the RES goes "0" and the CPU restarts when the RES goes "1". The duration of RES="0" must exceed tose to assure stabilized oscillation.

Standby Mode

The MCU enters into the standby mode when the \overline{STBY} terminal goes "Low". In this mode, all operations stop and the internal condition is reset but the contents of the RAM are hold. The I/O terminals turn to high-impedance state. The standby mode should escape by bringing \overline{STBY} "High". The CPU must be restarted by reset. The timing of input signals at the \overline{RES} and \overline{STBY} terminals is shown in Fig. 21.

Table 4 lists the status of each parts of the MCU in each low power dissipation modes. Transitions between each mode are shown in Fig. 22.




Figure 18 Wait Mode Flowchart





Figure 19 Stop Mode Flowchart






Figure 20 Timing Chart of Releasing from Stop Mode




Figure 21 Timing Chart of Releasing from Standby Mode

Table 4 Status of Each Part of MCU in Low Power Dissipation Modes

					Cor	ndition			
Mode		Start	Oscil- lator	CPU	Timer, Serial	Register	RAM	I/O terminal	Escape
WAIT	Soft-	WAIT in- struction	Active	Stop	Active	Keep	Keep	Keep	STBY, RES, INT, INT ₂ , each interrupt request of TIMER, TIMER ₂ , SCI
STOP	ware	STOP in- struction	Stop	Stop	Stop	Keep	Keep	Keep	STBY, RES, INT, INT ₂
Stand- by	Hard- ware	STBY="Low"	Stop	Stop	Stop	Reset	Keep	High im- pedance	STBY="High"




Figure 22 Transitions among Active Mode, Wait Mode, Stop Mode, Standby Mode and Reset

■BIT MANIPULATION

The HD6305X0 MCU can use a single instruction (BSET or BCLR) to set or clear one bit of the RAM or an I/O port (except the write-only registers such as the data direction register). Every bit of memory or I/O within page 0 (\$00 ~ \$FF) can be tested by the BRSET or BRCLR instruction; depending on the result of the test, the program can branch to required destinations. Since bits in the RAM, or I/O can be manipulated, the user may use a bit within the RAM as a flag or handle a single I/O bit as an independent I/O terminal. Fig. 23 shows an example of bit manipulation and the validity of test instructions. In the example, the program is configured assuming that bit 0 of port A is connected to a zero cross detector circuit and bit 1 of the same port to the trigger of a triac.

The program shown can activate the triac within a time of $10\mu s$ from zero-crossing through the use of only 7 bytes on the ROM. The on-chip timer provides a required time of delay and pulse width modulation of power is also possible.

SELF 1. BRCLR 0, PORT A, SELF 1 BSET 1, PORT A BCLR 1, PORT A

Figure 23 Example of Bit Manipulation

ADDRESSING MODES

Ten different addressing modes are available to the HD6305X0 MCU.

• Immediate

See Fig. 24. The immediate addressing mode provides access to a constant which does not vary during execution of

the program.

This access requires an instruction length of 2 bytes. The effective address (EA) is PC and the operand is fetched from the byte that follows the operation code.

• Direct

See Fig. 25. In the direct addressing mode, the address of the operand is contained in the 2nd byte of the instruction. The user can gain direct access to memory up to the lower 255th address. All RAM and I/O registers are on page 0 of address space so that the direct addressing mode may be utilized.

Extended

See Fig. 26. The extended addressing is used for referencing to all addresses of memory. The EA is the contents of the 2 bytes that follow the operation code. An extended addressing instruction requires a length of 3 bytes.

Relative

See Fig. 27. The relative addressing mode is used with branch instructions only. When a branch occurs, the program counter is loaded with the contents of the byte following the operation code. EA = (PC) + 2 + Rel., where Rel. indicates a signed 8-bit data following the operation code. If no branch occurs, Rel. = 0. When a branch occurs, the program jumps to any byte in the range +129 to -127. A branch instruction requires a length of 2 bytes.

• Indexed (No Offset)

See Fig. 28. The indexed addressing mode allows access up to the lower 255th address of memory. In this mode, an instruction requires a length of one byte. The EA is the contents of the index register.



Indexed (8-bit Offset)

See Fig. 29. The EA is the contents of the byte following the operation code, plus the contents of the index register. This mode allows access up to the lower 511th address of memory. Each instruction when used in the index addressing mode (8-bit offset) requires a length of 2 bytes.

• Indexed (16-bit Offset)

See Fig. 30. The contents of the 2 bytes following the operation code are added to content of the index register to compute the value of EA. In this mode, the complete memory can be accessed. When used in the indexed addressing mode (16-bit offset), an instruction must be 3 bytes long.

Bit Set/Clear

See Fig. 31. This addressing mode is applied to the BSET and BCLR instructions that can set or clear any bit on page 0. The lower 3 bits of the operation code specify the bit to be set or cleared. The byte that follows the operation code indicates an address within page 0.

Bit Test and Branch

See Fig. 32. This addressing mode is applied to the BRSET and BRCLR instructions that can test any bit within page 0 and can be branched in the relative addressing mode. The byte to be tested is addressed depending on the contents of the byte following the operation code. Individual bits within the byte to be tested are specified by the lower 3 bits of the operation code. The 3rd byte represents a relative value which will be added to the program counter when a branch condition is established. Each of these instructions should be 3 bytes long. The value of the test bit is written in the carry bit of the condition code register.

Implied

See Fig. 33. This mode involves no EA. All information needed for execution of an instruction is contained in the operation code. Direct manipulation on the accumulator and index register is included in the implied addressing mode. Other instructions such as SWI and RTI are also used in this mode. All instructions used in the implied addressing mode should have a length of one byte.




Figure 24 Example of Immediate Addressing




Figure 25 Example of Direct Addressing






Figure 26 Example of Extended Addressing




Figure 27 Example of Relative Addressing




Figure 28 Example of Indexed (No Offset) Addressing






Figure 29 Example of Index (8-bit Offset) Addressing




Figure 30 Example of Index (16-bit Offset) Addressing




Figure 31 Example of Bit Set/Clear Addressing






Figure 32 Example of Bit Test and Branch Addressing




Figure 33 Example of Implied Addressing

■INSTRUCTION SET

There are 62 basic instructions available to the HD6305X0 MCU. They can be classified into five categories: register/memory, read/modify/write, branch, bit manipulation, and control. The details of each instruction are described in Tables 5 through 11.

• Register/Memory Instructions

Most of these instructions use two operands. One operand is either an accumulator or index register. The other is derived from memory using one of the addressing modes used on the HD6305X0 MCU. There is no register operand in the unconditional jump instruction (JMP) and the subroutine jump instruction (JSR). See Table 5.

• Read/Modify/Write Instructions

These instructions read a memory or register, then modify or test its contents, and write the modified value into the memory or register. Zero test instruction (TST) does not write data, and is handled as an exception in the read/modify/write group. See Table 6.

Branch Instructions

A branch instruction branches from the program sequence in progress if a particular condition is established. See Table 7.

• Bit Manipulation Instructions

These instructions can be used with any bit located up to the lower 255th address of memory. Two groups are available; one for setting or clearing and the other for bit testing and branching. See Table 8.

Control Instructions

The control instructions control the operation of the MCU which is executing a program. See Table 9.

• List of Instructions in Alphabetical Order

Table 10 lists all the instructions used on the HD6305X0 MCU in the alphabetical order.

• Operation Code Map

Table 11 shows the operation code map for the instructions used on the MCU.



Table 5 Register/Memory Instructions

			Addressing Modes																						
	l										In	dex	ed	In	dex	ed	In	dex	ed	Boolean/			ndi		
Operations	Mnemonic	lmi	med	iate		Direc	t	Ex	tenc	led	(No	Off	set)	(8-B	it Of	fset)	(16-	Bit O	ffset)	Arithmetic Operation			Cod	е	
		OP	#	~	OP	#	~	OP	#	-	OP	#	~	OP	#	~	OP	#	~		Н	1	N	Z	С
Load A from Memory	LDA	A6	2	2	В6	2	3	C6	3	4	F6	1	3	E6	2	4	D6	3	5	M→A	•	•			•
Load X from Memory	LDX	ΑE	2	2	BE	2	3	CE	3	4	FE	1	3	EE	2	4	DE	3	5	M→X	•	•	,		•
Store A in Memory	STA				В7	2	3	C7	3	4	F7	1	4	E7	2	4	D7	3	5	A→M	•	•			•
Store X in Memory	STX				BF	2	3	CF	3	4	FF	1	4	EF	2	4	DF	3	5	X→M	•	•			•
Add Memory to A	ADD	АВ	2	2	88	2	3	СВ	3	4	FB	1	3	EB	2	4	DB	3	5	A+M-∙A	T	•			
Add Memory and Carry																									
to A	ADC	Α9	2	2	В9	2	3	СЭ	3	4	F9	1	3	E9	2	4	D9	3	5	A+M+C -A		•			
Subtract Memory	SUB	ΑO	2	2	во	2	3	СО	3	4	FO	1	3	EO	2	4	DO	3	5	A−M→A	•	•		Т	
Subtract Memory from																									
A with Borrow	SBC	A2	2	2	82	2	3	C2	3	4	F2	1	3	E2	2	4	D2	3	5	A-M-C-A		•			١.
AND Memory to A	AND	A4	2	2	В4	2	3	C4	3	4	F4	1	3	E4	2	4	D4	3	5	A · M→A	•	•			•
OR Memory with A	ORA	AA	2	2	ВА	2	3	CA	3	4	FA	1	3	EA	2	4	DA	3	5	A+M→A	•	•		Г	•
Exclusive OR Memory																					1			Г	
with A	EOR	A8	2	2	В8	2	3	С8	3	4	F8	1	3	E8	2	4	D8	3	5	A+M→A	•	•			
Arithmetic Compare A																					T				
with Memory	CMP	A1	2	2	В1	2	3	C1	3	4	F1	1	3	E1	2	4	D1	3	5	A-M	•	•		1	
Arithmetic Compare X																		i				T	Г		
with Memory	CPX	АЗ	2	2	ВЗ	2	3	СЗ	3	4	F3	1	3	E3	2	4	D3	3	5	X-M	•	•			
Bit Test Memory with																									
A (Logical Compare)	BIT	A5	2	2	В5	2	3	C5	3	4	F5	1	3	E5	2	4	D5	3	5	A · M	•	•			•
Jump Unconditional	JMP				вс	2	2	СС	3	3	FC	1	2	EC	2	3	DC	3	4		•	•	•	•	•
Jump to Subroutine	JSR				BD	2	5	CD	3	6	FD	1	5	ED	2	5	DD	3	6		•	•	•	•	•

Symbols: Op = Operation
= Number of bytes
~ = Number of cycles

Table 6 Read/Modify/Write Instructions

							Add	iress	ing	Mod	ies											
Operations	Mnemonic											dex			dex		Boolean/Arithmetic Operation			ndit Cod		
	j	lm OP	plied	I(A)	Im OP	plied	I(X)	OP)irec	t -	(No		set)	(8-E		fset)		н		N	z	C
Increment	INC	4C		2	5C	1	2	3C	2	5	7C	1	5	6C	2	6	A+1 →A or X+1 →X or M+1 →M	•	•	^	<u> </u>	•
Decrement	DEC	4A	1	2	5A	1	2	3A	2	5	7A	1	5	6A	2	6	$A-1 \rightarrow A \text{ or } X-1 \rightarrow X \text{ or } M-1 \rightarrow M$	•	•	^	`	•
Clear	CLR	4F	1	2	5F	1	2	3F	2	5	7F	1	5	6F	2	6	00→A or 00→X or 00→M	•	•	0	1	•
Complement	сом	43	1	2	53	1	2	33	2	5	73	1	5	63	2	6	Ā → A or X → X or M → M	•	•	^	^	1
Negate																	00-A-A or 00-X-X					
(2's Complement)	NEG	40	1	2	50	1	2	30	2	5	70	1	5	60	2	6	or 00 – M → M	•	•	^	^	1
Rotate Left Thru Carry	ROL	49	1	2	59	1	2	39	2	5	79	1	5	69	2	6	C b, A or X or M bo	•	•	^	^	`
Rotate Right Thru Carry	ROR	46	1	2	56	1	2	36	2	5	76	1	5	66	2	6	C A or X or M bo	•	•	^	٨	^
Logical Shift Left	LSL	48	1	2	58	1	2	38	2	5	78	1	5	68	2	6	C b,	•	•	^	^	^
Logical Shift Right	LSR	44	1	2	54	1	2	34	2	5	74	1	5	64	2	6	0 - b, bo C	•	•	0	^	^
Arithmetic Shift Right	ASR	47	1	2	57	1	2	37	2	5	77	1	5	67	2	6	b, — bo C	•	•	^	^	^
Arithmetic Shift Left	ASL	48	1	2	58	1	2	38	2	5	78	1	5	68	2	6	Equal to LSL	•	•	٨	٨	^
Test for Negative																						
or Zero	TST	4D	1	2	5D	1	2	3D	2	4	70	1	4	6D	2	5	A-00 or X-00 or M-00	•	•	_	_	•

Symbols: Op = Operation
= Number of bytes
~ = Number of cycles

Table 7 Branch Instructions

		Addr	essing f	Modes			<u> </u>			
Operations	Mnemonic	F	Relativ	е	Branch Test	'	Conc	lition	Coc	je
		OP	#	~		Н	I	N	Z	С
Branch Always	BRA	20	2	3	None	•	•	•	•	•
Branch Never	BRN	21	2	3	None	•	•	•	•	•
Branch IF Higher	ВНІ	22	2	3	C+Z=0	•	•	•	•	•
Branch IF Lower or Same	BLS	23	2	3	C+Z=1	•	•	•	•	•
Branch IF Carry Clear	BCC	24	2	3	C=0	•	•	•	•	•
(Branch IF Higher or Same)	(BHS)	24	2	3	C=0	•	•	•	•	•
Branch IF Carry Set	BCS	25	2	3	C=1	•	•	•	•	•
(Branch IF Lower)	(BLO)	25	2	3	C=1	•	•	•	•	•
Branch IF Not Equal	BNE	26	2	3	Z=0	•	•	•	•	•
Branch IF Equal	BEQ	27	2	3	Z=1	•	•	•	•	•
Branch IF Half Carry Clear	внсс	28	2	3	H=0	•	•	•	•	•
Branch IF Half Carry Set	BHCS	29	2	3	H=1	•	•	•	•	•
Branch IF Plus	BPL	2A	2	3	N=0	•	•	•	•	•
Branch IF Minus	ВМІ	2B	2	3	N=1	•	•	•	•	•
Branch IF Interrupt Mask										
Bit is Clear	вмс	2C	2	3	I=0	•	•	•	•	•
Branch IF Interrupt Mask										
Bit is Set	BMS	2D	2	3	I = 1	•	•	•	•	•
Branch IF Interrupt Line										
is Low	BIL	2E	2	3	INT=0	•	•	•	•	•
Branch IF Interrupt Line										
is High	він	2F	2	3	INT = 1	•	•	•	•	•
Branch to Subroutine	BSR	AD	2	5		•	•	•	•	•

Symbols: Op = Operation
= Number of bytes
~ = Number of cycles

Table 8 Bit Manipulation Instructions

Operations	Mnemonic	Addressing Modes Bit Set/Clear Bit Test and Bit						Boolean/ Arithmetic	Branch Test	Condition Code						
		OP	#	~	OP	#	~	Operation	Test	Н	ı	N	Z	С		
Branch IF Bit n is set	BRSET n(n=0···7)		***		2·n	3	5		Mn=1	•	•	•	•	\wedge		
Branch IF Bit n is clear	BRCLR n(n=0···7)			-	01+2·n	3	5		Mn=0	•	•	•	•	$\overline{}$		
Set Bit n	BSET n(n=07)	10+2·n	2	5				1→Mn		•	•	•	•	•		
Clear Bit n	BCLR n(n=07)	11+2·n	2	5			-	0→Mn		•	•	•	•	•		

Symbols: Op = Operation
= Number of bytes
~ = Number of cycles

Table 9 Control Instructions

		Addre	essing	Modes						
Operations	Mnemonic		Implie	d	Boolean Operation	C	ond	ition	Coc	le
	1	OP	#	~		Н	1	N	Z	С
Transfer A to X	TAX	97	1	2	A→X	•	•	•	•	•
Transfer X to A	TXA	9F	1	2	X→A	•	•	•	•	•
Set Carry Bit	SEC	99	1	1	1→C	•	•	•	•	1
Clear Carry Bit	CLC	98	1	1	0→C	•	•	•	•	0
Set Interrupt Mask Bit	SEI	9B	1	2	1→I	•	1	•	•	•
Clear Interrupt Mask Bit	CLI	9A	1	2	0→I	•	0	•	•	•
Software Interrupt	SWI	83	1	10		•	1	•	•	•
Return from Subroutine	RTS	81	1	5		•	•	•	•	•
Return from Interrupt	RTI	80	1	8		?	?	?	?	?
Reset Stack Pointer	RSP	9C	1	2	\$FF→SP	•	•	•	•	•
No-Operation	NOP	9D	1	1	Advance Prog. Cntr. Only	•	•	•	•	•
Decimal Adjust A	DAA	8D	1	2	Converts binary add of BCD charcters into BCD format	•	•	Λ	Λ	^*
Stop	STOP	8E	1	4		•	•	•	•	•
Wait	WAIT	8F	1	4		•	•	•	•	•

Symbols: Op = Operation
= Number of bytes
~ = Number of cycles

* Are BCD characters of upper byte 10 or more? (They are not cleared if set in advance.)

Table 10 Instruction Set (in Alphabetical Order)

					Addressin	g Modes					(Cond	lition	Cod	le le
Mnemonic	Implied	Immediate	Direct	Extended	Relative	Indexed (No Offset)	Indexed (8-Bit)	Indexed (16-Bit)	Bit Set/ Clear	Bit Test & Branch	н	1	N	z	С
ADC		×	×	×		×	×	×			Λ	•	٨	٨	^
ADD		×	×	×		×	×	×			Λ	•	Λ	٨	^
AND		×	×	×		×	×	×			•	•	Λ	٨	•
ASL	×		×			×	×				•	•	Λ	Λ	^
ASR	×		×			×	×				•	•	Λ	Λ	^
BCC					×						•	•	•	•	•
BCLR									×		•	•	•	•	•
BCS					×						•	•	•	•	•
BEQ					×						•	•	•	•	•
внсс					×						•	•	•	•	•
BHCS					×						•	•	•	•	•
ВНІ					×						•	•	•	•	•
(BHS)					×						•	•	•	•	•
ВІН					×						•	•	•	•	•
BIL					×						•	•	•	•	•
ВІТ		×	×	×		×	×	×			•	•	Λ	Λ,	•
(BLO)					×						•	•	•	•	•
BLS					×						•	•	•	•	•
ВМС					×						•	•	•	•	•
ВМІ					×						•	•	•	•	•
BMS					×						•	•	•	•	•
BNE					×						•	•	•	•	•
BPL					×						•	•	•	•	•
BRA					×						•	•	•	•	•

Condition Code Symbols:

Zero

Half Carry (From Bit 3) Carry/Borrow

Test and Set if True, Cleared Otherwise 1 Interrupt Mask Λ Not Affected

Ν Negative (Sign Bit)

? Load CC Register From Stack

@HITACHI

(to be continued)

Table 10 Instruction Set (in Alphabetical Order)

					Addressin	g Modes						Condition Code				
Mnemonic						Indexed	Indexed	Indexed	Bit Set/	Bit Test &						
Milettionic	Implied	Immediate	Direct	Extended	Relative	(No Offset)	(8-Bit)	(16-Bit)	Clear	Branch	н	1	N	z	С	
BRN		 			×						•	•	•	•	•	
BRCLR										×	•	•	•	•	^	
BRSET										×	•	•	•	•	^	
BSET				1					×		•	•	•	•	•	
BSR				1	×						•	•	•	•	•	
CLC	×										•	•	•	•	0	
CLI	×										•	0	•	•	•	
CLR	×		×			×	×				•	•	0	1	•	
CMP		×	×	×		×	×	×			•	•	Λ	Λ	Λ	
COM	×		×			×	×				•	•	Λ	Λ	1	
CPX		×	×	×		×	×	×			•	•	Λ	^	^	
DAA	×										•	•	Λ	^	Λ	
DEC	×		×			×	×				•	•	Λ	Λ	•	
EOR		×	×	×		×	×	×			•	•	Λ	Λ	•	
INC	×		×			×	×				•	•	Λ	٨	•	
JMP			×	×		×	×	×			•	•	•	•	•	
JSR			×	×		×	×	×			•	•	•	•	•	
LDA		×	×	× .		×	×	×			•	•	٨	Λ	•	
LDX		×	×	×		×	×	×			•	•	٨	Λ	•	
LSL	×		×			×	×				•	•	٨	٨	Λ	
LSR	×		×			×	×				•	•	0	٨	Λ	
NEG	×		×			×	×				•	•	٨	Λ	^	
NOP	×										•	•	•	•	•	
ORA		×	×	×		×	×	×			•	•	Λ	^	•	
ROL	×		×			×	×				•	•	٨	^	٨	
ROR	×		×			×	×				•	•	٨	٨	٨	
RSP	×										•	•	•	•	•	
RTI	×										?	?	?	?	?	
RTS	×										•	•	•	•	•	
SBC		×	×	×		×	×	×			•	•	Λ	Λ	^	
SEC	×										•	•	•	•	1	
SEI	×										•	1	•	•	•	
STA			×	×		×	×	×			•	•	Λ	Λ	•	
STOP	×										•	•	•	•	•	
STX			×	×		×	×	×	-		•	•	٨	^	•	
SUB		×	×	×		×	×	×			•	•	Λ	Λ	Λ	
SWI	×										•	1	•	•	•	
TAX	×										•	•	•	•	•	
TST	×		×			×	×				•	•	٨	Λ	•	
TXA	×										•	•	•	•	•	
WAIT	×										•	•	•	•	•	

Condition Code Symbols:

- H Half Carry (From Bit 3) C
- I Interrupt Mask
- N Negative (Sign Bit)
- Z Zero

- C Carry/Borrow
- Test and Set if True, Cleared Otherwise
 - Not Affected
 - ? Load CC Register From Stack

Table 11 Operation Code Map

	Bit Man	ipulation	Branch	ı	Read Modify Write			Cor	ntrol	ol Register Memory								
	Test &	Set			-											T		
	Branch	Clear	Rel	DIR	Α	X	,X1	,xo	IMP	IMP	IMM	DIR	EXT	,X2	,X1	,X0		
	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	-	HIGH
0	BRSET0	BSET0	BRA		NEG						SUB						0	
1	BRCLRO	BCLRO	BRN										CI	MP			1	
2	BRSET1	BSET1	BHI										SI	3C			2	1
3	BRCLR1	BCLR1	BLS		СОМ								CI	PX			3	Ļ
4	BRSET2	BSET2	BCC		LSR						AND						4	ŵ
5	BRCLR2	BCLR2	BCS										В	IT			5	
6	BRSET3	BSET3	BNE		ROR								LE	DA			6	
7	BRCLR3	BCLR3	BEQ			ASR				TAX*			S	ГА		STA(+1)	7	
8	BRSET4	BSET4	внсс		L	SL AS	SL			CLC			EC	OR			8	
9	BRCLR4	BCLR4	BHCS			ROL				SEC			ΑI	OC .			9	
Α	BRSET5	BSET5	BPL		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	DEC				CLI*			01	RA			Α	
В	BRCLR5	BCLR5	ВМІ							SEI*			ΑI	OD			В	
С	BRSET6	BSET6	вмс		INC					RSP*	JMP(-1)						С	
D	BRCLR6	BCLR6	BMS	TST(-1)	TST(-1) TST TST(-1)					NOP	BSR*	JSR	(+2)	JSR	(+1)	JSR(+2)	D	1
E	BRSET7	BSET7	BIL							-	LDX						Ε	1
F	BRCLR7	BCLR7	BIH		CLR					TXA*	STX STX(+1)					F	1	
	3/5	2 / 5	2 3	2 5	2 5 1 2 1 2 2 6 1 5					1 1	2 2	2 3	3 4	3 5	2 4	1 3		•

^{2.} The lowermost numbers in each column represent a byte count and the number of cycles required (byte count/number of cycles). The number of cycles for the mnemonics asterisked (*) is as follows:

RTI	8	TAX	2
RTS	5	RSP	2
SWI	10	TXA	2
DAA	2	BSR	5
STOP	4	CLI	2
WAIT	4	SEI	2

^{3.} The parenthesized numbers must be added to the cycle count of the particular instruction.

Additional Instructions

The following new instructions are used on the HD6305X0:

DAA Converts the contents of the accumulator into BCD

WAIT Causes the MCU to enter the wait mode. For this mode, see the topic, Wait Mode.

STOP Causes the MCU to enter the stop mode. For this mode, see the topic, Stop Mode.

⁽NOTES) 1. "-" is an undefined operation code.

HD6305X1,HD63A05X1,HD63B05X1—HD6305X2,HD63A05X2,HD63B05X2 CMOS MCU (Microcomputer Unit)


-PRELIMINARY-

The HD6305X1 and the HD6305X2 are CMOS versions of the HD6805X1 and the HD6805X2, which are NMOS 8-bit single chip microcomputers. A CPU, a clock generator, a 128-byte RAM, I/O terminals, two timers and a serial communication interface (SCI) are built in both chip of the HD6305X1 and the HD6305X2. Their memory spaces are expandable to 16k bytes externally.

The HD6305X1 and the HD6305X2 have the same functions as the HD6305X0's except for the number of I/O terminals. The HD6305X1 has a 4k byte ROM and its memory space is expandable to 12k bytes externally. The HD6305X2 is a microcomputer unit which includes no ROM and its memory space is expandable to 16k bytes externally.

■ HARDWARE FEATURES

- 8-bit based MCU
- 4k-bytes of internal ROM (HD6305X1)
 No internal ROM (HD6305X2)
- 128-bytes of RAM
- A total of 31 terminals, including 24 I/O's, 7 inputs
- Two timers
- 8-bit timer with a 7-bit prescaler (programmable prescaler; event counter)
- 15-bit timer (commonly used with the SCI clock divider)
- On-chip serial interface circuit (synchronized with clock)
- Six interrupts (two external, two timer, one serial and one software)
- Low power dissipation modes
- Wait In this mode, the clock oscillator is on and the CPU halts but the timer/serial/interrupt function is operatable.
- Stop.... In this mode, the clock stops but the RAM data, I/O status and registers are held.
- Standby. In this mode, the clock stops, the RAM data is held, and the other internal condition is
- Minimum instruction cycle time
 - HD6305X1/X2 ... 1 μ s (f = 1 MHz)
- HD63A05X1/X2.. 0.67 μ s (f = 1.5 MHz)
- HD63B05X1/X2.. $0.5 \mu s$ (f = 2 MHz)
- Wide operating range
 - $V_{CC} = 3 \text{ to 6V (f = 0.1 to 0.5 MHz)}$
- HD6305X1/X2 . . $f = 0.1 \text{ to } 1 \text{ MHz} (V_{CC} = 5V \pm 10\%)$
- HD63A05X1/X2.. f = 0.1 to 1.5 MHz (V_{CC} = 5V ± 10%)
- HD63B05X1/X2.. f = 0.1 to 2 MHz (V_{CC} = 5V ± 10%)
- •System development fully supported by an evaluation kit




■ SOFTWARE FEATURES


- Similar to HD6800
- Byte efficient instruction set
- Powerful bit manipulation instructions (Bit Set, Bit Clear, and Bit Test and Branch usable for all RAM bits and all I/O terminals)
- A variety of interrupt operations
- Index addressing mode useful for table processing
- A variety of conditional branch instructions
- Ten powerful addressing modes
- All addressing modes adaptable to RAM, and I/O instructions
- Three new instructions, STOP, WAIT and DAA, added to the HD6805 family instruction set
- Instructions that are upward compatible with those of Motorola's MC6805P2 and MC146805G2

■ PIN ARRANGEMENT


 HD6305X1P, HD63A05X1P, HD63B05X1P, HD6305X2P, HD63A05X2P, HD63B05X2P



 HD6305X1F, HD63A05X1F, HD63B05X1F, HD6305X2F, HD63A05X2F, HD63B05X2F



■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

ltem	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 ~ +7.0	٧
Input Voltage	V _{in}	$-0.3 \sim V_{CC} + 0.3$	V
Operating Temperature	T _{opr}	0~+70	°C
Storage Temperature	T _{stg}	-55 ∼ +150	°C

[NOTE] These products have a protection circuit in their input terminals against high electrostatic voltage or high electric fields. Notwithstanding, be careful not to apply any voltage higher than the absolute maximum rating to these high input impedance circuits. To assure normal operation, we recommended V_{in} , V_{out} ; $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$.

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS ($V_{CC} = 5.0V \pm 10\%$, $V_{SS} = 0V$, Ta = $0 \sim +70^{\circ}$ C, unless otherwise noted.)

	Item	Symbol	Test Condition	min	typ	max	Unit
	RES, STBY			V _{cc} -0.5	_	V _{cc} +0.3	
Input "High" Voltage	EXTAL	V _{IH}		V _{cc} x0.7	-	V _{cc} +0.3	V
	Other Inputs			2.0	_	V _{cc} +0.3	
Input "Low" Voltage	All Inputs	VIL		-0.3	-	0.8	٧
Output "High" Voltage	All Outputs	VoH	I _{OH} = -200μA	2.4	_	-	V
Output High Voltage	All Outputs	∨он	I _{OH} = -10μA	V _{cc} -0.7	_	_	· •
Output "Low" Voltage	All Outputs	VoL	I _{OL} = 1.6mA	_	_	0.55	٧
Input Leakage Current	TIMER, \overline{INT} , $D_1 \sim D_7$, \overline{STBY}	ااررا		-	_	1.0	μΑ
Three-state Current	$A_0 \sim A_7$, $B_0 \sim B_7$, $C_0 \sim C_7$, $ADR_0 \sim ADR_{13}^*$, E^* , R/W^*	I _{TSI}	$Vin = 0.5 \sim V_{CC} - 0.5$	_	_	1.0	μΑ
	Operating			-	5	10	mA
Current Dissipation**	Wait	lcc	f = 1MHz***	-	2	5	mA
Current Dissipation	Stop		1 - 1101112	_	2	10	μΑ
	Standby			_	2	10	μΑ
Input Capacitance	All Terminals	Cin	f = 1MHz, Vin = 0V	-	_	12	pF

^{*} Only at standby

• AC CHARACTERISTICS ($V_{CC} = 5.0V \pm 10\%$, $V_{SS} = 0V$, Ta = $0 \sim +70^{\circ}$ C, unless otherwise noted.)

Item	Symbol	Test					3A05X	1/X2	HD6	Unit		
7.0111	O y i i i i i	Condition	min	typ	max	min	typ	max	min	typ	max	Oilit
Cycle Time	t _{cyc}		1	_	10	0.666	-	10	0.5	-	10	μs
Enable Rise Time	ter		_	_	20	_	_	20	_	_	20	ns
Enable Fall Time	t _{Ef}		_	_	20	_	-	20	-	-	20	ns
Enable Pulse Width("High" Level)	PWEH	1	450	_	_	300	-	_	220	_	_	ns
Enable Pulse Width ("Low" Level)	PWEL	1	450	-	-	300	_	_	220	_	_	ns
Address Delay Time	t _{AD}	Fig. 1	_	_	250	-	_	190	_	-	TBD	ns
Address Hold Time	t _{AH}	1	20	_	_	20	_	_	20	-	_	ns
Data Delay Time	tow		_	_	250	_	_	160	_	_	TBD	ns
Data Hold Time (Write)	t _{HW}		20	_	_	20	_	_	20	_	_	ns
Data Set-up Time (Read)	tosa	1	80	_	_	60	-	_	TBD	_	_	ns
Data Hold Time (Read)	t _{HR}		0	_	_	0		_	0	_	_	ns

^{**} V_{IH} min = V_{CC}-1.0V, V_{IL} max = 0.8V

*** The value at f = xMHz is given by using. ICC (f = xMHz) = ICC (f = 1MHz) x x

• PORT TIMING ($V_{CC} = 5.0V \pm 10\%$, $V_{SS} = 0V$, $T_a = 0 \sim +70^{\circ}C$, unless otherwise noted.)

Item	Symbol	Test	HD6305X1/X2			HD63A05X1/X2			HD6	Unit		
rem	Gymbor	Condition	min	typ	max	min	typ	max	min	typ	max	Unit
Port Data Set-up Time (Port A, B, C, D)	t _{PDS}	F:- 2	200	_	_	200	_	_	200	-	_	ns
Port Data Hold Time (Port A, B, C, D)	t _{PDH}	Fig. 2	200	_	_	200	_	_	200	_	-	ns
Port Data Delay Time (Port A, B, C)	t _{PDW}	Fig. 3	_	-	300	-	-	300	_	-	300	ns

• CONTROL SIGNAL TIMING (V_{CC} = 5.0V ±10%, V_{SS} = 0V, Ta = 0 \sim +70 $^{\circ}$ C, unless otherwise noted.)

	Symbol	Test	HD6305X1/X2			HD63A05X1/X2			HD6	Unit		
item	Symbol	Condition	min	typ	max	min	typ	max	min	typ	max	Unit
INT Pulse Width	t _{IWL}		t _{cyc} +250	_	-	tcyc +200	-	_	t _{cyc} +200	_	_	ns
INT ₂ Pulse Width	t _{IWL2}		t _{cyc} +250	_	_	t _{cyc} +200	-	_	t _{cyc} +200	-	_	ns
RES Pulse Width	t _{RWL}		5	_	_	5	-	-	5	_	_	t _{cyc}
Control Set-up Time	t _{CS}	Fig. 5	250		_	250		_	250	-	_	ns
Timer Pulse Width	t _{TWL}		t _{cyc} +250	_	_	t _{cyc} +200	-	_	t _{cyc} +200	-	-	ns
Oscillation Start Time (Crystal)	tosc	Fig.5, Fig.20*	_	_	20	_	-	20	_	_	20	ms
Reset Delay Time	t _{RHL}	Fig. 19	80	_	-	80	_	-	80	_	-	ms

^{*} C_L = 22pF ±20%, R_s = 60Ω max.

• SCI TIMING (V_{CC} = 5.0V±10%, V_{SS} = 0V, Ta = 0 \sim +70 $^{\circ}$ C, unless otherwise noted.)

Item	Symbol	Test	HD6305X1/X2			HD63A05X1/X2			HD6	Unit		
rtem	Symbol	Condition	min	typ	max	min	typ	max	min	typ	max	Oiiit
Clock Cycle	t _{Scyc}		1	_	32768	0.67	-	21845	0.5	-	16384	μs
Data Output Delay Time	t _{TXD}	Fig. 6,	_	_	250	_	_	250	_	_	250	ns
Data Set-up Time	t _{SRX}	Fig. 7	200	_	-	200	_	_	200	_	_	ns
Data Hold Time	t _{HRX}		100	_	-	100	_	_	100	-	_	ns




Figure 1 Bus Timing




Figure 2 Port Data Set-up and Hold Times (MCU Read)

Figure 3 Port Data Delay Time (MCU Write)





Figure 4 Interrupt Sequence







Figure 7 SCI Timing(External Clock)



[NOTES] 1. The load capacitance includes stary capacitance caused by the probe, etc.

2. All diodes are 1S2074 (H).

Figure 8 Test Load

■ DESCRIPTION OF TERMINAL FUNCTIONS

The input and output signals of the MCU are described here.

V_{CC}, V_{SS}

Voltage is applied to the MCU through these two terminals. V_{CC} is 5.0V \pm 10%, while V_{SS} is grounded.

• INT, INT2

External interrupt request inputs to the MCU. For details, refer to "INTERRUPT". The $\overline{\text{INT}_2}$ terminal is also used as the port D₆ terminal.

• XTAL, EXTAL

These terminals provide input to the on-chip clock circuit. A crystal oscillator (AT cut, 2.0 to 8.0 MHz) or ceramic filter is connected to the terminal. Refer to "INTERNAL OSCILLATOR" for using these input terminals.

• TIMER

This is an input terminal for event counter. Refer to "TIMER" for details.

• RES

Used to reset the MCU. Refer to "RESET" for details.

• NUM

This terminal is not for user application. In case of the HD6305X1, this terminal should be connected to V_{CC} through $10k\Omega$ resistance. In case of the HD6305X2, this terminal should be connected to V_{SS} .

• Enable (E)

This output terminal supplies E clock. Output is a single-phase, TTL compatible and 1/4 crystal oscillation frequency or 1/4 external clock frequency. It can drive one TTL load and a 90pF condenser.

• Read/Write (R/W)

This TTL compatible output signal indicates to peripheral and memory devices whether MCU is in Read ("High"), or in Write ("Low"). The normal standby state is Read ("High"). Its output can drive one TTL load and a 90pF condenser.

• Data Bus (DATA $_0 \sim DATA_7$)

This TTL compatible three-state buffer can drive one TTL load and 90pF.

• Address Bus (ADR $_0 \sim ADR_{13}$)

Each terminal is TTL compatible and can drive one TTL load and 90pF.

• Input/Output Terminals (Ao \sim A7, Bo \sim B7, Co \sim C7)

These 24 terminals consist of four 8-bit I/O ports (A, B, C). Each of them can be used as an input or output terminal on a bit through program control of the data direction register. For details, refer to "I/O PORTS."

• Input Terminals (D1 ~ D7)

These seven input-only terminals are TTL or CMOS compatible. Of the port D's, D6 is also used as $\overline{INT2}$. If D6 is used as a port, the $\overline{INT2}$ interrupt mask bit of the miscellaneous register must be set to "1" to prevent an $\overline{INT2}$ interrupt from being accidentally accepted.

• STBY

This terminal is used to place the MCU into the standby mode. With \overline{STBY} at "Low" level, the oscillation stops and the internal condition is reset. For details, refer to "Standby Mode."

The terminals described in the following are I/O pins for serial communication interface (SCI). They are also used as ports C_5 , C_6 and C_7 . For details, refer to "SERIAL COMMUNICATION INTERFACE."

CK (Cs)

Used to input or output clocks for serial operation.

• Rx (C₆)

Used to receive serial data.

• Tx (C7


Used to transmit serial data.

■MEMORY MAP

The memory map of the MCU is shown in Fig. 9. \$1000 ~ \$1FFF of the HD6305X2 are external addresses. However, care should be taken to assign vector addresses to \$1FF6 ~ \$1FFF. During interrupt processing, the contents of the CPU registers are saved into the stack in the sequence shown in Fig. 10. This saving begins with the lower byte (PCL) of the program counter. Then the value of the stack pointer is decremented and the higher byte (PCH) of the program counter, index register (X), accumulator (A) and condition code register (CC) are stacked in that order. In a subroutine call, only the contents of the program counter (PCH and PCL) are stacked.


@HITACHI

428



* ROM area (\$1000 ~ \$1FFF) in the HD6305X2 is changed into External Memory Space.

Figure 9 Memory Map of MCU



^{*} In a subroutine call, only PCL and PCH are stacked.

Figure 10 Sequence of Interrupt Stacking

BEGISTERS

There are five registers which the programmer can operate.




Figure 11 Programming Model

Accumulator (A)

This accumulator is an ordinary 8-bit register which holds operands or the result of arithmetic operation or data processing.

• Index Register (X)

The index register is an 8-bit register, and is used for index addressing mode. Each of the addresses contained in the register consists of 8 bits which, combined with an offset value, provides an effective address.

In the case of a read/modify/write instruction, the index register can be used like an accumulator to hold operation data or the result of operation.

If not used in the index addressing mode, the register can be used to store data temporarily.

• Program Counter (PC)

The program counter is a 14-bit register that contains the address of the next instruction to be executed.

Stack Pointer (SP)

The stack pointer is a 14-bit register that indicates the address of the next stacking space. Just after reset, the stack pointer is set at address \$00FF. It is decremented when data is pushed, and incremented when pulled. The upper 8 bits of the stack pointer are fixed to 00000011. During the MCU being reset or during a reset stack pointer (RSP) instruction, the pointer is set to address \$00FF. Since a subroutine or interrupt can use space up to address \$00C1 for stacking, the subroutine can be used up to 31 levels and the interrupt up to 12 levels.

Condition Code Register (CC)

The condition code register is a 5-bit register, each bit indicating the result of the instruction just executed. The bits can be individually tested by conditional branch instruc-

tions. The CC bits are as follows:

Half Carry (H): Used to indicate that a carry occurred between bits 3 and 4 during an arithmetic oper-

ation (ADD, ADC).

Interrupt (I): Setting this bit causes all interrupts, except a software interrupt, to be masked. If an interrupt occurs with the bit I set, it is

latched. It will be processed the instant the interrupt mask bit is reset. (More specifically, it will enter the interrupt processing routine after the instruction following the

CLI has been executed.)

Used to indicate that the result of the most Negative (N): recent arithmetic operation, logical operation or data processing is negative (bit 7 is logic

"1").

Used to indicate that the result of the most Zero (Z): recent arithmetic operation, logical operation

or data processing is zero.

Carry/ Represents a carry or borrow that occurred Borrow (C): in the most recent arithmetic operation. This

> bit is also affected by the Bit Test and Branch instruction and a Rotate instruction.

INTERRUPT

There are six different types of interrupt: external.interrupts (INT, INT2), internal timer interrupts (TIMER, TIMER2), serial interrupt (SCI) and interrupt by an instruction (SWI).

Of these six interrupts, the INT2 and TIMER or the SCI and TIMER2 generate the same vector address, respectively.

When an interrupt occurs, the program in progress stops and the then CPU status is saved onto the stack. And then, the interrupt mask bit (I) of the condition code register is set and the start address of the interrupt processing routine is obtained from a particular interrupt vector address. Then the interrupt routine starts from the start address. System can exit from the interrupt routine by an RTI instruction. When this instruction is executed, the CPU status before the interrupt (saved onto the stack) is pulled and the CPU restarts the sequence with the instruction next to the one at which the interrupt occurred. Table 1 lists the priority of interrupts and their vector addresses.

Table 1 Priority of Interrupts

Interrupt	Priority	Vector Address
RES	1	\$1FFE, \$1FFF
SWI	2	\$1FFC, \$1FFD
INT	3	\$1FFA, \$1FFB
TIMER/INT ₂	4	\$1FF8, \$1FF9
SCI/TIMER ₂	5	\$1FF6, \$1FF7

A flowchart of the interrupt sequence is shown in Fig. 12. A block diagram of the interrupt request source is shown in Fig. 13.




Figure 12 Interrupt Flow Chart

In the block diagram, both the external interrupts \overline{INT} and $\overline{INT_2}$ are edge trigger inputs. At the falling edge of each input, an interrupt request is generated and latched. The \overline{INT} interrupt request is automatically cleared if jumping is made to the \overline{INT} processing routine. Meanwhile, the $\overline{INT_2}$ request is cleared if "0" is written in bit 7 of the miscellaneou.

For the external interrupts (\overline{INT} , $\overline{INT2}$), internal timer interrupts (\overline{TIMER} , $\overline{TIMER2}$) and serial interrupt (\overline{SCI}), each interrupt request is held, but not processed, if the I bit of the condition code register is set. Immediately after the I bit is cleared, the corresponding interrupt processing starts according to the priority.


The INT2 interrupt can be masked by setting bit 6 of the miscellaneous register; the TIMER interrupt by setting bit 6 of the timer control register; the SCI interrupt by setting bit 5 of the serial status register; and the TIMER2 interrupt by setting bit 4 of the serial status register.

The status of the INT terminal can be tested by a BIL or BIH instruction. The INT falling edge detector circuit and its latching circuit are independent of testing by these instructions. This is also true with the status of the INT2 terminal.

• Miscellaneous Register (MR; \$000A)

The interrupt vector address for the external interrupt INT2 is the same as that for the TIMER interrupt, as shown in Table 1. For this reason, a special register called the miscellaneous register (MR; \$000A) is available to control the INT2 interrupts.

Bit 7 of this register is the INT2 interrupt request flag. When the falling edge is detected at the INT2 terminal, "1" is set in bit 7. Then the software in the interrupt routine (vector addresses: \$1FF8, \$1FF9) checks bit 7 to see if it is INT2 interrupt. Bit 7 can be reset by software.



Miscellaneous Register (MR; \$000A)

Bit 6 is the $\overline{\text{INT}_2}$ interrupt mask bit. If this bit is set to "1", then the $\overline{\text{INT}_2}$ interrupt is disabled. Both read and write are possible with bit 7 but "1" cannot be written in this bit by software. This means that an interrupt request by software is impossible.

When reset, bit 7 is cleared to "0" and bit 6 is set to "1".

■TIMER

Figure 14 shows a MCU timer block diagram. The timer data register is loaded by software and, upon receipt of a clock input, begins to count down. When the timer data




Figure 13 Interrupt Request Generation Circuitry

register (TDR) becomes "0", the timer interrupt request bit (bit 7) in the timer control register is set. In response to the interrupt request, the CPU saves its status into the stack and fetches timer interrupt routine address from addresses \$1FF8 and \$1FF9 and execute the interrupt routine. The timer interrupt can be masked by setting the timer interrupt mask bit (bit 6) in the timer control register. The mask bit (I) in the condition code register can also mask the timer interrupt.

The source clock to the timer can be either an external signal from the timer input terminal or the internal E signal (the oscillator clock divided by 4). If the E signal is used as the source, the clock input can be gated by the input to the timer input terminal.

Once the timer count has reached "0", it starts counting down with "\$FF". The count can be monitored whenever desired by reading the timer data register. This permits the program to know the length of time having passed after the occurrence of a timer interrupt, without disturbing the contents of the counter.

When the MCU is reset, both the prescaler and counter are initialized to logic "1". The timer interrupt request bit (bit 7) then is cleared and the timer interrupt mask bit (bit 6) is set.

To clear the timer interrupt request bit (bit 7), it is necessary to write "0" in that bit.


TCR7	Timer interrupt request
0	Absent
1	Present
TCR6	Timer interrupt mask
0	Enabled
1	Disabled

• Timer Control Register (TCR; \$0009)

Selection of a clock source, selection of a prescaler frequency division ratio, and a timer interrupt can be controlled by the timer control register (TCR; \$0009).

For the selection of a clock source, any one of the four modes (see Table 2) can be selected by bits 5 and 4 of the timer control register (TCR).

Timer Control Register (TCR: \$0009)



After reset, the TCR is initialized to "E under timer terminal control" (bit 5 = 0, bit 4 = 1). If the timer terminal is "1", the counter starts counting down with "\$FF" immediately after reset.

When "1" is written in bit 3, the prescaler is initialized. This bit always shows "0" when read.

Table 2 Clock Source Selection

TCR		011
Bit 5	Bit 4	- Clock input source
0	0	Internal clock E
0	1	E under timer terminal control
1	0	No clock input (counting stopped)
1	1	Event input from timer terminal




Figure 14 Timer Block Diagram



A prescaler division ratio is selected by the combination of three bits (bits 0, 1 and 2) of the timer control register (see Table 3). There are eight different division ratios: $\div 1$, $\div 2$, $\div 4$, $\div 8$, $\div 16$, $\div 32$, $\div 64$ and $\div 128$. After reset, the TCR is set to the $\div 1$ mode.

Table 3 Prescaler Division Ratio Selection

TCR			_
Bit 2	Bit 1	Bit 0	Prescaler division ratio
0	0	0	÷1·
0	0	1	÷2
0	1	0	÷4
0	1	1	÷8
1	0	0	÷16
1	0	1	÷32
1	1	0	÷64
1	1	1	÷128


A timer interrupt is enabled when the timer interrupt mask bit is "0", and disabled when the bit is "1". When a timer interrupt occurs, "1" is set in the timer interrupt request bit. This bit can be cleared by writing "0" in that bit.

■SERIAL COMMUNICATION INTERFACE (SCI)

This interface is used for serial transmission or reception of 8-bit data. Sixteen transfer rates are available in the range from 1 μ s to approx. 32 ms (for oscillation at 4 MHz).

The SCI consists of three registers, one eighth counter and one prescaler. (See Fig. 15.) SCI communicates with the CPU via the data bus, and with the outside world through bits 5, 6 and 7 of port C. Described below are the operations of each register and data transfer.

•SCI Control Register (SCR; \$0010)






Figure 15 SCI Block Diagram

SCR7	C ₇ terminal
0	Used as I/O terminal (by DDR).
1	Serial data output (DDR output)

SCR6	C ₆ terminal
0	Used as I/O terminal (by DDR).
1	Serial data input (DDR input)

SCR5	SCR4	Clock source	C _s terminal
0	0	-	Used as I/O terminal (by
0	1		DDR).
1	0	Internal	Clock output (DDR output)
1	1	External	Clock input (DDR input)

Bit 7 (SCR7)

When this bit is set, the DDR corresponding to the C_7 becomes "1" and this terminal serves for output of SCI data. After reset, the bit is cleared to "0".

Bit 6 (SCR6)

When this bit is set, the DDR corresponding to the C₆ becomes "0" and this terminal serves for input of SCI data. After reset, the bit is cleared to "0".

Bits 5 and 4 (SCR5, SCR4)

These bits are used to select a clock source. After reset, the bits are cleared to "0".

Bits $3 \sim 0$ (SCR3 \sim SCR0)

These bits are used to select a transfer clock rate. After reset, the bits are cleared to "0".

CCD2	SCR2	CCD4	0000	Transfer clock rate		
SCR3		SCR1	SCR0	4.00 MHz	4.194 MHz	
0	0	0	0	1 μs	0.95 μs	
0	0	0	1	2 μs	1.91 μs	
0	0	1	0	4 μs	3.82 μs	
0	0	1	1	8 μs	7.64 µs	
₹	₹	₹	} ≀	₹	}	
1	1	1	1	32768 μs	1/32 s	

•SCI Data Register (SDR; \$0012)

A serial-parallel conversion register that is used for transfer of data.

•SCI Status Register (SSR; \$0011)

7	6	5	4	3	2	1	00
SSR7	SSR6	SSR5	SSR4	SSR3	X	X	\boxtimes

Bit 7 (SSR7)

Bit 7 is the SCI interrupt request bit which is set upon completion of transmitting or receiving 8-bit data. It is cleared when reset or data is written to or read from the SCI data register with the SCR5="1". The bit can also be cleared by writing "0" in it.

Bit 6 (SSR6)

Bit 6 is the TIMER₂ interrupt request bit. TIMER₂ is used commonly with the serial clock generator, and SSR6 is set each time the internal transfer clock falls. When reset, the bit is cleared. It also be cleared by writing "0" in it. (For details, see TIMER₂.)

Bit 5 (SSR5)

Bit 5 is the SCI interrupt mask bit which can be set or cleared by software. When it is "1", the SCI interrupt (SSR7) is masked. When reset, it is set to "1".

Bit 4 (SSR4)

Bit 4 is the TIMER₂ interrupt mask bit which can be set or cleared by software. When the bit is "1", the TIMER₂ interrupt (SSR6) is masked. When reset, it is set to "1".

Bit 3 (SSR3)

When "1" is written in this bit, the prescaler of the transfer clock generator is initialized. When read, the bit always is "0".

Bits $2 \sim 0$ Not used.

SSR7	SCI interrupt request
0	Absent
1	Present

SSR6	TIMER ₂ interrupt request
0	Absent
1	Present

SSR5	SCI interrupt mask		
0	Enabled		
1	Disabled		
SSR4	TIMER ₂ interrupt mask		

	SSR4	TIMER ₂ interrupt mask
•	0	Enabled
	1	Disabled

Data Transmission

By writing the desired control bits into the SCI control registers, a transfer rate and a source of transfer clock are determined and bits 7 and 5 of port C are set at the serial data output terminal and the serial clock terminal, respectively. The transmit data should be stored from the accumulator or index register into the SCI data register. The data written in the SCI data register is output from the C_7/T_X terminal, starting with the LSB, synchronously with the falling edge of the serial clock. (See Fig. 16.) When 8 bit of

data have been transmitted, the interrupt request bit is set in bit 7 of the SCI status register with the rising edge of the last serial clock. This request can be masked by setting bit 5 of the SCI status register. Once the data has been sent, the 8th bit data (MSB) stays at the C_7/Tx terminal. If an external clock source has been selected, the transfer rate determined by bits $0 \sim 3$ of the SCI control register is ignored, and the C_5/\overline{CK} terminal is set as input. If the internal clock has been selected, the C_5/\overline{CK} terminal is set as output and clocks are output at the transfer rate selected by bits $0 \sim 3$ of the SCI control register.




Figure 16 SCI Timing Chart


Data Reception

By writing the desired control bits into the SCI control register, a transfer rate and a source of transfer clock are determined and bit 6 and 5 of port C are set at the serial data input terminal and the serial clock terminal, respectively. Then dummy-writing or -reading the SCI data register, the system is ready for receiving data. (This procedure is not needed after reading subsequent received data. It must be taken after reset and after not reading subsequent received data.

The data from the C_6/Rx terminal is input to the SCI data register synchronously with the rising edge of the serial clock (see Fig. 16). When 8 bits of data have been received, the interrupt request bit is set in bit 7 of the SCI status register. This request can be masked by setting bit 5 of the SCI status register. If an external clock source have been selected, the transfer rate determined by bits $0 \sim 3$ of the SCI control register is ignored and the data is received synchronously with the clock from the C_5/\overline{CK} terminal. If the internal clock has been selected, the C_5/\overline{CK} terminal is set as output and clocks are output at the transfer rate selected by bits $0 \sim 3$ of the SCI control register.

• TIMER2

The SCI transfer clock generator can be used as a timer. The clock selected by bits $3 \sim 0$ of the SCI control register (4 $\mu_8 \sim$ approx. 32 ms (for oscillation at 4 MHz)) is input to bit 6 of the SCI status register and the TIMER2 interrupt request bit is set at each falling edge of the clock. Since interrupt requests occur periodically, TIMER2 can be used as a reload counter or clock.



 Transfer clock generator is reset and mask bit (bit 4 of SCI status register) is cleared.

(2). (4) : TIMER2 interrupt request

(3), (5) : TIMER2 interrupt request bit cleared


TIMER₂ is commonly used with the SCI transfer clock generator. If wanting to use TIMER₂ independently of the SCI, specify "External" (SCR5 = 1, SCR4 = 1) as the SCI clock source.

If "Internal" is selected as the clock source, reading or writing the SDR causes the prescaler of the transfer clock generator to be initialized.

■I/O PORTS

There are 24 input/output terminals (ports A, B, C). Each I/O terminal can be selected for either input or output by the data direction register. More specifically, an I/O port will be input if "0" is written in the data direction register, and output if "1" is written in the data direction register. Port A, B or C reads latched data if it has been programmed as output, even with the output level being fluctuated by the output load. (See Fig. 17.)

When reset, the data direction register and data register go to "O" and all the input/output terminals are used as input.



Bit of data direction register	Bit of output data	Status of output	Input to CPU
1	0	0	0
1	1	1	1
0	х	3-state	Pin

Figure 17 Input/Output Port Diagram

Seven input-only terminals are available (port D). Writing to an input terminal is invalid.

All input/output terminals and input terminals are TTL compatible and CMOS compatible in respect of both input and output.

If I/O ports or input ports are not used, they should be connected to V_{SS} via resistors. With none connected to these terminals, there is the possibility of power being consumed despite that they are not used.

RESET

The MCU can be reset either by external reset input (RES) or power-on reset. (See Fig. 18.) On power up, the reset input must be held "Low" for at least t_{OSC} to assure that the internal oscillator is stabilized. A sufficient time of delay can be obtained by connecting a capacitance to the \overline{RES} input as shown in Fig. 19.




Figure 18 Power On and Reset Timing




Figure 19 Input Reset Delay Circuit

■INTERNAL OSCILLATOR

The internal oscillator circuit is designed to meet the




Figure 20 Internal Oscillator Circuit

requirement for minimum external configurations. It can be driven by connecting a crystal (AT cut $2.0 \sim 8.0 \text{MHz}$) or ceramic oscillator between pins 5 and 6 depending on the required oscillation frequency stability.

Three different terminal connections are shown in Fig. 20. Figs. 21 and 22 illustrate the specifications and typical arrangement of the crystal, respectively.





Figure 21 Parameters of Crystal



[NOTE] Use as short wirings as possible for connection of the crystal with the EXTAL and XTAL terminals. Do not allow these wirings to cross others.

Figure 22 Typical Crystal Arrangement

LOW POWER DISSIPATION MODE

The HD6305X has three low power dissipation modes: wait, stop and standby.

Wait Mode

When WAIT instruction being executed, the MCU enters into the wait mode. In this mode, the oscillator stays active but the internal clock stops. The CPU stops but the peripheral functions — the timer and the serial communication interface — stay active. (NOTE: Once the system has entered the wait mode, the serial communication interface can no longer be retriggered.) In the wait mode, the registers, RAM and I/O terminals hold their condition just before entering into the wait mode.

The escape from this mode can be done by interrupt (INT, TIMER/INT2 or SCI/TIMER2), RES or STBY. The RES resets the MCU and the STBY brings it into the standby mode. (This will be mentioned later.)

When interrupt is requested to the CPU and accepted, the wait mode escapes, then the CPU is brought to the operation mode and vectors to the interrupt routine. If the interrupt is masked by the I bit of the condition code register, after releasing from the wait mode the MCU executes the instruction next to the WAIT. If an interrupt other than the INT (i.e., TIMER/INT2 or SCI/TIMER2) is masked by the timer control

register, miscellaneous register or serial status register, there is no interrupt request to the CPU, so the wait mode cannot be released.

Fig. 23 shows a flowchart for the wait function.

Stop Mode

When STOP instruction being executed, MCU enters into the stop mode. In this mode, the oscillator stops and the CPU and peripheral functions become inactive but the RAM, registers and I/O terminals hold their condition just before entering into the stop mode.

The escape from this mode can be done by an external interrupt (INT or INT2), RES or STBY. The RES resets the MCU and the STBY brings into the standby mode.

When interrupt is requested to the CPU and accepted, the stop mode escapes, then the CPU is brought to the operation mode and vectors to the interrupt routine. If the interrupt is masked by the I bit of the condition code register, after releasing from the stop mode, the MCU executes the instruction next to the STOP. If the $\overline{\text{INT}_2}$ interrupt is masked by the miscellaneous register, there is no interrupt request to the MCU, so the stop mode cannot be released.

Fig. 24 shows a flowchart for the stop function. Fig. 25 shows a timing chart of return to the operation mode from the stop mode.

For releasing from the stop mode by an interrupt, oscillation starts upon input of the interrupt and, after the internal delay time for stabilized oscillation, the CPU becomes active. For restarting by \overline{RES} , oscillation starts when the \overline{RES} goes "0" and the CPU restarts when the \overline{RES} goes "1". The duration of \overline{RES} ="0" must exceed t_{osc} to assure stabilized oscillation.

Standby Mode

The MCU enters into the standby mode when the STBY terminal goes "Low". In this mode, all operations stop and the internal condition is reset but the contents of the RAM are hold. The I/O terminals turn to high-impedance state. The standby mode should escape by bringing STBY "High". The CPU must be restarted by reset. The timing of input signals at the RES and STBY terminals is shown in Fig. 26.

Table 4 lists the status of each parts of the MCU in each low power dissipation modes. Transitions between each mode are shown in Fig. 27.




Figure 23 Wait Mode Flow Chart





Figure 24 Stop Mode Flow Chart






Figure 25 Timing Chart of Releasing from Stop Mode




Figure 26 Timing Chart of Releasing from Standby Mode

Table 4 Status of Each Part of MCU in Low Power Dissipation Modes

					Cor	ndition			
Mode		Start	Oscil- lator	CPU	Timer, Serial	Register	RAM	I/O terminal	Escape
WAIT	Soft-	WAIT in- struction	Active	Stop	Active	Keep	Keep	Keep	STBY, RES, INT, INT ₂ , each interrupt request of TIMER, TIMER ₂ , SCI
STOP	ware	STOP in- struction	Stop	Stop	Stop	Keep	Keep	Keep	STBY, RES, INT, INT ₂
Stand- by	Hard- ware	STBY="Low"	Stop	Stop	Stop	Reset	Keep	High im- pedance	STBY="High"




Figure 27 Transitions among Active Mode, Wait Mode, Stop Mode, Standby Mode and Reset

■BIT MANIPULATION

The MCU can use a single instruction (BSET or BCLR) to set or clear one bit of the RAM or an I/O port (except the write-only registers such as the data direction register). Every bit of memory or I/O within page 0 (\$00 ~ \$FF) can be tested by the BRSET or BRCLR instruction; depending on the result of the test, the program can branch to required destinations. Since bits in the RAM, or I/O can be manipulated, the user may use a bit within the RAM as a flag or handle a single I/O bit as an independent I/O terminal. Fig. 28 shows an example of bit manipulation and the validity of test instructions. In the example, the program is configured assuming that bit 0 of port A is connected to a zero cross detector circuit and bit 1 of the same port to the trigger of a triac.

The program shown can activate the triac within a time of $10\mu s$ from zero-crossing through the use of only 7 bytes on the ROM. The on-chip timer provides a required time of delay and pulse width modulation of power is also possible.

SELF 1. BRCLR 0, PORT A, SELF 1 BSET 1, PORT A BCLR 1, PORT A

Figure 28 Example of Bit Manipulation

ADDRESSING MODES

Ten different addressing modes are available to the MCU.

Immediate

See Fig. 29. The immediate addressing mode provides access to a constant which does not vary during execution of the program.

This access requires an instruction length of 2 bytes. The effective address (EA) is PC and the operand is fetched from

the byte that follows the operation code.

• Direct

See Fig. 30. In the direct addressing mode, the address of the operand is contained in the 2nd byte of the instruction. The user can gain direct access to memory up to the lower 255th address. All RAM and I/O registers are on page 0 of address space so that the direct addressing mode may be utilized.

Extended

See Fig. 31. The extended addressing is used for referencing to all addresses of memory. The EA is the contents of the 2 bytes that follow the operation code. An extended addressing instruction requires a length of 3 bytes.

• Relative

See Fig. 32. The relative addressing mode is used with branch instructions only. When a branch occurs, the program counter is loaded with the contents of the byte following the operation code. EA = (PC) + 2 + Rel., where Rel. indicates a signed 8-bit data following the operation code. In obranch occurs, Rel. = 0. When a branch occurs, the program jumps to any byte in the range +129 to -127. A branch instruction requires a length of 2 bytes.

Indexed (No Offset)

See Fig. 33. The indexed addressing mode allows access up to the lower 255th address of memory. In this mode, an instruction requires a length of one byte. The EA is the contents of the index register.

• Indexed (8-bit Offset)

See Fig. 34. The EA is the contents of the byte following the operation code, plus the contents of the index register. This mode allows access up to the lower 511th address of memory. Each instruction when used in the index addressing mode (8-bit offset) requires a length of 2 bytes.

Indexed (16-bit Offset)

See Fig. 35. The contents of the 2 bytes following the operation code are added to content of the index register to compute the value of EA. In this mode, the complete memory can be accessed. When used in the indexed addressing mode (16-bit offset), an instruction must be 3 bytes long.

• Bit Set/Clear

See Fig. 36. This addressing mode is applied to the BSET and BCLR instructions that can set or clear any bit on page 0. The lower 3 bits of the operation code specify the bit to be set or cleared. The byte that follows the operation code indicates an address within page 0.

• Bit Test and Branch

See Fig. 37. This addressing mode is applied to the BRSET and BRCLR instructions that can test any bit within page 0 and can be branched in the relative addressing mode. The byte to be tested is addressed depending on the contents of the byte following the operation code. Individual bits within the byte to be tested are specified by the lower 3 bits of the operation code. The 3rd byte represents a relative value which will be added to the program counter when a branch condition is established. Each of these instructions should be 3 bytes long. The value of the test bit is written in the carry bit of the condition code register.

Implied

See Fig. 38. This mode involves no EA. All information needed for execution of an instruction is contained in the operation code. Direct manipulation on the accumulator and index register is included in the implied addressing mode. Other instructions such as SWI and RTI are also used in this mode. All instructions used in the implied addressing mode should have a length of one byte.




Figure 29 Example of Immediate Addressing




Figure 30 Example of Direct Addressing






Figure 31 Example of Extended Addressing




Figure 32 Example of Relative Addressing




Figure 33 Example of Indexed (No Offset) Addressing






Figure 34 Example of Index (8-bit Offset) Addressing




Figure 35 Example of Index (16-bit Offset) Addressing




Figure 36 Example of Bit Set/Clear Addressing






Figure 37 Example of Bit Test and Branch Addressing




Figure 38 Example of Implied Addressing

■INSTRUCTION SET

There are 62 basic instructions available to the HD6305X MCU. They can be classified into five categories: register/memory, read/modify/write, branch, bit manipulation, and control. The details of each instruction are described in Tables 5 through 11.

• Register/Memory Instructions

Most of these instructions use two operands. One operand is either an accumulator or index register. The other is derived from memory using one of the addressing modes used on the HD6305X MCU. There is no register operand in the unconditional jump instruction (JMP) and the subroutine jump instruction (JSR). See Table 5.

• Read/Modify/Write Instructions

These instructions read a memory or register, then modify or test its contents, and write the modified value into the memory or register. Zero test instruction (TST) does not write data, and is handled as an exception in the read/modify/write group. See Table 6.

Branch Instructions

A branch instruction branches from the program sequence in progress if a particular condition is established. See Table 7.

Bit Manipulation Instructions

These instructions can be used with any bit located up to the lower 255th address of memory. Two groups are available; one for setting or clearing and the other for bit testing and branching. See Table 8.

Control Instructions

The control instructions control the operation of the MCU which is executing a program. See Table 9.

• List of Instructions in Alphabetical Order

Table 10 lists all the instructions used on the HD6305X MCU in the alphabetical order.

• Operation Code Map

Table 11 shows the operation code map for the instructions used on the MCU.



Table 5 Register/Memory Instructions

								A	ddre	ssin	g M	odes	;								T				
	l				Γ			Г			In	dexe	ed	In	dex	ed	In	dex	ed	Boolean/			ndi		
Operations	Mnemonic	Im	med	iate		Direc	t	Ex	tend	led	(No	Off	set)	(8-E	lit Of	fset)	(16-	Bit O	ffset)	Arithmetic Operation		,	Cod	.e	
	1	OP	#	~	OP	#	~	OP	#	~	OP	#	~	OP	#	~	OP	#	~		Н	1	N	Z	С
Load A from Memory	LDA	A6	2	2	В6	2	3	C6	3	4	F6	1	3	E6	2	4	D6	3	5	M→A	•	•	Λ	Λ	•
Load X from Memory	LDX	AE	2	2	BE	2	3	CE	3	4	FE	1	3	EE	2	4	DE	3	5	M→X	•	•	٨	^	•
Store A in Memory	STA				В7	2	3	C7	3	4	F7	1	4	€7	2	4	D7	3	5	A→M	•	•	^	^	•
Store X in Memory	STX				BF	2	3	CF	3	4	FF	1	4	EF	2	4	DF	3	5	X→M	•	•	^	^	•
Add Memory to A	ADD	AB	2	2	ВВ	2	3	СВ	3	4	FB	1	3	EB	2	4	DB	3	5	A+MA	^	•	^	^	^
Add Memory and Carry				Г				Г																Г	Г
to A	ADC	A9	2	2	В9	2	3	C9	3	4	F9	1	3	E9	2	4	D9	3	5	A+M+C→A	^	•	^	1	^
Subtract Memory	SUB	AO	2	2	во	2	3	CO	3	4	FO	1	3	ΕO	2	4	DO	3	5	A-M→A	•	•	^	^	Λ
Subtract Memory from																					1				
A with Borrow	SBC	A2	2	2	B2	2	3	C2	3	4	F2	1	3	E2	2	4	D2	3	5	A-M-C→A	•	•	^	^	_
AND Memory to A	AND	A4	2	2	84	2	3	C4	3	4	F4	1	3	E4	2	4	D4	3	5	A · M→A	•	•	Λ	^	•
OR Memory with A	ORA	AA	2	2	ВА	2	3	CA	3	4	FA	1	3	EA	2	4	DA	3	5	A+M→A	•	•	^	^	•
Exclusive OR Memory				Г							T										1				
with A	EOR	A8	2	2	88	2	3	C8	3	4	F8	1	3	E8	2	4	08	3	5	A⊕M→A		•	^	1	
Arithmetic Compare A											Γ										T	П	Г		Т
with Memory	CMP	A1	2	2	В1	2	3	C1	3	4	F1	1	3	E1	2	4	D1	3	5	A-M	•	•	^	1	_^
Arithmetic Compare X			Г											Г								Г	Г		
with Memory	CPX	АЗ	2	2	вз	2	3	СЗ	3	4	F3	1	3	E3	2	4	DЗ	3	5	X-M	•		_	1	1
Bit Test Memory with	-					1											T				T	\Box		T	T
A (Logical Compare)	BIT	A5	2	2	B5	2	3	C5	3	4	F5	1	3	E5	2	4	D5	3	5	A · M	•	•	_	^	•
Jump Unconditional	JMP				вс	2	2	СС	3	3	FC	1	2	EC	2	3	DC	3	4		•	•	•	•	•
Jump to Subroutine	JSR		I	\vdash	BD	2	5	CD	3	6	FD	1	5	ED	2	5	DD	3	6		•	•	•	•	

Symbols: Op = Operation
= Number of bytes
~ = Number of cycles

Table 6 Read/Modify/Write Instructions

							Add	Iress	ing	Mod	les											
Operations	Mnemonic										In	dex	ed	In	dex	ed	Boolean/Arithmetic Operation			ndit Cod		
Operations	ivinemonic	Im	plied	(A)	lm	olied	(X))ırec	t	(No	Off	set)	(8-B	it Of	fset)	Boolean/Arttimetic Operation					
		OP	#	~	OP	#	~	OP	#	~	OP	#	~	OP	#	~		Н	1	N	Z	С
Increment	INC	4C	1	2	5C	1	2	3C	2	5	7C	1	5	6C	2	6	A+1→A or X+1→X or M+1→M	•	•	^	Λ	•
Decrement	DEC	4A	1	2	5A	1	2	3A	2	5	7A	1	5	6A	2	6	$A-1 \rightarrow A$ or $X-1 \rightarrow X$ or $M-1 \rightarrow M$	•	•	^	٨	•
Clear	CLR	4F	1	2	5F	1	2	3F	2	5	7F	1	5	6F	2	6	00→A or 00→X or 00→M	•	•	0	1	•
Complement	сом	43	1	2	53	1	2	33	2	5	73	1	5	63	2	6	A→A or X→X or M→M	•	•	^	٨	1
Negate																	00 - A → A or 00 - X → X					
(2's Complement)	NEG	40	1	2	50	1	2	30	2	5	70	1	5	60	2	6	or 00 – M → M	•	•	^	٨	^
Rotate Left Thru Carry	ROL	49	1	2	59	1	2	39	2	5	79	1	5	69	2	6	C b, A or X or M bo	•	•	^	^	^
Rotate Right Thru Carry	ROR	46	1	2	56	1	2	36	2	5	76	1	5	66	2	6	C A or X or M	•	•	^	^	^
Logical Shift Left	LSL	48	1	2	58	1	2	38	2	5	78	1	5	68	2	6	C	•	•	^	<	٨
Logical Shift Right	LSR	44	1	2	54	1	2	34	2	5	74	1	5	64	2	6	0 - N A A X A M 1 - C	•	•	0	^	٨
Arithmetic Shift Right	ASR	47	1	2	57	1	2	37	2	5	77	1	5	67	2	6	b, b, c	•	•	^	^	^
Arithmetic Shift Left	ASL	48	1	2	58	1	2	38	2	5	78	1	5	68	2	6	Equal to LSL	•	•	٨	^	٨
Test for Negative																						
or Zero	TST	4D	1	2	5D	1	2	3D	2	4	70	1	4	6D	2	5	A-00 or X-00 or M-00	•	•	^	٨	•

Symbols: Op = Operation
= Number of bytes
~ = Number of cycles



Table 7 Branch Instructions

		Addr	essing l	Viodes			2000	lition	Coo	40
Operations	Mnemonic	F	Relativ	е	Branch Test	,	JOHE	111101	COC	16
		OP	#	~		Н	1	N	Z	С
Branch Always	BRA	20	2	3	None	•	•	•	•	•
Branch Never	BRN	21	2	3	None	•	•	•	•	•
Branch IF Higher	ВНІ	22	2	3	C+Z=0	•	•	•	•	•
Branch IF Lower or Same	BLS	23	2	3	C+Z=1	•	•	•	•	•
Branch IF Carry Clear	BCC	24	2	3	C=0	•	•	•	•	•
(Branch IF Higher or Same)	(BHS)	24	2	3	C=0	•	•	•	•	•
Branch IF Carry Set	BCS	25	2	3	C=1	•	•	•	•	•
(Branch IF Lower)	(BLO)	25	2	3	C = 1	•	•	•	•	•
Branch IF Not Equal	BNE	26	2	3	Z=0	•	•	•	•	•
Branch IF Equal	BEQ	27	2	3	Z=1	•	•	•	•	•
Branch IF Half Carry Clear	внсс	28	2	3	H=0	•	•	•	•	•
Branch IF Half Carry Set	BHCS	29	2	3	H=1	•	•	•	•	•
Branch IF Plus	BPL	2A	2	3	N=0	•	•	•	•	•
Branch IF Minus	ВМІ	2B	2	3	N = 1	•	•	•	•	•
Branch IF Interrupt Mask										
Bit is Clear	вмс	2C	2	3	I=O	•	•	•	•	•
Branch IF Interrupt Mask										
Bit is Set	BMS	2D	2	3	I = 1	•	•	•	•	•
Branch IF Interrupt Line								<u> </u>		
is Low	BIL	2E	2	3	INT=0	•	•	•	•	•
Branch IF Interrupt Line										
is High	він	2F	2	3	INT = 1	•	•	•	•	•
Branch to Subroutine	BSR	AD	2	5		•	•	•	•	•

Symbols: Op = Operation
= Number of bytes
~ = Number of cycles

Table 8 Bit Manipulation Instructions

			Add	ressi	ng Modes			Boolean/					_	
Operations	Mnemonic	Bit Set	Cle	ar	Bit Test and	d Bra	nch	Arithmetic	Branch Test	١	ona	ition	Coc	1e
		OP	=	~	OP	#	~	Operation	1030	Н	1	N	Z	С
Branch IF Bit n is set	BRSET n(n=0···7)				2·n	3	5		Mn=1	•	•	•	•	Λ.
Branch IF Bit n is clear	BRCLR n(n=0···7)				01+2·n	3	5	İ —	Mn=0	•	•	•	•	٨
Set Bit n	BSET n(n=0···7)	10+2·n	2	5				1→Mn	Australian	•	•	•	•	•
Clear Bit n	BCLR n(n=0···7)	11+2·n	2	5				0→Mn		•	•	•	•	•

Symbols: Op = Operation
= Number of bytes
~ = Number of cycles

Table 9 Control Instructions

		Addre	essing l	Modes					^	
Operations	Mnemonic		mplied	j	Boolean Operation		ona	ition	Coć	16
		OP	#	~		Н	ı	N	Z	С
Transfer A to X	TAX	97	1	2	A→X	•	•	•	•	•
Transfer X to A	TXA	9F	1	2	X→A	•	•	•	•	•
Set Carry Bit	SEC	99	1	1	1→C	•	•	•	•	1
Clear Carry Bit	CLC	98	1	1	O→C	•	•	•	•	0
Set Interrupt Mask Bit	SEI	9B	1	2	1→I	•	1	•	•	•
Clear Interrupt Mask Bit	CLI	9A	1	2	0→I	•	0	•	•	•
Software Interrupt	SWI	83	1	10		•	1	•	•	•
Return from Subroutine	RTS	81	1	5		•	•	•	•	•
Return from Interrupt	RTI	80	1	8		?	?	?	?	?
Reset Stack Pointer	RSP	9C	1	2	\$FF→SP	•	•	•	•	•
No-Operation	NOP	9D	1	1	Advance Prog. Cntr. Only	•	•	•	•	•
Decimal Adjust A	DAA	8D	1	2	Converts binary add of BCD charcters into BCD format	•	•	٨	^	^ 1
Stop	STOP	8E	1	4		•	•	•	•	•
Wait	WAIT	8F	1	4		•	•	•	•	•

Symbols: Op ≈ Operation

Table 10 Instruction Set (in Alphabetical Order)

					Addressin	g Modes					C	ond	ition	Cod	e
Mnemonic	Implied	Immediate	Direct	Extended	Relative	Indexed (No Offset)	Indexed (8-Bit)	Indexed (16-Bit)	Bit Set/ Clear	Bit Test & Branch	н	1	N	z	С
ADC		×	×	×		×	×	×			Λ	•	Λ	Λ	^
ADD		×	×	×		×	×	×			٨	•	٨	Λ	^
AND		×	×	×		×	×	×			•	•	٨	Λ	•
ASL	×		×			×	×				•	•	Λ	Λ	^
ASR	×		×			×	×				•	•	Λ	٨	^
BCC					×						•	•	•	•	•
BCLR									×		•	•	•	•	•
BCS					×						•	•	•	•	•
BEQ					×						•	•	•	•	•
внсс					×						•	•	•	•	•
BHCS					×						•	•	•	•	•
BHI				1	×						•	•	•	•	•
(BHS)					×						•	•	•	•	•
він					×						•	•	•	•	•
BIL					×						•	•	•	•	•
BIT		×	×	×		×	×	×			•	•	Λ	Λ	•
(BLO)					×						•	•	•	•	•
BLS					×						•	•	•	•	•
BMC					×			•			•	•	•	•	•
ВМІ					×						•	•	•	•	•
BMS					×						•	•	•	•	•
BNE					×						•	•	•	•	•
BPL					×						•	•	•	•	•
BRA					×						•	•	•	•	•

Condition Code Symbols:

Half Carry (From Bit 3)

١ Interrupt Mask

Ν Negative (Sign Bit)

Zero

Carry/Borrow

Test and Set if True, Cleared Otherwise

Not Affected

Load CC Register From Stack

(to be continued)



^{*} Are BCD characters of upper byte 10 or more? (They are not cleared if set in advance.)

^{# =} Number of bytes
~ = Number of cycles

Table 10 Instruction Set (in Alphabetical Order)

					Addressin	g Modes						Cond	ition	Cod	Je
Mnemonic	Implied	Immediate	Direct	Extended	Relative	Indexed (No Offset)	Indexed (8-Bit)	Indexed (16-Bit)	Bit Set Clear	Bit Test & Branch	Н	1	N	z	С
BRN					×						•	•	•	•	•
BRCLR										×	•	•	•	•	_
BRSET										×	•	•	•	•	^
BSET									×		•	•	•	•	•
BSR					×						•	•	•	•	•
CLC	×										•	•	•	•	0
CLI	×										•	0	•	•	•
CLR	×		×			×	×			1	•	•	0	1	•
CMP		×	×	×		×	×	×			•	•	Λ	Λ	٨
сом	×		×			×	×				•	•	Λ	Λ	1
CPX		×	×	×		×	×	×			•	•	Λ	^	^
DAA	×										•	•	Λ	Λ	Λ
DEC	×		×			×	×				•	•	Λ	Λ	•
EOR		×	×	×		×	×	×			•	•	1	Λ	•
INC	×		×			×	×				•	•	Λ	Λ	•
JMP			×	×		×	×	×			•	•	•	•	•
JSR			×	×		×	×	×			•	•	•	•	•
LDA		×	×	×		×	×	×			•	•	Λ	Λ	•
LDX		×	×	×		×	×	×			•	•	Λ	Λ	•
LSL	×		×			×	×				•	•	Λ	Λ	٨
LSR	×		×			×	×				•	•	0	Λ	٨
NEG	×		×			×	×				•	•	Λ	Λ	٨
NOP	×										•	•	•	•	•
ORA		×	×	×		×	×	×			•	•	Λ	Λ	•
ROL	×		×			×	×				•	•	Λ	Λ	Λ
ROR	×		×			×	×				•	•	Λ	Λ	^
RSP	×										•	•	•	•	•
RTI	×										?	?	?	?	?
RTS	×										•	•	•	•	•
SBC		×	×	×		×	×	×			•	•	^	Λ	٨
SEC	×										•	•	•	•	1
SEI	×										•	1	•	•	•
STA			×	×		×	×	×			•	•	Λ	Λ	•
STOP	×										•	•	•	•	•
STX			×	×		×	×	×			•	•	Λ	Λ	•
SUB		×	×	×		×	×	×			•	•	Λ	Λ	Λ
SWI	×										•	1	•	•	•
TAX	×										•	•	•	•	•
TST	×		×			×	×				•	•	Λ	Λ	•
TXA	×										•	•	•	•	•
WAIT	×										•	•	•	•	•

Condition Code Symbols:

Half Carry (From Bit 3) Н

1

Ν Negative (Sign Bit) z

Zero

Interrupt Mask

С Carry/Borrow

Test and Set if True, Cleared Otherwise \wedge

Not Affected

Load CC Register From Stack

Table 11 Operation Code Map

	Bit Man	ipulation	Branch		Read/	Modify	//Write	В	Cor	ntrol		Re	gister	Mem	ory			
	Test &	Set/																
	Branch	Clear	Rel	DIR	Α	X	,X1	,xo	IMP	IMP	IMM	DIR	EXT	,X2	,X1	,xo		
	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Ε	F	←	HIGH
0	BRSETO	BSET0	BRA			NEG			RTI*				SI	JB			0]
1	BRCLRO	BCLRO	BRN			-			RTS*				CI	ИP			1	
2	BRSET1	BSET1	ВНІ						_	-			SI	зс			2	
3	BRCLR1	BCLR1	BLS			СОМ			SWI*	-			CI	×			3	L
4	BRSET2	BSET2	BCC			LSR			-	-			Al	VD.			4	ŵ
5	BRCLR2	BCLR2	BCS							-			В	IT			5	1
6	BRSET3	BSET3	BNE			ROR							L	DΑ			6]
7	BRCLR3	BCLR3	BEQ			ASR				TAX.			S	Α		STA(+1)	7	1
8	BRSET4	BSET4	BHCC		L	SL/AS	SL			CLC			E	OR			8	1
9	BRCLR4	BCLR4	BHCS			ROL				SEC			ΑI	C			9	1
Α	BRSET5	BSET5	BPL			DEC				CLI*			O	RA.			Α	
В	BRCLR5	BCLR5	ВМІ							SEI*			Αſ	OD			В]
С	BRSET6	BSET6	ВМС			INC				RSP*			J	MP(-	1)		С]
D	BRCLR6	BCLR6	BMS	TST(-1)	T:	ST	TST	(-1)	DAA.	NOP	BSR*	JSR	(+2)	JSR	(+1)	JSR(+2)	D	1
E	BRSET7	BSET7	BIL					STOP*	_			L	X			Ε		
F	BRCLR7	BCLR7	BIH		CLR			WAIT.	TXA.			S	ГХ		STX(+1)	F		
	3/5	2/5	2/3	2 5	1/2	1/2	2/6	1 5	1.*	1./1	2/2	2/3	3/4	3/5	2/4	1/3		

(NOTES) 1. "-" is an undefined operation code.

The lowermost numbers in each column represent a byte count and the number of cycles required (byte count/number of cycles).
 The number of cycles for the mnemonics asterisked (*) is as follows:

RTI	8	TAX	2
RTS	5	RSP	2
SWI	10	TXA	2
DAA	2	BSR	5
STOP	4	ÇLI	2
WAIT	4	SEI	2

3. The parenthesized numbers must be added to the cycle count of the particular instruction.

Additional Instructions

The following new instructions are used on the HD6305X:

DAA Converts the contents of the accumulator into BCD code.

WAIT Causes the MCU to enter the wait mode. For this mode, see the topic, Wait Mode.

STOP Causes the MCU to enter the stop mode. For this mode, see the topic, Stop Mode.

HD6305Y0, HD63A05Y0, HD63B05Y0 CMOS MCU (Microcomputer Unit)


HD6305Y0 is a CMOS 8-bit single-chip microcomputer which includes a CPU upward compatible with the HD6305X0. On the chip of the HD6305Y0, 7872 byte ROM, 256 byte RAM, 55 I/O terminals, two timers and a serial communication interface (SCI) are built in. And three low power dissipation modes (stop, wait and standby) support the low power operating. Instruction set is upward compatible with the HD6805 family.

■ HARDWARE FEATURES

- 8-bit based MCU
- 7872 bytes of ROM
- 256 bytes of RAM
- A total of 55 terminals, including 32 I/O's, 7 inputs and 16 outputs
- Two timers
- 8-bit timer with a 7-bit prescaler (programmable prescaler; event counter)
- 15-bit timer (commonly used with the SCI clock divider)
- On-chip serial interface circuit (synchronized with clock)
- Six interrupts (two external, two timer, one serial and one software)
- Low power dissipation modes
- Wait In this mode, the clock oscillator is on and the CPU halts but the timer/serial/interrupt function is operatable.
- Stop.... In this mode, the clock stops but the RAM data, I/O status and registers are held.
- Standby. In this mode, the clock stops, the RAM data is held, and the other internal condition is
- Minimum instruction cycle time
- HD6305Y0 ... $1 \mu s$ (f = 1 MHz)
- HD63A05Y0 0.67 μs (f = 1.5 MHz)
- HD63B05Y0 0.5 μ s (f = 2 MHz)
- Wide operating range
 - $V_{CC} = 3 \text{ to } 6V \text{ (f = 0.1 to 0.5 MHz)}$
- HD6305Y0 $f = 0.1 \text{ to } 1 \text{ MHz} (V_{CC} = 5V \pm 10\%)$
- HD63A05Y0 f = 0.1 to 1.5 MHz (V_{CC} = 5V ± 10%)
- HD63B05Y0 f = 0.1 to 2 MHz (V_{CC} = 5V ± 10%)
 System development fully supported by an evaluation kit

■ SOFTWARE FEATURES

- Similar to HD6800
- Byte efficient instruction set
- Powerful bit manipulation instructions (Bit Set, Bit Clear, and Bit Test and Branch usable for 192 byte RAM bits within page 0 and all I/O terminals)
- · A variety of interrupt operations
- Index addressing mode useful for table processing
- A variety of conditional branch instructions
- Ten powerful addressing modes
- All addressing modes adaptable to RAM, and I/O instructions




- Three new instructions, STOP, WAIT and DAA, added to the HD6805 family instruction set
- Instructions that are upward compatible with those of Motorola's MC6805P2 and MC146805G2


■ PIN ARRANGEMENT

HD6305Y0P, HD63A05Y0P, HD63B05Y0P

HD6305Y0F, HD63A05Y0F, HD63B05Y0F



BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply voltage	Vcc	-0.3 ~ +7.0	V
Input voltage	V _{in}	$-0.3 \sim V_{CC} + 0.3$	V
Operating temperature	T _{opr}	0~+70	°C
Storage temperature	T _{stg}	-55 ~ +150	°C

[NOTE] These products have a protection circuit in their input terminals against high electrostatic voltage or high electric fields. Notwithstanding, be careful not to apply any voltage higher than the absolute maximum rating to these high input impedance circuits. To assure normal operation, we recommended V_{in}, V_{out}; V_{SS} ≤ (V_{in} or V_{out}) ≤ V_{CC}.

■ ELECTRICAL CHARACTERISTICS

 \bullet DC Characteristics (V_{CC} = 5.0V \pm 10%, V_{SS} = GND and T_a = 0 \sim +70 $^{\circ}$ C unless otherwise specified)

!	tem	Symbol	Test condition	min	typ	max	Unit
Input	RES, STBY			V _{CC} - 0.5	_	V _{CC} + 0.3	V
voltage "High"	EXTAL	V _{IH}		V _{CC} x 0.7	_	V _{CC} + 0.3	٧
rign	Others			2.0	_	V _{CC} + 0.3	٧
Input volt- age "Low"	All Input	VIL		-0.3	_	0.8	V
	Operating		f = 1MHz*	_	5	10	mA
Current	Wait	Icc		-	2	5	mA
dissipation	Stop			_	2	10	μΑ
	Standby			_	2	10	μΑ
Input leakage current	TIMER, INT, $D_1 \sim D_7$, STBY	[[]]	V _{in} = 0.5 ~ V _{CC} - 0.5V	-	_	1	μΑ
Three- state current	$A_0 \sim A_7$, $B_0 \sim B_7$, $C_0 \sim C_7$, $G_0 \sim G_7$, $E_0 \sim E_7 **$ $F_0 \sim F_7 **$	IIтsil		_	_	1	μΑ
Input capacity	All terminals	C _{in}	f = 1MHz, V _{in} = 0V	-	_	12	pF

^{*} The value at f = xMHz can be calculated by the following equation: ICC (f = xMHz) = ICC (f = 1MHz) multiplied by x

**At standby mode

ullet AC Characteristics (V_{CC} = 5.0V \pm 10%, V_{SS} = GND and T_a = 0 \sim +70°C unless otherwise specified)

		Test	Н	D6305Y0)	HC	63A05Y	0	но	63B05Y	0	Unit
Item	Symbol	condition	min	typ	max	min	typ	max	min	typ	max	Unit
Clock frequency	f _{cl}		0.4	_	4	0.4	_	6	0.4	_	8	MHz
Cycle time	t _{cyc}		1.0	_	10	0.666	_	10	0.5	_	10	μs
INT pulse width	tiwL		t _{cyc} +250	_	_	tcyc +200	_	_	tcyc +200	_	-	ns
INT2 pulse width	t _{IWL2}		t _{cyc} +250	_	-	tcyc +200	-	_	tcyc +200	_	_	ns
RES pulse width	tRWL		5	_	-	5	_	_	5	_	_	t _{cyc}
TIMER pulse width	t _{TWL}	,	t _{cyc} +250	_	_	tcyc +200	_	_	tcyc +200	_	-	ns
Oscillation start time (crystal)	tosc	$\begin{array}{c} C_L = 22 pF \ \pm \\ 20 \% \\ R_s = 60 \Omega \\ max \end{array}$	_	_	20	_	_	20	_	_	20	ms
Reset delay time	tRHL	External cap. 2.2μF	80	_	-	80	_	_	80	_	_	ms

ullet Port Electrical Characteristics (V_{CC} = 5.0V \pm 10%, V_{SS} = GND and T_a = 0 \sim +70 $^{\circ}$ C unless otherwise specified)

Ite	m	Symbol	Test condition	min	typ	max	Unit
Output volt-		V	I _{OH} = -200μA	2.4	_	-	٧
age "High"	Ports A, B, C, G,	V _{ОН}	I _{OH} = -10μA	V _{CC} - 0.7	_	_	٧
Output voltage "Low"	E, F	VoL	I _{OL} = 1.6mA	_	_	0.55	٧
Input volt- age "High"		V _{IH}		2.0	-	V _{CC} + 0.3	V
Input volt- age "Low"	Ports A, B, C, D, G	VIL		- 0.3		0.8	٧
Input leak- age current		I _{1L}	V _{in} = 0.5 ~ V _{CC} - 0.5V	-1		1	μΑ

• SCI Timing (V_{CC} = 5.0V±10%, V_{SS} = GND and T_a = 0 \sim +70 $^{\circ}$ C unless otherwise specified)

Item	Symbol Test		HD6305Y0		HD63A05Y0		HD63B05Y0			Unit		
	J J J I I J J J J J J J J J J J J J J J	Condition	min	typ	max	min	typ	max	min	typ	max	Oiiii
Clock Cycle	tScyc		1	_	32768	0.67	_	21845	0.5	_	16384	μs
Data Output Delay Time	t _{TXD}	Fig. 1,	-	_	250	-	_	250	_	_	250	ns
Data Set-up Time	tsrx	Fig. 2	200	_	_	200	-	-	200	_	_	ns
Data Hold Time	t _{HRX}	1	100	_	_	100	_	-	100	_	_	ns




Figure 1 SCI Timing (Internal Clock)





Figure 2 SCI Timing(External Clock)



[NOTES] 1. The load capacitance includes stary capacitance caused by the probe, etc.

2. All diodes are 1S2074 (H)

Figure 3 Test Load

■ DESCRIPTION OF TERMINAL FUNCTIONS

The input and output signals of the HD6305Y0 are described here.

•Vcc, Vss

Voltage is applied to the HD6305Y0 through these two terminals. V_{CC} is 5.0V \pm 10%, while V_{SS} is grounded.

• INT, INT₂

External interrupt request inputs to the HD6305Y0. For details, refer to "INTERRUPTS". The $\overline{INT2}$ terminal is also used as the port D6 terminal.

XTAL, EXTAL

These terminals provide input to the on-chip clock circuit. A crystal oscillator (AT cut, 2.0 to 8.0 MHz) or ceramic filter is connected to the terminal. Refer to "INTERNAL OSCILLATOR" for using these input terminals.

• TIMER

This is an input terminal for event counter. Refer to "TIMER" for details.

• RES

Used to reset the MCU. Refer to "RESET" for details.

NUM

This terminal is not intended for user applications. It must be grounded to $V_{SS}\,.$

• Input/Output Terminals (A₀ \sim A₇, B₀ \sim B₇, C₀ \sim C₇, G₀ \sim G₇)

These 32 terminals consist of four 8-bit I/O ports (A, B, C, G). Each of them can be used as an input or output terminal on a bit through program control of the data direction register. For details, refer to "I/O PORTS."

Input Terminals (D₁ ~ D₂)

These seven input-only terminals are TTL or CMOS compatible. Of the port D's, D6 is also used as $\overline{INT2}$. If D6 is used as a port, the $\overline{INT2}$ interrupt mask bit of the miscellaneous register must be set to "1" to prevent an $\overline{INT2}$ interrupt from being accidentally accepted.

• Output Terminals (E₀ \sim E₇, F₀ \sim F₇)

These 16 output-only terminals are TTL or CMOS compatible.

• STBY

This terminal is used to place the MCU into the standby mode. With \overline{STBY} at "Low" level, the oscillation stops and the internal condition is reset. For details, refer to "Standby Mode."

The terminals described in the following are I/O pins for serial communication interface (SCI). They are also used as ports C_5 , C_6 and C_7 . For details, refer to "SERIAL COMMUNICATION INTERFACE."

• CK (Cs)

Used to input or output clocks for serial operation.

Rx (C₆)

Used to receive serial data.

• Tx (C7)

Used to transmit serial data.

■MEMORY MAP

The memory map of the HD6305Y0 MCU is shown in Fig. 4. During interrupt processing, the contents of the MCU registers are saved into the stack in the sequence shown in Fig. 5. This saving begins with the lower byte (PCL) of the program counter. Then the value of the stack pointer is decremented and the higher byte (PCH) of the program counter, index register (X), accumulator (A) and condition code register (CC) are stacked in that order. In a subroutine call, only the contents of the program counter (PCH and PCL) are stacked.





Figure 4 Memory Map of HD6305Y0 MCU



* In a subroutine call, only PCL and PCH are stacked.

Figure 5 Sequence of Interrupt Stacking

REGISTERS

There are five registers which the programmer can operate.




Figure 6 Programming Model

Accumulator (A)

This accumulator is an ordinary 8-bit register which holds operands or the result of arithmetic operation or data processing.

• Index Register (X)

The index register is an 8-bit register, and is used for index addressing mode. Each of the addresses contained in the register consists of 8 bits which, combined with an offset value, provides an effective address.

In the case of a read/modify/write instruction, the index register can be used like an accumulator to hold operation data or the result of operation.

If not used in the index addressing mode, the register can be used to store data temporarily.

• Program Counter (PC)

The program counter is a 14-bit register that contains the address of the next instruction to be executed.

• Stack Pointer (SP)

The stack pointer is a 14-bit register that indicates the address of the next stacking space. Just after reset, the stack pointer is set at address \$00FF. It is decremented when data is pushed, and incremented when pulled. The upper 8 bits of the stack pointer are fixed to 00000011. During the MCU being reset or during a reset stack pointer (RSP) instruction, the pointer is set to address \$00FF. Since a subroutine or interrupt can use space up to address \$00C1 for stacking, the subroutine can be used up to 31 levels and the interrupt up to 12 levels.

• Condition Code Register (CC)

The condition code register is a 5-bit register, each bit indicating the result of the instruction just executed. The bits can be individually tested by conditional branch instruc-



tions. The CC bits are as follows:

Half Carry (H): Used to indicate that a carry occurred between bits 3 and 4 during an arithmetic operation (ADD, ADC).

Interrupt (I): Setting this bit causes all interrests, except a software interrupt, to be masked. If an interrupt occurs with the bit I set, it is latched. It will be processed the instant

latched. It will be processed the instant the interrupt mask bit is reset. (More specifically, it will enter the interrupt processing routine after the instruction following the

CLI has been executed.)

Negative (N): Used to indicate that the result of the most recent arithmetic operation, logical operation or data processing is negative (bit 7 is logic "1").

Zero (Z): Used to indicate that the result of the most recent arithmetic operation, logical operation or data processing is zero.

Carry/ Represents a carry or borrow that occurred Borrow (C): in the most recent arithmetic operation. This bit is also affected by the Bit Test and Branch instruction and a Rotate instruction.

■ INTERRUPT

There are six different types of interrupt: external interrupts (\overline{INT} , $\overline{INT2}$), internal timer interrupts (TIMER, TIMER2), serial interrupt (SCI) and interrupt by an instruction (SWI).

Of these six interrupts, the $\overline{\text{INT}_2}$ and TIMER or the SCI and TIMER₂ generate the same vector address, respectively.

When an interrupt occurs, the program in progress stops and the then CPU status is saved onto the stack. And then, the interrupt mask bit (I) of the condition code register is set and the start address of the interrupt processing routine is obtained from a particular interrupt vector address. Then the interrupt routine starts from the start address. System can exit from the interrupt routine by an RTI instruction. When this instruction is executed, the CPU status before the interrupt (saved onto the stack) is pulled and the CPU restarts the sequence with the instruction next to the one at which the interrupt occurred. Table 1 lists the priority of interrupts and their vector addresses.

Table 1 Priority of Interrupts

Interrupt	Priority	Vector Address
RES	1	\$1FFE, \$1FFF
SWI	2	\$1FFC, \$1FFD
INT	3	\$1FFA, \$1FFB
TIMER/INT ₂	4	\$1FF8, \$1FF9
SCI/TIMER ₂	5	\$1FF6, \$1FF7

A flowchart of the interrupt sequence is shown in Fig. 7. A block diagram of the interrupt request source is shown in Fig. 8.




Figure 7 Interrupt Flowchart



In the block diagram, both the external interrupts $\overline{\text{INT}}$ and $\overline{\text{INT}}$ are edge trigger inputs. At the falling edge of each input, an interrupt request is generated and latched. The $\overline{\text{INT}}$ interrupt request is automatically cleared if jumping is made to the $\overline{\text{INT}}$ processing routine. Meanwhile, the $\overline{\text{INT}}$ 2 request is cleared if "0" is written in bit 7 of the miscellaneous register.

For the external interrupts (INT, INT2), internal timer interrupts (TIMER, TIMER2) and serial interrupt (SCI), each interrupt request is held, but not processed, if the I bit of the condition code register is set. Immediately after the I bit is cleared, the corresponding interrupt processing starts according to the priority.

The $\overline{\text{INT}_2}$ interrupt can be masked by setting bit 6 of the miscellaneous register; the TIMER interrupt by setting bit 6 of the timer control register; the SCI interrupt by setting bit 5 of the serial status register; and the TIMER2 interrupt by setting bit 4 of the serial status register.


The status of the \overline{INT} terminal can be tested by a BIL or BIH instruction. The \overline{INT} falling edge detector circuit and its latching circuit are independent of testing by these instructions. This is also true with the status of the $\overline{INT_2}$ terminal.

Miscellaneous Register (MR: \$000A)

The interrupt vector address for the external interrupt $\overline{INT2}$ is the same as that for the TIMER interrupt, as shown in Table 1. For this reason, a special register called the miscellaneous register (MR; \$000A) is available to control the $\overline{INT2}$ interrupts.

Bit 7 of this register is the $\overline{INT_2}$ interrupt request flag. When the falling edge is detected at the $\overline{INT_2}$ terminal, "1" is set in bit 7. Then the software in the interrupt routine (vector addresses: \$1FF8, \$1FF9) checks bit 7 to see if it is $\overline{INT_2}$ interrupt. Bit 7 can be reset by software.





Bit 6 is the $\overline{INT_2}$ interrupt mask bit. If this bit is set to "1", then the $\overline{INT_2}$ interrupt is disabled. Both read and write are possible with bit 7 but "1" cannot be written in this bit by software. This means that an interrupt request by software is impossible.

When reset, bit 7 is cleared to "0" and bit 6 is set to "1".

■TIMER

Figure 9 shows an MCU timer block diagram. The timer data register is loaded by software and, upon receipt of a clock input, begins to count down. When the timer data




Figure 8 Interrupt Request Generation Circuitry



register (TDR) becomes "0", the timer interrupt request bit (bit 7) in the timer control register is set. In response to the interrupt request, the MCU saves its status into the stack and fetches timer interrupt routine address from addresses \$1FF8 and \$1FF9 and execute the interrupt routine. The timer interrupt can be masked by setting the timer interrupt mask bit (bit 6) in the timer control register. The mask bit (I) in the condition code register can also mask the timer interrupt.

The source clock to the timer can be either an external signal from the timer input terminal or the internal E signal (the oscillator clock divided by 4). If the E signal is used as the source, the clock input can be gated by the input to the timer input terminal.

Once the timer count has reached "0", it starts counting down with "\$FF". The count can be monitored whenever desired by reading the timer data register. This permits the program to know the length of time having passed after the occurrence of a timer interrupt, without disturbing the contents of the counter.

When the MCU is reset, both the prescaler and counter are initialized to logic "1". The timer interrupt request bit (bit 7) then is cleared and the timer interrupt mask bit (bit 6) is set.

To clear the timer interrupt request bit (bit 7), it is necessary to write "0" in that bit.


TCR7	Timer interrupt request
0	Absent
1	Present
TCR6	Timer interrupt mask
0	Enabled
1	Disabled

• Timer Control Register (TCR, \$0009)

Selection of a clock source, selection of a prescaler frequency division ratio, and a timer interrupt can be controlled by the timer control register (TCR; \$0009).

For the selection of a clock source, any one of the four modes (see Table 2) can be selected by bits 5 and 4 of the timer control register (TCR).

Timer Control Register (TCR; \$0009)



After reset, the TCR is initialized to "E under timer terminal control" (bit 5 = 0, bit 4 = 1). If the timer terminal is "1", the counter starts counting down with "\$FF" immediately after reset.

When "1" is written in bit 3, the prescaler is initialized. This bit always shows "0" when read.

Table 2 Clock Source Selection

TCI	R	Clark input accura
Bit 5	Bit 4	Clock input source
0	0	Internal clock E
0	1	E under timer terminal control
1	0	No clock input (counting stopped)
1	1	Event input from timer terminal




Figure 9 Timer Block Diagram



A prescaler division ratio is selected by the combination of three bits (bits 0, 1 and 2) of the timer control register (see Table 3). There are eight different division ratios: $\div 1$, $\div 2$, $\div 4$, $\div 8$, $\div 16$, $\div 32$, $\div 64$ and $\div 128$. After reset, the TCR is set to the $\div 1$ mode.

Table 3 Prescaler Division Ratio Selection

	TCR		
Bit 2	Bit 1	Bit 0	Prescaler division ratio
0	0	0	÷1ı
0	0	1	÷2
0	1	0	÷4
0	1	1	÷8
1	0	0	÷16
1	0	1	÷32
1	1	0	÷64
1	1	1	÷128


A timer interrupt is enabled when the timer interrupt mask bit is "0", and disabled when the bit is "1". When a timer interrupt occurs, "1" is set in the timer interrupt request bit. This bit can be cleared by writing "0" in that bit.

SERIAL COMMUNICATION INTERFACE (SCI)

This interface is used for serial transmission or reception of 8-bit data. Sixteen transfer rates are available in the range from 1 μ s to approx. 32 ms (for oscillation at 4 MHz).

The SCI consists of three registers, one eighth counter and one prescaler. (See Fig. 10.) SCI communicates with the CPU via the data bus, and with the outside world through bits 5, 6 and 7 of port C. Described below are the operations of each register and data transfer.

•SCI Control Register (SCR: \$0010)






Figure 10 SCI Block Diagram

SCR7	C ₇ terminal		
0	Used as I/O terminal (by DDR).		
1 Serial data output (DDR output)			
SCR6	C ₆ terminal		
SCR6	C_6 terminal Used as I/O terminal (by DDR).		

SCR5	SCR4	Clock source	C ₅ terminal	
0	0	_	Used as I/O terminal (by	
0	1		DDR).	
1	0	Internal	Clock output (DDR output)	
1	1	External	Clock input (DDR input)	

Bit 7 (SCR7)

When this bit is set, the DDR corresponding to the C₇ becomes "1" and this terminal serves for output of SCI data. After reset, the bit is cleared to "0".

Bit 6 (SCR6)

When this bit is set, the DDR corresponding to the C6 becomes "0" and this terminal serves for input of SCI data. After reset, the bit is cleared to "0".

Bits 5 and 4 (SCR5, SCR4)

These bits are used to select a clock source. After reset, the bits are cleared to "0".

Bits $3 \sim 0$ (SCR3 \sim SCR0)


These bits are used to select a transfer clock rate. After reset, the bits are cleared to "0".

6000	SCR2	SCR1	CR1 SCR0	Transfer clock rate		
SCR3	SCH2	SCHI	SCHU	4.00 MHz	4.194 MHz	
0	0	0	0	1 μs	0.95 μs	
0	0	0	1	2 μs	1.91 μs	
0	0	1	0	4 μs	3.82 μs	
0	0	1	1	8 μs	7.64 µs	
₹	₹ .	} ≀	₹	₹	₹	
1	1	1	1	32768 μs	1/32 s	

•SCI Data Register (SDR; \$0012)

A serial-parallel conversion register that is used for transfer of data.

•SCI Status Register (SSR; \$0011)



Bit 7 (SSR7)

Bit 7 is the SCI interrupt request bit which is set upon completion of transmitting or receiving 8-bit data. It is cleared when reset or data is written to or read from the SCI data register with the SCR5="1". The bit can also be cleared by writing "0" in it.

Bit 6 (SSR6)

Bit 6 is the TIMER, interrupt request bit. TIMER, is used commonly with the serial clock generator, and SSR6 is set each time the internal transfer clock falls. When reset, the bit is cleared. It also be cleared by writing "0" in it. (For details, see TIMER₂.)

Bit 5 (SSR5)

Bit 5 is the SCI interrupt mask bit which can be set or cleared by software. When it is "1", the SCI interrupt (SSR7) is masked. When reset, it is set to "1".

Bit 4 (SSR4)

Bit 4 is the TIMER₂ interrupt mask bit which can be set or cleared by software. When the bit is "1", the TMER2 interrupt (SSR6) is masked. When reset, it is set to "1".

Bit 3 (SSR3)

When "1" is written in this bit, the prescaler of the transfer clock generator is initialized. When read, the bit always is "0".

Bits $2 \sim 0$ Not used.

SSR7	SCI interrupt request
0	Absent
1	Present
SSR6	TIMER ₂ interrupt request
0	Absent
1	Present
SSR5	SCI interrupt mask
0	Enabled
1	Disabled
SSR4	TIMER ₂ interrupt mask

1 Data Transmission

0

By writing the desired control bits into the SCI control registers, a transfer rate and a source of transfer clock and determined and bits 7 and 5 of port C are set at the section data output terminal and the serial clock terminal, sections tively. The transmit data should be stored from the accusing lator or index register into the SCI data register. The data written in the SCI data register is output from the Capture terminal, starting with the LSB, synchronously with the falling edge of the serial clock. (See Fig. 11.) When 8 birs of

Enabled

Disabled

data have been transmitted, the interrupt request bit is set in bit 7 of the SCI status register with the rising edge of the last serial clock. This request can be masked by setting bit 5 of the SCI status register. Once the data has been sent, the 8th bit data (MSB) stays at the Cr/Tx terminal. If an external clock source has been selected, the transfer rate determined by bits 0 \sim 3 of the SCI control register is ignored, and the Cs/ $\overline{\rm CK}$ terminal is set as input. If the internal clock has been selected, the Cs/ $\overline{\rm CK}$ terminal is set as output and clocks are output at the transfer rate selected by bits 0 \sim 3 of the SCI control register.




Figure 11 SCI Timing Chart


Data Reception

By writing the desired control bits into the SCI control register, a transfer rate and a source of transfer clock are determined and bit 6 and 5 of port C are set at the serial data input terminal and the serial clock terminal, respectively. Then dummy-writing or -reading the SCI data register, the system is ready for receiving data. (This procedure is not needed after reading subsequent received data. It must be taken after reset and after not reading subsequent received data.)

The data from the C_6/Rx terminal is input to the SCI data register synchronously with the rising edge of the serial clock (see Fig. 11). When 8 bits of data have been received, the interrupt request bit is set in bit 7 of the SCI status register. This request can be masked by setting bit 5 of the SCI status register. If an external clock source have been selected, the transfer rate determined by bits $0 \sim 3$ of the SCI control register is ignored and the data is received synchronously with the clock from the C_5/\overline{CK} terminal. If the internal clock has been selected, the C_5/\overline{CK} terminal is set as output and clocks are output at the transfer rate selected by bits $0 \sim 3$ of the SCI control register.

• TIMER2

The SCI transfer clock generator can be used as a timer. The clock selected by bits 3 \sim 0 of the SCI control register (4 μ s \sim approx. 32 ms (for oscillation at 4 MHz)) is input to bit 6 of the SCI status register and the TIMER2 interrupt request bit is set at each falling edge of the clock. Since interrupt requests occur periodically, TIMER2 can be used as a reload counter or clock.



- :Transfer clock generator is reset and mask bit (bit 4 of SCI status register) is cleared.
- 2, 4 : TIMER2 interrupt request
- (3), (5) : TIMER2 interrupt request bit cleared


TIMER2 is commonly used with the SCI transfer clock generator. If wanting to use TIMER2 independently of the SCI, specify "External" (SCR5 = 1, SCR4 = 1) as the SCI clock source.

If "Internal" is selected as the clock source, reading or writing the SDR causes the prescaler of the transfer clock generator to be initialized.

■I/O PORTS


There are 32 input/output terminals (ports A, B, C, G). Each I/O terminal can be selected for either input or output by the data direction register. More specifically, an I/O port will be input if "0" is written in the data direction register, and output if "1" is written in the data direction register. Port A, B or C reads latched data if it has been programmed as output, even with the output level being fluctuated by the output load. (See Fig. 12-a.) For port G, in such a case, the level of the pin is always read when it is read. (See Fig. 12-b.) This implies that, even when "1" is being output, port G may read "0" if the load condition causes the output voltage to decrease to below 2.0V.

When reset, the data direction register and data register go to "0" and all the input/output terminals are used as input.



Bit of data direction register	Bit of output data	Status of output	Input to CPU 0	
1	0	0		
1	1	1		
0 X		3-state	Pin	

a. Ports A, B and C



b. Port G

Figure 12 Input/Output Port Diagram



There are 16 output-only terminals (ports E and F). Each of them can also read. In this case, latched data is read even with the output terminal level being fluctuated by the output load (as with ports A, B and C).

When reset, "Low" level is output from each output terminal. Seven input-only terminals are available (port D). Writing to an input terminal is invalid.

All input/output terminals, output terminals and input terminals are TTL compatible and CMOS compatible in respect of both input and output.

If I/O ports or input ports are not used, they should be connected to V_{SS} via resistors. With none connected to these terminals, there is the possibility of power being consumed despite that they are not used.

RESET

The MCU can be reset either by external reset input (RES) or power-on reset. (See Fig. 13.) On power up, the reset input must be held "Low" for at least 30 ms to assure that the internal oscillator is stabilized. A sufficient time of delay can be obtained by connecting a capacitance to the RES input as shown in Fig. 14.




Figure 13 Power On and Reset Timing




Figure 14 Input Reset Delay Circuit

■INTERNAL OSCILLATOR

The internal oscillator circuit is designed to meet the requirement for minimum external configurations. It can be driven by connecting a crystal (AT cut $2.0 \sim 8.0 \text{MHz}$) or ceramic oscillator between pins 5 and 6 depending on the required oscillation frequency stability.

Three different terminal connections are shown in Fig. 15. Figs. 16 and 17 illustrate the specifications and typical arrangement of the crystal, respectively.




Figure 15 Internal Oscillator Circuit





Figure 16 Parameters of Crystal



[NOTE] Use as short wirings as possible for connection of the crystal with the EXTAL and XTAL terminals. Do not allow these wirings to cross others.

Figure 17 Typical Crystal Arrangement



=LOW POWER DISSIPATION MODE

The HD6305Y0 has three low power dissipation modes: wait, stop and standby.

Wait Mode

When WAIT instruction being executed, the MCU enters into the wait mode. In this mode, the oscillator stays active but the internal clock stops. The CPU stops but the peripheral functions — the timer and the serial communication interface — stay active. (NOTE: Once the system has entered the wait mode, the serial communication interface can no longer be retriggered.) In the wait mode, the registers, RAM and I/O terminals hold their condition just before entering into the wait mode.

The escape from this mode can be done by interrupt $(\overline{INT}, TIMER/\overline{INT2})$ or $SCI/TIMER_2)$, \overline{RES} or \overline{STBY} . The \overline{RES} resets the MCU and the \overline{STBY} brings it into the standby mode. (This will be mentioned later.)

When interrupt is requested to the CPU and accepted, the wait mode escapes, then the CPU is brought to the operation mode and vectors to the interrupt routine. If the interrupt is masked by the I bit of the condition code register, after releasing from the wait mode the MCU executes the instruction next to the WAIT. If an interrupt other than the $\overline{\rm INT}$ (i.e., TIMER/ $\overline{\rm INT2}$ or SCI/TIMER2) is masked by the timer control register, miscellaneous register or serial status register, there is no interrupt request to the CPU, so the wait mode cannot be released.

Fig. 18 shows a flowchart for the wait function.

Stop Mode

When STOP instruction being executed, MCU enters into the stop mode. In this mode, the oscillator stops and the CPU and peripheral functions become inactive but the RAM, registers and I/O terminals hold their condition just before

entering into the stop mode.

The escape from this mode can be done by an external interrupt (INT or INT2), RES or STBY. The RES resets the MCU and the STBY brings into the standby mode.

When interrupt is requested to the CPU and accepted, the stop mode escapes, then the CPU is brought to the operation mode and vectors to the interrupt routine. If the interrupt is masked by the I bit of the condition code register, after releasing from the stop mode, the MCU executes the instruction next to the STOP. If the $\overline{\text{INT}_2}$ interrupt is masked by the miscellaneous register, there is no interrupt request to the MCU, so the stop mode cannot be released.

Fig. 19 shows a flowchart for the stop function. Fig. 20 shows a timing chart of return to the operation mode from the stop mode.

For releasing from the stop mode by an interrupt, oscillation starts upon input of the interrupt and, after the internal delay time for stabilized oscillation, the CPU becomes active. For restarting by \overline{RES} , oscillation starts when the \overline{RES} goes "0" and the CPU restarts when the \overline{RES} goes "1". The duration of \overline{RES} ="0" must exceed 30 ms to assure stabilized oscillation.

Standby Mode

The MCU enters into the standby mode when the STBY terminal goes "Low". In this mode, all operations stop and the internal condition is reset but the contents of the RAM are hold. The I/O terminals turn to high-impedance state. The standby mode should escape by bringing STBY "High". The CPU must be restarted by reset. The timing of input signals at the RES and STBY terminals is shown in Fig. 21.

Table 4 lists the status of each parts of the MCU in each low power dissipation modes. Transitions between each mode are shown in Fig. 22.




Figure 18 Wait Mode Flow Chart




Figure 19 Stop Mode Flow Chart




Figure 20 Timing Chart of Releasing from Stop Mode

(b) Restart by Reset




Figure 21 Timing Chart of Releasing from Standby Mode

Table 4 Status of Each Part of MCU in Low Power Dissipation Modes

Mode	Start		Condition						
			Oscil- lator	CPU	Timer, Serial	Register	RAM	I/O terminal	Escape
WAIT	Soft- ware	WAIT in- struction	Active	Stop	Active	Keep	Keep	Keep	STBY, RES, INT, INT ₂ , each interrupt request of TIMER, TIMER ₂ , SCI
STOP		STOP in- struction	Stop	Stop	Stop	Keep	Keep	Keep	STBY, RES, INT, INT ₂
Stand- by	Hard- ware	STBY="Low"	Stop	Stop	Stop	Reset	Keep	High im- pedance	STBY="High"




Figure 22 Transitions among Active Mode, Wait Mode, Stop Mode, Standby Mode and Reset

BIT MANIPULATION

The HD6305Y0 MCU can use a single instruction (BSET or BCLR) to set or clear one bit of the RAM within page 0 or an I/O port (except the write-only registers such as the data direction register). Every bit of memory or I/O within page 0 (\$00 ~ \$FF) can be tested by the BRSET or BRCLR instruction; depending on the result of the test, the program can branch to required destinations. Since bits in the RAM on page 0, or I/O can be manipulated, the user may use a bit within the RAM on page 0 as a flag or handle a single I/O bit as an independent I/O terminal. Fig. 23 shows an example of bit manipulation and the validity of test instructions. In the example, the program is configured assuming that bit 0 of port A is connected to a zero cross detector circuit and bit 1 of the same port to the trigger of a triac.

The program shown can activate the triac within a time of $10\mu s$ from zero-crossing through the use of only 7 bytes on the ROM. The on-chip timer provides a required time of delay and pulse width modulation of power is also possible.

: SELF 1. BRCLR 0, PORT A, SELF 1 BSET 1, PORT A BCLR 1, PORT A

Figure 23 Example of Bit Manipulation

ADDRESSING MODES

Ten different addressing modes are available to the HD6305Y0 MCU.

Immediate

See Fig. 24. The immediate addressing mode provides access to a constant which does not vary during execution of

the program.

This access requires an instruction length of 2 bytes. The effective address (EA) is PC and the operand is fetched from the byte that follows the operation code.

Direct

See Fig. 25. In the direct addressing mode, the address of the operand is contained in the 2nd byte of the instruction. The user can gain direct access to memory up to the lower 255th address. 192 byte RAM and I/O registers are on page 0 of address space so that the direct addressing mode may be utilized.

Extended

See Fig. 26. The extended addressing is used for referencing to all addresses of memory. The EA is the contents of the 2 bytes that follow the operation code. An extended addressing instruction requires a length of 3 bytes.

Relative

See Fig. 27. The relative addressing mode is used with branch instructions only. When a branch occurs, the program counter is loaded with the contents of the byte following the operation code. EA = (PC) + 2 + Rel., where Rel. indicates a signed 8-bit data following the operation code. If no branch occurs, Rel. = 0. When a branch occurs, the program jumps to any byte in the range +129 to -127. A branch instruction requires a length of 2 bytes.

Indexed (No Offset)

See Fig. 28. The indexed addressing mode allows access up to the lower 255th address of memory. In this mode, an instruction requires a length of one byte. The EA is the contents of the index register.

Indexed (8-bit Offset)

See Fig. 29. The EA is the contents of the byte following the operation code, plus the contents of the index register. This mode allows access up to the lower 511th address of memory. Each instruction when used in the index addressing mode (8-bit offset) requires a length of 2 bytes.

• Indexed (16-bit Offset)

See Fig. 30. The contents of the 2 bytes following the operation code are added to content of the index register to compute the value of EA. In this mode, the complete memory can be accessed. When used in the indexed addressing mode (16-bit offset), an instruction must be 3 bytes long.

• Bit Set/Clear

See Fig. 31. This addressing mode is applied to the BSET and BCLR instructions that can set or clear any bit on page 0. The lower 3 bits of the operation code specify the bit to be set or cleared. The byte that follows the operation code indicates an address within page 0.

• Bit Test and Branch

See Fig. 32. This addressing mode is applied to the BRSET and BRCLR instructions that can test any bit within page 0 and can be branched in the relative addressing mode. The byte to be tested is addressed depending on the contents of the byte following the operation code. Individual bits within the byte to be tested are specified by the lower 3 bits of the operation code. The 3rd byte represents a relative value which will be added to the program counter when a branch condition is established. Each of these instructions should be 3 bytes long. The value of the test bit is written in the carry bit of the condition code register.

Implied

See Fig. 33. This mode involves no EA. All information needed for execution of an instruction is contained in the operation code. Direct manipulation on the accumulator and index register is included in the implied addressing mode. Other instructions such as SWI and RTI are also used in this mode. All instructions used in the implied addressing mode should have a length of one byte.




Figure 24 Example of Immediate Addressing




Figure 25 Example of Direct Addressing






Figure 26 Example of Extended Addressing




Figure 27 Example of Relative Addressing




Figure 28 Example of Indexed (No Offset) Addressing






Figure 29 Example of Index (8-bit Offset) Addressing




Figure 30 Example of Index (16-bit Offset) Addressing




Figure 31 Example of Bit Set/Clear Addressing






Figure 32 Example of Bit Test and Branch Addressing




Figure 33 Example of Implied Addressing

■INSTRUCTION SET

There are 62 basic instructions available to the HD6305Y0 MCU. They can be classified into five categories: register/memory, read/modify/write, branch, bit manipulation, and control. The details of each instruction are described in Tables 5 through 11.

• Register/Memory Instructions

Most of these instructions use two operands. One operand is either an accumulator or index register. The other is derived from memory using one of the addressing modes used on the HD6305Y0 MCU. There is no register operand in the unconditional jump instruction (JMP) and the subroutine jump instruction (JSR). See Table 5.

• Read/Modify/Write Instructions

These instructions read a memory or register, then modify or test its contents, and write the modified value into the memory or register. Zero test instruction (TST) does not write data, and is handled as an exception in the read/modify/write group. See Table 6.

Branch Instructions

A branch instruction branches from the program sequence in progress if a particular condition is established. See Table 7.

Bit Manipulation Instructions

These instructions can be used with any bit located up to the lower 255th address of memory. Two groups are available; one for setting or clearing and the other for bit testing and branching. See Table 8.

Control Instructions

The control instructions control the operation of the MCU which is executing a program. See Table 9.

• List of Instructions in Alphabetical Order

Table 10 lists all the instructions used on the HD6305Y0 MCU in the alphabetical order.

Operation Code Map

Table 11 shows the operation code map for the instructions used on the MCU.



Table 5 Register/Memory Instructions

								Α	ddre	ssin	g M	ode	5								П				
											In	dex	ed	In	dex	ed	in	dex	ed	Boolean/			ndit Cod		
Operations	Mnemonic	im	med	ate		Direc	t	Ex	tenc	led	(No	Off	set)	(8-8	lit Of	fset)	(16-	Bit O	ffset)	Arithmetic Operation			Loa	e	
		OP	#	~	OP	#	~	OP	#	~	OP	#	~	OP	#	-	OP	#	~		Н	1	N	Z	С
Load A from Memory	LDA	A6	2	2	В6	2	3	C6	3	4	F6	1	3	E6	2	4	D6	3	5	M→A	•	•	^	^	•
Load X from Memory	LDX	AE	2	2	BE	2	3	CE	3	4	FE	1	3	EE	2	4	DE	3	5	M⊶X	•	•	^	^	•
Store A in Memory	STA				В7	2	3	C7	3	4	F7	1	4	E7	2	4	D7	3	5	A→M	•	•	^	^	•
Store X in Memory	STX				BF	2	3	CF	3	4	FF	1	4	EF	2	4	DF	3	5	X→M	•	•	٨	^	•
Add Memory to A	ADD	AB	2	2	вв	2	3	СВ	3	4	FB	1	3	EB	2	4	DB	3	5	A+M→A	1	•	^	1	
Add Memory and Carry																					T				
to A	ADC	Α9	2	2	В9	2	3	C9	3	4	F9	1	3	E9	2	4	D9	3	5	A+M+C→A	1	•	^	1	-
Subtract Memory	SUB	ΑO	2	2	во	2	3	СО	3	4	FO	1	3	EO	2	4	DO	3	5	A-M→A	•	•	^	1	1
Subtract Memory from																									
A with Borrow	SBC	A2	2	2	В2	2	3	C2	3	4	F2	1	3	E2	2	4	D2	3	5	A-M-C-A	•	•	^	1	1
AND Memory to A	AND	A4	2	2	В4	2	3	C4	3	4	F4	1	3	E4	2	4	D4	3	5	A · M→A	•	•	٨	,	•
OR Memory with A	ORA	AA	2	2	ВА	2	3	CA	3	4	FA	1	3	EA	2	4	DA	3	5	A+M→A	•	•	۸.		•
Exclusive OR Memory																					Ţ				
with A	EOR	A8	2	2	В8	2	3	С8	3	4	F8	1	3	E8	2	4	D8	3	5	A⊹+∙M⊶A	•	•	^	-	•
Arithmetic Compare A																					T	I			
with Memory	CMP	A1	2	2	В1	2	3	C1	3	4	F1	1	3	E1	2	4	D1	3	5	A-M	•	•	^	1	-
Arithmetic Compare X																									
with Memory	CPX	АЗ	2	2	вз	2	3	СЗ	3	4	F3	1	3	E3	2	4	DЗ	3	5	X-M	•	•	^		1
Bit Test Memory with																									
A (Logical Compare)	BIT	A5	2	2	В5	2	3	C5	3	4	F5	1	3	E5	2	4	D5	3	5	A · M	•	•	1	1	•
Jump Unconditional	JMP				ВС	2	2	СС	3	3	FC	1	2	EC	2	3	DC	3	4		•	•	•	•	•
Jump to Subroutine	JSR				BD	2	5	CD	3	6	FD	1	5	ED	2	5	DD	3	6		•	•	•	•	•

				Та	ble	6	Re	ad/	Mο	dif	у/V	Vrit	te I	nst	ruc	tior	าร					
					_		Add	dress	ing	Moc	,								Co	ndi	ion	
Operations	Mnemonic	lm	plied	d(A)	lm	plied	i(X)		Direc	et	1	dex	-		ndex Bit Of	ed ffset)	Boolean/Arithmetic Operation			Cod		
		OP	#	-	OP	#	-	ОР	#	-	OP	#	-	OP	#	~		н	1	N	Z	С
Increment	INC	4C	1	2	5C	1	2	3C	2	5	7C	1	5	6C	2	6	A+1→A or X+1→X or M+1→M	•	•	^	^	•
Decrement	DEC	4A	1	2	5A	1	2	ЗА	2	5	7A	1	5	6A	2	6	A-1 →A or X-1→X or M-1→M	•	•	^	^	•
Clear	CLR	4F	1	2	5F	1	2	3F	2	5	7F	1	5	6F	2	6	00→A or 00→X or 00→M	•	•	0	1	•
Complement	сом	43	1	2	53	1	2	33	2	5	73	1	5	63	2	6	Ā → A or X → X or M → M	•	•	^	^	1
Negate																	00-A→A or 00-X→X					
(2's Complement)	NEG	40	1	2	50	1	2	30	2	5	70	1	5	60	2	6	or 00 – M→M	•	•	^	^	^
Rotate Left Thru Carry	ROL	49	1	2	59	1	2	39	2	5	79	1	5	69	2	6	C b, A or X or M bo	•	•	^	٨	^
Rotate Right Thru Carry	ROR	46	1	2	56	1	2	36	2	5	76	1	5	66	2	6	C A or X or M Do	•	•	^	^	^
Logical Shift Left	LSL	48	1	2	58	1	2	38	2	5	78	1	5	68	2	6	C b, - bo	•	•	^	^	^
Logical Shift Right	LSR	44	,	2	54	1	2	34	2	5	74	1	5	64	2	6	0 - b, bo C	•	•	0	^	^
Arithmetic Shift Right	ASR	47	1	2	57	1	2	37	2	5	77	1	5	67	2	6	b) bo C	•	•	^	^	^
Arithmetic Shift Left	ASL	48	1	2	58	1	2	38	2	5	78	1	5	68	2	6	Equal to LSL	•	•	^	^	^
Test for Negative																						Γ
or Zero	TST	4D	1	2	5D	1	2	3D	2	4	7D	1	4	6D	2	5	A-00 or X-00 or M-00	•	•	^	^	•

Symbols: Op = Operation # = Number of bytes ~ = Number of cycles

Table 7 Branch Instructions

		Addr	essing l	Modes			^one	lition	Coc	40
Operations	Mnemonic	F	Relativ	В	Branch Test	'	JOHE	iitioi	COC	ie
		OP	#	~		Н	ı	N	Z	С
Branch Always	BRA	20	2	3	None	•	•	•	•	•
Branch Never	BRN	21	2	3	None	•	•	•	•	•
Branch IF Higher	вні	22	2	3	C+Z=0	•	•	•	•	•
Branch IF Lower or Same	BLS	23	2	3	C+Z=1	•	•	•	•	•
Branch IF Carry Clear	всс	24	2	3	C=0	•	•	•	•	•
(Branch IF Higher or Same).	(BHS)	24	2	3	C=0	•	•	•	•	•
Branch IF Carry Set	BCS	25	2	3	C=1	•	•	•	•	•
(Branch IF Lower)	(BLO)	25	2	3	C=1	•	•	•	•	•
Branch IF Not Equal	BNE	26	2	3	Z=0	•	•	•	•	•
Branch IF Equal	BEQ	27	2	3	Z=1	•	•	•	•	•
Branch IF Half Carry Clear	ВНСС	28	2	3	H=0	•	•	•	•	•
Branch IF Half Carry Set	BHCS	29	2	3	H=1	•	•	•	•	•
Branch IF Plus	BPL	2A	2	3	N=0	•	•	•	•	•
Branch IF Minus	ВМІ	2B	2	3	N = 1	•	•	•	•	•
Branch IF Interrupt Mask										
Bit is Clear	вмс	2C	2	3	I=0	•	•	•	•	•
Branch IF Interrupt Mask										
Bit is Set	BMS	2D	2	3	I = 1	•	•	•	•	•
Branch IF Interrupt Line										
is Low	BIL	2E	2	3	INT=0	•	•	•	•	•
Branch IF Interrupt Line										
is High	він	2F	2	3	INT = 1	•	•	•	•	•
Branch to Subroutine	BSR	AD	2	5		•	•	•	•	•

Table 8 Bit Manipulation Instructions

			Add	ressi	ng Modes			Boolean/						
Operations	Mnemonic	Bit Set	Clea	ər	Bit Test and	d Bra	nch	Arithmetic	Branch Test	٦	ondi	ition	Coc	эe
		OP	#	~	OP	#	~	Operation	1631	Н	1	N	Z	С
Branch IF Bit n is set	BRSET n(n=0···7)				2·n	3	5		Mn=1	•	•	•	•	\wedge
Branch IF Bit n is clear	BRCLR n(n=0···7)				01+2·n	3	5		Mn=0	•	•	•	•	\wedge
Set Bit n	BSET n(n=07)	10+2·n	2	5				1→Mn		•	•	•	•	•
Clear Bit n	BCLR n(n=07)	11+2·n	2	5	ļ			O→Mn		•	•	•	•	•

Symbols: Op = Operation
= Number of bytes
~ = Number of cycles

Table 9 Control Instructions

		Addre	essing	Modes						
Operations	Mnemonic		mplie	d	Boolean Operation	C	ond	ition	Coc	le
		OP	#	~		Н	1	N	Z	С
Transfer A to X	TAX	97	1	2	A→X	•	•	•	•	•
Transfer X to A	TXA	9F	1	2	X→A	•	•	•	•	•
Set Carry Bit	SEC	99	1	1	1→C	•	•	•	•	1
Clear Carry Bit	CLC	98	1	1	0 → C	•	•	•	•	0
Set Interrupt Mask Bit	SEI	9B	1	2	1→I	•	1	•	•	•
Clear Interrupt Mask Bit	CLI	9A	1	2	0→I	•	0	•	•	•
Software Interrupt	SWI	83	1	10		•	1	•	•	•
Return from Subroutine	RTS	81	1	5		•	•	•	•	•
Return from Interrupt	RTI	80	1	8	-	?	?	?	?	?
Reset Stack Pointer	RSP	9C	1	2	\$FF→SP	•	•	•	•	•
No-Operation	NOP	9D	1	1	Advance Prog. Cntr. Only	•	•	•	•	•
Decimal Adjust A	DAA	8D	1	2	Converts binary add of BCD charcters into BCD format	•	•	^	Λ	^*
Stop	STOP	8E	1	4	100	•	•	•	•	•
Wait	WAIT	8F	1	4		•	•	•	•	•

* Are BCD characters of upper byte 10 or more? (They are not cleared if set in advance.)

Table 10 Instruction Set (in Alphabetical Order)

	ſ				Addressin	g Modes					C	ond	ition	Cod	e
Mnemonic	Implied	Immediate	Direct	Extended	Relative	Indexed (No Offset)	Indexed (8-Bit)	Indexed (16-Bit)	Bit Set/ Clear	Bit Test & Branch	н	-	N	z	С
ADC		×	×	×		×	×	×			٨	•	Λ	Λ	٨
ADD		×	×	×		×	×	×			Λ	•	Λ	٨	Λ
AND		×	×	×		×	×	×			•	•	Λ	Λ	•
ASL	×		×			×	×				•	•	Λ	Λ	. V
ASR	×		×			×	×				•	•	Λ	Λ	Λ
BCC	,				×						•	•	•	•	•
BCLR									×		•	•	•	•	•
BCS					×						•	•	•	•	•
BEQ					×						•	•	•	•	•
внсс					×						•	•	•	•	•
BHCS					×						•	•	•	•	•
ВНІ					×						•	•	•	•	•
(BHS)					×						•	•	•	•	•
він					×						•	•	•	•	•
BIL					×						•	•	•	•	•
BIT		×	×	×		×	×	×			•	•	٨	٨	•
(BLO)					×						•	•	•	•	•
BLS					×						•	•	•	•	•
вмс					×						•	•	•	•	•
ВМІ					×						•	•	•	•	•
BMS					×						•	•	•	•	•
BNE					×						•	•	•	•	•
BPL					×						•	•	•	•	•
BRA					×						•	•	•	•	•

Condition Code Symbols:

Half Carry (From Bit 3) Н

Interrupt Mask

Negative (Sign Bit)

N Z Zero С Carry/Borrow

 \wedge Test and Set if True, Cleared Otherwise

Not Affected

Load CC Register From Stack

(to be continued)

Table 10 Instruction Set (in Alphabetical Order)

	<u> </u>				Addressin	g Modes					(Cond	lition	Cod	le
Mnemonic						Indexed	indexed	Indexed	Bit Set/	Bit Test &					
	Implied	Immediate	Direct	Extended	Relative	(No Offset)	(8-Bit)	(16-Bit)	Clear	Branch	Н	1	N	z	C.
BRN					×						•	•	•	•	•
BRCLR										×	•	•	•	•	Λ
BRSET							,			×	•	•	•	•	٨
BSET									×		•	•	•	•	•
BSR					×						•	•	•	•	•
CLC	×										•	•	•	•	0
CLI	×								2000		•	0	•	•	•
CLR	×		×			×	×				•	•	0	1	•
CMP		×	×	×		×	×	×			•	•	٨	Λ	٨
сом	×		×			×	×				•	•	٨	Λ	1
CPX		×	×	×		×	×	×			•	•	Λ	Λ	٨
DAA	×										•	•	٨	^	^
DEC	×		×			×	×				•	•	Λ	٨	•
EOR		×	×	×		×	×	×			•	•	Λ	Λ	•
INC	×		×			×	×				•	•	1	٨	•
JMP			×	×		×	×	×			•	•	•	•	•
JSR			×	×		×	×	×			•	•	•	•	•
LDA		×	×	×		×	×	×			•	•	٨	٨	•
LDX		×	×	×		×	×	×			•	•	^	٨	•
LSL	×		×			×	×				•	•	^	Λ	٨
LSR	×		×			×	×				•	•	0	٨	٨
NEG	×		×			×	×				•	•	^	٨	Λ
NOP	×										•	•	•	•	•
ORA		×	×	×		×	×	×			•	•	٨	٨	•
ROL	×		×			×	×				•	•	٨	٨	Λ
ROR	×		×			×	×				•	•	٨	٨	٨
RSP	×										•	•	•	•	•
RTI	×										?	?	?	?	?
RTS	×										•	•	•	•	•
SBC		×	×	×		×	×	×			•	•	^	^	٨
SEC	×										•	•	•	•	1
SEI	×										•	1	•	•	•
STA			×	×		×	×	×			•	•	Λ	٨	•
STOP	×										•	•	•	•	•
STX			×	×		×	×	×			•	•	٨	^	•
SUB		×	×	×		×	×	×			•	•	^	^	٨
SWI	×										•	1	•	•	•
TAX	×										•	•	•	•	•
TST	×		×			×	×				•	•	^	^	•
TXA	×										•	•	•	•	•
WAIT	×										•	•	•	•	•

Condition Code Symbols:

H Half Carry (From Bit 3)

I Interrupt Mask

N Negative (Sign Bit)

Zero

C Carry/Borrow

Not Affected

? Load CC Register From Stack

Table 11 Operation Code Map

	Bit Man	ipulation	Branch	ı	Read/I	Modify	//Write	В	Cor	ntrol		Re	gister	Memo	ory			
	Test &	Set/																
	Branch	Clear	Rel	DIR	Α	X	,X1	,xo	IMP	IMP	IMM	DIR	EXT	,X2	,X1	,xo		
	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Ε	F	-	HIGH
0	BRSETO	BSET0	BRA			NEG	-	•	RTI*				SI	JB	•		0	
1	BRCLRO	BCLRO	BRN						RTS*				CI	ИP			1	
2	BRSET1	BSET1	ВНІ			_							SI	зс			2	
3	BRCLR1	BCLR1	BLS			СОМ			SWI*				CI	PΧ			3	L
4	BRSET2	BSET2	BCC	LSR					_				1A	ND			4	ŵ
5	BRCLR2	BCLR2	BCS									В	IT			5		
6	BRSET3	BSET3	BNE	ROR									L)A			6	
7	BRCLR3	BCLR3	BEQ			ASR				TAX.			SI	ΓΑ		STA(+1)	7	
8	BRSET4	BSET4	внсс		L	SL/AS	SL.			CLC			EC)R			8	
9	BRCLR4	BCLR4	BHCS			ROL				SEC			ΑI	С			9	
Α	BRSET5	BSET5	BPL			DEC				CLI*			OI	RA			Α	
В	BRCLR5	BCLR5	ВМІ							SEI*			Α[DD			В	
С	BRSET6	BSET6	ВМС			INC				RSP*			J	MP(-	1)		С	
D	BRCLR6	BCLR6	BMS					DAA*	NOP	BSR*	JSR	(+2)	JSR	(+1)	JSR(+2)	D		
E	BRSET7	BSET7	BIL						STOP*				L	X			Ε	
F	BRCLR7	BCLR7	ВІН						WAIT.	TXA*			S ⁻	ГХ		STX(+1)	F	
	3/5	2/5	2/3					1/*	1/1	2/2	2/3	3/4	3/5	2/4	1/3			

(NOTES) 1. "-" is an undefined operation code.

2. The lowermost numbers in each column represent a byte count and the number of cycles required (byte count/number of cycles). The number of cycles for the mnemonics asterisked (*) is as follows:

ailine oi	Cycles IOI	tile illilelilolilos astei	ISKEU
RTI	8	TAX	2
RTS	5	RSP	2
SWI	10	TXA	2
DAA	2	BSR	5
STOP	4	CLI	2
WAIT	4	SEI	2

3. The parenthesized numbers must be added to the cycle count of the particular instruction.

Additional Instructions

The following new instructions are used on the HD6305Y0:

DAA Converts the contents of the accumulator into BCD code.

WAIT Causes the MCU to enter the wait mode. For this mode, see the topic, Wait Mode.

STOP Causes the MCU to enter the stop mode. For this mode, see the topic, Stop Mode.



HD6305Y1,HD63A05Y1,HD63B05Y1—HD6305Y2,HD63A05Y2,HD63B05Y2 CMOS MCU (Microcomputer Unit)

-PRELIMINARY-

The HD6305Y1 and the HD6305Y2 are CMOS 8-bit single chip microcomputers. A CPU, a clock generator, a 256 byte RAM, I/O terminals, two timers and a serial communication interface (SCI) are built in both chip of the HD6305Y1 and the HD6305Y2. Their memory spaces are expandable to 16k bytes externally.

The HD6305Y1 and the HD6305Y2 have the same functions as the HD6305Y0's except for the number of I/O terminals. The HD6305Y1 has 7872 byte ROM and its memory space is expandable to 8k bytes externally. The HD6305Y2 is a microcomputer unit which includes no ROM and its memory space is expandable to 16k bytes externally.

■ HARDWARE FEATURES

- 8-bit based MCU
- 7872 bytes of internal ROM (HD6305Y1) No internal ROM (HD6305Y2)
- 256 bytes of RAM
- A total of 31 terminals, including 24 I/O's, 7 inputs
- Two timers
- 8-bit timer with a 7-bit prescaler (programmable prescaler; event counter)
- 15-bit timer (commonly used with the SCI clock divider)
- On-chip serial interface circuit (synchronized with clock)
- Six interrupts (two external, two timer, one serial and one software)
- Low power dissipation modes
 - Wait In this mode, the clock oscillator is on and the CPU halts but the timer/serial/interrupt function is operatable.
- Stop . . . In this mode, the clock stops but the RAM data. I/O status and registers are held.
- Standby. In this mode, the clock stops, the RAM data is held, and the other internal condition is
- Minimum instruction cycle time
- HD6305Y1/Y2 ... 1 μ s (f = 1 MHz)
- HD63A05Y1/Y2.. 0.67 μ s (f = 1.5 MHz)
- HD63B05Y1/Y2 . . $0.5 \mu s$ (f = 2 MHz)
- Wide operating range
 - VCC = 3 to 6V (f = 0.1 to 0.5 MHz)
 - HD6305Y1/Y2 ... $f = 0.1 \text{ to } 1 \text{ MHz (V}_{CC} = 5\text{V} \pm 10\%)$
- HD63A05Y1/Y2.. f = 0.1 to 1.5 MHz (V_{CC} = 5V ± 10%)
- HD63B05Y1/Y2.. f = 0.1 to 2 MHz (VCC = 5V ± 10%)
- ·System development fully supported by an evaluation kit

SOFTWARE FEATURES


- Similar to HD6800
- Byte efficient instruction set
- Powerful bit manipulation instructions (Bit Set, Bit Clear, and Bit Test and Branch usable for 192 byte RAM bits within page 0 and all I/O terminals)
- A variety of interrupt operations


- HD6305Y1P, HD63A05Y1P, HD63B05Y1P, HD63O5Y2P, HD63A05Y2P, HD63B05Y2P (DP-64S) HD6305Y1F, HD63A05Y1F, HD63B05Y1F, HD63O5Y2F, HD63A05Y2F, HD63B05Y2F
- Index addressing mode useful for table processing
- A variety of conditional branch instructions
- Ten powerful addressing modes
- All addressing modes adaptable to RAM, and I/O instructions
- Three new instructions, STOP, WAIT and DAA, added to the HD6805 family instruction set
- Instructions that are upward compatible with those of Motorola's MC6805P2 and MC146805G2

■ PIN ARRANGEMENT


- HD6305Y1P, HD63A05Y1P, HD63B05Y1P.
- HD6305Y2P, HD63A05Y2P, HD63B05Y2P

HD6305Y1F, HD63A05Y1F, HD63B05Y1F. HD6305Y2F, HD63A05Y2F, HD63B05Y2F









@HITACHI

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{CC}	-0.3 ~ +7.0	V
Input Voltage	V _{in}	$-0.3 \sim V_{CC} + 0.3$	V
Operating Temperature	Topr	0~+70	°C
Storage Temperature	T _{stg}	-55 ∼ +150	°c

[NOTE] These products have a protection circuit in their input terminals against high electrostatic voltage or high electric fields. Notwithstanding, be careful not to apply any voltage higher than the absolute maximum rating to these high input impedance circuits. To assure normal operation, we recommended V_{in} , V_{out} ; $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$.

■ ELECTRICAL CHARACTERISTICS

DC CHARACTERISTICS ($V_{CC} = 5.0V \pm 10\%$, $V_{SS} = 0V$, Ta = $0 \sim +70^{\circ}$ C, unless otherwise noted.)

	Item	Symbol	Test Condition	min	typ	max	Unit
	RES, STBY			V _{CC} -0.5		V _{cc} +0.3	
Input "High" Voltage	EXTAL	VIH		V _{CC} x0.7	_	V _{cc} +0.3	V
	Other Inputs			2.0	-	V _{CC} +0.3	
Input "Low" Voltage	All Inputs	VIL		-0.3	-	0.8	V
Output "High" Voltage	All Outputs	VoH	I _{OH} = -200μA	2.4		-	V
Output riigii voitage	All Outputs	∨он	$I_{OH} = -10\mu A$	V _{CC} -0.7	-	-	•
Output "Low" Voltage	All Outputs	VoL	I _{OL} ≈ 1.6mA	-	_	0.55	V
Input Leakage Current	TIMER, \overline{INT} , $D_1 \sim D_7$, \overline{STBY}	ااررا		_	-	1.0	μΑ
Three-state Current	$A_0 \sim A_7$, $B_0 \sim B_7$, $C_0 \sim C_7$, $ADR_0 \sim ADR_{13}^*$, E^* , R/W^*	I _{TSI}	$Vin = 0.5 \sim V_{CC} - 0.5$	-	-	1.0	μΑ
	Operating			-	5	10	mA
Current Dissipation**	Wait	1	f = 1MHz***	_	2 ·	5	mA
Current Dissipation	Stop	Icc	1 - 1141112	_	2	10	μΑ
	Standby	1		_	2	10	μΑ
Input Capacitance	All Terminals	Cin	f = 1MHz, Vin = 0V	_	_	12	pF

^{*} Only at standby

AC CHARACTERISTICS (V_{CC} = 5.0V±10%, V_{SS} = 0V, Ta = 0 ~ +70°C, unless otherwise noted.)

Item	Symbol	Test	HD	305Y1	/Y2	HD6	3A05Y	1/Y2	HD6	3B05Y	1/Y2	Unit
	Cymbol	Condition	min	typ	max	min	typ	max	min	typ	max	Unit
Cycle Time	t _{cyc}		1	_	10	0.666	-	10	0.5	_	10	μs
Enable Rise Time	t _{Er}		_	-	20	-	_	20	_	_	20	ns
Enable Fall Time	t _{Ef}		_	_	20	_	_	20	_	_	20	ns
Enable Pulse Width("High" Level)	PW _{EH}		450	_	_	300	_	-	220		_	ns
Enable Pulse Width("Low" Level)	PW _{EL}	1	450	-	_	300	_	_	220	_	_	ns
Address Delay Time	t _{AD}	Fig. 1	_	_	250	_	_	190	_	_	TBD	ns
Address Hold Time	t _{AH}		20	-	-	20	_	_	20	_	_	ns
Data Delay Time	t _{DW}		-	-	250	_	_	160	_	_	TBD	ns
Data Hold Time (Write)	t _{HW}		20	_	_	20	_	_	20	_	_	ns
Data Set-up Time (Read)	t _{DSR}		80	-	_	60	_	_	TBD	_	_	ns
Data Hold Time (Read)	t _{HR}		0	_	_	0	-	_	0	_	_	ns

^{**} V_{IH} min = V_{CC}-1.0V, V_{IL} max = 0.8V *** The value at f = xMHz is given by using. I_{CC} (f = xMHz) = I_{CC} (f = 1MHz) x x

• PORT TIMING (V_{CC} = $5.0V\pm10\%$, V_{SS} = 0V, Ta = $0\sim+70^{\circ}$ C, unless otherwise noted.)

ltem	Symbol	Test	HD	6305Y1	/Y2	HD6	3A05Y	1/Y2	HD6	3B05Y	1/Y2	Unit
Tem	Symbol	Condition	min	typ	max	min	typ	max	min	typ	max	Unit
Port Data Set-up Time (Port A, B, C, D)	t _{PDS}	F:- 2	200	_	_	200	_	-	200	-	_	ns
Port Data Hold Time (Port A, B, C, D)	t _{PDH}	Fig. 2	200	_	-	200	_	_	200	_	-	ns
Port Data Delay Time (Port A, B, C)	t _{PDW}	Fig. 3	_	_	300	_	_	300	_	_	300	ns

• CONTROL SIGNAL TIMING (V_{CC} = $5.0V \pm 10\%$, V_{SS} = 0V, Ta = $0 \sim +70^{\circ}$ C, unless otherwise noted.)

Item	Symbol	Test	HD	6305Y1	/Y2	HD6	3A05Y	1/Y2	HD6	3B05Y	1/Y2	Unit
Tem	Symbol	Condition	min	typ	max	min	typ	max	min	typ	max	Omit
INT Pulse Width	t _{IWL}		t _{cyc} +250	-	_	t _{cyc} +200	-	_	tcyc +200	_	-	ns
INT ₂ Pulse Width	t _{IWL2}		t _{cyc} +250	-	_	t _{cyc} +200	_	_	t _{cyc} +200	-	_	ns
RES Pulse Width	t _{RWL}		5	_	_	5	_	-	5		_	t _{cyc}
Control Set-up Time	t _{cs}	Fig. 5	250	-	-	250	-	_	250		-	ns
Timer Pulse Width	t _{TWL}		t _{cyc} +250	-	_	t _{cyc} +200	_	-	t _{cyc} +200		_	ns
Oscillation Start Time (Crystal)	tosc	Fig.5, Fig.20*	_	_	20	-	-	20	-	_	20	ms
Reset Delay Time	t _{RHL}	Fig. 19	80	_	_	80		_	80	_	_	ms

^{*} C_L = 22pF ±20%, R_s = 60Ω max.

• SCI TIMING (V_{CC} = 5.0V±10%, V_{SS} = 0V, Ta = 0 \sim +70 $^{\circ}$ C, unless otherwise noted.)

Item	Symbol	Test		6305Y	1/Y2	HD6	3A05Y	1/Y2	HD6	3B05Y	1/Y2	Unit
110111	Symbol	Condition	min	typ	max	min	typ	max	min	typ	max	Oint
Clock Cycle	t _{Scyc}		1	-	32768	0.67	_	21845	0.5	_	16384	μs
Data Output Delay Time	t _{TXD}	Fig. 6,	-	_	250	-	_	250	-	_	250	ns
Data Set-up Time	t _{SRX}	Fig. 7	200	_	_	200	_	-	200	_	_	ns
Data Hold Time	tHRX		100	_	_	100	_	_	100	_	_	ns




Figure 1 Bus Timing




Figure 2 Port Data Set-up and Hold Times (MCU Read)

Figure 3 Port Data Delay Time (MCU Write)





Figure 4 Interrupt Sequence






Figure 6 SCI Timing (Internal Clock)





Figure 7 SCI Timing(External Clock)



[NOTES] 1. The load capacitance includes stary capacitance caused by the probe etc.

2. All diodes are 1S2074 (H).

Figure 8 Test Load

■ DESCRIPTION OF TERMINAL FUNCTIONS

The input and output signals of the MCU are described here.

•Vcc, Vss

Voltage is applied to the MCU through these two terminals. V_{CC} is 5.0V \pm 10%, while V_{SS} is grounded.

• INT, INT2

External interrupt request inputs to the MCU. For details, refer to "INTERRUPT". The INT₂ terminal is also used as the port D₆ terminal.

XTAL, EXTAL

These terminals provide input to the on-chip clock circuit. A crystal oscillator (AT cut, 2.0 to 8.0 MHz) or ceramic filter is connected to the terminal. Refer to "INTERNAL OSCILLATOR" for using these input terminals.

• TIMER

This is an input terminal for event counter. Refer to "TIMER" for details.

• RES

Used to reset the MCU. Refer to "RESET" for details.

• NUM

This terminal is not for user application. In case of the HD6305Y1, this terminal should be connected to V_{CC} through $10k\Omega$ resistance. In case of the HD6305Y2, this terminal should be connected to V_{SS} .

• Enable (E)

This output terminal supplies E clock. Output is a single-phase, TTL compatible and 1/4 crystal oscillation frequency or 1/4 external clock frequency. It can drive one TTL load and a 90pF condenser.

Read/Write (R/W)

This TTL compatible output signal indicates to peripheral and memory devices whether MCU is in Read ("High"), or in Write ("Low"). The normal standby state is Read ("High"). Its output can drive one TTL load and a 90pF condenser.

Data Bus (DATA₀ ~ DATA₃)

This TTL compatible three-state buffer can drive one TTL load and 90pF.

Address Bus (ADR₀ ~ ADR₁₃)

Each terminal is TTL compatible and can drive one TTL load and 90pF.

• Input/Output Terminals (A₀ ~ A₇, B₀ ~ B₇, C₀ ~ C₇)

These 24 terminals consist of four,8-bit I/O ports (A, B, C). Each of them can be used as an input or output terminal on a bit through program control of the data direction register. For details, refer to "I/O PORTS."

• Input Terminals (D₁ ~ D₂)

These seven input-only terminals are TTL or CMOS compatible. Of the port D's, De is also used as $\overline{INT_2}$. If De is used as a port, the $\overline{INT_2}$ interrupt mask bit of the miscellaneous register must be set to "1" to prevent an $\overline{INT_2}$ interrupt from being accidentally accepted.

• STBY

This terminal is used to place the MCU into the standby mode. With \overline{STBY} at "Low" level, the oscillation stops and the internal condition is reset. For details, refer to "Standby Mode."

The terminals described in the following are I/O pins for serial communication interface (SCI). They are also used as ports C_5 , C_6 and C_7 . For details, refer to "SERIAL COMMUNICATION INTERFACE."

• CK (Cs)

Used to input or output clocks for serial operation.

• Rx (C6)


Used to receive serial data.

• Tx (C7)

Used to transmit serial data.


■MEMORY MAP

The memory map of the MCU is shown in Fig. 9. $\$0140 \sim \$1FFF$ of the HD6305Y2 are external addresses. However, care should be taken to assign vector addresses to $\$1FF6 \sim \$1FFF$. During interrupt processing, the contents of the CPU registers are saved into the stack in the sequence shown in Fig. 10. This saving begins with the lower byte (PCL) of the program counter. Then the value of the stack pointer is decremented and the higher byte (PCH) of the program counter, index register (X), accumulator (A) and condition code register (CC) are stacked in that order. In a subroutine call, only the contents of the program counter (PCH and PCL) are stacked.



* ROM are a (\$0140 \sim \$1FFF) in the HD6305Y2 is changed into External Memory Space.

Figure 9 Memory Map of MCU



^{*} In a subroutine call, only PCL and PCH are stacked.

Figure 10 Sequence of Interrupt Stacking

■REGISTERS

There are five registers which the programmer can operate.




Figure 11 Programming Model

Accumulator (A)

This accumulator is an ordinary 8-bit register which holds operands or the result of arithmetic operation or data processing.

• Index Register (X)

The index register is an 8-bit register, and is used for index addressing mode. Each of the addresses contained in the register consists of 8 bits which, combined with an offset value, provides an effective address.

In the case of a read/modify/write instruction, the index register can be used like an accumulator to hold operation data or the result of operation.

If not used in the index addressing mode, the register can be used to store data temporarily.

• Program Counter (PC)

The program counter is a 14-bit register that contains the address of the next instruction to be executed.

Stack Pointer (SP)

The stack pointer is a 14-bit register that indicates the address of the next stacking space. Just after reset, the stack pointer is set at address \$00FF. It is decremented when data is pushed, and incremented when pulled. The upper 8 bits of the stack pointer are fixed to 00000011. During the MCU being reset or during a reset stack pointer (RSP) instruction, the pointer is set to address \$00FF. Since a subroutine or interrupt can use space up to address \$00C1 for stacking, the subroutine can be used up to 31 levels and the interrupt up to 12 levels.

• Condition Code Register (CC)

The condition code register is a 5-bit register, each bit indicating the result of the instruction just executed. The bits can be individually tested by conditional branch instruc-

tions. The CC bits are as follows:

Half Carry (H): Used to indicate that a carry occurred between bits 3 and 4 during an arithmetic oper-

ation (ADD, ADC).

Interrupt (I): Setting this bit causes all interrupts, except a software interrupt, to be masked. If an interrupt occurs with the bit I set, it is latched. It will be processed the instant the interrupt mask bit is reset. (More specifically, it will enter the interrupt processing routine after the instruction following the

CLI has been executed.)

Negative (N): Used to indicate that the result of the most recent arithmetic operation, logical operation or data processing is negative (bit 7 is logic "1").

Zero (Z): Used to indicate that the result of the most recent arithmetic operation, logical operation or data processing is zero.

Carry/ Represents a carry or borrow that occurred in the most recent arithmetic operation. This bit is also affected by the Bit Test and Branch

instruction and a Rotate instruction.

■ INTERRUPT

There are six different types of interrupt: external interrupts (INT, INT2), internal timer interrupts (TIMER, TIMER2), serial interrupt (SCI) and interrupt by an instruction (SWI).

Of these six interrupts, the $\overline{\text{INT}_2}$ and TIMER or the SCI and TIMER₂ generate the same vector address, respectively.

When an interrupt occurs, the program in progress stops and the then CPU status is saved onto the stack. And then, the interrupt mask bit (I) of the condition code register is set and the start address of the interrupt processing routine is obtained from a particular interrupt vector address. Then the interrupt routine starts from the start address. System can exit from the interrupt routine by an RTI instruction. When this instruction is executed, the CPU status before the interrupt (saved onto the stack) is pulled and the CPU restarts the sequence with the instruction next to the one at which the interrupt occurred. Table 1 lists the priority of interrupts and their vector addresses.

Table 1 Priority of Interrupts

Interrupt	Priority	Vector Address
RES	1	\$1FFE, \$1FFF
SWI	2	\$1FFC, \$1FFD
INT	3	\$1FFA, \$1FFB
TIMER/INT ₂	4	\$1FF8, \$1FF9
SCI/TIMER ₂	5	\$1FF6, \$1FF7

A flowchart of the interrupt sequence is shown in Fig. 12. A block diagram of the interrupt request source is shown in Fig. 13.




Figure 12 Interrupt Flow Chart



In the block diagram, both the external interrupts \overline{INT} and $\overline{INT_2}$ are edge trigger inputs. At the falling edge of each input, an interrupt request is generated and latched. The \overline{INT} interrupt request is automatically cleared if jumping is made to the \overline{INT} processing routine. Meanwhile, the $\overline{INT_2}$ request is cleared if "0" is written in bit 7 of the miscellaneous register.

For the external interrupts (INT, INT2), internal timer interrupts (TIMER, TIMER2) and serial interrupt (SCI), each interrupt request is held, but not processed, if the I bit of the condition code register is set. Immediately after the I bit is cleared, the corresponding interrupt processing starts according to the priority.


The $\overline{\text{INT}_2}$ interrupt can be masked by setting bit 6 of the miscellaneous register; the TIMER interrupt by setting bit 6 of the timer control register; the SCI interrupt by setting bit 5 of the serial status register; and the TIMER₂ interrupt by setting bit 4 of the serial status register.

The status of the INT terminal can be tested by a BIL or BIH instruction. The INT falling edge detector circuit and its latching circuit are independent of testing by these instructions. This is also true with the status of the INT2 terminal.

Miscellaneous Register (MR; \$000A)

The interrupt vector address for the external interrupt INT2 is the same as that for the TIMER interrupt, as shown in Table 1. For this reason, a special register called the miscellaneous register (MR; \$000A) is available to control the INT2 interrupts.

Bit 7 of this register is the $\overline{INT_2}$ interrupt request flag. When the falling edge is detected at the $\overline{INT_2}$ terminal, "1" is set in bit 7. Then the software in the interrupt routine (vector addresses: \$1FF8, \$1FF9) checks bit 7 to see if it is $\overline{INT_2}$ interrupt. Bit 7 can be reset by software.



Bit 6 is the $\overline{INT2}$ interrupt mask bit. If this bit is set to "1", then the $\overline{INT2}$ interrupt is disabled. Both read and write are possible with bit 7 but "1" cannot be written in this bit by software. This means that an interrupt request by software is impossible.

When reset, bit 7 is cleared to "0" and bit 6 is set to "1".

TIMER

Figure 14 shows a MCU timer block diagram. The timer data register is loaded by software and, upon receipt of a clock input, begins to count down. When the timer data




Figure 13 Interrupt Request Generation Circuitry

register (TDR) becomes "0", the timer interrupt request bit (bit 7) in the timer control register is set. In response to the interrupt request, the CPU saves its status into the stack and fetches timer interrupt routine address from addresses \$1FF8 and \$1FF9 and execute the interrupt routine. The timer interrupt can be masked by setting the timer interrupt mask bit (bit 6) in the timer control register. The mask bit (I) in the condition code register can also mask the timer interrupt.

The source clock to the timer can be either an external signal from the timer input terminal or the internal E signal (the oscillator clock divided by 4). If the E signal is used as the source, the clock input can be gated by the input to the timer input terminal.

Once the timer count has reached "0", it starts counting down with "\$FF". The count can be monitored whenever desired by reading the timer data register. This permits the program to know the length of time having passed after the occurrence of a timer interrupt, without disturbing the contents of the counter.

When the MCU is reset, both the prescaler and counter are initialized to logic "1". The timer interrupt request bit (bit 7) then is cleared and the timer interrupt mask bit (bit 6) is set.

To clear the timer interrupt request bit (bit 7), it is necessary to write "0" in that bit.


TCR7	Timer interrupt request
0	Absent
1	Present
TCR6	Timer interrupt mask
0	Enabled
1	Disabled

• Timer Control Register (TCR; \$0009)

Selection of a clock source, selection of a prescaler frequency division ratio, and a timer interrupt can be controlled by the timer control register (TCR; \$0009).

For the selection of a clock source, any one of the four modes (see Table 2) can be selected by bits 5 and 4 of the timer control register (TCR).

Timer Control Register (TCR; \$0009)



After reset, the TCR is initialized to "E under timer terminal control" (bit 5 = 0, bit 4 = 1). If the timer terminal is "1", the counter starts counting down with "\$FF" immediately after reset.

When "1" is written in bit 3, the prescaler is initialized. This bit always shows "0" when read.

Table 2 Clock Source Selection

TCI	₹	Clashina
Bit 5	Bit 4	Clock input source
0	0	Internal clock E
0	1	E under timer terminal control
1	0	No clock input (counting stopped)
1	1	Event input from timer terminal




Figure 14 Timer Block Diagram



A prescaler division ratio is selected by the combination of three bits (bits 0, 1 and 2) of the timer control register (see Table 3). There are eight different division ratios: $\div 1$, $\div 2$, $\div 4$, $\div 8$, $\div 16$, $\div 32$, $\div 64$ and $\div 128$. After reset, the TCR is set to the $\div 1$ mode.

Table 3 Prescaler Division Ratio Selection

	TCR		
Bit 2	Bit 1	Bit 0	Prescaler division ratio
0	0	0	÷1
0	0	1	÷2
0	1'	0	÷4
0	1	1	÷8
1	0	0	÷16
1	0	1	÷32
1	1	0	÷64
1	1	1	÷128


A timer interrupt is enabled when the timer interrupt mask bit is "0", and disabled when the bit is "1". When a timer interrupt occurs, "1" is set in the timer interrupt request bit. This bit can be cleared by writing "0" in that bit.

SERIAL COMMUNICATION INTERFACE (SCI)

This interface is used for serial transmission or reception of 8-bit data. Sixteen transfer rates are available in the range from 1 μ s to approx. 32 ms (for oscillation at 4 MHz).

The SCI consists of three registers, one eighth counter and one prescaler. (See Fig. 15.) SCI communicates with the CPU via the data bus, and with the outside world through bits 5, 6 and 7 of port C. Described below are the operations of each register and data transfer.

•SCI Control Register (SCR; \$0010)






Figure 15 SCI Block Diagram

	. C ₇ terminal
0	Used as I/O terminal (by DDR).
1	Serial data output (DDR output)

SCR6	C ₆ terminal
0	Used as I/O terminal (by DDR).
1	Serial data input (DDR input)

SCR5	SCR4	Clock source	C ₅ terminal
0	0	-	Used as I/O terminal (by
0	1	_	DDR).
1	0	Internal	Clock output (DDR output)
1	1	External	Clock input (DDR input)

Bit 7 (SCR7)

When this bit is set, the DDR corresponding to the C_7 becomes "1" and this terminal serves for output of SCI data. After reset, the bit is cleared to "0".

Bit 6 (SCR6)

When this bit is set, the DDR corresponding to the C_6 becomes "0" and this terminal serves for input of SCI data. After reset, the bit is cleared to "0".

Bits 5 and 4 (SCR5, SCR4)

These bits are used to select a clock source. After reset, the bits are cleared to "0".

Bits $3 \sim 0$ (SCR3 \sim SCR0)


These bits are used to select a transfer clock rate. After reset, the bits are cleared to "0".

SCR3	SCR2	SCR1	SCR0	Transfer o	lock rate
3013	SCHZ	SCHI	SCHU	4.00 MHz	4.194 MHz
0	0	0	0	1 μs	0.95 μs
0	0	0	1	2 μs	1.91 μs
0	0	1	0	4 μs	3.82 μs
0	0	1	1	8 μs	7.64 µs
₹	≀		₹	≀	₹
1	1	1	1	32768 μs	1/32 s

•SCI Data Register (SDR; \$0012)

A serial-parallel conversion register that is used for transfer of data.

•SCI Status Register (SSR; \$0011)



Bit 7 (SSR7)

Bit 7 is the SCI interrupt request bit which is set upon completion of transmitting or receiving 8-bit data. It is cleared when reset or data is written to or read from the SCI data register with the SCR5="1". The bit can also be cleared by writing "0" in it.

Bit 6 (SSR6)

Bit 6 is the TIMER₂ interrupt request bit. TIMER₂ is used commonly with the serial clock generator, and SSR6 is set each time the internal transfer clock falls. When reset, the bit is cleared. It also be cleared by writing "0" in it. (For details, see TIMER₂.)

Bit 5 (SSR5)

Bit 5 is the SCI interrupt mask bit which can be set or cleared by software. When it is "1", the SCI interrupt (SSR7) is masked. When reset, it is set to "1".

Bit 4 (SSR4)

Bit 4 is the TIMER₂ interrupt mask bit which can be set or cleared by software. When the bit is "1", the TIMER₂ interrupt (SSR6) is masked. When reset, it is set to "1".

Bit 3 (SSR3)

When "1" is written in this bit, the prescaler of the transfer clock generator is initialized. When read, the bit always is "0".

Bits $2 \sim 0$

Not used.

SSR7	SCI interrupt request
0	Absent
1	Present
SSR6	TIMER ₂ interrupt request
SSR6	TIMER ₂ interrupt request Absent

33113	JOI Interrupt mask
0	Enabled
1	Disabled
SSR4	TIMER ₂ interrupt mask
0	Enabled

SCI interrupt mack

Disabled

1 Data Transmission

SSRE

By writing the desired control bits into the SCI control registers, a transfer rate and a source of transfer clock are determined and bits 7 and 5 of port C are set at the serial data output terminal and the serial clock terminal, respectively. The transmit data should be stored from the accumulator or index register into the SCI data register. The data written in the SCI data register is output from the C_7/Tx terminal, starting with the LSB, synchronously with the falling edge of the serial clock. (See Fig. 16.) When 8 bit of



data have been transmitted, the interrupt request bit is set in bit 7 of the SCI status register with the rising edge of the last serial clock. This request can be masked by setting bit 5 of the SCI status register. Once the data has been sent, the 8th bit data (MSB) stays at the C7/Tx terminal. If an external clock source has been selected, the transfer rate determined by bits $0 \sim 3$ of the SCI control register is ignored, and the Cs/ \overline{CK} terminal is set as input. If the internal clock has been selected, the Cs/ \overline{CK} terminal is set as output and clocks are output at the transfer rate selected by bits $0 \sim 3$ of the SCI control register.




Figure 16 SCI Timing Chart


Data Reception

By writing the desired control bits into the SCI control register, a transfer rate and a source of transfer clock are determined and bit 6 and 5 of port C are set at the serial data input terminal and the serial clock terminal, respectively. Then dummy-writing or -reading the SCI data register, the system is ready for receiving data. (This procedure is not needed after reading subsequent received data. It must be taken after reset and after not reading subsequent received data.)

The data from the C_6/Rx terminal is input to the SCI data register synchronously with the rising edge of the serial clock (see Fig. 16). When 8 bits of data have been received, the interrupt request bit is set in bit 7 of the SCI status register. This request can be masked by setting bit 5 of the SCI status register. If an external clock source have been selected, the transfer rate determined by bits $0 \sim 3$ of the SCI control register is ignored and the data is received synchronously with the clock from the C_5/\overline{CK} terminal. If the internal clock has been selected, the C_5/\overline{CK} terminal is set as output and clocks are output at the transfer rate selected by bits $0 \sim 3$ of the SCI control register.

• TIMER2

The SCI transfer clock generator can be used as a timer. The clock selected by bits $3 \sim 0$ of the SCI control register (4 μ s \sim approx. 32 ms (for oscillation at 4 MHz)) is input to bit 6 of the SCI status register and the TIMER2 interrupt request bit is set at each falling edge of the clock. Since interrupt requests occur periodically, TIMER2 can be used as a reload counter or clock.



:Transfer clock generator is reset and mask bit (bit 4 of SCI status register) is cleared.

(2), (4) : TIMER2 interrupt request

3, 5 : TIMER2 interrupt request bit cleared


TIMER2 is commonly used with the SCI transfer clock generator. If wanting to use TIMER2 independently of the SCI, specify "External" (SCR5 = 1, SCR4 = 1) as the SCI clock source.

If "Internal" is selected as the clock source, reading or writing the SDR causes the prescaler of the transfer clock generator to be initialized.

■I/O PORTS

There are 24 input/output terminals (ports A, B, C). Each I/O terminal can be selected for either input or output by the data direction register. More specifically, an I/O port will be input if "0" is written in the data direction register, and output if "1" is written in the data direction register. Port A, B or C reads latched data if it has been programmed as output, even with the output level being fluctuated by the output load. (See Fig. 17.)

When reset, the data direction register and data register go to "0" and all the input/output terminals are used as input.



Bit of data direction register	Bit of output data	Status of output	Input to CPU
1	0	0	0
1	1	1	1
0	· x	3-state	Pin

Figure 17 Input/Output Port Diagram

Seven input-only terminals are available (port D). Writing to an input terminal is invalid.

All input/output terminals and input terminals are TTL compatible and CMOS compatible in respect of both input and output.

If I/O ports or input ports are not used, they should be connected to V_{SS} via resistors. With none connected to these terminals, there is the possibility of power being consumed despite that they are not used.

RESET

The MCU can be reset either by external reset input (\overline{RES}) or power-on reset. (See Fig. 18.) On power up, the reset input must be held "Low" for at least t_{OSC} to assure that the internal oscillator is stabilized. A sufficient time of delay can be obtained by connecting a capacitance to the \overline{RES} input as shown in Fig. 19.




Figure 18 Power On and Reset Timing




Figure 19 Input Reset Delay Circuit

■INTERNAL OSCILLATOR

The internal oscillator circuit is designed to meet the




Figure 20 Internal Oscillator Circuit

requirement for minimum external configurations. It can be driven by connecting a crystal (AT cut $2.0 \sim 8.0 \text{MHz}$) or ceramic oscillator between pins 5 and 6 depending on the required oscillation frequency stability.

Three different terminal connections are shown in Fig. 20. Figs. 21 and 22 illustrate the specifications and typical arrange-

ment of the crystal, respectively.





Figure 21 Parameters of Crystal



[NOTE] Use as short wirings as possible for connection of the crystal with the EXTAL and XTAL terminals. Do not allow these wirings to cross others.

Figure 22 Typical Crystal Arrangement

=LOW POWER DISSIPATION MODE

The HD6305Y has three low power dissipation modes: wait, stop and standby.

• Wait Mode

When WAIT instruction being executed, the MCU enters into the wait mode. In this mode, the oscillator stays active but the internal clock stops. The CPU stops but the peripheral functions — the timer and the serial communication interface — stay active. (NOTE: Once the system has entered the wait mode, the serial communication interface can no longer be retriggered.) In the wait mode, the registers, RAM and I/O terminals hold their condition just before entering into the wait mode.

The escape from this mode can be done by interrupt $(\overline{INT}, TIMER/\overline{INT2})$ or $SCI/TIMER_2)$, \overline{RES} or \overline{STBY} . The \overline{RES} resets the MCU and the \overline{STBY} brings it into the standby mode. (This will be mentioned later.)

When interrupt is requested to the CPU and accepted, the wait mode escapes, then the CPU is brought to the operation mode and vectors to the interrupt routine. If the interrupt is masked by the I bit of the condition code register, after releasing from the wait mode the MCU executes the instruction next to the WAIT. If an interrupt other than the INT (i.e., TIMER/INT2 or SCI/TIMER2) is masked by the timer control

register, miscellaneous register or serial status register, there is no interrupt request to the CPU, so the wait mode cannot be released.

Fig. 23 shows a flowchart for the wait function.

Stop Mode

When STOP instruction being executed, MCU enters into the stop mode. In this mode, the oscillator stops and the CPU and peripheral functions become inactive but the RAM, registers and I/O terminals hold their condition just before entering into the stop mode.

The escape from this mode can be done by an external interrupt (\overline{INT} or $\overline{INT_2}$), \overline{RES} or \overline{STBY} . The \overline{RES} resets the MCU and the \overline{STBY} brings into the standby mode.

When interrupt is requested to the CPU and accepted, the stop mode escapes, then the CPU is brought to the operation mode and vectors to the interrupt routine. If the interrupt is masked by the I bit of the condition code register, after releasing from the stop mode, the MCU executes the instruction next to the STOP. If the $\overline{\text{INT}_2}$ interrupt is masked by the miscellaneous register, there is no interrupt request to the MCU, so the stop mode cannot be released.

Fig. 24 shows a flowchart for the stop function. Fig. 25 shows a timing chart of return to the operation mode from the stop mode.

For releasing from the stop mode by an interrupt, oscillation starts upon input of the interrupt and, after the internal delay time for stabilized oscillation, the CPU becomes active. For restarting by \overline{RES} , oscillation starts when the \overline{RES} goes "0" and the CPU restarts when the \overline{RES} goes "1". The duration of \overline{RES} ="0" must exceed 30 ms to assure stabilized oscillation.

Standby Mode

The MCU enters into the standby mode when the STBY terminal goes "Low". In this mode, all operations stop and the internal condition is reset but the contents of the RAM are hold. The I/O terminals turn to high-impedance state. The standby mode should escape by bringing STBY "High". The CPU must be restarted by reset. The timing of input signals at the RES and STBY terminals is shown in Fig. 26.

Table 4 lists the status of each parts of the MCU in each low power dissipation modes. Transitions between each mode are shown in Fig. 27.






Figure 23 Wait Mode Flow Chart





Figure 24 Stop Mode Flow Chart



(b) Restart by Reset

Figure 25 Timing Chart of Releasing from Stop Mode




Figure 26 Timing Chart of Releasing from Standby Mode

Table 4 Status of Each Part of MCU in Low Power Dissipation Modes

					Cor	ndition			
Mode		Start	Oscil- lator CPU		Timer, Serial	Register	RAM	I/O terminal	Escape
WAIT	Soft-	WAIT in- struction	Active Stop		Active	Keep	Keep	Keep	STBY, RES, INT, INT ₂ , each interrupt request of TIMER, TIMER ₂ , SCI
STOP	ware	STOP in- struction	Stop	Stop	Stop	Keep	Keep	Keep	STBY, RES, INT, INT ₂
Stand- by	Hard- ware	STBY="Low"	Stop	Stop	Stop	Reset	Keep	High im- pedance	STBY="High"




Figure 27 Transitions among Active Mode, Wait Mode, Stop Mode, Standby Mode and Reset

■BIT MANIPULATION

The MCU can use a single instruction (BSET or BCLR) to set or clear one bit of the RAM within page 0 or an I/O port (except the write-only registers such as the data direction register). Every bit of memory or I/O within page 0 (\$00 \sim SFF) can be tested by the BRSET or BRCLR instruction; depending on the result of the test, the program can branch to required destinations. Since bits in the RAM on page 0, or I/O can be manipulated, the user may use a bit within the RAM on page 0 as a flag or handle a single I/O bit as an independent I/O terminal. Fig. 28 shows an example of bit manipulation and the validity of test instructions. In the example, the program is configured assuming that bit 0 of port A is connected to a zero cross detector circuit and bit 1 of the same port to the trigger of a triac.

The program shown can activate the triac within a time of $10\mu s$ from zero-crossing through the use of only 7 bytes on the ROM. The on-chip timer provides a required time of delay and pulse width modulation of power is also possible.

SELF 1. BRCLR 0, PORT A, SELF 1
BSET 1, PORT A
BCLR 1, PORT A

Figure 28 Example of Bit Manipulation

ADDRESSING MODES

Ten different addressing modes are available to the MCU.

Immediate

See Fig. 29. The immediate addressing mode provides access to a constant which does not vary during execution of the program.

This access requires an instruction length of 2 bytes. The

effective address (EA) is PC and the operand is fetched from the byte that follows the operation code.

Direct

See Fig. 30. In the direct addressing mode, the address of the operand is contained in the 2nd byte of the instruction. The user can gain direct access to memory up to the lower 255th address. 192 byte RAM and I/O registers are on page 0 of address space so that the direct addressing mode may be utilized.

Extended

See Fig. 31. The extended addressing is used for referencing to all addresses of memory. The EA is the contents of the 2 bytes that follow the operation code. An extended addressing instruction requires a length of 3 bytes.

Relative

See Fig. 32. The relative addressing mode is used with branch instructions only. When a branch occurs, the program counter is loaded with the contents of the byte following the operation code. EA = (PC) + 2 + Rel., where Rel. indicates a signed 8-bit data following the operation code. If no branch occurs, Rel. = 0. When a branch occurs, the program jumps to any byte in the range +129 to -127. A branch instruction requires a length of 2 bytes.

Indexed (No Offset)

See Fig. 33. The indexed addressing mode allows access up to the lower 255th address of memory. In this mode, an instruction requires a length of one byte. The EA is the contents of the index register.



• Indexed (8-bit Offset)

See Fig. 34. The EA is the contents of the byte following the operation code, plus the contents of the index register. This mode allows access up to the lower 511th address of memory. Each instruction when used in the index addressing mode (8-bit offset) requires a length of 2 bytes.

Indexed (16-bit Offset)

See Fig. 35. The contents of the 2 bytes following the operation code are added to content of the index register to compute the value of EA. In this mode, the complete memory can be accessed. When used in the indexed addressing mode (16-bit offset), an instruction must be 3 bytes long.

• Bit Set/Clear

See Fig. 36. This addressing mode is applied to the BSET and BCLR instructions that can set or clear any bit on page 0. The lower 3 bits of the operation code specify the bit to be set or cleared. The byte that follows the operation code indicates an address within page 0.

Bit Test and Branch

See Fig. 37. This addressing mode is applied to the BRSET and BRCLR instructions that can test any bit within page 0 and can be branched in the relative addressing mode. The byte to be tested is addressed depending on the contents of the byte following the operation code. Individual bits within the byte to be tested are specified by the lower 3 bits of the operation code. The 3rd byte represents a relative value which will be added to the program counter when a branch condition is established. Each of these instructions should be 3 bytes long. The value of the test bit is written in the carry bit of the condition code register.

Implied

See Fig. 38. This mode involves no EA. All information needed for execution of an instruction is contained in the operation code. Direct manipulation on the accumulator and index register is included in the implied addressing mode. Other instructions such as SWI and RTI are also used in this mode. All instructions used in the implied addressing mode should have a length of one byte.




Figure 29 Example of Immediate Addressing




Figure 30 Example of Direct Addressing






Figure 31 Example of Extended Addressing




Figure 32 Example of Relative Addressing




Figure 33 Example of Indexed (No Offset) Addressing






Figure 34 Example of Index (8-bit Offset) Addressing




Figure 35 Example of Index (16-bit Offset) Addressing




Figure 36 Example of Bit Set/Clear Addressing






Figure 37 Example of Bit Test and Branch Addressing




Figure 38 Example of Implied Addressing

■INSTRUCTION SET

There are 62 basic instructions available to the HD6305Y MCU. They can be classified into five categories: register/memory, read/modify/write, branch, bit manipulation, and control. The details of each instruction are described in Tables 5 through 11.

Register/Memory Instructions

Most of these instructions use two operands. One operand is either an accumulator or index register. The other is derived from memory using one of the addressing modes used on the HD6305Y MCU. There is no register operand in the unconditional jump instruction (JMP) and the subroutine jump instruction (JSR). See Table 5.

• Read/Modify/Write Instructions

These instructions read a memory or register, then modify or test its contents, and write the modified value into the memory or register. Zero test instruction (TST) does not write data, and is handled as an exception in the read/modify/ write group. See Table 6.

Branch Instructions

A branch instruction branches from the program sequence in progress if a particular condition is established. See Table 7.

• Bit Manipulation Instructions

These instructions can be used with any bit located up to the lower 255th address of memory. Two groups are available; one for setting or clearing and the other for bit testing and branching. See Table 8.

• Control Instructions

The control instructions control the operation of the MCU which is executing a program. See Table 9.

• List of Instructions in Alphabetical Order

Table 10 lists all the instructions used on the $\rm HD6305Y$ MCU in the alphabetical order.

• Operation Code Map

Table 11 shows the operation code map for the instructions used on the MCU.



Table 5 Register/Memory Instructions

							_							1113						T					
		L						Α.	ddre	ssin	g M			_								_			
Operations	Mnemonic										Indexed		Indexed		Indexed			Boolean/ Arithmetic			ondi: Cod				
operation.		1	ned	ate	1	Direct			Extended		(No Offset)		-	(8-Bit Offset)		(16-Bit Offset)		ffset)	Operation						
		OP	#	~	OP	#	~	OP	#	~	OP	#	~	OP		~	ОP	#	~		н	1	N	Z	С
Load A from Memory	LDA	A6	2	2	B6	2	3	C6	3	4	F6	1	3	E6	2	4	D6	3	5	M →A	•	•	1	1	•
Load X from Memory	LDX	AE	2	2	BE	2	3	CE	3	4	FE	1	3	EE	2	4	DE	3	5	M→X	•	•	^	1	•
Store A in Memory	STA				87	2	3	C7	3	4	F7	1	4	E7	2	4	D7	3	5	A→M		•	1		•
Store X in Memory	STX				BF	2	3	CF	3	4	FF	1	4	EF	2	4	DF	3	5	X→M	•	•	1	1	•
Add Memory to A	ADD	AB	2	2	вв	2	3	СВ	3	4	FB	1	3	EB	2	4	DB	3	5	A+M→A	T	•	7	1	1
Add Memory and Carry												Г		T			,				1	1	Γ.	T	
to A	ADC	A9	2	2	В9	2	3	С9	3	4	F9	1	3	E9	2	4	D9	3	5	A+M+CA		•			
Subtract Memory	SUB	AO	2	2	во	2	3.	СО	3	4	FO	1	3	EO	2	4	DO	3	5	A-M-+A	•	•	1	1	1
Subtract Memory from																					1				1
A with Borrow	SBC	A2	2	2	B2	2	3	C2	3	4	F2	1	3	E2	2	4	D2	3	5	A-M-C→A	•	•		-	1
AND Memory to A	AND	A4	2	2	В4	2	3	C4	3	4	F4	1	3	E4	2	4	D4	3	5	A · M-+A		•	1		•
OR Memory with A	ORA	AA	2	2	ВА	2	3	CA	3	4	FA	1	3	EA	2	4	DA	3	5	A+M→A	•	•			•
Exclusive OR Memory																			T		T		T		
with A	EOR	A8	2	2	88	2	3	C8	3	4	F8	1	3	E8	2	4	D8	3	5	A+M→A	•	•		-	•
Arithmetic Compare A																									
with Memory	СМР	A1	2	2	В1	2	3	C1	3	4	F1	1	3	E1	2	4	DI	3	5	A-M	•	•			۸.
Arithmetic Compare X																					T	Γ	Г		
with Memory	CPX	АЗ	2	2	вз	2	3	СЗ	3	4	F3	1	3	E3	2	4	D3	3	5	X-M	•	•	1	-	1
Bit Test Memory with									1							Τ					1-		Г		
A (Logical Compare)	BIT	A5	2	2	B5	2	3	C5	3	4	F5	1	3	E5	2	4	D5	2	5	A · M	•	•	3	^	•
Jump Unconditional	JMP		_		вс	2	2	СС	3	3	FC	1	2	EC	2	3	DC	3	4		•	•	•	•	•
Jump to Subroutine	JSR			T	BD	2	5	CD	3	6	FD	1	5	ED	2	5	DD	3	6		•	•		•	

Table 6 Read/Modify/Write Instructions

							Add	iress	ing	Mod	ies												
Operations	Mnemonic	lm	plied	1(A)	Im	Implied(X)			Direct			Indexed (No Offset)		Indexed (8-Bit Offset)			Boolean/Arithmetic Operation			ndit Cod			
		OP				OP # -		OP			OP	#	-	OP	,	-		Н	1	N	z	Τ	
Increment	INC	4C	1	2	5C	1	2	3C	2	5	7C	1	5	6C	2	6	A+1→A or X+1→X or M+1→M	•	•	^	٨	Ť	
Decrement	DEC	4A	1	2	5A	1	2	3A	2	5	7A	1	5	6A	2	6	A-1-A or X-1-X or M-1-M	•	•	Λ	^	1	
Clear	CLR	4F	1	2	5F	1	2.	3F	2	5	7F	1	5	6F	2	6	00 →A or 00→X or 00→M	•	•	0	1	T	
Complement	сом	43	1	2	53	1	2	33	2	5	73	1	5	63	2	6	Ā⊸A or X→X or M→M	•	•	^	^	Ť	
Negate				1													00-A→A or 00-X→X	Π			Г	T	
(2's Complement)	NEG	40	1	2	50	1	2	30	2	5	70	1	5	60	2	6	or 00 – M → M	•	•	^	^		
Rotate Left Thru Carry	ROL	49	1	2	59	1	2	39	2	5	79	1	5	69	2	6	C b; A or X or M bo	•	•	^	٨		
Rotate Right Thru Carry	ROR	46	,	2	56	1	2	36	2	5	76	1	5	66	2	6	C A or X or M	•	•	^	^		
Logical Shift Left	LSL	48	1	2	58	1	2	38	2	5	78	1	5	68	2	6	- A - X - M 0	•	•	^	^	İ	
Logical Shift Right	LSR	44	,	2	54	,	2	34	2	5	74	1	5	64	2	6	0 - N - S - S	•	•	0	^	Ī	
Arithmetic Shift Right	ASR	47	1	2	57	1	2	37	2	5	77	1	5	67	2	6	b) bo _ C	•	•	^	^	1	
Arithmetic Shift Left	ASL	48	1	2	58	1	2	38	2	5	78	1	5	68	2	6	Equal to LSL	•	•	^	^	Ť	
Test for Negative		T	Г	Τ	Γ								Γ	Т	T						Г	T	
or Zero	TST	4D	1	2	50	1	2	30	2	4	70	1	4	60	2	5	A-00 or X-00 or M-00	•	•	^	^	1	



Table 7 Branch Instructions

		Addr	essing l	Modes		Condition Code							
Operations	Mnemonic	F	Relativ	е	Branch Test	'	CONC	11(101	1 600	Æ			
		OP	#	~		Н	1	N	Z	С			
Branch Always	BRA	20	2	3	None	•	•	•	•	•			
Branch Never	BRN	21	2	3	None	•	•	•	•	•			
Branch IF Higher	ВНІ	22	2	3	C+Z=0	•	•	•	•	•			
Branch IF Lower or Same	BLS	23	2	3	C+Z=1	•	•	•	•	•			
Branch IF Carry Clear	BCC	24	2	3	C=0	•	•	•	•	•			
(Branch IF Higher or Same)	(BHS)	24	2	3	C=0	•	•	•	•	•			
Branch IF Carry Set	BCS	25	2	3	C=1	•	•	•	•	•			
(Branch IF Lower)	(BLO)	25	2	3	C=1	•	•	•	•	•			
Branch IF Not Equal	BNE	26	2	3	Z=0	•	•	•	•	•			
Branch IF Equal	BEQ	27	2	3	Z=1	•	•	•	•	•			
Branch IF Half Carry Clear	внсс	28	2	3	H=0	•	•	•	•	•			
Branch IF Half Carry Set	BHCS	29	2	3	H=1	•	•	•	•	•			
Branch IF Plus	BPL	2A	2	3	N=0	•	•	•	•	•			
Branch IF Minus	BMI	2B	2	3	N = 1	•	•	•	•	•			
Branch IF Interrupt Mask													
Bit is Clear	вмс	2C	2	3	I=0	•	•	•	•	•			
Branch IF Interrupt Mask													
Bit is Set	BMS	2D	2	3	l = 1	•	•	•	•	•			
Branch IF Interrupt Line													
is Low	BIL	2E	2	3	INT=0	• .	•	•	•	•			
Branch IF Interrupt Line													
is High	він	2F	2	3	INT = 1	•	•	•	•	•			
Branch to Subroutine	BSR	AD	2	5		•	•	•	•	•			

Table 8 Bit Manipulation Instructions

Operations					ng Modes			Boolean/	Branch	Condition Code						
	Mnemonic	Bit Set	Bit Test and	a Bra	ncn	Arithmetic	Test									
		OP	#	~	OP	#	~	Operation		Н	1	N	Z	С		
Branch IF Bit n is set	BRSET n(n=0···7)				2·n	3	5		Mn = 1	•	•	•	•	^		
Branch IF Bit n is clear	BRCLR n(n=0···7)				01+2·n	3	5		Mn=0	•	•	•	•	^		
Set Bit n	BSET n(n = 07)	10+2·n	2	5				1→Mn		•	•	•	•	•		
Clear Bit n	BCLR n(n=07)	11+2·n	2	5	_	-		0→Mn		•	•	•	•	•		

Symbols: Op = Operation
= Number of bytes
~ = Number of cycles

Table 9 Control Instructions

		Addre	essing	Modes					_	_
Operations	Mnemonic		mplie	d	Boolean Operation	0	ond	tion	Coc	Je
		OP	#	~		Н	1	N	Z	С
Transfer A to X	TAX	97	1	2	A→X	•	•	•	•	•
Transfer X to A	TXA	9F	1	2	X→A	•	•	•	•	•
Set Carry Bit	SEC	99	1	1	1→C	•	•	•	•	1
Clear Carry Bit	CLC	98	1	1	O→C	•	•	•	•	0
Set Interrupt Mask Bit	SEI	9В	1	2	1→I	•	1	•	•	•
Clear Interrupt Mask Bit	CLI	9A	1	2	0→I	•	0	•	•	•
Software Interrupt	SWI	83	1	10		•	1	•	•	•
Return from Subroutine	RTS	81	1	5		•	•	•	•	•
Return from Interrupt	RTI	80	1	8		?	?	?	?	7
Reset Stack Pointer	RSP	9C	1	2	\$FF→SP	•	•	•	•	•
No-Operation	NOP	9D	1	1	Advance Prog. Cntr. Only	•	•	•	•	•
Decimal Adjust A	DAA	8D	1	2	Converts binary add of BCD charcters into BCD format	•	•	^	_	\\ .
Stop	STOP	8E	1	4		•	•	•	•	•
Wait	WAIT	8F	1	4	The state of the s	•	•	•	•	

Table 10 Instruction Set (in Alphabetical Order)

					Addressin	g Modes					C	ond	ition	Cod	e
Mnemonic	Implied	Immediate	Direct	Extended	Relative	Indexed (No Offset)	Indexed (8-Bit)	Indexed (16-Bit)	Bit Set/ Clear	Bit Test & Branch	н		N	z	С
ADC		×	×	×		×	×	×			Λ	•	Λ	Λ	Λ
ADD		×	×	×		×	×	×		1	^	•	Λ	Λ	Λ
AND		×	×	×	Name	×	×	×			•	•	Λ	Λ	•
ASL	×		×			×	×				•	•	٨	Λ	Λ
ASR	×		×			×	×				•	•	٨	٨	Λ
BCC					×	-					•	•	•	•	•
BCLR									×		•	•	•	•	•
BCS					×						•	•	•	•	•
BEQ					×						•	•	•	•	•
внсс					×						•	•	•	•	•
BHCS					×					†	•	•	•	•	•
ВНІ					×						•	•	•	•	•
(BHS)					×						•	•	•	•	•
ВІН					×						•	•	•	•	•
BIL				İ	×					T	•	•	•	•	•
BIT		×	×	×		×	×	×		1	•	•	٨	٨	•
(BLO)					×						•	•	•	•	•
BLS					×						•	•	•	•	•
вмс					×						•	•	•	•	•
ВМІ					×						•	•	•	•	•
BMS					×						•	•	•	•	•
BNE					×						•	•	•	•	•
BPL					×						•	•	•	•	•
BRA					×						•	•	•	•	•

Condition Code Symbols:

н Half Carry (From Bit 3) С Carry/Borrow

Test and Set if True, Cleared Otherwise \wedge

Interrupt Mask N Negative (Sign Bit)

Not Affected

Zero

Load CC Register From Stack

(to be continued)

^{*} Are BCD characters of upper byte 10 or more? (They are not cleared if set in advance.)

Table 10 Instruction Set (in Alphabetical Order)

	ſ				Addressin	q Modes						Cond	ition	Cod	le
Mnemonic	Implied	Immediate	Direct	Exteed	Relative	Indexed (No Offset)	Indexed (8-Bit)	Indexed (16-Bit)	Bit Set/ Clear	Bit Test & Branch	н		N	z	С
BRN					×						•	•	•	•	•
BRCLR										×	•	•	•	•	_
BRSET		1								×	•	•	•	•	^
BSET									×		•	•	•	•	•
BSR					×						•	•	•	•	•
CLC	×			1							•	•	•	•	0
CLI	×										•	0	•	•	•
CLR	×		×			×	×				•	•	0	1	•
CMP		×	×	×		×	×	×			•	•	٨	^	Λ
COM	×		×			×	×				•	•	Λ	Λ	1
CPX		×	×	×		×	×	×			•	•	Λ	Λ	Λ
DAA	×										•	•	Λ	Λ	Λ
DEC	×		×			×	×				•	•	Λ	^	•
EOR		×	×	×		×	×	×			•	•	Λ	Λ	•
INC	×		×			×	×				•	•	Λ	٨	•
JMP			×	×		. ×	×	×			•	•	•	•	•
JSR			×	×		×	×	×			•	•	•	•	•
LDA		×	×	×		×	×	×			•	•	^	^	•
LDX		×	×	×		×	×	×			•	•	Λ	Λ	•
LSL	×		×			×	×				•	•	٨	7.	^
LSR	×		×			×	×				•	•	0	Δ	10
NEG	×		×			×	×				•	•	1	^	7
NOP	×										•	•	•	•	•
ORA		×	×	×		×	×	×			•	•	^	^	•
ROL	×		×			×	×				•	•	•	•	1
ROR	×		×			×	×		and the Publisher of the State		•	•	^	,	Λ
RSP	×										•	•	•	•	•
RTI	×										?	?	?	?	?
RTS	×										•	•	•	•	•
SBC		×	×	×		×	×	×			•	•	Λ	^	
SEC	×										•	•	•	•	1
SEI	×										•	1	•	•	•
STA			×	×		×	×	×			•	•	^	1	•
STOP	×										•	•	•	•	•
STX		!	×	×		×	×	×			•	•	٨	^	•
SUB		×	×	×		×	×	×			•	•	^	Λ	٨
SWI	×										•	1	•	•	•
TAX	×										•	•	•	•	•
TST	×		×			×	×				•	•	٨	Λ	•
TXA	×										•	•	•	•	•
WAIT	×			1							•	•	•	•	•

Condition Code Symbols:

H Half Carry (From Bit 3)

I Interrupt Mask

N Negative (Sign Bit)

Z Zero

C Carry Borrow

∧ Test and Set if True, Cleared Otherwise

Not Affected

? Load CC Register From Stack

Table 11 Operation Code Map

	Bit Mani	ipulation	Branch] F	Read	Modify	Wri	:е	Cor	ntrol		Re	gister	Mem	ory			
	Test &	Set																
	Branch	Clear	Rel	DIR	Α	Х	,X1	,хо	IMP	IMP	IMM	DIR	EXT	,X2	,X1	,X0		
	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	-	HIG
0	BRSET0	BSET0	BRA	Ι		NEG			RTI*				SI	JB		•	0	
1	BRCLRO	BCLRO	BRN						RTS*				CI	MP			1	
2	BRSET1	BSET1	BHI						1				SI	ВС			2	
3	BRCLR1	BCLR1	BLS			COM			SWI*				CI	PX			3	Ļ
4	BRSET2	BSET2	BCC			LSR							Al	ND			4	0 W
5	BRCLR2	BCLR2	BCS										В	IT			5	1
6	BRSET3	BSET3	BNE			ROR			1				L	DA			6	1
7	BRCLR3	BCLR3	BEQ	1		ASR			1	TAX*	1		S	ΓΑ		STA(+1)	7	
8	BRSET4	BSET4	внсс		L	SL AS	SL			CLC		-	E	OR			8	1
9	BRCLR4	BCLR4	BHCS		***************************************	ROL				SEC			Al	DC			9	1
Α	BRSET5	BSET5	BPL			DEC				CLI*	T		0	RA			Α	1
В	BRCLR5	BCLR5	BMI							SEI*			Al	OD			В	1
С	BRSET6	BSET6	вмс			INC				RSP*			J	MP(-	1)		С	1
D	BRCLR6	BCLR6	BMS	TST(-1)	Т	ST	TS	Γ(-1)	DAA'	NOP	BSR*	JSR	(+2)	JSF	R(+1)	JSR(+2)	D	
Ε	BRSET7	BSET7	BIL						STOP'	-			LI	X		*	Ε	1
F	BRCLR7	BCLR7	BIH			CLR			WAIT'	TXA*			S	TX		STX(+1)	F	1
	3/5	2/5	2/3	2 5	1 2	1.2	2 6	1 5	1 .	1 1	2 2	2,3	3/4	3/5	2/4	1/3		

(NOTES) 1. "-" is an undefined operation code.

2. The lowermost numbers in each column represent a byte count and the number of cycles required (byte count/number of cycles). The number of cycles for the mnemonics asterisked (*) is as follows:

RTI	8	TAX	2
RTS	5	RSP	2
SWI	10	TXA	2
DAA	2	BSR	5
STOP	4	CLI	2
WAIT	4	SEI	2

3. The parenthesized numbers must be added to the cycle count of the particular instruction.

Additional Instructions

The following new instructions are used on the HD6305Y:

DAA Converts the contents of the accumulator into BCD code.

WAIT Causes the MCU to enter the wait mode. For this mode, see the topic, Wait Mode.

STOP Causes the MCU to enter the stop mode. For this mode, see the topic, Stop Mode.

HD63L05F1 CMOS MCU (Microcomputer Unit)

The HD63L05F1 is a CMOS single-chip microcomputer suitable for low-voltage and low-current operation. Having CPU functions similar to those of the HMCS6800 family, the HD63L05F1 is equipped with a 4k bytes ROM, 96 bytes RAM, I/O, timer, 8 bits A/D, and LCD (7 x 7 segments max.) drivers, all on one chip.


HARDWARE FEATURES


- 3V Power Supply
- 8-Bit Architecture
- Built-in 4k Bytes ROM (Mask ROM)
- Built-in 96 Bytes RAM
- 20 Parallel I/O Ports
- Built-in7 x 7 Segments LCD Driver Capability
- Built-in 8-Bit Timer
- Built-in 8-Bit A/D Converter
- Program Halt Function for Low Power Dissipation
- Stand-by Input Terminal for Data Holding


SOFTWARE FEATURES

- An Instruction Set Similar to That of The HMCS6800 Family (Compatible with The HD6805S)
- HMCS6800 Family Software Development System is Applicable


■ PIN ARRANGEMENT (Top View)







■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc}	-0.3 ∼ +5.5	V
Input Voltage	V _{in}	-0.3 ~ V _{cc} +0.3	V
Output Voltage	V _{out}	-0.3 ~ V _{cc} +0.3	V
Operating Temparature	T _{opr}	-20 ~ +75	°C
Storage Temparature	T _{stg}	-55 ∼ +125	°C

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ ELECTRICAL CHARACTERISTICS ($V_{CC} = 3.0V \pm 0.8V$, $V_{SS} = 0V$, $T_a = -20 \sim +75^{\circ}C$, typ means typical value at $V_{CC} = 3.0V$, unless otherwise noted.)

• DC CHARACTERISTICS

	Item		Symbol	Test Condition	min	typ	max	Unit
	XTAL, X	N		Connect C _L = 0.5µF to V _{CH}	V _{cc} -0.3	_	V _{cc}	٧
Input "High" Level Voltage	RES, INT	, SB	V _{IH}		0.5V _{CC} +0.9	-	V _{cc}	٧
Level Voltage	TIMER				0.8V _{cc}		V _{cc}	٧
	NUM (No	rmal Mode)			V _{cc} -0.2	_	V _{cc}	٧
	XTAL, XI	N		Connect C _L = 0.5µF to V _{CH}	V _{cc} -2.1	_	V _{cc} -1.8	٧
Input "Low" Level Voltage	RES, INT	, SB	VIL		Vss	_	0.2V _{cc}	٧
Level Voltage	TIMER				V _{SS}	_	0.2V _{CC}	V
	NUM (Tes	st Mode)			Vss	_	0.2	٧
Self Check Input Voltage	NUM (Sel	f Check Mode)	V _{IM}		0.5V _{CC} -0.2	_	0.5V _{CC} +0.2	٧
Input Pull-Up Current	RES (INT tion NUM	: Mask Op-)	-1 _{R1}	V _{CC} = 3.0V, V _{in} = 0V	3	15	30	μΑ
Input Leakage Current	TIMER, S	В	I _{IN}	$V_{in} = 0V \sim V_{CC}$	-	_	1.0	μΑ
	Crystal*	During System Operation		f = 400kHz No load.	_	100	200	μΑ
	Oscilla-	At Halt	I _{CC1}	Tested after setting	-	40	80	μΑ
	tion	At Standby		up the internal status	-	2	5	μΑ
Current Dissipa-		At A/D Operation		by self check.	-	200	600	μΑ
tion	RC*	During System Operation		R = $100k\Omega$ No load.	_	120	200	μΑ
	Oscilla-	At Halt	I _{CC2}	Tested after setting	_	60**	100**	μΑ
	tion	At Standby		up the internal status	_	2	5	μΑ
		At A/D Operation		by self check.	_	220	600	μΑ
Output "Low" Level Voltage	E	•	V _{OL}	I _{OL} = 30μΑ	_	_	0.3	٧

^{*} Depends on the mask-option. ** $60\mu A \to 30\mu A$ and $100\mu A \to 60\mu A$ when OSC1 is stopped by Halt.

• AC CHARACTERISTICS

ltem		Symbol	Test Condition	min	typ	max	Unit
Operating Clock Frequen	тсу	f _{cl}		100	400	500	kHz
Cycle Time		t _{cyc}		8	10	40	μs
Oscillation Frequency * (Resistor Option)		fosca	$R = 100k\Omega \pm 1\%$	300	400	500	kHz
External Clock Duty		Duty		45	50	55	%
Oscillation Start Time * (Crystal Option)		toscf	$C_D = 10pF \pm 20\%$, $R_S = 1k\Omega$ max	-	_	150	ms
Oscillation Start Time * (Resistor Option)		tosca	R = 100k Ω ±1%, Connect C _L = 0.5μF to V _{CH}	-	-	2	ms
Oscillation Start Time (3	(2kHz) *	t _{OSC1}	$C_D = 10pF \pm 20\%, R_S = 20k\Omega \text{ max}$	-	-	1	. \$
Internal Capacitance	EXTAL	_		-	10	_	pF
of Oscillator	XOUT	C _D		-	10	_	pF
Delay Time of Oscillatio Time *	n Delay	t _{DLY}	Selected by mask option	0	_	1	s
Reset Delay Time		t _{RLH}	External Capacitance = 2.2µF	200	-	_	ms
RES Pulse Width*		tRWL	With 32kHz OSC	48	-	_	μs
		HVVL	Without 32kHz OSC	1.5t _{cyc} + 1	_	_	μs
INT Pulse Width *		+	When OSC1 is not stopped by Halt	t _{cyc} +1	_	_	μs
iii i aise Watii		t _{IWL}	When OSC1 is stopped by Halt	32	_	_	μs
TIMER Pulse Width		t _{TWL}	In the case of counter	t _{cyc} +1	_	-	μs

^{*} Depends on mask-option.

• PORT CHARACTERISTICS


Item		Symbol	Test Condition	min	typ	max	Unit
*	Port A, B, C		CMOS Output, I _{OH} = -100μA	V _{CC} -0.3	-	-	٧
Output "High" Level Voltage*	Port A, B, C	V _{OH}	Key Load CMOS Output I _{OH} = -10μA	V _{CC} -0.3	1	_	٧
Output "Low" Level Voltage	Port A, B, C	VoL	I _{OL} = 100μA	_	_	0.3	V
Input "High" Level Voltage	Port A, B, C	V _{IH}		0.8V _{CC}	_	V _{cc}	V
Input "Low" Level Voltage	Port A, B, C	VIL		V _{SS}	-	0.2V _{CC}	٧
Input Leakage Current	Port A, B, C	I _{IN}	$V_{in} = 0V \sim V_{CC}$	-	_	1.0	μА
Input Pull-Up Current *	Port A, B, C	-I _{R2}	V _{CC} = 3.0V, V _{in} = 0V	4	20	40	μΑ

^{*} Depends on mask-option.


• LCD DRIVER OUTPUT CHARACTERISTICS (V_{CC} = 3.0V, V_{SS} = 0V, T_a = -20 \sim +75 $^{\circ}$ C, unless otherwise noted.)

Item		Symbol	Test Condition	min	typ	max	Unit
		V _{OH1}		2.8	_	_	V
Output "High" Level Voltage	Segment	V _{OH2}	$V_1 = 1.00V, V_2 = 2.00V$ $I_{OH} = -1\mu A$	1.8	_	-	٧
		V _{OH3}	.он т	8.0	_	_	V
		V _{OL1}		_	_	2.2	V
Output "Low" Level Voltage	Segment	V _{OL2}	$V_1 = 1.00V, V_2 = 2.00V$ $I_{O1} = 1\mu A$	_	_	1.2	٧
		V _{OL3}	ISL IM.	-	_	0.2	٧
		V _{OH1}		2.8		_	V
Output "High" Level Voltage	Common	V _{OH2}	$V_1 = 1.00V, V_2 = 2.00V$ $I_{OH} = -5\mu A$	1.8		_	V
		V _{онз}	TOH SELL	0.8	_	-	V
		V _{OL1}		_	_	2.2	V
Output "Low" Level Voltage	Common	V _{OL2}	$V_1 = 1.00V, V_2 = 2.00V$ $I_{OL} = 5\mu A$	_	_	1.2	V
		V _{OL3}	I OL OPP.	-	_	0.2	V
Dividing Resistor		R _{LCD}	Tested between V_1 and V_2	45	90	180	kΩ
Output "High" Level Voltage*	Segment	V _{OH}	In the case of Output Port, $I_{OH} = -30\mu A$	V _{CC} -0.3	-	_	v
Output "Low" Level Voltage*	Segment	VoL	In the case of Output Port, $I_{OL} = 30\mu A$	-	_	0.3	v

^{*} Depends on mask-option.




Output Level of SEG and COM



Power Supply Circuit for LCD Display


• A/D CONVERTER CHARACTERISTICS (V_{CC} = 3.0V, V_{SS} = 0V, T_a = -20°C \sim +75°C, unless otherwise noted.)

lt	em	Symbol	Test Condition	min	typ	max	Unit
Conversion Accuracy	Resolution			_	-	8	bit
Conversion Accuracy	Absolute Accuracy		$V_{RL} = 0.2V < V_{in} < V_{RH} = 2.0V$	-2	_	+2	LSB
	"High" Side	V _{RH}		_	-	V _{cc}	٧
Reference Voltage	"Low" Side	V _{RL}		V _{SS}	-	-	V
	V _{RH} - V _{RL}	∆V _{REF}		1.8	_	_	V
Input Voltage Range	Input Range	V _{IN}		VRL	-	V _{RH}	V
input voltage mange	Input Dynamic Range	V _{DYN}		0.2	_	V _{cc} -1.0	V
Ladder Resistor (V _{RH}	- V _{RL})	R _{HL}		40	80	160	kΩ
Conversion Time		t _{CNV}		2	_	4	ms
Programmable	Judge Error		$V_{RL} = 0.2V < V_{in} < V_{RH} = 2.0V$	-4	_	+4	LSB
Voltage Comparison	Judge Time	† _{CMP}			_	60	μs



Analog Input Voltage (When the input voltage is in the dead zone, the result of the conversion is not guaranteed.)

Dynamic Range of the Comparator



Example of 3 bit Resolution

SIGNALS

The input and output signals of the MCU are described in the following:

V_{CC}, V_{SS}

Power is applied to the MCU at these two terminals. V_{CC} is a positive power input port and V_{SS} is grounded.

INT

This terminal is used to envoke an external interruption to the MCU. For details, see the information given under the title, "Interruptions" (Negative going edge type).

XTAL, EXTAL

These are control input ports to the built-in clock circuit. A crystal or a resistor is connected to each of them depending on the degree of stability of the internal oscillation. For the method of using the input terminals, see the information, "Internal Oscillator Option".

XIN, XOUT

These terminals are connected to a crystal for the oscillator on the time base. A clock operation is possible by using a 32.768kHz crystal. For details, see "Internal Oscillator Option".

TIMER

An external input terminal at which the internal timer is counted down. For details, see the information, "Timer".

• RES

Used to reset the MCU. For details, see "Reset".

STANDBY (SB)

An external input terminal used to stop the MCU and hold data. For details, see "Internal Oscillator Option".

A/D Input Terminals (CH₁ ~ CH₂)

Input terminals for analog voltages needed for A/D conversion. These may also be used as level check inputs under program control. For details, see the information, "A/D Converter".

V_{RH}, V_{RL}

Reference voltages for A/D conversion are applied to these two terminals. For details, see "A/D Converter".

• CC₁, CC₂

These are not intended for user applications. Open them.

NUM

This is not intended for user applications. Connect it to V_{CC} .

Input/Output Terminals (A₀ ~ A₇, B₀ ~ B₇, C₀ ~ C₃)

Each of these 20 terminals consists of two 8 bits ports and one 4 bits ports. It may be used as an input or output under program control of the data direction register. For details, see "Input/Output".

Liquid Crystal Driver Terminals (COM₁ ~ COM₃, SEG₁ ~ SEG₁₁)

 $COM_1 \sim COM_3$ are for driving common electrodes, while $SEG_1 \sim SEG_{17}$ are for driving segments. $SEG_1 \sim SEG_{17}$ can be used as outputs by mask-option and $SEG_{13} \sim SEG_{17}$ can be used as analog inputs for A/D converter by mask-option.

Mixing segment driver with output port is not available in mask-option.

V₁, V₂

These are terminals for LCD driver. V_1 and V_2 are connected to V_{CC} via capacitors (0.1 μ F each). These two terminals can be used as output or analog inputs by mask-option when segments are used as output ports.

VCH


Output terminal from internal voltage regulator. A capacitor $(0.5\mu F)$ is connected between V_{CH} and V_{CC} . Don't draw current from this terminal.

• E

System clock output (cycle clock 100kHz typ.)
This NMOS open-drain output stays at "Low" level when the MCU is in halt mode, standby mode or reset.

MEMORY


The MCU memory is configured as shown in Figure 1. During the processing of an interrupt, the contents of the MCU resisters are pushed onto the stack in the order shown in Figure 2. Since the stack pointer decrements during pushes, the low order byte (PCL) of the program counter is stacked first; then the high order four bits (PCH) are stacked. This ensures that the program counter is loaded correctly as the stack pointer increments when it pulls data from the stack. A subroutine call will cause only the program counter (PCH, PCL) contents to be pushed onto the stack.



(Cautions)

It is not possible to change the contents of the Write Only Register (For example, the Data Direction Register of the I/O port) of the HD63L05F1 by applying the Read/Modify/Write instructions, BSET, or BCLR.

For preventing the system from wild running lon't read the Not Used area of the memory map.



* Only the PCH and PCL are stacked in the case of a subroutine call.

Figure 2 Interruption Stack Sequence

■ REGISTER

The CPU has five registers that can be operated by the programmer. They are shown in Figure 3.

Accumulator

Α




Figure 3 Programming Model

Accumulator (A)

The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.

Index Register (X)

The index register is an 8-bit register used for the indexed addressing mode. It contains an 8-bit address that may be added to an offset value to create an effective address. The index register can also be used for limited calculations and data mani-

pulations when using read/modify/write instructions. When not required by a code sequence being executed, the index register can be used as a temporary storage register.

Program Counter (PC)

The program counter is a 12-bit register that contains the address of the next instruction to be executed.

Stack Pointer (SP)

The stack pointer is a 12-bit register that contains the address of the next free location on the stack. Initially, the stack pointer is set to location \$07F and is decremented as data is being pushed onto the stack and incremented as data is being pulled from the stack. The most significant bits of the stack pointer are permanently set to 0000011. During a MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set to location \$07F. Subroutines and interrupts may be nested down to location \$061 which allow the programmer to use 15 levels of subroutine calls.

Condition Code Register (CC)

The condition code register is a 5-bit register in which each bit is used to indicate or flag the results of the instruction just executed. These bits can be individually tested by a program and specific action taken as a result of their state. Each individual condition code register bit is explained in the following paragraphs.

Half Carry (H)

Used during arithmetic operations (ADD and ADC) to indicate that a carry occurred between bit 3 and bit 4.

Interrupt (I)

This bit is set to mask the internal interrupts and external interrupt (INT). If an interrupt occurs while this bit is set, it is latched and will be processed as soon as the interrupt bit is reset

(Note)

CLÍ (clear interrupt mask bit) is used to allow the interruption from the instruction after next. SEI (set interrupt mask bit) masks the interruption from next instruction.

Negative (N)

Used to indicate that the result of the last arithmetic, logical of data manipulation was negative (bit 7 in result equal to logical one).

Zero (Z)

Used to indicate that the result of the last arithmetic, logical of data manipulation was zero.

Carry/Borrow (C)

Used to indicate that a carry or borrow out of the arithmetic logic unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instruction, shifts, and rotates.

■ SYSTEM CONTROL REGISTER

Apart from the registers for program operation explained above, there is a register that controls system operation. Its configuration is shown in Figure 4.






Figure 4 System Control Register Configuration Reset

A Time Base counter is built in the MCU to generate two kinds of time base interrupts (1 second cycle and 1/16 second cycle). Clock signal to this counter is provided from the OSC1 or OSC2 depending on the mask-option. This counter is a frequency divider behind the 32 kHz oscillator.

• Time Base Interrupt Request Flag (TB INT)

Stores an interrupt request from the time base which is selected by the TB select bit and is cleared by system reset or by software. If the TB MASK bit or I (Interrupt bit in the CCR) is set, the interrupt request is not acknowledged. Only logical "0" can be written into this bit by software.

Time Base Interrupt Mask (TB MASK)

If this bit is set, an interrupt request from the time base is not acknowledged.

• Time Base Select Bit (TB SELECT)

This bit selects the time base. In logical "1", an interrupt from the 1-second cycle time base is acknowledged. In logical "0", 1/16 second cycle time base is acknowledged.

Time Base Reset Bit (TB RESET)

This bit resets the frequency divider behind the 32kHz oscillator. When this bit is set, one shot reset pulse is generated by the hardware. Then it resets the frequency divider and after that, the frequency divider restarts. The CPU always reads this bit as logical "0".

Since the frequency divider also provides the system clocks to the A/D converter and LCD drivers etc., writing "1" to "TB RESET" bit during execution of A/D converter and TIMER (when ϕ_{32k} is selected) causes different data from the correct result and writing "1" to this bit causes flicker of the LCD display.

Halt (HALT)

Used to halt the CPU. When this bit is set, the registers are saved onto the stack in the same sequence as interrupt processing. After all registers have been saved, the CPU halts and is wait-for-interrupt state.

If this bit is reset by an external interrupt or an internal interrupt, the CPU restarts operating. By using the Halt function with Time Base Interrupt, the CPU can operate intermittently itself.

EXT

When the form of output port is selected by DUTY selecting bit and the mask-option, ϕ WRITE is available at the specified terminal (SEG1 to O19) according to the designation of pin location. ϕ WRITE clock can be got on every writing data into LCD register 1 and be used as the write clock in the case of transferring data of LCD register 1 to the outside. Normally, EXT must be reset.

Duty Select Bit (LCD DUTY)

The LCD drive signal is based on 1/3 bias - 1/3 duty. However, there are switching circuits built in for static drive signal and output ports. For details, see the information given in

"LCD Circuit"

(Note)

The EXT bit and the LCD DUTY bits have to be initialized in 1 milli second from the start of CPU operation when the static drive signal or output port is selected.

■ TIMER

The MCU timer circuitry is shown in Figure 5. The 8-bit counter is loaded under program control and counts down toward zero as soon as the clock input is applied. When the timer reaches zero the timer interrupt request bit (bit 7) in the timer control register is set. The CPU responds to this interrupt by saving the present CPU state in the stack, fetching the timer interrupt vector from locations \$FF8 and \$FF9 and executing the interrupt routine. The timer interrupt can be masked by setting the timer interrupt mask bit (bit 6) in the timer control register. The interrupt bit (I bit) in the condition code register will also prevent a timer interrupt from being processed.

The clock input to the timer can be from an external source applied to the TIMER input terminal (active at negative edge) or it can be the internal signal (ϕ_2 or ϕ_{32} k). When the internal clock signal is used as the source, the clock input is gated by the input applied to the TIMER input terminal; this permits easy measurement of its pulse width. ϕ_2 is provided from OSC1 and the frequency is 1/4 of OSC1. ϕ_{32} k is provided from OSC1 (the frequency is 1/12 of OSC1) or OSC2 (32.768 kHz crystal) depending on the mask-option. If the OSC1 continues to oscillate during the halt mode, 32.768 kHz crystal is selected as the clock source or external clock is applied, the timer can be active in the halt mode. Note that the timer operation is asynchronous to the CPU when the mask-option which the OSC1 stops oscillating in the halt mode is selected.


A 7-bit prescaler is provided to extend the timing interval up to a maximum of 128 counts before being applied to the timer. The number of prescaling counts can be program controlled by the lower 3 bits within the TIMER CTRL register. The timer continues to count past zero and its present count can be monitored at any time by monitoring the TIMER Data register. This allows a program to determine the length of time since a timer interrupt has occurred and not disturb the counting process.

At the time of resetting, the prescaler and the counter are all initialized to logical "1". The timer interrupt request bit is cleared and the timer interrupt mask bit is set. The timer interrupt request bit (bit 7 of TIMER CTRL Register) is set to logical "1" when timer count reaches zero, and is cleared by program or by system reset. Only logical "0" can be written into this bit by program. The bit 6 of Timer Control Register is writable by program. Both of these bits can be read by CPU.

■ RESETS

The MCU can be reset either by initial power-up or by the external reset input (RES). All the I/O ports are initialized to Input mode (DDRs are cleared) during reset.

Upon power-up, a minimum of 150 milliseconds is needed before allowing the reset input to go "High". This time allows the internal oscillator (OSC1) to stabilize. Connecting a capacitor to the \overline{RES} input as shown in Figure 8 will provide sufficient delay.






Figure 6 Timer Control Register Configuration




Figure 7 Application of Power and Reset Timing





Figure 8 Input Reset Delay Circuit

■ SELF CHECK

The self check capability of the MCU provides an internal check to determine if the port is functional. Connect the MCU as shown in Figure 9 and monitor the output of port C bit 3 for an oscillation of approximately 0.5Hz. This self check capability also provides the internal state of the MCU to measure the LSI current. After a system reset, the MCU goes into each current measurement mode by the combination of the control switches. The LSI current can be measured when the NUM is returned to $V_{\rm CC}$ after setting of the current mode.



		Selection of Switch									
		So	Sı	S2	S ₃	S ₄	S,	S ₆	S ₇		
LSI F	unction	Х	Х	Х	X	×	×	(i)	0		
	During operation	0	×	×	×	о→х	×	(1)→(Ž)	×		
LSI	Halt	0	0	0	Х	o→x	×	(1)→(2)	Х		
Current	A/D	0	0	×	X	O→X	×	1)→2)	Х		
	Standby	0	0	0	Х	о→х	x→o	1)→(2)	X		

O: ON

X:OFF

Figure 9 Self Check Connections

→: Change the state



■ INTERNAL OSCILLATOR OPTIONS

The MCU incorporates two oscillators: Oscillator 1 for system clock supply and Oscillator 2 for peripheral modules such as time base. A/D converter, LCD drivers, etc..

Oscillator 1 (OSC1; XTAL, EXTAL)

The internal oscillator circuit can be driven by an external crystal or resistor depending on the stability. A manufacturing mask option is available to provide better matching between the external components and the internal oscillator. The oscillator 1 can stop when power is applied in either Halt or Standby mode. Figure 10 shows the connection. A resistor selection graph is given in Figure 11.

Oscillator 2 (OSC2: XIN, XOUT)

Clocks for time base, LCD drivers, an A/D converter, and a timer can be supplied by the OSC2 (32.768kHz crystal) or by the OSC1 through the frequency divider. In Halt mode, oscillator 2 operates and permits the operation of the peripheral modules with low power consumption. In Standby mode, only OSC2 keeps on running. Figure 12 shows the connection and the relation between oscillator 1 and oscillator 2 is shown Figure 13 and Table 1.

(Note)

When OSC2 is not available or OSC1 is the crystal option, OSC1 is not allowed to stop at Halt mode. The accuracy of the time base is kept only when OSC2 is 32.768kHz crystal oscillator.




Figure 10 Mask Option for Oscillator 1





Figure 11 Typical Resistor Selection Graph








Figure 13 Relation between Oscillator 1 and Oscillator 2

Figure 12 Connection of Oscillator 2

Table 1 Oscillator 2 Mask-option and System Operation

			When OSC	is Crys	tal				When OS	C1 is RC	;	
During System	N	OSC2 ot Avai			OSC2 Availab		N	OSC2			OSC: Availal	
System State	OSC1	CPU	Peripheral	OSC1	CPU	Peripheral	OSC1	CPU	Peripheral	OSC1	CPU	Peripheral
During System Operation	0	0	0	0	0	0	0	0	0	0	.0	0
At Halt	0	X	0	0	X	0	0	X	0	×	X	0
At Standby	X	X	Х	X	X	X	X	X	X	×	X	X

(NOTE) O run X stop

Table 2 Mask-options of Oscillation Circuits and the Delay Time

T (0004	(0000	0 111	•	Del	ay Time of F	Restart (seco	ond)
Type of OSC1	Use of OSC2	Condit	lion	0	1/16	1/2	1
	Hand	C+II	Used	×	X	0	0
	Used	Standby mode	Not used	0	0	0	0
Crystal Option	Not used Standby mode	Used	X	X	0	0	
		Standby mode	Not used	0	0	0	0
	111	Oscillation	Stop	0	X	X	X
CR Option	Used	of OSC1 at HALT	Continue	0	0	0	0
Cit Option	N-+d	Oscillation	Stop	X	X	X	X
	Not used	of OSC1 at HALT	Continue	0	0	0	0

Note) Combinations of the mask-option indicated X is not available.

■ STANDBY

When the STANDBY (SB) terminal becomes "High" level, the MCU goes into standby mode at its instruction fetch cycle. On standby mode, only 32 kHz oscillator (OSC2) keeps on running while the others are stopped with holding the current data except A/D converter, timer, and time base. Restarting

of the MCU from standby mode is controlled by the Delay Time which is available by counting the OSC2 oscillation or 1/12 frequency of the OSC1 in frequency divider after the STAND-BY terminal turned to "Low" level. Therefore, the CPU restarts operation from the previous state after the Delay Time (0 sec, 1/16 sec, 1/2 sec, or 1 sec), and the accuracy of the Delay Time

is kept when OSC2 is 32.768 kHz crystal oscillator. When 1/12 frequency of OSC1 is provided to the frequency divider, the Delay Time depends on the stability of OSC1 after restarting from standby mode and is not acculate.

■ Delay Time

Since OSC1 stops in standby mode, it is needed to inhibit restarting of CPU untill the OSC1 oscillation is stabilized after the STANDBY terminal has turned to "Low" level. To take this stabilizing time of OSC1, user can select the Delay Time out of 0 sec, 1/16 sec, 1/2 sec or 1 sec by mask-option depending on a combination in the Table 2. STANDBY terminal has to be kept at "Low" when resetting the MCU and has to be kept at "Low" during the Delay Time. Starting of the MCU by reset is also controlled by the Delay Time.

■ INTERRUPTS

There are six different interrupts to the MCU: external interrupt via external interrupt terminal (\overline{INT}) , internal timer interrupt, interrupt by termination of A/D conversion, time base interrupt, and software interrupt by an instruction (SWI).

When any interrupt occurs, processing is suspended, the present MCU state is pushed onto the stack, the interrupt bit (1) in the condition code register is set, the address of the interrupt routine is obtained from the appropriate interrupt vector address, and the interrupt routine is executed. The interrupt service routines normally end with a return from interrupt instruction (RTI) which allows the MCU to resume processing of the program prior to the interrupt. Table 3 provides a listing of the interrupts, their priority, and the vector address that contains the starting address of the appropriate interrupt routine.

Figure 14 shows the system operation flow, in which the portion surrounded with dot-dash lined contains interruption execution sequence.

(Note)

A clear interrupt bit instruction (CLI) allows to suspend the processing of the program by an interruption after execution of the next instruction while a set interrupt bit instruction (SEI) inhibits any interrupts before execution of the next instruction. When a mask bit of a control register is cleared by an instruction, interruption is allowed before execution of the next instruction.

Table 3 Interruption Priority

Interruption	Priority	Vector Address
RES	1	\$FFE,\$FFF
SWI	2	\$FFC, \$FFD
INT	3	\$FFA, \$FFB
TIMER	4	\$FF8, \$FF9
A/D	5	\$FF6, \$FF7
TIME BASE	6	\$FF4, \$FF5




Figure 14 System Operation Flowchart

Acknowledging an INT in Halt mode

In HALT mode, the CPU is not operating but the peripherals are operating. When an interruption is acknowledged, the CPU is activated and executes interruption service matching the interruption condition by means of vectoring.

• Acknowledging an INT in Standby mode


In Standby mode, the system is not operating with power supplied to it, therefore, any interruption request (including RES) is not acknowledged.

■ INPUT/OUTPUT

There are 20 input/output terminals, which are program controlled by data direction registers for use as either input or output. If an I/O port has been programmed as an output and is read, then the latched logical level data is read even though

the output level changes due to the output load.

If a port is to be used as an input terminal, the user must specify whether or not it will be equipped with a pull-up PMOS. Figure 15 shows the port I/O circuit.



Configuration of Port

Figure 16 shows the configuration of I/O ports. As the output is on/off controlled by a data direction register, an I/O port may directly be applied as an input terminal. No problem

is involved with the input if both "High" and "Low" levels are applied. For only one level, the user must specify the use of a pull-up PMOS for "Open/Low" input application.




Figure 16 Selection of Input Configuration for I/O Port

■ A/D CONVERTER

The MCU incorporates an 8 bits A/D converter based on the resistor ladder system. Figure 17 shows its block diagram.

The "High" side of reference voltage is applied to V_{RH} , while the "Low" side of reference voltage is applied to V_{RL} . The reference voltage is divided by resistors into voltages matching each bit, which is compared with analog input voltage for A/D conversion. As the analog input voltage is applied to the MOS gate of the comparator through the analog multiplexer, this voltage comparison system achieves high input impedance.

The A/D Data Register stores the results of an A/D conversion or can be set 8 bit data for programmed comparator. These functions are controlled by software-controlled A/D CTRL Register. The result of A/D conversion is not assured if the conversion is interrupted by STANDBY. Figure 18 shows the configuration of the A/D control register.

A/D Interrupt Request Flag (A/D INT)

The A/D INT bit is set to logical "1" after completion of A/D conversion and is cleared by program or by system reset.

Only logical "0" can be written into this bit by software.

A/D Interrupt Mask (A/D MASK)

If this bit is set, interrupt from the A/D converter is not acknowledged. This bit can be written by program.

A/D Conversion Flag (CNV)

To start auto A/D conversion, set this bit to logical "1". During conversion, data of this bit stays at "1". The bit is automatically reset to "0" when the auto A/D conversion ends. In auto A/D conversion, supply voltage is applied to the comparator only when CNV = "1". The digital data which is obtained by the A/D conversion is held in the A/D Data Register. This data is reset when the CNV is set to "1" again.

A/D Operation Mode Select Bit (Auto/Program)

Used to select either auto-run 8 bits A/D conversion or 8 bit programmed comparator operation (Auto 8 bits A/D conversion at "0").

Offset Comp. Capacitor




Figure 17 8 Bits A/D Converter Block Diagram




Figure 18 A/D Control Register Configuration

Comparator Output (COMP OUT)

The result of comparator operation under program control can be read from this bit (Logical "1" means that input voltage is higher than programmed reference voltage).

Analog Input Channel Select Bits (MPX)

Used to select 8-channel analog inputs. The multiplexer is an analog switch based on CMOS. Note that the analog inputs from CH_2 to CH_8 are mask option while CH_1 is exclusive.

When 1/3 bias -1/3 duty or static LCD is used, CH₇ and CH₈ are not available because these two terminals are used for LCD power supply as V_1 and V_2 .

■ LCD CIRCUIT

The system configuration of the LCD circuits is shown in Figure 19. Segment data for display are stored in data registers LCD1 to LCD8. Since the circuits are connected to the output terminals via pin location block, the user may specify a combination of data to be multiplexed to the segment output terminals.

The bit data of the LCD register is combined with the timing clock $(\phi_1, \phi_2 \text{ or } \phi_3)$ and three combined bit data are gathered to make a segment output data for 1/3 bias -1/3 duty driving in the pin location block. In case of static LCD drive of output port, timing is always fixed at ϕ_1 (always "High") and one bit

data of the LCD register is transferred for an output terminal.


Note that the output terminals from SEG₁₃ to SEG₁₇ are mask option while the others (SEG₁ to SEG₁₂) are always available when the Duty bits are "01" or "11".

When the form of output port is selected by Duty bit ("00"), ϕ WRITE can be got every time data is written into LCD1 register in the case that EXT bit is "1". As LCD1 register has 8 bits latches, it is easy to transfer the internal 8 bits data to external devices via output ports, with automatically generated write clock ϕ WRITE. The cycle clock pulse can be also available as an internal data source for the output terminal when output port is selected as 1/4 OSC1.

Assignment of segment terminals to the bits of the LCD data register, including the case where they are used as output terminals, is to be specified by the user when he orders masks. In case of static LCD or output ports, only LCD1, LCD2, and LCD3 are allowed to be used. These registers are initialized at "0" by system resetting.

■ LIQUID CRYSTAL DRIVER WAVEFORMS

The LCD circuit is based on 1/3 bias -1/3 duty driving. Figure 20 shows the common electrode output signal waveforms (COM₁, COM₂, COM₃), segment signal waveforms (SEG₁ to SEG₁₇) and LCD bias waveforms (between COM and SEGMENT).



SEG₁₃ ~ SEG₁₇ Mask Option

System Cont. Duty	Contents of SEG ₁ ~ SEG ₁₇
00	OUTPUT PORT
01	STATIC LCD
10	
11	1/3 Bias 1/3 Duty LCD

Note)

Both of mask-option and software control are needed to specify the contents of SEG₁ ~ SEG₁₇.

Figure 19 LCD Circuit System Configuration




Figure 20 LCD Driving Waveforms

■ BIT MANIPULATION

The MCU has the ability to set or clear any single random access memory or input/output bit (except the data direction registers) with a single instruction (BSET, BCLR). Any bit in the page zero read only memory can be tested, using the BRSET and BRCLR instructions, and the program branches as a result of its state. This capability to work with any bit in RAM, ROM or I/O allows the user to have individual flags in RAM or to handle single I/O bits as control lines.

(Note)

It is needed to pay attention to the system control register, the timer control register, and A/D control register when BSET, BCLR, or Read/Modify/Write instructions are applied to them. If own interrupt request occured onto the interrupt request bit (bit 7) of the control register between read cycle and write cycle of these instructions, the bit 7 might be cleared in the write cycle and not acknowledged by CPU.

■ ADDRESSING MODE

There are 10 addressing modes available to the MCU for programming. Familiarize yourself with these modes by reading the information and referring to the diagrams that follow.

Immediate

See Figure 21. In immediate addressing mode, constants that will not change during execution of a program are accessed.

The instruction used for that purpose has a length of 2 bytes. The effective address (EA) is PC. The operand is fetched from the byte that follows the OP code.

Direct

See Figure 22. In direct addressing mode, the address of the operand is contained in the second byte of the instruction. The user can gain direct access to the LSB 256 of memory. All RAM bytes, I/O registers, and 128 bytes of ROM are located on page 0 in order to utilize this useful addressing mode.

Extended

See Figure 23. The extended addressing mode is used for referencing to all addresses of memory. The EA consists of the contents of the two bytes that follow the OP code. The instruction used for extended addressing has a length of 3 bytes.

Relative

See Figure 24. Only Branch instructions are used in relative addressing mode. When a branching takes place, the contents of the byte next to the OP code are added to the program counter. EA = (PC) + 2 + Rel., where Rel. indicates signed 8 bits data at the address following the OP code. When no branching takes place, Rel. = 0. When a branching occurs, the program jumps to any byte of +129 to -127 of the current instruction. The length of the Branch instruction is 2 bytes.

Indexed (without Offset)

See Figure 25. In this addressing mode, the lower 256 bytes of memory are accessed. The length of the instruction used for this mode is one byte. The EA consists of the contents of the index register.

• Indexed (8 Bits Offset)

See Figure 26. The EA consists of the contents of the byte following the OP code, and the contents of the index register. In this mode, the lower addresses of memory up to 511 can be accessed. Two bytes are required for the instruction.

Indexed (16 Bits Offset)

See Figure 27. The EA consists of the contents of the two bytes following the OP code, and the contents of the index register. In this mode, the whole of the memory can be accessed. The instruction using this addressing mode has a length of 3 bytes.

Bit Set/Clear

See Figure 28. This addressing mode can be applied to any instruction that permits any bit on page 0 to be set or cleared. The byte following the OP code indicates an address within

page 0.

Bit Test, Branch

See Figure 29. This addressing mode can be applied to instructions that test bits at the first 256 addresses (\$00 to \$FF) and are branched by relative qualification. The byte to be tested is addressed by the contents of the address next to the OP code. The individual bits of the byte to be tested are designated by the lower 3 bits of the OP code. The third byte indicates a relative value that is to be added to the program counter when a branch condition is satisfied. The instruction has a length of 3 bytes. The value of the bit that has been tested is written at the carry bit of the condition code register.

Implied

See Figure 30. There is no EA for this mode. All information needed for execution of instructions is contained in the OP code. Operations that are carried out directly on the accumulator and index register are included in the implied addressing mode. In addition, the SWI and RTI instructions are also included in the group of this operation. The instruction using this addressing has a length of one byte.




Figure 21 Example of Immediate Addressing




Figure 22 Example of Direct Addressing




Figure 23 Example of Extended Addressing




Figure 24 Example of Relative Addressing




Figure 25 Example of Indexed (without Offset) Addressing




Figure 26 Example of Indexed (8 Bits Offset) Addressing




Figure 27 Example of Indexed (16 Bits Offset) Addressing






Figure 28 Example of Bit Set/Clear Addressing




Figure 29 Example of Bit Test and Branch Addressing




Figure 30 Example of Implied Addressing

■ INSTRUCTION SET

There are 59 instructions available to the MCU. They can be divided into five groups: Register/Memory, Read/Modify/Write, Branch, Bit Processing, and Control. All of these instructions are explained below according to the groups, and are summarized in individual tables.

Register/Memory

Most of these instructions use two operands. One operand is either the accumulator or index register, while the other is acquired from memory using one of the addressing modes. No operand of register is available in the unconditional Jump (JMP) and Subroutine Jump (JSR) instructions. See Table 4.

Read/Modify/Write

These instructions read a memory address or register, modify or test its contents, and writes a new value into the memory or register. Negative or Zero instructions (TST) do not provide writing, and are exceptions for the Read/Modify/Write. See Table 5.

Branch

A Branch instruction will branch from the program sequence in progress if the specific branch condition is satisfied. See Table 6.

Bit Processing

This instruction can be used for any bit of the first 256 bytes of memory. One group is used for setting or clearing, while the other is used for bit testing and branching. See Table 7.

Control

The Control instruction controls the operation of the MCU for which a program is being executed. See Table 8.

• A List of Instructions Arranged in Alphabetical Order

All instructions are listed in Table 9 in the alphabetical order.

OP Code Map

Table 10 shows an $\ensuremath{\text{OP}}$ code map of the instructions used with the MCU.

Table 4 Register/Memory Instructions

									-	Addressi	ng Mod	e							
		11	nmedia	te		Direct		E	xtende	d		Indexed to Offse			Indexed Bit Offs			Indexed	
Operation	Mnemonic	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Load A from Memory	LDA	A6	2	2	В6	2	3	C6	3	4	F6	1	2	E6	2	4	D6	3	5
Load X from Memory	LDX	AE	2	2	BE	2	3	CE	3	4	FE	1	2	EE	2	4	DE	3	5
Store A in Memory	STA	-	-	_	B7	2	4	C7	3	5	F7	1	3	E7	2	5	D7	3	6
Store X in Memory	STX	-	-	-	BF	2	4	CF	3	5	FF	1	3	EF	2	5	DF	3	6
Add Memory to A	ADD	AB	2	2	ВВ	2	3	СВ	3	4	FB	1	2	EB	2	4	DB	3	5
Add Memory and Carry to A	ADC	Α9	2	2	В9	2	3	С9	3	4	F9	1	2	E9	2	4	D9	3	5
Subtract Memory	SUB	A0	2	2	В0	2	3	CO	3	4	F0	1	2	E0	2	4	D0	3	5
Subtract Memory from A with Borrow	SBC	A2	2	2	B2	2	3	C2	3	4	F2	1	2	E2	2	4	D2	3	5
AND Memory to A	AND	Α4	2	2	B4	2	3	C4	3	4	F4	1	2	E4	2	4	D4	3	5
OR Memory with A	ORA	AA	2	2	ВА	2	3	CA	3	4	FA	1	2	EA	2	4	DA	3	5
Exclusive OR Memory with A	EOR	A8	2	2	В8	2	3	С8	3	4	F8	1	2	E8	2	4	D8	3	5
Arithmetic Compare A with Memory	СМР	Α1	2	2	В1	2	3	C1	3	4	F1	1	2	E1	2	4	D1	3	5
Arithmetic Compare X with Memory	СРХ	А3	2	2	В3	2	3	СЗ	3	4	F3	1	2	E3	2	4	D3	3	5
Bit Test Memory with A (Logical Compare)	BIT	A5	2	2	В5	2	3	C5	3	4	F5	1	2	E5	2	4	D5	3	5
Jump Unconditional	JMP	-	-	-	вс	2	2	CC	3	3	FC	1	1	EC	2	3	DC	3	4
Jump to Subroutine	JSR	-	-	_	BD	2	4	CD	3	5	FD	1	3	ED	2	4	DD	3	5

Symbols: Op = Operation

= Instruction

Table 5 Read/Modify/Write Instructions

								Add	Iressing N	lode						
		1	mplied (A	A)	ı	mplied ()	()		Direct		(Indexed No Offse		(8	Indexed Bit Offs	
Operation	Mnemonic	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Increment	INC	4C	1	1	5C	1	1	3C	2	4	7C	1	3	6C	2	5
Decrement	DEC	4A	1	1	5A	1	1	3A	2	4	7A	1	3	6A	2	5
Clear	CLR	4F	1	1	5F	1	1	3F	2	4	7F	1	3	6F	2	5
Complement	СОМ	43	1	1	53	1	1	33	2	4	73	1	3	63	2	5
Negate (2's Complement)	NEG	40	1	1	50	1	1	30	2	4	70	1	3	60	2	5
Rotate Left Thru Carry	ROL	49	1	1	59	1	1	39	2	4	79	1	3	69	2	5
Rotate Right Thru Carry	ROR	46	1	1	56	1	1	36	2	4	76	1	3	66	2	5
Logical Shift Left	LSL	48	1	1	58	1	1	38	2	4	78	1	3	68	2	5
Logical Shift Right	LSR	44	1	1	54	1	1	34	2	4	74	1	3	64	2	5
Arithmetic Shift Right	ASR	47	1	1	57	1	1	37	2	4	77	1	3	67	2	5
Arithmetic Shift Left	ASL	48	1	1	58	1	1	38	2	4	78	1	3	68	2	5
Test for Negative or Zero	TST	4D	1	1	5D	1	1	3D	2	4	7D	1	3	6D	2	5

Symbols Op ≈ Operation

= Instruction

Table 6 Branch Instructions

	•	Re	lative Addressing M	ode
Operation	Mnemonic	Op Code	# Bytes	# Cycles
Branch Always	BRA	20	2	3
Branch Never	BRN	21	2	2 or 3 *
Branch IF Higher	вні	22	2	2 or 3 *
Branch IF Lower or Same	BLS	23	2	2 or 3 *
Branch IF Carry Clear	BCC	24	2	2 or 3 *
(Branch IF Higher or Same)	(BHS)	24	2	2 or 3 *
Branch IF Carry Set	BCS	25	2	2 or 3 *
(Branch IF Lower)	(BLO)	25	2	2 or 3 *
Branch IF Not Equal	BNE	26	2	2 or 3 *
Branch IF Equal	BEQ	27	2	2 or 3 *
Branch IF Half Carry Clear	внсс	28	2	2 or 3 *
Branch IF Half Carry Set	BHCS	29	2	2 or 3 *
Branch IF Plus	BPL	2A	2	2 or 3 *
Branch IF Minus	ВМІ	2B	2	2 or 3 *
Branch IF Interrupt Mask Bit is Clear	вмс	2C	2	2 or 3 *
Branch IF Interrupt Mask Bit is Set	BMS	2D	2	2 or 3 *
Branch IF Interrupt Line is Low	BIL	2E	2	2 or 3 *
Branch IF Interrupt Line is High	ВІН	2F	2	2 or 3 *
Branch to Subroutine	BSR	AD	2	4

Symbol: Op = Operation

Table 7 Bit Processing Instructions

				Addressi	ng Mode		
		В	it Set/Clear		Bit Te	st and Brai	nch
Operations	Mnemonic	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Branch IF Bit n is Set	BRSET n (n = 07)	_	_	-	2 · n	3	4 or 5 *
Branch IF Bit n is Clear	BRCLR n (n = 07)	_		_	01 + 2 · n	3	4 or 5 *
Set Bit n	BSET n (n = 07)	10 + 2 · n	2	4	_	-	_
Clear Bit n	BCLR n (n = 07)	11 + 2 · n	2	4	_	_	_

Symbol: Op = Operation

= Instruction

^{# =} Instruction

^{*} If branched, each instruction will be a 3-cycle instruction.

^{*} If Branched, each instruction will be a 5-cycle instruction.

Table 8 Control Instructions

			Implied	
Operation	Mnemonic	Op Code	# Bytes	# Cycles
Transfer A to X	TAX	97	1	1
Transfer X to A	TXA	9F	1	1
Set Carry Bit	SEC	99	1	1
Clear Carry Bit	CLC	98	1	1
Set Interrupt Mask Bit	SEI	9B	1	1
Clear Interrupt Mask Bit	CLI	9A	1	1
Software Interrupt	SWI	83	1	9
Return from Subroutine	RTS	81	1	4
Return from Interrupt	RTI	80	1	7
Rèset Stack Pointer	RSP	9C	1	1
No-Operation	NOP	9D	1	1

Symbol: Op = Operation

= Instruction

Table 9 Instruction Set

						Address	ing Modes	;				ond	ition	Cod	e
Mnemonic	Implied	Imme- diate	Direct	Ex- tended	Re- lative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/ Clear	Bit Test & Branch	н	1	N	z	С
ADC		×	×	×		x	х	x			Λ	•	٨	٨	Λ
ADD		×	×	×		×	×	×			Λ	•	Λ	Λ	Λ
AND		×	×	×		×	x	×			•	•	Λ	Λ	•
ASL	×		×			×	×				•	•	Λ	Λ	Λ
ASR	×		×			×	×				•	•	Λ	Λ	Λ
BCC					×						•	•	•	•	•
BCLR									х		•	•	•	•	•
BCS					×						•	•	•	•	•
BEQ					×						•	•	•	•	•
внсс					×						•	•	•	•.	•
BHCS					×						•	•	•	•	•
вні					×						•	•	•	•	•
BHS					×						•	•	•	•	•
він					×						•	•	•	•	•
BIL					×						•	•	•	•	•
BIT		×	×	×		x	x	×			•	•	٨	Λ	•
BLO					×						•	•	•	•	•
BLS					×						•	•	•	•	•
ВМС					×						•	•	•	•	•
ВМІ					х						•	•	•	•	•
BMS					×						•	•	•	•	•
BNE					×						•	•	•	•	•
BPL					х						•	•	•	•	•
BRA					×						•	•	•	•	•

Symbols for condition code:

H Half Carry (From Bit 3)
I Interrupt Mask
N Negative (Sign Bit)
Z Zero

Carry/Borrow Test and Set if True, Cleared Otherwise Not Affected

@HITACHI

(Continued)

Table 9 Instruction Set (Continued)

			A	ddressing	Modes						(Cond	ition	Cod	е
Mnemonic	Implied	Imme- diate	Direct	Ex- tended	Re- lative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/ Clear	Bit Test & Branch	Ι	1	N	z	С
BRN					×						•	•	•	•	•
BRCLR										×	•	•	•	•	٨
BRSET										×	•	•	•	•	Λ
BSET									×		•	•	•	•	•
BSR					×						•	•	•	•	•
CLC	×										•	•	•	•	0
CLI	×										•	0	•	•	•
CLR	×		x			×	×				•	•	0	1	•
СМР		×	x	x		×	×	×			•	•	Λ	Λ	Λ
СОМ	x		×			×	×				•	•	Λ	Λ	1
CPX		x	×	×		x	×	×			•	•	Λ	Λ	Λ
DEC	×		×			×	×				•	•	Λ	٨	•
EOR		×	×	×		×	×	×			•	•	Λ	Λ	•
INC	×		×			×	×				•	•	٨	Λ	•
JMP			×	×		×	×	×			•	•	•	•	•
JSR			×	×		×	×	×			•	•	•	•	•
LDA		×	×	×		×	×	×			•	•	^	^	•
LDX		×	×	×		×	×	×			•	•	Λ	٨	•
LSL	×		×			×	×				•	•	Λ	^	$\overline{\Lambda}$
LSR	×		×			×	×				•	•	0	Λ	\wedge
NEG	×		×			×	×				•	•	Λ	\wedge	\wedge
NOP	×										•	•	•	•	•
ORA		×	×	×		×	×	×			•	•	Λ	Λ	•
ROL	×		×			×	×				•	•	Λ	\wedge	$\overline{\Lambda}$
ROR	×		×			×	×				•	•	Λ	\wedge	\wedge
RSP	×										•	•	•	•	•
RTI	×										?	?	?	?	?
RTS	×										•	•	•	•	•
SBC		x	×	×		×	×	×			•	•	^	_	$\overline{}$
SEC	×										•	•	•	•	1
SEI	×										•	1	•	•	•
STA			×	×		×	×	×			•	•	^	_	•
STX			×	×		×	×	×			•	•	Λ	Λ	•
SUB		×	×	×		×	×	×			•	•	_	Λ	\downarrow
SWI	×					 	<u> </u>		<u> </u>		•	1	•	•	•
TAX	×						 				•	•	•	•	•
TST	×		×			×	×	 			•	•	^	^	•
TXA	×					 	 		 	 	•	•	•	•	•

Symbols for condition code:

H Half Carry (From Bit 3)
I Interrupt Mask
N Negative (Sign Bit)
Z Zero

Carry/Borrow Test and Set if True, Cleared Otherwise Not Affected Load CC Register From Stack

Table 10 OP Code Map

	Bit Manip	ulation	Branch		Read/	Modify/V	Vrite		Con	trol			Reg	ister/Mer	nory			
	Test & Branch	Set/ Clear	Rel	DIR	Α	×	,X1	,χο	IMP	IMP	IMM	DIR	EXT	,X2	,X1	,X0		
	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	+-1	HIGH
0	BRSET0	BSET0	BRA			NEG			RTI*				S	UB			0	
1	BRCLRO	BCLR0	BRN			-			RTS*	l –			C	MP			1	
2	BRSET1	BSET1	вні			-			-	-			S	вс			2	
3	BRCLR1	BCLR1	BLS			СОМ			SWI*	-			C	PX			3	L
4	BRSET2	BSET2	всс			LSR			_	_			Δ	ND			4	0
5	BRCLR2	BCLR2	BCS			_			_	-			В	IT			5	w
6	BRSET3	BSET3	BNE			ROR			_	_			L	DA			6	
7	BRCLR3	BCLR3	BEQ			ASR			_	TAX	_		S	TA (+1)			7	
8	BRSET4	BSET4	внсс			LSL/A	SL		_	CLC			E	OR			8	
9	BRCLR4	BCLR4	внсѕ			ROL			-	SEC			Δ	DC			9	
Α	BRSET5	BSET5	BPL			DEC			_	CLI			C	RA			Α	
В	BRCLR5	BCLR5	ВМІ						_	SEI			Δ	DD			В	
С	BRSET6	BSET6	вмс			INC			_	RSP	-		J	MP(-1)			С	_
D	BRCLR6	BCLR6	вмѕ			TST				NOP	BSR*	JSR	(+1)	J:	SR	JSR(+1)	D	
Е	BRSET7	BSET7	BIL			_			_	_			L	DX			Ε	
F	BRCLR7	BCLR7	він			CLR			_	TXA	- STX(+1)						F	
	3/4 or 5	2/4	2/2 or 3	2/4	1/1	1/1	2/5	1/3	1/*	1/1	2/2	2/3	3/4	3/5	2/4	1/2		

- (NOTES) 1. "-" is an undefined operation code.

 2. The figure in the lowest row of each column gives the number of bytes and the cycles needed for the instruction.

 The number of cycles for the asterisked (*) mnemonics is a follows:

 RTI

 RTS
 4
 SWI
 9
 BSR
 4
 3. The parenthesized figure must be added to the cycle count of the associated instruction.

- The parenthesized figure must be added to the cycle count of the associated instruction.
 If the instruction is branched, the cycle count is the larger figure.

HD63L05F MASK OPTION LIST

* Select one type for each item and check .

DATE OF ORDER	
CUSTOMER	
DEPT.	
ACCEPTED BY	
ROM CODE ID.	
LSI TYPE NO.	HD63L05F

(1) OSC OPTION

Type of	Use of	Cond	ition	Delay Time of Restart (sec.)						
OSC1	OSC2			0	1/16	1/2	1			
	llead	STANDBY	Used	***	***					
XTAL	Used	mode	Not Used							
Option		STANDBY	Used	***	***					
	Not used	mode	Not Used							
	Used	Oscillation of OSC1	Stop		***	***	***			
CR Option	Osed	at HALT	Continue							
	Not Used	Oscillation of OSC1	Stop	***	***	***	***			
	Not Osed	at HALT	Continue							

- * Specify a type of OSC option.
- * Crystal option of OSC1 is not allowed to stop at HALT.
- * If OSC2 is not used, the Delay Time is not acculate.

(2) 1/O OPTION

Dovt		Mask (Option				
Port	Α	В	С	D			
Ao							
A ₁							
A ₂							
Аз							
A4							
A ₅							
A ₆							
A7							
Во							
В1							
B 2							
Вз							
B4							
Вs							
B6							
B ₇							
Co							
C ₁				1			
C ₂							
Сз			L				

Pin	Mask Option							
Pin	E	F						
ĪNT								

Pin	Mask option								
PIN	G	Н	K						
SEG13/CH6			***						
SEG14/CH5			***						
SEG15/CH4			***						
SEG16/CH3			***						
SEG17/CH2			***						
O18/CH8/V2									
O19/CH7/V1									

A : CMOS output without input pull-up PMOS

B : CMOS output with input pull-up PMOS

C : CMOS output for key scanning

D: NMOS open—drain output
E: Input without pull-up PMOS

F: Input with pull-up PMOS

A/D Input

H: Segment output

K : Terminals for LCD display

* Specify an I/O option for each terminal.

(3) LCD DRIVER

	Mask Option									
	L	S	Р							
Segment										

Mask options indicated as *** are not available.

L : 1/3 bias-1/3 duty LCD

S : Static LCD

P : Output port

* Specify a type of LCD driver.



(4) LCD PIN LOCATION

_CD	₿	Tin	ning							S	egme	nt Ou	tput	Termi	nal							Ou	tput
_CD Register	į	COM,	COM ₂	COM,	SEG,	SEG,	SEG,	SEG.	SEG,	SEG.	SEG,	SEG.	SEG,	SEG,	SEG,	SEG	SEG,	SEG,	SEG,	SEG,	SEG,	0,,	0,,
LCD1	0																						†
	1																						t
	2				_								_		_	_							+
	3				-						<u> </u>					 	 	·			_		+-
	4																				-		
	_																├		-				+
	5															-			<u> </u>				┼
	6				L											ļ					1		
	7																						-
LCD2	0										L	l	l										
	1														ì				1	1			1
	2																						1
	3											1	† · · · -				t						
	4																-				-		_
	5																	 	 		-		
									-			,					<u> </u>	ļ			-		
	6																-	ļ					<u> </u>
	7										L		·								<u> </u>		-
LCD3										L	L		ļ										
	1					L				_			1 . "	L	L	L	L	L					
	2																						
	3												T '										
	4																			 	†		t
	5															-		-			 		├
	6												<u> </u>								-		ļ
LCD4																			L				
	1																						
	2																						
	3																						
	4																						
	5						-												t		 		
	6																·	·		-	_		
LCD5														-			 	 					-
	1														-		 -	· · · ·					
	2																				-		L-
	3																						_
	4																						
	5																						
	6																						
LCD6																							
	1								 						 -		<u> </u>				†		1
	2												-								+		+
	3				 				-												+	ļ	
					-				<u> </u>		<u> </u>		L	L	ļ		-						
	4														L				L				
	5																						
	6																						
LCD7	0																			I			
	1																						Γ-
	2															1	1		t		T		
	3			-			_				 		 		 	<u> </u>	 	 	-	t —	t		+-
	4			-	-		-			 				-		 				+	+		
	5					<u> </u>					-						-			ļ	 		₩
							-													L			ļ
	6																		L		 		
LCD8													L	1									L
	1					i				-								1			1		
	2																			T			
	3						T-						1		T		t	†	t	 	†		
WRI		0			T	1																	
	C1	0				+							 	 	 	 	 	 	 	+	+		+

^{*} Specify the multiplex timing and segment terminal for each bit of LCD1 to LCD8.

^{*}When static or output port is selected, the Multiplex timing is fixed at COM₁.

* If there are unspecified bits, Hitachi specifies them as dummy.

* \$\psi\$ WRITE is generated when data is written into the LCD1.

* 1/4 OSC1 is a quarter of the OSC1 clock speed. When the MCU is in standby mode, it becomes "Low".

HD63L05E0 Evaluation Chip for HD63L05F1

HD63L05E is a CMOS evaluation chip for the HD63L05F. Connecting an external EPROM (HN462732) to the chip, it can be operated as a single chip microcomputer HD63L05F. Interface signals are 12 bit Address Bus ($E_0 \sim E_7$, $F_0 \sim F_3$), 8 bit Data Bus ($D_0 \sim D_7$) and Chip Enable (\overline{CE}).

It is easy to debug the HD63L05F user program with this evaluation chip.

■ FFATURES

- 3V Power Supply
- 96 Bytes RAM
- EPROM (HN462732) Interface
- 8-bit Programmable Timer with 7-bit Prescaler
- 8-bit A/D Converter
- 20 parallel I/O Port
- Same Instruction Set as HD63L05F
- NMOS Open-drain Output
- 100 Pin Flat Package (FP-100)

■ TERMINALS

 $A_0 \sim A_7$: I/O Port $B_0 \sim B_7$: I/O Port $C_0 \sim C_3$: I/O Port $D_0 \sim D_7$: Data Bus (Input)

 $E_0 \sim E_7$: Lower 8 bit Address Bus (Output) $F_0 \sim F_3$: Upper 4 bit Address Bus (Output)


U/M : Test Terminal

CE/WR Chip Enable, Read/Write LIR Instruction Fetch Signal ADCLK E Clock

: External clock control signal HALT


MSET : Connected to V_{CC}

■ PIN ARRANGEMENT



(Top View)

■ BLOCK DIAGRAM



HD68P01V07, HD68P01V07-1-HD68P01M0, HD68P01M0-1 MCU (Microcomputer Unit)

The HD68P01 is an 8-bit single chip microcomputer unit (MCU) which significantly enhances the capabilities of the HMCS6800 family of parts. It can be used in production systems to allow for easy firmware changes with minimum delay or it can be used to emulate the HD6801 for software development. It includes 128 bytes of RAM, Serial Communications Interface (SCI), parallel I/O and a three function Programmable Timer on chip, and 2048 bytes, 4096 bytes or 8192 bytes of EPROM on package. It includes an upgrade HD6800 microprocessing unit (MPU) while retaining upward source and object code compatibility. Execution times of key instructions have been improved and several new instructions have been added including an unsigned 8 by 8 multiply with 16-bit result. The HD68P01 can function as a monolithic microcomputer or can be expanded to a 65k byte address space. It is TTL compatible and requires one +5 volt power supply. A summary of HD68P01 features includes:

FEATURES

- Expanded HMCS6800 Instruction Set
- 8 x 8 Multiply Instruction
- Serial Communications Interface (SCI)
- Upward Source and Object Code Compatible with HD6800
- 16-bit Three-function Programmable Timer
- Applicable to All Type of EPROM 4096 bytes; HN482732A

8192 bytes; HN482764


- 128 Bytes of RAM (64 bytes Retainable on Powerdown)
- 29 Parallel I/O and Two Handshake Control Line
- Internal Clock Generator with Divide-by-Four Output
- Full TTL Compatibility
- Full Interrupt Capability
- Single-Chip or Expandable to 65k Bytes Address Space
- Bus compatible with HMCS6800 Family

■ TYPE OF PRODUCTS

Type No.	Bus Timing	EPROM Type No.
HD68P01V07	1 MHz	HN482732A-30
HD68P01V07-1	1.25MHz	HN482732A-30
HD68P01M0	1 MHz	HN482764-3
HD68P01M0-1	1.25MHz	HN482764-3

Note) EPROM is not attached to the MCU.

 The specifications for HD68P01V07-1 and HD68P01M0-1 are preliminary.



■ PIN ARRANGEMENT (Top View)


HD68P01V07, HD68P01V07-1

Vss	○ V _{CC} ○ NC ○ A ₇ ○ A ₆ ○ A ₅ ○ A ₄ ○ A ₃ ○ A ₂ ○ A ₁ ○ A ₀ ○ O ₀ ○ O ₁ ○ O ₂ ○ V _{SS}	Vcc O Vcc O Ae O As O As O O CE O O O O O O O O O O O O O O O O O O O	40 E 39 SC1 38 SC2 37 P30 39 P31 35 P32 331 P33 331 P34 322 P35 30 P37 27 P40 28 P41 27 P42 24 P45 24 P45 22 P46
P ₁₅ 18 P ₁₆ 19 P ₁₇ 20	∪ vss	03 ()	

HD68P01M0, HD68P01M0-1

Vss	O Vcc O A12 O A6 O A5 O A4 O A3 O A2 O A1 O A0 O O O O O O O O O O O O O O O O O	Vcc O Vcc O Vcc O As O As O Ani O Vss O Ano O O O O O O O O O O O O O O O O O O O	40 E 39 SC1 38 SC2 37 P30 36 P31 35 P32 34 P33 33 P34 32 P35 31 P36 30 P37 29 P40 28 P41 27 P42 29 P42 29 P43 25 P44	
P ₂₄ 12 P ₁₀ 13 P ₁₁ 14 P ₁₂ 15	O A ₁ O A ₀ O O ₀	Œ ○ 0₁ ○ 0₅ ○	29 P40 28 P41 27 P42 26 P43 25 P44 24 P45 23 P46 22 P47	Standt

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ~ +7.0	V
Input Voltage	V _{in} *	-0.3 ∼ +7.0	٧
Operating Temperature	T _{opr}	0 ~+70	°C
Storage Temperature	T _{stg}	-55 ∼+150	°C

^{*} With respect to VSS (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS (V_{CC} =5.0V±5%, V_{SS} = 0V, Ta = 0 ~ +70°C, unless otherwise noted.)

İter	n	Symbol	Test Condition	min	typ	max	Unit
Input "High" Voltage	RES			4.0	_	V _{cc}	v
input riigh voltage	Other Inputs*	V _{IH}		2.0	_	V _{cc}	V
Input "Low" Voltage	All Inputs*	VIL		-0.3	_	0.8	٧
	P ₄₀ ~ P ₄₇		V _{in} = 0 ~ 2.4V	-		0.5	
Input Load Current	SC ₁	I _{in}	Vin = 0 ~ 2.4V		_	0.8	mA
	EXTAL		V _{in} = 0 ~ V _{CC}	-	-	1.2	
Input Leakage Current	NMI, IRQ, , RES	I _{in}	V _{in} = 0 ~ 5.25V	-		2.5	μΑ
Three State (Offset)	$P_{10} \sim P_{17}, P_{30} \sim P_{37}$	14 1	V = 0 5 a. 2 4 V	-	-	10	
Leakage Current	P ₂₀ ~ P ₂₄	I _{TSI}	$V_{in} = 0.5 \sim 2.4V$	_		100	μΑ
	$P_{30} \sim P_{37}$		I _{LOAD} = -205 μA	2.4	_	_	
Output "High" Voltage	$P_{40} \sim P_{47}$, E, SC_1 , SC_2	V _{OH}	I _{LOAD} = -145 μA	2.4	_	_	V
	Other Outputs		I _{LOAD} = -100 μA	2.4	_	-	
Output "Low" Voltage	All Outputs	VoL	I _{LOAD} = 1.6 mA	-	_	0.5	٧
Darlington Drive Current	$P_{10} \sim P_{17}$	-Іон	V _{out} = 1.5V	1.0	_	10.0	mA
Power Dissipation		PD				1200	mW
Innut Consitons	$P_{30} \sim P_{37}, P_{40} \sim P_{47}, SC_1$	_	$V_{1n} = 0V$, $Ta = 25^{\circ}C$,	-	_	12.5	
Input Capacitance	Other Inputs	Cin	f = 1.0 MHz	-	_	12.5	pF
V _{CC} Standby	Powerdown	V _{SBB}		4.0	_	5.25	V
ACC Standay	Operating	V _{SB}		4.75	-	5.25	V
Standby Current	Powerdown	I _{SBB}	V _{SBB} = 4.0V	-		8.0	mA

^{*}Except Mode Programming Levels: See Figure 8.

[[]NOTE] Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

• AC CHARACTERISTICS BUS TIMING ($V_{CC}=5.0V\pm5\%$, $V_{SS}=0V$, $T_a=0\sim+70^{\circ}C$, unless otherwise noted.)

	1	C	Total Constitution	HD68	3P01V0	7/M0	HD68P	01V07	-1/M0-1	I I mid
	Item	Symbol	Test Condition	min	typ	max	min	typ	max	Unit
Cycle Time		t _{cyc}		1	_	10	0.8	-	10	μs
Address Strobe Pu	se width "High"	PWASH		200	-	-	150	_	_	ns
Address Strobe Ris	se Time	^t ASr		5	_	50	5	_	50	ns
Address Strobe Fa	I Time	t _{ASf}		5	_	50	5	_	50	ns
Address Strobe De	lay Time	t _{ASD}		60	_	-	30	_	-	ns
Enable Rise Time		t _{Er}		5	_	50	5	_	50	ns
Enable Fall Time		t _{Ef}		5	_	50	5	_	50	ns
Enable Pulse Width	ı "High" Time	PWEH		450	_	_	340		_	ns
Enable Pulse Width	n "Low" Time	PWEL		450	_	_	350	_	_	ns
Address Strobe to	Enable Delay Time	[†] ASED		60		_	30		_	ns
Address Delay Tim	e	t AD	Fig. 1	_		260	_	_	260	ns
Address Delay Tim	e for Latch (f = 1.0MHz)	t ADL	Fig. 2	_	_	270	-	_	260	ns
Data Set-up Write	Time	t DSW		225	_	_	115	_	_	ns
Data Set-up Read	Гime	t _{DSR}		80	_	-	70	_	_	ns
Data Hold Time	Read	t HR		10	_	-	10	-	-	ns
Data riold Time	Write	t HW	_	20	_		20	_	_	115
Address Set-up Tir	ne for Latch	^t ASL		60	-	-	50	-	_	ns
Address Hold Time	for Latch	t AHL		20	-	_	20	_	_	ns
Address Hold Time)	t _{AH}	1	20	_	-	20	_	_	ns
Peripheral Read	Non-Multiplexed Bus	(t _{ACCN})		_	_	(610)	-	_	(420)	
Access Time	Multiplexed Bus	(t _{ACCM})			_	(600)	_	_	(420)	ns
Oscillator stabiliza	tion Time	t _{RC}	Fig. 11	100	_	_	100	_	_	ms
Processor Control	Set-up Time	t _{PCS}	Fig. 12	200	_	_	200	_	-	ns

PERIPHERAL PORT TIMING (V_{CC} = 5.0V $\pm 5\%$, V_{SS} = 0V, Ta = 0 \sim +70 $^{\circ}$ C, unless otherwise noted.)

Item		Symbol	Test Condition	min	typ	max	Unit
Peripheral Data Setup Time	Port 1, 2, 3, 4	t _{PDSU}	Fig. 3	200	_	-	ns
Peripheral Data Hold Time	Port 1, 2, 3, 4	t _{PDH}	Fig. 3	200	_	_	ns
Delay Time, Enable Positive T to OS3 Negative Transition	ransition	t _{OSD1}	Fig. 5	_	-	350	ns
Delay Time, Enable Positive T to OS3 Positive Transition	ransition	t _{OSD2}	Fig. 5	_	-	350	ns
Delay Time, Enable Negative Transition to Peripheral Data Valid	Port 1, 2*, 3, 4	t _{PWD}	Fig. 4	_	_	400	ns
Delay Time, Enable Negative Transition to Peripheral CMOS Data Valid	Port 2**, 4	^t cmos	Fig. 4	_	_	2.0	μs
Input Strobe Pulse Width		t _{PWIS}	Fig. 6	200	_	-	ns
Input Data Hold Time	port 3	t _{IH}	Fig. 6	50	-	_	ns
Input Data Set-up Time	Port 3	t _{is}	Fig. 6	20	_	-	ns

^{*}Except P_{21} **10k Ω pull up register required for Port 2

TIMER, SCI TIMING (V_{CC} = 5.0V \pm 5%, V_{SS} = 0V, Ta = 0 \sim +70°C, unless otherwise noted.)

Item	Symbol	Test Condition	min	typ	max	Unit
Timer Input Pulse Width	t _{PWT}		2 t _{cyc} +200	_	_	ns
Delay Time, Enable Positive Transition to Timer Out	t _{TOD}	Fig. 7	_	_	600	ns
SCI Input Clock Cycle	t _{Scyc}		1	_	_	t _{cyc}
SCI Input Clock Pulse Width	t _{PWSCK}		0.4	_	0.6	t _{Scyc}

MODE PROGRAMMING (V_{CC} = 5.0V \pm 5%, V_{SS} = 0V, Ta = 0 \sim +70°C, unless otherwise noted.)

Item		Symbol	Test Condition	min	typ	max	Unit
Mode Programming Inpu	ut "Low" Voltage	V _{MPL}		_	_	1.7	V
Mode Programming Inpu	ut "High" Voltage	V _{MPH}		4.0	-	_	V
RES "Low" Pulse Width		PWRSTL	Fig. 8	3.0	_	-	t _{cyc}
Mode Programming Set-	up Time	t _{MPS}		2.0	_	_	t _{cyc}
Mode Programming	RES Rise Time ≥ 1μs			0	-	-	ns
Hold Time	RES Rise Time < 1μs	тмрн		100	_		113




Figure 1 Expanded Multiplexed Bus Timing








Figure 2 Expanded Non-Multiplexed Bus Timing




*Port 3 Non-Latched Operation (LATCH ENABLE = 0)

Figure 3 Data Set-up and Hold Times (MCU Read)



*Access matches Output Strobe Select (OSS = 0, a read; OSS = 1, a write)

Figure 5 Port 3 Output Strobe Timing (Single Chip Mode)



(NOTE) 1. 10 k Ω Pullup resistor required for Port 2 to reach 0.7 V_{CC}

- Not applicable to P₂₁
 Port 4 cannot be pulled above V_{CC}

Figure 4 Port Data Delay Timing (MCU Write)




Figure 6 Port 3 Latch Timing (Single Chip Mode)






Figure 7 Timer Output Timing




Figure 8 Mode Programming Timing




Figure 9 Bus Timing Test Loads

INTRODUCTION

The HD68P01 is an 8-bit monolithic microcomputer which can be configured to function in a wide variety of applications. The facility which provides this extraordinary flexibility is its ability to be hardware programmed into eight different operating modes. The operating mode controls the configuration of 18 of the MCU's 40 pins, available on-chip resources, memory map, location (internal or external) of interrupt vectors, and type of external bus. The configuration of the remaining 22 pins is not dependent on the operating mode.

Twenty-nine pins are organized as three 8-bit ports and one 5-bit port. Each port consists of at least a Data Register and a write-only Data Direction Register. The Data Direction Register is used to define whether corresponding bits in the Data Register are configured as an input (clear) or output (set).

The term "port", by itself, refers to all of its associated hardware. When the port is used as a "data port" or "I/O port", it is controlled by its Data Direction Register and the programmer has direct access to its pins using the port's Data Register. Port pins are labled as Pij where i identifies one of four ports and j indicates the particular bit.

The Microprocessor Unit (MPU) is an enhanced HD6800 MPU with additional capabilities and greater throughput. It is upward source and object code compatible with the HD6800. The programming model is depicted in Figure 10 where Accumulator D is a concatenation of Accumulators A and B. A list of new operations added to the HMCS6800 instruction set are shown in Table 8.

The basic difference between the HD6801 and the HD68P01 is that the HD6801 has an on-chip ROM while the HD68P01 has

an on the package EPROM. The HD68P01 is pin and code compatible with the HD6801 and can be used to emulate the HD6801, allowing easy software development using the on-package EPROM. Software developed using the HD68P01 can then be masked into the HD6801 ROM.




Figure 10 HD68P01 Programming Model



INTERRUPTS

The MCU supports two types of interrupt requests: maskable and non-maskable. A Non-Maskable Interrupt (\overline{NMI}) is always recognized and acted upon at the completion of the current instruction. Maskable interrupts are controlled by the Condition Code Register's 1-bit and by individual enable bits. The I-bit controls all maskable interrupts. Of the maskable interrupts, there are two types: $\overline{IRQ_1}$ and $\overline{IRQ_2}$. The Programmable Timer and Serial Communications Interface use an internal $\overline{IRQ_2}$ interrupt line, as shown in BLOCK DIAGRAM. External devices (and $\overline{IS3}$) use $\overline{IRQ_1}$. An $\overline{IRQ_1}$ interrupt is serviced before $\overline{IRQ_2}$ if both are pending.

All $\overline{IRQ_2}$ interrupts use hardware prioritized vectors. The single SCI interrupt and three timer interrupts are serviced in a prioritized order where each is vectored to a separate location. All MCU interrupt vector locations are shown in Table 1.

The Interrupt flowchart is depicted in Figure 13 and is common to every MCU interrupt excluding Reset. The Program Counter, Index Register, A Accumulator, B Accumulator, and Condition Code Register are pushed to the stack. The I-bit is

set to inhibit maskable interrupts and a vector is fetched corresponding to the current highest priority interrupt. The vector is transferred to the Program Counter and instruction execution is resumed. Interrupt and RES timing is illustrated in Figure 11 and 12.

Table 1 Interrupt Vector Locations

MSB	LSB	Interrupt
FFFE	FFFF	RES
FFFC	FFFD	NMI
FFFA	FFFB	Software Interrupt (SWI)
FFF8	FFF9	ĪRQ ₁ (or IS3)
FFF6	FFF7	ICF (Input Capture)
FFF4	FFF5	OCF (Output Compare)
FFF2	FFF3	TOF (Timer Overflow)
FFF0	FFF1	SCI (RDRF + ORFE + TDRE)




Figure 11 Interrupt Sequence




Figure 12 Reset Timing




Figure 13 Interrupt Flowchart

■ FUNCTIONAL PIN DESCRIPTIONS

V_{CC} and V_{SS}

 V_{CC} and V_{SS} provide power to a large portion of the MCU. The power supply should provide +5 volts ($\pm 5\%$) to V_{CC} , and V_{SS} should be tied to ground. Total power dissipation (including V_{CC} Standby), will not exceed P_D milliwatts.

V_{CC} Standby

 V_{CC}^{-} Standby provides power to the standby portion (\$80 through \$BF) of the RAM and the STBY PWR and RAME bits of the RAM Control Register. Voltage requirements depend on whether the MCU is in a powerup or powerdown state. In the powerup state, the power supply should provide +5 volts ($\pm 5\%$) and must reach V_{SB} volts before \overline{RES} reaches 4.0 volts. During powerdown, V_{CC} Standby must remain above V_{SBB} (min) to sustain the standby RAM and STBY PWR bit. While in powerdown operation, the standby current will not exceed I_{SRB} .

It is typical to power both V_{CC} and V_{CC} Standby from the same source during normal operation. A diode must be used between them to prevent supplying power to V_{CC} during powerdown operation. V_{CC} Standby should be tied to either ground or V_{CC} in Mode 3.




Figure 14 Battery Backup for V_{CC} Standby

RAM Control Register (\$14)

The RAM Control Register includes two bits which can be used to control RAM accesses and determine the adequacy of the standby power source during powerdown operation. It is intended that RAME be cleared and STBY PWR be set as part of a powerdown procedure.

		RA	M Contr	ol Regi	ster		
7	6	5	4	3	2	1	0
STBY PWR	RAME	x	х	х	×	х	×

Bit 0~5 Not Used Bit 6 RAME

RAM Enable. This Read/Write bit can be used to remove the entire RAM from the internal memory map. RAME is set (enabled) during Reset provided standby power is available on the positive edge of RES. If RAME is clear, any access to a RAM address is external. If RAME is set and not in Mode 3, the RAM is included in the internal map.

Bit 7 STBY PWR

Standby Power. This bit is a Read/Write status bit which is cleared whenever V_{CC} Standby decreases below V_{SBB} (min). It can be set only by software and is not affected by \overline{RES} .

XTAL and EXTAL

These two input pins interface either a crystal or TTL com-

patible clock to the MCU's internal clock generator. Divide-by-four circuitry is included which allows use of the inexpensive 3.58 MHz Color Burst TV crystals. A 22 pF capacitor is required from each crystal pin to ground to ensure reliable startup and operation. Alternatively, EXTAL may be driven with an external TTL compatible clock with a duty cycle of 50% (±10%) with XTAL connected to ground.

The internal oscillator is designed to interface with an AT-cut quartz crystal resonator or a ceramic resonator operated in parallel resonance mode in the frequency range specified for $3.2 \sim 4$ MHz. The crystal should be mounted as close as possible to the input pins to minimize output distortion and startup stabilization time. The MCU is compatible with most commercially available crystals and ceramic resonators and nominal crystal parameters are shown in Figure 15.

• RES

This input is used to reset the MCU's internal state and provide an orderly startup procedure. During powerup, \overline{RES} must be held below 0.8 volts: (1) at least t_{RC} after V_{CC} reaches 4.75 volts in order to provide sufficient time for the clock generator to stabilize, and (2) until V_{CC} Standby reaches 4.75 volts. \overline{RES} must be held low at least three E-cycles if asserted during powerup operation.

When a "High" level is detected, the MCU does the following:

- 1) All the higher order address lines will be forced "High".
- 2) I/O Port 2 bits, 2, 1, and 0 are latched into programmed control bits PC2, PC1 and PC0.
- The last two (\$FFFE, \$FFFF) locations in memory will be used to load the program addressed by the program counter
- The interrupt mask bit is set; must be cleared before the CPU can recognize maskable interrupts.

● E (Enable)

This is an output clock used primarily for bus synchronization. It is TTL compatible and is the slightly skewed divide-byfour result of the MCU input frequency. It will drive one Schottky TTL load and 90 pF, and all data given in cycles is referenced to this clock unless otherwise noted.

NMI (Non-Maskable Interrupt)

An $\overline{\text{NMI}}$ negative edge request an CPU interrupt sequence, but the current instruction will be completed before it responds to the request. The CPU will then begin an interrupt sequence. Finally, a vector is fetched from \$FFFC and \$FFFD, transferred to the Program Counter and instruction execution resumes. $\overline{\text{NMI}}$ typically requires a 3.3 k Ω (nominal) resistor to V_{CC} . There is no internal $\overline{\text{NMI}}$ pullup resistor. $\overline{\text{NMI}}$ must be held low for at least one E-cycle to be recognized under all conditions.

IRQ₁ (Maskable Interrupt Request 1)

 $\overline{IRQ_1}$ is a level-sensitive input which can be used to request an interrupt sequence. The CPU will complete the current instruction before it responds to the request. If the interrupt mask bit (1-bit) in the Condition Code Register is clear, the CPU will begin an interrupt sequence. Finally, a vector is fetched from \$FFF8 and \$FFF9, transferred to the Program Counter, and instruction execution is resumed.

 $\overline{IRQ_1}$ typically requires an external 3.3 k Ω (nominal) resistor to V_{CC} for wire-OR application. $\overline{IRQ_1}$ has no internal pullup resistor.



SC₁ and SC₂ (Strobe Control 1 and 2)

The function of SC_1 and SC_2 depends on the operating mode. SC_1 is configured as an output in all modes except single chip mode, whereas SC_2 is always an output. SC_1 and SC_2 can drive one Schottky load and 90 pF.

SC₁ and SC₂ in Single Chip Mode

In Single Chip Modes, SC_1 and SC_2 are configured as an input and output, respectively, and both function as Port 3 control lines. SC_1 functions as $\overline{1S3}$ and can be used to indicate that Port 3 input data is ready or output data has been accepted. Three options associated with $\overline{1S3}$ are controlled by Port 3's Control and Status Register and are discussed in Port 3's description. If unused, $\overline{1S3}$ can remain unconnected.

 SC_2 is configured as $\overline{OS3}$ and can be used to strobe output data or acknowledge input data. It is controlled by Output Strobe Select (OSS) in Port 3's Control and Status Register. The strobe is generated by a read (OSS= 0) or write (OSS= 1) to Port 3's Data Register. $\overline{OS3}$ timing is shown in Figure 5.

SC₁ and SC₂ in Expanded Non-Multiplexed Mode


In the Expanded Non-Multiplexed Mode, both SC_1 and SC_2 are configured as outputs. SC_1 functions as Input/Output Select $(\overline{10S})$ and is asserted only when \$0100 through \$01FF is sensed on the internal address bus.


 SC_2 is configured as Read/Write and is used to control the direction of data bus transfers. An CPU read is enabled when Read/Write and E are high.

SC₁ and SC₂ in Expanded Multiplexed Mode

In the Expanded Multiplexed Modes, both SC_1 and SC_2 are configured as outputs. SC_1 functions as Address Strobe and can be used to demultiplex the eight least significant addresses and the data bus. A latch controlled by Address Strobe captures address on the negative edge, as shown in Figure 20.

SC₂ is configured as Read/Write and is used to control the direction of data bus transfers. An CPU read is enabled when Read/Write and E are high.





(b) Oscillator Stabilization Time (tRC)

Figure 15 Oscillator Characteristics



PORTS

There are four I/O ports on the MCU; three 8-bit ports and one 5-bit port. There are two control lines associated with one of the 8-bit ports. Each port has an associated write only Data Direction Register which allows each I/O line to be programmed to act as an input or an output. A "1" in the corresponding Data Direction Register bit will cause that I/O line to be an output. A "0" in the corresponding Data Direction Register bit will cause the I/O line to be an input. There are four ports: Port 1, Port 2, Port 3, and Port 4. Their addresses and the addresses of their Data Direction registers are given in Table 2.

Table 2 Port and Data Direction Register Addresses

Ports	Port Address	Data Direction Register Address
I/O Port 1	\$0002	\$0000
I/O Port 2	\$0003	\$0001
I/O Port 3	\$0006	\$0004
I/O Port 4	\$0007	\$0005

● P₁₀~P₁₇ (Port 1)

Port 1 is a mode independent 8-bit I/O port where each line is an input or output as defined by its Data Direction Register. The TTL compatible three-state output buffers can drive one Schottky TTL load and 30 pF, Darlington transistors, or CMOS devices using external pullup resistors. It is configured as a data input port by \overline{RES} . Unused lines can remain unconnected.

● P₂₀~P₂₄ (Port 2)

Port 2 is a mode independent 5-bit I/O port where each line is configured by its Data Direction Register. During RES, all lines are configured as inputs. The TTL compatible three-state output buffers can drive one Schottky TTL load and 30 pF or CMOS devices using external pullup resistors. P_{20} , P_{21} and P_{22} must always be connected to provide the operating mode. If lines P_{23} and P_{24} are unused, they can remain unconnected.

 P_{20} , P_{21} , and P_{22} provide the operating mode which is latched into the Program Control Register on the positive edge of \overline{RES} . The mode may be read from Port 2 Data Register as shown where PC2 is latched from pin 10.

Port 2 also provides an interface for the Serial Communications Interface and Timer. Bit 1, if configured as an output, is dedicated to the timer's Output Compare function and cannot be used to provide output from Port 2 Data Register.

Port 2 Data Register

7	_6	5	4	_ 3	2	1	0	
PC2	PC1	PC0	P24	P23	P22	P21	P20	\$0003

P₃₀ ~ P₃₇ (Port 3)

Port 3 can be configured as an I/O port, a bidirectional 8-bit data bus, or a multiplexed address/data bus depending on the operating mode. The TTL compatible three-state output buffers can drive one Schottky TTL load and 90 pF. Unused lines can remain unconnected.

Port 3 in Single-Chip Mode

Port 3 is an 8-bit I/O port in Single-Chip Mode where each line is configured by its Data Direction Register. There are also

two lines, $\overline{1S3}$ and $\overline{OS3}$, which can be used to control Port 3 data transfers.

Three Port 3 options are controlled by the Port 3 Control and Status Register and available only in Single-Chip Mode: (1) Port 3 input data can be latched using $\overline{1S3}$ as a control signal, (2) $\overline{OS3}$ can be generated by either an CPU read or write to Port 3's Data Register, and (3) an $\overline{1RQ_1}$ interrupt can be enabled by an $\overline{1S3}$ negative edge. Port 3 latch timing is shown in Figure 6.

Port 3 Control and Status Register

7	6	5	4	3	2	1	0	
IS3 Flag	IS3 IRQ ₁ Enable	×	oss	Latch Enable	×	x	×	\$000F

Bit 0~2	Not used.
Bit 3	LATCH ENABLE. This bit controls the in-
	put latch for Port 3. If set, input data is
	latched by an IS3 negative edge. The latch
	is transparent after a read of Port 3's Data
	Register. LATCH ENABLE is cleared by
	RES.
Bit 4	OSS (Output Strobe Select). This bit deter-
Dit 4	mines whether OS3 will be generated by a
	read or write of Port 3's Data Register.
	When clear, the strobe is generated by a
	read; when set, it is generated by a write.
	OSS is cleared by RES.
Bit 5	Not used.
Bit 6	IS3 IRQ ₁ ENABLE. When set, an IRQ ₁
	interrupt will be enabled whenever IS3
	FLAG is set; when clear, the interrupt is
	inhibited. This bit is cleared by RES.
Bit 7	IS3 FLAG. This read-only status bit is set
	by an IS3 negative edge. It is cleared by a
	read of the Port 3 Control and Status
	Register (with IS3 FLAG set) followed by
	a read or write to Port 3's Data Register or
	by RES.

Port 3 in Expanded Non-Multiplexed Mode

Port 3 is configured as a bidirectional data bus $(D_0 \sim D_7)$ in the Expanded Non-Multiplexed Mode. The direction of data transfers is controlled by Read/Write (SC_2) and clocked by E (Enable).

Port 3 in Expanded Multiplexed Mode

Port 3 is configured as a time multiplexed address $(A_0 \sim A_7)$ and data bus $(D_0 \sim D_7)$ in Expanded Multiplexed Mode where Address Strobe (AS) can be used to demultiplex the two buses. Port 3 is held in a high impedance state between valid address and data to prevent potential bus conflicts.

P₄₀~P₄₇ (Port 4)

Port 4 is configured as an 8-bit I/O port, address outputs, or data inputs depending on the operating mode. Port 4 can drive one Schottky TTL load and 90 pF and is the only port with internal pullup resistors. Unused lines can remain unconnected.

Port 4 in Single Chip Mode

In Single Chip Mode, Port 4 functions as an 8-bit I/O port where each line is configured by its Data Direction Register.



Internal pullup resistors allow the port to directly interface with CMOS at 5 volt levels. External pullup resistors to more than 5 volts, however, cannot be used.

Port 4 in Expanded Non-Multiplexed Mode

Port 4 is configured from \overline{RES} as an 8-bit input port where its Data Direction Register can be written to provide any or all of address lines, A_0 to A_7 . Internal pullup resistors are intended to pull the lines high until its Data Direction Register is configured.

Port 4 in Expanded Multiplexed Mode

In all Expanded Multiplexed modes except Mode 6, Port 4 functions as half of the address bus and provides A₈ to A₁₅. In Mode 6, the port is configured from RES as an 8-bit parallel input port where its Data Direction Register can be written to provide any or all of address lines, A₈ to A₁₅. Internal pullup resistors are intended to pull the lines high until its Data Direction Register is configured where bit 0 controls A₈.

OPERATING MODES

The MCU provides eight different operating modes which are selectable by hardware programming and referred to as Mode 0 through Mode 7. The operating mode controls the memory map, configuration of Port 3, Port 4, SC_1 , SC_2 , and the physical location of interrupt vectors.

Fundamental Modes

The MCU's eight modes can be grouped into three fundamental modes which refer to the type of bus it supports: Single Chip, Expanded Non-Multiplexed, and Expanded Multiplexed. Single chip modes include 4 and 7, Expanded Non-Multiplexed is Mode 5 and the remaining five are Expanded Multiplexed modes. Table 3 summarizes the characteristics of the operating modes.

Single Chip Modes (4, 7)

In Single-Chip Mode, the MCU's four ports are configured as parallel input/output data ports, as shown in Figure 16. The MCU functions as a monolithic microcomputer in these two modes without external address or data buses. A maximum of 29 I/O lines and two Port 3 control lines are provided. In addition to other peripherals, another MCU can be interfaced to Port 3 in a loosely coupled dual processor configuration, as shown in Figure 17.

In Single-Chip Test Mode (4), the RAM responds to \$XX80 through \$XXFF and the ROM is removed from the internal address map. A test program must first be loaded into the RAM using modes 0, 1, 2, or 6. If the MCU is Reset and then programmed into Mode 4, execution will begin at \$XXFE:XXFF. Mode 5 can be irreversibly entered from Mode 4 without going through Reset by setting bit 5 of Port 2's Data Register. This mode is used primarily to test Ports 3 and 4 in the Single-Chip and Non-Multiplexed Modes.

Expanded Non-Multiplexed Mode (5)

A modest amount of external memory space is provided in the Expanded Non-Multiplexed Mode while retaining significant on-chip resources. Port 3 functions as an 8-bit bidirectional data bus and Port 4 is configured as an input data port. Any combination of the eight least-significant address lines may be obtained by writing to Port 4's Data Direction Register. Stated alternatively, any combination of A_0 to A_7 may be provided while retaining the remainder as input data lines. Internal pull-

up resistors are intended to pull Port 4's lines high until it is configured.

Figure 18 illustrates a typical system configuration in the Expanded Non-Multiplexed Mode. The MCU interfaces directly with HMCS6800 family parts and can access 256 bytes of external address space at \$100 through \$1FF. $\overline{\text{IOS}}$ provides an address decode of external memory (\$100-\$1FF) and can be used similarly to an address or chip select line.

Table 3 Summary of HD6800 Operating Modes

Common to all Modes:
Reserved Register Area
Port 1
Port 2
Programmable Timer

Serial Communication Interface

Single Chip Mode 7

128 bytes of RAM; 2048 bytes of ROM Port 3 is a parallel I/O port with two control lines

Port 4 is a parallel 1/O port SC₁ is Input Strobe 3 (IS3)

SC₂ is Output Strobe 3 (OS3)

Expanded Non-Multiplexed Mode 5

128 bytes of RAM; 2048 bytes of ROM 256 bytes of external memory space

Port 3 is an 8-bit data bus

Port 4 is an input port/address bus SC₁ is Input/Output Select (IOS)

 SC_2 is read/write (R/\overline{W})

Expanded Multiplexed Modes 1, 2, 3, 6

Four memory space options (65k address space):

- (1) No internal RAM or ROM (Mode 3)
- (2) Internal RAM, no ROM (Mode 2)
 (3) Internal RAM and ROM (Mode 1)
- (4) Internal RAM, ROM with partial address bus (Mode 6)

Port 3 is a multiplexed address/data bus

Port 4 is an address bus (inputs/address in Mode 6)

SC₁ is Address Strobe (AS)

Test Modes 0 and 4

 SC_2 is Read/Write (R/ \overline{W})

Expanded Multiplexed Test Mode 0

May be used to test RAM and ROM

Single Chip and Non-Multiplexed Test Mode 4

(1) May be changed to Mode 5 without going through Reset

(2) May be used to test Ports 3 and 4 as I/O ports

Expanded-Multiplexed Modes (0, 1, 2, 3, 6)

In the Expanded-Multiplexed Modes, the MCU has the ability to access a 65k bytes memory space. Port 3 functions as a time multiplexed address/data bus with address valid on the negative edge of Address Strobe (AS) and the data bus valid while E is high. In Modes 0 to 3, Port 4 provides address lines $\underline{A_8}$ to A_{15} . In Mode 6, however, Port 4 is configured during RES as data port inputs and the Data Direction Register can be changed to provide any combination of address lines, $\underline{A_8}$ to A_{15} . Stated alternatively, any subset of A_8 to A_{15} can be provided while retaining the remainder as input data lines. Internal pullup resistors are intended to pull Port 4's lines high until software configures the port.

Figure 19 depicts a typical configuration for the Expanded-Multiplexed Modes. Address Strobe can be used to control a transparent D-type latch to capture addresses A_0 to A_7 , as shown in Figure 20. This allows Port 3 to function as a Data Bus when E is high.

In Mode 0, the Reset vector is external for the first two E-cycles after the positive edge of \overline{RES} and internal thereafter. In

addition, the internal and external data buses are connected and there must be no memory map overlap to avoid potential bus conflicts. Mode 0 is used primarily to verify the ROM pattern

and monitor the internal data bus with the automated test equipment.




Figure 16 Single Chip Mode

Single Chip Dual Processor Configuration Figure 17




Figure 18 Expanded Non-Multiplexed Configuration





Figure 19 Expanded Multiplexed Configuration



Function Table Output Enable Output Control G Q L н н L н L L х $\mathbf{Q}_{\mathbf{0}}$ н ¥ х z

Figure 20 Typical Latch Arrangement

Programming The Mode

The operating mode is programmed by the levels asserted on P_{22} , P_{21} , and P_{20} which are latched into PC2, PC1, and PC0 of the program control register on the positive edge of \overline{RES} . The operating mode may be read from Port 2 Data Register as shown below, and programming levels and timing must be met as shown in Figure 8. A brief outline of the operating modes is shown in Table 4.

Circuitry to provide the programming levels is dependent primarily on the normal system usage of the three pins. If configured as outputs, the circuit shown in Figure 21 may be used; otherwise, three-state buffers can be used to provide isolation while programming the mode.

Port 2 Data Register

7	6	5	4	3	2	1	0	
PC2	PC1	PC0	P24	P23	P22	P21	P20	\$0003

Table 4 Mode Selection Summary

Mode	P _{2 2} (PC2)	P ₂₁ (PC1)	P ₂₀ (PC0)	ROM	RAM	Interrupt Vectors	Bus Mode	Operating Mode
7	Н	Н	Н	ı	ı	l	ī	Single Chip
6	Н	Н	L	ı	1	1	MUX(5, 6)	Multiplexed/Partial Decode
5	Н	L	Н	ı	ı	1	NMUX(5, 6)	Non-Multiplexed/Partial Decode
4	Н	L	L	J(2)	J(1)	ı	1	Single Chip Test
3	L	Н	Н	E	E	E	MUX(4)	Multiplexed /No RAM or ROM
2	L	Н	L	Ε	ı	E	MUX(4)	Multiplexed /RAM
1	L	L	Н	1	ı	E	MUX ⁽⁴⁾	Multiplexed/RAM & ROM
0	L	L	L	ı	1	1(3)	MUX ⁽⁴⁾	Multiplexed Test

Legend:

- I Internal
- E External
- MUX Multiplexed
- NMUX Non-Multiplexed
- L Logic "0" H - Logic "1"

Notes

- (1) Internal RAM is addressed at \$XX80
- (2) Internal ROM is disabled
- (3) RES vector is external for 2 cycles after RES goes high
- (4) Addresses associated with Ports 3 and 4 are considered external in Modes 0, 1, 2, and 3
- (5) Addresses associated with Port 3 are considered external in Modes 5 and 6
 (6) Port 4 default is user data input; address output is optional by writing to Port 4 Data Direction Register





Figure 21 Recommended Circuit for Mode Selection



Inp							
Control Input On Switch							
Sele	ct	01	30011	Cn			
В	Α	HD	HD14053B				
0	0	Zo	Yo	X ₀			
0	1	Zo	Yo	X_1			
1	0	Zo	Υ1	X ₀			
1	1	Zo	Yı	X_1			
0	0	Zı	Yo	X ₀			
0	1	Z ₁	Yo	X_1			
1	0	Z ₁	Yı	X ₀			
1	1	Zı	Yı	X_1			
	1 1 0 0 1 1 1 1	1 0 1 1 0 0 0 1 1 0 1 1	1 0 Z ₀ 1 1 Z ₀ 0 0 Z ₁ 0 1 Z ₁ 1 0 Z ₁ 1 1 Z ₁	1 0 Z ₀ Y ₁ 1 1 Z ₀ Y ₁ 0 0 Z ₁ Y ₀ 0 1 Z ₁ Y ₀ 1 0 Z ₁ Y ₀ 1 Z ₁ Y ₁			

Figure 22 HD14053B Multiplexers/Demultiplexers

■ MEMORY MAPS

The MCU can provide up to 65k bytes address space depending on the operating mode. The HD68P01 provides 8k bytes address space for EPROM, but the maps differ in EPROM types as follows.

1) HN482732A (a 4k-byte EPROM)

In order to support the HD6801V0, EPROM of the HD68P01V07/HD68P01V07-1 must be located at \$F000-\$FFFF.

2) HN482764 (a 8k-byte EPROM)

The HD68P01M0/HD68P01M0-1 can provide up to 8k bytes address space using HN482764 instead of HN482732A. In this case, EPROM of the HD68P01M0/HD68P01M0-1 is located at \$E000-\$FFFF.

A memory map for each operating mode is shown in Figure 23. The first 32 locations of each map are reserved for the MCU's internal register area, as shown in Table 5, with exceptions as indicated.

Refer to "Precaution when emulating the HD6801 Family".

Table 5 Internal Register Area

Register	Address
Port 1 Data Direction Register***	00
Port 2 Data Direction Register***	01
Port 1 Data Register	02
Port 2 Data Register	03
Port 3 Data Direction Register***	04*
Port 4 Data Direction Register***	05**
Port 3 Data Register	06*
Port 4 Data Register	07**
Timer Control and Status Register	08
Counter (High Byte)	09
Counter (Low Byte)	0A
Output Compare Register (High Byte)	ОВ
Output Compare Register (Low Byte)	0C
Input Capture Register (High Byte)	0D
Input Capture Register (Low Byte)	0E
Port 3 control and Status Register	OF*
Rate and Mode Control Register	10
Transmit/Receive Control and Status Register	11
Receive Data Register	12
Transmit Data Register	13
RAM Control Register	14
Reserved	15-1F

^{*} External address in Modes 0, 1, 2, 3, 5, 6; cannot be accessed in Mode 5 (No IOS)

^{**} External addresses in Modes 0, 1, 2, 3

^{*** 1 =} Output, 0 = Input




Figure 23 HD68P01 Memory Maps




Figure 23 HD68P01 Memory Maps (Continued)




Figure 23 HD68P01 Memory Maps (Continued)




Figure 23 HD68P01 Memory Maps (Continued)

■ PROGRAMMABLE TIME

The Programmable Timer can be used to perform input waveform measurements while independently generating an output waveform. Pulse widths can vary from several microseconds to many seconds. A block diagram of the Timer is shown in Figure 24.

Counter (\$09:0A)

The key timer element is a 16-bit free-running counter which is incremented by E (Enable). It is cleared during RES and is read-only with one exception: a write to the counter (\$09) will preset it to \$FFF8. This feature, intended for testing, can disturb serial operations because the counter provides the SCI's internal bit rate clock. TOF is set whenever the counter contains all 1's.

Output Compare Register (\$0B:0C)

The Output Compare Register is a 16-bit Read/Write register used to control an output waveform or provide an arbitrary timeout flag. It is compared with the free-running counter on each E-cycle. When a match is found, OCF is set and OLVL is clocked to an output level register. If Port 2, bit 1, is configured as an output, OLVL will appear at P21 and the Output Compare Register and OLVL can then be changed for the next compare. The function is inhibited for one cycle after a write to its high byte of the Compare Resister (\$0B) to ensure a valid compare.

The Output Compare Register is set to \$FFFF by RES.

Input Capture Register (\$0D: 0E)

The Input Capture Register is a 16-bit read-only register used to store the free-running counter when a "proper" input transition occurs as defined by IEDG. Port 2, bit 0 should be configured as an input, but the edge detect circuit always senses P_{20} even when configured as an output. An input capture can occur independently of ICF: the register always contains the most current value. Counter transfer is inhibited, however, between accesses of a double byte CPU read. The input pulse width must be at least two E-cycles to ensure an input capture under all conditions.

• Timer Control and Status Register (\$08)

The Timer Control and Status Register (TCSR) is an 8-bit register of which all bits are readable while bits 0~4 can be written. The three most significant bits provide the timer's status and indicate if:

- · a proper level transition has been dtected,
- a match has been found between the free-running counter and the output compare register, and
- · the free-running counter has overflowed

Each of the three events can generate an \overline{IRQ}_2 interrupt and is controlled by an individual enable bit in the TCSR.




Figure 24 Block Diagram of Programmable Timer

Timer Control and Status Register (TCSR)

7	6	5	4	3	2	1	0	
ICF	OCF	TOF	EICI	EOCI	ETOI	IEDG	OLVL	\$0008

Bit 0 OLVL Output level. OLVL is clocked to the output level register by a successful output compare and will appear at P₂₁ if Bit 1 of Port 2's Data Direction Register is set. It is cleared by RES.

Bit 1 IEDG Input Edge. IEDG is cleared by RES and controls which level transition will trigger a counter transfer to the Input Capture Register:

IEDG = 0 Transfer on a negative-edge IEDG = 1 Transfer on a positive-edge.

Bit 2 ETOI Enable Timer Overflow Interrupt. When set, an IRQ₂ interrupt is enabled for a timer overflow; when clear, the interrupt is inhibited. It is cleared by RES.

Bit 3 EOCI

Enable Output Compare Interrupt. When set, an IRQ₂ interrupt is enabled for an output compare; when clear, the interrupt is inhibited. It is cleared by RES.

Bit 4 EICI Enable Input Capture Interrupt. When set, an \overline{IRQ}_2 interrupt is enabled for an input capture; when clear, the interrupt is inhibited. It is cleared by \overline{RES} .

Bit 5 TOF

Timer Overflow Flag. TOF is set when the counter contains all 1's. It is cleared by reading the TCSR (with TOF set) followed by the counter's high byte (\$09), or by RES.

Bit 6 OFC

Output Compare Flag. OCF is set when the Output Compare Register matches the free-running counter. It is cleared by reading the TCSR (with OCF set) and then writing to the Output Compare Register (\$0B or \$0C), or by RES.

Bit 7 ICF

Input Capture Flag. ICF is set to indicate a proper level transition; it is cleared by reading the TCSR (with ICF set) and then the Input Capture Register High Byte (\$0D), or by RES.

SERIAL COMMUNICATIONS INTERFACE (SCI)

A full-duplex asynchronous Serial Communications Interface (SCI) is provided with a data format and a variety of rates. The SCI transmitter and receiver are functionally independent, but use the same data format and bit rate. Serial data format is standard mark/space (NRZ) and provides one start bit, eight data bits, and one stop bit. "Baud" and "bit rate" are used synonymously in the following description.

Wake-Up Feature

In a typical serial loop multi-processor configuration, the software protocol will usually identify the addresse(s) at the beginning of the message. In order to permit uninterested MCU's to ignore the remainder of the message, a wake-up feature is included whereby all further SCI receiver flag (and interrupt) processing can be inhibited until its data line goes idle. An SCI receiver is re-enabled by an idle string of ten consecutive 1's or by RES. Software must provide for the required idle string between consecutive messages and prevent it within messages.

• Programmable Options

The following features of the SCI are programmable:

format: Standard mark/space (NRZ)

- · clock: external or internal bit rate clock
- Baud (or bit rate): one of 4 per E-clock frequency, or external bit rate (X8) input
- · wake-up feature: enabled or disabled
- interrupt requests: enabled individually for transmitter and receiver
- * clock output: internal bit rate clock enabled or disabled to $P_{2\,2}$
- Port 2 (bit 3, 4): dedicated or not dedicated to serial I/O individually for transmitter and receiver.

Serial Communications Registers

The Serial Communications Interface includes four addressable registers as depicted in Figure 25. It is controlled by the Rate and Mode Control Register and the Transmit/Receive Control and Status Register. Data is transmitted and received utilizing a write-only Transmit Register and a read-only Receive Register. The shift registers are not accessible to software.




Figure 25 SCI Registers

Rate and Mode Control Register (RMCR) (\$10)

The Rate and Mode Control Register controls the SCI bit rate, format, clock source, and under certain conditions, the configuration of P_{22} . The register consists of four write-only bits which are cleared by $\overline{RES}.$ The two least significant bits control the bit rate of the internal clock and the remaining two bits control the format and clock source.

Rate and Mode Control Register (RMCR)

7	6	5	4	3	2	1	0	
×	×	×	×	CC1	CCO	SS1	SS0	\$0010



Bit 1: Bit 0 SS1: SSO Speed Select. These two bits select the Baud when using the internal clock. Four rates may be selected which are a function of the MCU input frequency. Table 6 lists bit time and rates for three selected MCU frequencies.

Bit 3: Bit 2 CC1:CCO Clock Control Select. These two bits select the serial clock source. If CC1 is set, the DDR value for P₂₂ is forced to the complement of CC0 and cannot be altered until CC1 is cleared. If CC1 is cleared after having been set, its DDR value is unchanged. Table 7 defines the clock source, and use of P₂₂.

If both CC1 and CC0 are set, an external TTL compatible clock must be connected to P_{22} at eight times (8×) the desired bit rate, but not greater than E, with a duty cycle of 50% (± 10%). If CC1:CC0 = 10, the internal bit rate clock is provided at P_{22} regardless of the values for TE or RE.

(Note) The source of SCI internal bit rate clock is the timer's free running counter. An CPU write to the counter can disturb serial operations.

Transmit/Receive Control and Status Register (TRCSR) (\$11)

The Transmit/Receive Control and Status Register controls the transmitter, receiver, wake-up feature, and two individual interrupts and monitors the status of serial operations. All eight bits are readable while bits 0 to 4 are also writable. The register is initialized to \$20 by RES.

Transmit/Receive Control and Status Register (TRCSR)

_ 7	6	5	4	3	_ 2	1	0_	
RDRF	ORFE	TDRE	RIE	RE	TIE	TE	wυ	\$0011

Bit 0 WU "Wake-up" on Idle Line. When set, WU enables the wake-up function; it is cleared by ten con-

secutive 1's or by RES. WU will not set if the line

clear to set, the transmitter is connected to P24

Bit 1 TE

Transmit Enable. When set, P₂₄ DDR bit is set, cannot be changed, and will remain set if TE is subsequently cleared. When TE is changed from

and a preamble of nine consecutive 1's is transmitted. TE is cleared by RES.

Bit 2 TIE Transmit Interrupt Enable. When set, an IRQ₂ interrupt is enabled when TDRE is set; when clear, the interrupt is inhibited. TE is cleared by

RES.

Bit 3 RE

Receive Enable. When set, P23's DDR bit is cleared, cannot be changed, and will remain clear if RE is subsequently cleared. While RE is set, the SCI receiver is enabled. RE is cleared by DEC

Bit 4 RIE

Receiver Interrupt Enable. When set, an \overline{IRQ}_2 interrupt is enabled when RDRF and/or ORFE is set; when clear, the interrupt is inhibited. RIE is cleared by \overline{RES} .

Bit 5 TDRE

Transmit Data Register Empty. TDRE is set when the Transmit Data Register is transferred to the output serial shift register or by RES. It is cleared by reading the TRCSR (with TDRE set) and then writing to the Transmit Data Register. Additional data will be transmitted only if TDRE has been cleared.

Bit 6 ORFE

Overrun Framing Error. If set, ORFE indicates either an overrun or framing error. An overrun is a new byte ready to transfer to the Receiver Data Register with RDRF still set. A receiver framing error has occurred when the byte boundaries of the bit stream are not synchronized to the bit counter. An overrun can be distinguished from a framing error by the value of RDRF: if RDRF is set, then an overrun has occurred; otherwise a framing error has been detected. Data is not transferred to the Receive Data Register in an overrun or framing error condition. ORFE is cleared by reading the TRCSR (with ORFE set) then the Receive Data Register, or by RES.

Bit 7 RDRF

Receive Data Register Full. RDRF is set when the input serial shift register is transferred to the Receive Data Register. It is cleared by reading the TRCSR (with RDRF set), and then the Receive Data Register, or by \overline{RES} .

Table 6 SCI Bit Times and Rates

		XTAL	2.4576 MHz	4.0 MHz	4.9152 MHz*
SS1	: SS0	E	614.4 kHz	1.0 MHz	1.2288 MHz
0	0	E ÷ 16	26 μs/38,400 Baud	16 μs/62,500 Baud	13 μs/76,800 Baud
0	1	E ÷ 128	208µs/4,800 Baud	128µs/7812.5 Baud	104.2 μs/9,600 Baud
1	0	E ÷ 1024	1.67ms/600 Baud	1.024ms/976.6 Baud	833.3 μs/1,200 Baud
1	1	E ÷ 4096	6.67ms/150 Baud	4.096ms/244.1 Baud	3.33 ms/300 Baud

^{*} HD68P01V07-1, HD68P01M0-1 only

Table 7 SCI Format and Clock Source Control

CC1: CC0	Format	Clock Source	Port 2 Bit 2	Port 2 Bit 3	Port 2 Bit 4
0 0	_	-	_	**	**
0 1	NRZ	Internal	Not Used	**	**
1 0	NRZ	Internal	Output*	**	**
1 1	NRZ	External	Input	**	**

Clock output is available regardless of values for bits RE and TE.

^{**} Bit 3 is used for serial input if RE = "1" in TRCS; bit 4 is used for serial output if TE = "1" in TRCS.

Internally Generated Clcok

If the user wishes for the serial I/O to furnish a clock, the following requirements are applicable:

- · the values of RE and TE are immaterial.
- · CC1, CC0 must be set to 10
- the maximum clock rate will be E ÷ 16.
- the clock will be at 1X the bit rate and will have a rising edge at mid-bit.

Externally Generated Clock

If the user wishes to provide an external clock for the serial I/O, the following requirements are applicable:

- the CC1, CC0, field in the Rate and Mode Control Register must be set to 11,
- the external clock must be set to 8 times (X8) the desired band rate and
- the maximum external clock frequency is 1.0 MHz.

Serial Operations

The SCI is initialized by writing control bytes first to the Rate and Mode Control Register and then to the Transmit/Receive Control and Status Register.

The Transmitter Enable (TE) and Receiver Enable (RE) bits may be left set for dedicated operations.

Transmit operations

The transmit operation is enabled by TE in the Transmit/Receive Control and Status Register. When TE is set, the output of the transmit serial shift register is connected to P_{24} and the serial output by first transmitting to a ten-bit preamble of 1's. Following the preamble, internal synchronization is established and the transmitter section is ready for operation.

At this point one of two situation exist:

- if the Transmit Data Register is empty (TDRE = 1), a continuous string of ones will be sent indicating an idle line, or.
- if a byte has been written to the Transmit Data Register (TDRE = 0), it is transferred to the output serial shift register and transmission will begin.

During the transfer itself, the start bit (0) is first transmitted.

Then the 8 data bits (beginning with bit 0) followed by the stop bit (1), are transmitted. When the Transmitter Data Register has been emptied, the TDRE flag bit is set.

If the MCU fails to respond to the flag within the proper time, (TDRE is still set when the next normal transfer from the parallel data register to the serial output register should occur) then a 1 will be sent (instead of a 0) at "Start" bit time, followed by more 1's until more data is supplied to the data register. No 0's will be sent while TDRE remains a 1.

Receive Operations

The receive operation is enabled by RE which configures P_{23} . The receive operation is controlled by the contents of the Transmit/Receive Control and Status Register and the Rate and Mode Control Register.

The receiver bit interval is divided into 8 sub-intervals for internal synchronization. In the NRZ Mode, the received bit stream is synchronized by the first 0 (space) encountered.

The approximate center of each bit time is strobed during the next 10 bits. If the tenth bit is not a 1 (stop bit) a framing error is assumed, and ORFE is set. If the tenth bit is a 1, the data is transferred to the Receive Data Register, and interrupt flag RDRF is set. If RDRF is still set at the next tenth bit time, ORFE will be set, indicating an over-run has occurred. When the MCU responds to either flag (RDRF or ORFE) by reading the status register followed by reading the Data Register, RDRF (or ORFE) will be cieared.

■ INSTRUCTION SET

The HD68P01 is upward source and object code compatible with the HD6800. Execution times of key instructions have been reduced and several new instructions have been added, including hardware multiply. A list of new operations added to the HD6800 instruction set is shown in Table 8.

In addition, two new special opcodes, 4E and 5E, are provided for test purposes. These opcodes force the Program Counter to increment like a 16-bit counter, causing address lines used in the expanded modes to increment until the device is reset. These opcodes have no mnemonics.

Table 8 New Instructions

Instruction	Description
ABX	Unsigned addition of Accumulator B to Index Register
ADDD	Adds (without carry) the double accumulator to memory and leaves the sum in the double accumulator
ASLD	Shifts the double accumulator left (towards MSB) one bit; the LSB is cleared and the MSB is shifted into the C-bit
BRN	Branch Never
LDD	Loads double accumulator from memory
LSRD	Shifts the double accumulator right (towards LSB) one bit; the MSB is cleared and the LSB is shifted into the C-bit
MUL	Unsigned multiply; multiplies the two accumulators and leaves the product in the double accumulator
PSHX	Pushes the Index Register to stack
PULX	Pulls the Index Register from stack
STD	Stores the double accumulator to memory
SUBD	Subtracts memory from the double accumulator and leaves the difference in the double accumulator

Programming Model

A programming model for the HD68P01 is shown in Figure 10. Accumulator A can be concatenated with accumulator B and jointly referred to as accumulator D where A is the most significant byte. Any operation which modifies the double accumulator will also modify accumulator A and/or B. Other registers are defined as follows:

Program Counter

The program counter is a 16-bit register which always points to the next instruction.

Stack Pointer

The stack pointer is a 16-bit register which contains the address of the next available location in a pushdown/pullup (LIFO) queue. The stack resides in random access memory at a location defined by the programmer.

Index Register

The Index Register is a 16-bit register which can be used to store data or provide an address for the indexed mode of addressing.

Accumulators

The CPU contains two 8-bit accumulators, A and B, which are used to store operands and results from the arithmetic logic unit (ALU). They can also be concatenated and referred to as the D (double) accumulator.

Condition Code Registers

The condition code register indicates the results of an instruction and includes the following five condition bits: Negative (N), Zero (Z), Overflow (V), Carry/Borrow from MSB (C), and Half Carry from bit 3 (H). These bits are testable by the conditional branch instruction. Bit 4 is the interrupt mask (I-bit) and inhibits all maskable interrupts when set. The two unused bits, b6 and b7 are read as ones.

Addressing Modes

The CPU provides six addressing modes which can be used to reference memory. A summary of addressing modes for all instructions is presented in Table 9, 10, 11, and 12 where execution times are provided in E-cycles. Instruction execution times are summarized in Table 13. With an input frequency of 4 MHz, E-cycles are equivalent to microseconds. A cycle-by-cycle description of bus activity for each instruction is provided in Table 14 and a description of selected instructions is shown in

Immediate Addressing

The operand or "immediate byte(s)" is contained in the following byte(s) of the instruction where the number of bytes matches the size of the register. These are two or three byte instructions

Direct Addressing

The least significant byte of the operand address is contained in the second byte of the instruction and the most significant byte is assumed to be \$00. Direct addressing allows the user to access \$00 through \$FF using two byte instructions and execution time is reduced by eliminating the additional memory access. In most applications, the 256-byte area is reserved for frequently referenced data.

Extended Addressing

The second and third bytes of the instruction contain the absolute address of the operand. These are three byte instructions.

Indexed Addressing

The unsigned offset contained in the second byte of the instruction is added with carry to the Index Register and used to reference memory without changing the Index Register. These are two byte instructions.

		Ι.									_						Boolean/	С	onc	1. C	ode	Re	g.
Pointer Operations	Mnemonic	In	nme	d	ا ا	irec	:t	l Ir	nde:	ĸ	E>	ten	d	im	plie	d	Arithmetic Operation	5	4	3	2	1	0
		OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#		Н	1	N	z	٧	С
Compare Index Reg	CPX	8C	4	3	9C	5	2	AC	6	2	вс	6	3				X - M: M + 1	•	•	‡	‡	\$	‡
Decrement Index Reg	DEX			Γ			1							09	3	1	X – 1 → X	•	•	•	‡	•	•
Decrement Stack Pntr	DES													34	3	1	SP - 1 → SP	•	•	•	•	•	•
Increment Index Reg	INX													80	3	1	X + 1 → X	•	•	•	\$	•	•
Increment Stack Pntr	INS								Г					31	3	1	SP + 1 → SP	•	•	•	•	•	•
Load Index Reg	LDX	CE	3	3	DE	4	2	EE	5	2	FE	5	3				$M \rightarrow X_H$, $(M+1) \rightarrow X_L$	•	•	1	1	R	•
Load Stack Pntr	LDS	8E	3	3	9E	4	2	ΑE	5	2	BE	5	3				$M \rightarrow SP_H, (M+1) \rightarrow SP_L$	•	•	‡	‡	R	•
Store Index Reg	STX				DF	4	2	EF	5	2	FF	5	3				$X_H \rightarrow M, X_L \rightarrow (M+1)$	•	•	‡	\$	R	•
Store Stack Pntr	STS				9F	4	2	AF	5	2	BF	5	3				$SP_H \rightarrow M, SP_L \rightarrow (M+1)$	•	•	‡	\$	R	•
Index Reg → Stack Pntr	TXS					T			Γ					35	3	1	X - 1 → SP	•	•	•	•	•	•
Stack Pntr → Index Reg	TSX			1		T								30	3	1	SP + 1 → X	•	•	•	•	•	•
Add	ABX													3A	3	1	$B + X \rightarrow X$	•	•	•	•	•	•
Push Data	PSHX													3C	4	1	$X_L \rightarrow M_{SP}$, SP -1 \rightarrow SP	•	•	•	•	•	•
																	$X_H \rightarrow M_{SP}$, SP - 1 \rightarrow SP						
Pull Data	PULX													38	5	1	SP + 1 → SP, M _{SP} → X _H	•	•	•	•	•	•
		1														ļ	SP + 1 → SP, M _{SP} → X _L						

Table 9 Index Register and Stack Manipulation Instructions

The Condition Code Register notes are listed after Table 12.



Implied Addressing

The operand(s) are registers and no memory reference is required. These are single byte instructions.

Relative Addressing

Relative addressing is used only for branch instructions. If

the branch condition is true, the Program Counter is overwritten with the sum of a signed single byte displacement in the second byte of the instruction and the current Program Counter. This provides a branch range of -126 to 129 bytes from the first byte of the instruction. These are two byte instructions.

Table 10 Accumulator and Memory Instructions

Accumulator and	M=====:	Im	me	d	Di	rec	t	In	dex		Ex	ten	d	Im	plie	d	Dooless F	С	one	d. C	ode	e R	eg
Memory Operations	Mnemonic	OP	~	#	OP	~	#	ОР	~	#	OP	~	#	OP	~	#	Boolean Expression	Н	ı	N	Z	V	Ť
Add Acmitrs	ABA											Π	Π	1B	2	1	$A + B \rightarrow A$	\$	•	\$	\$	1	:
Add B to X	ABX												L	3A	3	1	$B + X \rightarrow X$	•	•	•	•	•	
Add with Carry	ADCA	89	2	2	99	3	2	Α9	4	2	В9	4	3				$A + M + C \rightarrow A$	‡	•	\$	\$	\$: [
	ADCB	С9	2	2	D9	3	2	E9	4	2	F9	4	3				$B + M + C \rightarrow B$	\$	•	\$	\$	\$: [
Add	ADDA	88	2	2	9В	3	2	AB	4	2	вв	4	3				$A + M \rightarrow A$	\$	•	\$	\$	\$: [
	ADDB	СВ	2	2	DB	3	2	EB	4	2	FB	4	3				$B + M \rightarrow A$	\$	•	\$	\$	1	: [
Add Double	ADDD	C3	4	3	D3	5	2	E3	6	2	F3	6	3				D + M:M + 1 → D	•	•	\$	\$	\$; [
And	ANDA	84	2	2	94	3	2	A4	4	2	В4	4	3				$A \cdot M \rightarrow A$	•	•	\$	\$	R	ı
	ANDB	C4	2	2	D4	3	2	E4	4	2	F4	4	3				B·M→B	•	•	1	\$	R	1
Shift Left, Arithmetic	ASL							68	6	2	78	6	3					•	•	\$	\$	\$	
	ASLA													48	2	1		•	•	\$	\$	\$;]
	ASLB		Γ										Γ	58	2	1		•	•	\$	1	1	:
Shift Left Dbl	ASLD													05	3	1		•	•	\$	1	\$	1
Shift Right, Arithmetic	ASR		Γ					67	6	2	77	6	3					•	•	1	\$	\$;
	ASRA	T		Γ								T	Γ	47	2	1		•	•	\$	1	1	
	ASRB	Π	Ī			Γ						Γ		57	2	1		•	•	\$	\$	1	
Bit Test	BITA	85	2	2	95	3	2	A5	4	2	В5	4	3				A · M	•	•	1	1	R	1
	BITB	C5	2	2	D5	3	2	E5	4	2	F5	4	3		Т		B · M	•	•	1	1	R	1
Compare Acmitrs	СВА	1					Ī	T	1			Ť	T	11	2	1	A - B	•	•	1	1	1	;
Clear	CLR	1	T	Г				6F	6	2	7F	6	3				00 → M	•	•	R	s	R	1
	CLRA	1	T-		1		Ī					T		4F	2	1	00 → A	•	•	R	s	R	1
	CLRB		1		T						T			5F	2	1	00 → B	•	•	R	s	R	?
Compare	CMPA	81	2	2	91	3	2	A1	4	2	В1	4	3		†	-	A - M	•	•	1	\$	1	
	СМРВ	C1	2	2	D1	3	2	E1	4	2	F1	4	3	†	1	 	B - M	•	•	1	1	-	
1's Complement	сом	†	1	†	t	†	1	63	6	2	73	6	3	1	T-		$\overline{M} \rightarrow M$	•	•	1	1	R	1
	COMA	†	1	1	 	1	T	†			 	†	†	43	2	1	$\overline{A} \rightarrow A$	•	•	1	1	+	7
	СОМВ	†	†	†	<u> </u>	1-	T	†	t-	-	T	†	†	53	2	1	B→B	•	•	1	1	R	1
Decimal Adj, A	DAA	1	†	† -	İ	T	T	T	† -			†~	1-	19	2	1	Adj binary sum to BCD	•	•	1	1	-	
Decrement	DEC	 	T	t^-	†	T	†	6A	6	2	7A	6	3	1		1	M - 1 → M	•	•	1	1	1	
	DECA	1	1	1	t	T	1	†	T		†	+		4A	2	1	A - 1 → A	•	•	1	1		-
	DECB	1	1	†	t	T	†	 	1		T -	T	+	5A	2	1	B - 1 → B	•		1	1	+	-+
Exclusive OR	EORA	88	2	2	98	3	2	A8	4	2	В8	4	3	1	T	1	A ⊕ M → A	•	•	1	1	_	
	EORB	C8	2	2	D8	3	2	E8	4	2	F8	4	3	1	+	T	B (+) M → B	•	•	1	1	-	₹
Increment	INC	†	1	t	†	T	1	6C	6	2	7C	6	3	<u> </u>	†	 	M + 1 → M	•	•	1	1	_	: 1
	INCA	T	t		†	T	T	<u> </u>	T		1	†	+	4C	2	1	A + 1 → A	•	•	1	\$	-	-
	INCB	\dagger	t	$^{+-}$	t	<u> </u>	t	1	t^-		 	T	†	5C	2	1	B + 1 → B	•	•	1	1	_	
Load Acmitrs	LDAA	86	2	2	96	3	2	A6	4	2	В6	4	3		1	 	M → A	•	•	1	1	+	-
	LDAB	C6	2	2	D6	3	2	E6	4	2	F6	4	3	t-	+-	\vdash	M→B	•	•	1	1	-	-+
Load Double	LDD	CC	+-	3	DC	4	2	EC	5	2	FC	5	3	<u> </u>	T	+	M:M + 1 → D	•	•	\$	-		-+
Logical Shift, Left	LSL	+	Ť	Ť	1	Ė	Ť	68	6	2	78	6	-	\vdash	T	1		•	•	1	1	_	-
	LSLA	+	+	t	 	t	+	1	۲	Ť	+	Ť	Ť	48	2	1		•	•	1		-	_
	LSLB	†	t	+	 	\vdash	+	 	+	+	\vdash	+	+	58	2	1		•	•	1	\$		-
	LSLD	+-	+	+	 	+	+	+	+	t	 	+	+	05	3	1		•	•	1			_
Shift Right, Logical	LSR	+-	+	+	 	+	+	64	6	2	74	6	3	+	Ť	Ė		•	•	R	+-	-	-
ot . rigirt, Logical	LSRA	+	+	+	\vdash	t	+	-	۲	Ė	+-	۲	+	44	2	1		•	•	R	+	-	-
	LSRB	+-	+	+	+	+	+-	+-	+	╁	\vdash	+	+	54	2	1		-	•	R	-	_	_
			1	1	1	1	1	1		1				, ,,,		1 .	1	, -	, -	10	1 ₩	11	_

(Continued)



Table 10 Accumulator and Memory Instructions (Continued)

Accumulator and	Mnemonic	Im	me	ď	Di	rec	t	In	de	٠ -	Ex	ten	d	Im	plie	ď	Boolean Expression	C	one	J. C	ode	Re	g.
Memory Operations	ivinemonic	OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#	Boolean Expression	Н	1	N	Z	V	С
Multiply	MUL													3D	10	1	AXB→D	•	•	•	•	•	\$
2's Complement	NEG							60	6	2	70	6	3				00 - M → M	•	•	\$	1	1	1
(Negate)	NEGA								1					40	2	1	00 - A → A	•	•	\$	\$	1	\$
	NEGB													50	2	1	00 - B → B	•	•	\$	\$	1	\$
No Operation	NOP													01	2	1	PC + 1 → PC	•	•	•	•	•	•
Inclusive OR	ORAA	8A	2	2	9A	3	2	AA	4	2	ВА	4	3				$A + M \rightarrow A$	•	•	\$	1	R	•
	ORAB	CA	2	2	DA	3	2	EA	4	2	FA	4	3				B + M → B	•	•	\$	\$	R	•
Push Data	PSHA						İ							36	3	1	A → Stack	•	•	•	•	•	•
	PSHB													37	3	1	B → Stack	•	•	•	•	•	•
Pull Data	PULA								Ι					32	4	1	Stack → A	•	•	•	•	•	•
	PULB													33	4	1	Stack → B	•	•	•	•	•	•
Rotate Left	ROL							69	6	2	79	6	3					•	•	\$	1	\$	\$
	ROLA						Ī		Ī					49	2	1		•	•	\$	1	1	\$
	ROLB								T			I		59	2	1		•	•	\$	1	\$	\$
Rotate Right	ROR							66	6	2	76	6	3					•	•	\$	\$	\$	\$
	RORA													46	2	1		•	•	\$	\$	\$	\$
	RORB													56	2	1		•	•	\$	\$	\$	\$
Subtract Acmitr	SBA													10	2	1	A - B → A	•	•	\$	\$	\$	\$
Subtract with Carry	SBCA	82	2	2	92	3	2	A2	4	2	В2	4	3				$A - M - C \rightarrow A$	•	•	\$	1	1	\$
	SBCB	C2	2	2	D2	3	2	E2	4	2	F2	4	3				B - M - C → B	•	•	\$	\$	\$	\$
Store Acmitrs	STAA				97	3	2	Α7	4	2	В7	4	3				$A \rightarrow M$	•	•	\$	\$	R	•
	STAB				D7	3	2	E7	4	2	F7	4	3				B → M	•	•	\$	\$	R	•
	STD				DD	4	2	ED	5	2	FD	5	3				D → M:M + 1	•	•	\$	\$	R	•
Subtract	SUBA	80	2	2	90	3	2	A0	4	2	В0	4	3				$A - M \rightarrow A$	•	•	\$	1	\$	\$
	SUBB	СО	2	2	D0	3	2	ΕO	4	2	F0	4	3				B - M → B	•	•	\$	1	\$	\$
Subtract Double	SUBD	83	4	3	93	5	2	А3	6	2	В3	6	3				D - M:M + 1 → D	•	•	\$	\$	\$	\$
Transfer Acmitr	TAB								1				1	16	2	1	$A \rightarrow B$	•	•	\$	1	R	•
	TBA											-		17	2	1	B → A	•	•	\$	\$	R	•
Test, Zero or Minus	TST	†	-				<u> </u>	6D	6	2	7D	6	3	·			M - 00	•	•	\$	\$	R	R
	TSTA								Г		-		·	4D	2	1	A - 00	•	•	\$	\$	R	R
	TSTB	-							T-	†·	-	t	†	5D	2	1	B - 00	•	•	\$	\$	R	R

The Condition Code Register notes are listed after Table 12.

Table 11 Jump and Branch Instructions

		D	irec	+	Re	lati	ve.	le.	dex		F	ten	d	Im	plie	ч		С	one	d. C	ode	R	g.
Operations	Mnemonic				,,,,		••								Pile	<u> </u>	Branch Test	5	4	3	2	1	C
		OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#		н	1	N	Z	V	1
Branch Always	BRA				20	3	2										None	•	•	•	•	•	•
Branch Never	BRN				21	3	2										None	•	•	•	•	•	•
Branch If Carry Clear	BCC		Ι		24	3	2										C = 0	•	•	•	•	•	•
Branch If Carry Set	BCS				25	3	2					T					C = 1	•	•	•	•	•	•
Branch If = Zero	BEQ		Π		27	3	2					T					Z = 1	•	•	•	•	•	•
Branch If ≥ Zero	BGE	Τ	Τ		2C	3	2						Γ				N + V = 0	•	•	•	•	•	•
Branch If > Zero	BGT		Π		2E	3	2					T					Z + (N + V) = 0	•	•	•	•	•	•
Branch If Higher	вні		Π		22	3	2			Γ		T			П		C + Z = 0	•	•	•	•	•	
Branch If Higher or Same	BHS	T	T		24	3	2					Π			Π		C = 0	•	•	•	•	•	•
Branch If ≤ Zero	BLE				2F	3	2					T					Z + (N + V) = 1	•	•	•	•	•	•
Branch If Carry Set	BLO				25	3	2										C = 1	•	•	•	•	•	•
Branch If Lower Or Same	BLS	Ī	Г		23	3	2		Г			T	Τ		П		C + Z = 1	•	•	•	•	•	•
Branch If < Zero	BLT				2D	3	2					T			T		N ⊕ V ≈ 1	•	•	•	•	•	•
Branch If Minus	ВМІ				2B	3	2										N = 1	•	•	•	•	•	•
Branch If Not Equal Zero	BNE				26	3	2						T				N = 0	•	•	•	•	•	•
Branch If Overflow Clear	BVC				28	3	2										V = 0	•	•	•	•	•	•
Branch If Overflow Set	BVS		1		29	3.	2						Γ		Ī		V = 1	•	•	•	•	•	•
Branch If Plus	BPL		Г		2A	3	2					T					N = 0	•	•	•	•	•	•
Branch To Subroutine	BSR	T	Γ		8D	6	2						Т					•	•	•	•	•	•
Jump	JMP							6E	3	2	7Ę	3	3					•	•	•	•	•	•
Jump To Subroutine	JSR	9D	5	2				AD	6	2	БD	6	3					•	•	•	•	•	•
No Operation	NOP		Π						Γ	Г		T	T	01	2	1		•	•	•	•	•	•
Return From Interrupt	RTI	Ī	Π				Γ						Γ	3B	10	1		\$	\$	\$	\$	1	1
Return From Subroutine	RTS				1	Γ						T	Γ	39	5	1		•	•	•	•	•	•
Software Interrupt	SWI													3F	12	1		•	s	•	•	•	•
Wait For Interrupt	WAI					Γ.	-						Γ	3E	9	1		•	•	•	•	•	•

The Condition Code Register notes are listed after Table 12.

Table 12 Condition Code Register Manipulation Instructions

							Cor	d. C	ode R	eg.	
Operations	"	mplied			Boolean Operation	5	4	3	2	1	0
	Mnemonic	OP	~	#		Н	1	N	z	V	С
Clear Carry	CLC	oc ·	2	1	0 → C	•	•	•	•	•	R
Clear Interrupt Mask	CLI	0E	2	1	0 → 1	•	R	•	•	•	•
Clear Overflow	CLV	0A	2	1	0 → V	•	•	•	•	R	•
Set Carry	SEC	0D	2	1	1 → C	•	•	•	•	•	S
Set Interrupt Mask	SEI	0F	2	1	1 → I	•	S	•	•	•	•
Set Overflow	SEV	0B	2	1	1 → V	•	•	•	•	S	•
Accumulator A → CCR	TAP	06	2	1	A→ CCR	\$	\$	\$	\$	\$	1
CCR → Accumulator A	TPA	07	2	1	CCR → A	•	•	•	•	•	•

LEGEND

- OP Operation Code (Hexadecimal)
- ~ Number of MPU Cycles
- MSP Contents of memory location pointed to by Stack Pointer
- # Number of Program Bytes
- + Arithmetic Plus
- Arithmetic Minus
- Boolean AND
- X Arithmetic Multiply
- + Boolean Inclusive OR
- Boolean Exclusive OR
- M Complement of M
- → Transfer Into
- 0 Bit = Zero 00 Byte = Zero

CONDITION CODE SYMBOLS

- H Half-carry from bit 3
- I Interrupt mask
- N Negative (sign bit)
- Z Zero (byte)
- V Overflow, 2's complement
- C Carry/Borrow from MSB
- R Reset Always
- S Set Always
- ‡ Affected
- Not Affected



Table 13 Instruction Execution Times in E-Cycles

	Addressing Mode										
	Immediate	Direct		Indexed	Implied	Relative					
ABA ABX ADC ADD ADDD AND ASL	• • • • • • • • • • • • • • • • • • •	• 3 3 5 3 •	9 4 9 4 4 6 Extended	• 4 4 6 4 6	2 3 • • • • • 2	• • • • •					
ASLD ASR BCC BCS BEQ BGE BGT	•	•	6	6	3 2 •	• 3 3 3 3 3					
BHI BHS BIT BLE BLO BLS BLT	2	3	4	4	•	3 3 3 3 3 • 3 3 3 3					
BMI BNE BPL BRA BRN BSR BVC	•	•	•	•	•	3 3 3 3 6					
BVS CBA CLC CLI CLR CLV CMP	•	•	6	6	2 2 2 2 2 2	3					
COM CPX DAA DEC DES DEX EOR INC	4 • • • •	• 5 • • • • 3	6 6 • 4 6 •	6 6 6 • 4 6	2 2 2 3 3 •	•					

	Addressing Mode											
	ğı,	·	I	,								
	Immediate	Direct	Extended	Indexed	Implied	Relative						
INX JMP JSR LDA LDD LDS LDX	• • 2 3 3 3	• 5 3 4 4 4 4	9 3 6 4 5 5 5	• 3 6 4 5 5 5	3	•						
LSL LSLD LSR LSRD MUL NEG NOP	•	•	6 • 6 •	6 • 6	2 3 2 3 10 2 2	•						
ORA PSH PSHX PUL PULX ROL ROR	2	3	4 • • 6 6	4 • • 6 6	• 3 4 4 5 2 2	•						
RTI RTS SBA SBC SEC SEI SEV	2	3	4	4	10 5 2 • 2 2 2	•						
STA STD STS STX SUB SUBD SWI	• • • 2 4	3 4 4 4 3 5	4 5 5 5 4 6	4 5 5 5 4 6	• • • •	•						
TAB TAP TBA TPA TST TSX TXS WAI	•	•	6	6	2 2 2 2 2 3 3 9	•						

■ SUMMARY OF CYCLE BY CYCLE OPERATION

Table 14 provides a detailed description of the information present on the Address Bus, Data Bus, and the Read/Write (R/\overline{W}) line during each cycle of each instruction.

The information is useful in comparing actual with expected results during debug to both software and hardware as the program is executed. The information is categorized in groups according to addressing mode and number of cycles per instruc-

tion. In general, instructions with the same addressing mode and number of cycles execute in the same manner. Exceptions are indicated in the table.

Note that during MCU reads of internal locations, the resultant value will not appear on the external Data Bus except in Mode 0. "High order" byte refers to the most significant byte of a 16-bit value.

Table 14 Cycle by Cycle Operation

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
IMMEDIATE					
ADC EOR	2	1	Op Code Address	1	Op Code
ADD LDA		2	Op Code Address + 1	1	Operand Data
AND ORA					
BIT SBC					
CMP SUB					
LDS	3	1	Op Code Address	1	Op Code
LDX		2	Op Code Address + 1	1	Operand Data (High Order Byte)
LDD		3	Op Code Address + 2	1	Operand Data (Low Order Byte)
CPX	4	1	Op Code Address	1	Op Code
SUBD		2	Op Code Address + 1	1	Operand Data (High Order Byte)
ADDD		3	Op Code Address + 2	1	Operand Data (Low Order Byte)
		4	Address Bus FFFF	1	Low Byte of Restart Vector
DIRECT		***************************************		ì	
ADC EOR	3	1 1	Op Code Address	T 1	Op Code
ADD LDA		2	Op Code Address + 1	1	Address of Operand
AND ORA		3	Address of Operand	1	Operand Data
BIT SBC			, tadi oss or operand	'	Operand Data
CMP SUB					
STA	3	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Destination Address
		3	Destination Address	0	Data from Accumulator
LDS	4	1	Op Code Address	1	Op Code
LDX		2	Op Code Address + 1	1	Address of Operand
LDD		3	Address of Operand	1	Operand Data (High Order Byte)
		4	Operand Address + 1	1	Operand Data (Low Order Byte)
STS	4	1	Op Code Address	1	Op Code
STX		2	Op Code Address + 1	1	Address of Operand
STD		3	Address of Operand	0	Register Data (High Order Byte)
0.0		4	Address of Operand + 1	o	Register Data (Low Order Byte)
CPX	5	1	Op Code Address	1	Op Code
SUBD		2	Op Code Address + 1	1	Address of Operand
ADDD	1	3	Operand Address	1	Operand Data (High Order Byte)
		4	Operand Address + 1	1	Operand Data (Low Order Byte)
		5	Address Bus FFFF	1	Low Byte of Restart Vector
JSR	5	1	Op Code Address	1	Op Code
	1	2	Op Code Address + 1	1	Irrelevant Data
		3	Subroutine Address	li	First Subroutine Op Code
	1	4	Stack Pointer	Ö	Return Address (Low Order Byte)
	1	5	Stack Pointer + 1	0	Return Address (High Order Byte)

Table 14 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
XTENDED					
JMP	3	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Jump Address (High Order Byte)
		3	Op Code Address + 2	1	Jump Address (Low Order Byte)
ADC EOR	4	1	Op Code Address	1	Op Code
ADD LDA		2	Op Code Address + 1	1	Address of Operand (High Order Byte)
AND ORA		3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
BIT SBC		4	Address of Operand	1	Operand Data
CMP SUB					
STA	4	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Destination Address (High Order Byte)
	ŀ	3	Op Code Address + 2	1	Destination Address (Low Order Byte)
		4	Operand Destination Address	0	Data from Accumulator
LDS	5	1	Op Code Address	1	Op Code
LDX		2	Op Code Address + 1	1	Address of Operand (High Order Byte)
LDD		3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
		4	Address of Operand	1	Operand Data (High Order Byte)
		5	Address of Operand + 1	1	Operand Data (Low Order Byte)
STS	5	1	Op Code Address	1	Op Code
STX		2	Op Code Address + 1	1	Address of Operand (High Order Byte)
STD		3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
		4	Address of Operand	0	Operand Data (High Order Byte)
		5	Address of Operand + 1	0	Operand Data (Low Order Byte)
ASL LSR	6	1	Op Code Address	1	Op Code
ASR NEG		2	Op Code Address + 1	1	Address of Operand (High Order Byte)
CLR ROL		3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
COM ROR		4	Address of Operand	1	Current Operand Data
DEC TST*		5	Address Bus FFFF	1	Low Byte of Restart Vector
INC		6	Address of Operand	0	New Operand Data
CPX	6	1	Op Code Address	1	Op Code
SUBD		2	Op Code Address + 1	1	Operand Address (High Order Byte)
ADDD		3	Op Code Address + 2	1	Operand Address (Low Order Byte)
		4	Operand Address	1	Operand Data (High Order Byte)
		5	Operand Address + 1	1	Operand Data (Low Order Byte)
		6	Address Bus FFFF	1	Low Byte of Restart Vector
JSR	6	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Address of Subroutine (High Order Byte
		3	Op Code Address + 2	1	Address of Subroutine (Low Order Byte
		4	Subroutine Starting Address	1	Op Code of Next Instruction
		5	Stack Pointer	0	Return Address (Low Order Byte)
		6	Stack Pointer - 1	0	Return Address (High Order Byte)

[•] In the TST instruction, the line condition of the sixth cycle does the following: R/W = "High", AB = FFFF, DB = Low Byte of Reset Vector.

(Continued)



Table 14 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
NDEXED					Y
JMP	3	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
ADC EOR	4	1	Op Code Address	1	Op Code
ADD LDA		2	Op Code Address + 1	1	Offset
AND ORA		3	Address Bus FFFF	1	Low Byte of Restart Vector
BIT SBC		4	Index Register Plus Offset	1	Operand Data
CMP SUB					
STA	4	1	Op Code Address	1	Op Code
	1	2	Op Code Address + 1	1	Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register Plus Offset	0	Operand Data
LDS	5	1	Op Code Address	1	Op Code
LDX		2	Op Code Address + 1	1	Offset
LDD		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register Plus Offset	1	Operand Data (High Order Byte)
		5	Index Register Plus Offset + 1	1	Operand Data (Low Order Byte)
STS	5	1	Op Code Address	1	Op Code
STX		2	Op Code Address + 1	1	Offset
STD		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register Plus Offset	0	Operand Data (High Order Byte)
		5	Index Register Plus Offset + 1	0	Operand Data (Low Order Byte)
ASL LSR	6	1	Op Code Address	1	Op Code
ASR NEG		2	Op Code Address + 1	1	Offset
CLR ROL		3	Address Bus FFFF	1	Low Byte of Restart Vector
COM ROR		4	Index Register Plus Offset	1	Current Operand Data
DEC TST *		5	Address Bus FFFF	1	Low Byte of Restart Vector
INC		6	Index Register Plus Offset	0	New Operand Data
CPX	6	1	Op Code Address	1	Op Code
SUBD	1	2	Op Code Address + 1	1	Offset
ADDD		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register + Offset	1	Operand Data (High Order Byte)
		5	Index Register + Offset + 1	1	Operand Data (Low Order Byte)
		6	Address Bus FFFF	1	Low Byte of Restart Vector
JSR	6	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register + Offset	1	First Subroutine Op Code
		5	Stack Pointer	0	Return Address (Low Order Byte)
		6	Stack Pointer - 1	0	Return Address (High Order Byte)

[•] In the TST instruction, the line condition of the sixth cycle does the following: R/W = "High", AB = FFFF, DB = Low Byte of Reset Vector.

(Continued)

Table 14 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
IMPLIED					
ABA DAA SEC ASL DEC SEI ASR INC SEV CBA LSR TAB CLC NEG TAP CLI NOP TBA CLR ROL TPA CLV ROR TST COM SBA	2	1 2	Op Code Address Op Code Address + 1	1 1	Op Code Op Code of Next Instruction
ABX	3	1 2 3	Op Code Address Op Code Address + 1 Address Bus FFFF	1 1 1	Op Code Irrelevant Data Low Byte of Restart Vector
ASLD LSRD	3	1 2 3	Op Code Address Op Code Address + 1 Address Bus FFFF	1 1 1	Op Code Irrelevant Data Low Byte of Restart Vector
DES INS	3	1 2 3	Op Code Address Op Code Address + 1 Previous Register Contents	1 1 1	Op Code Op Code of Next Instruction Irrelevant Data
INX DEX	3	1 2 3	Op Code Address Op Code Address + 1 Address Bus FFFF	1 1 1	Op Code Op Code of Next Instruction Low Byte of Restart Vector
PSHA PSHB	3	1 2 3	Op Code Address Op Code Address + 1 Stack Pointer	1 1 0	Op Code Op Code of Next Instruction Accumulator Data
TSX	3	1 2 3	Op Code Address Op Code Address + 1 Stack Pointer	1 1 1	Op Code Op Code of Next Instruction Irrelevant Data
TXS	3	1 2 3	Op Code Address Op Code Address + 1 Address Bus FFFF	1 1 1	Op Code Op Code of Next Instruction Low Byte of Restart Vector
PULA PULB	4	1 2 3 4	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer + 1	1 1 1 1	Op Code Op Code of Next Instruction Irrelevant Data Operand Data from Stack
PSHX	4	1 2 3 4	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer + 1	1 1 0 0	Op Code Irrelevant Data Index Register (Low Order Byte) Index Register (High Order Byte)
PULX	5	1 2 3 4 5	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer + 1 Stack Pointer + 2	1 1 1 1	Op Code Irrelevant Data Irrelevant Data Index Register (High Order Byte) Index Register (Low Order Byte)
RTS	5	1 2 3 4	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer + 1 Stack Pointer + 2	1 1 1 1	Op Code Irrelevant Data Irrelevant Data Address of Next Instruction (High Order Byte) Address of Next Instruction (Low Order Byte)

(Continued)



Table 14 Cycle by Cycle Operation (Continued)

Address Mode & Instruction	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
WAI **	9	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Op Code of Next Instruction
	1	3	Stack Pointer	0	Return Address (Low Order Byte)
		4	Stack Pointer - 1	0	Return Address (High Order Byte)
		5	Stack Pointer – 2	0	Index Register (Low Order Byte)
		6	Stack Pointer – 3	0	Index Register (High Order Byte)
		7	Stack Pointer - 4	0	Contents of Accumulator A
		8	Stack Pointer - 5	0	Contents of Accumulator B
		9	Stack Pointer – 6	0	Contents of Cond. Code Register
MUL	10	1	Op Code Address	1	Op Code
	1	2	Op Code Address + 1	1	Irrelevant Data
		3	Address Bus FFFF	1	Low Byte of Restart Vector
	1	4	Address Bus FFFF	1	Low Byte of Restart Vector
	}	5	Address Bus FFFF	1	Low Byte of Restart Vector
	1	6	Address Bus FFFF	1	Low Byte of Restart Vector
	1	7	Address Bus FFFF	1	Low Byte of Restart Vector
	1	8	Address Bus FFFF	1	Low Byte of Restart Vector
	1	9	Address Bus FFFF	1	Low Byte of Restart Vector
		10	Address Bus FFFF	1	Low Byte of Restart Vector
RTI	10	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Irrelevant Data
		3	Stack Pointer	1	Irrelevant Data
		4	Stack Pointer + 1	1	Contents of Cond. Code Reg. from Stack
		5	Stack Pointer + 2	1	Contents of Accumulator B
				·	from Stack
		6	Stack Pointer + 3	1	Contents of Accumulator A from Stack
		7	Stack Pointer + 4	1	Index Register from Stack
		8	Stack Pointer + 5	1	(High Order Byte) Index Register from Stack
		9	Stack Pointer + 6	1	(Low Order Byte) Next Instruction Address from
					Stack (High Order Byte)
		10	Stack Pointer + 7	1	Next Instruction Address from Stack (Low Order Byte)
SWI	12	1	Op Code Address	1	Op Code
]	2	Op Code Address + 1	1	Irrelevant Data
		3	Stack Pointer	0	Return Address (Low Order Byte)
	1	4	Stack Pointer – 1	0	Return Address (High Order Byte)
	1	5	Stack Pointer – 2	0	Index Register (Low Order Byte)
		6	Stack Pointer - 3	0	Index Register (High Order Byte)
		7	Stack Pointer - 4	0	Contents of Accumulator A
		8	Stack Pointer - 5	0	Contents of Accumulator B
		9	Stack Pointer – 6	0	Contents of Cond. Code Register
		10	Stack Pointer – 7	1	Irrelevant Data
		11	Vector Address FFFA (Hex)	1	Address of Subroutine (High Order Byte)
		12	Vector Address FFFB (Hex)	1	Address of Subroutine (Low Order Byte)

^{**} While the MCU is in the "Wait" state, its bus state will appear as a series of the MCU reads of an address which is seven locations less than the original contents of the Stack Pointer. Contrary to the HD6800, none of the ports are driven to the high impedance state by a WAI instruction.

(Continued)



Table 14 Cycle by Cycle Operation (Continued)

Address Mode & Instruction	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
RELATIVE					
BCC BHT BNE	3	1	Op Code Address	1	Op Code
BCS BLE BPL		2	Op Code Address + 1	1	Branch Offset
BEQ BLS BRA BRN		3	Address Bus FFFF	1	Low Byte of Restart Vector
BGE BLT BVC					
BGT BMT BVS					
BSR	6	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Branch Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Subroutine Starting Address	1	Op Code of Next Instruction
		5	Stack Pointer	0	Return Address (Low Order Byte)
		6	Stack Pointer - 1	0	Return Address (High Order Byte)

SUMMARY OF UNDEFINED INSTRUCTIONS OPERA-

The MCU has 36 undefined instructions. When these are carried out, the contents of Register and Memory in MCU change at random.

When the op codes (4E, 5E) are used to execute, the MCU continues to increase the program counter and it will not stop until the Reset signal enters. These op codes are used to test the LSI.

Table 15 Op Codes Map

					HD68	P01 M	CROCO	MPUT	ER INS	STRUCT	IONS							1
ОР					4	ACC /	ACC	IND	IND EXT	ACCA or SP				ACCB or X				1
CODE						A B '		IND	EXI	IMM	DIR	IND	EXT	IMM	DIR	IND	EXT]
	HI	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	
LO		0	1	2	3	4	5	6	7	8	9	Α	В	С	Þ	E	F]
0000	0		SBA	BRA	TSX		NE	G			SUB							
0001	1	NOP	СВА	BRN	INS						СМР							
0010	2			вні	PULA (+1)						SBC							
0011	3			BLS	PULB (+1)		co	М			SUBD (+2)			•	ADDD (+2)			3
0100	4	LSRD (+1)		всс	DES		LS	R			AND							
0101	5	ASLD (+1)		BCS	TXS						BIT							
0110	6	TAP	TAB	BNE	PSHA		RC	R			LDA							
0111	7	TPA	TBA	BEQ	PSHB		AS	R			STA STA						7	
1000	8	INX (+1)		BVC	PULX (+2)		AS	L			EOR							
1001	9	DEX (+1)	DAA	BVS	RTS (+2)	ROL					ADC							
1010	Α	CLV		BPL	ABX		DE	C			ORA							
1011	В	SEV	ABA	вмі	RTI (+7)					ADD								В
1100	С	CLC		BGE	PSHX (+1)		IN	С			CPX (+2)			•	LDD (+1)			С
1101	D	SEC		BLT	MUL (+7)		TS	Т		BSR (+4)	JSR (+2)		(+1)) STD (+1))	D	
1110	Ε	CLI		BGT	WAI (+6)	JMP (-3)					LDS (+1)			*	LDX (+1)			E
1111	F	SEI		BLE	SWI (+9)	CLR				* (+1)	1	STS (+1) (+1) ST:			STX (+1)		F	
BYTE/C	YCLE	1/2	1/2	2/3	1/3	1/2 1/2 2/6 3/6		2/2	2/3	2/4	3/4	2/2	2/3	2/4	3/4	Γ		

(NOTES) 1. Undefined Op codes are marked with

3. The instructions shown below are all 3 bytes and are marked with "*".

Immediate addressing mode of SUBD, CPX, LDS, ADDD, LDD and LDX instructions, and undefined op codes. (8F, CD, CF).

4. The Op codes (4E, 5E) are 1 byte/∞ cycles instructions, and are marked with "**".

PRECAUTIONS WHEN EMULATING THE HD6801 FAMILY

The HD68P01 series has 8k-byte EPROM space internally in location \$E000 to \$FFFF. Note the following when emulating the HD6801S0 (2k-byte ROM on-chip) and the HD6801V0 (4k-byte ROM on-chip) with the HD68P01 series.

1) Mode 0, 1, 6

Table 16 shows the address which may be used for the internal ROM space.

Table 16

HD6801S0	\$F800 to \$FFFF (2k bytes)	
HD6801V0 ⁻	\$F000 to \$FFFF (4k bytes)	

Mode 0, 1 and 6 are expanded modes. When emulating the HD6801S0 and the HD6801V0, the addresses shown in Table 17 should not be used externally because they are the internal space in the EPROM on the package type. (See Fig. 26)

Table 17

HD6801S0	\$E000 to \$F7FF (6k bytes)
HD6801V0	\$E000 to \$EFFF (4k bytes)

(Example)

(Note 1) In Table 16, the following addresses are external like the ROM on-chip type:
\$FFF0 to \$FFFF in Mode 1

\$FFFE and \$FFFF (reset vector) just after releasing reset in Mode 0

(Note 2) In Mode 0, data will not appear at Port 3 if accessing the EPROM addresses. It is different from the ROM on-chip type.

2) Mode 5, 7

Table 18 shows the addresses which may be used for the internal ROM space without any limitations.

om space without any i

Table 18					
HD6801S0	\$F800 to \$FFFF (2k bytes)				
HD6801V0	\$F000 to \$FFFF (4k bytes)				

3) Mode 2, 3, 4

In these modes, the internal ROM is disable. The EPROM on the package type may be used equivalently as the ROM onchip type.




Figure 26 Memory Map Example when Emulating the HD6801S0 with the HD68P01M0 and the 4k Byte EPROM

Figure 26 shows an address map example when emulating the HD6801S0 with the HD68P01M0 and the 4k-byte EPROM in mode 0, 1 and 6. In the emulation of expanded modes, the addresses for memories and peripherals may be used externally in space A, but not in space B and C which are internal ad-

dresses in the EPROM on the package type.

Figure 27 and 28 show the memory maps when emulating the HD6801S0 and HD6801V0 with the EPROM on the package type and the EPROM.






Figure 27 Memory Map When Emulating the HD6801S0





Figure 28 Memory Map When Emulating the HD6801V0



■ PRECAUTION TO USE EPROM ON THE PACKAGE 8-BIT SINGLE-CHIP MICROCOMPUTER

As this microcomputer takes a special packaging type with pin sockets on its surface, pay attention to the followings;

- (1) Do not apply higher electro-static voltage or serge voltage etc. than maximum rating, or it may cause permanent damage to the device.
- (2) There are 28 pin sockets on its surface. When using 32k



Let the index-side four pins open. When using 24 pin EPROM, match its index and insert it into lower 24 pin sockets.

EPROM (24 pins), let the index-side four pins open.

- (3) When assembling this LSI into user's system products as well as the mask ROM type 8-bit single-chip microcomputer, pay attention to the followings to keep the good ohmic contact between EPROM pins and pin sockets.
 - (a). When soldering on a printed circuit board, etc., keep its condition under 250°C within 10 seconds. Over-time/ temperature may cause the bonding solder of socket pins to meet and the sockets may drop.
 - (b) Keep out detergent or coater from the pin sockets at aft-solder flux removal or board coating. The flux or coater may make pin socket contactivity worse.
 - (c) Avoid the permanent use of this LSI under the evervibratory place and system.
 - (d) Repeating insertion/removal of EPROMs may damage the contactivity of the pin sockets, so it is recommended to assemble new ones to your system products.
- (4) In order to perform the normal operation at 1.25 MHz, it is recommended to use the EPROM whose access time is less than 300 ns.

Ask our sales agent about anything unclear.

HD68P05V07 MCU (Microcomputer Unit)

The HD68P05V is the 8-bit Microcomputer Unit (MCU) which contains a CPU, on-chip clock, RAM, I/O and timer. It is designed for the user who needs an economical microcomputer with the proven capabilities of the HD6800-based instruction set. Setting EPROM on the package, this MCU has the equivalent function as the HD6805U and HD6805V. HD68P05V07 uses HN482732A as EPROM. The following are some of the hardware and software highlights of the MCU.


HARDWARE FEATURES

- 8-Bit Architecture
- 96 Bytes of RAM
- Memory Mapped I/O
- Internal 8-Bit Timer with 7-Bit Prescaler
- Vectored Interrupts External, Timer and Software
- 24 I/O Ports + 8 Input Port (8 Lines Directly Drive LEDs; 7 Bits Comparator Inputs)
- On-Chip Clock Circuit
- Master Reset
- Complete Development System Support by Evaluation Kit
- 5 Vdc Single Supply


SOFTWARE FEATURES

- Similar to HD6800
- Byte Efficient Instruction Set
- Easy to Program
- True Bit Manipulation
- Bit Test and Branch Instructions
- Versatile Interrupt Handing
- Powerful Indexed Addressing for Tables
- Full Set of Conditional Branches
- Memory Usable as Registers/Flags
- Single Instruction Memory Examine/Change
- 10 Powerful Addressing Modes
- All Addressing Modes Apply to ROM, RAM and I/O
- Compatible Instruction Set with HD6805

Note) EPROM is not attached to the MCU.




PIN ARRANGEMENT



(Top View)

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ~ +7.0	V
Input Voltage (EXCEPT TIMER)	., +	-0.3 ~ +7.0	٧
Input Voltage (TIMER)	V _{in}	-0.3 ∼ +12.0	V
Operating Temperature	Topr	0 ~+70	°C
Storage Temperature	T _{stg}	- 55 ∼ +150	°C

^{*} With respect to VSS (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS (V_{CC}=5.25V \pm 0.5V, V_{SS}=GND, Ta=0 $^{\sim}$ +70 $^{\circ}$ C, unless otherwise noted.)

Item		Symbol	Test Condition	min	typ	max	Unit
	RES			4.0	_	V _{cc}	٧
Input "High" Voltage Input "Low" Voltage Power Dissipation Low Voltage Recover	INT	V _{IH}		3.0	_	V _{cc}	٧
	All Other	1		2.0	_	V _{cc}	٧
I	RES	V ₁ L		-0.3		0.8	٧
	INT			-0.3	_	0.8	٧
input Low vortage	XTAL (Crystal Mode)			-0.3	_	0.6	٧
	All Other			-0.3	_	0.8	٧
Power Dissipation		P _D		-	-	700	mW
Low Voltage Recover		LVR		-	_	4.75	٧
Input Leak Current	TIMER			-20	_	20	μΑ
	INT	1,,	V _{in} =0.4V~V _{CC}	-50	_	50	μΑ
	XTAL (Crystal Mode)			-1200		0	μΑ

• AC CHARACTERISTICS (V_{CC}=5.25V ± 0.5V, V_{SS}=GND, Ta=0~+70°C, unless otherwise noted.)


	Item	Symbol	Test Condition	min	typ	max	Unit
Clock Frequency		f _{cl}		0.4		4.0	MHz
Cycle Time		t _{cyc}		1.0	_	10	μs
INT Pulse Width		t _{IWL}		t _{cyc} + 250	_	-	ns
RES Pulse Width		t _{RWL}		t _{cyc} + 250	_	_	ns
TIMER Pulse Width		t _{TWL}		t _{cyc} + 250	_	-	ns
Oscillation Start-up 1	Fime (Crystal Mode)	tosc	$C_L = 22pF \pm 20\%$, $R_S = 60\Omega$ max.	-	_	100	ms
Delay Time Reset		tRHL	External Cap. = 2.2 μF	100	_	_	ms
Input Capacitance	EXTAL		\/ -0\/	-	_	35	pF
input Capacitance	All Other	C _{in}	V _{in} =0V	_	_	12.5	pF

 PORT ELECTRICAL CH. 	ARACTERISTICS (Vcc :	$= 5.25V \pm 0.5V$, $V_{SS} = GND$, Ta ≈ 0 ~ +70°(C, unless otherwise noted.)
---	----------------------	-------------------------------------	------------------	-----------------------------

Item		Symbol	Test Condition	min	typ	max	Unit
	Port A		I _{OH} = -10 μA	3.5	_	-	V
	POILA		I _{OH} = -100 μA	2.4	_	_	V
Output "High" Voltage	Port B	V _{OH}	I _{OH} = -200 μA	2.4	_	-	V
	POIL B		I _{OH} = -1 mA	1.5	_	_	V
	Port C		I _{OH} = -100 μA	2.4	_	-	V
	Port A and C		I _{OL} = 1.6 mA	_	_	0.4	V
Output "Low" Voltage	Down D	VoL	I _{OL} = 3.2 mA	_		0.4	V
	Port B		I _{OL} = 10 mA	_	-	1.0	V
Input "High" Voltage	Port A, B, C,	ViH		2.0	_	Vcc	V
Input "Low" Voltage	and D*	VIL		-0.3	-	0.8	V
		IIL	V _{in} = 0.8V	500	_	_	μΑ
Input Leak Current	Port A		V _{in} = 2V	-300	_	_	μΑ
	Port B, C, and D		V _{in} = 0.4V ~ V _{CC}	- 20	_	20	μΑ
Input "High" Voltage	Port D** $(D_0 \sim D_6)$	V _{IH}		_	V _{TH} +0.2	_	v
Input "Low" Voltage	Port D** $(D_0 \sim D_6)$	V _{IL}		_	V _{TH} -0.2		V
Threshold Voltage	Port D**(D ₇)	V _{TH}		0		0.8×V _{CC}	V

^{*} Port D as digital input

^{**} Port D as analog input



(NOTE) 1. Load capacitance includes the floating capacitance of the probe and the jig etc.

2. All diodes are 1S2074 (H) or equivalent.

Figure 1 Bus Timing Test Loads

■ SIGNAL DESCRIPTION

The input and output signals for the MCU, shown in PIN ARRANGEMENT, are described in the following paragraphs.

V_{CC} and V_{SS}

Power is supplied to the MCU using these two pins. V_{CC} is +5.25V ±0.5V. V_{SS} is the ground connection.

• INT

This pin provides the capability for asynchronously applying an external interrupt to the MCU. Refer to INTERRUPTS for additional information.

XTAL and EXTAL

These pins provide connections for the on-chip clock circuit. A crystal (AT cut, 4 MHz maximum) can be connected to these pins to provide a system clock with various stability. Refer to INTERNAL OSCILLATOR for recommendations about these

inputs.

• TIMER

This pin allows an external input to be used to decrement the internal timer circuitry. Refer to TIMER for additional information about the timer circuitry.

• RES

This pin allows resetting of the MCU. Refer to RESETS for additional information.

NUM

This pin is not for user application and should be connected to $\ensuremath{V_{SS}}\xspace$.

® HITACHI

• Input/Output Lines $(A_0 \sim A_7, B_0 \sim B_7, C_0 \sim C_7)$

These 24 lines are arranged into three 8-bit ports (A, B and C). All lines are programmable as either inputs or outputs under software control of the Data Direction Register (DDR). Refer to INPUT/OUTPUT for additional information.

Input Lines (D₀ ~ D₇)

These are 8-bit input lines, which has two functions. Firstly, these are TTL compatible inputs, in location \$003. The other function of them is 7 bits comparator in location \$007. Refer to INPUT for more detail.

REGISTERS

The MCU has five registers available to the programmer. They are shown in Figure 2 and are explained in the following paragraphs.




Figure 2 Programming Model

Accumulator (A)

The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.

Index Register (X)

The index register is an 8-bit register used for the indexed addressing mode. It contains an 8-bit address that may be added to an offset value to create an effective address. The index register can also be used for limited calculations and data manipulations when using read/modify/write instructions. When not required by a code sequence being executed, the index register can be used as a temporary storage area.

Program Counter (PC)

The program counter is a 13-bit register that contains the address of the next instruction to be executed.

Stack Pointer (SP)

The stack pointer is a 13-bit register that contains the address of the next free location on the stack. Initially, the stack pointer is set to location \$007F and is decremented as data is being pushed onto the stack and incremented as data is being pulled from the stack. The six most significant bits of the stack pointer are permanently set to 00000011. During an MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set to location \$007F. Subroutines and interrupts may be nested down to location \$0061 which allows the programmer to use up to 15 levels of subroutine calls.

Condition Code Register (CC)

The condition code register is a 5-bit register in which each bit is used to indicate or flag the results of the instruction just executed. These bits can be individually tested by a program and specific action taken as a result of their state. Each individual condition code register bit is explained in the following paragraphs.

Half Carry (H)

Used during arithmetic operations (ADD and ADC) to indicate that a carry occurred between bits 3 and 4.

Interrupt (I)

This bit is set to mask the timer and external interrupt (INT). If an interrupt occurs while this bit is set it is latched and will be processed as soon as the interrupt bit is reset.

Negative (N)

Used to indicate that the result of the last arithmetic, logical or data manipulation was negative (bit 7 in result equal to a logical one).

Zero (Z)


Used to indicate that the result of the last arithmetic, logical or data manipulation was zero.

Carry/Borrow (C)

Used to indicate that a carry or borrow out of the arithmetic logic unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions, shifts, and rotates.

■ TIMER

The MCU timer circuitry is shown in Figure 3. The 8-bit counter, the Timer Data Register (TDR), is loaded under program control and counts down toward zero as soon as the clock input is applied. When the timer reaches zero, the timer interrupt request bit (bit 7) in the Timer Control Register (TCR) set. The MCU responds to this interrpt by saving the present CPU state on the stack, fetching the timer interrupt vector from locations \$0FF8 and \$0FF9 and executing the interrupt routine. The timer interrupt can be masked by setting the timer



interrupt mask bit (bit 6) in the TCR. The interrupt bit (I bit) in the Condition Code Register also prevents a timer interrupt from being processed.

The clock input to the timer can be from an external source applied to the TIMER input pin or it can be the internal ϕ_2 signal. When the ϕ_2 signal is used as the source, it can be gated by an input applied to the TIMER input pin allowing the user to easily perform pulse-width measurements. A prescaler option can be applied to the clock input that extends the timing interval up to a maximum of 128 counts before decrementing the counter (TDR). The timer continues to count past zero, falling through to \$FF from zero and then continuing the count. Thus, the counter (TDR) can be read at any time by reading the TDR. This allows a program to determine the length of time since a time interrupt has occurred and not disturb the counting process.

The TDR is 8-bit read/write register in location \$008. At power-up or reset, the TDR and the prescaler are initialize with all logical ones.

The timer interrupt request bit (bit 7 of the TCR) is set by hardware when timer count reaches zero, and is cleared by program or by hardware reset. The bit 6 of the TCR is writable by program. Both of those bits can be read by MPU.

The bit 5 and bit 4 of the TCR select a clock input source. The selections are shown in Table 1. Bit 3 is not used. Bit 2, bit 1 and bit 0 are used to select the prescaler dividing ratio, shown in Table 2. At reset, an internal clock by the TIMER input pin is selected as clock source and "÷ 1 mode" is selected as the prescaler dividing ratio.

(NOTE) If the MCU Timer is not used, the TIMER input pin must be grounded.

Table 1 Selection of Clock Input Source

Timer Control Register (TCR)			Clock Input Source
	Bit 5	Bit 4	
_	0	0	
_	0	1	ϕ_2 (Internal Clock) ^(Note 2)
-	1	0	
_	1	1	TIMER Input Pin

(NOTE) 1. 0.0 and 1.0 are not usable in mask option of 6805 2. The TIMER input pin must be tied to V_{CC} , for uncontrolled ϕ_2 clock.

Table 2 Selection of Prescaler Dividing Ratio

• • •	mer Cont gister (TC		Prescaler Dividing Ratio
Bit 2	Bit 2 Bit 1 Bit 0		
0	0	0	Prescaler ÷ 1
0	0	1	Prescaler ÷ 2
0	1	0	Prescaler ÷ 4
0	1	1	Prescaler ÷ 8
1	0	0	Prescaler ÷ 16
1	0	1	Prescaler ÷ 32
1	1	0	Prescaler ÷ 64
1	1	1	Prescaler ÷ 128

RESETS

The MCU can be reset two ways; by initial power-up and by the external reset input (RES), see Figure 4. All the I/O ports are initialized to input mode (DDRs are cleared) during reset.

During power-up, a minimum 100 milliseconds is needed before allowing the RES input to go "High".

This time allows the internal crystal oscillator to stabilize. Connecting a capacitor to the **RES** input, as shown in Figure 5, typically provides sufficient delay.




Figure 4 Power and RES Timing




Figure 5 Power Up Reset Delay Circuit

■ INTERNAL OSCILLATOR

The internal oscillator circuit is designed to require a minimum of external components. The use of a crystal (AT cut, 4 MHz max) is sufficient to drive the internal oscillator with various stability. The different connection methods are shown in Figure 6. Crystal specifications are given in Figure 7.





Figure 6 Internal Oscillator



AT - Cut Parallel Resonance Crystal C_p = 7 pF max.

 $C_0 = 7 \text{ pr}$ f = 4 MHz

R_S = 60 Ω max


Figure 7 Crystal Parameters

INTERRUPTS

The MCU can be interrupted three different ways: through the external interrupt (INT) input pin, the internal timer interrupt request, and a software interrupt instruction (SWI). When any interrupt occurs, processing is suspended, the present CPU state is pushed onto the stack in the order shown in Fig. 8, the interrupt bit (I) in the Condition Code Register is set, the address of the interrupt routine is obtained from the appropriate interrupt vector address, and the interrupt routine is executed. Since the stack pointer decrements during pushes, the low order byte (PCL) of the program counter is stacked first; then the high order five bits (PCH) are stacked. This ensures that the program counter is loaded correctly as the stack pointer increments when it pulls data from the stack, A subroutine call will canse

only the program counter (PCH, PCL) contents to be pushed onto the stack. This interrupt bit (I) in the condition code register is set, the address of the interrupt routine is obtained from the appropriate interrupt vector addrdss, and the interrupt routine is executed. The interrupt service routines normally end with a return from interrupt (RTI) instruction which allows the MCU to resume processing of the program prior to the interrupt. Table 3 provides a listing of the interrupts, their priority, and the vector address that contain the starting address of the appropriate interrupt routine.

A flowchart of the interrupt processing sequence is given in Fig. 9.



* For subroutine calls, only PCH and PCL are stacked.

Figure 8 Interrupt Stacking Order

Table 3 Interrupt Priorities


_		Interrupt	Priority	Vector Address
	N	RES	1	\$0FFE and \$0FFF
İ		SWI	2	\$0FFC and \$0FFD
	Set I But	INT	3	\$0FFA and \$0FFB
Reset	Set I Bit	TIMER	4	\$0FF8 and \$0FF9
1 → I 7F → SP 0 → DDR's CLR INT Logic FF → Timer 7F → Prescaler 7F → TCR Loed PC From Reset: \$0FFE, \$0FFF	Clear INT Edge N TCR 6 = 0 TCR? = 1 N Fetch Instruction Execute Instruction	Stack PC, X, A, CC 1 1 Load PC From SWI: \$0FFC, \$0FFB INT: \$0FFA, \$0FFB TIMER: \$0FFB, \$0FFB		

Figure 9 Interrupt Processing Flowchart




INPUT/OUTPUT


There are 24 input/output pins. All pins are programmable as either inputs or outputs under software control of the corresponding Data Direction Register (DDR). When programmed as outputs, the latched output data is readable as input data, regardless of the logic levels at the output pin due to output loading (see Fig. 10). When Port B is programmed for outputs, it is capable of sinking 10mA on each pin (VOL = 1V max). All input/output lines are TTL compatible as both inputs and outputs. Port A is CMOS compatible as outputs, and Port B and C are CMOS compatible as inputs. Figure 11 provides some examples of port connections.



Data Direction Register Bit	Output Data Bit	Output State	Input to MCU
1	0	0	0
1	1	1	1
0	*	3-State	Pin


Figure 10 Typical Port I/O Circuitry






Port A Programmed as output(s), driving CMOS and TTL Load directly. (a)

Port B Programmed as output(s), driving Darlington base directly. (h)



Port B Programmed as output(s), driving LED(s) directly.



Port C Programmed as output(s), driving CMOS loads, using external pull-up resistors. (4)

Figure 11 Typical Port Connections


INPUT


Port D can be used as either 8 TTL compatible inputs or 1 threshold input and 7 analog inputs pins. Fig. 12 (a) shows the construction of port D. The Port D register at location \$003 stores TTL compatible inputs, and those in location \$007 store the result of comparison Do to Do inputs with D7 threshold input. Port D has not only the conventional function as inputs but also voltage-comparison function. Applying the latter, can easily check that 7 analog input electric potential max. exceeds the limit with the construction shown in Fig. 12 (b). Also, using one output pin of MCU, after external capacity is discharged at the preset state, charge the CR circuit of long enough time constant, apply the charging curve to the D7 pin. The construction described above is shown in Fig. 12 (c). The compared result of Do to Do is regularly monitored, which gives the analog input electric potential applied to Do to Do pins from inverted time. This method enables 7 inputs to be converted from analog to digital. Furthermore, combination of two functions gives 3 level voltages from Do to Do. Fig. 12 (d) provides the example when V_{TH} is set to 3.5V.

BIT MANIPULATION

The MCU has the ability to set or clear any single random access memory or input/output bit (except the data direction registers) with a single instruction (BSET, BCLR). Any bit in the page zero read only memory can be tested, using the BRSET and BRCLR instructions, and the program branches as a result of its state. This capability to work with any bit in RAM, ROM or I/O allows the user to have individual flags in RAM or to handle single I/O bits as control lines. The example in Figure 13 illustrates the usefulness of the bit manipulation and test instructions. Assume that bit 0 of port A is connected to a zero crossing detector circuit and that bit 1 of port A is connected to the trigger of a TRIAC which power the controlled hardware.

This program, which uses only seven ROM locations, provides turn-on of the TRIAC within 14 microseconds of the zero crossing. The timer could also be incorporated to provide turnon at some later time which would permit pulse-width modulation of the controlled power.





Input Voltage	(\$003)	(\$007)
0V ~ 0.8V	0	0
2.0V ~ 3.3V	1	0
3.7V ~ V _{CC}	1	1

(d) Application to 3 levels input

Figure 12 Configuration and Application of Port D




Figure 13 Bit Manipulation Example

ADDRESSING MODES

The MCU has ten addressing modes available for use by the programmer. They are explained and illustrated briefly in the following paragraphs.

Immediate

Refer to Figure 14. The immediate addressing mode accesses constants which do not change during program execution. Such instructions are two bytes long. The effective address (EA) is the PC and the operand is fetched from the byte following the opcode.

Direct

Refer to Figure 15. In direct addressing, the address of the operand is contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes in memory. All RAM space, I/O registers and 128 bytes of ROM are located in page zero to take advantage of this efficient memory addressing mode.

Extended

Refer to Figure 16. Extended addressing is used to reference any location in memory space. The EA is the contents of the two bytes following the opcode. Extended addressing instructions are three bytes long.

Relative

Refer to Figure 17. The relative addressing mode applies only to the branch instructions. In this mode the contents of the byte following the opcode is added to the program counter when the branch is taken. EA=(PC)+2+Rel. Rel is the contents of the location following the instruction opcode with bit 7 being the sign bit. If the branch is not taken Rel=0, when a branch takes place, the program goes to somewhere within the range of +129 bytes to -127 of the present instruction. These instructions are two bytes long.

Indexed (No Offset)

Refer to Figure 18. This mode of addressing accesses the lowest 256 bytes of memory. These instructions are one byte long and their EA is the contents of the index register.

• Indexed (8-bit Offset)

Refer to Figure 19. The EA is calculated by adding the contents of the byte following the opcode to the contents of the index register. In this mode, 511 low memory locations are accessable. These instructions occupy two bytes.

Indexed (16-bit Offset)

Refer to Figure 20. This addressing mode calculates the EA by adding the contents of the two bytes following the opcode to the index register. Thus, the entire memory space may be accessed. Instructions which use this addressing mode are three bytes long.

Bit Set/Clear

Refer to Figure 21. This mode of addressing applies to instructions which can set or clear any bit on page zero. The lower three bits in the opcode specify the bit to be set or cleared while the byte following the opcode specifies the address in page zero.

Bit Test and Branch

Refer to Figure 22. This mode of addressing applies to instructions which can test any bit in the first 256 locations (\$00-\$FF) and branch to any location relative to the PC. The byte to be tested is addressed by the byte following the opcode. The individual bit within that byte to be tested is addressed by the lower three bits of the opcode. The third byte is the relative address to be added to the program counter if the branch condition is met. These instructions are three bytes long. The value of the bit tested is written to the carry bit in the condition code register.

Implied

Refer to Figure 23. The implied mode of addressing has no EA. All the information necessary to execute an instruction is contained in the opcode. Direct operations on the accumulator and the index register are included in this mode of addressing. In addition, control instructions such as SWI, RTI belong to this group. All implied addressing instructions are one byte long.

INSTRUCTION SET

The MCU has a set of 59 basic instructions. They can be divided into five different types: register/memory, read/modify/write, branch, bit manipulation, and control. The following paragraphs briefly explain each type. All the instructions within a given type are presented in individual tables.

Register/Memory Instructions

Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to Table 4.

Read/Modify/Write Instructions

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read/modify/write instructions since it does not perform the write. Refer to Table 5

Branch Instructions

The branch instructions cause a branch from the program when a certain condition is met. Refer to Table 6.

Bit Manipulation Instructions

These instructions are used on any bit in the first 256 bytes of the memory. One group either sets or clears. The other group performs the bit test and branch operations. Refer to Table 7.

Control Instructions

The control instructions control the MCU operations during program execution. Refer to Table 8.

Alphabetical Listing

The complete instruction set is given in alphabetical order in Table 9.

Opcode Map

Table 10 is an opcode map for the instructions used on the






Figure 14 Immediate Addressing Example




Figure 15 Direct Addressing Example






Figure 16 Extended Addressing Example




Figure 17 Relative Addressing Example






Figure 18 Indexed (No Offset) Addressing Example




Figure 19 Indexed (8-Bit Offset) Addressing Example




Figure 20 Indexed (16-Bit Offset) Addressing Example




Figure 21 Bit Set/Clear Addressing Example




Figure 22 Bit Test and Branch Addressing Example




Figure 23 Implied Addressing Example

Table 4 Register/Memory Instructions

		Addressing Modes																	
Function	Mnemonic	j.	mmedia	te		Direct		Extended		ì	Indexed No Offs	_	Indexed (8-Bit Offset)			Indexed (16-Bit Offset)			
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycle:
Load A from Memory	LDA	A6	2	2	В6	2	4	C6	3	5	F6	1	4	E6	2	5	D6	3	6
Load X from Memory	LDX	AE	2	2	BE	2	4	CE	3	5	FE	1	4	EE	2	5	DE	3	6
Store A in Memory	STA	-	-	_	В7	2	5	C7	3	6	F7	1	5	E7	2	6	D7	3	7
Store X in Memory	STX	-	-	_	BF	2	5	CF	3	6	FF	1	5	EF	2	6	DF	3	7
Add Memory to A	ADD	AB	2	2	ВВ	2	4	СВ	3	5	FB	1	4	EB	2	5	DB	3	6
Add Memory and Carry to A	ADC	А9	2	2	В9	2	4	C9	3	5	F9	1	4	E9	2	5	D9	3	6
Subtract Memory	SUB	A0	2	2	В0	2	4	CO	3	5	F0	1	4	E0	2	5	D0	3	6
Subtract Memory from A with Borrow	SBC	A2	2	2	В2	2	4	C2	3	5	F2	1	4	E2	2	5	D2	3	6
AND Memory to A	AND	A4	2	2	B4	2	4	C4	3	5	F4	1	4	E4	2	5	D4	3	6
OR Memory with A	ORA	AA	2	2	ВА	2	4	CA	3	5	FA	1	4	EA	2	5	DA	3	6
Exclusive OR Memory with A	ECR	A8	2	2	В8	2	a	С8	3	5	F8	1	4	E8	2	5	D8	3	6
Arithmetic Compare A with Memory	СМР	A1	2	2	В1	2	4	C1	3	5	F1	1	4	E1	2	5	D1	3	6
Arithmetic Compare X with Memory	СРХ	А3	2	2	В3	2	4	С3	3	5	F3	1	4	E3	2	5	D3	3	6
Bit Test Memory with A (Logical Compare)	віт	A 5	2	2	85	2	4	C5	3	5	F5	1	4	E5	2	5	D5	3	6
Jump Unconditional	JMP	-	-	-	вс	2	3	СС	3	4	FC	1	3	EC	2	4	DC	3	5
Jump to Subroutine	JSR	-	_	_	BD	2	7	CD	3	8	FD	1	7	ED	2	8	DD	3	9

Table 5 Read/Modify/Write Instructions

		Addressing Modes														
Function	Mnemonic	Im	plied (A)	Implied (X)			Direct			Indexed (No Offset)			Indexed (8-Bit Offset)		
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes			# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Increment	INC	4C	1	4	5C	1	4	3C	2	6	7C	1	6	6C	2	7
Decrement	DEC	4A	1	4	5A	1	4	3A	2	6	7A	1	6	6A	2	7
Clear	CLR	4F	1	4	5F	1	4	3F	2	6	7F	1	6	6F	2	7
Complement	сом	43	1	4	53	1	4	33	2	6	73	1	6	63	2	7
Negate (2's Complement)	NEG	40	1	4	50	1	4	30	2	6	70	1	6	60	2	7
Rotate Left Thru Carry	ROL	49	1	4	59	1	4	39	2	6	79	1	6	69	2	7
Rotate Right Thru Carry	ROR	46	1	4	56	1	4	36	2	6	76	1	6	66	2	7
Logical Shift Left	LSL	48	1	4	58	1	4	38	2	6	78	1	6	68	2	7
Logical Shift Right	LSR	44	1	4	54	1	4	34	2	6	74	1	6	64	2	7
Arithmetic Shift Right	ASR	47	1	4	57	1	4	37	2	6	77	1	6	67	2	7
Arithmetic Shift Left	ASL	48	1	4	58	1	4	38	2	6	78	1	6	68	2	7
Test for Negative or Zero	TST	4D	1	4	5D	1	4	3D	2	6	7D	1	6	6D	2	7

Table 6 Branch Instructions

		Rela	tive Addressing I	Mode
Function	Mnemonic	Op Code	# Bytes	# Cycles
Branch Always	BRA	20	2	4
Branch Never	BRN	21	2	4
Branch IF Higher	ВНІ	22	2	4
Branch IF Lower or Same	BLS	23	2	4
Branch IF Carry Clear	BCC	24	2	4
(Branch IF Higher or Same)	(BHS)	24	2	4
Branch IF Carry Set	BCS	25	2	4
(Branch IF Lower)	(BLO)	25	2	4
Branch IF Not Equal	BNE	26	2	4
Branch IF Equal	BEQ	27	2	4
Branch IF Half Carry Clear	внсс	28	2	4
Branch IF Half Carry Set	BHCS	29	2	4
Branch IF Plus	BPL	2A	2	4
Branch IF Minus	BMI	2B	2	4
Branch IF Interrupt Mask Bit is Clear	ВМС	2C	2	4
Branch IF Interrupt Mask Bit is Set	BMS	2D	2	4
Branch IF Interrupt Line is Low	BIL	2E	2	4
Branch IF Interrupt Line is High	ВІН	2F	2	4
Branch to Subroutine	BSR	AD	2	8

Table 7 Bit Manipulation Instructions

		Addressing Modes								
Function	Mnemonic	E	Bit Set/Clear		Bit Test and Branch					
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles			
Branch IF Bit n is set	BRSET n (n=0 7)	_	_	_	2•n	3	10			
Branch IF Bit n is clear	BRCLR n (n=07)	_	_	-	01+2•n	3	10			
Set Bit n	BSET n (n=0 7)	10+2•n	2	7	_	_	_			
Clear bit n	BCLR n (n=0 7)	11+2•n	2	7	-	-	_			

Table 8 Control Instructions

			Implied	
Function	Mnemonic	Op Code	# Bytes	# Cycles
Transfer A to X	TAX	97	1	2
Transfer X to A	TXA	9F	1	2
Set Carry Bit	SEC	99	1	2
Clear Carry Bit	CLC	98	1	2
Set Interrupt Mask Bit	SEI	9B	1	2
Clear Interrupt Mask Bit	CLI	9A	1	2
Software Interrupt	SWI	83	1	11
Return from Subroutine	RTS	81	1	6
Return from Interrupt	RTI	80	1	9
Reset Stack Pointer	RSP	9C	1	2
No-Operation	NOP	9D	1	2

Table 9 Instruction Set

						Address	ing Modes	3			Conditi			Cod	e
Mnemonic	Implied	Imme- diate	Direct	Ex- tended	Re- lative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/ Clear	Bit Test & Branch	н	1	N	z	С
ADC		×	×	×		×	×	×			Λ	•	٨	Λ	Λ
ADD		×	×	×		×	×	×			Λ	•	Λ	٨	Λ
AND		×	×	×		×	×	×			•	•	Λ	٨	•
ASL	×		×			х	×				•	•	Λ	Λ	Λ
ASR	×		×			×	×				•	•	Λ	٨	٨
всс					×						•	•	•	•	•
BCLR									×		•	•	•	•	•
BCS					×						•	•	•	•	•
BEQ					×						•	•	•	•	•
внсс					×						•	•	•	•	•
BHCS					×						•	•	•	•	•
ВНІ					×						•	•	•	•	•
BHS					×						•	•	•	•	•
ВІН					×						•	•	•	•	•
BIL					х						•	•	•	•	•
BIT		×	×	×		×	×	×			•	•	Λ	٨	•
BLO					×						•	•	•	•	•
BLS					×						•	•	•	•	•
ВМС					х					-	•	•	•	•	•
BMI					x						•	•	•	•	•
BMS	 -			İ	×					 	•	•	•	•	•
BNE					x		 				•	•	•	•	•
BPL					x						•	•	•	•	•
BRA			-		×						•	•	•	•	•
BRN	-				×	 	 			 	•			•	•
BRCLR	1	-	 	-			 			×	•	•	•	•	^
BRSET			 	 		<u> </u>	 			×	•	•	•	•	1
BSET	 					 	 		×	<u> </u>	•	•	•	•	•
BSR			 		×	 					•	•		•	•
CLC	×		ł ·		^					 	•	•	•	•	0
CLI	×		 							 	•	0	•	•	•
ÇLR	×		×			×	×				•	•	0	1	•
CMP	 ^	×	×	x		×	×	×		-	•	•	\ \ \	\ \ \	+
COM	×		×	 ^ -		×	×	<u> </u>		 	•	•			\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
CPX	^	×	×	×		×	×	×			•	-	^	^	<u> </u>
DEC	×		×	<u> </u>		×	×	<u> </u>			•	•	\	^	•
EOR	+-^-	×	 	×		X	×	×		 	•	•	 ^		-
INC	×		×			×	×	<u> </u>		 	•	-	1	<u>^</u>	•
	 ^					×		×		 	•	•	·	•	•
JMP	_		X	×		 	X			 				•	+
JSR	 	,	X	×		×	X	X		 	•	•	•		•
LDA	-	X	X	×			X	X		-	•	•	<u> </u>	^	•
LDX	<u> </u>	×	×	×	L	×	×	×	L	<u> </u>	•	•		Λ	•

Condition Code Symbols:

H Half Carry (From Bit 3)
I Interrupt Mask
N Negative (Sign Bit)
Z Zero

Carry Borrow Test and Set if True, Cleared Otherwise Not Affected

(to be continued)



Table 9 Instruction Set

			А	ddressing	Modes						(ond	ition	Cod	Code	
Mnemonic	Implied	Imme- diate	Direct	Ex- tended	Re- lative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/ Clear	Bit Test & Branch	н	ı	N	z	С	
LSL	×		×			×	×				•	•	^	^	Λ	
LSR	×		×			×	×				•	•	0	^	Λ	
NEG	×		×			×	×				•	•	٨	Λ	^	
NOP	×										•	•	•	•	•	
ORA		×	х	×		×	x	×			•	•	٨	Λ	•	
ROL	×		х			×	×				•	•	Λ	^	Λ	
ROR	×		×			×	×				•	•	٨	^	^	
RSP	×										•	•	•	•	•	
RTI	×										?	?	?	?	?	
RTS	×										•	•	•	•	•	
SBC		×	×	×		×	×	×			•	•	٨	^	^	
SEC	×										•	•	•	•	1	
SEI	×										•	1	•	•	•	
STA			×	×		×	×	×			•	•	٨	^	•	
STX			×	×		×	×	×			•	•	Λ		•	
SUB		×	×	×		×	×	х			•	•	٨	\wedge	1	
SWI	×										•	1	•	•	•	
TAX	×										•	•	•	•	•	
TST	×		×			×	×		1		•	•	^	_	•	
TXA	×										•	•	•	•	•	

Condition Code Symbols.

H Half Carry (From Bit 3)
I Interrupt Mask
N Negative (Sign Bit)
Z Zero

Carry/Borrow Test and Set if True, Cleared Otherwise Not Affected Load CC Register From Stack

Table	10	Opcode	Man

	Bit Manip	oulation	Branch		Read/	Modify/V	Vrite		Cor	trol			Reg	ster/Men	nory			
	Test & Branch	Set/ Clear	Rel	DIR	Α	×	,X1	,X0	IMP	IMP	IMM	DIR	EXT	,X2	,X1	,xo		
	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	+	HIGH
0	BRSET0	BSET0	BRA			NEG			RTI*	_				SUB			0	
1	BRCLRO	BCLRO	BRN			_			RTS*	-				CMP			1	
2	BRSET1	BSET1	вні			-			_	_				SBC			2	
3	BRCLR1	BCLR1	BLS			COM			SWI*	_				CPX			3	L
4	BRSET2	BSET2	всс			LSR			_	_				AND			4	0
5	BRCLR2	BCLR2	BCS			_			_	_				BIT			5	w
6	BRSET3	BSET3	BNE			ROR			-	_				LDA			6	
7	BRCLR3	BCLR3	BEQ			ASR			_	TAX	_			STA(+	1)		7	
8	BRSET4	BSET4	внсс			LSL/A	SL			CLC				EOR			8	
9	BRCLR4	BCLR4	BHCS			ROL			_	SEC				ADC			9	
Α	BRSET5	BSET5	BPL			DEC			_	CLI				ORA			Α	
В	BRCLR5	BCLR5	вмі			_			_	SEI				ADD			В	
C	BRSET6	BSET6	вмс			INC			_	RSP				JMP(~	1)		С	
D	BRCLR6	BCLR6	BMS			TST			_	NOP	BSR*			JSR(-3	3)		D	
E	BRSET7	BSET7	BIL						_					LDX			E	
F	BRCLR7	BCLR7	він			CLR			_	TXA	_			STX(+	1)		F	
	3/10	2/7	2/4	2/6	1/4	1/4	2/7	1/6	1/*	1/2	2/2	2/4	3/5	3/6	2/5	1/4		

(NOTE) 1. Undefined opcodes are marked with "-".

The number at the bottom of each column denote the number of bytes and the number of cycles required (Bytes/Cycles).
 Mnemonics followed by a "*" require a different number of cycles as follows:

RTI 9 RTS 6 SWI 11 BSR 8

3. () indicate that the number in parenthesis must be added to the cycle count for that instruction.


■ HD68P05V USED AS ROM-ON-CHIP HD6805U/V

When using the HD68P05V for the HD6805U (2k ROM) or the HD6805V (4k ROM), take the memory configuration shown in Figure 25 (a) or (b). "Not Used" or "Self Test" (\$F80 \$FF7) locations can be used in the HD68P05V. Note that these locations cannot be used for a user program when making the program mask ROM. The HD6805U or HD6805V takes mask option method for internal oscillation, low voltage


inhibit circuit or timer. The HD68P05V takes crystal option for oscillation without low voltage inhibit circuits. The HD68P05V should specify timer part by software, so it is required to set bit 0 to bit 5 of the Timer Control Register after reset and select the prescaler dividing ratio and the clock input source. Figure 24 shows a program example where external clock is selected as an input source at 128 dividing ratio.



Figure 24 Example to initialize timer control register (TCR)



(a) HD6805U Configuration




(b) HD6805V Configuration

Figure 25 MCU Memory Configuration

PRECAUTION TO USE EPROM ON THE PACKAGE 8-BIT SINGLE-CHIP MICROCOMPUTER

As this microcomputer takes a special packaging type with pin sockets on its surface, pay attention to the followings;

- (1) Do not apply higher electro-static voltage or serge voltage etc. than maximum rating, or it may cause permanent damage to the device.
- (2) There are 28 pin sockets on its surface. When using 32k



Let the index-side four pins open. When using 24 pin EPROM, match its index and insert it into lower 24 pin sockets.

EPROM (24 pins), let the index-side four pins open.

- (3) When assembling this LSI into user's system products as well as the mask ROM type 8-bit single-chip microcomputer, pay attention to the followings to keep the good ohmic contact between EPROM pins and pin sockets.
 - (a) When soldering on a printed circuit board, etc., keep its condition under 250°C within 10 seconds. Over-time/ temperature may cause the bonding solder of socket pins to meet and the sockets may drop.
 - (b) Keep out detergent or coater from the pin sockets at aft-solder flux removal or board coating. The flux or coater may make pin socket contactivity worse.
 - (c) Avoid the permanent use of this LSI under the evervibratory place and system.
 - (d) Repeating insertion/removal of EPROMs may damage the contactivity of the pin sockets, so it is recommended to assemble new ones to your system products.

Ask our sales agent about anything unclear.

HD68P05W0 MCU (Microcomputer Unit)

-PRELIMINARY-

The HD68P05W0 is the 8-bit Microcomputer Unit (MCU) which contains a CPU, on-chip clock, RAM, an A/D converter, I/O and two timers. It is designed for the user who needs an economical microcomputer with the proven capabilities of the HD6800-based instruction set. Setting EPROM on the package, this MCU has the same function as the HD6805W1 which has on-chip ROM. It is useful not only for a means of debugging and evaluating the HD6805W1 but also for small-scale-production.

The following EPROMs are available.

4k byte: HN482732A 8k byte: HN482764

HARDWARE FEATURES

- 8-Bit Architecture
- 96 Bytes of RAM
- Memory Mapped I/O
- Internal 8-Bit Timer with 7-Bit Prescaler
- · Vectored interrupts: External, Timer and Software
- 23 I/O Ports + 6 Input Ports (8 Lines Directly•Drive LEDs.)
- On-Chip Clock Generator
- On-Chip 8 bits A/D Converter
- Two Programmable Timers
- Master Reset
- 5 Vdc Single Supply


SOFTWARE FEATURES

- Similar to HD6800 Family
- Byte Efficient Instruction Set
- Easy to Program
- Ture Bit Manipulation
- Bit Test and Branch Instructions
- Versatile Interrupt Handing
- Powerful Indexed Addressing for Tables
- Full Set of Conditional Branches
- Memory Usable as Registers/Flags
- Single Instruction Memory Examine/Change
- 10 Powerful Addressing Modes
- All Addressing Modes Apply to ROM, RAM and I/O
- Compatible Instruction Set with HD6805


■ TYPE OF PRODUCTS

Type No.	Bus Timing	EPROM Type No.
HD68P05W0	1 MHz	HN482732A-30
HDOOPUSWU	I WITZ	HN482764-3

(NOTE) EPROM is not attached to the MCU.




PIN ARRANGEMENT



(Top View)

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc}	-0.3 ~ +7.0	V
Input Voltage (EXCEPT TIMER)		-0.3 ~ +7.0	V
Input Voltage (TIMER)	V _{in}	-0.3 ~ +12.0	V
Operating Temperature	Topr	0 ~+70	°C
Storage Temperature	T _{stg}	-55 ∼+150	°c

(NOTE) This device has an input protection circuit for high quiescent voltage and field, however, be careful not to impress a high input voltage than the insulation maximum value to the high input impedance circuit. To insure normal operation, the following are recommended for V_{in} and V_{out} : $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS (V_{CC} = 5.25V ±0.5V, V_{SS} = GND, Ta = 0 ~+70°C, unless otherwise noted.)

Item		Symbol	Test Condition	min	typ	max	Unit
Input "Ḥigh" Voltage	RES			4.0	-	Vcc	٧
	INT ₁ , INT ₂]		3.2		V _{cc}	٧
	All Others	V _{IH}		2.2	_	Vcc	٧
	Timer			2.0	_	Vcc	٧
	RES			-0.3	_	0.8	٧
Input "Low" Voltage	INT ₁ , INT ₂	V _{IL}		-0.3	_	0.8	٧
Input Low Voltage	EXTAL			-0.3	_	0.6	٧
	All Others			-0.3	_	0.8	V
Power Dissipation		PD		_	_	750	mW
Low Voltage Recover		LVR		_	-	4.75	V
	TIMER			-20	-	20	μΑ
Input Leak Current	$\overline{INT_1}$, $\overline{INT_2}$	I _{IL}	V _{in} =0.4V~V _{CC}	-50	_	50	μΑ
	EXTAL]		-1200	-	0	μΑ
Standby Voltage	Nonoperation Mode	V _{SBB}		4.0	_	Vcc	V
	Operation Mode	V _{SB}		4.75	_	V _{cc}	"
Standby Current	Nonoperation Mode	I _{SBB}	V _{SBB} =4.0V	_	_	3	mA

• AC CHARACTERISTICS (V_{CC} = 5.25V ±0.5V, V_{SS} = GND, Ta = 0 \sim +70°C, unless otherwise noted.)

Item		Symbol	Test Condition	min	typ	max	Unit
Clock Frequency		f _{cl}		0.4	-	4.0	MHz
Cycle Time		t _{cyc}		1.0	_	10	μs
INT Pulse Width		t _{IWL}		t _{cyc} + 250	-	-	ns
RES Pulse Width		t _{RWL}		t _{cyc} + 250	_	_	ns
TIMER Pulse Width		t _{TWL}		t _{cyc} + 250	_	-	ns
Oscillation Start-up Time (Crystal Mode)		tosc	C_L =22pF±20% R _S =60 Ω max.	_	_	100	ms
Delay Time Reset		t _{RHL}	External Cap. = 2.2 μF	100	-	_	ms
Input Capacitance	XTAL, V _{RH} /D₅		\/ -0\/	_	-	35	pF
	All Others	C _{in}	V _{in} =0V	_	_	12.5	pF


ullet PORT ELECTRICAL CHARACTERISTICS (V_{CC} = 5.25V ± 0.5 V, V_{SS} = GND, Ta = 0 \sim +70 $^{\circ}$ C, unless otherwise noted.)

Item		Symbol	Test Condition	min	typ	max	Unit
	Port A		I _{OH} = -10 μA	3.5	_	_	٧
	FOILA		I _{OH} = -100 μA	2.4	_		٧
Output "High" Voltage	Port B	V _{он}	$I_{OH} = -200 \mu A$	2.4		_	٧
	FOILD		I _{OH} = -1 mA	1.5	_	_	٧
	Port C		$I_{OH} = -100 \mu A$	2.4	_	_	٧
	Ports A and C	V _{OL}	I _{OL} = 1.6 mA	_	_	0.5	٧
Output "Low" Voltage	Port B		I _{OL} = 3.2 mA	_	_	0.5	٧
			I _{OL} = 10 mA	_	_	1.0	٧
Input "High" Voltage	Ports A, B, C	V _{IH}		2.0	_	V _{cc}	٧
Input "Low" Voltage	and D*	V _{IL}		-0.3	_	0.8	٧
Input Leak Current	Port A	I	V _{in} = 0.8V	-500	_	_	μΑ
	POILA		V _{in} = 2V	-300		_	μΑ
	Ports B, C and D*		$V_{in} = 0.4V \sim V_{CC}$	-20	_	20	μΑ

^{*} Port D as digital input

• A/D CONVERTER ELECTRICAL CHARACTERISTICS (V_{CC} = 5.25V±0.5V, V_{SS} = A V_{SS} = GMD, Ta = 0 \sim +70°C, unless otherwise noted.)

Item	Symbol	Test Condition	min	typ	max	Unit
Analog Power Supply Voltage	AV _{CC}		4.75	5.25	5.75	V
Analog Input Voltage	AVin		0	_	V _{RH}	V
D-f (INC-L/I)/-l4	V _{BH}	$4.75V \le V_{CC} \le 5.25V$	4.0	_	V _{cc}	V
Reference "High" Voltage	V RH	5.25V < V _{CC} ≤ 5.75V	4.0	_	5.25	· V
Analog Multiplexer Input Capacitance			_	_	7.5	pF
Resolution Power			_	8	_	Bit
Conversion Time		at 4MHz	76	76	76	t _{cyc}
Input Channels			4	4	4	Channel
Absolute Accuracy		Ta = 25°C	_	_	±1.5	LSB
Off-channel Leak Current		$AV_{in} = 5.0V$, $AV_{CC} = 4.75V$, $Ta = 25$ °C, On-channel $AV_{in} = 0V$	_	10	100	nA
Off-channel Leak Current		$AV_{in} = 0V$, $AV_{CC} = 4.75V$, $Ta = 25$ °C, On-channel $AV_{in} = 5V$	-100	-10	_	nA



(NOTE) 1. Load capacitance includes the floating capacitance of the probe and the jig etc.
 2. All diodes are 1S2074⊕ or equivalent.

Figure 1 Bus Timing Test Loads

SIGNAL DESCRIPTION

The input and output signals for the MCU, shown in PIN ARRANGEMENT, are described in the following paragraphs.

V_{CC} and V_{SS}

Voltage is supplied to the MCU using these two pins. V_{CC} is 5.25V $\pm 0.5V.\,V_{SS}$ is the ground connection.

• INT₁/INT₂

This pin provides the capability for asynchronously applying an external interrupt to the MCU. Refer to INTERRUPTS for additional information.

XTAL and EXTAL

These pins provide connections for the on-chip clock circuit. A crystal (AT cut, 4MHz maximum) or an external signal can be connected to these pins to provide the internal oscillator with varying degrees of stability. Refer to INTERNAL OSCILLATOR for recommendations about these inputs.

TIMER

This pin allows an external input to be used to count for the internal timer circuitry. Refer to TIMER 1 and TIMER 2 for additional information about the timer circuitry.

• RES

This pin allows resetting of the MCU. Refer to RESETS for additional information.

NUM

This pin is not for user application and should be connected to $\ensuremath{V_{SS}}$.

• I/O Lines $(A_0 \sim A_7, B_0 \sim B_7, C_0 \sim C_6)$

These 23 lines are arranged into three ports (A, B and C). All lines are programmable as either inputs or outputs under software control of the Data Direction Registers. Refer to INPUT / OUTPUT for additional information.

• Input Lines ($D_0 \sim D_5$)

These are TTL compatible input lines, in location \$0003. These also allow analog inputs to be used for an A/D converter. Refer to INPUT for additional information.

V_{CC} Standby

 V_{CC} Standby provides power to the standby portion of the RAM and the STBY PWR and RAME bits of the RAM Control Register. Voltage requirements depend on whether the MCU is in a powerup or powerdown state. In the powerup state, the power supply should provide V_{CC} and must reach V_{SB} before RES reaches 4.0V. During powerdown, V_{CC} Standby must remain above V_{SBB} (min) to sustain the standby RAM and STBY PWR bit. While in powerdown operation, the standby current will not exceed I_{SBB} .

It is typical to power both V_{CC} and V_{CC} Standby from the same source during nomal operation. A diode must be used between them to prevent supplying power to V_{CC} during power-down operation shown Figure 2.

To sustain the standby RAM during powerdown, the following software or hardware are needed.

(1) Software

When clearing the RAM Enable bit (RAME) which is bit 6 of the RAM Control Register at location \$001F, the RAM is

disabled.

V_{CC} Standby must remain above V_{SBB} (min).

(2) Hardware

When RAME pin is "Low" before powerdown, the RAM is disabled. $V_{\rm CC}$ Standby must remain above $V_{\rm SBB}$ (min).




Figure 2 Battery Backup for V_{CC} Standby

RAME

This pin is used for the external control of the RAM. When it is "Low" before powerdown, the RAM is disabled. If $V_{\rm CC}$ Standby remains above $V_{\rm SBB}$ (min), the standby RAM is sustained.

AV_{CC}

This pin is used for the power supply of the A/D converter. When high accuracy is required, a different power source from V_{CC} is impressed as

$$AV_{CC} = 5.25 \pm 0.5V$$

Connect to V_{CC} for all other cases.

AN₀ ~ AN₃

These pins allow analog inputs to be used for an A/D converter. These inputs are switched by the internal multiplexer and selected by bit 0 and 1 of the A/D Control Status Register (ADCSR: \$000E).

V_{RH} and AV_{SS}

The input terminal reference voltage for the A/D converter is "High" (V_{RH}) or "Low" (AV_{SS}). AV_{SS} is fixed at 0V.

Input Capture (IC)

This pin is used for input of Timer 2 control. in this case, Port C_5 should be configured as input. Refer to TIMER 2 for more details.

Output Compare (OC)

This pin is used for output of Timer 2 when the Output Compare Register is matched with the Timer Data Register 2. In this case, Port C₆ should be configured as an output. Refer to TIMER 2 for more details.

REGISTERS

The CPU has five registers available to the programmer, as shown in Figure 3 and explained below.




Figure 3 Programming Model

Accumulator (A)

The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.

Index Register (X)

The index register is an 8-bit register used for the indexed addressing mode and contains an 8-bit address that may be added to an offset value to create an effective address. The index register can also be used for limited calculations or data manipulations when using read/modify/write instructions. When not required by a code sequence being executed, the index register can be used as a temporary storage area.

Program Counter (PC)

The program counter is a 13-bit register that contains the address of the next instruction to be executed.

Stack Pointer (SP)

The stack pointer is a 13-bit register that contains the address of the next free location on the stack. Initially, the stack pointer is set to location \$007F and is decremented as data is being pushed onto the stack and incremented while data is being pulled from the stack. The seven most significant bits of the stack pointer are permanently set to 0000001. During an MCU reset or reset stack pointer (RSP) instruction, the stack pointer is set to location \$007F. Subroutines and interrupts may be nested down to location \$0041 which allows the programmer to use up to 31 levels of subroutine calls.

Condition Code Register (CC)

The condition code register is a 5-bit register in which each bit is used to indicate or flag the results of the instruction just

executed. These bits can be individually tested by a program and specific action taken as a result of their state. Each individual condition code register bit is explained below.

Half Carry (H)

The half carry bit is used during arithmetic operations (ADD or ADC) to indicate that a carry occurred between bits 3 and 4.

Interrupt (I)

This bit is set to mask everything. If an interrupt occurs while this bit is set, it is latched and will be processed as soon as the interrupt bit is reset.

Negative (N)

The negative bit is used to indicate that the result of the last arithmetic, logical or data manipulation was negative (bit 7 in a result equal to a logical one).

Zero (Z)

Zero is used to indicate that the result of the last arithmetic, logical or data manipulation was zero.

Carry/Borrow (C)

Carry/borrow is used to indicate that a carry or borrow out of the arithmetic logic unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions, shifts and rotates.

■ TIMER 1

The MCU timer circuitry is shown in Figure 4. The 8-bit counter, Timer Data Register 1 (TDR1), is loaded under program control and counts down toward zero as soon as the clock input is applied. When the TDR1 reaches zero, the timer interrupt request bit (bit 7) in the Timer Control Register 1 (TCR1) is set. The MCU responds to this interrupt by saving the present CPU state in the stack, fetching the timer 1 interrupt vector from locations \$0FF8 and \$0FF9 and executing the interrupt routine. The timer 1 interrupt can be masked by setting the timer interrupt mask bit (bit 6) in the TCR 1. The interrupt bit (I bit) in the Condition Code Register also prevents a timer 1 interrupt from being processed.

The clock input to the timer 1 can be from an external source applied to the TIMER input pin or it can be the internal ϕ_2 signal. When ϕ_2 is used as the source, it can be gated by an input applied to the TIMER input pin allowing the user to easily perform pulse-width measurements. The timer 1 continues to count past zero, falling through to \$FF from zero and then continuing the count. Thus, the counter (TDR1) can be read at any time by reading the TDR1. This allows a program to determine the length of time since a timer interrupt has occurred and not disturb the counting process.

At power-up or reset, the prescaler and counter are initialized with all logical ones; the timer 1 interrupt request bit (bit 7) is cleared and the timer 1 interrupt mask bit (bit 6) is set. In order to release the timer 1 interrupt, bit 7 of the TCR 1 must be cleared by software.





Figure 4 Timer Clock

• Timer Control Register 1 (TCR1: \$0009)

The Timer Control Register 1 (TCR1: \$0009) can control selection of clock input source and prescaler dividing ratio and timer interrupt.

Timer Control Register 1 (TCR1: \$0009)



As shown in Table 1, the selection of the clock input source is ISO and IS1 in the TCR1 (bit 4 and bit 5) and 3 kinds of input are selectable. At reset, internal clock ϕ_2 controlled by the TIMER input (bit 4 = 1, bit 5 = 0) is selected.

The prescaler dividing ratio is selected by MS0, MS1, and MS2 in the TCR1 (bit 0, bit 1, bit 2) as shown in Table 2. The dividing ratio is selectable from eight ways $(\div 1, \div 2, \div 4, \div 8, \div 16, \div 32, \div 64, \div 128)$. At reset, $\div 1$ mode is selected. The prescaler is initialized by writing in the TDR1.

Timer 1 interrupt mask bit (TIM) allows the Timer 1 into interrupt at "0" and masks at "1". Timer 1 interrupt causes Timer 1 interrupt request bit (TIF) to be set. TIF must be cleared by software.

(NOTE) If the MCU Timer1 and Timer2 are not used, the TIMER input pin must be grounded.

Table 1 Selection of Clock Input Source

TC	R1	Clark In and Course
Bit 5	Bit 4	Clock Input Source
0	0	Internal Clock φ ₂ *
0	1	ϕ_2 Controlled by TIMER Input
1	0	
1	1	Event Input From TIMER

^{*} The TIMER input pin must be tied to V_{CC} , for uncontrolled ϕ_2 clock input.

Table 2 Selection of Prescaler Dividing Ratio

	TCR1		Pressular Dividing Patio
Bit 2	Bit 1	Bit 0	Prescaler Dividing Ratio
0	0	0	÷ 1
0	0	1	÷ 2
0	1	Ó	÷ 4
0	1	1	÷ 8
1	0	0	÷ 16
1	0	1	÷ 32
1	1	0	÷ 64
1	1	1	÷ 128

■ TIMER 2

The HD68P05W0 includes an 8-bit programmable timer (Timer 2) which can not only measure the input waveform but also generate the output waveform. The pulse width for both input and output waveform can be varied from several microseconds to several seconds.

(NOTE) If the MCU Timer1 and Timer2 are not used, the TIMER input pin must be grounded.

Timer 2 hardware consists of the followings.

- 8-bit Control Register 2
- 8-bit Status Register 2
- 8-bit Timer Data Register 2
- 8-bit Output Compare Register
- 8-bit Input Capture Register
- 5-bit Prescaler Control Register
- 7-bit Prescaler 2

Block Diagram of Timer 2 is shown in Fig. 5.




Figure 5 Block Diagram of Timer 2

Timer Data Register 2 (TDR2; \$001C)

The main part of the Timer 2 is the 8-bit Timer Data Register 2 (TDR2) as free-running counter, which is driven by internal clock ϕ_2 or the TIMER input and increments the value. The values in the counter is always readable by software.

The Timer Data Register 2 is Read/Write register and is cleared at reset.

Output Compare Register (OCR; \$001D)

The Output Compare Register (OCR) is an 8-bit read/write register used to control an output waveform. The contents of this register are always compared with those of the TDR2. When these two contents conform to each other, the flag (OCF) in the Timer Status Register 2 (TSR2) is set and the value of the

output level bit (OLVL) in the TCR2 is transferred to Port C₆ (OC).

If Port C₆'s Data Direction Register (DDR) is "1" (output), this value will appear at Port C₆ (OC). Then the values of OCF and OLVL can be changed for the next compare. The OCR is set to \$FF at reset.

Input Capture Register (ICR; \$001E)

The Input Capture Register (ICR) is an 8-bit read-only register used to store the value of the TDR2 when Port C₅ (IC) input transition occurs as defined by the input edge bit (IEDG) of the TCR2.

In order to apply Port C_5 (IC) input to the edge detect circuit, the DDR of Port C_5 should be cleared ("0").*




To ensure an input capture under all condition, Port C₅ (IC) input pulse width should be 2 Enable-cycles at least.

*The edge detect circuit always senses Port C₅ (IC) even if the DDR is set with Port C₅ output.

• Timer Control Register 2 (TCR2; \$001B)

The Timer Control Register 2 (TCR2) consists of an 5-bit register of which all bits can be read and written.

Timer Control Register 2 (TCR2: \$001B)



Bit 0 OLVL Output Level

This bit will appear at Port C_6 when the value in the TDR2 equals the value in the OCR, if the DDR of Port C_6 is set. It is cleared by reset.

Bit 1 IEDG Input Edge

This bit determines which level transition of Port C_5 (IC) input will trigger a data store to ICR from the TDR2. When this function is used, it is necessary to clear DDR of Port C_5 . When IEDG = 0, the negative edge triggers ("High" to "Low" transition). When IEDG = 1, the positive edge triggers ("Low" to "High" transition). It is cleared by reset.

Bit 2 TOIM Timer Overflow Interrupt Mask

When this bit is cleared, internal interrupt (TOI) is enabled by TOF interrupt but when set, interrupt is inhibited.

Bit 3 OCIM Output Compare Interrupt Mask

When this bit is cleared, internal interrupt (OCI) by OCF interrupt occurs. When set, interrupt is inhibited.

Bit 4 ICIM Input Capture Interrupt Mask

When this bit is cleared, internal interrupt (ICI) by ICF interrupt occurs. When set, interrupt is inhibited.

• Timer Status Register 2 (TSR2: \$001A)


The Timer Status Register 2 (TSR2) is an 8-bit read-only register which indicates that:

- (1) A proper leveltransition has been detected on the input pin with a subsequent transfer of the TDR2 value to the ICR (ICF).
- (2) A match has been found between the TDR2 and the OCR (OCF).

(3) The TDR2 is zero (TOF).

Each of the event can generate 3 kinds of internal interrupt request and is controlled by an individual inhibit bits in the TCR2. If the I bit in the Condition Code Register is cleared, priority vectors are generated in response to clearing each interrupt mask bit. Each bit is described below.

Timer Status Register 2 (TSR2: \$001A)



Bit 5 TOF Timer Overflow Flag

This read-only bit is set when the TDR2 contains \$00. It is cleared by reading the TSR2 followed by reading of the TDR2

Bit 6 OCF Output Compare Flag

This read-only bit is set when a match is found between the OCR and the TDR2. It is cleared by reading the TSR2 and then writing to the OCR.

Bit 7 ICF Input Capture Flag

This read-only bit is set to indicate a proper level transition and cleared by reading the TSR2 and then reading the TCR2.


User can write into port C₆ by software.

Accordingly, after port C₆ has output by hardware and is immediately write into by software, simultaneous cyclic pulse control with a short width is easy.

• Prescaler Control Register 2 (PCR2: \$0019)

The selections of clock input source and prescaler dividing ratio are performed by the Prescaler Control Register 2 (PCR2: \$0019).

Prescaler Control Register 2 (PCR2: \$0019)



The selection of clock input source is performed in three different ways by bit 4 and bit 5 of the PCR2, as shown in Table 3. At reset, internal clock ϕ_2 controlled by the TIMER input (bit 4 = 1, bit 5 = 0) is selected.

The prescaler dividing ratio is selected by three bits in the PCR2 (bits 0, 1, 2), as shown in Table 4. The dividing ratio can be selected in 8 ways (\div 1, \div 2, \div 4, \div 8, \div 16, \div 32, \div 64, \div 128). At reset, \div 1 (bit 0 = bit 1 = bit 2 = 0) is selected.

When writing into the PCR2, or when writing into the TDR2, prescaler is initialized to \$FF.

Table 3 Selection of Clock Input Source

PC	R2	Clark Innex Carres	
Bit 5	Bit 4	Clock Input Source	
0	0	Internal Clock ϕ_2 *	
0	1	ϕ_2 Controlled by TIMER Input	
1	0		
1	1	Event Input from TIMER	

^{*} The TIMER input pin must be tied to V_{CC} , for uncontrolled ϕ_2 clock.

Table 4 Selection of Prescaler Dividing Ratio

	PCR2		Prescaler Dividing Ratio
Bit 2	Bit 1	Bit 0	Frescaler Dividing Natio
0	0	0	÷ 1
0	0	1	÷ 2
0	1	0	÷ 4
0	1	1	÷8
1	0	0	÷ 16
1	0	1	÷ 32
1	1	0	÷ 64
1	1	1	÷ 128

CAUTION

- Don't program branch instructions shown in Table 5-(1),
 at address \$117 to \$11C.
- (2) Don't use the instructions shown in Table 5-(1), (2), (3) for read/write/test operation of the TSR2 flags.

When these instructions are executing the TSR2, two flags (TOF and ICF) of the TSR2 will sometimes cleared.

Cause: These instructions have some dummy read cycles so the TSR2 be read when executing the instructions.

Table 5 Instruction Inhibited to Operate the TSR2

(1) Bit Test and Branch Instruction

Mnemonic	Op Code	# Bytes	# Cycles
BRSET n (n=0~7)	2 · n	3	10
BRCLR n (n=0~7)	01+2 · n	3	10

(2) Bit Set/Clear Instruction

Mnemonic	Op Code	# Bytes	# Cycles
BSET n (n=0~7)	10+2 ⋅ n	2	7
BCLRn (n=0~7)	11+2 ⋅ n	2	7

(3) Read/Modify/Write Instruction

Mnemonic	Op Code	# Bytes	# Cycles
INC	3C	2	6
DEC	3A	2	6
CLR	3F	2	6
СОМ	33	2	6
NEG	30	2	6
ROL	39	2	6
ROR	36	2	6
LSL	38	2	6
LSR	34	2	6
ASR	37	2	6
ASL	38	2	6
TST	3D	2	6

(4) Branch Instruction

Mnemonic	Op Code	# Bytes	# Cycles
BRA	20	2	4
BRN	21	2	4
вні	22	2	4
BLS	23	2	4
BCC	24	2	4
(BHS)	24	2	4
BCS	25	2	4
(BLO)	25	2	4
BNE	26	2	4
BEQ	27	2	4
внсс	28	2	4
BHCS	29	2	4
BPL	2A	2	4
вмі	2B	2	4
ВМС	2C	2	4
BMS	2D	2	4
BIL	2E	2	4
він	2F	2	4
BSR	AD	2	8

RESETS

The MCU can be reset two ways; by initial power-up and by the external reset input (RES), see Figure 6. All the I/O ports are initialized to input mode (DDRs are cleared) during reset.

During power-up, a minimum 100 milliseconds is needed before allowing the \overline{RES} input to go "High". This time allows the internal crystal oscillator to stabilize. Connecting a capacitor to the \overline{RES} input, as shown in Figure 7, typically provides sufficient delay.




Figure 6 Power Up and Reset Timing





Figure 7 Power Up Reset Delay Circuit



■ INTERNAL OSCILLATOR

The internal oscillator circuit is designed to interface with a crystal (AT cut, 4 MHz max.) which is sufficient to drive it with various stability. As shown in Figure 8, a 22 pF capacitor

is required from EXTAL to ground. Crystal specifications are given in Figure 9. Alternatively, EXTAL may be driven with a duty cycle of 50% with XTAL connected to ground.







Figure 8 Internal Oscillator Options



AT - Cut Parallel Resonance Crystal $C_0 = 7$ pF max.

 $f = 4 \text{ MHz } (C_1 = 22pF \pm 20\%)$ $R_S = 60 \Omega \text{ max.}$

Figure 9 Crystal parameters

INTERRUPTS


The MCU can be interrupted in seven different ways: through external interrupt input pin (INT₁ and INT₂), internal timer interrupt request (Timer 1, ICI, OCI and OFI) and a software interrupt instruction (SWI). INT2 and Timer 1 are generated by the same vector address. When interrupt occurs, processing of the program is suspended, the present CPU state is pushed onto the stack. Figure 10 shows interrupt stacking order. Moreover, the interrupt mask bit (I) of the Condition Code Register is set and the external routine priority address is achieved from the special external vector address. After that, the external interrupt routine is executed. The interrupt service routines normally end with a return from interrupt (RTI) instruction which allows the CPU to resume processing of the program prior to the interrupt. The priority interrupts are shown in Table 6 with the vector address that contains the starting address of the appropriate interrupt routine. The interrupt sequence is shown as a flowchart in Figure 11.

Note that the Vector Address when using the 8k byte type EPROM is different from the 4k byte type EPROM.

Table 6 Interrupt Priorities

4k bytes type	Interrupt	Priority	Vector Address
	RES	1	\$0FFE, \$0FFF
	SWI	2	\$0FFC, \$0FFD
	INT,	3	\$0FFA, \$0FFB
	Timer/INT ₂	4	\$0FF8, \$0FF9
	ICI	5	\$0FF6, \$0FF7
	OCI	6	\$0FF4, \$0FF5
	OFI	7	\$0FF2, \$0FF3
	Interrupt	Priority	Vector Address
	RES	1	\$1FFE,\$1FFF
	SWI	2	\$1FFC, \$1FFD

8k bytes type	Interrupt	Priority	Vector Address
	RES	1	\$1FFE, \$1FFF
	SWI	2	\$1FFC, \$1FFD
	INT ₁	3	\$1FFA, \$1FFB
	Timer/INT ₂	4	\$1FF8, \$1FF9
	ICI	5	\$1FF6, \$1FF7
	OCI	6	\$1FF4, \$1FF5
	OFI	7	\$1FF2, \$1FF3



* For subroutine calls, only PCH and PCL are stacked.

Figure 10 Interrupt Stacking Order





Figure 11 Interrupt Flowchart

Miscellaneous Register (MR: \$000A)

The vector address generated by the external interrupt $(\overline{INT_2})$ is the same as that of TIMER1 as shown in Table 6. The miscellaneous register (MR) controls the $\overline{INT_2}$ interrupt.



Bit 7 (IRF) of the MR is used as an $\overline{\text{INT}}_2$ interrupt request flag. $\overline{\text{INT}}_2$ interrupt occurs at the $\overline{\text{INT}}_2$ negative edge, and IRF is set. $\overline{\text{INT}}_2$ interrupt or not can be proved by checking IRF by software in the interrupt routine of the vector address (\$FF8, \$FF9). IRF should be reset by software (BCLR instruction).

Bit 6 (IM) of the MR is an $\overline{INT_2}$ interrupt mask bit. When IM is set, $\overline{INT_2}$ interrupt is disabled. $\overline{INT_2}$ interrupt is also disabled by bit (I) of the Condition Code Register (CC) like other interrupts.

IRF is available for both read and write. However, IRF is not writable by software. Therefore, $\overline{INT_2}$ interrupt cannot be requested by software. At reset, IRF is cleared and IM is set.


■ INPUT/OUTPUT

There are 23 input/output pins. All pins are controlled by the Data Direction Register and both input and output are programmable. When programmed as output, the latched output data is readable as input data, regardless of the logic levels at the output pin due to output loading (See Figure 12.) When Port B is programmed for output, it is capable of sinking 10 mA on each pin (Vol. max. = 1V). Furthermore, Port A is CMOS compatible as output. Ports B and C are CMOS compatible as inputs. Some examples of the Port connections are shown in Figure 13.

Port Cs and C6 are also used for Timer 2.


When Port C_5 is used as Timer 2 Input Capture (IC), Port C_5 's DDR should be cleared (Port C_5 as input) and bit 4 (ICIM) in the Timer Control Register 2 (TCR2) should be cleared too. The Input Capture Register (ICR) stores the TDR2 when a Port C_5 input transition occures as defined by bit 1 (IDEG) of the TCR2.

When Port C_6 is used as Timer 2 Output Compare (OC), Port C_6 's DDR should be set (Port C_6 as output). When the Output Compare Register (OCR) matches the TDR2, bit 0 (OLVL) in the TCR2 is set and OLVL will appear at Port C_6 . Port C_6 is writable by software. But the writing by software is unavailable when a match between the TDR2 and the OCR is found at the same time.




Data Direction Register Bit	Output Data Bit	Output State	Input to MCU
1	0	0	0
1	1	1	1
0	×	3-State	Pin


Figure 12 Typical Port I/O Circuitry




Port A Programmed as output(s), driving CMOS and TTL Load directly.



Port B Programmed as output(s), driving Darlington base directly.



Port B Programmed as output(s), driving LED(s) directly.
(c)



Port C Programmed as output(s), driving CMOS load(s), using external pull-up resistors. (d)

Figure 13 Typical Port Connections

INPLIT

Port D is usable as either TTL compatible inputs or a 4-channel input for an A/D converter. Fig. 14 shows port D logic configuration.

The Port D register at location \$003 stores TTL compatible inputs. When using as analog inputs for an A/D converter, refer to "A/D CONVERTER"

■ A/D CONVERTER

The HD68P05W0 has an internal 8 bit A/D converter. The A/D converter, shown in Figure 15, includes 4 analog inputs

 $(AN_0 \text{ to } AN_3)$, the Result Register (ADRR) and the Control Status Register (ADCSR).

CAUTION

The MCU has circuitry to protect the inputs against damage due to high static voltages or electric field; however, the design of the input circuitry for the A/D converter, $AN_0 \sim AN_3$, V_{RH} and AV_{CC} , does not offer the same level of protection. Precautions should be taken to avoid applications of any voltage higher than maximum-rated voltage or handled in any environment producing high-static voltages.




Figure 15 A/D Converter Block Diagram



Analog Input (AN₀ to AN₃)

Analog inputs ANo to AN3 accept analog voltages of 0V to 5V. The resolution is 8 bits (256 divisions) with a conversion time of 76 μs at 1 MHz. Analog conversion starts selecting analog inputs by bit 0 and bit 1 of the ADCSR analog input. Since the CPU is not required during conversion, other user programs can be executed.

Table 7 Analog Input Selection

AD	CSR	Analas Issaul Sissal
Bit 1	Bit 0	Analog Input Signal
0	Ó	AN ₀
0	1	AN ₁
1	0	AN ₂
1	1	AN ₃

• A/D Control Status Register (ADCSR: \$000E)

The Control Status Register (ADCSR) is used to select analog input pin and confirm A/D conversion termination. An analog input pin is selected by bit 0 and bit 1 as shown in Table 7.

A/D conversion begins when the data is written into bit 0 and bit 1 of the ADCSR. When A/D conversion ends, bit 7 (CEND) is set. Bit 7 is reset after the ADRR is read. Even if bit 7 is set, A/D conversion execution still continues. To end the A/D conversion, the A/D Result Register (ADRR) stores the most current value. During A/D conversion execution, new data is written into the ADCSR selecting the input channel and the A/D conversion execution at that time is suspended. CEND is reset and new A/D conversion begins.

A/D Result Register (ADRR: \$000F)

When the A/D conversion ends, the result is set in the A/D Result Register (\$000F). When CEND of the ADCSR is set, converted result is obtained by reading the ADRR. Furthermore, CEND is cleared.

■ STANDBY RAM

The portion from \$020 to \$027 of the RAM can be used for the standby RAM.

When using the standby RAM, VCC Standby should remain above VSBB (min) during powerdown. Consequently, power is provided only to the standby RAM and STBY PWR bit of the RAM Control Register. 8 byte RAM is sustained with small power dissipation. The RAM including the standby RAM is controlled by the RAM Control Register (RCR) or RAME pin.





Figure 16 Standby RAM

• RAM Control Register (RCR: \$001F)

This register at location \$01F gives the status information about the RAM. When RAM Enable bit (RAME) is "0", the RAM is disabled. When VCC Standby is greater than VSBB, Standby Power bit (STBY PWR) is set and the standby RAM is sustained during powerdown.

RAM Control Register (RCR: \$001F)



Bit 6 RAM Enable

RAME bit is set or cleared by either software or hardware. When the MCU is reset, RAME bit is set and the RAM is enabled. If RAME bit is cleared, the user can neither read nor write the RAM.

When the RAM is disabled (logic "0"), the RAM address is invalid.

Bit 7 Standby Power

STBY PWR bit is cleared whenever V_{CC} standby decreases below V_{SBB} (min). This bit is a read/write status bit that the user can read. When this bit is set, it indicates that the standby power is applied and data in the standby RAM is valid.

RAME Signal

RAME bit in the RCR can be cleared when RAME pin goes "Low" by hardware (RAM is disabled). To make standby mode by hardware, set RAME pin "Low" during VCC Standby remains above VSBB (min) and powerdown sequence should be as shown in Fig. 17.

When RAME pin gets "Low" in the powerup state, RAME bit of the RCR is cleared and the RAM is disabled. During powerdown, RAME bit is sustained by VCC Standby. When RAME pin gets "High" in the powerup state, RAME bit of the RCR is set and the RAM is enabled.

RAME pin can be used to control the RAM externally without software.




Figure 17 RAM Control Signal (RAME)

BIT MANIPULATION

The MCU has the ability to set or clear any single RAM or input/output port (except the data direction registers) with a single instruction (BSET and BCLR). Any bit in the page zero read only memory can be tested by using the BRSET and

BRCLR instructions, and the program branches as a result of its state. This capability to work with any bit in RAM, ROM or I/O allows the user to have individual flags in RAM or to handle single I/O bits as control lines. The example in Figure 18 shows the usefulness of the bit manipulation and test instructions. Assume that bit 0 of port A is connected to a zero crossing detector circuit and that bit 1 of port A is connected to the trigger of a TRIAC which powers the controlled hardware.

This program, which uses only seven bytes of ROM provides turn-on of the TRIAC within 14 microseconds of the zero crossing. The timer is also incorporated to provide turn-on at some later time which permits pulse-width modulation of the controlled power.



Figure 18 Bit Manipulation Example

ADDRESSING MODES

The MCU has ten addressing modes available for use by the programmer. These modes are explained and illustrated briefly in the following paragraphs.

Immediate

Refer to Figure 19. The immediate addressing mode accesses constants which do not change during program execution. Such instructions are two bytes long. The effective address (EA) is the PC and the operand is fetched from the byte following the opcode.

Direct

Refer to Figure 20. In direct addressing, the address of the operand is contained in the secondbyte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes in memory. All RAM space, I/O registers and 128 bytes of ROM are located in page zero to take advantage of this efficient memory addressing mode.

Extended

Refer to Figure 21. Extended addressing is used to reference any location in memory space. The EA is the contents of the two bytes following the opcode. Extended addressing instructions are three bytes long.

Relative

Refer to Figure 22. The relative addressing mode applies only

to the branch instructions. In this mode the contents of the byte following the opcode is added to the program counter when the branch is taken. EA = (PC) + 2 + Rel. Rel is the contents of the location following the instruction opcode with bit 7 being the sign bit. If the branch is not taken, Rel = 0, when a branch takes place, the program goes to somewhere within the range of ± 129 bytes to ± 127 bytes of the present instruction. These instructions are two bytes long.

Indexed (No Offset)

Refer to Figure 23. This mode of addressing accesses the lowest 256 bytes of memory. These instructions are one byte long and their EA is the contents of the index register.

Indexed (8-bit Offset)

Refer to Figure 24. The EA is calculated by adding the contents of the byte following the opcode to the contents of the index register. In this mode, 511 low memory locations are accessable. These instructions occupy two bytes.

Indexed (16-bit Offset)

Refer to Figure 25. This addressing mode calculates the EA by adding the contents of the two bytes following the opcode to the index register. Thus, the entire memory space may be accessed. Instructions which use this addressing mode are three bytes long.

Bit Set/Clear

Refer to Figure 26. This mode of addressing applies to instructions which can set or clear any bit on page zero. The lower three bits in the opcode specify the bit to be set or cleared while the byte following the opcode specifies the address in page zero.

Bit Test and Branch

Refer to Figure 27. This mode of addressing applies to instructions which can test any bit in the first 256 locations (\$0000 through \$00FF) and branch to any location relative to the PC. The byte to be tested is addressed by the byte following the opcode. The individual bit within that byte to be tested is addressed by the lower three bits of the opcode. The third byte is the relative address to be added to the program counter if the branch condition is met. These instructions are three bytes long. The value of the bit to be tested is written to the carry bit in the condition code register.

Implied

Refer to Figure 28. The implied mode of addressing has no EA. All of the information necessary to execute an instruction is contained in the opcode. Direct operations on the accumulator and the index register are included in this mode of addressing. In addition, control instructions such as SWI and RTI belong to this group. All implied addressing instructions are one byte long.






Figure 19 Immediate Addressing Example




Figure 20 Direct Addressing Example




Figure 21 Extended Addressing Example




Figure 22 Relative Addressing Example






Figure 23 Indexed (No Offset) Addressing Example




Figure 24 Indexed (8-Bit Offset) Addressing Example






Figure 25 Indexed (16-Bit Offset) Addressing Example




Figure 26 Bit Set/Clear Addressing Example






Figure 27 Bit Test and Branch Addressing Example




Figure 28 Implied Addressing Example



■ INSTRUCTION SET

The MCU has a set of 59 basic instructions. These instructions can be divided into five different types; register/memory, read/modify/write, branch, bit manipulation and control. Each instruction is briefly explained below. All of the instructions within a given type are presented in individual tables.

Register/Memory Instructions

Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory by using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to Table 8.

Read/Modify/Write Instructions

These instructions read a memory location or a register, modify or test its contents and write the modified value back to the memory or register. The TST instruction for test of negative or zero is an exception to the read/modify/write instructions since it does not perform the write. Refer to Table 9.

Branch Instructions

The branch instructions cause a branch from a program when a certain condition is met. Refer to Table 10.

Bit Manipulation Instructions

These instructions are used on any bit in the first 256 bytes of the memory. One group either sets or clears. The other group performs the bit test and branch operations. Refer to Table 11.

Control Instructions

The control instructions control the MCU operations during program execution. Refer to Table 12.

Alphabetical Listing

The complete instruction set is given in alphabetical order in Table 13.

Opcode Map

Table 14 is an opcode map for the instructions used on the MCU.

Table 8 Register/Memory Instructions

										Addressi	ng Mod	des							
Function	Mnemonic	J.	nmedia	te	Direct			Extended			ľ	Indexed	-	1	Indexed Bit Off	-	Indexed (16-Bit Offset)		
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycle
Load A from Memory	LDA	A6	2	2	В6	2	4	C6	3	5	F6	1	4	E6	2	5	D6	3	6
Load X from Memory	LDX	AE	2	2	BE	2	4	CE	3	5	FE	1	4	EE	2	5	DE	3	6
Store A in Memory	STA	-	_	_	В7	2	5	C7	3	6	F7	1	5	E7	2	6	D7	3	7
Store X in Memory	STX	_	-	-	BF	2	5	CF	3	6	FF	1	5	EF	2	6	DF	3	7
Add Memory to A	ADD	AB	2	2	ВВ	2	4	СВ	3	5	FB	1	4	EB	2	5	DB	3	6
Add Memory and Carry to A	ADC	A9	2	2	В9	2	4	С9	3	5	F9	1	4	E9	2	5	D9	3	6
Subtract Memory	SUB	A0	2	2	В0	2	4	CO	3	5	F0	1	4	E0	2	5	D0	3	6
Subtract Memory from A with Borrow	SBC	A2	2	2	В2	2	4	C2	3	5	F2	1	4	E2	2	5	D2	3	6
AND Memory to A	AND	A4	2	2	В4	2	4	C4	3	5	F4	1	4	E4	2	5	D4	3	6
OR Memory with A	ORA	AA	2	2	ВА	2	4	CA	3	5	FA	1	4	EA	2	5	DA	3	6
Exclusive OR Memory with A	EOR	A8	2	2	В8	2	4	С8	3	5	F8	1	4	E8	2	5	D8	3	6
Arithmetic Compare A with Memory	СМР	A1	2	2	В1	2	4	C1	3	5	F1	1	4	E1	2	5	D1	3	6
Arithmetic Compare X with Memory	СРХ	А3	2	2	В3	2	4	СЗ	3	5	F3	1	4	E3	2	5	D3	3	6
Bit Test Memory with A (Logical Compare)	віт	A5	2	2	В5	2	4	C5	3	5	F5	1	4	E5	2	5	D5	3	6
Jump Unconditional	JMP	_	_	_	вс	2	3	СС	3	4	FC	1	3	EC	2	4	DC	3	5
Jump to Subroutine	JSR	_	_		BD	2	7	CD	3	8	FD	1	7	ED	2	8	DD	3	9

Symbols: Op: Operation Abbreviation #: Instruction Statement

Table 9 Read/Modify/Write Instructions

								Add	ressing (Modes						
Function	Mnemonic	In	nplied (A)	Implied (X)			Direct			Indexed (No Offset)			Indexed (8-Bit Offset)		
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Increment	INC	4C	1	4	5C	1	4	3C	2	6	7C	1	6	6C	2	7
Decrement	DEC	4A	1	4	5A	1	4	ЗА	2	6	7A	1	6	6A	2	7
Clear	CLR	4F	1	4	5F	1	4	3F	2	6	7F	_1	6	6F	2	7
Complement	сом	43	1	4	53	1	4	33	2	6	73	1	6	63	2	7
Negate (2's Complement)	NEG	40	1	4	50	1	4	30	2	6	70	1	6	60	2	7
Rotate Left Thru Carry	ROL	49	1	4	59	1	4	39	2	6	79	1	6	69	2	7
Rotate Right Thru Carry	ROR	46	1	4	56	1	4	36	2	6	76	1	6	66	2	7
Logical Shift Left	LSL	48	1	4	58	1	4	38	2	6	78	1	6	68	2	7
Logical Shift Right	LSR	44	1	4	54	1	4	34	2	6	74	1	6	64	2	7
Arithmetic Shift Right	ASR	47	1	4	57	1	4	37	2	6	77	1	6	67	2	7
Arithmetic Shift Left	ASL	48	1	4	58	1	4	38	2	6	78	1	6	68	2	7
Test for Negative or Zero	тѕт	4D	1	4	5D	1	4	3D	2	6	7D	1	6	6D	2	7

Symbols:
Op: Operation Abbreviation
: Instruction Statement

Table 10 Branch Instructions

		Rela	tive Addressing	Mode
Function	Mnemonic	Op Code	# Bytes	# Cycles
Branch Always	BRA	20	2	4
Branch Never	BRN	21	2	4
Branch IF Higher	ВНІ	22	2	4
Branch IF Lower or Same	BLS	23	2	4
Branch IF Carry Clear	BCC	24	2	4
(Branch IF Higher or Same)	(BHS)	24	2	4
Branch IF Carry Set	BCS	25	2	4
(Branch IF Lower)	(BLO)	25	2	4
Branch IF Not Equal	BNE	26	2	4
Branch IF Equal	BEQ	27	2	4
Branch IF Half Carry Clear	внсс	28	2	4
Branch IF Half Carry Set	BHCS	29	2	4
Branch IF Plus	BPL	2A	2	4
Branch IF Minus	BMI	2B	2	4
Branch IF Interrupt Mask Bit is Clear	ВМС	2C	2	4
Branch IF Interrupt Mask Bit is Set	BMS	2D	2	4
Branch IF Interrupt Line is Low	BIL	2E	2	4
Branch IF Interrupt Line is High	BIH	2F	2	4
Branch to Subroutine	BSR	AD	2	8

Symbols: Op: Operation Abbreviation #: Instruction Statement

Table 11 Bit Manipulation Instructions

		,									
		Addressing Modes									
Function	Mnemonic	В	it Set/Clear		Bit T	Bit Test and Branch					
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles				
Branch IF Bit n is set	BRSET n (n=0 7)	_	_	_	2•n	3	10				
Branch IF Bit n is clear	BRCLR n (n=07)	_	_	_	01+2•n	3	10				
Set Bit n	BSET n (n=0 7)	10+2•n	2	7	_	_	_				
Clear bit n	BCLR n (n=0 7)	11+2•n	2	7	_	_	_				

Symbols: Op: Operation Abbreviation #: Instruction Statement

Table 12 Control Instructions

			Implied						
Function	Mnemonic	Op Code	# Bytes	# Cycles					
Transfer A to X	TAX	97	1	2					
Transfer X to A	TXA	9F	1	2					
Set Carry Bit	SEC	99	1	2					
Clear Carry Bit	CLC	98	1	2					
Set Interrupt Mask Bit	SEI	9B	1	2					
Clear Interrupt Mask Bit	CLI	9A	1	2					
Software Interrupt	SWI	83	1	11					
Return from Subroutine	RTS	81	1	6					
Return from Interrupt	RTI	80	1	9					
Reset Stack Pointer	RSP	9C	1	2					
No-Operation	NOP	9D	1	2					

Symbols: Op: Operation Abbreviation #: Instruction Statement



Table 13 Instruction Set

	Addressing Modes												ition	Cod	e
Mnemonic	Implied	Imme- diate	Direct	Ex- tended	Re- lative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/ Clear	Bit Test & Branch	Н	ı	N	z	С
ADC	<u> </u>	×	×	×		×	×	×			^	•	_	\wedge	1
ADD		×	x	×		×	×	×			Λ	•	٨	٨	Λ
AND		×	×	×		×	×	×			•	•	Λ	٨	•
ASL	×		×			×	x				•	•	٨	Λ	Λ
ASR	×		×			×	×				•	•	Λ	Λ	Λ
BCC					×						•	•	•	•	•
BCLR									×		•	•	•	•	•
BCS					×						•	•	•	•	•
BEQ					×						•	•	•	•	•
BHCC					×						•	•	•	•	•
BHCS				1	×						•	•	•	•	•
ВНІ					×						•	•	•	•	•
BHS					×						•	•	•	•	•
BIH					×						•	•	•	•	•
BIL					×						•	•	•	•	•
BIT		×	×	×		х	×	x			•	•	^	Λ	•
BLO				1	×						•	•	•	•	•
BLS					×						•	•	•	•	•
ВМС	l				×						•	•	•	•	•
BMI					×						•	•	•	•	•
BMS			 		x						•	•	•	•	•
BNE					×						•	•	•	•	•
BPL	<u> </u>		 		x						•	•	•	•	•
BRA			 		×						•	•	•	•	•
BRN	†		 		x						•	•	•	•	•
BRCLR	1									×	•	•	•	•	1
BRSET	†									×	•	•	•	•	1
BSET	1		†						×		•	•	•	•	•
BSR	1		†		×				***************************************		•	•	•	•	•
CLC	×										•	•	•	•	0
CLI	×		<u> </u>								•	0	•	•	•
CLR	×		×			×	×				•	•	0	1	•
СМР		×	×	×		×	×	×			•	•	٨	٨	1
СОМ	×		×			×	×				•	•	Λ	Λ	1
CPX	1	×	×	×		x	×	×			•	•	^	1	1
DEC	×		×			×	x				•	•	1	$\overline{\Lambda}$	•
EOR		×	×	×		×	x	×			•	•	Λ	Λ	•
INC	×		×			×	×				•	•	٨	1	•
JMP	 		×	×		×	x	×			•	•	•	•	•
JSR			×	×		×	×	×			•	•	•	•	•
LDA		×	×	×		×	×	×			•	•	1	1	•
LDX		×	×	×		×	×	×			•	•	1	1	•

Condition Code Symbols:

H Half Carry (From Bit 3)

I Interrupt Mask

N Negative (Sign Bit)

Z Zero

Carry Borrow Test and Set if True, Cleared Otherwise Not Affected

(to be continued)



Table 13 Instruction Set

			A	ddressing	Modes						С	ond	ition	Cod	e
Mnemonic	Implied	Imme- diate	Direct	Ex- tended	Re- lative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/ Clear	Bit Test & Branch	н	1	N	z	С
LSL	×		x			×	×				•	•	Λ	Λ	Λ
LSR	×		×			х	×				•	•	0	Λ	Λ
NEQ	×		x			×	×				•	•	Λ	Λ	^
NOP	×										•	•	•	•	•
ORA		×	×	×		x	x	×			•	•	Λ	^	•
ROL	×		×			x	×				•	•	Λ	Λ	Λ
ROR	x		×			×	×				•	•	Λ	_	^
RSP	x										•	•	•	•	•
RTI	×										?	?	?	?	?
RTS	×										•	•	•	•	•
SBC		×	×	×		×	×	×			•	•	Λ	Λ	Λ
SEC	×										•	•	•	•	1
SEI	×										•	1	•	•	•
STA			×	×		×	×	×			•	•	Λ	^	•
STX			×	×		×	×	×			•	•	Λ	Λ	•
SUB		×	×	×		×	×	×			•	•	Λ	Λ	^
SWI	×										•	1	•	•	•
TAX	×										•	•	•	•	•
TST	×		x			x	×				•	•	^	^	•
TXA	×										•	•	•	•	•

Condition Code Symbols:

H Half Carry (From Bit 3)
I Interrupt Mask
N Negative (Sign Bit)

Carry/Borrow Test and Set if True, Cleared Otherwise Not Affected

C ^ • ? Load CC Register From Stack

Table 14 Opcode Map

	Bit Manip	oulation	Brnch		Read/	Modify/V	Vrite		Cor	trol			Reg	ister/Men	nory			
	Test & Branch	Set/ Clear	Rel	DIR	А	×	,X1	,xo	IMP	IMP	IMM	DIR EXT X2 X1 X0						
	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	7 -	HIG
0	BRSET0	BSET0	BRA			NEQ			RTI*	-				SUB			0	•
1	BRCLRO	BCLR0	BRN			_			RTS*	-				CMP			1	
2	BRSET1	BSET1	вні			-			-	-				SBC			2	
3	BRCLR1	BCLR1	BLS			сом			SWI*	-				CPX			3	L
4	BRSET2	BSET2	всс			LSR			_	_				AND			4	0
5	BRCLR2	BCLR2	BCS						T	-				BIT			5	w
6	BRSET3	BSET3	BNE			ROR			-	-				LDA			6	
7	BRCLR3	BCLR3	BEQ			ASR				TAX	_			STA(+	1)		7	_
8	BRSET4	BSET4	внсс			LSL/A	SL		-	CLC				EOR			8	
9	BRCLR4	BCLR4	BHCS			ROL				SEC				ADC			9	
Α	BRSET5	BSET5	BPL			DEC			-	CLI				ORA			Α	
В	BRCLR5	BCLR5	BMI						_	SEI				ADD			В	_
С	BRSET6	BSET6	вмс			INC				RSP				JMP(-	1)		С	
D	BRCLR6	BCLR6	BMS			TST				NOP	BSR*			JSR(-	3)		D	
E	BRSET7	BSET7	BIL	_			-			LDX					E			
F	BRCLR7	BCLR7	він	CLR					-	TXA	- STX(+1)				F	_		
	3/10	2/7	2/4	2/6	1/4	1/4	2/7	1/6	1/*	1/2	2/2	2/4	3/5	3/6	2/5	1/4	T	

[NOTE] 1. Undefined opcodes are marked with "—".

2. The number at the bottom of each column denotes the number of bytes and the number of cycles required (Bytes/Cycles).

Mnemonics followed by a "*" require a different number of cycles as follows:

RTI 9
RTS 6
SWI 11
BSR 8

) indicates that the number in parenthesis must be added to the cycle count for that instruction.

HD68P05W0 USED FOR HD6805W1

The HD6805W1 provides mask option of the internal oscillator and low voltage inhibit, while the HD68P05W0 provides only crystal option and without low voltage inhibit function.

The address from \$0F7A to \$0FF1 cannot be used for user program because the self test program of the HD6805W1 (on-

Port A \$0000 I/O Parti Port B \$0001 Port D \$0003* RAM (96 B) \$0004* Port A DDR \$0005 127 128 Port B DDR Port C DDR \$0006* \$0007 Timer Data Reg 1 \$0008 Timer CTRL Reg 1 \$0009 \$000A Miscellaneous Reg \$000B \$000C \$000D A/D CTRL Status Reg \$000E A/D Result Reg \$000F** \$0010 \$0011 \$0012 \$0013 \$0014 \$0015 \$0016 \$0017 \$0018 Prescaler CTRL Reg 2 \$0019 Timer Status Reg 2 \$001A** Timer CTRL Reg 2 \$001B Timer Data Reg. 2 \$001C Output Compare Reg \$001D \$001E* Input Capture Reg RAM Control Reg \$001F (Self Test) \$0027 \$0028 *Write Reg
**Read Reg
***Standby RAM uses first 8 bytes of RAM

Figure 29 MCU Memory Structure (For 32k bytes)

chip ROM version) is located at these addresses.

In order to be pin compatible with the HD6805W1, the address of the HD68P05W0's ROM must be located at \$0080 - \$0FFF. Memory addresses \$1000 to \$1FFF should not be usable.




Figure 30 MCU Memory Structure (For 64k bytes)

- CAUTION -


This 64k bytes type should not be used debugging on-chip ROM of the HD6805W1.



PRECAUTION TO USE EPROM ON THE PACKAGE 8-BIT SINGLE-CHIP MICROCOMPUTER

As this microcomputer takes a special packaging type with pin sockets on its surface, pay attention to the followings;

- Do not apply higher electro-static voltage or serge voltage etc. than maximum rating, or it may cause permanent damage to the device.
- (2) There are 28 pin sockets on its surface. When using 32k



Let the index-side four pins open. When using 24 pin EPROM, match its index and insert it into lower 24 pin sockets.

EPROM (24 pins), let the index-side four pins open.

- (3) When assembling this LSI into user's system products as well as the mask ROM type 8-bit single-chip microcomputer, pay attention to the followings to keep the good ohmic contact between EPROM pins and pin sockets.
 - (a) When soldering on a printed circuit board, etc., keep its condition under 250°C within 10 seconds. Over-time/ temperature may cause the bonding solder of socket pins to meet and the sockets may drop.
 - (b) Keep out detergent or coater from the pin sockets at aft-solder flux removal or board coating. The flux or coater may make pin socket contactivity worse.
 - (c) Avoid the permanent use of this LSI under the evervibratory place and system.
 - (d) Repeating insertion/removal of EPROMs may damage the contactivity of the pin sockets, so it is recommended to assemble new ones to your system products.

Ask our sales agent about anything unclear.

HD63P01M1, HD63PA01M1, HD63PB01M1 CMOS MCU (Microcomputer Unit)

The HD63P01M1 is an 8-bit single chip Microcomputer Unit (MCU) which has 4096 bytes or 8192 bytes of EPROM on the package. It is pin and function (except ROM) compatible with the HD6301V1. The HD63P01M1 can be used to emulate the HD6301V1 for software development or it can be used in production to allow for easy firmware changes with minimum delay.

■ FEATURES


- Pin Compatible with HD6301V1
- On Chip Function Compatible with HD6301V1
 - · 128 Bytes of RAM
 - · 29 Parallel I/O
 - 16 Bit Programmable Timer
 - · Serial Communication Interface
- Low Power Consumption Mode
- Sleep Mode, Standby Mode
- Minimum Instruction Cycle Time 1μs (f = 1MHz), 0.67μs (f = 1.5MHz), 0.5μs (f = 2MHz)
- Bit Manipulation, Bit Test Instruction
- Protection from System Upset Address Trap, Op-Code Trap
- Up to 65k Words Address Space
- Applicable to 4k or 8k Bytes of EPROM 4096 Bytes: HN482732A 8192 Bytes: HN482764, HN27C64

■ TYPE OF PRODUCTS

Type No.	Bus Timing	EPROM Type No.
HD63P01M1	1MHz	HN482732A-30, HN482764-3, HN27C64-30
HD63PA01M1*	1.5MHz	HN482732A-30, HN482764-3, HN27C64-30
HD63PB01M1*	2MHz	HN482732A-25, HN482764, HN27C64-25


^{*} Preliminary

- The specifications for HD63PA01M1 and HD63PB01M1 are preliminary. -



■ PIN ARRANGEMENT


HD63P01M1, HD63PA01M1, HD63PB01M1



(Top View)

(NOTE) EPROM is not included.

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc}	-0.3 ~ +7.0	V
Input Voltage	V _{in}	-0.3 ~ V _{CC} +0.3	٧
Operating Temperature	Topr	0 ~ +70	°C
Storage Temperature	T _{stg}	-55 ∼+150	°C

(NOTE) This product has protection circuits in input terminal from high static electricity voltage and high electric field. But be careful not to apply overvoltage more than maximum ratings to these high input impedance protection circuits. To assure the normal operation, we recommend $V_{in}, V_{out}: V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$.

■ ELECTRICAL CHARACTERISTICS

DC CHARACTERISTICS (V_{CC} = 5.0V±10%, V_{SS} = 0V, Ta = 0~+70°C, unless otherwise noted.)

It	em	Symbol	Test Condition	min	typ	max	Unit
	RES, STBY			V _{CC} -0.5	_	Vcc	
Input "High" Voltage	EXTAL	V _{IH}	V _{IH}		-	+0.3	٧
	Other Inputs			2.0	-		
Input "Low" Voltage	All Inputs	VIL		-0.3		0.8	>
Input Leakage Current	NMI, IRO1, RES, STBY	li _{in} i	$V_{in} = 0.5 \sim V_{CC} - 0.5 V$	-	-	1.0	μΑ
Three State (off-state) Leakage Current	$P_{10} \sim P_{17}, P_{20} \sim P_{24}, P_{30} \sim P_{37}, P_{40} \sim P_{47}, \overline{IS3}$	li _{tsi} l	V _{in} = 0.5~V _{CC} -0.5V	-	_	1.0	μΑ
Output "High" Voltage	All Outputs	v	$I_{OH} = -200\mu A$	2.4	-	-	V
Output High Voltage	All Outputs	V _{OH}	I _{OH} = -10μA	V _{cc} -0.7		_	٧
Output "Low" Voltage	All Outputs	VoL	I _{OL} = 1.6mA	_	_	0.55	V
Input Capacitance	All Inputs	C _{in}	V_{in} =0V, f=1.0MHz, Ta = 25°C	-	_	12.5	pF
Standby Current	Non Operation	Icc		_	2.0	15.0	μΑ
O Dissipantia a*			Operating (f=1 MHz**)	-	6.0	10.0	^
Current Dissipation*		¹ cc	Sleeping (f=1MHz**)	_	1.0	2.0	mA
RAM Stand-By Voltage		VRAM		2.0		-	V

^{*} V_{IH} min = V_{CC} -1.0V, V_{IL} max = 0.8V, I_{CC} of EPROM is not included.

typ. value $(f = x \text{ MHz}) = \text{typ. value } (f = 1 \text{MHz}) \times x$ max. value $(f = x \text{ MHz}) = \text{max. value } (f = 1 \text{MHz}) \times x$

(both the sleeping and operating)



^{**} Current Dissipation of the operating or sleeping condition is proportional to the operating frequency. So the typ. or max, values about Current Dissipations at f = x MHz operation are decided according to the following formula;

• AC CHARACTERISTICS (V_{CC} = 5.0V±10%, V_{SS} = 0V, T_a = 0 \sim +70 $^{\circ}$ C, unless otherwise noted.) BUS TIMING

Item			Symbol	Test Con	HD	63P0	IM1	HD6	3PA(01M1	HD	3PB0	01M1	11-14
rtem			Symbol	dition	min	typ	max	min	typ	max	min	typ	max	Unit
Cycle Time			t _{cyc}		1	_	10	0.666	_	10	0.5	_	10	μs
Address Strobe P "High"	Address Strobe Pulse Width "High"				220	-	-	150	_	-	110	-	_	ns
Address Strobe F	Rise Tim	ne	t _{ASr}		-	_	20	_	_	20	_	-	20	ns
Address Strobe F	all Tim	е	t _{ASf}		_	_	20	_	_	20	_	-	20	ns
Address Strobe D	Delay Ti	me	t _{ASD}		60	_	_	40	_	-	20	-	-	ns
Enable Rise Time	9		t _{Er}		_	_	20	_	_	20	-	-	20	ns
Enable Fall Time	:		t _{Ef}		_	_	20	_	_	20	_	_	20	ns
Eṇable Pulse Wid	lth "Hig	h" Level	PWEH		450	_	_	300	_	_	220	_	-	ns
Enable Pulse Wid	th "Lov	w" Level	PWEL		450	_	_	300	_	_	220	-	-	ns
Address Strobe to Time	Address Strobe to Enable Delay Time		t _{ASED}		60	_	-	40	-	_	20	1	-	ns
Address Delay Ti	ime		t _{AD1}		_	_	250	_	_	190	_	_	160	ns
Address Delay 11	1116		t _{AD2}	Fig. 1	-	_	250	_	1	190	_	_	160	ns
Address Delay Ti	me for	Latch	tADL	Fig. 2	-	_	250	_	-	190	_	_	160	ns
Data Set-up Time		Write	t _{DSW}		230	_	_	150	_	-	100	_	-	ns
Data Set-up Time	=	Read	t _{DSR}		80	_	_	60	-		50	_		ns
Data Hold Time		Read	t _{HR}		0	_	_	0	_	_	0	-	-	ns
Data Hold Time		Write	t _{HW}		20	-	_	20	_	_	20	_	_	ns
Address Set-up T	ime for	Latch	tASL		60	_	_	40	_	_	20	_	-	ns
Address Hold Tir	ne for l	_atch	t _{AHL}		30	-	_	20	_	_	20	-	-	ns
Address Hold Tir	ne		t _{AH}		20	-	_	20	-		20	-	_	ns
A ₀ ~ A ₇ Set-up	Time Be	efore E	t _{ASM}		200	1	_	110	_	-	60	_	-	ns
Peripheral Read Access Time		lultiplexed	(t _{ACCN})		-	-	650	_	-	395	-	-	270	ns
Multiplexed Bus		(t _{ACCM})		-	_	650	-	_	395	-	-	270	ns	
Oscillator stabiliz			t _{RC}	Fig. 10	20	_	_	20	_	_	20	_	÷	ms
Processor Contro	l Set-up	Time	t _{PCS}	Fig. 11	200	_	_	200	_	-	200	_	_	ns

PERIPHERAL PORT TIMING

Item			Symbol	Test Con-	нс	63P0	1M1	HD	63PA(D1M1	HD	63PB()1M1	Unit
			Symbol	dition	min	typ	max	min	typ	max	min	typ	max	Omi
Peripheral Data. Set-up Time	Port 1, 2, 3, 4		t _{PDSU}	Fig. 3	200	-	_	200	_	_	200	_	_	ns
Peripheral Data Hold Time	Port 1, 2, 3, 4		t _{PDH}	Fig. 3	200	-	_	200	_	_	200	_	_	ns
Delay Time, Enable Transition to OS3 No Transition	on to OS3 Negative		t _{OSD1}	Fig. 5	_	-	300	_	_	300	-	-	300	ns
Delay Time, Enable Transition to OS3 Po Transition			t _{OSD2}	Fig. 5	_	_	300	_	_	300	1	-	300	ns
Delay Time, Enable tive Transition to Pe pheral Data Valid		Port 1, 2, 3, 4	t _{PWD}	Fig. 4	_	-	300	_	-	300	1	-	300	ns
Input Strobe Pulse V	idth		t _{PWIS}	Fig. 6	200	_	_	200	_		200	_	_	ns
Input Data Hold Tim	e	Port 3	t _{IH}	Fig. 6	150	-	1	150		_	150	_	_	ns
Input Data Setup Ti	ne	Port 3	t _{IS}	Fig. 6	0	_	_	0	_		0		_	ns

^{*} Except P21

TIMER, SCI TIMING

ltem	Cumbal	Test Con-	TOUGHT I			HD63PA01M1			HD63PB01M1			Unit
rtem	Symbol	dition	min	typ	max	min	typ	max	min	typ	max	Ome
Timer Input Pulse Width	t _{PWT}		2.0	-	_	2.0	_	_	2.0	_	-	t _{cyc}
Delay Time, Enable Positive Transition to Timer Out	t _{TOD}	Fig. 7	_	-	400	_	-	400	-	_	400	ns
SCI Input Clock Cycle	t _{Scyc}		2.0	-	_	2.0	_	-	2.0	_		t _{cyc}
SCI Input Clock Pulse Width	t _{PWSCK}		0.4	_	0.6	0.4	_	0.6	0.4	_	0.6	t _{Scyc}

MODE PROGRAMMING

Item	Symbol	Test Con-	HD	63P0	1M1	HD63PA01M1			HD	Unit		
rtem		dition	min	typ	max	min	typ	max	min	typ	max	
RES "Low" Pulse Width	PWRSTL		3	_	_	3	_	1	3	-	-	t _{cyc}
Mode Programming Set-up Time	t _{MPS}	Fig. 8	2	_	_	2	-	1	2	_	-	t _{cyc}
Mode Programming Hold Time	t _{MPH}		150	_	_	150	-	1	150	-	-	ns




Figure 1 Expanded Multiplexed Bus Timing








Figure 2 Expanded Non-Multiplexed Bus Timing




*Port 3 Non-Latched Operation

Figure 3 Port Data Set-up and Hold Times (MCU Read)



MCU Write

Figure 4 Port Data Delay Times (MCU Write)



*Access matches Output Strobe Select (OSS = 0, a read; OSS = 1, a write)

Figure 5 Port 3 Output Strobe Timing (Single Chip Mode)




Figure 6 Port 3 Latch Timing (Single Chip Mode)







Figure 9 Bus Timing Test Loads (TTL Load)



@HITACHI


■ FUNCTIONAL PIN DESCRIPTION

V_{CC}, V_{SS}

These two pins are used for power supply and GND. Recommended power supply voltage is $5V \pm 10\%$. If the operating voltage of the EPROM is $5V \pm 5\%$, $5V \pm 5\%$ should be used.

• XTAL, EXTAL

These two pins are connected with parallel resonant fundamental crystal, AT cut. For instance, in order to obtain the system clock 1MHz, a 4MHz resonant fundamental crystal is used because the devide by 4 circuitry is included. EXTAL accepts an external clock input of duty 50% (±10%) to drive, then internal clock is a quarter the frequency of an external clock. External driving frequency will be less than 4 times as maximum internal clock. For external driving, XTAL pin should be open. An example of connection circuit is shown in Fig. 12.






Figure 12 Connection Circuit

Standby (STBY)

This pin is used to place the MCU in the Standby mode. If this goes to "Low" level, the oscillation stops, the internal clock is tied to V_{SS} or V_{CC} and the MCU is reset. In order to retain information in RAM during standby, write "0" into RAM enable bit (RAME). RAME is bit 6 of the RAM Control Register at address \$0014. This disables the RAM, so the contents of RAM is guaranteed. For details of the standby mode, see the Standby section.

• Reset (RES)

This input is used to reset the MCU. RES must be held "Low" for at least 20ms when the power starts up. It should be noted that, before clock generator stabilize, the internal state and I/O ports are uncertain, because MCU can not be reset without clock. To reset the MCU during system operation, it must be held "Low" for at least 3 system clock cycles. From the third cycle, all address buses become "High-impedance" and it continues while RES is "Low". If RES goes to "High", CPU does the following.

- (1) I/O Port 2 bits, 2,1,0 are latched into bits PC2, PC1, PC0 of program control register.
- (2) The contents of the two Start Addresses, \$FFFE, \$FFFF are brought to the program counter, from which program starts (see Table 1).
- (3) The interrupt mask bit is set. In order to have the CPU recognize the maskable interrupts IRQ1 and IRQ2, clear it before those are used.

• Enable (E)

This output pin supplies system clock. Output is a single-phase, TTL compatible and 1/4 of the crystal oscillation frequency. It will drive two LS TTL load and 40pF.

Non maskable Interrupt (NMI)

When the falling edge of the input signal of this pin is recognized, NMI sequence starts. The current instruction is continued to complete, even if \overline{NMI} signal is detected. Interrupt mask bit in Condition Code Register has no effect on NMI detection. In response to NMI interrupt, the information of Program Counter, Index Register, Accumulators, and Condition Code Register are stored on the stack. On completion of this sequence, vectoring address \$FFFC and \$FFFD are generated to load the contents to the program counter. Then the CPU branch to a non maskable interrupt service routine.

● Interrupt Request (IRQ1)

This level sensitive input requests maskable interrupt sequence. When $\overline{1RQ_1}$ goes to "Low", the CPU waits until it completes the current instruction that is being executed. Then, if the interrupt mask bit in Condition Code Register is not set, CPU begins interrupt sequence; otherwise, interrupt request is neglected.

Once the sequence has started, the information of Program Counter, Index Register, Accumulators, Condition Code Register are stored on the stack. Then the CPU sets the interrupt mask bit so that no further maskable interrupts may be responded.

Table 1 Interrupt Vectoring memory map

		•	
	Vec	tor	Interrupt
lighest	MSB	LSB	
riority	FFFE	FFFF	RES
	FFEE	FFEF	TRAP
	FFFC	FFFD	NMI
	FFFA	FFFB	Software Interrupt (SWI)
	FFF8	FFF9	IRQ, (or IS3)
	FFF6	FFF7	ICF (Timer Input Capture)
	FFF4	FFF5	OCF (Timer Output Compare
	FFF2	FFF3	TOF (Timer Overflow)
owest	FFFO	FFF1	SCI (RDRF + ORFE + TDRE)
riority			

At the end of the cycle, the CPU generates 16 bit vectoring addresses indicating memory addresses \$FFF8 and \$FFF9, and load the contents to the Program Counter, then branch to an interrupt service routine.

The Internal Interrupt will generate signal $(\overline{IRQ_2})$ which is quite the same as $\overline{IRQ_1}$ except that it will use the vector address \$FFF0 to \$FFF7.

When IRQ1 and IRQ2 are generated at the same time, the former precede the latter. Interrupt Mask Bit in the condition code register, if being set, will keep the both interrupts off.

IRQ1 has no internal latch. Therefore, if IRQ1 is removed during suspension, that IRQ1 is ignored.

On occurrence of Address error or Op-code error, TRAP interrupt is invoked. This interrupt has priority next to RES. Regardless of the Interrupt Mask Bit condition, the CPU will start an interrupt sequence. The vector for this interrupt will be \$FFEE, \$FFEF.

The following pins are available only in single chip mode.

• Input Strobe (IS3) (SC1)

This signal controls $\overline{1S3}$ interrupt and the latch of Port 3. When the falling edge of this signal is detected, the flag of Port 3 Control Status Register is set.

For detailed explanation of Port 3 Control Status Register, see the I/O PORT 3 CONTROL STATUS REGISTER section.

Output Strobe (OS3) (SC2)

This signal is used to send a strobe to an external device, indicating effective data is on the I/O pins. The timing chart for Output Strobe are shown in Figure 5.

The following pins are available for Expanded Modes.

Read/Write (R/W̄) (SC₂)

This TTL compatible output signal indicates peripheral and memory devices whether CPU is in Read ("High"), or in Write ("Low"). The normal stand-by state is Read ("High"). Its output will drive one TTL load and 90pF.

• I/O Strobe (IOS) (SC1)

In expanded non multiplexed mode 5 of operation, \overline{IOS} goes to "Low" only when A₉ through A₁₅ are "0" and A₈ is "1". This allows external access up to 256 addresses from \$0100 to \$01FF in memory. The timing chart is shown in Figure 2.

Address Strobe (AS) (SC₁)

In the expanded multiplexed mode, address strobe signal appears at this pin. It is used to latch the lower 8 bits addresses multiplexed with data at Port 3. The 8-bit latch is controlled by address strobe as shown in Figure 18. Thereby, I/O Port 3 can become data bus during E pulse. The timing chart of this signal is shown in Figure 1.

Address Strobe (AS) is sent out even if the internal address area is accessed.

■ PORTS

There are four I/O Ports on HD63P01M1 MCU (three 8-bit ports and one 5-bit port). 2 control pins are connected to one of the 8-bit port. Each port has an independent write-only data direction register to program individual I/O pins for input or output.*

When the bit of associated Data Direction Register is "1". I/O pin is programmed for output, if "0", then programmed for an input.

There are four ports: Port 1, Port 2, Port 3, and Port 4. Addresses of each port and associated Data Direction Registers are shown in Table 2.

* Only one exception is bit 1 of Port 2 which becomes either a data input or a timer output. It cannot be used as an output port.

RES does not affect I/O port Data Register. Therefore, just after RES, Data Register is uncertain. Data Direction Registers are reset.

Table 2 Port and Data Direction Register Addresses

Ports	Port Address	Data Direction Register Address
I/O Port 1	\$0002	\$0000
I/O Port 2	\$0003	\$0001
I/O Port 3	\$0006	\$0004
I/O Port 4	\$0007	\$0005

I/O Port 1

This is an 8-bit port, each bit being defined individually as input or outputs by associated Data Direction Register. The 8-bit output buffers have three-state capability, maintaining in high impedance state when they are used for input. In order to be read accurately, the voltage on the input lines must be more than 2.0V for logic "1" and less than 0.8 V for logic "0".

These are TTL compatible. After the MCU has been reset, all I/O lines of Port 1 are configured as inputs in all modes except mode 1. In all modes except expanded non multiplexed mode (Mode 1), Port 1 is always parallel I/O. In mode 1, Port 1 will be output line for lower order address lines (Ao to A7).

• 1/O Port 2

This port has five lines, whose I/O direction depends on its data direction register. The 5-bit output buffers have three-state capability, going high impedance state when used as inputs. In order to be read accurately, the voltage on the input lines must be more than 2.0V for logic "1" and less than 0.8V for logic "0". After the MCU has been reset, I/O lines are configured as inputs. These pins on Port 2 (pins 10,9,8 of the chip) are used to program the mode of operation during reset. The values of these three pins during reset are latched into the upper 3 bits (bit 7, 6 and 5) of Port 2 Data Register, which is explained in the MODE SELECTION section.

In all modes, Port 2 can be configured as I/O lines. This port also provides access to the Serial I/O and the Timer. However, note that bit 1 (P_{21}) is the only pin restricted to data input or Timer output.

I/O Port 3

This is an 8-bit port which can be configured as I/O lines, a data bus, or an address bus multiplexed with data bus. Its function depends on hardware operation mode programmed by the user using 3 bits of Port 2 during Reset. Port 3 as a data bus is bi-directional. For an input from peripherals, regular TTL level must be supplied, that is greater than 2.0V for a logic "1" and less than 0.8V for a logic "0". This TTL compatible three-state buffer can drive one TTL load and 90pF. In the expanded Modes, data direction register will be inhibited after Reset and data direction will depend on the state of the R/W line. Function of Port 3 is shown below.

Single Chip Mode (Mode 7)

Parallel Inputs/Outputs as programmed by its corresponding Data Direction Register.

There are two control lines associated with this port in this mode, an input strobe ($\overline{IS3}$) and an output strobe ($\overline{OS3}$), both being used for handshaking. They are controlled by I/O Port 3 Control/Status Register. Function of these two control lines of Port 3 are summarized as follows:

- (1) Port 3 input data can be latched using $\overline{1S3}$ (SC₁) as a input strobe signal.
- (2) $\overline{0S3}$ can be generated by CPU read or write to Port 3's data register.
- (3) IRQ1 interrupt can be generated by an IS3 falling edge.



Port 3 strobe and latch timing is shown in Figs. 5 and 6 respectively.

I/O Port 3 Control/Status Register is explained as follows:

I/O Port 3 Control/Status Register

	7	6	5	4	3	2	1	0
	is3	īS3	×	oss	LATCH	×	х	x
\$000F		IRQ: ENABLE			ENABLE			

Bit 0 Not used. Bit 1 Not used.

Bit 2 Not used.

Bit 3 LATCH ENABLE.

Bit 3 is used to control the input latch of Port 3. If the bit is set at "1", the input data on Port 3 is latched by the falling edge of $\overline{153}$. The latch is released by the MCU read to Port 3; now new data can be latched again by $\overline{153}$ falling edge. Bit 3 is cleared by a reset. If this bit is "0", $\overline{153}$ does not affect I/O Port 3 latch operation.

Bit 4 OSS (Output Strobe Select)

This bit identifies the cause of output strobe generation: a write operation or read operation to I/O Port 3. When the bit is cleared, the strobe will be generated by a read operation to Port 3. When the bit is not cleared, the strobe will be generated by a write operation. Bit 4 is cleared by a reset.

Bit 5 Not used.

Bit 6 IS3 IRQ1 ENABLE.

If this bit is set, $\overline{IRQ_1}$ interrupt by $\overline{IS3}$ Flag is enabled. Otherwise the interrupt is disabled. The bit is cleared by a reset.

Bit 7 IS3 FLAG.

Bit 7 is a read-only bit which is set by the falling edge of $\overline{\text{IS3}}$ (SC₁). It is cleared by a read of the Control/Status Register followed by a read/write of I/O Port 3. The bit is cleared by reset.

Expanded Non Multiplexed Mode (mode 1, 5)

In this mode, Port 3 becomes data bus. ($D_0 \sim D_7$)

Expanded Multiplexed Mode (mode 0, 2, 4, 6)

Port 3 becomes both the data bus $(D_0 \sim D_7)$ and lower bits of the address bus $(A_0 \sim A_7)$. An address strobe output is "High" while the address is on the port.

I/O Port 4

This is an 8-bit port that becomes either I/O or address outputs depending on the selected operation mode. In order to be read accurately, the voltage at the input lines must be greater than 2.0V for a logic "1", and less than 0.8V for a logic "0". For outputs, each line is TTL compatible and can drive one TTL load and 90pF. Function of Port 4 for each mode is explained below.

Single Chip Mode (Mode 7): Parallel Inputs/Outputs as programmed by its associated data direction register.

Expanded Non Multiplexed Mode (Mode 5): In this mode, Port 4 becomes the lower address lines (Ao to A7) by writing "1"s on the data direction register. After reset, this port becomes inputs. In order to use these pins as addresses, they should be programmed as outputs.

When all of the eight bits are not required as addresses, the remaining lines can be used as I/O lines (Inputs only).

Expanded Non Multiplexed Mode (Mode 1): In this mode, Port 4 becomes output for upper order address lines (A₈ to A₁₅) regardless of the value of the direction register.

Expanded Multiplexed Mode (Mode 6): In this mode, Port 4 becomes the upper address lines (As to A15). After reset, this

port becomes inputs. In order to use these pins as addresses, they should be programmed as outputs. When all of the eight bits are not required, the remaining lines can be used as I/O lines (input only).

Expanded Multiplexed Mode (Mode 0, 2, 4): In this mode, Port 4 becomes output for upper order address lines (As to A₁₅) regardless of the value of data direction register.

The relation between each mode and I/O Port 1 to 4 is summarized in Table 3.

MODE SELECTION

The operation mode after the reset must be determined by the user wiring the 10, 9, and 8th pins externally. These three pins are lower order bits; I/O 0, I/O 1, I/O 2 of Port 2. They are latched into the control bits PCO, PC1, PC2 of I/O Port 2 register when reset goes "High". I/O Port 2 Register is shown below.

Port 2 DATA REGISTER

	7	6	5	4	3	2	1	0
\$0003	PC2	PC1	PCO	1/0 4	1/0 3	1/0 2	1/0 1	1/0 0

An example of external hardware used for Mode Selection is shown in Fig. 13. The HD14053B is used to separate the peripheral device from the MCU during reset. It is necessary if the data may conflict between peripheral device and Mode generation circuit.

No mode can be changed through software because the bits 5, 6, and 7 of Port 2 Data Register are read-only. The mode selection of the HD63P01M1 is shown in Table 4.

The HD63P01M1 operates in three basic modes: (1) Single Chip Mode; (2) Expanded Multiplexed Mode (compatible with the HMCS6800 peripheral family), (3) Expanded Non Multiplexed Mode (compatible with HMCS6800 peripheral family).

Single Chip Mode (Mode 7)

In the Single Chip Mode, all ports will become I/O. This is shown in Figure 15. In this mode, SC₁, SC₂ pins are configured for control lines of Port 3 and can be used as input strobe (IS3) and output strobe (OS3) for data handshaking.

• Expanded Multiplexed Mode (Mode 0, 2, 4, 6)

In this mode, Port 4 is configured for I/O (inputs only) or address lines. The data bus and the lower order address bus are multiplexed in Port 3 and can be separated by the Address Strobe.

Port 2 is configured for 5 parallel I/O or Serial I/O, or Timer, or any combination thereof. Port 1 is configured for 8 parallel I/O. In this mode, HD63P01M1 is expandable up to 65k words (See Fig. 16).

Expanded Non Multiplexed Mode (Mode 1, 5)

In this mode, the HD63P01M1 can directly address HMCS6800 peripherals with no external logic. In mode 5, Port 3 becomes a data bus. Port 4 becomes Ao to A7 address bus or partial address bus and I/O (inputs only). Port 2 is configured for a parallel I/O, Serial I/O, Timer or any combination thereof.

Port 1 is configured as a parallel I/O only.

In this mode, HD63P01M1 is expandable to 256 locations. In mode 1, Port 3 becomes a data bus and Port 1 becomes Ao to A7 address bus, and Port 4 becomes A8 to A15 address bus.

In this mode, the HD63P01M1 is expandable to 65k words with no external logic. (See Fig. 17)

Lower Order Address Bus Latch

Because the data bus is multiplexed with the lower order

address bus in Port 3 in the expanded multiplexed mode, address bits must be latched. It requires the 74LS373 Transparent octal D-type to latch the LSB. Latch connection of the HD63P01M1 is shown in Figure 18.





Figure 13 Recommended Circuit for Mode Selection



Truth Table										
Contr	ol l	On Switch								
Inhibit	S	ele	ct	On Dividen						
IIIIIIIIII	С	В	Α	HD	140	53B				
0	0	0	0	z,	Yo	Χů				
0	0	0	1	z,	٧,	х,				
0	0	1	0	z,	٧,	x.				
0	0	1	1	z,	٧,	х,				
0	1	0	0	Z,	٧,	x.				
0	1	0	1	; Z,	٧,	х,				
0	1	1	0	Z,	٧,	X,				
0	1	1	1	z,	٧,	х,				
1	x	×	х							

Figure 14 HD14053B Multiplexers/De-Multiplexers




Figure 15 HD63P01M1 MCU Single-Chip Mode




Figure 16 HD63P01M1 MCU Expanded Multiplexed Mode






Figure 17 HD63P01M1 MCU Expanded Non Multiplexed Mode




Figure 18 Latch Connection

Summary of Mode and MCU Signal

This section gives a description of the MCU signals for the various modes. SC_1 and SC_2 are signals which vary with the mode.

Table 3 Feature of each mode and lines

мог	MODE		PORT 1 PORT 2 PORT 3 PORT 4 Eight Lines Five Lines Eight Lines			SC ₁	SC₂
SINGLE CH	SINGLE CHIP (Mode 7)		1/0	I/O	1/0	ĪS3 (I)	OS3 (O)
EXPANDED (Mode 0, 2,		I/O	I/O	ADDRESS BUS (A ₀ ~A ₇) DATA BUS (D ₀ ~D ₇)	ADDRESS BUS* (A ₈ ~A ₁₅)	AS(O)	R/₩(O)
EXPANDED	(Mode 5)	1/0	1/0	DATA BUS (D ₀ ~D ₇)	ADDRESS BUS* (A ₀ ~A ₇)	IOS(O)	R/ W (O)
NON-MUX	(Mode 1)	ADDRESS BUS (A ₀ ~A ₇)	1/0	DATA BUS (D ₀ ~D ₇)	ADDRESS BUS (A ₈ ~A ₁₅)	Not Used	R/₩(O)

^{*}These lines can be substituted for I/O (Input Only) (except Mode 0, 2, 4).

i = Input O = Output IS3 = Input Strobe
OS3 = Output Strobe

SC = Strobe Control
AS = Address Strobe

R/W = Read/Write

IOS = I/O Select

@ НІТАСНІ

Table 4 Mode Selection Summary

Mode	P ₁₂ (PC2)	P ₂₁ (PC1)	P. (PČO)	ROM	RAM	Interrupt Vectors	Bus Mode	Operating Mode
7	Н	Н	Н	I.	1	1		Single Chip
6	Н	н	L	1	1	ı	MUX(3)	Multiplexed/Partial Decode
5	Н	L	н	ī	1	1	NMUX(3)	Non-Multiplexed/Partial Decode
4	Н	L	L	E(1)	1	E	MUX	Multiplexed/RAM
3	L	н	н	_	- '		_	Not Used
2	L	н	L	È(1)	1	E	MUX	Multiplexed/RAM
1	L	L	н	E(1)	1	E	NMUX	Non-Multiplexed
0	L	L	L	1	1	J(2)	MUX	Multiplexed Test

LEGEND:

I — Internal E — External

MUX — Multiplexed NMUX — Non-Multiplexed

L - Logic "0" H - Logic "1"

(NOTES)

- 1) Internal ROM is disabled.
- 2) Reset vector is external for 4 cycles after RES goes "high",
- 3) Idle lines of Port 4 address outputs can be assigned to Input Port.

■ Memory Map

The MCU can provide up to 65k byte address space depending on the operating mode. Fig. 19 shows a memory map for each operating mode. The first 32 locations of each map are for the MCU's internal register only, as shown in Table 5.

Table 5 Internal Register Area

Registér	Addres
Port 1 Data Direction Register****	00,
Port 2 Data Direction Register****	01
Port 1 Data Register	02 *
Port 2 Data Register	03
Port 3 Data Direction Register ****	04**
Port 4 Data Direction Register ****	05***
Port 3 Data Register	06**
Port 4 Data Register	07***
Timer Control and Status Register	08
Counter (High Byte)	09
Counter (Low Byte)	OA.
Output Compare Register (High Byte)	ОВ
Output Compare Register (Low Byte)	ос
Input Capture Register (High Byte)	OD.
Input Capture Register (Low Byte)	0E
Port 3 Control and Status Register	0F**
Rate and Mode Control Register	10
Transmit/Receive Control and Status Register	11
Receive Data Register	12
Transmit Data Register	13
RAM Control Register	14
Reserved	15-1F

- * External address in Mode 1
- ** External address in Modes 0, 1, 2, 4, 6; cannot be accessed in Mode 5
- *** External address in Modes 0, 1, 2, 4
- **** 1 = Output, 0 = Input






Figure 19 HD63P01M1 Memory Maps




Figure 19 HD63P01M1 Memory Maps




Figure 19 HD63P01M1 Memory Maps

■ PROGRAMMABLE TIMER

The HD63P01M1 contains 16-bit programmable timer which may be used to make measurement of input waveform. In addition to that it can generate an output waveform by itself. For both input and output waveform, the pulse width may vary from a few microseconds to several seconds.

The timer hardware consists of

- · an 8-bit control and status register
- · a 16-bit free running counter
- · a 16-bit output compare register, and
- · a 16-bit input capture register

A block diagram of the timer is shown in Figure 20.




Figure 20 Programmable Timer Block Diagram

• Free Running Counter (\$0009: \$000A)

The key element in the programmable timer is a 16-bit free running counter, that is driven by an E (Enable) clock to increment its values. The counter value will be read out by the CPU software at any time with no effects on the counter. Reset will clear the counter.


When the MSB of this counter is read, the LSB is stored in temporary latch. The data is fetched from this latch by the subsequent read of LSB. Thus consistent double byte data can be read from the counter.

When the CPU writes arbitrary data to the MSB (\$09), the value of \$FFF8 is being pre-set to the counter (\$09, \$0A) regardless of the write data value. Then the CPU writes arbitrary data to the LSB (\$0A), the data is set to the "Low" byte of the counter, at the same time, the data preceedingly written in the MSB (\$09) is set to "High" byte of the counter.

When the data is written to this counter, a double byte store instruction (ex. STD) must be used. If only the MSB of counter is written, the counter is set to \$FFF8.

The counter value written to the counter using the double byte store instruction is shown in Figure 21.

To write to the counter may disturb serial operations, so it should be inhibited during using the SCI in internal clock mode.



(5AF3 written to the counter)

Figure 21 Counter Write Timing

Output Compare Register (\$000B:\$000C)

This is a 16-bit read/write register which is used to control an output waveform. The contents of this register are constantly being compared with current value of the free running counter.

When the contents match with the value of the free running counter, a flag (OCF) in the timer control/status register (TCSR) is set and the current value of an output level Bit (OLVL) in the TCSR is transferred to Port 2 bit 1. When bit 1 of the Port 2 data direction register is "1" (output), the OLVL value will appear on the bit 1 of Port 2. Then, the value of Output Compare Register and Output level bit may be changed for the next compare.

The output compare register is set to \$FFFF during reset.

The compare function is inhibited at the cycle of writing to the high byte of the output compare register and at the cycle just after that to ensure valid compare. It is also inhibited in same manner at writing to the free running counter.

In order to write a data to Output Compare Register, a double byte store instruction (ex. STD) must be used.

Input Capture Register (\$000D:\$000E)

The input capture register is a 16-bit read-only register used to hold the current value of free running counter when the proper transition of an external input signal occurs.

The input transition change required to trigger the counter transfer is controlled by the input edge bit (IEDG).

To allow the external input signal to go in the edge detect unit, the bit of the Data Direction Register corresponding to bit 0 of Port 2 must have been cleared (to zero).

To insure input capture in all cases, the width of an input pulse requires at least 2 Enable cycles.


Timer Control/Status Register (TCSR) (\$0008)

This is an 8-bit register. All 8 bits are readable and the lower 5-bit may be written. The upper 3 bits are read-only, indicating the timer status information as is shown below.

- (1) A proper transition has been detected on the input pin (ICF).
- (2) A match has been found between the value in the free running counter and the output compare register (OCF).
- (3) When counting up to \$0000 (TOF).

Each flag has an individual enable bit in TCSR which determines whether or not an interrupt request may occur (IRQ2). If the I-bit in Condition Code Register has been cleared, a priority vectored address occurs corresponding to each flag. A description of each bit is as follows.

Timer Control / Status Register



Bit 0 OLVL (Output Level); When a match is found in the value between the counter and the output com-

pare register, this bit is transferred to the Port 2 bit 1. If the DDR corresponding to Port 2 bit 1 is set "1", the value will appear on the output pin of Port 2 bit 1.

- Bit 1 IEDG (Input Edge): This bit control which transition of an input of Port 2 bit 0 will trigger the data transfer from the counter to the input capture register. The DDR corresponding to Port 2 bit 0 must be cleared in advance of using this function.

 When IEDG = 0, trigger takes place on a negative edge ("High" to "Low" transition). When IEDG = 1, trigger takes place on a positive edge ("Low" to "High" transition).
- Bit 2 ETOI (Enable Timer Overflow Interrupt); When set, this bit enables TOF interrupt to generate the interrupt request (IRQ2). When cleared, the interrupt is inhibited.
- Bit 3 EOCI (Enable Output Compare Interrupt); When set, this bit enables OCF interrupt to generate the interrupt request (IRQ2). When cleared, the interrupt is inhibited.
- Bit 4 EICI (Enable Input Capture Interrupt); When set, this bit enables ICF interrupt to generate the interrupt request (IRQ2). When cleared, the interrupt is inhibited.
- Bit 5 TOF (Timer Over Flow Flag); This read-only bit is set at the transition of \$FFFF to \$0000 of the counter. It is cleared by CPU read of TCSR (with TOF set) followed by an CPU read of the counter (\$0009).
- Bit 6 OCF (Output Compare Flag); This read-only bit is set when a match is found in the value between the output compare register and the counter. It is cleared by a read of TCSR (with OCF set) followed by an CPU write to the output compare register (\$000B or \$000C).
- Bit 7 ICF (Input Capture Flag); The read-only bit is set by a proper transition on the input, and is cleared by a read of TCSR (with ICF set) followed by an CPU read of Input Capture Register (\$000D).

Reset will clear each bit of Timer Control and Status Register.

■ SERIAL COMMUNICATION INTERFACE

The HD63P01M1 contains a full-duplex asynchronous Serial Communication Interface (SCI). SCI may select the several kinds of the data rate. It consists of a transmitter and a receiver which operate independently but with the same data format and the same data rate. Both the transmitter and receiver communicate with the CPU via the data bus and with the outside world through Port 2 bit 2, 3 and 4. Description of hardware, software and register is as follows.

Wake-Up Feature

In typical multiprocessor applications the software protocol will usually have the designated address at the initial byte of the message. The purpose of Wake-Up feature is to have the non-selected MCU neglect the remainder of the message. Thus the non-selected MCU can inhibit the all further interrupt process until the next message begins.

Wake-Up feature is re-enabled by a ten consecutive "1"s which indicates an idle transmit line. Therefore software protocol must put an idle period between the messages and must prevent it within the message.

With this hardware feature, the non-selected MCU is reenabled or ("waked-up") by the next message.

Programmable Options

The HD63P01M1 has the following programmable features.

- · data format; standard mark/space (NRZ)
- · clock source; external or internal
- baud rate; one of 4 rates per given E clock frequency or 1/8 of external clock
- · wake-up feature; enabled or disabled
- interrupt requests; enabled or masked individually for transmitter and receiver
- clock output; internal clock enabled or disabled to Port
 2 bit 2
- Port 2 (bits 3, 4); dedicated or not dedicated to serial I/O individually

Serial Communication Hardware

The serial communications hardware is controlled by 4 registers as shown in Figure 22. The registers include:


- an 8-bit control/status register
- a 4-bit rate/mode control register (write-only)
- · an 8-bit read-only receive data register
- · an 8-bit write-only transmit data register

Besides these 4 registers, Serial I/O utilizes Port 2 bit 3 (input) and bit 4 (output). Port 2 bit 2 can be used when an option is selected for the internal-clock-out or the external-clock-in.

• Transmit/Receive Control Status Register (TRCSR)

TRCS Register consists of 8 bits which all may be read while only bits 0 to 4 may be written. The register is initialized to \$20 on RES. The bits of the TRCS register are explained below.

Transmit / Receive Control Status Register



- Bit 0 WU (Wake Up); Set by software and cleared by hardware on receipt of ten consecutive "1"s. While this bit is "1", RDRF and ORFE flags are not set even if data are received or errors are detected. Therefore received data are ignored. It should be noted that RE flag must have already been set in advance of WU flag's set.
- Bit 1 TE (Transmit Enable); This bit enables transmitter. When this bit is set, bit 4 of Port 2 DDR is also forced to be set. It remains set even if TE is cleared. Preamble of ten consecutive "1"s is transmitted just after this bit is set, and then transmitter becomes ready to send data.

If this bit is cleared, the transmitter is disabled and serial I/O affects nothing on Port 2 bit 4.

- Bit 2 TIE (Transmit Interrupt Enable); When this bit is set, TDRE (bit 5) causes an IRQ2 interrupt. When cleared TDRE interrupt is masked.
- Bit 3 RE (Receive Enable); When set, Port 2 bit 3 can be used as an input of receive regardless of DDR value for this bit. When cleared, the receiver is disabled.
- Bit 4 RIE (Receive Interrupt Enable); When this bit is set, RDRF (bit 7) or ORFE (bit 6) cause an IRQ2 interrupt. When cleared, this interrupt is masked.



- Bit 5 TDRE (Transmit Data Register Empty); When the data is transferred from the Transmit Data Register to Output Shift Register, this bit is set by hardware. The bit is cleared by reading the status register followed by writing the next new data into the Transmit Data Register. TDRE is initialized to 1 by RES.
- Bit 6 ORFE (Over Run Framing Error); When overrun or framing error occurs (receive only), this bit is set by hardware. Over Run Error occurs if the attempt is made to transfer the new byte to the receive data register while the RDRF is "1". Framing Error occurs when the bit counter is not synchro-

nized with the boundary of the byte in the receiving bit stream. When Framing Error is detected, RDRF is not set. Therefore Framing Error can be distinguished from Overrun Error. That is, if ORFE is "1" and RDRF is "1", Overrun Error is detected. Otherwise Framing Error occurs. The bit is cleared by reading the status register followed by reading the receive data register, or by RES.

Bit 7 RDRF (Receive Data Register Full); This bit is set by hardware when the data is transferred from the receive shift register to the receive data register. It is cleared by reading the status register followed by reading the receive data register, or by RES.




Table 6 SCI Bit Times and Transfer Rates

		XTAL	2.4576 MHz	4.0 MHz	4.9152MHz
SS1	: SS0	E	614.4 kHz	1.0 MHz	1 2288MHz
0	0	E ÷ 16	26 μs/38,400 Baud	16 μs/62,500 Baud	13 μs/76,800Baud
0	1	E ÷ 128	208µs/4,800 Baud	128 μs/7812.5 Baud	104.2µs/ 9,600 Baud
1	0	E ÷ 1024	1.67ms/600 Baud	1.024ms/976.6 Baud	833.3µs/ 1,200Baud
1	1	E ÷ 4096	6.67ms/150 Baud	4.096ms/244.1 Baud	3.333ms/ 300 Baud



Table 7 SCI Format and Clock Source Control

CC1:	CC0	Format	Clock Source	Port 2 Bit 2	Port 2 Bit 3	Port 2 Bit 4
0	0	-	_	_	_	_
0	1	NRZ	iternal	Not Used ***	••	••
1	0	NRZ	Internal	Output*	••	••
1	1	NRZ	External	Input	••	••

- Clock output is available regardless of values for bits RE and TE.
- Bit 3 is used for serial input if RE = "1" in TRCS. Bit 4 is used for serial output if TE = "1" in TRCS.
- *** This pin can be used as I/O port.

• Transfer rate/Mode Control Register (RMCR)

The register controls the following serial I/O functions:

- ·Bauds rate ·data format · clock source
- •Port 2 bit 2 feature

It is 4-bit write-only register, cleared by RES. The 4 bits are considered as a pair of 2-bit fields. The lower 2 bits control the bit rate of internal clock while the upper 2 bits control the format and the clock select logic.

Bit 0 SS0 Speed Select

These bits select the Baud rate for the internal clock. The rates selectable are function of E clock frequency of the CPU. Table 6 lists the available Baud Rates.

Bit 2 CC0 Bit 3 CC1 Clock Control/Format Select

They control the data format and the clock select logic. Table 7 defines the bit field.

Internally Generated Clock

If the user wishes to use externally an internal clock of the serial I/O, the following requirements should be noted.

- •CC1, CC0 must be set to "10".
- The maximum clock rate must be E/16.
- The clock rate is equal to the bit rate.
- ·The values of RE and TE have no effect.

• Externally Generated Clock

If the user wish to supply an external clock to the Serial I/O, the following requirements should be noted.

- •The CC1, CC0 must be set to "11" (See Table 7).
- •The external clock must be set to 8 times of the desired baud rate.
- The maximum external clock frequency is E/2 clock.

Serial Operations

The serial I/O hardware must be initialized by the software before operation. The sequence will be normally as follows.

- *Writing the desired operation control bits of the Rate and Mode Control Register.
- Writing the desired operation control bits of the TRCS register.

If Port 2 bit 3, 4 are used for serial I/O, TE, RE bits may be kept set. When TE, RE bit are cleared during SCI operation, and subsequently set again, it should be noted that TE, RE must be kept "0" for at least one bit time of the current baud rate. If TE, RE are set again within one bit time, there may be the case where the initializing of internal function for transmitter and receiver does not take place correctly.

Transmit Operation

Data transmission is enabled by the TE bit in the TRCS

register. When set, the output of the transmit shift register is connected with Port 2 bit 4 which is unconditionally configured as an output.

After RES, the user should initialize both the RMC register and the TRCS register for desired operation. Setting the TE bit causes a transmission of ten-bit preamble of "1"s. Following the preamble, internal synchronization is established and the transmitter is ready to operate. Then either of the following states exists

- If the transmit data register is empty (TDRE = 1), the consecutive "1"s are transmitted indicating an idle states.
- (2) If the data has been loaded into the Transmit Data Register (TDRE = 0), it is transferred to the output shift register and data transmission begins.

During the data transfer, the start bit ("0") is first transferred. Next the 8-bit data (beginning at bit 0) and finally the stop bit ("1"). When the contents of the Transmit Data Register is transferred to the output shift register, the hardware sets the TDRE flag bit: If the CPU fails to respond to the flag within the proper time, TDRE is kept set and then a continuous string of 1's is sent until the data is supplied to the data register.

Receive Operation


The receive operation is enabled by the RE bit. The serial input is connected with Port 2 bit 3. The receiver operation is determined by the contents of the TRCS and RMC register. The received bit stream is synchronized by the first "0" (start bit). During 10-bit time, the data is strobed approximately at the center of each bit. If the tenth bit is not "1" (stop bit), the system assumes a framing error and the ORFE is set.

If the tenth bit is "1", the data is transferred to the receive data register, and the RDRF flag is set. If the tenth bit of the next data is received and still RDRF is preserved set, then ORFE is set indicating that an overrun error has occurred.

After the CPU read of the status register as a response to RDRF flag or ORFE flag, followed by the CPU read of the receive data register, RDRF or ORFE will be cleared.

RAM CONTROL REGISTER

The register assigned to the address \$0014 gives a status information about standby RAM.



Bit 0 Not used. Bit 1 Not used. Bit 2 Not used. Bit 3 Not used. Bit 4 Not used. Bit 5 Not used.

Bit 6 RAM Enable.

Using this control bit, the user can disable the RAM. RAM Enable bit is set on the positive edge of \overline{RES} and RAM is enabled. The program can write "1" or "0". If RAME is cleared, the RAM address becomes external address and the CPU may read the data from the outside memory.

Bit 7 Standby Bit

This bit can be read or written by the user program. It is cleared when the $V_{\rm CC}$ voltage is removed. Normally this bit is set by the program before going into stand-by mode. When the CPU recovers from stand-by mode, this bit should be checked. If it is "1", the data of the RAM is retained during stand-by and it is valid.

■ GENERAL DESCRIPTION OF INSTRUCTION SET

The HD63P01M1 has an upward object code compatible with the HD6801 to utilize all instruction sets of the HMCS6800. The execution time of the key instruction is reduced to increase the system through-put. In addition, the bit operation instruction, the exchange instruction between the index and the accumulator, the sleep instruction are added. This section describes:

- ·CPU programming model (See Fig. 23)
- Addressing modes
- Accumulator and memory manipulation instructions (See Table 8)
- · New instructions
- •Index register and stack manipulation instructions (See Table 9)
- Jump and branch instructions (See Table 10)
- •Condition code register manipulation instructions (See Table 11)
- · Op-code map (See Table 12)
- · Cycle-by-Cycle Operation (See Table 13)

• CPU Programming Model

The programming model for the HD63P01M1 is shown in Figure 23. The double accumulator is physically the same as the accumulator A concatenated with the accumulator B, so that the contents of A and B is changed with executing operation of an accumulator D.




Figure 23 CPU Programming Model

CPU Addressing Modes

The HD63P01M1 has seven address modes which depend on both of the instruction type and the code. The address mode for every instruction is shown along with execution time given in terms of machine cycles (Table 8 to 12). When the clock frequency is 4 MHz, the machine cycles will be microseconds.

Accumulator (ACCX) Addressing

Only the accumulator (A or B) is addressed. Either accumulator A or B is specified by one-byte instructions.

Immediate Addressing

In this mode, the operand is stored in the second byte of the instruction except that the operand in LDS and LDX, etc are stored in the second and the third byte. These are two or three-byte instructions.

Direct Addressing

In this mode, the second byte of instruction indicates the address where the operand is stored. Direct addressing allows the user to directly address the lowest 256 Bytes in the machine locations zero through 255. Improved execution times are achieved by storing data in these locations. For system configuration, it is recommended that these locations should be RAM and be utilized preferably for user's data realm. These are two-byte instructions except the AIM, OIM, EIM and TIM which have three-byte.

Extended Addressing

In this mode, the second byte indicates the upper 8 bits addresses where the operand is stored, while the third byte indicates the lower 8 bits. This is an absolute address in memory. These are three-byte instructions.

Indexed Addressing

In this mode, the contents of the second byte is added to the lower 8 bits in the Index Register. For each of AIM, OIM, EIM and TIM instructions, the contents of the third byte are added to the lower 8 bits in the Index Register. In addition, the resulting "carry" is added to the upper 8 bits in the Index Register. The result is used for addressing memory. Because the modified address is held in the Temporary Address Register, there is no change to the Index Register. These are two-byte instructions but AIM, OIM, EIM, TIM have three-byte.

Implied Addressing

In this mode, the instruction itself gives the address; stack pointer, index register, etc. These are 1-byte instructions.

Relative Addressing

In this mode, the contents of the second byte is added to the lower 8 bits in the program counter. The resulting carry or borrow is added to the upper 8 bits. This helps the user to address the data within a range of -126 to +129 bytes of the current execution instruction. These are two-byte instructions.

Table 8 Accumulator, Memory Manipulation Instructions

							Add	iressi	ng f	Mod	es							'			on (iste		e
Operations	Mnemonic	IMI	ME	D	DIF	REC	т	IN	DE	x	EX.	TEN	1D	IMI	PLIE	D	Boolean/ Arithmetic Operation	5	4	3	2	1	0
		OP	~	#	ОР	~	#	OP	~	#	ОР	~	#	OP	~	#	Annual Operation	н	1	N	z	v	9
Add	ADDA	8B	2	2	9В	3	2	AB	4	2	вв	4	3				A + M→ A	1	•	1	1	1	1
	ADDB	СВ	2	2	DB	3	2	EB	4	2	FB	4	3				B + M → B	1	•	‡	1	1	1
Add Double	ADDD	СЗ	3	3	D3	4	2	E3	5	2	F3	5	3				A:B+M:M+1 - A:B	•	•	1	1	:	T
Add Accumulators	ABA	T					Г							18	1	1	A + B → A	1	•	1	1	‡	Ī
Add With Carry	ADCA	89	2	2	99	3	2	Α9	4	2	В9	4	3				A + M + C → A	‡	•	:	1	‡	I
	ADCB	C9	2	2	D9	3	2	E9	4	2	F9	4	3				B + M + C → B	t	•	1	1	‡	Ι
AND	ANDA	84	2	2	94	3	2	A4	4	2	B4	4	3				A·M → A	•	•	:	‡	R	I
	ANDB	C4	2	2	D4	3	2	E4	4	2	F4	4	3				B·M → B	•	•	\$	\$	R	Ţ
Bit Test	BITA	85	2	2	95	3	2	A5	4	2	85	4	3				A·M	•	•	3	1	R	Ī
	BIT B	C5	2	2	D5	3	2	E5	4	2	F5	4	3				8·M	•	•	1	1	R	T
Clear	CLR		T					6F	5	2	7F	5	3				00 → M	•	•	R	s	R	T
	CLRA	T	T											4F	1	1	00 → A	•	•	R	s	R	Ī
	CLRB													5F	1	1	00 → B	•	•	R	s	R	Ī
Compare	CMPA	81	2	2	91	3	2	A1	4	2	В1	4	3				A - M	•	•	:	1	1	I
	СМРВ	C1	2	2	D1	3	2	E1	4	2	F1	4	3			Γ	B - M	•	•	1	1	1	T
Compare Accumulators	CEA		Ī	Γ									-	11	1	1	A - B	•	•	:	:	1	T
Complement, 1's	СОМ		T	Г				63	6	2	73	6	3				M→M	•	•	1	1	R	1
	COMA			Τ		Г	T						T	43	1	1	à → A	•	•	;	1	R	Ť
	СОМВ	1	Τ	Т		Г	Γ					T	T	53	1	1	B → B	•	•	\$:	R	T
Complement, 2's	NEG			1			T	60	6	2	70	6	3				00 - M → M	•	•	1	1	1	K
(Negate)	NEGA		Π										Γ	40	1	1	00 - A → A	•	•	‡	1	(1)	1
	NEGB		T				Π							50	1	1	00 - B → B	•	•	1	‡	0	1
Decimal Adjust, A	DAA													19	2	1	Converts binary add of BCD characters into BCD format	•	•	:	1	:	G
Decrement	DEC	1	T			Г	T	6A	6	2	7A	6	3				M - 1 → M	•	•	1	1	(1
	DECA	1	T			Г	Т					T	T	4A	1	1	A - 1 → A	•	•	1	1	(1
	DECB		T			Г	Г					T	T	5A	1	1	B - 1 → B	•	•	:	1	(4)	1
Exclusive OR	EORA	88	2	2	98	3	2	A8	4	2	88	4	3				A ⊕ M → A	•	•	1	1	R	Ť
	EORB	C8	2	2	D8	3	2	E8	4	2	F8	4	3	†	1		B ⊕ M→ B	•	•	1	1	R	Ť.
Increment	INC	1	T	t	T		T	6C	6	2	7C	6	3				M + 1 → M	•	•	1	1	(5)	1
	INCA	t^-	t	t	T	\vdash	T		T			T	T	4C	1	1	A + 1 → A	•	•	1	1	3	,
	INCB	1	1	T	1		T				_	\vdash	T	5C	1	1	B + 1 → B	•	•	1	1	(5)	1
Load	LDAA	86	2	2	96	3	2	A6	4	2	В6	4	3	t		Т	M → A	•	•	1	1	R	†
Accumulator	LDAB	C6	2	2	06	3	2	E6	4	2	F6	4	3			-	M → B	•	•	:	1	R	Ţ
Load Double Accumulator	LDD	СС	3	3	DC	4	2	EC	5	2	FC	5	3		T		M + 1 → B, M → A	•	•	:	:	R	Ī
Multiply Unsigned	MUL	T	T	T		Γ	Γ			Г		Γ	Τ	3D	7	1	A x B → A : B	•	•	•	•	•	1
OR, Inclusive	ORAA	88	2	2	9A	3	2	AA	4	2	ВА	4	3	Г	Г		A + M → A	•	•	1	1	R	†
	ORAB	CA	2	2	DA	3	2	EA	4	2	FA	4	3	 	<u> </u>	T	B + M → B	•	•	1	1	R	t
Push Deta	PSHA	+	+	t	\vdash	\vdash	t		┢	\vdash	<u> </u>	1	t	36	4	1	A → Msp, SP - 1 → SP	•	•	•	•	•	t
	PSHB	†	T	T	\vdash		T				1	\top	\vdash	37	4	1	B → Msp, SP - 1 → SP	•	•	•	•	•	t
Pull Data	PULA	1	T	T		Т	Т	Γ	Γ	Г		T		32	3	1	SP + 1 → SP, Msp → A	•	•	•	•	•	†
	PULB	T	Τ	Т			Т		Γ	T			Τ	33	3	1	SP + 1 → SP, Msp → B	•	•	•	•	•	t
Rotate Left	ROL	T		T	Г	Π		69	6	2	79	6	3				M	•	•	:	1	(6)	†
	ROLA	\top	1	T	1	\vdash	T	1	Ė	Ť	Ė	t	t	49	1	1	(*)	•	•	1	1	6	4
	ROLB	+	†	t	\vdash	┢	t	_	1	一	_	t	$^{+}$	59	1	1	B C 67 60	•	•	1	1	6	_
Rotate Right	ROR	+	+	t	\vdash	\vdash	t	66	6	2	76	6	3	1	Ė		M	•	•	1	1	6	4
	RORA	1	T	T	T	\vdash	T	1	۲	Ť	Ė	T	Ť	46	1	1	<u>v</u> rD+GTTTTD-l	•	•	1	1	6	-
			-	-	-		+			1		_	_		1		J. J. C. b7 b0		-	:	1	6	4

Note) Condition Code Register will be explained in Note of Table 11.

(to be continued)



Condition Code Addressing Modes Boolean/ Operations Mnemonic DIRECT INDEX 5 4 3 2 1 0 IMMED EXTEND IMPLIED Arithmetic Operation OP OP OP # OP н ı NZV c 1 1 6 1 68 6 2 78 6 3 Shift Left ASI Arithmetic • • t t 6 t ASLA 1 1 · · : : 6 : ASLB 58 1 1 Double Shift : : 6 : ASLD 05 1 Left, Arithmetic Shift Right ASR 67 6 2 77 6 3 • • 1 1 6 1 Arithmetic • : : 6 : ASRA 47 1 . ASRB 57 1 . . 1 1 6 1 Shift Right 6 2 74 6 3 • • R : 6 : LSR Logical • • R 1 6 1 1 LSRA 44 1 • R 1 6 1 54 1 1 • LSRR Double Shift R : 6 LSRD 04 1 Right Logical 3 2 A7 4 2 B7 4 3 A - M • 1 1 R • Store STAA Accumulator 3 2 E7 4 2 F7 4 • 1 1 R • **D7** B → M STAR Store Double A → M B → M + 1 4 2 ED 5 2 FD 5 STD Accumulator 80 2 2 90 3 2 A0 4 2 B0 4 3 $A - M \rightarrow A$ • : : : : Subtract SUBA CO 2 2 DO 3 2 EO 4 2 FO 4 3 B - M → B • • : : : : SUBB 83 3 3 93 4 2 A3 5 2 B3 5 3 A : B - M : M + 1 - A : B • t t t t Double Subtract SUBD Subtract Accumulators • | : | : | : SBA A - B - A 1 1 1 1 82 2 2 92 3 2 A2 4 2 B2 4 3 A - M - C → A • • SBCA Subtract With Carry C2 2 2 D2 3 2 E2 4 2 F2 4 3 B - M - C → B · · : : : : SBCB 1 A → B • t t R • 16 1 Transfer TAB Accumulators 17 1 1 B → A • • ‡ ‡ R • TBA • t t R R Test Zero or TST 6D 4 2 7D 4 3 M - 00 Minus • t t R R 4D 1 1 A - 00 TSTA B - 00 • ‡ ‡ R R TSTB 5D And Immediate AIM 71 6 3 61 7 3 M·IMM→M • 1 1 R 72 6 3 62 7 3 OIM OR Immediate $M + IMM \rightarrow M$ • • 1 1 R • 75 6 3 65 7 3 M⊕IMM→M **FOR Immediate** EIM • • 1 1 R • 7B 4 3 6B 5 3 M.IMM Test Immediate TIM • • 1 1 R •

Table 8 Accumulator, Memory Manipulation Instructions

Note) Condition Code Register will be explained in Note of Table 11.

New Instructions

In addition to the HD6801 Instruction Set, the HD63P01M1 has the following new instructions:

 $AIM - \cdots (M) \cdot (\overline{I}MM) \rightarrow (M)$

Evaluates the AND of the immediate data and the memory, places the result in the memory.

 $OIM-\cdots(M)+(IMM)\rightarrow(M)$

Evaluates the OR of the immediate data and the memory, places the result in the memory.

 $EIM - - - (M) \oplus (IMM) \rightarrow (M)$

Evaluates the EOR of the immediate data and the contents of memory, places the result in memory.

TIM----(M) · (IMM)

Evaluates the AND of the immediate data and the memory, changes the flag of associated condition code register

Each instruction has three bytes; the first is op-code, the second is immediate data, the third is address modifier.

 $XGDX--(ACCD) \leftrightarrow (IX)$

Exchanges the contents of accumulator and the index register.

SLP----The MPU is brought to the sleep mode. For sleep mode, see the "sleep mode" section.



Table 9 Index Register, Stack Manipulation Instructions

							Ade	dress	ing	Мо	des						Boolean/	(on (ie
Pointer Operations	Mnemonic	IM	ME	D.	DII	REC	CT	IN	DE	×	EX	ΓEΝ	D	IMF	LIE	D	Arithmetic Operation	5	4	3	2	1	0
		OP	~	#	OP	[~	#	OP	~	#	OP	~	#	OP	~	#		н	ī	N	z	٧	С
Compare Index Reg	CPX	8C	3	3	9C	4	2	AC	5	2	вс	5	3		Г		X-M:M+1	•	•	1	‡	1	1
Decrement Index Reg	DEX	1				Γ			T					09	1	1	X – 1 → X	•	•	•	‡	•	•
Decrement Stack Pntr	DES					Г	Γ							34	1	1	SP - 1 → SP	•	•	•	•	•	•
Increment Index Reg	INX													08	1	1	X + 1 → X	•	•	•	1	•	•
Increment Stack Pntr	INS	T	İ			T								31	1	1	SP + 1 → SP	•	•	•	•	•	•
Load Index Reg	LDX	CE	3	3	DE	4	2	EE	5	2	FE	5	3				$M \rightarrow X_H$, $(M + 1) \rightarrow X_L$	•	•	(1)	:	R	•
Load Stack Pntr	LDS	8E	3	3	9E	4	2	ΑE	5	2	BE	5	3		T		M → SPH, (M+1) → SPL	•	•	1	1	R	•
Store Index Reg	STX				DF	4	2	EF	5	2	FF	5	3				$X_H \rightarrow M, X_L \rightarrow (M+1)$	•	•	0	1	R	•
Store Stack Pntr	STS	1		Г	9F	4	2	AF	5	2	BF	5	3				SPH → M, SPL → (M+1)	•	•	1	1	R	•
Index Reg → Stack Pntr	TXS													35	1	1	X - 1 → SP	•	•	•	•	•	•
Stack Pntr → Index Reg	TSX	1	T			Γ	T							30	1	1	SP + 1 → X	•	•	•	•	•	•
Add	ABX													3A	1	1	B + X → X	•	•	•	•	•	•
Push Data	PSHX													3C	5	1	X _L → M _{sp} , SP – 1 → SP	•	•	•	•	•	•
				l					1		1						X _H → M _{sp} , SP – 1 → SP		1		l		
Pull Data	PULX	T		Γ		Γ								38	4	1	SP + 1 → SP, M _{sp} → X _H	•	•	•	•	•	•
•				l				ĺ									SP + 1 → SP, M _{sp} → X _L				1		
Exchange	XGDX	T												18	2	1	ACCD↔IX	•	•	•	•	•	•

Note) Condition Code Register will be explained in Note of Table 11.

Table 10 Jump, Branch Instruction

							Ad	dres	sing	Мо	des							T			on (e
Operations	Mnemonic	REL	AT.	VE	DII	REC	T:	IN	DE.	x	EX.	ΓEN	D	IMP	LIE	D	Branch Test	5	4	3	2	1	0
		OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#		н	Ī	N	Z	٧	С
Branch Always	BRA	20	3	2													None	•	•	•	•	•	•
Branch Never	BRN	21	3	2													None	•	•	•	•	•	•
Branch If Carry Clear	BCC	24	3	2								Γ					C = 0	•	•	•	•	•	•
Branch If Carry Set	BCS	25	3	2													C = 1	•	•	•	•	•	•
Branch If = Zero	BEQ	27	3	2													Z = 1	•	•	•	•	•	•
Branch If > Zero	BGE	2C	3	2													N ⊕ V = 0	•	•	•	•	•	•
Branch If > Zero	BGT	2E	3	2									Г				Z + (N + V) = 0	•	•	•	•	•	•
Branch If Higher	ВНІ	22	3	2													C + Z = 0	•	•	•	•	•	•
Branch If ≤ Zero	BLE	2F	3	2													Z + (N + V) = 1	•	•	•	•	•	•
Branch If Lower Or Same	BLS	23	3	2													C + Z = 1	•	•	•	•	•	•
Branch If < Zero	BLT	2D	3	2		Г											N ⊕ V = 1	•	•	•	•	•	•
Branch If Minus	ВМІ	28	3	2						\vdash			1				N = 1	•	•	•	•	•	•
Branch If Not Equal Zero	BNE	26	3	2													Z = 0	•	•	•	•	•	•
Branch If Overflow Clear	BVC	28	3	2									Ī				V=0	•	•	•	•	•	•
Branch If Overflow Set	BVS	29	3	2									Ī				V = 1	•	•	•	•	•	•
Branch If Plus	BPL	2A	3	2									Г				N = 0	•	•	•	•	•	•
Branch To Subroutine	BSR	8D	5	2				Ī		Г			Ī					•	•	•	•	•	•
Jump	JMP	1	Т	Т				6E	3	2	7E	3	3				1	•	•	•	•	•	•
Jump To Subroutine	JSR				9D	5	2	AD	5	2	BD	6	3					•	•	•	•	•	•
No Operation	NOP													01	1	1	Advances Prog. Cntr. Only	•	•	•	•	•	•
Return From Interrupt	RTI									1				3B	10	1		T-		- (8	_	_
Return From Subroutine	RTS			Ī								Γ	Ī	39	5	1		•	•	•	•	•	•
Software Interrupt	SWI	T	T	T	Π		T	T		Γ		Т	T	3F	12	1	1	•	s	•	•	•	•
Wait for Interrupt®	WAI	Ī	Π	Π						Г			Γ	3E	9	1		•	9	•	•	•	•
Sleep	SLP	\vdash	1	T	1	1	\vdash	1	T	1	1	T	1	1A	4	1		1.	•	•	•	•	•

Note) *WA1 puts R/\overline{W} high; Address Bus goes to FFFF; Data Bus goes to the three state. Condition Code Register will be explained in Note of Table 11.



Table 11 Condition Code Register Manipulation Instructions

		Addre	ssingf	Nodes		С	ondit	ion C	ode l	Regist	ter
Operations	Mnemonic	IM	PLIE	D	Boolean Operation	5	4	3	2	1	0
		OP	~	#		Н	1	N	Z	v	С
Clear Carry	CLC	ОС	1	1	0 → C	•	•	•	•	•	R
Clear Interrupt Mask	CLI	0E	1	1	0 → 1	•	R	•	•	•	•
Clear Overflow	CLV	0A	1	1	0 → V	•	•	•	•	R	•
Set Carry	SEC	0D	1	1	1 → C	•	•	•	•	•	S
Set Interrupt Mask	SEI	OF	1	1	1 → I	•	S	•	•	•	•
Set Overflow	SEV	OB	1	1	1 → V	•	•	•	•	S	•
Accumulator A → CCR	TAP	06	1	1	A→ CCR			_ ((0 —		
CCR → Accumulator A	TPA	07	1	1	CCR → A	•	•	•	•	•	•

[NOTE 1] Condition Code Register Notes: (Bit set if test is true and cleared otherwise)

- Test: Result = 10000000? **(1)** (Bit V)
- (Bit C) Test: Result \ 00000000? 2
- 3 (Bit C) Test: BCD Character of high-order byte greater than 9? (Not cleared if previously set)
- ă (Bit V) Test: Operand = 10000000 prior to execution?
- <u>Š</u> (Bit V) Test: Operand = 01111111 prior to execution?
- <u>@</u> (Bit V) Test: Set equal to N@C=1 after the execution of instructions
- Õ (Bit N) Test: Result less than zero? (Bit 15=1)
- (All Bit) 8 Load Condition Code Register from Stack.
- (Bit 1) Set when interrupt occurs. If previously set, a Non-Maskable Interrupt is required to exit the wait state.
- (All Bit) Set according to the contents of Accumulator A.
- (11) (Bit C) Result of Multiplication Bit 7=1 of ACCB?

[NOTE 2] CLI instructions and interrupt.

If interrupt mask-bit is set (1="1") and interrupt is requested ($\overline{IRQ}_1 = "0"$ or $\overline{IRQ}_2 = "0"$), and then CLI instruction is executed, the CPU responds as follows.

- the next instruction of CLI is one-machine cycle instruction.
- Subsequent two instructions are executed before the interrupt is responded. That is, the next and the next of the next instruction are executed.
- 2 the next instruction of CLI is two-machine cycle (or more) instruction.
- Only the next instruction is executed and then the CPU jump to the interrupt routine.

Even if TAP instruction is used, instead of CLI, the same thing occurs.

Table 12 OP-Code Map

OP						ACC	ACC	1010	EXT		ACCA	or SP			ACCE	or X		7
COD	E					Α	В	IND	DIR	IMM	DIR	IND	EXT	IMM	DIR	IND	EXT	1
\ H	II.	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	1
ro ,		0	1	2	3	4	5 6 7		8	9	Α	В	С	D	E	F		
0000	0		SBA	BRA	TSX		N	EG					S	UB				0
0001	1	NOP	CBA	BRN	INS		AIM						CI	MP				1
0010	2			вні	PULA		OIM						S	ВС				2
0011	3			BLS	PULB		СОМ				SU	BD			AD	DD		3
0100	4	LSRD		BCC	DES		LSR						A	ND				4
0101	5	ASLD		BCS	TXS			E	IM				В	IT				5
0110	6	TAP	TAB	BNE	PSHA		ROR						LI	DA				6
0111	7	TPA	TBA	BEQ	PSHB		ASR					STA				STA		7
1000	8	INX	XGDX	BVC	PULX		A	SL					E	OR				8
1001	9	DEX	DAA	BVS	RTS		R	OL					Α	DC				9
1010	A	CLV	SLP	BPL	ABX		D	EC					Ó	RA				A
1011	В	SEV	ABA	BMI	RTI			Т	IM				A	DD				В
1100	С	CLC		BGE	PSHX		11	NC			C	PX			L	OD		С
1101	D	SEC		BLT	MUL		T	ST		BSR		JSR				STD		D
1110	E	CLI		BGT	WAI	JMP			LI	DS			LI	ЭX		E		
1111	F	SEI		BLE	SWI		С	LR				STS				STX		F
		0	1	2	3	4	5	6	7	8	9	A	8	С	D	E	F	

UNDEFINED OF CODE

Only for instructions of AIM, OIM, EIM, TIM



• Instruction Execution Cycles

In the HMCS6800 series, the execution cycle of each instruction is the number of cycles between the start of the current instruction fetch and just before the start of the subsequent instruction fetch.

The HD63P01M1 uses a mechanism of the pipeline control for the instruction fetch and the subsequent instruction fetch is performed during the current instruction being exe-

cuted.

Therefore, the method to count instruction cycles used in the HMCS6800 series cannot be applied to the instruction cycles such as MULT, PULL, DAA and XGDX in the HD63P01M1.

Table 13 provides the information about the relationship among each data on the Address Bus, Data Bus, and R/\overline{W} status in cycle-by-cycle basis during the execution of each instruction.

Table 13 Cycle-by-Cycle Operation

	s Mode & uctions	Cycles	Cycle #	Address Bus	R/W	Data Bus
MMEDIA	\TE					
ADC	ADD		1	Op Code Address+1	1	Operand Data
AND	BIT		2	Op Code Address + 2	1	Next Op Code
CMP	EOR	2				·
LDA	ORA					
SBC	SUB					
ADDD	CPX		1	Op Code Address+1	1	Operand Data (MSB)
LDD	LDS	3	2	Op Code Address+2	1	Operand Data (LSB)
LDX	SUBD		3	Op Code Address+3	1	Next Op Code
DIRECT						
ADC	ADD		1	Op Code Address+1	1	Address of Operand (LSB
AND	BIT		2	Address of Operand	1	Operand Data
CMP	EOR	3	3	Op Code Address+2	1	Next Op Code
LDA	ORA					
SBC	SUB					
STA			1	Op Code Address+1	1	Destination Address
		3	2	Destination Address	0	Accumulator Data
			3	Op Code Address+2	1	Next Op Code
ADDD	CPX		1	Op Code Address + 1	1	Address of Operand (LSB
LDD	LDS	4	2	Address of Operand	1	Operand Data (MSB)
LDX	SUBD	4	3	Address of Operand + 1	1	Operand Data (LSB)
			4	Op Code Address+2	1	Next Op Code
STD	STS		1	Op Code Address+1	1	Destination Address (LSB
STX		4	2	Destination Address	0	Register Data (MSB)
		1 4	3	Destination Address + 1	0	Register Data (LSB)
			4	Op Code Address+2	1	Next Op Code
JSR			1	Op Code Address+1	1	Jump Address (LSB)
			2	FFFF	1	Restart Address (LSB)
		5	3	Stack Pointer	0	Return Address (LSB)
			4	Stack Pointer – 1	0	Return Address (MSB)
			5	Jump Address	1	First Subroutine Op Code
TIM			1	Op Code Address+1	1	Immediate Data
		4	2	Op Code Address+2	1	Address of Operand (LSB
		4	3	Address of Operand	1 1	Operand Data
			4	Op Code Address+3	1	Next Op Code
AIM	EIM		1	Op Code Address+1	1	Immediate Data
OIM			2	Op Code Address+2	1	Address of Operand (LSB
			3	Address of Operand	1 1	Operand Data
		6	4	FFFF	1	Restart Address (LSB)
			5	Address of Operand	0	New Operand Data
			6	Op Code Address+3	1	Next Op Code



Table 13 Cycle-by-Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	Data Bus
INDEXED					
JMP		1	Op Code Address+1	1	Offset
	3	2	FFFF	1	Restart Address (LSB)
		3	Jump Address	1	First Op Code of Jump Routine
ADC ADD		1	Op Code Address+1	1	Offset
AND BIT		2	FFFF	1	Restart Address (LSB)
CMP EOR	4	3	IX+Offset	1	Operand Data
LDA ORA	4	4	Op Code Address+2	1	Next Op Corde
SBC SUB					
TST					
STA		1	Op Code Address+1	1	Offset
	4	2	FFFF	1	Restart Address (LSB)
		3	IX+Offset	0	Accumulator Data
		4	Op Code Address+2	1	Next Op Code
ADDD		1	Op Code Address+1	1	Offset
CPX LDD		2	FFFF	1	Restart Address (LSB)
LDS LDX	. 5	3	IX+Offset	1	Operand Data (MSB)
SUBD		4	IX+Offset+1	1	Operand Data (LSB)
		5	Op Code Address+2	1	Next Op Code
STD STS		1	Op Code Address+1	1	Offset
STX	_	2	FFFF	1	Restart Address (LSB)
	5	3	IX+Offset	0	Register Data (MSB)
		4	IX+Offset+1	0	Register Data (LSB)
ICD		5	Op Code Address + 2	1	Next Op Code
JSR		1	Op Code Address + 1 FFFF	1	Offset
	5	2	Stack Pointer	0	Restart Address (LSB)
	9	4	Stack Pointer – 1	0	Return Address (LSB)
		5	IX+Offset	1	Return Address (MSB) First Subroutine Op Code
ASL ASR	-	1	Op Code Address+1	1	Offset
COM DEC		2	FFFF	1	Restart Address (LSB)
INC LSR		3	IX+Offset	1	Operand Data
NEG ROL	6	4	FFFF	1	Restart Address (LSB)
ROR		5	IX+Offset	o	New Operand Data
11011		6	Op Code Address+1	1	Next Op Code
TIM	+	1	Op Code Address+1	1	Immediate Data
		2	Op Code Address+2	1	Offset
	5	3	FFFF	1	Restart Address (LSB)
		4	IX+Offset	1	Operand Data
		5	Op Code Address+3	1	Next Op Code
CLR		1	Op Code Address+1	1	Offset
		2	FFFF	1 1	Restart Address (LSB)
	5	3	IX+Offset	1	Operand Data
		4	IX+Offset	0	oo
		5	Op Code Address+2	1	Next Op Code
AIM EIM		1	Op Code Address+1	1	Immediate Data
OIM		2	Op Code Address+2	1	Offset
		3	FFFF	1	Restart Address (LSB)
	7	4	IX+Offset	1	Operand Data
		5	FFFF	1	Restart Address (LSB)
		6	IX+Offset	0	New Operand Data
		7	Op Code Address+3	1	Next Op Code



Table 13 Cycle-by-Cycle Operation (Continued)

Address Mode &	Cycles	Cycle	Address Bus	R/W	Data Bus
Instructions		#			
EXTEND					
JMP		1	Op Code Address+1	1	Jump Address (MSB)
	3	2	Op Code Address+2	1	Jump Address (LSB)
		3	Jump Address	1	Next Op Code
ADC ADD TST	+	1	Op Code Address+1	1	Address of Operand (MSB
AND BIT		2	Op Code Address+2	1	Address of Operand (LSB)
CMP EOR	4	3	Address of Operand	1	Operand Data
LDA ORA		4	Op Code Address+3	1	Next Op Code
SBC SUB		·	op code / lad. cos / c		TOAT OF COUC
STA		1	Op Code Address+1	1	Destination Address (MSB
	_	2	Op Code Address+2	1	Destination Address (LSB)
	4	3	Destination Address	0	Accumulator Data
		4	Op Code Address+3	1	Next Op Code
ADDD	1	1	Op Code Address + 1	1 1	Address of Operand (MSE
CPX LDD		2	Op Code Address+2	1	Address of Operand (LSB)
LDS LDX	5	3	Address of Operand	1	Operand Data (MSB)
SUBD		4	Address of Operand+1	1	Operand Data (LSB)
		5	Op Code Address+3	1	Next Op Code
STD STS		1	Op Code Address+1	1	Destination Address (MSB
STX		2	Op Code Address+2	1	Destination Address (LSB)
	5	3	Destination Address	0	Register Data (MSB)
		4	Destination Address+1	0	Register Data (LSB)
		5	Op Code Address+3	1	Next Op Code
JSR	 	1	Op Code Address+1	1	Jump Address (MSB)
		2	Op Code Address+2	1 1	Jump Address (LSB)
		3	FFFF	1	Restart Address (LSB)
	6	4	Stack Pointer	0	Return Address (LSB)
		5	Stack Pointer – 1	0	Return Address (MSB)
		6	Jump Address	1	First Subroutine Op Code
ASL ASR		1	Op Code Address+1	1	Address of Operand (MSE
COM DEC		2	Op Code Address+2	1	Address of Operand (LSB)
INC LSR		3	Address of Operand	1	Operand Data
NEG ROL	6	4	FFFF	1	Restart Address (LSB)
ROR		5	Address of Operand	0	New Operand Data
		6	Op Code Address+3	1	Next Op Code
CLR		1	Op Code Address+1	1	Address of Operand (MSE
		2	Op Code Address+2	1	Address of Operand (LSB)
	5	3	Address of Operand	1	Operand Data
		4	Address of Operand	0	00
		5	Op Code Address+3	1	Next Op Code



Table 13 Cycle-by-Cycle Operation (Continued)

	s Mode & uctions	Cycles	Cycle #	Address Bus	R/W	Data Bus
IMPLIED			-			
ABA	ABX	T	1	Op Code Address+1	1	Next Op Code
ASL	ASLD					
ASR	CBA					
CLC	CLI					
CLR	CLV				1	
COM	DEC					
DES	DEX					
INC	INS				1	
INX	LSR	1				
LSRD	ROL					
ROR	NOP					
SBA	SEC					
SEI	SEV					
TAB	TAP				1	
TBA	TPA					
TST	TSX					
TXS	137				}	
DAA	XGDX		1	Op Code Address+1	1	Next Op Code
DAA	AGDA	2	2	FFFF	1	Restart Address (LSB)
PULA	PULB		1			
PULA	PULB		2	Op Code Address+1	1	Next Op Code
		3	Į.			Restart Address (LSB)
DOLLA	DOLLD		3	Stack Pointer + 1	1	Data from Stack
PSHA	PSHB		1	Op Code Address+1	1	Next Op Code
		4	2	FFFF	1	Restart Address (LSB)
			3	Stack Pointer	0	Accumulator Data
			4	Op Code Address+1	1	Next Op Code
PULX			1	Op Code Address + 1	1	Next Op Code
		4	2	FFFF	1	Restart Address (LSB)
		1	3	Stack Pointer + 1	1	Data from Stack (MSB)
			4	Stack Pointer + 2	1	Data from Stack (LSB)
PSHX			1	Op Code Address+1	1	Next Op Code
			2	FFFF	1	Restart Address (LSB)
		5	3	Stack Pointer	0	Index Register (LSB)
			4	Stack Pointer – 1	0	Index Register (MSB)
			5	Op Code Address+1	1	Next Op Code
RTS			1	Op Code Address+1	1	Next Op Code
			2	FFFF	1	Restart Address (LSB)
		5	3	Stack Pointer + 1	1	Return Address (MSB)
			4	Stack Pointer + 2	1	Return Address (LSB)
			5	Return Address	1	First Op Code of Return Routin
MUL			1	Op Code Address+1	1	Next Op Code
			2	FFFF	1	Restart Address (LSB)
			3	FFFF	1	Restart Address (LSB)
		7	4	FFFF	1	Restart Address (LSB)
		'	5	FFFF	1	Restart Address (LSB)
			6	FFFF	1	Restart Address (LSB)
			7	FFFF	1	Restart Address (LSB)
			,	LIFF		nestart Address (LOD)



Table 13 Cycle-by-Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	Data Bus
	_i				
WAI	T	1	Op Code Address+1	1	Next Op Code
VVAI		2	FFFF	1	Restart Address (LSB)
		3	Stack Pointer	6	Return Address (LSB)
		4	Stack Pointer – 1	0	Return Address (MSB)
	9	5	Stack Pointer – 1	0	Index Register (LSB)
	9	6	Stack Pointer – 2 Stack Pointer – 3	0	Index Register (LSB)
		7	Stack Pointer – 3	0	Accumulator, A
		8		_	
		9	Stack Pointer - 5	0	Accumulator B
DTI	-	1	Stack Pointer - 6	1	Conditional Code Register
RTI			Op Code Address + 1		Next Op Code
		2	FFFF Carala Bainaga 4 4	1	Restart Address (LSB)
		3	Stack Pointer + 1	1	Conditional Code Register
	-	4	Stack Pointer + 2	1	Accumulator B
	10	5	Stack Pointer + 3	1	Accumulator A
		6	Stack Pointer + 4	1	Index Register (MSB)
		7	Stack Pointer + 5	1	Index Register (LSB)
		8	Stack Pointer + 6	1	Return Address (MSB)
		9	Stack Pointer + 7	1	Return Address (LSB)
		10	Return Address	1	First Op Code of Return Routine
SWI		1	Op Code Address+1	1	Next Op Code
		2	FFFF	1	Restart Address (LSB)
		3	Stack Pointer	0	Return Address (LSB)
		4	Stack Pointer – 1	0	Return Address (MSB)
		5	Stack Pointer – 2	0	Index Register (LSB)
	12	6	Stack Pointer – 3	0	Index Register (MSB)
	12	7	Stack Pointer – 4	0	Accumulator A
		8	Stack Pointer – 5	0	Accumulator B
		9	Stack Pointer – 6	0	Conditional Code Register
		10	Vector Address FFFA	1	Address of SWI Routine (MSB)
		11	Vector Address FFFB	1	Address of SWI Routine (LSB)
		12	Address of SWI Routine	1	First Op Code of SWI Routine
SLP		1	Op Code Address+1	1	Next Op Code
		2	FFFF	1	Restart Address (LSB)
		1	FFFÈ		High Impedance-Non MPX Mod
	4	Sleep			Address Bus -MPX Mode
		3	FFFF		Restart Address (LSB)
		4	Op Code Address+1		Next Op Code



	Address Mode & Instructions		Cycle #	Address Bus	R/W	Data Bus
RELATI	/E					
BCC	BCS		1	Op Code Address+1	1	Branch Offset
BEQ	BGE	3	2	FFFF	1	Restart Address (LSB)
BGT	вні		3	Branch Address·····Test="1"		First Op Code of Branch Routine
BLE	BLS		3	Op Code Address+1···Test="0"	'	Next Op Code
BLT	BMT					
BNE	BPL					
BRA	BRN					
BVC	BVS					
BSR			1	Op Code Address+1	1	Offset
			2	FFFF	1	Restart Address (LSB)
		5	3	Stack Pointer	0	Return Address (LSB)
			4	Stack Pointer – 1	0	Return Address (MSB)
			5	Branch Address	1	First Op Code of Subroutine

Table 13 Cycle-by-Cycle Operation (Continued)

LOW POWER CONSUMPTION MODE

The HD63P01M1 has two low power consumption modes; sleep and standby mode.

Sleep Mode

On execution of SLP instruction, the MCU is brought to the sleep mode. In the sleep mode, the CPU sleeps (the CPU clock becomes inactive), but the contents of the registers in the CPU are retained. In this mode, the peripherals of CPU will remain active. So the operations such as transmit and receive of the SCI data and counter may keep in operation. In this mode, the power consumption is reduced to about 1/6 the value of a normal operation.

The escape from this mode can be done by interrupt, RES, STBY. The RES resets the MCU and the STBY brings it into the standby mode (This will be mentioned later). When interrupt is requested to the CPU and accepted, the sleep mode is released, then the CPU is brought in the operation mode and jumps to the interrupt routine. When the CPU has masked the interrupt after recovering from the sleep mode, the next instruction of SLP starts to execute. However, in such a case that the time interrupt is inhibited on the timer side, the sleep mode cannot be released due to the absence of the interrupt request to the

CPU.

This sleep mode is available to reduce an average power consumption in the applications of the HD63P01M1 which may not be always running.

Standby Mode

Bringing STBY "Low", the CPU becomes reset and all clocks of the HD63P01M1 become inactive. It goes into the standby mode. This mode remarkably reduces the power consumptions of the HD63P01M1.

In the standby mode, if the HD63P01M1 is continuously supplied with power, the contents of RAM is retained. The standby mode should escape by the reset start. The following is the typical application of this mode.

First, NMI routine stacks the MCU's internal information and the contents of SP in RAM, disables RAME bit of RAM control register, sets the Standby bit, and then goes into the standby mode. If the Standby bit keeps set on reset start, it means that the power has been kept during standby mode and the contents of RAM is normally guaranteed. The system recovery may be possible by returning SP and bringing into the condition before the standby mode has started. The timing relation for each line in this application is shown in Figure 24.




Figure 24 Standby Mode Timing



ERROR PROCESSING

When the HD63P01M1 fetches an undefined instruction or fetches an instruction from unusable memory area, it generates the highest priority internal interrupt, that may protect from system upset due to noise or a program error.

Op-Code Error

Fetching an undefined op-code, the HD63P01M1 will stack the CPU register as in the case of a normal interrupt and vector to the TRAP (\$FFEE, \$FFEF), that has a second highest priority (RES is the highest).

Address Error

When an instruction is fetched from other than a resident ROM, RAM, or an external memory area, the CPU starts the same interrupt as op-code error. In the case which the instruction is fetched from external memory area and that area is not usable, the address error cannot be detected.

The addresses which cause address error in particular mode are shown in Table 14.

This feature is applicable only to the instruction fetch, not to normal read/write of data accessing.

Table 14 Address Error

Mode	0	1	2,4	5	6	7
	\$ 0000	\$0000	\$ 0000	\$ 0000	\$ 0000	\$ 0000
	1	1	1	- 5	\$	1
Address	\$001F	\$001F	\$001F	\$ 007F	\$001F	\$ 007F
Addiess				\$ 0200		\$0100
				1		
		1		\$EFFF		\$EFFF

System Flow chart of HD63P01M1 is shown in Fig. 25.

Transitions among the active mode, sleep mode, standby mode and reset are shown in Fig. 26.

Figures 27, 28, 29 and 30 shows a system configuration.




Figure 25 HD63P01M1 System Flow Chart




Figure 26 Transitions among Active Mode, Standby Mode, Sleep Mode, and Reset





Figure 27 HD63P01M1 MCU Single-Chip Dual Processor Configuration






Figure 28 HD63P01M1 MCU Expanded Non-Multiplexed Mode (Mode 5)

Figure 29 HD63P01M1 MCU Expanded Multiplexed Mode (Modes 2, 4 and 6)





Figure 30 HD63P01M1 MCU Expanded Non-Multiplexed Mode (Mode 1)

PRECAUTION TO THE BOARD DESIGN OF OSCILLA-TION CIRCUIT

As shown in Fig. 31, there is a case that the cross talk disturbs the normal oscillation if signal lines are put near the oscillation circuit. When designing a board, pay attention to this . Crystal and C_L must be put as near the HD63P01M1 as possible.



Do not use this kind of print board design.

Figure 31 Precaution to the boad design of oscillation circuit

■ PIN CONDITIONS AT SLEEP AND STANDBY STATE

Sleep State

The conditions of power supply pins (pins 1 and 21), clock pins (pins 2 and 3), input pins (pins 4, 5, 6 and 7) and E clock pin (pin 40) are the same as those of operation. Refer to Table 15 for the other pin conditions. Both address $(A_0 \sim A_{12})$ and chip enable (\overline{CE}) for the EPROM are in "1" state.

Standby State

Only power supply pins (pins 1 and 21) and $\overline{\text{STBY}}$ pin (pin 7) are active. As for the clock pin EXTAL(pin3), its input is fixed internally so the MCU is not influenced by the pin conditions. XTAL (pin 2) is in "1" output. All the other pins are in high impedance. Both address (A₀ \sim A₁₂) and chip enable ($\overline{\text{CE}}$) for the EPROM are in "1" output.

Table 15 Pin Condition in Sleep Mode

Pin	Mode	0	1	2,4	5	6	7
Port 1	Function	I/O Port	Lower Address Bus	I/O Port ←		+	+
P ₁₀ ~P ₁₇	Condition	Keep the condition just before sleep	Output "1"	Keep the condition just before sleep	←	+	+
Port 2	Function	I/O Port	+	+	+	+	+
P ₂₀ ~P ₂₄			+	+	←	+	←
Port 3 Function B		Ē: Lower Address Bus E: Data Bus	Data Bus	E: Lower Address Bus E: Data Bus	Data Bus	Ē: Lower Address Bus E: Data Bus	I/O Port
$P_{30} \sim P_{37}$	Condition	E: Output "1" E: High Impedance	High Impedance	E: Output "1" E: High Impedance	High Impedance	E: Output "1" E: High Impedance	Keep the condition just before sleep
	Function	Upper Address	←	+	Lower Address Bus or Input Port	Upper Address Bus or Input Port	I/O Port
Port 4 P ₄₀ ~P ₄₇ Condition		Output "1"	←	←	Address Bus: Out- put "1" Port: Keep the con- dition just before sleep	←	Keep the condition just before sleep
SC ₂		Output "1" (Read Condition)	←	+	+	+	Output "1"
S	C ₁	Output Address Strobe	←	+	Output "1"	Output Address Strobe	Input Pin

pin	0, 2, 4, 6	1	5	7
Port 1 P ₁₀ ~ P ₁₇	high impedance (input)	4	-	-
Port 2 P ₂₀ ∼ P ₂₄	high impedance (input)			◀
Port 3 P ₃₀ ~ P ₃₇	E: "1" output E: high impedance	high impedance		
Port 4 P ₄₀ ~ P ₄₇	high impedance (input)	-		4
SC₂ (R/₩)	"1" output (Read)	-	-	"1" output
SC1 (AS)	E: "1" output E: "0" output	4	"1" output	high impedance (input)

Table 16 Pin Condition during RESET

■ PRECAUTION TO EMULATE THE HD6301V1 BY HD63P01M1

The internal EPROM of the HD63P01M1 provides 8k bytes address space located from \$E000 through \$FFFF. The followings should be noted to emulate the HD6301V1 (4k bytes internal ROM) with the HD63P01M1.

1. Mode 5 (Expanded Non-multiplexed Mode) and Mode 7 (Single Chip Mode)

Use 4k bytes of EPROM address space located from \$F000 through \$FFFF.

2. Mode 6 (Expanded Multiplexed Mode)

Use 4k bytes of EPROM address space located from \$F000 through \$FFFF. But do not use 4k bytes from \$E000 through \$EFFF because these addresses are internal for the HD63P01M1, while these are external for the HD6301V1.

3. Mode 1, 2, 4

No need to be careful, since ROM address is external in these cases.





Figure 32 Address Map of Mode 6

PRECAUTION TO USE THE EPROM ON-PACKAGE 8 BIT SINGLE CHIP MICROCOMPUTER

Please pay attention to the followings, since this MCU has special structure with pin socket on the package.

- Don't apply high static voltage or surge voltage over MAX-IMUM RATINGS to the socket pins as well as the LSI pins. If not, that may cause permanent damage to the device.
- (2) When using 32k EPROM (24 pin), insert it on the mark side and let the four above pins open.



- (3) When using this in production like mask ROM type single chip microcomputer, pay attention to the followings to keep the good contact between the EPROM pins and socket pins.
 - (a) When soldering the LSI on a print circuit board, the recommended condition is

Temperature: lower than 250°C Time: within 10 sec.

- (b) Note that the detergent or coating will not get in the socket during flux washing or board coating after soldering, because that may cause bad effect on socket contact.
- (c) Avoid permanent application of this under the condition of vibratory place and system.
- (d) The socket, inserted and pulled repeatedly loses its contactability. It is recommended to use new one when applied in production.



HD63P05Y0, HD63PA05Y0, HD63PB05Y0 CMOS MCU (Microcomputer Unit)

-ADVANCE INFORMATION-

HD63P05Y0 is an 8-bit CMOS single-chip microcomputer unit which has 4k bytes or 8k bytes of EPROM on the package. It is compatible with the HD6305Y0 except for ROM. The HD63P05Y0 can be used to emulate the HD6305X0 or HD6305Y0 for software developmentor, or it can be used in small-scale production.

■ FEATURES

- Pin compatible with HD6305X0 and HD6305Y0
- 256-byte of RAM
- A total of 55 terminals, including 32 I/O's, 7 inputs and 16 outputs.
- Two timers
 - 8-bit timer with a 7-bit prescaler (programmable prescaler; event counter)
 - 15-bit timer (commonly used with the SCI clock divider)
- On-chip serial interface circuit (synchronized with clock)
- Six interrupts (two external, two timer, one serial and one software)
- Low power dissipation modes Wait, Stop and Standby Mode
- Minimum instruction cycle time

HD63P05Y0 1 μ s (f = 1 MHz) HD63PA05Y0 0.67 μ s (f = 1.5 MHz)


- HD63PB05Y0 0.67 μ s (f = 2 MHz)
- Similar to HD6800 instruction set
- Bit manipulation
- Bit test and branch
- Versatile interrupt handling
- Full set of conditional branches
 New instructions STOP, WAIT, DAA
- Applicable to 4k or 8k bytes of EPROM

4k bytes; HN482732A 8k bytes; HN482764, HN27C64


■ TYPE OF PRODUCTS

Type No.	Bus Timing	EPROM Type No.
HD63P05Y0	1 MHz	HN482732A-30, HN482764-3, HN27C64-30
HD63PA05Y0	1.5 MHz	HN482732A-30, HN482764-3, HN27C64-30
HD63PB05Y0	2 MHz	HN482732A-25, HN482764, HN27C64-25

(Note) EPROM is not attached to the MCU.




PIN ARRANGEMENT



(Top View)

■ BLOCK DIAGRAM



HD63701X0 CMOS MCU (Microcomputer Unit)

-ADVANCE INFORMATION-


The HD63701X0 is an 8-bit CMOS single-chip microcomputer which contains a CPU compatible with the HD6301X0, 4k byte EPROM, 192 byte RAM, 53 Input/Output lines, a Serial Communication Interface and 2 Timers. Besides powerful peripheral functions, Halt function and Memory Ready function are available for Bus interface in expanded mode.

FEATURES


- Object Code Compatible with the HD6301X0/HD6301V1
- Abundant On-Chip Functions:
 - 4k Byte EPROM, 192 Byte RAM, 53 I/O Lines, 16-bit Timer, 8-bit Timer, Serial Communication Interface
- ◆ Interrupt 3 External Lines and 7 Internal Lines
- MR Input for Use with Slow Memory
- Halt Function for Direct Memory Access
- Operation Mode
 - Mode 1 Expanded Mode (On-Chip ROM disable)
 - Mode 2 Expanded Mode (On-Chip ROM enable)
 - Mode 3 Single Chip Mode
- EPROM Program/Verify Mode

The same programming specification as standard 2732; $V_{PP} = 21V \pm 0.5V$, tpw = 50 msec.


- Low Power Consumption Mode; Sleep Mode, Standby Mode
- Minimum Instruction Cycle Time; 0.5μs (f = 2.0MHz)



■ PIN ARRANGEMENT



■ BLOCK DIAGRAM



INTRODUCTION OF RELATED DEVICES

- 8/16-bit Multi-chip Microcomputers
- 4-bit Single-chip Microcomputer HMCS400 Series
- 4-bit Single-chip Microcomputer HMCS40 Series
- LCD Driver Series
- IC Memories
- Gate Array
- LSI for Speech Synthesizer System
- CODEC/Filter Combo LSI

Preliminary data sheets herein contain information on new products. Specifications and information are subject to change without notice.

Advance Information data sheets herein contain information on products under development. Hitachi reserves the right to change or discontinue these products without notice.

8/16-BIT MULTI-CHIP MICROCOMPUTERS

■ 8-BIT MULTI-CHIP MICROCOMPUTERS

Division	Type No.			Clock	Supply	Operating***	1	Function	Compatibil					
DIVISION		D. 1. T	Process	Frequency	Voltage (V)	Temperature (°C)	Package [†]	Function	Compation					
		Old Type No.		(MHz)	(V)	(°C)								
	HD6803		NMOS	1.0	5.0	0~+70	DP-40	Microprocessor +128 Bytes of RAM	MC6803					
- 1	HD6803-1		1411100	1.25	5.0	0 .70		Which opinion is 120 by tes of them	MC6803-1					
ī	HD6303R			1.0			DP-40							
	HD63A03R		смоѕ	1.5	5.0	0 ~ +70	FP-54	Microprocessor +128 Bytes of RAM						
	HD63B03R		1000	2.0	10.0	CG-40								
			 			 	00-40							
	HD6303X*		1	1.0	1	l	DP-64S							
	HD63A03X*		смоѕ	1.5	5.0	0 ~ +70	FP-80	Microprocessor +192 Bytes of RAM						
	HD63B03X*		l	2.0			55							
ı	HD6303Y**			1.0			DD 040		4					
- 1	HD63A03Y**		смоѕ	1.5	5.0	0~+70	DP-64S	Microprocessor +256 Bytes of RAM	1					
	HD63B03Y**		1	2.0		1	FP-64							
	HD6305X2*	 		1.0			· · · · · · · · · · · · · · · · · · ·							
	HD6305X2*		смоѕ	1.5	5.0	0 ~ +70	DP-64S	Microprocessor +128 Bytes of RAM						
			CMUS		5.0	0~+70	FP-64	Microprocessor +120 Bytes of NAM						
	HD63B05X2*			2.0										
L	HD6305Y2*		1	1.0	1		DP-64S							
MPU [HD63A05Y2*		CMOS	1.5	5.0	0~+70	FP-64	Microprocessor +256 Bytes of RAM						
	HD63B05Y2*			2.0			r-04							
t	HD6800	HD46800D	T	1.0					MC6800					
	HD68A00	HD468A00	NMOS	1.5	5.0	-20 ~ +75	DP-40	Microprocessor	MC68A00					
		HD468B00	1.403	2.0	1 5.5	-25 1,75	150		MC68B00					
	HD68B00		111100		5.0	-20 ~ +75	DP-40	Mi	MC6802					
	HD6802	HD46802	NMOS	1.0	5.0			Microprocessor+Clock+128 Bytes of RAM	WIC0802					
	HD6802W		NMOS	1.0	5.0	-20 ~ +75	DP-40	Microprocessor+Clock+256 Bytes of RAM	L					
[HD6809			1.0	_				MC6809					
	HD68A09		NMOS	1,5	5.0	-20 ~ +75	DP-40	High-End 8-Bit Microprocessor	MC68A09					
	HD68B09		1	2.0	1	1	1		MC68B09					
-	500500	 	+	2.0	 	+	 		1					
i	UDE200**	i	смоѕ	2.5	5.0	-20 ~ +75	DP-40	High-End 8-Bit Microprocessor						
1	HD6309**	1	CMOS		5.0	-20~+/5	DP-40	High-End 8-Bit Microprocessor						
- 1			1	3.0										
	HD6809E		j	1.0				High-End 8-Bit Microprocessor	MC6809E					
	HD68A09E		NMOS	1.5	5.0	-20 ~ +75	DP-40		MC68A09E					
1	HD68B09E		1	2.0	1		İ	(External Clock Type)	MC68B09E					
1			1	2.0										
	HD6309E**		CMOS	2.5	5.0	-20 ~ +75	DP-40	High-End 8-Bit Microprocessor						
	H D6309E	l .	C WIOS		15.0	-20 ~ 4/5	DF-40	(External Clock Type)						
,				3.0										
	HD6821	HD46821	1	1.0	1				MC6821					
	HD68A21	HD468A21	NMOS	1.5	5.0	-20 ~ +75	DP-40	Peripheral Interface Adapter	MC68A21					
PIA	HD68B21	HD468B21	1	2.0			1		MC68B21					
	HD6321*			1.0			†		1					
	HD63A21*		смоѕ	1.5	5.0	-20 ~ +75	DP-40	Peripheral Interface Adapter						
	HD63B21*	 	- 000	2.0	10.0	120 .,0	FP-54	Tomphoral Interness Floor						
									MC6840					
	HD6840		4	1.0		l	l	l						
	HD68A40		NMOS	1.5	5.0	-20 ~ +75	DP-28	Programmable Timer Module	MC68A40					
PTM	HD68B40			2.0					MC68840					
1 1	HD6340°			1.0]									
	HD63A40*		смоѕ	1.5	5.0	-20 ~ +75	DP-28	Programmable Timer Module						
	HD63840*	<u> </u>	1	2.0	1		1	•						
	HD6843	HD46503S	 	1.0	 	1			MC6843					
			NMOS		5.0	0 ~ +75	DP-40	Floppy Disk Controller						
	HD68A43	HD46503S-1	+	1.5	 				MCCCAA					
l	HD6844	HD46504	4	1.0	4	1	1		MC6844					
	HD68A44	HD46504-1	NMOS	1.5	5.0	-20 ~ +75	DP-40	Direct Memory Access Controller	MC68A44					
	HD68B44	HD46504-2		2.0					MC68B44					
	HD6845	HD46505R		1.0				CRT Controller	MC6845					
	HD68A45	HD46505R-1	NMOS	1.5	5.0	-20 ~ +75	DP-40		MC68A45					
: 1	HD68845	HD46505R-2	1		1 3.0	25 . 7,5	3. 40	(3.0MHz High-speed Display)	MC68B45					
			+	2.0	 	+	 	ļ	WC08845					
	HD6845S	HD46505S		1.0	1			CRT Controller	ļ					
	HD68A45S	HD46505S-1	NMOS	1.5	5.0	-20 ~ +75	DP-40	(3.7MHz High-speed Display)						
	HD68845S	HD46505S-2		2.0		1	L							
сомво	HD6846	HD46846	NMOS	1.0	5.0	-20 ~ +75	DP-40	Combination ROM I/O Timer	MC6846					
	HD6850	HD46850		1.0		1	T	Asynchronous Communications	MC6850					
	HD68A50	HD468A50	NMOS	1,5	5.0	-20 ~ +75	DP-24	Interface Adapter	MC68A50					
	HD6350		 	1.0	†	 	 		1					
	HD63A50	 	смоѕ		1.0	20 - 175	00.04	Asynchronous Communications	 					
			CMOS	1.5	5.0	-20 ~ +75	DP-24	Interface Adapter						
	HD63850			2.0	ļ				ļ					
		HD46852	NMOS	1.0	5.0	-20 ~ +75	DP-24	Synchronous Serial Data Adapter	MC6852					
eena	HD6852			1.5	5.0	-20~+/5	UF-24	Synchronous Serial Data Adapter	MC68A52					
eena	HD6852 HD68A52		HD468A52					1.4		1	1	1		1
SSDA				1.0				i .						
SSDA	HD68A52 HD46508				-		İ	2-40 Analog Data Acquisition Unit						
SSDA	HD68A52 HD46508 HD46508-1		NMOS	1.5	5.0	-20 ~ +75	DP-40	Analog Data Acquisition Unit						
SSDA	HD68A52 HD46508 HD46508-1 HD46508A			1.5	5.0	-20 ~ +75	DP-40	Analog Data Acquisition Unit						
SSDA	HD68A52 HD46508 HD46508-1			1.5	5.0	-20 ~ +75		Analog Data Acquisition Unit						
SSDA	HD68A52 HD46508 HD46508-1 HD46508A HD46508A-1		NMOS	1.5 1.0 1.5			DP-24		MC1460-2					
SSDA	HD68A52 HD46508 HD46508-1 HD46508A			1.5	5.0	-20 ~ +75 0 ~ +70		Analog Data Acquisition Unit Real Time Clock Plus RAM	MC146818					

^{*} Preliminary ** Under development *** Wide Temperature Range (-40 ~ +85°C) version is available.
† DP; Plastic DIP, FP; Plastic Flat Package, CG: Glass-sealed Ceramic Leadless Chip Carrier

■ 16-BIT MULTI-CHIP MICROCOMPUTERS

			LS	SI Characte	eristics			
Division	Type No.	Process	Clock Frequency (MHz)	Supply Voltage (V)	Operating Temperature (°C)	† Package	Function	Compatibility
	HD68000-4		4					MC68000L4
	HD68000-6	1	6					MC68000L6
	HD68000-8]	8			DC-64		MC68000L8
	HD68000-10		10					MC68000L10
	HD68000-12]	12.5]				MC68000L12
	HD68000Y4		4					MC68000R4
	HD68000Y6	1	6	1				MC68000R6
MPU	HD68000Y8	NMOS	8	5.0	0 ~ +70	PGA-68	Microprocessor	MC68000R8
	HD68000Y10	1	10					MC68000R10
	HD68000Y12	1	12.5					MC68000R12
	HD68000Z4*		4					MC68000Z4
	HD68000Z6*		6					MC68000Z6
	HD68000Z8*	1	8			CG-68*		MC68000Z8
	HD68000Z10*		10					MC68000Z10
	HD68000Z12*		12.5					MC68000Z12
	HD68450-4		4					MC68450L4
	HD68450-6	1	6		0 ~ +70			MC68450L6
	HD68450-8]	8			DC-64		MC68450L8
	HD68450-10*		10					MC68450L10
	HD68450-12**		12.5				Direct Memory	_
DMAC	HD68450Y4	NMOS	4	5.0			Access Controller	_
<u> [</u>	HD68450Y6	1	6					_
<u>ē</u>	HD68450Y8]	8			PGA-68*		_
phe l	HD68450Y10*		10					_
Peripheral LSI	HD68450Y12**		12.5					_
	HD63463-4**		4					_
HDC	HD63463-6**	смоѕ	6	5.0	-20 ~ +75	DC-48	Hard Disk Controller	_
	HD63463-8**	1	8	1				_
	HD63484-4**		4					_
ACRTC	HD63484-6**	смоѕ	6	5.0	-20 ~ +75	DC-64	Advanced CRT Controller	-
	HD63484-8**]	8					_

^{*} Preliminary ** Under development



[†] DC; Ceramic DIP, PGA; Pin Grid Array, CG; Glass-sealed Ceramic Leadless Chip Carrier

4-BIT SINGLE-CHIP MICROCOMPUTER HMCS400 SERIES

The new CMOS 4-bit HMCS400 microcomputer series is designed to satisfy the growing need for microcomputer systems with large program capacity and for advanced applications. The HMCS400 series strengthens the proven capabilities of the HMCS40 series, offering advanced software productive architecture, enhanced peripheral functions, and high speed instruction execution.

■ FEATURES

- Architecturally Compatible with the HMCS40 Series for Convenient Replacement
- One Cycle per Instruction Execution Utilizing 10-bit per Instruction
- Powerful ROM and RAM Addressing Capability

- 16 Subroutine Stack Levels
- 98 Instructions Including Logic Arithmetic and BCD Arithmetic Operating Instructions, and Pattern Generating Instruction
- Five Interrupt Levels (External: 2, Time/Counter: 2, Serial Interface: 1)
- 8-bit Serial Interface (Clock Synchronous Type)
- Two Timer/Counters: 8-bit Free Running Timer and 8-bit Reload Timer/Event Counter
- 58 I/O Lines (26 High Voltage 40V I/O Lines)
- High Speed Instruction Execution: 2 μs at V_{cc} 5V, High Speed Version (1.3 μs) Available
- EPROM-on-Package Type Available for System Emulation

#HMCS400 SERIES PRODUCT CHARACTERISTICS

	Family Name		HMC	S404CL*	нмс	S404C*	HMCS404AC*		
Process Techr	ology		С	MOS	C	MOS	CMOS		
Supply Voltage	je	(V)	2.5	~ 6.0	4	~ 6	4.5~5.5		
Supply Voltage Power Dissipation Max. I/O Terr Operating Ter	tion	(n.ax.) (mW)		9		18	27		
Max. I/O Terr	Max. I/O Terminal Voltage (V)				Vc	C -40	Vc	C -40	
	Operating Temperature Range (°C)				-20) ~ +75	-20) ~ +75	
Package	FP-64	, DP-64S	FP-64	, DP-64S	FP-64	4, DP-64S			
Memory	ROM	(bits)	409	6 x 10	409	96 x 10	409	96 x 10	
Wiemo. y	RAM	(bits)	25	256 x 4		56 × 4	256 x 4		
Registers		7		7	7				
Subroutine St	ack Levels			16		16		16	
	4-Bit Inc	4-Bit Input 4-Bit Output 4-Bit Input/Output		4 x 1 2 x 1		4 x 1 2 x 1		4 x 1 2 x 1	
∞ I/O Ports	4-Bit Ou			4 x 4	1	4 x 4		4 x 4	
SCOTO	4-Bit Ing			4 x 5	58	4 x 5	58	4 x 5	
5	1-Bit Inp	out/Output		1 x 16	7	1 x 16	1	1 x 16	
2	External		2			2		2	
Interrupts	Timer/C	ounter		2		2		2	
	Serial In	terface	1			1		1	
Instruction	Number	of Instructions		99		99		99	
	Cycle Tin			4		2		1.33	
Clock Pulse Generator				t-in (Externa	drive is	possible)			
Others			Power Saving Mode (Stop mode, Stand-by mode)						
EPROM on the Pa	ckage Type		HD614P080S*						

^{*}Preliminary

4-BIT SINGLE-CHIP MICROCOMPUTER HMCS40 SERIES

The HMCS40 Series are high performance, low cost 4-Bit Single-Chip Microcomputers designed for dedicated applications. The HMCS40 Series Instruction Set provides convenient chip

FEATURES

• Full Line-Up:

CMOS

2 ~ 4k Words ROM 160 ~ 256 Words RAM 32 ~ 44 I/O Lines

- All Instructions (except Pattern Generation Instruction) are Single cycle.
- Pattern Generation Instruction (Table Reference Capability).
- · Powerful Interrupt Function.

selection and system expansion.

LCD-III/IV are LCD driver on chip microcomputers designed for applications which need an LCD display device.

- · Low Power Dissipation (2mW): CMOS.
- Low Operating Voltage Version (3V): CMOS.
- Built-in Clock Pulse Generator (Resistor or Ceramic Filter).
- · Built-in Power-on Reset Circuitry.
- I/O Options (User Selectable at Each Pin).

CMOS: Pull up Resistor/Open Drain/CMOS Output

Built-in LCD drive circuit: LCD-III/IV.

■ HMCS40 SERIES PRODUCT CHARACTERISTICS

******	<u>, , , , , , , , , , , , , , , , , , , </u>	Family Name (Type Name)		(I	MCS44CL HD44808) HMCS44C HD44800)	(MCS45CL HD44828) HMCS45C HD44820)	() F	MCS46CL HD44848) HMCS46C HD44840)	(IMCS47CL HD44868) HMCS47C HD44860)	(LCD-III * ³ HD44795, HD44790)		D-IV 61390
S	Process Tec	hnology		CMC	os	СМ	os	CMC	os	СМС	os	СМ	os	СМ	os
risti	Supply Vol	tage (V _{CC})	(V)	3/5		3/5		3/5		3/5		3/5		3/5	
acteristics	Power Dissi	pation (Typ.)	(mW)	0.32	/2	0.32	2/2	0.32	/4	0.32	/4	0.36	6/2.4	0.9/	5.0
ä	Max. I/O Te	erminal Voltage	(V)	Vcc	+ 0.3	Vcc	+0.3	Vcc	+ 0.3	Vcc	+ 0.3	Vcc	+ 0.3	Vcc	+ 0.3
<u>ა</u>	Operating T	emperature Range *1	(°C)	-20	~ +75	-20	~ +75	-20	~ +75	-20	~ +75	-20	~ +75	-20	~ +75
LSI	Package			DP-4	12, DP-42S	FP-8	64, DP-64S	DP-4	12, DP-42S	FP-5	64, DP-64S	FP-8	30	FP-8	30
	Memory	ROM	(bits)		8 x 10 x 10*2	2,04 128	8 x 10 x 10*2	4,09	6 × 10	4,09	6 × 10		8 x 10 x 10*2	4,09	96 x 10
	IVIETTION Y	RAM	(bits)	160	x 4	160	x 4	256	x 4	256	× 4	160	x 4	256	x 4
	Registers			8		6		8		6		6		6	
	Stack Regis	ters		4		4		4		4		4		4	
		4-Bit Data Input					_		_				4 x 1		4 x
		Discrete Input				44	-	32	-		_	32	-		_
	I/O Ports	4-Bit Data Output		32	_		4 x 1		-	44	4 x 1		4 x 1	32	4 x
Suc	1,0 , 0,10	Discrete Output] "-			_		_] -	_
Functions		4-Bit Data Input/Out	tput		4 × 4		4 × 6		4 x 4		4 × 6		4 x 2		4 x
돌		Discrete Input/Output	ut		1 x 16		1 x 16		1 x 16		1 × 16		1 x 16		1 x
_	Interrupts	External		2		2		2		2		2		2	
	menapis	Timer/Counter		1		1		1		1		1		1	
	Instruc-	Number of Instruction	ons	71		71		71		71		71		71	
	tions	Cycle Time	(μ _S)	20/1	0	20/1	0	20/5	i	20/5	5	20/	10	20/5	;
	Built-in Clo	ck Pulse Generator													
	Power on R	eset		No/	Yes	No/	Yes	No/	Yes	No/	Yes	Yes		No	
	Battery Bac	k-up		Halt		Halt		Halt		Halt		Halt		Halt	
1	Evaluation Cl	nip			4850E 4857E		14850E 14857E	HD4	4857E	HD4	14857E	HD4	14797E	HD4	14797

^{*1} Wide Temperature Range (-40 \sim +85 $^{\circ}$ C) version is available.

*3 LCD DRIVE FUNCTION

LCD	Common	4					
	Segment	32					
Drive	Duty	Static, 1/2, 1/3, 1/4					
	Bias	1/2, 1/3					
Display C	apability	4x32 Matrix (1/4 Duty)					

Expandable using the LCD Driver HD44100H.



^{*2} Pattern Memory



LCD DRIVER SERIES

■ LCD DRIVER SERIES CHARACTERISTICS

	Туре		G	eneral	Segme	ent Display	
Type Numbe	r	1	HD44100H	HD61100	HD61602	HD61603	HD44780 (LCD-II)
Process Supply Volta			CMOS	CMOS	CMOS	CMOS	CMOS
Supply Volta	Supply Voltage (V) Operating Temperature (°C)		5*1	5*1	3 ~ 5*1	3 ~ 5*1	5*1
			-20 ~ +75	-20 ~ +75	-20 ~ +75	-20 ~ +75	-2Q ~ +75*2
Package			FP-60	FP-100	FP-80	FP-80	FP-80
Power Dissip	ation	(mW)	5.0	5.0	0.5 (5V)	0.5 (5V)	1.75
Memory	ROM	(bits)	-	-	-	-	7200 (CG)*3
	RAM (bits		-	-	51 x 4	64 x 1	80 x 8/64 x 8 (CG) * 3
	Interface (C	PU)	8	8	14	10	11
1/0	Interface (E	Oriver IC)	2	2	-	_	4
Number of I	Interface (External ROM, RAM)		-	-	-	_	-
Number of I	nstruction		_		4	4	11
	Common		40	80	4	1	16
LCD Driver	Segment.		40	80	51	64	40
	Duty		Free (N)	Free (N)	Static, 1/2, 1/3, 1/4	Static	1/8, 1/11, 1/16
Display Capability		N x 40 Matrix (1/N Duty)	N x 80 Matrix (1/N Duty)	204 Segment (1/4 Duty)	64 Segment	16 Digits (5 x7 Dots 1/16 Duty)	
Comment			SR type	SR type			Expandable to 80 Digits using HD44100H

^{*1:} Except Power Supply for LCD.
*2: -40 ~ +85°C (Special Request). Please contact Hitachi Agents.
*3: CG; Character Generator.

Character Displa	ıy			Graphic Display			
HD44101H	HD43160AH	HD44102CH	HD44103CH	HD44105H	HD61830	HD61102	HD61103
CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
5*1	5*1	5*1	5*1	5* ¹	5*1	5*1	5*1
-20 ~ +75	-20 ~ +75	-20 ~ +75	-20 ~ +75	-20 ~ +75	-20 ~ +75	-20 ~ +75	-20 ~ +75
FP-80	FP-54	FP-80	FP-60	FP-60	FP-60	FP-100	FP-100
1.75	10.0	2.5	4.0	4.0	30.0	3.0	5.0
6720 (CG)*3	6240 (CG)*3	-	-	-	7360 (CG)*3	-	-
32 × 8	80 x 8	200 x 8	_	_	(external 65536 x 8)	512 x 8	-
12	21	21	6	6	13	21	6
4	5	_	5	5	9	_	5
_	18	_	-	_	33	_	-
8	6	6	_		12	7	-
15	_	_	20	32		_	64
40	_	50	-	_	_	64	_
1/7, 1/14	1/8, 1/12, 1#16	1/8, 1/12, 1/16, 1/24, 1/32	1/8, 1/12, 1/16, 1/24, 1/32	1/8,1/12,1/16,1/24, 1/32, 1/48, 1/64	Static, 1/1 ~ 1/128	~ 1/64	1/48, 1/64 1/96, 1/128
16 Digits (5 x 7 Dots 1/14 Duty)	_	32 x 50 Dots (1/32 Duty)	-	_	-	64 x 64 Dots (1/64 duty)	_
Expandable to 32 Digits using HD44100H	Display to 80 Digits using HD44100H	Segment Driver	Common Driver	Common Driver	Display to 524288 Dots using HD44100H	Segment Driver	Common Driver



IC MEMORIES

■ MOS RAM

	Total			Organiza-	Access	Cycle	Supply	Power		Pad	ckage	; †		
Mode	Bit	Type No.	Process	tion	Time	Time	Voltage	Dissipation					T	Τ.
		111111111111111111111111111111111111111		(word x bit)	(ns) max	(ns) min	(V)	(W)	Pin No.	CG	G	Р	FP	S
	Ì	HM6116-2	1		120	120		0.1m/0.2		•	•	•	•	1
	İ	HM6116-3			150	150		0.1m/0.18		•	•	•	•	╄
		HM6116-4	1 1		200	200				•	•	•	•	L
		HM6116L-2			120	120		20μ∆/0.18			•	•	•	╀
		HM6116L-3			150	150		20μ∆/0.16		<u></u>	•	•	•	┡
		HM6116L-4			200	200					•	•	-	+
		HM6116A-12			120	120				-	\vdash	<u> </u>	┼	H
		HM6116A-15		0040 0	150	150		0.1m/15m			<u></u>	•	┼	╁
		HM6116A-20		2048 × 8	200	200			24				├ ──	╁
		HM6116AL-12			120	120		- 40		\vdash	\vdash		┼	+
		HM6116AL-15			150 200	150		5μ/10m		-				+
						200					\vdash	•	•	Ļ
		HM6117-3 -	1		150 200	150 200		0.1m/0.2		-	\vdash	•	-	╀
		HM6117L-3			150	150				-		•	•	+
		HM6117L-3			200	200		10µ/0.18	,		\vdash	•	•	╁
		HM6168H-45			45	45				┼	•	•	-	╀
	l	HM6168H-55	1		55	55		0.1m/0.25		-		•	┼	╁
Static	16k-bit	HM6168H-70	CMOS		70	70	+5	0.1111/0.25		\vdash	•	•	+	╁
	l	HM6168HL-45	1 1	4096 x 4	45	45			20	-	<u> </u>	•	┼	╀
	l	HM6168HL-55	1		55	55		5μ/0.25			\vdash	•	┼	+
	1	HM6168HL-70	1		70	70		5µ/0.25		-	\vdash	•	+	╁
	1	HM6167	1 1		70	70		<u> </u>		+-	•	•	┼	╁
		HM6167-6	1		85	85		0.1m/0.15		-	•	•		╁
	İ	HM6167-8	1		100	100		0.1111/0.10			•	•	\vdash	t
		HM6167L	1		70	70						•	_	t
	l	HM6167L-6	1		85	85		5µ/0.15		-		•	+	+
	1	HM6167L-8	1		100	100		0,, 00				•	<u> </u>	T
	l	HM6167H-45	1		45	45		•		•	•	•	1	T
		HM6167H-55	1	16384 × 1	55	55		0.1m/0.2	20	•	•	•		t
	1	HM6167HL-45	1		45	45					\vdash	•	 	t
		HM6167HL-55			55	55		5μ/0.2				•	t	1
		HM6267-35	1		35	35						•	t	t
		HM6267-45			45	45		0.1m/0.25				•	\vdash	1
		HM6264-10	1		100	100				T		•	1	T
		HM6264-12	1		120	120		0.1m/0.2				•	•	Г
	CALLE	HM6264-15		0400 6	150	150						•	•	T
	64k-bit	HM6264L-10	1	8192 x 8	100	100			28			•		Γ
		HM6264L-12			120	120		10μ/0,2				•	•	T
	1	HM6264L-15	1		150	150						•	•	T

(Continued)



	Total			Organiza-	Access	Cycle	Supply	Power		Pa	ckage	†		
Mode	Bit	Type No.	Process	tion	Time	Time	Voitage	Dissipation (W)	5. 11			P		00
				(word x bit)	(ns) max	(ns) min	(V)	(VV)	Pin No.	CG	G	Р	FP	SP
		HM48416A-12	l l		120	230			+	ļ		•		ĺ
		HM48416A-15		16384 x 4	150	260		20m/0.3	18			•		
		HM48416A-20			200	330						•		
	64k-bit	HM4864-2			150	270		20m/0.33			•	•		
ļ	04K-DIL	HM4864-3]		200	335		2011/0.33			•	•		
		HM4864A-12	İ	65536 x 1	120	220				•	•	•		
		HM4864A-15			150	260	+5	20m/0.25		•	•	•		
Dynamic		HM4864A-20	NMOS		200	330			16	•	•	•		
		HM50256-12			120	220					•	•		
		HM50256-15			150	260		20m/0.35			•	•		
	256k-bit	HM50256-20		262144 x 1	200	330					•	•		
	230K-DIT	HM50257-12		202 144 X 1	120	220					•	•		
		HM50257-15	l		150	260		20m/0.35			•	•		
		HM50257-20			200	330					•	•		

■ MOS ROM

Mode	Total	Type No.	Process	Organization	Access Time	Supply Voltage	Power Dissipation		Pa	ckage	t	
WOOL	Bit	Type No.	110003	(word x bit)	(ns) max	(V)	(W)	Pin No.	С	G	Р	FP
· · · · · · · · · · · · · · · · · · ·		HN61364			250			28			•	•
	64k-bit	HN61365		8192 x 8	250		5µ/50m	24			•	
	Í	HN61366	1		250	İ	1	24			•	
Mask	128k-bit	HN613128	CMOS	16384 x 8	250	+5	5μ/50m				•	•
	256k-bit	HN61256		32768x8 or 65536 x 4	3500		5μ/7.5m	28			•	•
		HN613256	1	32768 x 8	250	•	5μ/50m					
	1M-bit	HN62301 *	1	131072 x 8	350	1	2m/75m				•	
		HN482732A-20			200					•		
	32k-bit	HN482732A-25		4096 x 8	250		0.18/0.8	24		•		
	1	HN482732A-30	NMOS		300	1				•		
		HN482764	INIVIOS		250					•		
		HN482764-2	1		200		0.18/0.55			•		
U.V. Erasable	1	HN482764-3			300					•		
& Electrically	64k-bit	HN27C64-15		8192 x 8	150	+5				•		
& Electrically		HN27C64-20	CMOS		200		0.55m/0.17	28		•		
		HN27C64-25	CIVIOS		250		0.551170.17	20		•		
		HN27C64-30	1		300					•		
		HN4827128-25			250					•		
	128k-bit	HN4827128-30]	16384 x 8	300		0.18/0.53			•		
		HN4827128-45	NMOS		450					•		
	İ	HN27256-20	IVIVIOS		200					•		
	256k-bit	HN27256-25	1	32768 x 8	250		0.22/0.55			•		_
		HN27256-30			300					•		
On Time	64k-bit	HN482764-3	NMOS	8192 x 8	300	+5	0.18/0.55	28			•	
Electrically	128k-bit	HN4827128-30*	14100	16348 x 8	300	į	0.18/0.53				•	
Electrically		HN58064-25			250						•	
Erasable &	64k-bit	HN58064-30	NMOS	8192 x 8	300	+5	0.22/0.55	28			•	
Programmable		HN58064-45	1		450						•	-

^{*} Preliminary

Δ HM6116LP/LFP Series: 10 μW
† The package codes of CG, G, P, FP and SP are applied to the package materials as follows.
CG: Glass-sealed Ceramic Leadless Chip Carrier, G: Cerdip, P: Plastic DIP, FP: Plastic Flat Package (SOP), SP: Skinny Type Plastic DIP

[†] The package codes of C, G, P and FP are applied to the package material as follows.

C: Side-brazed Ceramic DIP, G: Cerdip, P: Plastic DIP, FP: Plastic Flat Package

■ BIPOLAR RAM

Level	Total	Type No.	Organization	Output	Access Time	Supply Voltage	Power Dissipation		Pac	kage	t	
Levei	Bit	Type No.	(word x bit)	Output	(ns) max	(V)	(mW/bit)	Pin No.	F	G	Р	СС
	256	HM10414	256 x 1		10		2.8			•		Π
	256	HM10414-1	250 X I		8]	2.6			•		
		HM2110			35		0,5	16		•		
		HM2110-1	1024 x 1		25		0.5	10		•		
	1k	HM2112	1024 X 1		10]	0.8			•		
		HM2112-1			8	1	0.8			•		
		HM10422	256 × 4		10		0.8	24	•	•		
		HM10422-7	250 X 4]	7		1.0		•	•		
		HM10470			25					•		
ECL		HM10470-1	4096 x 1		15	1	0.2	18		•		
10k	ì	HM10470-25	4096 X 1		25	-5.2				•		
IUK	4k	HM2142			10	-5.2	0.3	20		•		
	44	HM10474			25		0.2			•		
		HM10474-8*	1024 x 4		8	1	0.3	24		•		
		HM10474-10*	1024 X 4		10		0.3	24		•		
		HM10480		Open	25		0.05		•	•		
		HM10480-15*	16384 x 1	Emitter	15]	0.00	20		•		
	16k	HM10480-20*			20	1	0.06	İ		•		
		HM10484-15*	4096 × 4	1	15	1	0.06	28		•		
		HM10484-20*	4096 X 4		20		0.06	28		•		
	1k	HM100415	1024 x 1		10		0.6	16		•		
	l IK	HM100422	256 x 4	1	10	1	0.8	24	•	•		•
		HM100470	4096 x 1	1	25	1	0.2	18		•		
ECL	4k	HM100474	1024 x 4		25	-4.5	0.2	24	•	•		
100k		HM100480		1	25	1	0.05		•	•		
		HM100480-15*	16384 x 1		15	1	0.00	20		•		Г
	16k	HM100480-20*			20	1	0.06		П	•		
		HM100484-15*	4096 x 4	Ī	15	1	0.06	20		•	,	
		HM100484-20*	4090 X 4		20	1	0.06	28	\Box	•		

^{*} Under development

The package codes of F, G, P and CC are applied to the package materials as follows.

F: Flat Package, G: Cerdip, P: Plastic DIP, CC: Ceramic Leadless Chip Carrier.

GATE ARRAY

CMOS Gate Array HD61J/HD61K/HD61L/HD61MM Series

FEATURES

Fast operation

Internal gate (2-input NAND, FO=3, AL=3mm) . . . 3.5ns typ Input buffer (FO=3, AL = 3mm) 9ns typ Output buffer (C_L=50pF) 20ns typ Memory access time (HD61MM) 60ns typ

Low power dissipation

At 10MHz operation (Internal gate) 130µW/gate typ

Abundant input and output configuration
 Allocation of all pins except power supply pins to input/output/input-output
 Output can be CMOS/open drain/3-state

Memory on-chip (HD61MM)

Flexibility of memory capacity and word organization Selection of single port/dual port memory

 Wide operation temperature range -20 to +75°C

Wide package selection

Especially plastic packages with high pin count DILP64/FPP100

• Powerful design support

User-Defined-Macro

Test pattern evaluation with fault simulator Design support at local Design Center

Quick turn around time and reasonable development cost

I LINE UP

		HD61J	HD61K	HD61L	HD61MM*
Gate count		504	1080	1584	2496
I/O pin coun	t	50	68	68	104
RAM on chip)	_	_	./ -	available
	DP28	0	0	0	
	DP42	0	0	0	_
	DP64	_	0	0	0
	FP54	0	_		_
	FP80	_	0	0	_
Package	FP100	_	_	-	0*
	DC28	0	0	0	0
	DC40	0	0	0	0
	PGA72	_	_	0	
	PGA120	-	_		0*
Power supply	/ pin		4		4 8*

^{*} Preliminary

Bi-CMOS Gate Array HD27K/HD27L/HD27P/HD27Q Series

FEATURES

- High speed with super low power dissipation
 - Internal gate: 4.0ns (Fan out=3)

@0.05mW

• Input buffer: 5.0ns (Fan out=3)

@2.6mW

Output buffer: 8.0ns (C_L=15pF)

@2.6mW

- - · Selectable totem-pole/3-state/open collector output
 - I_{OL}=8mA: Capable of driving 20 LS TTL's

- Output buffer can construct logic functions.
 - Saves gate stages.
- A variety of macrocell library
 - · Internal gate: 44
 - · Output buffer: 9
- A variety of reliable package
 - · Plastic DIP 16 to 64 pins
- Plastic FP 60 to 100 pins (under development)
- A variety of DA system support
 - Only logic diagrams and test patterns needed as an interface with the user.
- Short development time

	Numb	per of gates		Number	Paci	cage
	Internal gate (2-input NAND)	Input buffer	Output buffer	of V _{CC} and GND pins	DIP (Plastic)	FP* (Plastic)
HD27K	200	18	18	2	16, 20, 28, 42 pins	_
HD27L	528	30	30	4	28, 42, 64 pins	60, 80 pins
HD27P	966	40	40	4	28, 42, 64 pins	60, 80, 100 pins
HD27Q	1530	50	50	4	28, 42, 64 pins	60, 80, 100 pins

^{*}Under development

LSI FOR SPEECH SYNTHESIZER SYSTEM

PMOS 3-chip System

OUTLINE OF BASIC DEVICE

Type name	Function	Explanation of function	Outline
HD38880B	Speech synthesizer	Synthesizes speech by reading out a prescribed characteristic parameter from the ROM chip according to the command from the microcomputer.	DC-28 DP-28
HD38884P	128k-bit ROM	Analyzes the speech which should be synthesized in advance and stores the extracted characteristic parameter.	DP-28
HD38882P	EPROM interface	Capable of 1M-bit connection when using EPROM.	DP-42
HMCS40* Series	Controller	Performs overall control to synthesize special speech under suitable conditions.	*

^{*}See 4-bit microcomputer item.

System Features

· High speech quality

Since a PARCOR system is employed and the bit rate can be taken up to 2400~9600 bits/sec, excellent tone quality is made possible.

Synthesizing woman's voice

In addition to a man's voice, synthesizing woman's voice is possible with the adoption of the vocal tract loss effect.

Variation of speaking speed

Speech can be spoken slowly or rapidly by microcomputer control.

Vocalization with accurate scale

By producing voice pitch through external synchronization, accurately scaled singing is possible.


Long-period voice capacity

A maximum of 16 ROMs can be connected without an interface circuit. Vocal sound of 50~100 seconds (2400 bit/sec) can be synthesized with 1 ROM.

Speaker direct drive

The speaker is directly driven by the built-in D/A converter and speaker driving circuit. Excellent tone quality and power is possible by providing an external D/A converter and speaker driving circuit utilizing the digital output.

■ BASIC SYSTEM COMPOSITION EXAMPLES



SYSTEM SPECIFICATIONS

Item		Content	
System		PARCOR system	
Voice channel model		al filter	
Voice source model	Voice sound Re Voiceless sound Wh	ctangular wave/triangle wave nite noise	Selectable
Sampling frequency		8 kHz	
Bit rate (b/s)	2400	4800	9600
Frame period (ms)	20	10/20	10
Variable speaking speed	Variation of frame period	l is possible from -30% to +60%	by 10% steps.
Pitch	Integral times of 125 μs/l	External synchronization	Selectable
Speaking time	50~100 sec/ROM (2400	b/s)	

CMOS 1-chip System

■ OUTLINE OF BASIC DEVICE

Type No.	Function	Explanation of function	Outline
HD61885	Speech	Synthesizes speech by reading out a prescribed characteristic parameter from the internal or external ROM according to the command	DP-28
HD61887	Synthesizer	from the internal of external ROW according to the command	FP-54
(HD44881)	128k-bit ROM	(Expanding ROM) Performs overall control to synthesize special speech under suitable conditions.	DP-28

■ SYSTEM FEATURES

1-chip system

Including synthesizer, 32k-bit ROM and interface circuit.

High speech quality

Since a PARCOR system is employed and the bit rate can be taken to 1250~9900 bit/sec, excellent tone quality is possible.

Long-period voice capacity

A maximum 16 ROMs can be connected without an interface circuit. Vocal sound of 50~100 seconds can be synthesized with 1 ROM.

• Low power dissipation (Standby mode)

SYSTEM SPECIFICATIONS

Item	Content	
System	PARCOR system	
Voice channel model	10th stage digital filter	
Sampling frequency	10 kHz	
Bit rate (b/s)	1,250 ~ 9,900	
Frame period (ms)	10/20	
Variable speaking speed	–2 5%, 0, +25%	
Speaking time	10 ~ 20 sec (internal ROM)	
Supply Voltage	5V single (3.6 \sim 5.5V operation)	




ЧОН

HD61885

Code Input

■ BASIC SYSTEM COMPOSITION EXAMPLES





CODEC/FILTER COMBO LSI

■ LINE UP

	1		Power				CI	ock			
Series	Type No.	Comp. Law	Dissipation (mW)	CR Filter	Voltage Reference	Internal Clock	Sync./ Async.	PCM Bit Clock Required	Signaling	Package	
HD44210	HD44211A	Α	150	_	_	External	Both	64 ~ 2048kHz	_	DC-24	
	HD44212A	μ	100			128 kHz req.	501	04 20400112		00-24	
HD44220	HD44222	μ	40	_	External	PLL	Both	64 ~ 2048kHz	Decoder Shift	DC-16	
	HD44231B	Α					Sync.				
	HD44232B	μ	60	0	0	Divider	Syric.	1536/1544/2048kHz			
	HD44233B	Α] "	~	~	Divider	Both	1550/1544/20468112	_		
HD44230	HD44234B	μ]				Both				
1044230	HD44235	Α					Sync.		_		
	HD44236	μ	50	0	0	PLL	Sync.	64 ~ 2048kHz Decoder Shift	Decoder Shift		
	HD44237	Α	50		"	PLL	Both				
	HD44238	μ	1		ŀ		Both		Decoder Shift	DG-16	
	HD44231C	Α					Sync,				
	HD44232C	μ				Divider	Sync.	1536/1544/2048kHz	į į		
	HD44233C	Α	1			Divider	Both	1930/1944/2046802			
HD44230C	HD44234C	μ	60	1 0	0		Both				
10442300	HD44235C	Α	1 "	"	~		Sync.		-		
	HD44236C	μ	1		ļ	PLL	Sync.	64 ~ 2048kHz	Decoder Shift		
	HD44237C	Α	1			FLL	Both	04 - 2046KHZ	_		
	HD44238C	μ	1				Both		Decoder Shift		
HD44240C	HD44240C	μ	60	0	0	PLL	Both	64 ~ 2048kHz	A/B Data I/O	DG-20	

A-law; Europe & International Telephone.

μ-law ; U.S.A., Canada & Japan



HITACHI AMERICA, LTD. SEMICONDUCTOR AND IC SALES & SERVICE DIVISION

HEADQUARTERS

Hitachi, Ltd. Nippon Bldg., 6-2, 2-chome Ohtemachi, Chiyoda-ku, Tokyo, 100, Japan

Tel: 212-1111

Telex: J22395, J22432

U.S. SALES OFFICE

Hitachi America, Ltd.
Semiconductor and IC Sales & Service Division
1800 Bering Drive
San Jose, CA 95112
Tel: 408/292-6404

Telex: 17-1581 Twx: 910-338-2103 Fax: 408-2922133 Fax: 408-2949618

REGIONAL OFFICES

NORTHEAST REGION

Hitachi America, Ltd. 5 Burlington Woods Dr. Burlington, MA 01803 617/229-2150

SOUTHERN REGION

Hitachi America, Ltd. Two Lincoln Centre, Suite 865 5420 LBJ Freeway Dallas, TX 75240 214/991-4510

NORTH CENTRAL REGION

Hitachi America, Ltd. 500 Park Blvd., Suite 415 Itasca, IL 60143 312/773-4864

NORTHWEST REGION

Hitachi America, Ltd. 2099 Gateway Place, Suite 550 San Jose, CA 95110 408/277-0712

SOUTHWEST REGION

Hitachi America, Ltd. Warner Center Plaza One 21600 Oxnard St., Suite 600 Woodland Hills, CA 91367 818/704-6500

DISTRICT OFFICES

- Hitachi America, Ltd. 1700 Galloping Hill Rd. Kenilworth, NJ 07033 201/245-6400
- Hitachi America, Ltd.
 3500 W. 80th Street, Suite 175
 Bloomington, MN 55431
 612/831-0408
- Hitachi America, Ltd.
 80 Washington St., Suite 101
 Poughkeepsie, NY 12601
 914/485-3400
- Hitachi America, Ltd.
 1 Parkland Blvd., #1222E
 Dearborn, MI 48126
 313/271-4410
- Hitachi America, Ltd.
 6200 Savoy Dr., Suite 850
 Houston, TX 77036
 713/974-0534
- Hitachi America, Ltd.
 5775 Peachtree Dunwoody Rd.
 Suite 270-C
 Atlanta, GA 30342
 404/843-3445
- Hitachi America, Ltd.
 4901 N.W. 17th Way
 Fort Lauderdale, FL 33309
 305/491-6154
- Hitachi America, Ltd. 18004 Skypark Circle, Suite 200 Irvine, CA 92714 714/261-9034



A World Leader in Technology

Hitachi America, Ltd. Semiconductor and IC Sales and Service Division 2210 O'Toole Avenue, San Jose, CA 95131 1-408-942-1500