

# **Telecommunications Circuits**

**Transmission, Switching, Subscriber,** and Transient Suppressors

# Data Book

# **Telecommunications Circuits**

İ

Data Book

988/1989

1988/1989

**Linear Products** 

**Telecommunications Circuits** 

**Designer's Information** 

3

2

1

**Application Reports** 

4

Mechanical Data

5



# Telecommunications Circuits Data Book



### IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to or to discontinue any semiconductor product or service identified in this publication without notice. TI advises its customers to obtain the latest version of the relevant information to verify, before placing orders, that the information being relied upon is current.

TI warrants performance of its semiconductor products to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Unless mandated by government requirements, specific testing of all parameters of each device is not necessarily performed.

TI assumes no liability for TI applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Revised: June 1988

Copyright © 1988, Texas Instruments Incorporated

### INTRODUCTION

In just over 100 years, technical advances in the telecommunications industry have made the modern telephone system one of the true wonders of the world. We can now communicate with any part of the world in a matter of seconds. The modern telecommunication system uses digital-transmission techniques, microelectronics, network transmission, and speech-signal processing. The system is controlled by the largest network of interconnected and cooperating computers in the world. This system is on the leading edge of a telecommunication revolution that is making the home and business environment very similar. Remote banking, automated brokerage transactions, home-security monitoring from a distance, food preparation from the office, and robot control will provide the home with technical capabilities similar to those experienced by industry.

Texas Instruments (TI), because of its broad base of reliable multipurpose integrated circuits, has become a versatile and proven leader for components in the telecommunication industry. The TI capability in circuit design, process technology, and automated manufacturing of telecommunications devices has provided the switching, terminal, and transmission components required by the telecommunication industry. To integrate the analog, digital logic, and memory function on one chip, TI has developed the TCM series of telecommunication integrated circuits. TI uses the following processes and technologies:

- 1. Bipolar, MOS, and mixed (i.e., Bipolar and MOS on a single chip).
- 2. BIDFET™ process, which combines low-power logic with high-voltage circuits and requires fewer external components because of its variable packing circuitry capability.
- 3. Silicon-Gate CMOS technology, which allows the interconnection of analog and digital on one chip.

New suface-mount packages (8 to 84 leads) used in the TCM series of integrated circuits include standard DIPs, chip carriers, small outline plastic packages, and quadriform flat packages, which optimize board density with minimum impact on power dissipation. Telecommunication test equipment with handlers and automated assembly bonders strengthen the production capabilities to provide a lower cost to performance ratio. TI continues to improve quality and reliability of telecommunication integrated circuits by improving materials, processes, test methods, and test equipment. In addition, specifications and programs are continuously updated. Quality and performance are monitored throughout all phases of manufacturing.

The telecommunication devices in this data book support central office products, subscriber circuits, transmission circuits, modems, and the digital-signal processor requirements. The demand of the telecommunication industry for growth products has made it practical to develop an entire  $\mu$ -Law Codec with filter on a single chip. This chip will replace 50 general-purpose integrated circuits.

The rapid growth of the semiconductor content in the telephone system has dramatically altered the protection required against such hazards as lightning and accidental connection to ac lines. Because of faster responses, well defined voltage levels, and reliable operation, previous protection methods are no longer adequate. TI has developed a transient suppressor (TISP) series of devices that provide shunt protection against transient voltages (static, lightning), and protection against damage caused by induction or accidental connection to an ac source.

To achieve a high level of system integration and performance for digital signal processing applications, TI offers the analog interface circuits combining high-resolution A/D and D/A converters, programmable filters, digital control and timing circuits, and programmable input amplifiers and multiplexers.

BIDFET is a trademark of Texas Instruments Incorporated.



The alphanumeric index in this data book provides a means of quickly locating the device type. The selection guide includes a description of each device and contains information on key parameters and packaging. The glossary describes the symbols, abbreviations, terms, and definitions used in this data book. The detailed data sheets, quality and reliability assurance and the application reports complete the contents of the data book.

While this volume offers design and specification data only for Telecommunications components, complete technical data for Analog Interface Circuits (AIC), Digital Signal Processing (TMS320 series), and all other TI semiconductor products is available from your nearest TI Field Sales Office, local authorized TI distributor, or by writing directly to:

Texas Instruments Incoroprated LITERATURE RESPONSE CENTER P.O. Box 809066 DALLAS, TEXAS 75380-9066

We sincerely feel that you will discover the new 1988 Telecommunications Circuits Data Book to be a significant addition to your collection of technical literature.



**General Information** 

Telecommunications Circuits 2

Designer's Information 3

Application Reports 4

Mechanical Data 5

1

## Contents

~

Alphanumeric Index	1-3
Selection Guide	1-5
Glossary	1-11

### ALPHANUMERIC INDEX

DEVICE	PAGE	DEVICE	PAGE	
DS3680	2-3	TCM4204A	2-141	1
TCM1501B	2-13	TCM4205A	2-141	
TCM1506B	2-13	TCM4207A	2-141	
TCM1512B	2-13	ТСМ5087	2-161	C
TCM1520A	2-7	ТСМ5089	2-167	.0
TCM1531	2-13	TCM5092	2-173	at
TCM1532	2-13	TCM5094	2-179	Ë
TCM1536	2-13	TCM78808	2-185	Ę
TCM1539	2-13	TIL181	2-205	ţ
TCM2203	2-21	TISP1082	2-209	2
TCM2222	2-29	TISP2180	2-215	_
ТСМ2909	2-37	TISP2290	2-215	La
TCM2910A	2-37	TISP3180	2-219	ē
TCM2912C	2-57	TISP3290	2-219	5
TCM2913	2-71	TISP4180	2-223	Ğ
TCM2914	2-71	TISP4290	2-223	•
TCM2916	2-71	TISP7180	2-227	
TCM2917	2-71	TISP7290	2-227	
TCM29C13/TCM129C13	2-93	TISP8180	2-231	
TCM29C14/TCM129C14	2-93	TISP8290	2-231	
TCM29C16/TCM129C16	2-93	TISP9180	2-235	
TCM29C17/TCM129C17	2-93	TISP9290	2-235	
TCM29C18/TCM129C18	2-115	TLC32040C	2-237	
TCM29C19/TCM129C19	2-115	TLC32040I	2-237	
TCM3105JE	2-129	TLC32041C	2-237	
TCM3105JL	2-129	TLC32041I	2-237	



### **TELECOMMUNICATIONS**

### telecommunications circuits

DESCRIPTION	FUNCTION	TECHNOLOGY	SUPPLY VOLTAGE	PRODUCT FEATURES	TYPE	PKG	PAGE
				AMI or HDB3 encoding	TCM2222	16-Pin	2-29
	Encoder/Decoder	NMOS	5 V	Received signal		J	
	Encoder/Decoder	NNOS	5.	diagnostics			
AMI/HDB3				Zero to 3 MHz bit rate			
Transmission				Serial bipolar data rates	TCM2203	28-Pin	2-21
				up to 3 MHz		J	
				Low-Q clock extraction			
	Equipment Line			Two ALBO taps with			
	Interface	Bipolar	5 V	42 dB range			
	Interface			Phase adjust for			
				recovered clock			
				Direct interface with			
				TCM2222			
				Provides μ-Law	TCM2909	22-Pin	2-37
				companding		J,N	
				Compatible with CCITT			
				recommendations			
				G.711 and G.712			
				Optional programmable			
PCM	CODEC	NMOS	12 V,	time-slot selection			
Interface	CODEC	NINOS	±5 V	Compatible with CCITT	TCM2910A	24-Pin	2-37
				recommendations		J,N	
				G.711 and G.712			
				μ-255-Law encoding and			
				8th-bit signaling			
				Optional programmable			
				time-slot selection			

# General Information





DESCRIPTION	FUNCTION	TECHNOLOGY	SUPPLY VOLTAGE	PRODUCT FEATURES	TYPE	PKG	PAGE
				High-pass transmit filter	TCM2912C	20-Pin	2-57
			· ·	for rejection of all low-		J	
				frequency noise			
				6th-order low-pass			
	Line Filter			transmit filter			
				CCITT G.172 compatible			
[				AT&T D3/D4 compatible			
				Three-state PWRO + and			
				PWRO – outputs			
РСМ 🛛		NIMOS		Synchronous, µ-Law,	TCM2913	20-Pin	2-71
Interface		INIVIOS	±5V	A-Law coding		J	
				Variable data rate			
				Fixed data rate			
			1.536 MHz, 1.544 MHz,				
				2.048 MHz			
			] [	Synchronous/	TCM2914	24-Pin	2-71
				asynchronous		J,	
	COMPO			μ-Law, A-Law coding,		28-Pin	
	COMBO			8th-bit signaling		FN	
				Variable data rate			
				Fixed data rate			
				1.536 MHz, 1.544 MHz,			
				2.048 MHz			
				Synchronous, µ-Law,	TCM2916	16-Pin	2-71
				variable data rate		J	
				Fixed data rate			
				2.048 MHz MHz			
1				Synchronous, A-law,	TCM2917	16-Pin	2-71
				Variable data rate		J	
1			1	Fixed data rate 2.048 MHz			1



DESCRIPTION	FUNCTION	TECHNOLOGY	SUPPLY VOLTAGE	PRODUCT FEATURES	ТҮРЕ	PKG	PAGE
PCM Interface	СОМВО	CMOS	±5 V	Synchronous, µ-Law, A-Law coding Variable data rate Fixed data rate 1.536 MHz, 1.544 MHz, 2.048 MHz Synchronous/ asynchronous µ-Law, A-Law coding, 8th-bit signaling Variable data rate Fixed data rate 1.536 MHz, 1.544 MHz, 2.048 MHz Synchronous, µ-Law, Variable data rate Fixed data rate Eixed data rate 2.048 MHz Synchronous, A-Law, Variable data rate Fixed data rate 2.048 MHz Low-cost speech band DSP interface	TCM29C13 TCM29C14 TCM29C16 TCM29C17 TCM29C18 TCM29C18 TCM29C19	20-Pin J,DW, DY 24-Pin J,DW, 28-Pin FN 16-Pin J,N 16-Pin N	2-93 2-93 2-93 2-93 2-115
Modem	Bell 202/CCITT V.23	CMOS	5 V	μ-Law encoding Asynchronous Half-duplex operation up to 1200 baud Full-duplex operation 1200/150 baud, reversible	TCM3105	16-Pin J	2-129

1

General Information

telecommunications circuits (continued)

DESCRIPTION	FUNCTION	TECHNOLOGY	SUPPLY VOLTAGE	PRODUCT FEATURES	ТҮРЕ	PKG	PAGE
				Output Center Frequency (Hz): 2000	TCM1531	8-Pin P	2-13
				Output Center Frequency (Hz): 2000	TCM1501B	8-Pin P	2-13
				Output Center Frequency (Hz): 1250	TCM1532	8-Pin P	2-13
Ringers	Telephone Tone Ringer Drivers	BIDFET	40–150 Vac	Output Center Frequency (Hz): 1250	TCM1512B	8-Pin P	2-13
				Output Center Frequency (Hz): 500	TCM1536	8-Pin P	2-13
				Output Center Frequency (Hz): 500	TCM1506B	8-Pin P	2-13
				Output Center Frequency (Hz): 2000	TCM1539	8-Pin P	2-13
Ring Detector	TTL/MOS Output	BIDFET	40–150 Vac	TTL/MOS output, transient protection	TCM1520A	8-Pin P	2-7
	DTMF			SPST/DPST keyboard or electronic input Low impedance tone output	TCM5087	16-Pin N	2-161
I one Encoder	Standard	CMOS	3.5-10 V	Transmitter switch and	TCM5089	16-Pin	2-167
				board or electronic input	TCM5092 TCM5094		2-173 2-179
			58 V	Breakover voltage to common: 82 V max	TISP1082	т0220	2-209
	Transient		145 V	Breakover voltage to common: 180 V max	TISP2180	T0220	2-215
Suppressor	Voltage	Bipolar	200 V	Breakover voltage to common: 290 V max	TILSP2290	T0220	2-215
	Suppressor		145 V	Breakover voltage to common: 180 V max	TISP3180	то220	2-219
			200 V	Breakover voltage to common: 290 V max	TISP3290	то220	2-219



1-8

1

**General Information** 

telecommunic	ations circuits (c	oncluded)					
DESCRIPTION	FUNCTION	TECHNOLOGY	SUPPLY VOLTAGE	PRODUCT FEATURES	ТҮРЕ	PKG	PAGE
			145 V	Breakover voltage to	TISP4180	TO220	2-223
			200 V	Breakover voltage to common: 290 V max	TISP4290	T0220	2-223
Suppressor			145 V	Breakover voltage to common: 180 V max	TISP7180	T0220	2-227
	Transient		200 V	Breakover voltage to common: 290 V max	TISP7290	T0220	2-227
	Voltage Suppressor	Bipolar	145 V	Breakover voltage to common: 180 V max	TISP8180	т0220	2-231
			200 V	Breakover voltage to common: 290 V max	TISP8290	TO220	2-231
			145 V	Breakover voltage to common: 180 V max	TISP9180	T0220	2-235
			200 V	Breakover voltage to common: 290 V max	TISP9290	T0220	2-235
Optocoupler	TTL- Compatible	Bipolar	12 V	Peak high-voltage isolation: 3.54 kV	TIL181	6-Pin CP-7	2-205
				Three selectable balance networks	TCM4204A	24-Pin J	2-141
Subscriber	TTL- Compatible	смоѕ	±5 V	Three selectable balance networks Three auxiliary relay outputs Crowed start expension	TCM4205A	28-Pin J	2-141
Line Control Circuits				Flux-canceling option Two selectable balance networks	TCM4207A	24-Pin J	2-141
	Quad Telephone Relay Driver	Bipolar	5 V, - 60 V	50-mA output current capability	DS3680	14-Pin D,J,N	2-3
Converter/ Controller	Octal Receiver/ Transmitter	NMOS	5 V	Programmable baud rates: 50 to 19,200	TCM78808	68-Pin FN, HA,HB	2-185

### analog interface for digital signal processors

FUNCTION	TRANSFER CHARACTERISTIC	DYNAMIC RANGE	RESOLUTION	SAMPLING RATE	ON-BOARD FILTERS	TYPE	PAGE
High-Performance Combo	Linear	14 Bits	14 Bits	19.2 kHz (Programmable)	Yes (Programmable)	TLC32040 <sup>†</sup> TLC32041 <sup>†</sup>	2-239

<sup>†</sup>TheTLC32040 and TLC32041 have two differential inputs for the 14 bit A/D and a serial port input for the 14 bit D/A. The A/D conversion accuracy for this device is measured in terms of signal-to-quantization distortion and also in LSB over certain converter ranges. Please refer to the data sheet.



### ADC

Analog-to-digital converter. A converter that uniquely represents all analog input values within a specified total input range by a limited number of digital output codes, each of which exclusively represents a fractional part of the total analog input range.

Note: This quantization procedure introduces inherent errors of one-half LSB (least significant bit) in the representation since, within this fractional range, only one analog value can be represented free of error by a single digital output code.

### AMI

Alternate Mark Inversion. A pseudoternary signal converting binary digits, in which successive "marks" are normally of alternate positive and negative polarity but equal in amplitude and in which "space" is of zero amplitude.

### Address

The number dialed by a calling party that identifies the party called. Also a location or destination in a computer program.

### ALBO

Automatic Line Build Out. In digital transmission systems, a circuit that monitors the amplitude of the received digital signal and, based on this information, automatically adjusts its gain and frequency response to correct for the effects of the transmission line.

### Aliasing

The occurrence of spurious frequencies in the output of a pulse-coded modulation (PCM) system or ADC that were not present in the input due to foldover of higher frequencies.

### **Bell Tapping**

The undesired activation of the ringer circuit of a telephone caused by dial pulses from a parallel telephone. Also known as tinkling.

### **Bias (Asymmetrical) Distortion**

Distortion affecting a binary modulation scheme whereby the actual mark or space has a longer or shorter duration than the corresponding theoretical duration.

### Bit Rate (BPS) Versus Baud Rate

For modems using voice grade telephone lines, the bit rate equals the data rate. The baud rate is the actual number of times per second that the transmitted carrier is modulated or changes state.

### BORSCHT

An acronym for the function that must be performed in the central office when digital voice transmission occurs; Battery, Overvoltage, Ringing, Supervision, Coding, Hybrid, and Test.

### Byte

A group of bits treated as a unit. Often equivalent to one alphabetic or numeric character.



### ССІТТ

International Telegraph and Telephone Consultative Committee. An international forum for establishing communication system standards.

### Central Office (CO)

The switching equipment that provides local-exchange telephone service for a given geographical area and is designated by the first three digits of the telephone number.

### Channel

An electronic communication path. In telecommunications, it is usually a voice bandwidth of 4,000 Hz.

### Circuit

An interconnected group of electronic devices or, in telecommunications, the path connecting two or more communications terminals.

### **C-Message Weighting**

A noise weighting used to measure noise on a line that would be terminated by a 500-type telephone set or similar instrument. The resulting noise reading is in dBrnC.

### Codec

An assembly comprising an encoder and a decoder in the same unit. A device that produces a coded output from an analog input, and vice versa.

### Combo

A single-chip pulse-code-modulated encoder, decoder (PCM codec) and PCM line filter.

### **Common Battery**

A system supplying direct current for the telephone set from the central office.

### Compander

A contraction for a compressor-expander; a circuit that compresses the dynamic range of an input signal and expands it back to almost the original form at the output.

### **Crossbar Switch**

An electromechanical switching machine using a relay mechanism with horizontal and vertical input lines (usually 10 to 20). Uses a contact matrix to connect any vertical to any horizontal.

### Crosspoint

The element that actually performs the switching function in a telephone system. It may be mechanical using metal contacts or solid state using integrated circuits.

### Crosstalk

Undesired voice-band energy transfer from one circuit to another (usually adjacent).

### **Cutoff Frequency**

The frequency above or below which signals are attenuated below a specified value by a circuit or network.



### DAC

Digital-to-analog converter. A converter that represents a limited number of different digital input codes by a corresponding number of discrete analog output values.

Note: Examples of input code formats are straight binary, two's complement, and binary-coded decimal.

### Data

In telephone systems, any information other than human speech.

### Data Set

Telecommunications term for a modem.

### Decibel (dB)

A unit of measure of relative power, 10 log (P1/P2), or voltage, 20 log (V1/V2), in terms of the ratio of two values.

### dBm

Decibels referenced to one milliwatt; used in communication work as a measure of absolute power values. Zero dBm equals one milliwatt.

### dBm0

Noise power referenced to or measured at a zero transmission level point (OTLP).

### dBm0p

Noise power in dBmO, measured by a psophometer or noise measuring set having psophometric weighting.

### dBrn

Decibels above reference noise. Rated noise power in dB referenced to one picowatt. Zero dBrn equals -90 dBm.

### dBrnC

Weighted noise power in dBrn, measured by a noise measuring set with C-message weighting.

### dBrnC0

Noise power in dBrnC referenced to or measured at a zero transmission level point (OTLP).

### dBW

Decibels referenced to one watt.

### Decoder

Any device that modifies transmitted information to a form that can be understood by the receiver.

### Demultiplexer

A circuit that distributes an input signal to a selected output line (with more than one output line available).



### GLOSSARY

### Dial Pulsing

Transmission of address information by breaking a dc path; the number of breaks corresponds to the decimal digit dialed.

### DTMF

Dual-Tone-Multi-Frequency. Use of two simultaneous voice-band tones for dialing.

### EIA

Electronic Industries Association. (2001 Eye Street, N.W., Washington, D.C. 20006)

### Electromagnetic Spectrum

The total range of wavelengths or frequencies of electromagnetic radiation, extending from the longest radio waves to the shortest known cosmic rays.

### Encoder

Any device that modifies information into the desired pattern or form for a specific method of transmission.

### ESS

Electronic Switching System. A telephone switching machine using electronics, often combined with electromechanical crosspoints, and usually with a stored-program computer as the control element.

### Exchange Area

The territory within which telephone service is provided for a basic charge. Also called the local calling area.

### Equalization

The reduction of frequency distortion and/or phase distortion of a circuit by the introduction of networks to compensate for the difference in attenuation, time delay, or both, at the various frequencies in the transmission band.

### FCC

Federal Communications Commission. A government agency that regulates and monitors the domestic use of the electromagnetic spectrum for communications.

### FCC Part 68

A government document describing the types of equipment that must be registered and the electrical and mechanical standards to be met when connecting equipment to the public telephone network.

### **Fiber Optics**

The process of transmitting infrared and visible light frequencies through a low-loss glass fiber with a transmitting laser or LED.

### FSK

Frequency-Shift Keying. A method of transmitting digital information that utilizes two tones; one representing a high level, the other a low level.



1 - 14

Simultaneous communication in both directions between two points.

### **Ground Start**

A method of signaling between two machines in which one machine grounds one side of the line and the other machine detects the presence of the ground.

### HDB3

High-Density Bipolar Three-line code. See AMI.

### Half-Duplex

A circuit that can carry information in both directions but not simultaneously.

### Hybrid

In telecommunications, a circuit that divides a signal transmission channel into two channels (i.e., one for each direction) or, conversely, combines two channels into one.

### Instruction Code

Digital information that represents an instruction to be performed by a computer.

### ISDN

Integrated Services Digital Network. A communication network capable of carrying digitized voice and data multiplexed onto the public network.

### Lineside

Refers to the portion of the central office that connects to the local loop.

### Local Loop

The voice-band channel connecting the subscriber to the central office.

### Longitudinal Balance

A measure of symmetry impedance of a balanced network. Improper longitudinal balance results in poor common-mode rejection.

### Loop Current

Flow of dc in the local loop. Indicates that a telephone is in use.

### Loss

Attenuation of a signal due to any cause.

### Mark

One of the two possible states of a binary information element. The closed circuit and idle state in a teleprinter circuit. See Space.

### MTS

Message Telephone Service. The official name for long distance or toll service.



### GLOSSARY

### Modem

A device to convert digital data into an analog signal and vice versa so that two electronic devices (e.g., a computer and a data terminal) may communicate over the telephone system. The word modem is a contraction of modulator/demodulator.

### Multiplexer

A device for accomplishing simultaneous transmission of two or more signals over a common transmission medium.

### Off-Hook

The condition that indicates the active state of a telephone circuit. The opposite condition is On-Hook.

### PABX

Private Automated Branch Exchange. Small local automatic telephone office serving extensions in a business - complex providing access to the public network.

### **Parallel Data**

The transfer of data simultaneously over two or more wires or transmission links.

### Parity

A bit that indicates whether the number of "ones" in a bit string is odd or even.

### PBX

Private Branch Exchange. A telephone exchange serving an individual organization and having connection to a public telephone exchange.

### Period

The time between successive similar points of a repetitive signal.

### Phase

The time or angle that a signal is delayed with respect to some reference position.

### POTS

Plain Old Telephone Service. An acronym used by the telephone industry for conventional telephone service.

### PSK

Phase Shift-Keyed modulation. A method of placing data of a carrier signal by modifying the phase of the carrier wave.

### **Psophometric Weighting**

A noise weighting recommended by the CCITT for use in a noise measuring set or psophometer.

### PCM

Pulse-Coded Modulation. That form of modulation in which the modulating signal is sampled and then quantized and coded, so that each element of information is represented in digital form by a serial bit stream.



1-17

### Quantizing Noise

An undesirable random signal caused by the error of approximation in a quantizing process. It may be regarded as noise arising in the pulse-code modulation process due to the code-derived facsimile not exactly matching the waveform of the original message.

### Register

A storage element for one or more bits of digital information.

### Ring

The alerting signal to the subscriber or terminal equipment. Also, the name for one conductor of the wire pair comprising the local loop, designated by R.

### **Ring Trip**

During ring signaling, the detection of the off-hook condition and removal of the ring signal from the line by the switch.

### Serial Data

The transfer of data over a single wire in a sequential pattern.

### Sidetone

That portion of the speaker's voice that is fed back to his receiver.

### Simplex

A circuit that can carry information in only one direction (e.g., broadcasting.)

### SLCC

Subscriber Line Control Circuits. A family of CMOS LSI circuits which provide the hybrid, supervisor and controlling functions in a single package.

### SLIC

Subscriber Line Interface Circuit. In digital transmission of voice, the circuit that performs some or all of the interface functions at the central office. See BORSCHT.

### Space

One of the two possible states of a binary information element. The open-circuit or no-current state of a teleprinter.

### State

A condition of an electronic device, especially a computer, that is maintained until an internal or external occurrence causes change.

### S by S

Step-by-Step system. An electromechanical telephone switching system in which the switches are controlled directly by digits dialed by the calling party.



# General Information

### Subscriber Loop

See Local Loop.

### Supervision

The function of monitoring and controlling the status of a call.

### TDM

Time Division Multiplexing. A communication system technique that separates information from channel inputs and places them on a carrier in specific positions of time.

### Tip

One conductor of the wire pair composing the local loop and designated by T. Usually the more positive of the two conductors.

### Toll Center

A major telephone distribution center that distributes calls from one major metropolitan area to another.

### **Transhybrid Loss**

In a telphone hybrid, the measure of the isolation between the receive and transmit ports. It is also a measure of the balance between the two matched windings of a hybrid transformer.

### **Transmission Link**

The path over which information flows from sender to receiver.

### Trunk

A transmission channel connecting two switching machines.

### Trunkside

That portion of the central office that connects to trunks going to other switching offices.

### Voice-Grade Line

A local loop, or trunk, having a bandpass of approximately 300 to 3,000 Hz.

### Wideband Circuit

A transmission facility having a bandwidth greater than that of a voice-grade line.



General Information



Telecommunications Circuits 2









D2758, MARCH 1986

- Designed for 52-V Battery Operation
- 50-mA Output Current Capability
- Input Compatible with TTL and CMOS
- High Common-Mode Input Voltage Range
- Very Low Input Current
- Fail-Safe Disconnect Feature
- Built-In Output Clamp Diode
- Direct Replacement for National DS3680 and Fairchild µA3680



### description

The DS3680 telephone relay driver is a monolithic integrated circuit designed to interface -48-volt relay systems to TTL or other systems in telephone applications. It is capable of sourcing up to 50 milliamperes from standard -52-volt battery power. To reduce the effects of noise and IR drop between logic ground and battery ground, these drivers are designed to operate with a common-mode input range of  $\pm 20$  volts referenced to battery ground. The common-mode input voltages for the four drivers can be different, so a wide range of input elements can be accommodated. The high-impedance inputs are compatible with positive TTL and CMOS levels or negative logic levels. A clamp network is included in the driver outputs to limit high-voltage transients generated by the relay coil during switching. The complementary inputs ensure that the driver output will be "off" as a fail-safe condition when either output is open.

The DS3680 is characterized for operation from -25 °C to 85 °C.

### symbol (each driver)



### schematic diagram (each driver)





### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range at BAT NEG, VB	. $-70$ V to 0.5 V
Input voltage with respect to BAT GND	$-70$ V to 20 V
Input voltage with respect to BAT NEG	. $-0.5\ V$ to 70 V
Differential input voltage, VID (see Note 2)	± 20 V
Output current: resistive load	– 100 mA
inductive load	– 50 mA
Inductive output load	5 H
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 3):	
D package	900 mW
J package	1025 mW
N package	1650 mW
Operating free-air temperature range	. $-25$ °C to $85$ °C
Storage temperature range	-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package	
N package	

NOTES: 1. All voltages are with respect to the BAT GND terminal, unless otherwise specified.

2. Differential input voltages are at the noninverting input terminal IN + with respect to the inverting input terminal IN - .

 For operation above 25 °C free-air temperature, derate linearly at the rate of 7.2 mW/ °C for the D package, 8.2 mW/ °C for the J package, and 13.2 mW/ °C for the N package.

### recommended operating conditions

	MIN	MAX	UNIT
Supply voltage, V <sub>B -</sub>	- 10	- 60	V
Input voltage, either input	-20 <sup>†</sup>	20	V
High-level differential input voltage, VIDH	2	20	V
Low-level differential input voltage, VIDL	-20†	0.8	V
Operating free-air temperature, T <sub>A</sub>	- 25	85	°C

<sup>†</sup>The algebraic convention, in which the less positive (more negative) limit is designated minimum, is used in this data sheet for input voltage levels.

## electrical characteristics over recommended operating free-air temperature range, $V_{B-} = -52 V$ (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS	MIN	TYP <sup>‡</sup>	MAX	UNIT
1	High level input ourrest (into IN+)	$V_{ID} = 2 V$			40	100	
ЧН	High-level input current (into in +)	$V_{ID} = 7 V$			375	1000	μΑ
1	Low level input ourrept (into IN+)	$\overline{V}_{ID} = 0.4 V$			0.01	5	
۹L		$V_{ID} = -7 V$			- 1	- 100	μ.
V <sub>O(on)</sub>	On-state output voltage	$I_0 = 50 \text{ mA},$	$V_{ID} = 2 V$		- 1.6	- 2.1	V
	Off state output ourrept		$V_{ID} = 0.8 V$		- 2	- 100	
'U(off)	On-state output current	•0 = •B=	Inputs open		- 2	- 100	μΑ
1 <sub>R</sub>	Clamp diode reverse current	V <sub>0</sub> = 0			· 2	100	μA
Var	Output clomp voltage	$i_0 = 50 \text{ mA}$			0.9	1.2	V
VOK	Output clamp voltage	$I_0 = -50 \text{ mA},$	$V_{B-} = 0$		-0.9	- 1.2	l v
IB(on)	On-state battery current	All drivers on			- 2	-4.4	mA
IB(off)	Off-state battery current	All drivers off			- 1	- 100	μA

<sup>‡</sup>All typical values are at  $T_A = 25 \,^{\circ}C$ .



### DS3680 QUAD TELEPHONE RELAY DRIVER

### switching characteristics $V_{B-} = -52 V$ , $T_{A} = 25 °C$

	PARAMETER	TEST CONDITIONS			ТҮР	MAX	UNIT
ton	Turn-on time	$V_{ID} = 3 \cdot V \text{ pulse},$	$R_L = 1 k\Omega$ ,		1	10	μS
toff	Turn-off time	L = 1 H,	See Figure 1		1	10	μs

### PARAMETER MEASUREMENT INFORMATION



FIGURE 1. GENERALIZED TEST CIRCUIT, EACH DRIVER









TYPICAL APPLICATION DATA





**Telecommunications Circuits** 

2

TCM1520A RING DETECTOR

D2860, OCTOBER 1984-REVISED JANUARY 1988

- On-Chip 150-V Bridge Diode Configuration
- Reliable BIDFET<sup>†</sup> Technology
- High Standby Impedance . . . 1 MΩ Typ
- Efficient High-Voltage Operation
- Output Compatible with TTL, NMOS, and CMOS
- Built-In 5-V Series Regulator
- Built-In Lightning and Transient Protection

### description

The TCM1520A is a monolithic ring detection integrated circuit designed for use in isolated or nonisolated telephone applications. The device uses a modified form of the Texas Instruments BIDFET<sup>†</sup> technology to combine low-voltage CMOS and high-voltage bipolar input/output circuitry. It features efficient high-voltage (40 V to 150 V) operation with a typical current drain of 1 mA.

During standby, the input impedance is approximately 1  $M\Omega$  or greater, which will prevent any interference with parallel "off-hook" telephones transmitting DTMF or voice frequencies. The device achieves such a high input impedance with an on-chip series zener



P PACKAGE (TOP VIEW)



diode that does not conduct until the voltage across Pins 1 and 8 exceeds 8 V. When the voltage across Pins 1 and 8 exceeds 18 V, the internal switch is closed, which bypasses the 6.8-V zener diode and series resistor. This allows more efficient power transfer to the load when the device is in the operating mode. In the operating mode, the impedance of the device varies from 30 k $\Omega$  to 7 k $\Omega$  over the ring signal of 40 V at 16 Hz to 150 V at 68 Hz and is reasonably independent of the output load.

In typical telephone applications, the TCM1520A is activated through the telephone line by a ring voltage of 40 V at 16 Hz to 150 V at 68 Hz. The TCM1520A generates a signal suitable to drive an optocoupler or TTL, NMOS, or CMOS logic. The 5-V Output (pin 4) may be used as a supply source for optocouplers or low-power logic. This output is noninverting and will be at a high-level during ringing.

The TCM1520A incorporates lightning and transient protection that is designed to suppress lightning strikes of 1.5-kV amplitude and 200  $\mu$ s duration. The TCM1520A also features built-in circuitry to avoid tapping or false triggering due to transients.



<sup>†</sup>BIDFET – Bipolar, Double-Diffused, N-channel and P-channel MOS transistors on the same chip – patented process.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.





functional block diagram

### COMMON absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

(3)

Continuous supply voltage at pin 6 (see Note 1)	. 40 V
Continuous differential input voltage, VID (Pins 1 and 8)	. 40 V
Continuous output current, IO	12 mA
Continuous SCR on-state input current (see Note 2)	200 mA
SCR on-state input current, $I_{I(on)}$ (duration $\leq 200 \ \mu s$ ) (see Note 2)	900 mA
Continuous total dissipation (see Note 3) 10	000 mW
Operating free-air temperature range 20 °C	to 70°C
Storage temperature range	o 125°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

REGULATOR

18 kΩ

(7)

COMMON

(2) INVERTING OUTPUT

NOTES: 1. All voltage values, unless otherwise noted, are with respect to pin 7.

2. SCR on-state input current is the current at the input when the SCR turns on.

3. For operation above 25 °C free-air temperature, derate to 640 mW at 70 °C at the rate of 8 mW/°C.



### recommended operating conditions

	MIN	NOM MAX	UNIT
High-level input voltage, V <sub>IH</sub>		40	V
Low-level input voltage, V <sub>IL</sub>		5	V
Operating free-air temperature, T <sub>A</sub>	0	70	°C

## electrical characteristics over recommended operating free-air temperature range, $R_L$ = open, $C(f|tr) = 10 \ \mu F$ (unless otherwise noted)

### detector section

PARAMETER		TEST CONDITIONS <sup>†</sup>			TYP <sup>‡</sup>	MAX	UNIT
V(BR)CEX	Collector-emitter output breakdown voltage, Pin 2	$V_i \leq 5 V (rms),$	$I_0 = 5 \mu A$	45			v
VOL	Low-level output voltage, Pin 2	$V_{i} = 25 V (rms),$	$I_0 = 1.6 \text{ mA}$			1	V
V <sub>T+</sub>	Positive-going threshold voltage				18	25	v
V <sub>T</sub>	Negative-going threshold voltage			6	7		v
V <sub>hvs</sub>	Hysteresis (VT + - VT -)				11		V
ZI(off)	Standby input impedance	V <sub>i</sub> = 3 V,	f ≤ 20 kHz		10		MΩ
7.	Impedance when ringing	V <sub>id</sub> = 40 V,	f = 16 Hz		30		kΩ
2ring		V <sub>id</sub> = 130 V,	f = 20 Hz		20		kΩ
ll(on)	On-state input current, SCR¶	See Note 4		55		110	mA
V <sub>I(on)</sub>	On-state input voltage, SCR	See Note 4		50		100	V
l(hold)	Input holding current, SCR	See Note 4		100			μA
Vo	Output voltage, Pin 4	V <sub>I</sub> = 40 V,	$R_L = 10 k\Omega$	4.25		5.75	V
	Shunt voltage, Pin 6	lj = 10 mA		38		50	v
	Operating current	V <sub>I</sub> = 40 V,	Output open		1	1.6	mA

### switching characteristics at 25 °C operating free-air temperature, f = 20 Hz (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
ton	Turn-on time	$V_{I} = 40 V$			100	ms
t(off)	Turn-off time	$V_{I} = 40 V$		175		ms
		$V_{I} = 60 V \text{ to } 150 V$		300		

<sup>†</sup> All characteristics are measured with a 2.2 k $\Omega$  resistor connected to pin 1 and a 0.47  $\mu$ F capacitor connected at pin 1 in series with the input signal, unless otherwise noted.

<sup>‡</sup>All typical values are at  $T_A = 25 \,^{\circ}C$ .

This is the input current required to turn on the SCR.

NOTE 4: These parameters are measured using pulse techniques ( $t_W \le 200 \ \mu$ s, duty cycle  $\le 5\%$ ) with terminal pin 6 grounded.



.





2-10





NOTE: See Table 1 for component functions.

### TABLE 1. COMPONENT FUNCTIONS

COMPONENT	FUNCTION
R1	Limits current into SCR during high voltage transients and aids in dial pulse rejection.
R2	Limits current into light-emitting diode.
C1	Blocks dc battery voltage in standby and aids in filtering dial pulses. Smaller values of C1 improve tapping immunity.
C2	Stores energy from the ring signal to power the 5-V regulator.
OPTOCOUPLER	Provides ground and transient isolation between the host system and the telephone line.




## TCM1531, TCM1532, TCM1536, TCM1539 TCM1501B, TCM1506B, TCM1512B TELEPHONE TONE RINGER DRIVERS

D2940, MARCH 1986-REVISED APRIL 1987

- Electronic Replacement for Electromechanical Telephone Bell When Used with Transducer
- Designed to Meet or Exceed FCC Part 68 Class B Ringer Requirements
- Low-Cost External Component Requirements
- Low External Component Count
- High Standby Input Impedance . . . 1 MΩ Typ
- Low Ringer Equivalency Number . . . < 1 Typ</p>
- Single-Ended High-Voltage Output Compatible with Piezo Transducer or Transformer-Coupled Speaker
- Reliable BIDFET<sup>†</sup> Process Technology Provides Efficient High-Voltage Operation
- On-Chip High-Voltage Full-Wave Diode Bridge Rectifier and Output Voltage Regulator
- On-Chip Circuitry Provides Ring Rejection of Rotary Dial Transients, Lightning, and Induced High-Voltage Transients
- On-Chip Thyristor Coupled with Additional External Components Provides Enhanced Rejection of Dial Pulses
- TCM1501B, TCM1512B, and TCM1506B are Improved Direct Replacements for TCM1501A, TCM1512A, and TCM1506A, Respectively
- Requires Only a Single-Value Oscillator Resistor Which Eliminates Binning Codes of the TCM15XXA Series

P DUAL-IN-LINE PACKAGE (TOP VIEW) AC INPUT 1 08 AC INPUT DRIVER OUTPUT 2 7 COMMON ANTITAPPING IN 3 6 C FILTER OSCR 4 5 ANTITAPPING OUT/ INTERNAL ZENER BYPASS<sup>†</sup>

<sup>†</sup> Antitapping Output for TCM1531, TCM1532, TCM1536, and TCM1539. Internal Zener Bypass for B-suffix versions.



TYPICAL CHARACTERISTICS TELEPHONE TONE RINGER DRIVER FAMILY

PART NO.	NOMINAL OUTPUT CENTER FREQUENCY (Hz)	WARBLE RATIO (f <sub>H</sub> :f <sub>L</sub> )	NOMINAL WARBLE FREQ. (Hz)	
TCM1531,	2000	9.7	79	
TCM1501B	2000	0.7	7.8	
TCM1532,	1250	0.7	0.0	
TCM1512B	1250	0.7	9.0	
TCM1536,	F00	E.4	7.0	
TCM1506B	500	5.4	7.8	
TCM1539	2000	5:4	31.2	

The TCM1531, TCM1532, TCM1536, TCM1539, TCM1501B, TCM1506B, and TCM1512B are monolithic integrated circuit telephone tone ringer drivers that, when coupled with an appropriate transducer, replace the electromechanical bell. These devices are designed, using BIDFET<sup>†</sup> technology, for use with either a Piezo transducer or an inexpensive transformer-coupled speaker to produce a pleasing tone composed of a high frequency (f<sub>H</sub>) alternating with a low frequency (f<sub>L</sub>) resulting in a warble frequency. Each device is powered and activated by the telephone line ring voltage, which may vary from 40 volts to 150 volts rms at frequencies from 15.3 hertz to 68 hertz.

During low voltage (off-hook) standby, typical input impedance is greater than 1 megohm; this prevents interference with telephone DTMF or voice signals without the use of expensive mechanical switches. This high standby impedance is achieved with an on-chip series zener diode that is activated by a differential input voltage of typically 8.9 volts at pins 1 and 8. A voltage level of typically 17 volts differential at pins



Caution. These devices have limited built-in gate protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

<sup>†</sup>BIDFET – Bipolar, double-diffused, N-channel and P-channel, MOS transistors on the same chip-patented process.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testimg of all parameters.



**Telecommunications** Circuits

## TCM1531, TCM1532, TCM1536, TCM1539 TCM1501B, TCM1506B, TCM1512B TELEPHONE TONE RINGER DRIVERS

## description (continued)

1 and 8 deactivates the internal zener diode, allowing for more efficient power transfer to the load when the device is in the operating mode. During ringing, the impedance of the applied circuit (see Figures 4, 5 and 6) varies from 30 kilohms to 8 kilohms over the Class B ring signal, and is reasonably independent of the output load.

These devices feature lightning and transient protection circuitry designed to withstand transients of 1.5 kilovolt for up to 200 microseconds duration when used with the proper external circuitry (see Figures 4 and 5). In addition, an on-chip thyristor coupled with an external resistor and capacitor circuit will reject dial pulses from parallel telephones so that false ringing (tapping) will not occur (see Typical Application Data).

The TCM1501B, TCM1506B, and TCM1512B have a provision for bypassing the internal series diode with one of lower voltage, thereby lowering the turn-on threshold of the device. If the antitapping thyristor is used with these devices, an external zener diode must be added in series with pin 5.

These telephone tone ringer drivers may be used in nontelephone communications applications. For example, the devices can be used with a few external components to produce an inexpensive and highly efficient alarm (see Figure 6).

## functional block diagram



<sup>†</sup>Antitapping output for TCM1531, TCM1532, TCM1536, and TCM1539. Internal Zener Bypass for B-suffix versions.



#### absolute maximum ratings

ntinuous peak-to-peak input voltage, pin 1 to pin 8 (see Note 1)	110 V
ntinuous dc input voltage at pin 6	55 V
gative dc voltage, any pin	– 1.2 V
ntinuous output current, IO, at pin 2	12 mA
ntinuous output current, pin 5 and pin 6	30 mA
ntinuous SCR on-state input current, pin 1 to pin 8	200 mA
R on-state input current, pin 1 to pin 8 (duration $\leq 200 \ \mu$ s)	900 mA
ntinuous total dissipation at (or below) 25 °C free-air temperature (see Note 2)	1000 mW
erating free-air temperature range	$-40^oC$ to $85^oC$
prage temperature range	-40°C to 125°C

NOTES: 1. For applications requiring ≥ 38 Vrms, an external resistor and capacitor are required to prevent damage to the device (see Note 3). Tip and ring may be connected interchangeably to either pin 1 or pin 8.

2. For operation above 25 °C free-air temperature, derate linearly at the rate of 8 mW/ °C.

#### recommended operating conditions

	MIN	MAX	UNIT
RMS input voltage, $V_I$ (f = 15.3 Hz to 68 Hz) (see Note 3)	40	150	V
Resistor between OSCR and COMMON, Rosc	120	180	kΩ
Operating free-air temperature, T <sub>A</sub>	- 20	70	°C

NOTE 3: Input voltage is applied to pins 1 and 8 through a series 2.2 k $\Omega$   $\pm$  10% resistor and a 0.47  $\mu$ F  $\pm$  10% capacitor (see Figures 4, 5, and 6).

## electrical characteristics at 25 °C free-air temperature, $R_L$ = open, $C_{(fltr)}$ = 10 $\mu$ F, f = 20 Hz (unless otherwise noted), see Figure 2

#### detector section

PARAMETER	TEST CONDITIONS	MIN	түр	MAX	UNIT	
Ringing start threshold voltage	Pin 5 open, $R_L = 4 k\Omega$		19	28	V	
Binging start threshold rms voltage	Pin 5 open, $R_L = 4 k\Omega$ ,			40	v	
Thing ing other threehold the vertage	f = 15.3 Hz					
Ringing stop threshold voltage	Pin 5 open, $R_L = 4 k\Omega$	7	11		V	
Ringing start threshold voltage	Antitapping thyristor activated		40		V	
Pin 3 voltage required to activate			1		V	
antitapping thyristor			•		V	
Pin 3 input current required to			0.2		mA	
activate antitapping thyristor			0.2			
	$V_i = 3 V$ , $f \le 20 \text{ kHz}$	0.1	1		MΩ	
Standby input impedance	$V_j = 3 V$ , $f \le 20 \text{ kHz}$		10		k0	
	(see Note 5)		10		K12	
	$V_{j} = 40 V, \qquad R_{L} = 4 k\Omega,$		25			
Impedance when ringing	f = 15.3 Hz		25		kΩ	
	$V_i = 130 V$ , $R_L = 4 k\Omega$		22		]	
Operating current	Pin 2 open, $V_{I} = 40 V$			1.3	mA	
Low-level input current	$V_{I} = 5 V$			20	μA	
SCR trigger voltage	All pins open,	50	60	100	N/	
(pin 1 to pin 8)	$I_{\rm I} \leq 125  \rm mA$ (see Note 4)	50	60	100	v	
SCR trigger current	All pins open,	66	80	110		
(pin 1 to pin 8)	$V_{I} \leq 100 V$ (see Note 4)	55	80	110	mA	
SCR input hold current	(see Note 4)		10		mA	

NOTES: 4. These parameters are measured using pulse techniques ( $t_W \le 200 \ \mu s$ , duty cycle  $\le 5\%$ ). 5. Pin 5 connected to pin 6, and pin 6 connected to pin 7 through a 100  $\Omega$  resistor.



## TCM1531, TCM1532, TCM1536, TCM1539 TCM1501B, TCM1506B, TCM1512B TELEPHONE TONE RINGER DRIVERS

electrical characteristics at 25 °C free-air temperature,  $C_{(f|tr)} = 10 \ \mu$ F, f = 20 Hz (unless otherwise noted), see Figure 2

#### output section

PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT
Output voltage, pin 2	$V_{ } = 17 V_{,}$	$I_0 = 2 mA$ ,	See Note 6		10		
	V <sub>1</sub> = 50 V,	$I_0 = 5 \text{ mA},$	See Note 6		44		
	V <sub>i</sub> = 40 V,	$i_0 = 2 \text{ mA},$	f = 16 Hz		8		v
	V <sub>i</sub> = 150 V,	$I_0 = 2 mA$ ,	f = 15.3 Hz		40		
Output voltage, pin 6 (See Note 7)	V <sub>i</sub> = 150 V,	f = 15.3 to 68	Hz			55	V
High-level output current	V <sub>I</sub> = 50 V,	V <sub>OH</sub> = 43 V			- 15		mA
Low-level output current	$V_{ } = 50 V_{,}$	VoL = 1.5 V,	See Note 6		11		mA

NOTES: 6. Devices must be forced to the required output state by taking pin 4 to 8 V and toggling to 0 V as required. This stops the on-chip oscillator.

7. Normal device operation requires that a capacitor be connected from pin 6 to common (pin 7). A 10 µF capacitor is recommended for optimum antitapping vs turn-off-time performance of the circuit. Increasing or decreasing the value of this capacitor will respectively increase or decrease the antitapping capabilities of the circuit.

#### oscillator section

PARAMETER	TEST CO	MIN	ТҮР	MAX	UNIT		
Output tone frequency High tone frequency/ Low tone frequency		TCM1531, TCM1501B	1983/1736	2133/1867	2283/1998		
	P = 150 k0 + 1%	TCM1532, TCM1512B	1239/1085	1333/1167	1427/1249		
	$n_{OSC} = 150 \ KM \pm 1\%$	TCM1536, TCM1506B	516/414	555.5/445.5	595/477	Hz	
		TCM1539	2066/1653	2222/1778	2378/1903		
	R <sub>osc</sub> = 150 kΩ ± 1% TCM1532, TCM1536, TCM1539	TCM1531, TCM1501B	7.8			- Hz	
Worklo fraguonau		TCM1532, TCM1512B	9.8				
warble frequency		TCM1536, TCM1506B	7.8				
		TCM1539		31.2			
Temperature coefficient	T 20%C to 70%C			+ 0.05		0/ 100	
of frequency	1A = -20°C 10 70°C			±0.05		70/ ℃	

## TCM1531, TCM1532, TCM1536, TCM1539 TCM1501B, TCM1506B, TCM1512B, TELEPHONE TONE RINGER DRIVERS



 $R_{OSC}$ -Oscillator Resistor- $k\Omega$ 

FIGURE 2. OSCILLATOR RESISTOR vs OUTPUT AVERAGE FREQUENCY



## TCM1531, TCM1532, TCM1536, TCM1539 TCM1501B, TCM1506B, TCM1512B TELEPHONE TONE RINGER DRIVERS



<sup>†</sup>Optimum values to be determined by specific antitapping requirements.

FIGURE 5. TELEPHONE APPLICATION, IMPROVED ANTITAPPING CIRCUIT



## TCM1531, TCM1532, TCM1536, TCM1539 TCM1501B, TCM1506B, TCM1512B TELEPHONE TONE RINGER DRIVERS





R<sub>osc</sub> 150 kΩ

> OPEN-COLLECTOR TTL OR STTL

2

≸ 3.3 kΩ ↓ PIEZO 〒 TRANSDUCER

3

6.8 kΩ



INSTRUMENTS POST OFFICE BOX 655012 • DALLAS, TEXAS 75265



## TCM2203 EQUIPMENT LINE INTERFACE

D2861, AUGUST 1985-REVISED DECEMBER 1987

- Transmits and Receives Serial Bipolar Data at Up to 3 Mbit/s Using Two Twisted-Wire Pairs.
- Low-Q Clock Extraction
- Two ALBO (Automatic Line Build Out) Taps with a Range of 42 dB
- On-Chip Amplifier with 50-dB Open-Loop Voltage Amplification
- Phase Adjustment for Recovered Clock
- Direct Interface with the TCM2222 AMI/HDB3 (Alternate Mark Inversion/High-Density Bipolar, Third Order) Encoder/Decoder
- Receive Line Signal Loss Detection with Mute Output
- Bipolar Technology

## description

The TCM2203 is designed to perform the interface function between the bipolar data encoder/decoder (e.g., TCM2222) and the line. The TCM2203 consists of a receiver that extracts clock information and reshapes the data waveforms, and a transmitter that interfaces bipolar data to the line. Detection of receive signal loss is performed and a mute output is available. Auto-adaptive slicing level ensures excellent jitter and error performance.

The TCM2203 is characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C.



PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



## TCM2203 EQUIPMENT LINE INTERFACE



NOTE: A low logic level on RX DATA OUT represents a received pulse, or a "mark." RX DATA OUT is latched on the falling edge of RX CK OUT, and tracks the input signal when RX CK OUT is high.

## absolute maximum ratings over free-air operating temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)	15 V
Continuous total dissipation at 25 °C free-air temperature	1 W
Operating free-air temperature range	– 10°C to 85°C

NOTE 1: Voltage is with respect to network ground.

## recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.5	5.0	5.5	V
Operating free-air temperature, TA		0		70	°C
N.,	TX Data in Y				
	TX Data in X			0.80	v
VIH	TX CLK in	3.0			1



## electrical characteristics over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER	SECTION	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
	RX D + out					
Voн	RX D - out	t V <sub>CC</sub> = 5 V, I <sub>OH</sub> = 40 $\mu$ A	4.5	4.8		v
	RX CLK out	1				
	TX Data in Y				. 50	
	TX Data in X	V <sub>IL</sub> = 0 V, V <sub>IH</sub> = 5 V			± 50	μA
ЧН	TX CLK in	1			± 50	
On-state impedance				25	50	Ω
Off-state impedance			9	11		kΩ
Dynamic resistance matching error		Vp_p = 480 mV		2%		
Transconductance <sup>‡</sup> (referenced to pin 14)			0.11	0.15		s
Input impedance		$f_Q = 1 MHz$	10	20		kΩ
Output impedance	Buffer			40		Ω
Voltage amplification	1		4.5	5.3	6.0	dB
Input impedance	Pre-Amp	f = 1 MHz	40	60		kΩ
Output impedance		f <sub>Q</sub> = 1 MHz		50		Ω
Open-loop voltage amplification	Preamplifier	$V_{CC} = 5 V$ , $V_F = 1 MHz$	42	46		dB
Unity-gain frequency				40		MHz
Input impedance	Obses aligar	$f_Q = 1 MHz$	7	11		kΩ
Voltage amplification (each output)	Phase slicer		4.5	5.3	6.0	dB
Capacitance-driving capability, peak detect pins	ampliitier				0.1	μF
Input impedance		$f_Q = 2 MHz$	100	150		kΩ
Voltage amplification		$f_Q = 2 MHz$		60		dB
	Clock Slicer	$f_Q = 2 MHz$ ,		60		
		PHASE ADJ CAP = 75 pF	00			ns
Peak-to-peak eye amplitude		$V_{CC} = 5 V$		480		mV
Data slicing level	Data Slicer			50%		
Clock slicing level <sup>§</sup>	]			66%		
Negative-going threshold voltage		N EV		3.3		V
Positive-going threshold voltage	Mute	vCC = 2 v		3.5		v
Leakage	RX D+ OUT,	V <sub>OH</sub> = 5 V			50	μA
Low-level output voltage, VOL	RX D – OUT	$I_{OL} = 2 \text{ mA}$		0.85	1	v
Leakage	LINE OUT X,	V <sub>OH</sub> = 5 V			50	μA
Low-level output voltage, VOL	LINE OUT Y	$I_{OL} = 20 \text{ mA}$		0.9	1.1	v
Leakage	Mute	V <sub>OH</sub> = 5 V			50	μA
Low-level output voltage, VOL	Mute	I <sub>OL</sub> = 1 mA		250	400	mV
Output rise time, t <sub>r</sub>	LINE OUT X,	$R_L = 220 \Omega$		50	100	ns
Output fall time, t <sub>f</sub>	LINE OUT Y	$R_L = 220 \Omega$		50	100	ns
Supply current, ICC		$V_{CC} = 5 V$		25	40	mA

.

<sup>†</sup>All typical values are at V<sub>CC</sub> = 5 V,  $T_A = 25$  °C. <sup>‡</sup>Transconductance is defined as the change in current for each diode string divided by the change in peak-to-peak voltage at pin 14. § Clock slicing level is the data level at which the TANK O/P puts out a current pulse.



## TCM2203 EQUIPMENT LINE INTERFACE



TEXAS



PRINCIPLES OF OPERATION

## general

The TCM2203 is designed to form the interface between a bipolar decoder/encoder and the transmission line. It is optimized for 1.536 MHz, 1.544 MHz, and 2.048 MHz operation, but is capable of operating at 3.152 MHz and low frequency for special applications. The TCM2203 can be considered in two separate parts, a transmitting section and a receiving section.

## receiving section

This section performs three functions: signal restoration, clock recovery, and data slicing. It also detects loss of incoming signal and flags this condition by taking the mute output high.

## signal restoration

The incoming signal is typically very distorted and exhibits considerable intersymbol interference. The input section must restore the signal to provide a clear eye diagram to the data and clock slicer. An amplifier with open-loop voltage amplification of 50 dB with externally adjusted gain, together with the bode networks and associated ALBO taps, give a dynamic range of up to 36 dB (6 dB to 42 dB). This allows positioning of the terminal at any line length (within the limits of ALBO dynamic range) from repeater or like transmitter.

Equalization of the line characteristics is performed by a simple external series LC network buffered by the 6-dB amplifier. The restored signal from the 6-dB phase splitter (controlled to 0.48 V peak-to-peak) is sent to two peak detectors that store the peak values on external capacitors. The average peak values are then summed to provide a signal level, which is compared to a V<sub>CC</sub>-derived reference to form an error signal level. This error signal level controls the current in the ALBO strings. As ALBO string current increases, the dynamic resistance of the string decreases and more signal is shunted to ground. In this way, automatic gain control and automatic line build out are acheived. Typically, there is frequency response contouring associated with the automatic gain control to compensate for the responses of different lengths of line.



## TCM2203 EQUIPMENT LINE INTERFACE

#### clock extraction

The received signal contains its own clock information, which must be extracted in the receive section. An averaged peak input signal is derived from the sum of the positive and negative peak detectors. The negative peak detector is actually the positive peak of AMPL IN inverted. Alternately, the peak average sum is equal to the sum of the averaged absolute values of the negative and positive peaks. When the negative or positive pulse at AMPL IN exceeds 66% of the averaged peak value, a current pulse occurs at the TANK O/P output. These current pulses are filtered by a tuned-primary transformer-coupled circuit to extract the clock and drive the slicer inputs. The slicer converts the sinewave into a binary square-wave clock signal. The transformer-coupled tuned-primary circuit sets the clock extraction Q. The slicer is a highgain 60-dB comparator that minimizes conversion of amplitude modulation in the sine wave to phase modulation in the recovered square wave clock.

## data slicing

The data comparators trigger whenever the signal goes above 50% of the average peak values from the peak detectors. This data is then presented to the data latches and latched into the output buffers by the falling edge of the recovered clock. When the RX CLK OUT is high, RX D – OUT and RX D + OUT track the comparators. The clock buffer trigger circuit can be externally phase adjusted with a 5-pF to 75-pF trim capacitor across PHASE ADJ 1 and PHASE ADJ 2 to set the falling edge exactly to the center of the data pulses. This maximizes jitter acceptance and noise immunity.

#### receive signal loss detection

The average peak data values are half-summed to give a dc value that is compared to an internal reference relative to  $V_{CC}$ . When the value falls below 33% of the nominal value after ALBO gain control, the MUTE output goes high.

#### transmitting section

The transmitting section gates the signals applied to TX DATA IN X and TX DATA IN Y with the signal applied to TX CLK IN. The gated signals are then applied to the line outputs. The line output pulse duration is one-half of the bit period. The LINE OUT X and LINE OUT Y outputs are open-collector n-p-n transistors. Each collector will sink 20 milliamperes when the appropriate TX DATA IN input and TX CLK IN are at low levels.



2









V Telecommunications Circuits

**TYPICAL APPLICATION DATA** 

NOTE: Filter resistors are 1%. Filter capacitors are 5%.

2-28

POST OFFICE BOX 655012 . DALLAS, TEXAS 75265 TEXAS V INSTRUMENTS

D2894, OCTOBER 1985-REVISED DECEMBER 1987

- AMI or HBD3 Encoding of Binary Data
- Simultaneous Decoding of Received AMI or HDB3 Signal
- Static Logic Allows Zero to 3-MHz Bit Rate
- Seven Outputs for Received-Signal Diagnostics
- Reliable NMOS Technology
- Single 5-V Supply

#### description

The TCM2222 performs three functions: encoding, decoding, and signal monitoring.

In the encoding section, a binary non-return-tozero (NRZ) signal is converted to a ternary signal to improve its transmission characteristics. In the decoding section, a received ternary signal is independently converted into a binary form. In the signal-monitoring section, the received ternary signal in the decoder is checked for various diagnostics, and errors that are found are flagged.

The TCM2222 can be directly connected to the TCM2203 line interface device to form a complete equipment transmission interface.

The TCM2222 is characterized for operation from 0  $^{\circ}$ C to 70  $^{\circ}$ C.

J PACKAGE (TOP VIEW)					
RXHDB + [ RXCKIN [ RXHDB - [ TXHDB + [ TXHDB - [ ZID [ AIS [ LOOPING [	1 2 3 4 5 6 7 8	16 15 14 13 12 11 10 9	VSS NRZOUT TXCKIN NRZIN AIS INJ AMI/HDB3 ERROR VDD		



Caution. These devices have limited built-in gate protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



Copyright © 1985, Texas Instruments Incorporated

## functional block diagram





**Telecommunications Circuits** 

2

PIN		DESCRIPTION				
NAME	NO.	DESCRIPTION				
AIS	7	Alarm Inhibit Signal output. High when an alarm-inhibit consisting of essentially all highs is received from the line.				
AIS INJ	12	Alarm Inhibit Signal Injection input. Forces the alarm inhibit signal (all pulses) onto outputs $\overline{TXHDB}$ and $\overline{TXHDB}$				
AMI/HDB3	11	Alternate Mark Inversion ( $\overline{AMI}$ ) or High-Density Bipolar-Three (HDB3) control input. When high, HDB3 is selected. When low, $\overline{AMI}$ is selected				
ERROR	10	Error output. Goes high for one-half cycle at every error found in the incoming line signal.				
NRZIN	13	Serial binary Non-Return-to-Zero (NRZ) data input.				
NRZOUT	15	Non-Return-to-Zero output. Binary NRZ data recovered from the RXHDB+ and RXHDB- inputs. "Stuffing" sequence pulses are removed when the AMI/HDB3 control input is high.				
RXCKIN	2	Clock from PCM transceiver. RXHDB+ and RXHDB- data are clocked in on the rising edge of RXCKIN.				
RXHDB+	1	Receive High-Density Bipolar Positive input. One of two data inputs to the decoder section. A low level indicates a positive pulse from the line.				
RXHDB-	3	Receive High-Density Bipolar Negative input. One of two data inputs to the decoder section. A low level indicates a negative pulse from the line.				
TXCKIN	14	Transmit Clock input. The NRZIN input data is clocked in on the rising edge of TXCKIN.				
TXHDB+	4	Transmit High-Density Bipolar Positive output. Low when a positive pulse is sent to the line.				
TXHDB-	5	Transmit High-Density Bipolar Negative output. Low when a negative pulse is sent to the line.				
V <sub>DD</sub>	9	Positive supply voltage, 5 V $\pm$ 10%.				
V <sub>SS</sub>	16	Supply ground (O V).				
ZID	6	Incoming Zero Detection output. High when a sequence of 128 consecutive lows is received from the line. Disabled in the AMI mode.				

## absolute maximum ratings over free-air operating temperature range (unless otherwise noted)

Supply voltage, VDD (see Note 1)	. 0.3 V to 7 V
Input voltage, VI	-0.3 V to 20 V
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2)	1375 mW
Operating free-air temperature range	. 0°C to 70°C
Storage temperature range	55°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds	300°C

NOTES 1: All voltages are with respect to VSS.

2. For operation above 25 °C free-air temperature, derate linearly to 880 mW at 70 °C at the rate of 11 mW/ °C

## recommended operating conditions

		MIN	NOM	MAX	UNIT
VDD	Supply voltage	4.5	5	5.5	V
Vss	Supply ground		0		V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V Č
Τ <sub>Α</sub>	Operating free-air temperature	0		70	°C

	PARAMET	ER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
		All outputs except TXHDB±	V <sub>DD</sub> = 5 V, I <sub>OH</sub> = −120 μA	2.4			
⊻он	nign-level output voltage	TXHDB+, TXHDB-	V <sub>DD</sub> = 5 V, I <sub>OH</sub> = - 40 μA	4.2			1 <sup>×</sup>
		All outputs except TXHDB±	V <sub>DD</sub> = 5 V, I <sub>OL</sub> = 2.4 mA			0.4	
VOL	com-level output voltage	TXHDB+, TXHDB-	V <sub>DD</sub> = 5 V, I <sub>OL</sub> = 2 mA			0.4	v
Чн	High-level input current		V <sub>DD</sub> = 5.5 V, V <sub>IH</sub> = 2.4 V			10	μA
4L	Low-level input current		V <sub>DD</sub> = 5.5 V, V <sub>IL</sub> = 0.4 V			- 10	μA
1DD	Supply current		$V_{DD} = 5 V$		60	75	mA
Ci	Input capacitance					20	pF

## electrical characteristics over operating free-air temperature range (unless otherwise noted)

## timing requirements, transmit and receive sections

	PARAMETER	MIN	MAX	UNIT
t <sub>su1</sub>	Setup time, NRZIN before TXCKIN1	40		ns
th1	Hold time NRZIN after TXCKIN1	40	:	ns
t <sub>su2</sub>	Setup time, RXHDB± before RXCKIN1	40		ns
<sup>t</sup> h2	Hold time, RXHDB± after RXCKIN1	40		ns
t <sub>r1</sub>	Rise time, RXCKIN		25	ns
t <sub>f1</sub>	Fall time, RXCKIN		15	ns

## switching characteristics, transmit and receive sections

	PARAMETER	TEST CON	DITIONS	MIN	MAX	UNIT
t <sub>r2</sub>	Rise time, $\overline{TXHDB}$	$C_L = 25 \text{ pF},$	ioH = -40 μA		40	ns
t <sub>f2</sub>	Fall time, TXHDB±	$C_L = 25 \text{ pF},$	$I_{OL} = 2 mA$		40	ns
tr3	Rise time, NRZOUT	$C_{L} = 50  pF,$	$I_{OH} = -120 \ \mu A$		100	ns
t <sub>f3</sub>	Fall time, NRZOUT	$C_{L} = 50  pF,$	IOL = 2.4 mA		100	ns
tw1	Pulse duration, ERROR output	$I_{OH} = -120 \ \mu A,$ $C_L = 25 \ pF,$	I <sub>OL</sub> = 2.4 mA, t <sub>cC</sub> = 488 ns	200		ns
<sup>t</sup> pd1	Propagation delay, TXCKIN to $\overline{\text{TXHDB}\pm}$	$I_{OH} = -40 \ \mu A,$ $C_L = 25 \ pF$	$l_{OL} = 2 mA,$	50	200	ns





NOTE A: The CLKSENSE is low and the rising edge of the TXCKIN is used to strobe NRZIN. <sup>†</sup>In the HDB3 mode, the pulses on TXHDB± are delayed three additional clock periods.





PARAMETER MEASUREMENT INFORMATION

FIGURE 2. RECEIVE CHANNEL TIMING INFORMATION (AMI MODE<sup>†</sup>)

<sup>†</sup>In the HDB3 mode, NRZOUT is delayed three additional clock periods.



2

## PRINCIPLES OF OPERATION

The TCM2222 combines a coder section and a decoder section to which a signal monitor function is attached. It can operate at clock frequencies from zero to 3 MHz in either the AMI or HDB3 modes. The AMI or HDB3 mode is selected by the  $\overline{\text{AMI}}$ /HDB3 input.

Binary data at the NRZIN input is clocked into the coder on the rising edge of TXCKIN. In the AMI mode a logic high at NRZIN causes an output at either  $\overline{\text{TXHDB}+}$  or  $\overline{\text{TXHDB}-}$  on the falling edge of TXCKIN. In the HDB3 mode, the output appears on the falling edge of TXCKIN 3.5 clock cycles later. This delay allows the insertion of extra pulses due to sequences of four consecutive lows. When the AIS INJ input is high, data at NRZIN is ignored and an "all highs" signal is transmitted with alternate outputs on  $\overline{\text{TXHDB}+}$  and  $\overline{\text{TXHDB}-}$  every clock cycle.

Ternary data received at RXHDB – or RXHDB + is clocked into a decoder on the rising edge of RXCKIN. In the AMI mode, the decoded data is output on NRZOUT on the falling edge of RXCKIN 0.5 clock cycles later. In the HDB3 mode, the receiver recognizes violation pulses and removes any pulse sequences added by the originating equipment, and outputs the decoded data 3.5 clock cycles later.

If the LOOPING input is high, the decoder ignores data received on  $\overrightarrow{\text{RXHDB}+}$  or  $\overrightarrow{\text{RXHDB}-}$  and uses data at the  $\overrightarrow{\text{TXHDB}+}$  and  $\overrightarrow{\text{TXHDB}-}$  outputs. In addition,  $\overrightarrow{\text{RXCKIN}}$  is ignored and  $\overrightarrow{\text{TXCKIN}}$  is used to control the decoder timing. In the AMI mode there is a 1.5-clock-cycle delay from  $\overrightarrow{\text{NRZIN}}$  to  $\overrightarrow{\text{NRZOUT}}$ . In the HDB3 mode the delay is 7.5 clock cycles.

A signal monitor circuit associated with the decoder monitors the received ternary signal and diagnoses the presence of particular conditions. There are three received signal diagnostic outputs. The three outputs are as follows:

- ERROR This output flags an error in the received signal by pulsing high for 0.5 clock cycles. In the AMI mode an error is two consecutive pulses of the same polarity. In the HDB3 mode an error can be either the same as the AMI error (provided it is not part of a violation stuffing sequence) or an incorrect stuffing sequence. On power up, the ERROR output remains high until the RXCKIN input is functioning.
  - ZID This flag is set high if a sequence of 128 incoming lows is detected. It is inhibited when the device is in AMI mode. The output is latched if the RESET input is low.
  - AIS The AIS output goes high when two frames of 512 bits each, each containing no more than two lows, is received. If the reset input is low, the output is latched. This flag is set if a sequence of continuous highs is detected.

Other pin functions are as follows:

RESET A positive transition on this input resets the ZID and AIS outputs for one cycle of RXCKIN. They are then free to be set again when their diagnostic condition occurs. RESET can be used in the normally high mode, in which the outputs are not latched but continuously reflect the current diagnostic status.

## ternary data transmission

Ternary signals are used in telecommunications to transmit data over long distances because they offer improved transmission characteristics compared to binary signals. The requirements are:

Narrow bandwidth for good signal-to-noise ratio. Minimum high-frequency content to allow wider repeater spacing. No dc component in the signal to allow inexpensive transformer coupling without distortion. Timing information carried with the data to allow extraction of the clock. Error detection to flag faults and enable their location.



2

## PRINCIPLES OF OPERATION

The ternary signal is bipolar. It has a zero center level, which is the rest condition, and positive and negative levels of equal amplitude. The simplest form of coding is Alternate Mark Inversion (AMI) in which successive logic highs in the binary signal are transmitted alternately as positive or negative pulses. Logic lows are transmitted as a zero level. The disadvantage of this type of coding is that no timing information is contained in a succession of logic lows, requiring the remote receiver to use a high-Q (crystal-controlled) clock extraction circuit if long successions of lows are to be received.

To improve the timing content, high-density bipolar third-order coding (HDB3) can be used. This is identical to AMI except that four successive lows cause the insertion of a violation bit that is a logic high pulse of the same polarity as the previous logic high pulse (see Figure 3). This increases the timing information and allows the use of a low-Q LC tank circuit in the clock extractor. The extra bits are removed by the decoder, introducing a transmission delay of four cycles.

In order to maintain zero dc content, the violation bit must be the same polarity as the previous bit but of opposite polarity to the previous violation bit. To replace four consecutive lows, there are two possible sequences of pulses; LLLV if there is an odd number of logic highs since the last violation bit, or SLLV if there is an even number of logic highs. In this notation S represents a "stuffing" bit of opposite polarity than the previous pulse and V represents a "violation" bit of the same polarity.



NOTE 3: In the HDB3(1) signal, the previous violation bit was negative. In the HDB3(2) signal, the previous violation bit was positive.

FIGURE 3. TERNARY DATA TRANSMISSION TIMING DIAGRAM



# TCM2909, TCM2910A PCM $\mu\text{-}\text{LAW}$ companding codecs

D2664, JUNE 1982-REVISED MARCH 1986

- TCM2909 Provides μ-Law Companding in 22-Pin Package
- TCM2910A is Designed to be Interchangeable with Intel 2910A
- Compatible with CCITT Recommendations G.711 and G.712
- μ-255-Law Encoding and 8th-bit Signaling (TCM2910A only) Compatible with AT&T D-Type Channel Banks
- TTL-Compatible Digital Inputs and Outputs
- Optional Programmable Time-Slot Selection
- ±5% Power Supplies: +12 V, +5 V, -5 V
- High-Reliability, Advanced N-Channel MOS Technology
- Low External Component Count
- PEP Processing Available

### description

The TCM2909 and TCM2910A are single-chip pulse-code-modulated encoders/decoders (PCM codecs) that provide all the functions required to interface a full duplex (4-wire) voice telephone circuit with a time-division-multiplexed (TDM) system. Integrated into the codecs are circuits for signaling interface, PCM time-slot control logic, analog-to-digital (A/D) conversion, and digital-to-analog (D/A) conversion. Primary applications of the devices include:

- Line interface for digital transmission and switching of T1 Carrier, PABX, and Central Office telephone systems
- Subscriber line concentrators
- Digital encryption systems
- Digital voice-band data storage systems
- Digital signal processing

The TCM2909 and TCM2910A are characterized for operation from 0°C to 70°C.

J OR N DU	TCM2: AL-IN- TOP V	909 LINE IEW)	PACKAGE
CAPX1 CAPX2 ANLG IN UTO ZERO ANLG GND PCM IN PDN ANLG OUT	1 2 3 4 5 6 7 8 9 10	22 21 20 19 18 17 16 15 14 13	CLKC DC VBB FSX CLKX FSR CLKR VCC TSX PCM OUT
NC	11	12	DGTL GND



CAPX1	1 U	24	CLKC
CAPX2	2	23	DC
ANLG IN	3	22	VBB
AUTO ZERO	4	21	SIGX
ANLG GND	5	20	FSX
SIGR	6	19	CLKX
VDDC	7	18	FSR
PCM IN	8	17	CLKR
PDN	9	16	Vcc
ANLG OUT	10	15	TSX
NC	11	14	PCM OUT
NC	12	13	DGTL GND

NC-No internal connection



Caution. These devices have limited built-in gate protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS VI INSTRUMENTS Copyright © 1982, Texas Instruments Incorporated



## functional description

The TCM2909 and TCM2910A are designed to perform the transmit (encoding or A/D conversion) and receive (decoding or D/A) conversion) functions in a pulse-code-modulated system.

The functions of the codec are control, transmit, and receive. The control section consists of a precision voltage reference, a digital-to-analog converter, a multiplexer, and a control register. The voltage reference supplies the D/A-converter resistor ladder network with an accurate, stable reference. The analog output, in turn, is used to determine the A/D output as well as the D/A output. The control register multiplexes incoming receive and outgoing transmit data into the D/A converter.

The control section also enhances the basic codec function with programmable time-slot allocation and power-down circuits. These circuits allow dynamic allocation of both receive and transmit time slots. In small systems this feature could significantly reduce per-channel hardware for the first level of switching. In larger systems the time-slot selection circuits can be disabled, and time-slot allocation can be performed at a common system location. With either system design, the codec can be powered down during periods of inactivity, thereby significantly reducing average system power consumption.



## functional block diagram



	PIN		DESCRIPTION
NAME	TCM2909	TCM2910A	DESCRIPTION
ANLG GND	5	5	Analog return common to the transmit and receive analog circuits. Not connected to DGTL
			GND internally.
ANLG IN	3	3	Analog input to be encoded into a PCM word. The signal on this pin is sampled at the
			same rate as the transmit frame synchronization pulse, FSX, and the sample value is held
			in the external capacitors connected at the CAPX1 and CAPX2 pins.
ANLG OUT	9	10	Analog output. The voltage present on this pin is the decoded value of the PCM word
			received on PCM IN and is held constant between two conversions.
AUTO ZERO	4	4	This output is the same as the most significant bit of the encoded PCM word (5 V for
			negative, -5 V for positive inputs).
CAPX1	1	1	Connection for the transmit holding (analog sampling) capacitor.
CAPX2	2	2	Connection for the transmit holding (analog sampling) capacitor.
CLKC	22	24	Clock input to clock in the data on the DC pin that defines the mode of operation of the
			codec. When CLKC is connected to V <sub>CC</sub> , DC becomes an active-low chip select. TTL-
			compatible.
CLKR	16	17	Clock input that defines the bit rate on the receive PCM highway (1.544 megabits per
			second for a T1 carrier). The maximum rate is 2.1 megabits per second at 50% duty cycle.
			TTL-compatible.
СІКХ	18	19	Transmit clock input defining the bit rate on the transmit PCM highway. It is typically 1.544
GERX	.0	10	menshire clock input domining the bit rate of the during the high rate in the during the high rate is 2.1 menshire per second at 50% cycle. TTL-
			compatible
DC	21	22	Date input to program the codes for either the direct or microcomputer mode of operation
bc	21	23	TTL accessible
DOTI CND	10	10	
DGTL GND	12	13	Ground return common to the logic power supply, VCC.
FSR	17	18	Frame synchronization pulse for the receive PCIVI highway. Resets the internal time-slot
			counter for the receive section. Maximum frame synchronization repetition rate is 12 kHz.
			Also used to differentiate between nonsignaling frames and signaling frames for the receive
			side. TTL-compatible.
FSX	19	20	Frame synchronization pulse for the transmit PCM highway. Resets the internal time-slot
			counter for the transmit section. Maximum repetition rate is 12 kHz. Also used to
			differentiate between nonsignaling frames and signaling frames on the transmit section.
			TTL-compatible.
NC	10	11	No internal connection. It is recommended that this pin be connected to ANLG GND.
NC	11	12	No internal connection. It is recommended that this pin be connected to ANLG GND.
PCM IN	7	8	Receive PCM highway (serial bus) interface. The codec serially receives a PCM word (8 bits)
			through this pin at the time defined by FSR, CLKR, and the contents of the receive control
			register.
PCM OUT	13	14	Output of the encoder onto the PCM highway. The 8-bit PCM word is serially sent out
			as defined by FSX, CLKX, and the control register. TTL three-state output capable of driving
			two TTL loads (4 mA).
PDN	8	9	Power-down output is active (high) when the codec is in the power-down state. The open-
			drain output is capable of sinking one TTL load (1.6 mA).
SIGR		6	Signaling output SIGR is updated with the 8th bit of the receive PCM word on signaling
			frames, and is latched between two signaling frames. TTL-compatible.
SIGX		21	Signaling input. This digital input is transmitted as the 8th bit of the PCM word on the
			PCM OUT pin in signaling frames. TTL-compatible.
TSY	14	15	Normally high the transmit time-slot output goes low while the order is transmitting a
134	14	10	PCM word on PCM OUT. Time-slot information is used for disgnastic numbers and also
			to get the dete on the PCM OUT him to the PCM transmit highway. The same dete
			to gate the data on the FOW OOT pin to the FOW transmit highway. The open-drain output
			IS CAPADIE OF SINKING TWO TILL IOADS (3.2 MA).
VBB	20	22	Supply voltage (-5 V ±5%) referenced to ANLG GND.
Vcc	15	16	Supply voltage (5 V ±5%) referenced to DGTL GND.
VDD	6	7	Supply voltage (12 V ±5%) referenced to ANLG GND.

## TCM2909, TCM2910A PCM μ-LAW COMPANDING CODECS

#### operation

The TCM2909 and TCM2910A are capable of operating as transmitters and receivers in any of the 64 channels of a PCM system. The receive and transmit sections can be assigned to the same channel (time slot) or to different channels, and assignments can be changed under microcomputer control to meet changing system needs. Table 1 shows the control options.

CONT	ROL								TION		
SIGN	ALS				TION						
CLKC	DC										
L	Х	Undefi	ined op	eratio	n						
Vcc	н	Power	-down	or sta	ndby c	operati	onal st	atus			
Vcc	L	Direct	-contro	l opera	ation. I	Receiv	e and t	transm	t in the first time slot.		
Ļ	х	Microo	comput	er-con	trol op	peration	n. Cloc	k in or	e of 8 bits of the control word at the DC input.		
		Bits 1	and 2		(See F	igure 3	3)				
		0	0		Load b	oits 3 t	through	n 8 inte	o transmit and receive time-slot counters.		
		0	1		Load b	oits 3 t	hrough	n 8 inte	o transmit counter only.		
		1	0 Load bits 3 through 8 into receive counter only.								
		1	1 Power down (Bits 3 through 8 are irrelevant).								
		Bits 3	throug	h 8 fo	r time	-slot as	ssignm	ents 1	through 64. The time-slot numbers		
		equal	one mo	ore tha	in the	decima	al equiv	valent	represented by bits 3 (MSB)		
		throug	h 8 (L	SB) us	ing po	sitive l	ogic.				
		Time									
		slot	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7	Bit 8			
		1	0	0	0	0	0	0			
		2	0	0	0	0	0	1			
			•	•	•	•	•	•			
		6	0	0	0	1	0	1			
		•	•	•	•	•	•	•			
		63	1	1	1	1	1	0			
		64	1	1	1	1	1	1			

TA	BLI	Е	1.	<b>OPERATION</b>	CONTROL	CONFIGURATIONS

H = high level, L = low level, see digital interface table.

X = irrelevant,  $\downarrow = V_{CC}$ -to-low transition.

In microcomputer control operation, the control word at DC is divided into a mode selection (bits 1 and 2) and a time-slot assignment (bits 3 through 8). In mode 00 both the receive and transmit time-slot counters are addressed, and they both receive the same subsequent 6-bit time-slot assignment. In mode 01 the transmit time-slot counter is addressed for time-slot assignment. Mode 10 assigns a time-slot only for the receive section. Mode 11 puts the device in the standby operational status and ignores the remaining 6 bits of the control word. Specific functional considerations for microcomputer-control operation are:

- All 8 negative-going transitions of CLKC must occur within 125 microseconds for the frame rate of 8 kilobits per second. The first transition of CLKC may occur anywhere within a frame. The CLKC pin should be a TTL low level after time-slot assignment is completed.
- A dead period of 250 microseconds (2 frames) must be observed between the first positive transition of CLKC in a time-slot assignment and that of any subsequent time-slot assignment.
- It is recommended that either mode 00 or mode 01 be transmitted to the control register during power-up
  or system initialization to ensure that a valid time-slot is always transmitted.



- The receive or the transmit section of the codec will operate only after both sections have been assigned a time-slot. Therefore, transmit-only and receive-only time-slot allocation is not allowed.
- Clocking the control register while the codec is active may cause an increase in idle-channel noise.

Direct-control operation is implemented by connecting the CLKC pin to +5 volts (V<sub>CC</sub>) and using the DC pin as the chip select pin. When the DC pin is held low, the device transmits in the channel following FSX and receives in the channel following FSR. On the other hand, when the DC pin is held high, the device is in the power-down state. Operational considerations for direct time-slot allocation are:

- At least two framing pulses must occur after DC goes low to ensure that the codec is in direct-control status.
- Three frames (375 microseconds) are required to enter direct operation after power supply requirements are met and all clocks are available.
- After DC is brought high, two framing pulses are required to put the codec into the standby mode.
- The TCM2909 or TCM2910A can replace a 2910 codec even though the CLKC characteristics are not the same for the two devices.

#### encoding mode

The analog input signal sampled at the ANLG IN pin is held by an external capacitor on pins CAPX1 and CAPX2. This sampling is done synchronously with the transmit time-slot assigned to the device. The eight-bit digital PCM word will be transmitted on the PCM OUT pin in the frame immediately following the frame in which the analog signal was sampled. See Table 3.

#### decoding mode

When the assigned receive time-slot occurs, the eight-bit digital PCM word is retrieved from the PCM highway on the PCM IN pin. The word is converted from digital to analog and held with an internal capacitor until the next assigned receive time-slot update. See Table 3.

#### signaling

These devices are compatible with per-channel signaling and are capable of differentiating between the signaling and nonsignaling frames. A signaling frame is one in which the eighth bit of the PCM word contains signaling information while the seven most significant bits are normal information bits. The signaling frame is designated by the framing pulse (FSX or FSR) whose length is extended to two full clock periods as shown in the timing diagrams. A framing pulse of a nonsignaling frame is one full clock period in length. During a transmit signaling frame, the level present on the SIGX pin (of the TCM2910A) is substituted for the 8th bit of the PCM word. During a receive signaling frame the value of the 8th bit of the PCM word of the receive channel will be put on the SIGR pin (of the TCM2910A) and the signal level will remain unchanged until it is updated by the next signaling frame. The remaining 7 bits will be decoded according to the procedure in CCITT Recommendation G.733. See Figure 1 and Figure 2 for transmit and receive timing diagrams.

#### framing

These devices are compatible with the D3/D4 framing format (T1 framing), which inserts a 193rd bit after the 24th serial channel (8 bits per channel) frame. The extra bit raises the clock frequency (CLKX and CLKR) from 1.536 MHz to 1.544 MHz.



## TCM2909, TCM2910A PCM μ-LAW COMPANDING CODECS

#### standby operation

The codec provides for powering down to standby status from both microcomputer-control and directcontrol operation. The power consumption is reduced from 230 mW to 33 mW. Standby operation results in the powering down of all the codec functions except the DC, CLKC, SIGX<sup>†</sup>, SIGR<sup>†</sup>, and PDN inputs. Also, PCM OUT is forced into a high-impedance state thus helping to ensure that the PCM bus will not be driven. The SIGR<sup>†</sup> output is held low to provide a known condition until changed by a signaling frame after reactivation.

In microcomputer-control operation, the power-down state is invoked by clocking in 11 at the DC inputs as described in Table 1. In direct operation the power-down state is called by taking the DC pin high and connecting clock CLKC pin to V<sub>CC</sub>. Recovery from the power-down condition is accomplished by forcing DC to the low level and allowing at least 2 frame synchronization pulses to occur.

#### internal reset

The TCM2909 and TCM2910A are designed to aid the user by eliminating certain system power-interruption problems. Three of the most common of these problems are:

- (1) Plugging a card into a "hot" system thus causing spikes on the common power supplies
- (2) Various transients such as caused by duplicated power supply faults or power feeder faults
- (3) Transients and spikes that result from turning the power supplies on.

These devices are tolerant of transients in the negative power supply (VBB) provided that VBB remains more negative than -3.5 volts. The device will go into the power-down (standby) status if, during power up (single-card or system), V<sub>CC</sub> or V<sub>DD</sub> is supplied after V<sub>BB</sub> or if a transient causes the positive power supplies to drop below approximately 2 volts. Since TSX is inhibited in standby operation, any codec in this status can be detected easily.

### companding

The amplitude distribution of a speech message is not uniform. Moreover, the probability of occurrence for a small amplitude is greater than the probability for large amplitudes. Advantage can be taken of this fact by "compressing" digital resolution into the lower signal amplitude during transmission and "expanding" the signal upon the reception, thus increasing the overall signal-to-noise ratio. CCITT has defined this function and entitled it the  $\mu$ -law.

$$f(x) = sgn(x) \frac{\ln + [1 + \mu |x|]}{\ln (1 + \mu)} \text{ for: } -1 \le x \le 1$$

where  $\mu = 255$ , x is the normalized input, and sgn(x) is the sign of x. A continuous implementation of f(x) would be impossible, therefore a piecewise continuous approximation of f(x) is used. The approximation divides the function into 16 segments, and each segment is divided into 16 equal intervals except for the first interval of the first segment. Refer to CCITT Recommendation G.711 for the segment and interval implementation details of the  $\mu$ -law used for these circuits.

<sup>†</sup> TCM2910A only



#### absolute maximum ratings

VCC, VDD, ANLG GND, and DGTL GND with respect to VBB	-0.3 V to 20 V
All inputs and outputs with respect to VBB	-0.3 V to 20 V
Temperature under bias	-10°C to 80°C
Storage temperature range	-65°C to 150°C

NOTE: Stresses in excess of absolute maximum ratings may permanently damage the device. Functional operation outside the recommended operating conditions is not guaranteed. Prolonged exposure to absolute maximum ratings may have an adverse effect on device characteristics.

#### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>DD</sub> (see Note 1)	11.4	12	12.6	V
Supply voltage, V <sub>CC</sub>	4.75	5	5.25	V
Supply voltage, V <sub>BB</sub>	-4.75	- 5	- 5.25	V
Ground voltages (ANLG GND and DGTL GND)		0		V
Auto-zero resistor, R1 (see Figures 9 and 10)			150	kΩ
Auto-zero resistor, R2 (see Figures 9 and 10)			330	Ω
Auto-zero resistor, R3 (see Figures 9 and 10)			470	kΩ
Analog coupling capacitor, C1 (see Figures 9 and 10)			0.1	μF
Analog coupling capacitor, C2 (see Figure 10)			0.3	μF
Analog sampling capacitor, CAPX, for 8-kHz sampling rate (see Figures 9 and 10)	1600	2000	2400	pF
Operating free-air temperature, T <sub>A</sub>	0		70	°C

NOTE 1: Voltages at the analog input, analog output, and V<sub>DD</sub> terminals are with respect to the analog ground terminal. All other voltages are referenced to the digital ground terminal unless otherwise noted.



## TCM2909, TCM2910A PCM μ-LAW COMPANDING CODECS

## electrical characteristics over recommended ranges of operating free-air temperature and supply voltages (unless otherwise noted)

## digital interface

	PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
VIH	High-level input voltage			2		V
VIL	Low-level input voltage	,	· · · · · · · · · · · · · · · · · · ·		0.6	V
Чн	High-level input current		$V_1 = 5.5 V$		10	μA
46	Low-level input current		$V_{l} = 0 V$		10	μA
Val	High-level output voltage	PCM OUT	I <sub>OH</sub> = 15 mA	2.4		V
VOH	(see Note 2)	SIGR <sup>†</sup>	l <sub>OH</sub> = 80 μA	2.4		]
		PCM OUT	$I_{OL} = 4 \text{ mA}$		0.4	
N.	1 I	SIGR	IOL = 0.5 mA		0.4	
POI	Low-level output voltage	PDN	I <sub>OL</sub> = 1.6 mA		0.4	] *
		TSX	$I_{OL} = 3.2 \text{ mA}$		0.4	

#### analog interface

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>‡</sup>	MAX	UNIT
Analog-input impedance (between ANLG IN and CAPX1) in series with CAPX to ANLG GND during sampling of ANLG IN	$V_{I} = -3.1 V \text{ to } 3.1 V$	125	300	500	Ω
Small-signal impedance at ANLG OUT	$V_0 = -3.1 \text{ V to } 3.1 \text{ V}$	100	180	300	Ω
Decoder output offset voltage	Serial 11111111 to PCM IN	- 50		50	mV
Encoder input offset voltage (see Note 3)	Serial 11111111 from PCM OUT	- 5	1.5	5	mV
Peak negative output voltage at auto zero§		V <sub>BB</sub> +2	VBB		V
Peak positive output voltage at auto zero	400 KM TO ANEG GND	V <sub>CC</sub> -2	Vcc		V

#### power supplies

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>‡</sup>	MAX	UNIT
IDD1	V <sub>DD</sub> standby current			0.7	1.1	mA
ICC1	V <sub>CC</sub> standby current	$V_{DD} = 12.0 V_{c}$		4	7	mA
IBB1	VBB standby current	$V_{CC} = 5.25 V$ , $V_{DD} = -4.75 V$		-1.4	- 2.5	mA
IDD2	V <sub>DD</sub> operating current	$v_{BB} = -4.75 v_{,}$		11	16	mA
ICC2	V <sub>CC</sub> operating current	= 1000000000000000000000000000000000000		13	21	mΑ
IBB2	VBB operating current	See Note 4		-4	-7.5	mA

<sup>†</sup>TCM2910A only.

<sup>‡</sup>Typical values are at  $V_{DD}$  = 12 V,  $V_{CC}$  = 5 V,  $V_{BB}$  = -5 V, and  $T_A$  = 25 °C.

 $\frac{1}{2}$  Limits are expressed as magnitudes. For example, if V<sub>BB</sub> = -5 V, the typical value is -5 V and the minimum value is -3 V.

NOTES: 2. PDN and TSX outputs are open-drain n-channel transistors that only sink current to DGTL GND. External pull-up devices are required to source current.

External auto-zero must be used when the required input offset is less than ±4 code steps or approximately 2.7 mV. The
external auto-zero circuit shown in Figure 10 will bias the codec at the zero-crossing point and reduce the input offset voltage
to zero.

4. These measurements apply to the microcomputer and direct modes. All output pins are left open, the dc input (pin 23) is at 5 V for standby current and at 0 V for operating current. All other input pins are grounded with the clocks operating.



## operating characteristics over recommended ranges of supply voltages and operating free-air temperature, RL = 600 $\Omega$ (unless otherwise noted)

### gain and dynamic range

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Digital milliwatt response	Nominal supply voltages, $T_A = 25 ^{\circ}C$ ,	3.53	5.63	5.73	dBm
Temperature coefficient of	Nominal supply voltages,				
digital milliwatt response	See Note 5		-0.001	-0.002	dB/°C
Change in digital milliwatt response	Supply voltages changing $\pm 5\%$ ,			±0.07	dB
	$T_A = 25 ^{\circ}C$ , See Note 5	ļ			
RMS input dynamic voltage range using dc and ac tests	Nominal supply voltages, T <sub>A</sub> = 25°C, See Note 6 and Figure 6	2.17	2.20	2.23	v
Temperature coefficient of	Nominal supply voltages,			-0.5	mV/PC
RMS input dynamic voltage range	See Note 6			-0.5	mv/ c
Change in RMS input dynamic voltage range	Supply voltages changing ±5%, T <sub>A</sub> = 25°C, See Note 6			±18	mV
RMS output dynamic voltage range	Nominal supply voltages, $T_A = 25 ^{\circ}C$	2.13	2.16	2.19	V
Temperature coefficient of RMS output dynamic voltage range	Nominal supply voltages			-0.5	mV/°C
Change in RMS output dynamic voltage range	Supply voltages changing $\pm 5\%$ , T <sub>A</sub> = 25°C			±18	mV
Self-loop gain	P <sub>I</sub> = 0 dBm0 at 1.02 kHz, See Note 7 and Figure 5		-0.2		dB

 $^{\dagger}$  Typical values are at V\_DD = 12 V, V\_CC = 5 V, V\_BB = -5 V, and T\_A = 25 °C.

NOTES: 5. The input to PCM IN is a repetitive digital word sequence specified in CCITT Recommendation G.711. Measurement is made at ANLG OUT. Limits are not corrected for (six x)/x degradation and no C-message-weighted filter is used. See Table 2.

- 6. In the dc procedure, the positive and negative clipping levels are measured and dynamic voltage range is calculated. In the ac procedure, a sinusoidal input signal to ANLG IN is used and input dynamic voltage range is measured directly.
- 7. The codec acts as both encoder and decoder (PCM OUT = PCM IN) in a digital loop-back configuration. Specified gain is in addition to normal (sin x)/x insertion loss. See Note 8.
- 8. In the term  $(\sin x)/x$

 $= \pi \frac{\text{measurement frequency}}{\text{sampling frequency}}$ 

#### gain tracking error at f = 1.02 kHz

DADAMETED	TEST CONDITIONS	MOST	MOST	LIAUT
PARAMETER	TEST CONDITIONS	NEG.	POS.	UNIT
	$P_{I} = -37 \text{ dBmO to } 0 \text{ dBmO}$	-0.4	0.4	
End-to-end gain tracking error (see Figure 4)	$P_{1} = -50 \text{ dBmO to } -37 \text{ dBmO}$	-0.8	0.8	dB
	$P_{I} = -55 \text{ dBmO to} - 50 \text{ dBmO}$	-2.4	2.4	
	$P_{I} = -37 \text{ dBmO to } 0 \text{ dBmO}$	-0.3	0.3	
with ideal decoder) See Figure 6	$P_{I} = -50 \text{ dBmO to } -37 \text{ dBmO}$	-0.9	0.9	dB
with ideal decodely See Figure o	$P_{I} = -55 \text{ dBmO to} - 50 \text{ dBmO}$	- 1.5	1.5	
Helf channel gain tracking error (decoder only	$P_{I} = -37 \text{ dBmO to } 0 \text{ dBmO}$	-0.3	0.3	
with ideal anader) See Figure 6	$P_{I} = -50 \text{ dBmO to } -37 \text{ dBmO}$	-0.9	0.9	dB
with ideal encoder/ See Figure o	$P_{l} = -55 \text{ dBmO to} - 50 \text{ dBmO}$	- 1.5	1.5	



## TCM2909, TCM2910A PCM μ-LAW COMPANDING CODECS

## operating characateristics over recommended ranges of supply voltages and operating free-air temperature, RL = 600 $\Omega$ (unless otherwise noted) (continued)

### transmission characteristics (see Figure 6), f = 1.02 kHz (unless otherwise noted)

PARAMETER		MIN	TYP <sup>†</sup>	MAX	UNIT
Signal-to-total-distortion ratio, C-message weighting, end-to-end		See Figure 7		9 7	
Signal-to-total-distortion ratio, C-message weighting, (half-channel)		See	Figures (	3&7	
Harmonic distortion (2nd or 3rd overtone) measured at ANLG OUT,	$P_{I} = 0 dBm0$		- 48	- 44	dB
	No external auto zero		2	10	
Encoder idle-channel noise measured at mid-tread	See Figure 9		2	10	dBrood
(no quantizing noise) C-message weighting with no signaling	With external auto zero		0		
	See Figure 10		0		
Encoder idle-channel noise measured at the riser (quantizing noise included) C-message weighting, no signaling				17	dBrnc0
Encoder idle-channel noise measured at mid-tread	No external auto zero See Figure 9		10	13	d Breact
(no quantizing noise), C-message weighting, 6th and 12th frame signaling per AT&T System requirements	With external auto zero See Figure 10		13		abrico
Decoder idle-channel noise, no sign-bit toggling, no signaling, quiet code (serial 11111111 to PCM IN)			- 10.	7	dBrnc0
Decoder idle-channel noise with sign-bit toggling, no signaling, quiet code (serial 11111111 to PCM IN)			13	17	dBrnc0

## power supply rejection and crosstalk attenuation

	PARAMETER	TEST CON	DITIONS	MIN	TYPT	MAX	UNIT
SVRR1	V <sub>DD</sub> supply voltage rejection ratio	Decoder alone,	See Note 9	45	55		dB
SVRR2	VBB supply voltage rejection ratio	Decoder alone,	See Note 9	35	38		dB
SVRR3	V <sub>CC</sub> supply voltage rejection ratio	Decoder alone,	See Note 9	50	80		dB
SVRR4	V <sub>DD</sub> supply voltage rejection ratio	Encoder alone		50	75		dB
SVRR5	VBB supply voltage rejection ratio	Encoder alone		45	70		dB
SVRR6	V <sub>CC</sub> supply voltage rejection ratio	Encoder alone		50	85		dB
SVRR7	VDD supply voltage rejection ratio	Self loop,	See Note 10	40	50		dB
SVRR8	VBB supply voltage rejection ratio	Self loop,	See Note 10	35	38		dB
SVRR9	V <sub>CC</sub> supply voltage rejection ratio	Self loop,	See Note 10	50	80		dB
а <sub>х</sub>	Crosstalk attenuation	See Figure 8,	See Note 11	75	>80		dB

## clock timing requirements over recommended ranges of operating conditions (see Note 12)

	PARAMETER	MIN	MAX	UNIT
t <sub>c</sub> (CLK)	Clock period for CLKX, CLKR (2.048-MHz systems)	485		ns
t <sub>r</sub> , t <sub>f</sub>	Rise and fall times for CLKX, CLKR, and CLKC	5	30	ns
tw(CLK)	Clock pulse duration for CLKX, CLKR, and CLKC	215		ns
	Clock duty cycle [t <sub>w(CLK)</sub> /t <sub>c(CLK)</sub> ] for CLKX and CLKR	45	55	%

 $^{\dagger}\,\text{Typical}$  values are for T\_A = 25 °C and nominal power supply voltages.

NOTES: 9. With the test device acting as a decoder, a 200-mV peak-to-peak, 1,02 kHz signal is applied to the appropriate supply pin and measurements are made at the remote encoder output with the decoder in idle-channel conditions.

- 10. With the test device acting as encoder and decoder, a 200-mV peak-to-peak, 1.02-kHz signal is applied to the appropriate supply pin and measurements are made at the decoder output with the encoder in idle-channel conditions.
- 11. The analog input power is 0 dBm0 at 1.02 kHz and the decoder is under idle-channel conditions. Measurement is made at ANLG OUT.
- 12. All timing parameters are referenced to 2 V except  $t_{pd3}$  and  $t_{pd5}$ , which reference a high-impedance state.



# TCM2909, TCM2910A PCM $\mu$ LAW COMPANDING CODECS

## transmit timing requirements over recommended ranges of operating conditions (see Note 12)

	PARAMETER	MIN	MAX	UNIT
	Analog input conversion time referenced to		time	
<sup>L</sup> conv(X)	leading edge of transmit time slot (see Note 13)	20		slots
td(FSX)	Frame sync delay time	20	150	ns
t <sub>su</sub> (SIGX)	Setup time before Bit 7 falling edge	0		ns
th(SIGX)	Hold time after Bit 8 falling edge	100		ns

## receive timing requirements over recommended ranges of operating conditions (see Note 12)

	PARAMETER	MIN	MAX	UNIT
+ .=.	Analog output update from leading	7 1/16		time
<sup>1</sup> conv(R)	edge of the channel time slot	/ 1/10		slots
td(FSR)	Frame sync delay time	20	150	ns
tsu(PCM IN)	Receive data setup time	20		ns
th(PCM IN)	Receive data hold time	60		ns

## control (microcomputer operation) timing requirements over recommended ranges of operating conditions

	PARAMETER	MIN	MAX	UNIT
t <sub>su</sub> (DC)	Control data setup time	100		ns
th(DC)	Control data hold time	100		ns

## propagation delay times over recommended ranges of operating conditions (see Note 12 and timing diagrams)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
	From rising edge of transmit clock Bit 1				
tpd1	to Bit 1 data valid at PCM OUT	$C_L = 0$ to 100 pF	50	180	ns
	(data enable time on time-slot entry)				
<sup>t</sup> pd2	From falling edge of transmit clock Bit n				
	to Bit n+1 data valid at PCM OUT	$C_{L} = 0$ to 100 pF	80	230	ns
	(data valid time)				
<sup>t</sup> pd3	From falling edge of transmit clock Bit 8				
	to Bit 8 Hi-Z at PCM OUT	$C_L = 0$ , See Note 13	75	245	ns
. /	(data float time on time-slot exit)			245	
+	From rising edge of transmit clock Bit 1	$C_{1} = 0 \pm 100 \pm 5$	20	220	
<sup>1</sup> pd4	to TSX active (low) (time-slot enable time)		30	220	ns
	From falling edge of transmit clock Bit 8	Ci O Saa Nata 13	70	225	
<sup>1</sup> pd5	to TSX inactive (high) (time-slot disable time)	$C_{L} = 0$ , see Note 13	70	225	ns
	From falling edge of receive clock Bit 8				
	on signaling frames to updated			1000	
<sup>L</sup> pd6	signaling bit on SIGR output			1000	ns
	(receive signaling update time)			_	

NOTES: 12. All timing parameters are referenced to 2 V except tpd3 and tpd5, which reference a high-impedance state.

13. The 20-time-slot minimum ensures that the complete A/D conversion will take place under any combination of receive interrupt of asynchronous operation of the codec. If only the transmit channel is operated, the A/D conversion can be completed in a minimum of 11 time slots.


# TCM2909, TCM2910A PCM $\mu$ -LAW COMPANDING CODECS



INSTRUMENTS POST OFFICE BOX 655012 • DALLAS, TEXAS 75265



FIGURE 6. TRANSMISSION PARAMETER TEST CIRCUIT



Telecommunications Circuits

# TCM2909, TCM2910A PCM $\mu$ -LAW COMPANDING CODECS











#### FIGURE 6. GRUSSTALK ATTENUATION TEST CIRCUIT

TABLE 2. <i>µ</i> -LAW DIGITAL WORD	SEQUENCE FOR THE DIGITAL
MILLIWATT RESPONSE PER CCIT	T RECOMMENDATION G.711

			Bit Number						
		1	2	3	4	5	6	7	8
	1	0	0	0	1	1	1	1	0
	2	0	0	0	0	1	0	1	1
ja ja	3	0	0	0	0	1	0	1	1
5	4	0	0	0	1	1	1	1	0
P	5	1	0	0	1	1	1	1	0
Ň	6	1	0	0	0	1	0	1	1
	7	1	0	0	0	1	0	1	1
	8	1	0	0	1	1	1	1	0

# TCM2909, TCM2910A PCM $\mu\text{-}LAW$ companding codecs



TEXAS INSTRUMENTS POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

# TCM2909, TCM2910A PCM $\mu$ -LAW COMPANDING CODECS



#### **TYPICAL APPLICATION INFORMATION**





# TCM2909, TCM2910A PCM $\mu\text{-}LAW$ COMPANDING CODECS

1	2	3	4	5	6	7	8
Segment	Number of intervals	Value at segment	Decision	Decision	Character signal (see Note B)	Value at decoder	Decoder output
number	× interval size	end points	number n	(see Note A)	Bit number	output y <sub>n</sub> (see Note C)	value number
					12345678		
		8159	(128)D	(8159) —	10000000	- 8031	127
			127	7903 —		1 1	
8	16 × 256				(see Note E)		
			113	4319 —	10001111	4191	112
7	16 × 129	4063	112	4063 -	I (see Note F)		
( <sup>(</sup>	10 × 126						
		2015	97	2143 -	10011111	2079	96
6	16 x 64	2015		2013 -	(see Note F)		
	10 × 01		81	1055			
		991	80	001	10101111	- 1023	80
5	16 x 32	<i>yy</i> 1			(see Note E)		
			65	511			
		479	64	479 -	10111111	- 495	64 1
4	16 × 16				(see Note E)		
			49	239 -			
		223	48	223 -	11001111	- 231	48
3	16 × 8				(see Note E)		
			33	103 -	ļ		
		95	32	95 -	11011111	⊢ 99	32
2	16 × 4				(see Note E)		
			17	35 -	<u> </u>		
		31	16	31 -	11101111		
	15 × 2				(see Note E)		
1			2	3 -		Ł ļ	
			1	1 -	1111110	ſŕ	
↓	····		0	0		+ o	0

#### TABLE 3a. μ-LAW POSITIVE INPUT VALUES Reproduced from CCITT† (Volume III – 2 on Line Transmission) Recommendation G.711 on Pulse Code Modulation of Voice Frequencies

NOTES: A. 8159 normalized value units correspond to the value of the on-chip voltage reference.

B. The PCM word on the highways is the same as the one shown in column 6.

C. The voltage output on the ANLG OUT lead is equal to the normalized value given in the table, augmented by an offset. The offset value is approximately 15 mV.

D. X128 is a virtual decision value.

E. The PCM word corresponding to positive input values between two successive decision values numbered n and n + 1 (see column 4) is (255 - n) expressed as a binary number.

<sup>†</sup>The International Telegraph and Telephone Consultative Committee. Published by the International Telecommunication Union, Geneva, Switzerland.



## TCM2909, TCM2910A PCM µ-LAW COMPANDING CODECS

	Recomme	ndation G.	/11 on Pu	Ise Code Me	odulation of Voice	e Frequenci	es
1	2	3	4	5	6	7	8
Segment	Number of intervals	Value at segment	Decision value	Decision value x <sub>n</sub>	Character signal (see Note B)	Value at decoder	Decoder output value
number	size	points	number n	(see Note A)	Bit number 1 2 3 4 5 6 7 8	(see Note C)	number
•			0	0 -		- 0	0
	1 × 1		1	-1	0111111		
1			2	-3	01111110		
	15 × 2				(see Note D)		
		-31	16	-31 -	01101111		16
			17	-35 -	1		
2	16 × 4				(see Note D)		
		-95	32	-95 -	01011111	99	32
			33	-103 -			
3	16 × 8				(see Note D)		
		-223	48	-223 -	01001111		48
			49	-239			
4	16 × 16				(see Note D)		
		-479	64	-479 -	0.0.1.1.1.1.1	405	64
			65	-511 -			1
. 5	16 × 32				(see Note D)		
		-991	80	-991 -	<u> </u>		
			81	-1055 -	00101111		80
6	16 × 64				(see Note D)		
		-2015	96	-2015 -	ļi		
			97	-2143 -	00011111	2079	96
7	16 × 128				(see Note D)		
		-4063	112	-4063 -		4 ¦	
			113 -	-4319	0 0 0 0 1 1 1 1	-4191	112
. 8	16 × 256		126	_7647 -	(see Note D)	4	
			127	-7903 -	00000001	<u> </u>	126
			(128)E	(-8159) -	00000000	- 8031	127
				1	1	1	1

# TABLE 3b. $\mu$ -LAW NEGATIVE INPUT VALUES Reproduced from CCITT<sup>†</sup> (Volume III – 2 on Line Transmission)

NOTES: A. 8159 normalized value units correspond to the value of the on-chip voltage reference.

B. The PCM word on the highways is the same as the one shown in column 6.

C. The voltage output on the ANLG OUT lead is equal to the normalized value given in the table, augmented by an offset. The offset value is approximately 15 mV.

D. The PCM word corresponding to positive input values between two successive decision values numbered n and n + 1 (see column 4) is (255 - n) expressed as a binary number.

E. X128 is a virtual decision value.

<sup>†</sup>The International Telegraph and Telephone Consultative Committee. Published by the International Telecommunication Union, Geneva, Switzerland.



2

**2** Telecommunications Circuits

D2788, SEPTEMBER 1983-REVISED DECEMBER 1987

 High-Pass Transmit Filter for Rejection of All Low-Frequency Noise:

 16 Hz
 70 dB Typical

 50 Hz
 35 dB Typical

 60 Hz
 30 dB Typical

- 6th-Order Low-Pass Transmit Filter for Improved Performance
- Low Standby Power Consumption
- Improved Envelope Delay Characteristics
- Excellent Power Supply Rejection Ratio
- CCITT G.712 as well as AT&T D3/D4 Compatible
- TTL- and CMOS-Compatible
- Reliable N-Channel MOS Process
- Pin-For-Pin Functional Replacement for Intel 2912A
- Improved Noise Performance
- Three-State PWRO + and PWRO Outputs

#### description

The TCM2912C is a monolithic integrated circuit designed to implement the transmit and receive signal filters of a PCM line or trunk termination. The transmit and receive passband filter sections are implemented using switched capacitor techniques.

The TCM2912C is primarily used in telephone system applications for switching, transmission, and remote concentration. The transmit section provides a high-pass filter to ensure rejection of all low-frequency noise as well as the anti-aliasing function required for an 8 kHz sampling system. A sixth-order low-pass filter is provided in the transmit section for improved performance. The receive section has a smoothing low-pass filter and sin x/x correction required for interface with TCM2910A or TCM2911A codecs. The TCM2912C eliminates high-frequency switching noise for direct interface with transformer or electronic hybrids. The power-down mode (standby) can be directly controlled by TCM2910A or TCM2911A type codecs. When the TCM2912C is in the power-down mode, all outputs are in a high-impedance state.

The -3 versions are identical to the standard versions except that gain relative to gain at 1 kHz is -0.7 dBm minimum.

The TCM2912C is characterized for operation from 0°C to 70°C.



PRODUCTION DATA documents contain information current as of publication data. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.





J DUAL-IN-LINE PACKAGE



The TCM2912C system block diagram is divided into three sections: transmit, receive, and support. The transmit section provides bandpass filtering to eliminate unwanted switching and low-frequency noise signals. The receive section provides a 2-pole active pre-filter to filter out high-frequency components that are present on the analog output of the codec. Since the filter is a sampled data system, the components could alias down into the voice band and create low-frequency gain tracking and S/Q problems. Following the pre-filter is a sixth-order low-pass filter that provides sin x/x correction for the codec. The receive section provides sin x/x correction for the codec and elimination of high-frequency switching signals. The receive section has optional output buffers. The support section provides clock generation.



PIN		
NAME	NO.	
ANLG GND	15	Analog return common to the transmit and receive analog circuits. Not connected to DGTL GND internally.
ANLG IN -	2	Inverting input of the gain adjustment operational amplifier on the transmit filter
ANLG IN +	1	Analog input of the transmit filter. The ANLG IN + signal comes from the 2- to 4-wire hybrid in the case of a 2-wire line and goes through the high-pass filter and antialiasing filter before being sent to the codec for encoding.
CLK	12	Clock input. Three clock frequencies can be used: 1.536 MHz, 1.544 MHz, or 2.048 MHz. Frequency is selected by CLKSEL (pin 14).
CLKSEL	14	Clock frequency selection. Input must be connected to V <sub>BB</sub> , V <sub>CC</sub> , or ground to reflect the master clock frequency at pin 12 (CLK). When tied to V <sub>BB</sub> , CLK is 1.536 MHz. When tied to ground, CLK is 1.544 MHz. When tied to V <sub>CC</sub> , CLK is 2.048 MHz.
DGTL GND	11	Digital ground return for internal clock generator.
GSX	3	Output of the gain adjustment operational amplifier on the transmit filter. Used for gain setting of the transmit filter.
PDN	13	Control input for standby power-down mode. An internal pullup to 5 volts is provided for interface to the codec PDN outputs.
PWRI	5	High-impedance input to the power driver amplifiers on the receive side of interface to transformer hybrids. When taken to the low level (tied to V <sub>BB</sub> ), the power amplifiers are powered down.
PWRO –	7	Inverting side of power amplifiers. Power driver output capable of directly driving transformer hybrids.
PWRO+	6	Noninverting side of the power amplifiers. Power driver output capable of directly driving transformer hybrids.
VBB	8	$-5 \text{ V} \pm 5\%$ referenced to ANLG GND
V <sub>CC</sub>	9	5 V $\pm$ 5% referenced to ANLG GND
VFRI	10	Analog input of the receive filter, interface to the codec analog output for PCM applications. The receive filter provides the sin x/x correction needed for sample-and-hold-type codec outputs to give unity gain. The input voltage range is directly compatible with TCM2910A codecs.
VFRO	4	Analog output of the receive filter. Provides a direct interface to electronic hybrids. For a transformer hybrid application, VFRO is tied to PWRI and a dual balanced output is provided on pins PWRO $+$ and PWRO $-$ .
VFXO	16	Analog output of the transmit filter. The output voltage range is directly compatible with the TCM2910A codecs.

Telecommunications Circuits **C** 

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	-0.3 V to 14 V
Output voltage, Vo all outputs (see Note 1)	$-0.3\ V$ to $14\ V$
Output current, IO (all outputs)	± 50 mA
Continuous total dissipation at 25 °C free-air temperature (see Note 2)	1375 mW
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds	<b>300°C</b>

NOTES: 1. Voltage values are with respect to VBB.

2. For operation above 25 °C free-air temperature, derate linearly to 880 mW at 70 °C at the rate of 11 mW/ °C.

#### recommended operating conditions

				MIN	NOM	MAX	UNIT
Vcc	Supply voltage (see	Note 3	)	4.75	5	5.25	V
V <sub>BB</sub>	Supply voltage (see	Supply voltage (see Note 3)			- 5	-5.25	V
	DGTL GND voltage	with res	spect to ANLG GND		0		V
VIH	High-level input vol	tage	All inputs except CLKSEL	2.2			
	0.00	All inputs except CLKSEL and PWRI			0.8	l v l	
VIL	VIL Low-level input volta		PWRI	VBB		V <sub>BB</sub> +0.5	
			For 2.048 MHz	V <sub>CC</sub> -0.5		Vcc	
	Clock select input voltage		For 1.544 MHz	ANLG GND -	-0.5	0.8	] v [
			For 1.536 MHz	VBB		V <sub>BB</sub> +0.5	
		At GS	K, VFXO, or VFRO	10			kΩ
RL	Load resistance	At PW	RO + or PWRO – (single-ended)	300			0
		At PW	At PWRO + and PWRO - (differential)				12
		At GSX, VFXO, or VFRO				25	
CL	Load capacitance	At PW	At PWRO + or PWRO - (single-ended)			100	pF
		At PW	At PWRO + and PWRO - (differential)			200	
TA	Operating free-air to	emperat	Jre	0		70	°C

NOTE 3: Voltages at analog inputs, analog outputs, V<sub>CC</sub>, and V<sub>BB</sub> terminals are with respect to the ANLG GND terminal. All other voltages are referenced to the DGTL GND terminal unless otherwise noted.

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature digital interface

	PARAMET	TER	TEST CONDITIONS	MIN	MAX	UNIT
		PDN	$V_{I} = GND$ to $V_{CC}$		- 100	
4	Input current	CLKSEL	$V_{I} = V_{BB}$ to 2.2 V		1	μΑ
		CLK	$V_{\rm I} = 0.8 \ V \ {\rm to} \ 2.2 \ V$		1	1



2

# TCM2912C PCM LINE FILTER

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (continued) supply current

	PARAMETE	R	TEST CONDITIONS	MIN TYP <sup>†</sup>	MAX	UNIT
	Standby	PDN at 2.2 V		0.4		
1cc	Supply current	Operating	Power amplifiers active	12	15	1
	from V <sub>CC</sub>	On anothin a	Power amplifiers inactive,		11	
		Operating	PWRI at VBB	9		1
	Supply current	Standby	PDN = 2.2 V		-0.4	
1		Operating	Power amplifiers active	- 12	- 15	1
BB	from V <sub>BB</sub>	Oneneting	Power amplifiers inactive,	0	11	] "''A
		Operating	PWRI at VBB	-9	- 11	

#### transmit amplifier input

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Input leakage current at ANLG IN + , ANLG IN -	$V_{I} = -2.2 V$ to 2.2 V			± 100	nA
Input offset voltage at ANLG IN + , ANLG IN -				± 25	mV
Output voltage swing at GSX	$R_{L} = 10 \ k\Omega$	± 2.5			V
Common-mode rejection at ANLG IN + , ANLG IN -	$V_{I} = -1.6 V$ to 1.6 V (-3 dBmO)	60			dB
Common-mode rejection at ANLG IN + , ANLG IN -	$V_{I} = -2.2 V \text{ to } 2.2 V (0 \text{ dBm0})$	60	90		dB
DC open-loop voltage amplification at GSX		72	77		dB
Open-loop unity gain bandwidth at GSX			1		MHz
Input resistance at ANLG IN + , ANLG IN -		10			MΩ

#### transmit filter

PARAMETER	TEST CONDITIONS	MIN	TYPT	MAX	UNIT
	ANLG IN + connected to ANLG GND,			+ 100	m\/
DC output offset voltage at VFXO	Amplifiers at unity gain			± 100	mv
Output voltage swing at 1 kHz at VFXO	$RL \ge 10 \ k\Omega$	± 3.2			V
Output resistance at VFXO			1	2	Ω

### receive filter

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
DC output offset voltage at VFRO	VFRI connected to ANLG GND			± 100	mV
Output voltage swing at VFRO	$R_L = 10 k\Omega$	± 3.2			V
Input leakage current at VFRI	$V_1 = -3.2 \text{ V to } 3.2 \text{ V}$			1	μA
Input resistance at VFRI		1			MΩ
Output resistance at VFRO			1	2	Ω

 $^{\dagger}$  All typical values are at V\_BB = -5 V, V\_CC = 5 V, and T\_A = 25 °C.



# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (continued)

## receive filter driver amplifier

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT	
Output voltage across Ru at Single ended connection		$R_L = 10 k\Omega$	±3.2			
	Single ended connection,	$R_L = 600 \Omega$	±2.9			v
- Who +, - Who -	NL CONNECTED TO ANEC GND	$R_L = 300 \Omega$	±2.5			
Differential output voltage	Balanced connection, RL connected between DWRQ $\downarrow$ and DWRQ RL = 1200 $\Omega$		±6.4			
swing at PW/PO + PW/PO -			+ 5.8			V
		$R_L = 600 \Omega$	+ 5			
DC output offset voltage					+ 50	m\/
at PWRO + , PWRO -	FWAI connected to ANEG GND				± 50	mv
Input leakage current at PWRI	$V_{ } = -3.2 V \text{ to } 3.2 V$				±0.5	μA
Input resistance at PWRI			10			MΩ
Output resistance at	$I_0 \leq 10 \text{ mA},$			1	2	0
PWRO + , PWRO –	$V_0 = -3 V$ to 3 V		1	2	12	

#### power supply rejection (see Note 4)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
SVRR1	V <sub>CC</sub> supply voltage rejection ratio	Transmit channel only	30	45		dB
SVRR2	VBB supply voltage rejection ratio	Transmit channel only	30	45		dB
SVRR3	V <sub>CC</sub> supply voltage rejection ratio	Receive channel only	30	45		dB
SVRR4	VBB supply voltage rejection ratio	Receive channel only	30	45		dB

 $^{\dagger}$  All typical values are at V\_BB = -5 V, V\_CC = 5 V, and T\_A = 25 °C.

NOTE 4: With the test device acting as a transmitter (or receiver), a 200-mV peak-to-peak 1.02-kHz signal is applied to the appropriate supply pin and measurements are made at the VFXO (or VFRO) output with the receiver (or transmitter) and power amplifiers in idle channel conditions.

# TCM2912C PCM LINE FILTER

## electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (continued)

### transmit filter transfer

PARAMETER	TEST COND	ITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
		16.67 Hz		- 80	- 60	
		50 Hz			- 30	
		60 Hz			- 25	
	Gain-setting operational	200 Hz	- 1.2	-	-0.125	
Gain relative to gain at	amplifier at unity gain,	300 Hz to 3 kHz	-0.125		0.125	dBm
1 kHz with 0-dBm0 input signal	0-dBm0 reference measured	3.3 kHz	-0.35		0.1	UBIII
	at VFXO (see Note 5)	3.4 kHz (TCM2912C-3)	-0.7		-0.1	
		3.4 kHz (TCM2912C)	- 1		-0.1	
		4 kHz			- 14	
		4.6 kHz and above			- 35	
Absolute passband gain at VFXO	$f = 1 \text{ kHz}, \text{ R}_{\text{L}} = 10 \text{ k}\Omega$	2.8	3	3.2	dB	
Gain variation with temperature	f = 1 kHz, Signal level = 0 d		0.0008		dB/°C	
Coin variation with supply voltage	f = 1 kHz, Signal level = 0 dBm0,			0.04		dP/V
Gam variation with supply voltage	Supply variation = $\pm 5\%$			0.04		ub/v
Crosstalk attenuation receive	VFRI = 1.6 V rms, f = 1 kHz	Ζ,				
to transmit at VEXO	ANLG IN - connected to GSX		70	80		dB
	ANLG IN + connected to ANLG GND					
	f = 1 kHz, Signal level = 0 d	IBm0 at VFX0			- 48	
Single-frequency distortion products	f = 1 kHz, Signal level = 3 dBmO at VFXO				45	dB
	Gain-setting operational amplifier at 20-dB gain				- 45	
Total C magazara paiza at VEXO	Gain setting operational amplifier at unity gain			4	6	dBraCO
	Gain setting operational amplifer at 20-dB gain			4	6	ubilico
Differential envelope delay time	f = 1  kHz to  2.6  kHz			60	80	μs
Absolute delay time			100	150	μs	

 $^{\dagger}All$  typical values are at V\_BB = -5 V, V\_CC = 5 V, and T\_A = 25 °C. NOTE 5: A 0-dBm0 signal is equivalent to 1.1 V rms at ANLG IN+ and 1.6 V rms output at VFX0.



# TCM2912C PCM LINE FILTER

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (continued)

#### receive filter transfer

PARAMETER	ł	TEST CONDI	TIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
			below 200 Hz	-0.2		0.125	
			200 Hz	-0.2		0.125	
			300 Hz to 3 kHz	-0.125		0.125	
Gain relative to			3.3 kHz	-0.35		0.03	
1 kHz with 0 dBm0 in	put signal		3.4 kHz (TCM2912-3)	-0.7		-0.1	abm
			3.4 kHz (TCM2912)	- 1		-0.1	
			4 kHz			- 14	
			4.6 kHz and above			- 35	
Absolute passband ga	in at VFRO	$f = 1 \text{ kHz}, R_L = 10 \text{ k}\Omega$	-0.2		0.2	dB	
Coin wariation with to		f = 1  kHz,		0.0000			10/00
Gain variation with ter	nperature	Signal level = 0 dBm0			0.0002		ab/ •C
		f = 1 kHz,					
Gain variation with su	pply voltage	Signal level = 0 dBm0,			0.04		dB/V
		Supply variation = $\pm 5\%$					
Createlly attenuation		ANLG IN - connected to GSX,					
Crosstaik attenuation,	transmit to	ANLG IN + at 1.1 V rms, $f = 1 \text{ kHz}$ ,			76		dB
		VFRI connected to ANLG GND					
		f = 1 kHz,		1		40	
Single-frequency distortion		Input signal = 0 dBm0				-48	-10
products		f = 1  kHz,				-45	aв
		Input signal = 3 dBm0					
Total C-message noise at VFRO		Measured at VFRO			4	6	dBrnCO
Differential envelope d	Differential envelope delay time f = 1 kHz to 2.6 kHz			25	80	μs	
	VFRO			1	110	140	
Absolute delay time	PWRO-				120	180	μs

†All typical values are at V\_BB = -5 V, V\_CC = 5 V, and T\_A =  $25\,^o\text{C}$ 





<sup>†</sup>Applies to the TCM2912C-3 only.





<sup>†</sup>Applies to the TCM2912C-3 only.



**Telecommunications Circuits** 

2

# TCM2912C PCM LINE FILTER

## TYPICAL APPLICATION DATA





\*GAIN = 1 (R2/R1)

### FIGURE 3. PASSBAND GAIN ADJUSTMENT

FIGURE 4. OUTPUT GAIN ADJUSTMENT FOR RECEIVE FILTER IF DRIVER AMPLIFIER IS NOT USED.



AMPLIFIER WITH EXTERNAL GAIN ADJUST





FROM: DIGITAL CHANNEL BANK REQUIREMENTS AND OBJECTIVES, AT&T, JUNE 1978, PUB 43801, PARAGRAPH 13.4.



Telecommunications Circuits

2



Texas Instruments reserves the right to make changes at any time in order to improve design and to supply the best product possible.

Texas Instruments assumes no responsibility for infringement of patents or rights of others based on Texas Instruments applications assistance or product specifications, since TI does not possess full access to data concerning the use or applications of customer's products. TI also assumes no responsibility for customer product designs.

Telecommunications Circuits N

# 2-69

**2** Telecommunications Circuits

# TCM2913, TCM2914, TCM2916, TCM2917 Combined Single Chip PCM Codec and Filter

TCM2913

D2765, SEPTEMBER 1983-REVISED JUNE 1988

#### NOT RECOMMENDED FOR NEW DESIGN

 For New Design Refer to TCM29C13, TCM29C14, TCM29C16, and TCM29C17.

FEATURE	2913	2914	2916	2917
Number of Pins:				
24		х		
20	х			
16			x	х
μ-law/A-law Coding:				
μ-law	х	х	x	
A-law	х	х		х
Data Timing Rates:				
Variable Mode				
64 kHz to 2.048 MHz	х	х	x	х
Fixed Mode				
1.536 MHz	х	х		
1.544 MHz	х	х		
2.048 MHz	х	х	х	х
Loopback Test Capability		х		
8th-Bit Signaling		×		

FEATURE TABLE

#### description

The TCM2913, TCM2914, TCM2916, and TCM2917 are single-chip pulse-code-modulated encoders and decoders (PCM codecs) and PCM line filters. These devices provide all the functions required to interface a full-duplex (4-wire) voice telephone circuit with a time-division-multiplexed (TDM) system. These

J DUAL-IN-LINE PACKAGE						
(TOP VIEW)						
VBB 1 020 VCC PWRO + 2 19 GSX PWRO - 3 18 ANLG IN - GSR 4 17 ANLG IN + PDN 5 16 ANLG GND CLKSEL 6 15 ASEL DCLKR 7 14 TSX/DCLKX PCM IN 8 13 PCM OUT FSR/TSRE 9 12 FSX/TSXE DGTL GND 10 11 CLKR/CLKX						
TCM2914 JW DUAL-IN-LINE PACKAGE (TOP VIEW)						
VBB 1 224 VCC PWR0 + 2 23 GSX PWR0 - 3 22 ANLG IN - GSR 4 21 ANLG IN + PDN 5 20 ANLG GND CLKSEL 6 19 NC ANLG LOOP 7 18 SIGX/ASEL SIGR 8 17 TSX/DCLKX DCLKR 9 16 PCM OUT PCM IN 10 15 FSX/TSXE FSR/TSRE 11 14 CLKX DGTL GND 12 13 CLKR						
TCM2916, TCM2917 J DUAL-IN-LINE PACKAGE (TOP VIEW)						

∨вв□	1 U1	<u>6</u> ] \	′cc	
PWRO + [	2 1	5 0	SX	
PWRO – [	3 1	4 □ A	NLG I	<b>J</b> —
PDN [	4 1	3 🗋 A	NLG G	iND
DCLKR [	51	2	SX/DC	LKX
PCM IN	61	1 D P	CM OL	JT
FSR/TSRE	71	οDF	SX/TS	XE
DGTL GND	8	9 🗌 C	LKR/C	LKX
PCM IN FSR/TSRE DGTL GND	6 1 7 1 8	1     P 0     F 9     C	CM OU SX/TS CLKR/C	JT XE LK:

Caution. These devices have limited built-in gate protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



# TCM2913, TCM2914, TCM2916, TCM2917 Combined Single-Chip PCM Codec and Filter

#### description (continued)

devices are intended to replace the TCM2910A in tandem with the TCM2912C. Primary applications of the devices include:

- Line Interface for Digital Transmission and Switching of T1 Carrier, PABX, and Central Office Telephone Systems
- Subscriber Line Concentrators
- Digital Encryption Systems
- Digital Voice Band Data Storage Systems
- Digital Signal Processing

These devices are designed to perform the transmit encoding (A/D conversion) and receive decoding (D/A conversion) as well as the transmit and receive filtering functions in a pulse-code-modulated system. They are intended to be used at the analog termination of a PCM line or trunk.

The TCM2913, TCM2914, TCM2916, and TCM2917 provide the bandpass filtering of the analog signals prior to encoding and after decoding. These combination devices perform the encoding and decoding of voice and call progress tones as well as the signaling and supervision information.

The TCM2913, TCM2914, TCM2916, and TCM2917 are characterized for operation from 0 °C to 70 °C.

The TCM2913-3 version is identical to the standard version except that maximum encoder milliwatt response and digital milliwatt response are  $\pm 0.40$  dBm0.

### functional block diagram





# TCM2913, TCM2914, TCM2916, TCM2917 Combined Single-Chip PCM codec and filter

· · ·	PIN				
TCM2913	TCM2914	TCM2916 TCM2917	NAME	DESCRIPTION	
1	1	1	V <sub>BB</sub>	Most negative supply voltage; input is $-5 \text{ V} \pm 5\%$ .	
2	2	2	PWRO +	Noninverting output of power amplifier. Can drive transformer hybrids of high-impedance loads directly in either a differential or a single-ende configuration.	
3	3	3	PWRO –	Inverting output of power amplifier; functionally identical with an complementary to PWRO+.	
4	4		GSR	Input to the gain-setting network on the output power amplifier. Transmission level can be adjusted over a 12-dB range depending upon the voltage at GSR.	
5	5	4	PDN	Power-down select. The device is inactive with a TTL low-level input to this pin and active with a TTL high-level input to the pin.	
6	6		CLKSEL	Clock frequency selection. Input must be connected to V <sub>BB</sub> , V <sub>CC</sub> , ground to reflect the master clock frequency. When tied to V <sub>BB</sub> , CLK 2.048 MHz. When tied to ground, CLK is 1.544 MHz. When tied to V <sub>C</sub> CLK is 1.536 MHz.	
	7		ANLG LOOP	P Provides loopback test capability. When this input is TTL high, PWRO is internally connected to ANLG IN.	
	8		SIGR	Signaling bit output, receive channel; in a fixed-data-rate mode, outputs the logical state of the 8th bit (LSB) of the PCM word in the most recent signaling frame.	
7	9	5	DCLKR	Selects fixed or variable data-rate operation. When this pin is connected to $V_{BB}$ , the device operates in the fixed-data-rate mode. When DCLKR is not connected to $V_{BB}$ , the device operates in the variable-data-rate mode, and DCLKR becomes the receive data clock, which operates at frequencies from 64 kHz to 2.048 MHz.	
8	10	6	PCM IN	Receive PCM input. PCM data is clocked in on this pin on eight consecutive negative transitions of the receive data clock, which is CLKR in fixed-data- rate timing and DCLKR in variable-data-rate timing.	
9	11	7	FSR/TSRE	Frame synchronization clock input/time slot enable for receive channe In the fixed-data-rate mode, FSR distinguishes between signaling and nor signaling frames by a double- or single-length pulse, respectively. In the variable-data-rate mode, this signal must remain high for the duration of the timeslot. The receive channel enters the standby state when FSR TTL low for 300 ms.	
10	12	8	DGTL GND	Digital ground for all internal logic circuits. Not internally connected to ANLG GND.	
11	13	9	CLKR	Receive master clock and data clock for the fixed-data-rate mode. Receive master clock only for variable-data-rate mode. CLKR and CLKX are internally connected together for TCM2913, TCM2916, and TCM2917.	



# TCM2913, TCM2914, TCM2916, TCM2917 Combined Single-Chip PCM codec and filter

	PIN				
TCM2913	TCM2914	TCM2916 TCM2917	NAME	DESCRIPTION	
11	14	9	CLKX	Transmit master clock and data clock for the fixed-data-rate mode Transmit master clock only for variable data rate mode. CLKR and CLK are internally connected for the TCM2913, TCM2916, and TCM2917	
12	15	10	FSX/TSXE	Frame synchronization clock input/time-slot enable for transmit channel. Operates independently of, but in an analagous manner to, FSR/TSRE. The transmit channel enters the standby state when FSX is TTL low for 300 ms.	
13	16	11	PCM OUT	Transmit PCM output. PCM data is clocked out on this output on eight consecutive positive transitions of the transmit data clock, which is CLKX in fixed-data-rate timing and DCLKX in variable-data-rate timing.	
14	17	12	TSX/DCLKX	Transmit channel time slot strobe (output) or data clock (input) for the transmit channel. In the fixed-data-rate mode, this pin is an open-drain output to be used as an enable signal for a three-state buffer. In the variable-data rate mode, DCLKX becomes the transmit data clock, which operates at TTL levels from 64 kHz to 2.048 MHz.	
15	18		SIGX/ASEL	Used to select between A-law and $\mu$ -law operation. When connected to V <sub>BB</sub> , A-law is selected. When connected to V <sub>CC</sub> or ground, $\mu$ -law is selected. When not connected to V <sub>BB</sub> , it is a TTL-level input that is transmitted as the eighth bit (LSB) of the PCM word during signaling frames on the PCM OUT pin (TCM2914 only). SIGX/ASEL is internally connected to provide $\mu$ -law operation for TCM2916 and A-law operation for TCM2917.	
16	20	13	ANLG GND	Analog ground return for all internal voice circuits. Not internally connected to DGTL GND.	
17	21		ANLG IN +	Noninverting analog input to uncommitted transmit operational amplifier. Internally connected to ANLG GND on TCM2916 and TCM2917.	
18	22	14	ANLG IN -	Inverting analog input to uncommitted transmit operational amplifier.	
19	23	15	GSX	Output terminal of internal uncommitted operational amplifier. Internally, this is the voice signal input to the transmit filter.	
20	24	16	V <sub>CC</sub>	Most positive supply voltage; input is 5 V $\pm$ 5%.	

2

**Telecommunications Circuits** 

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1) Output voltage, V <sub>O</sub>	-0.3 V to 15 V -0.3 V to 15 V
Input voltage, VI	-0.3 V to 15 V
Digital ground voltage	$-0.3\ V$ to $15\ V$
Continuous total dissination at (or below) 25°C free-air temperature	See Dissipation
	Rating Table
Operating free-air temperature range (under bias)	- 10°C to 80°C
Storage temperature range	-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J or JW package	<b>300 °C</b>

#### **DISSIPATION RATING TABLE**

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR	DERATE ABOVE T <sub>A</sub>	T <sub>A</sub> = 80 °C POWER RATING
J	1375 mW	11.0 mW/°C	25 °C	770 mW
JW	1375 mW	no derating		1375 mW

NOTE 1: Voltage values for maximum ratings are with respect to  $\mathsf{V}_{\mathsf{BB}}.$ 

#### recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage (see Note	e 2)	4.75	5	5.25	v
VBB	Supply voltage	Supply voltage		- 5	- 5.25	v
	DGTL GND voltage with	respect to ANLG GND		0		v
VIH	VIH High-level input voltage, all inputs except CLKSEL		2.2			v
VIL	Low-level input voltage, all inputs except CLKSEL				0.8	v
		For 2.048 MHz	V <sub>BB</sub>	VE	<sub>3B</sub> +0.5	
		For 1.544 MHz	0		0.5	v
	input voltage	For 1.536 MHz	V <sub>CC</sub> -0.5		Vcc	
в.	Lood sociators	At GSX	10			kΩ
	Load resistance	At PWRO + and/or PWRO	300			Ω
0		At GSX			50	- 5
ч <u></u>	Load capacitance	At PWRO + and/or PWRO -	T		100	рг
TA	Operating free-air tempe	rature	0		70	°C

NOTE 2: Voltages at analog inputs and outputs, V<sub>CC</sub>, and V<sub>BB</sub> terminals are with respect to the ANLG GND terminal. All other voltages are referenced to the DGTL GND terminal unless otherwise noted.



# TCM2913, TCM2914, TCM2916, TCM2917 Combined Single-Chip PCM codec and filter

### electrical characteristics over recommended ranges of supply voltage and operating free-air temperature

#### supply current, fDCLK = 2.048 MHz, outputs not loaded

	PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
	Supply ourront	Operating			14	19	
ICC from VCC	Standby	FSX, FSR = V <sub>IL</sub> after 300 ms		1.2	2.4	mA	
	Power-down	PDN = VIL after 10 $\mu$ s		0.5	1		
Supply current	Operating			- 18	- 24		
IBB	from Van	Standby	FSX, FSR = V <sub>IL</sub> after 300 ms		- 1.2	- 2.4	mA
	nom ABB	Power-down	PDN = $V_{IL}$ after 10 $\mu$ s		-0.5	- 1	
		Operating			140	226	
Power dissipation	Power dissipation	Standby	FSX, FSR = V <sub>IL</sub> after 300 ms		12	25	mW
		Power down	PDN = $V_{IL}$ after 10 $\mu$ s		5	10.5	

#### digital interface

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT	
Vou High-level output voltage	PCM OUT	I <sub>OH</sub> = -9.6 mA	2.4			V	
VOH High-level output voltage		SIGR	$I_{OH} = -1.2 \text{ mA}$	2.4			v
VOL Low-level output voltage at PCM OUT, TSX, SIGR		$I_{OL} = 3.2 \text{ mA}$			0.4	V	
IIH High-level input current, any digital input		$V_{I} = 2.2 V$ to $V_{CC}$			10	μA	
IL Low-level input current, any digital input		$V_{I} = 0$ to 0.8 V			10	μA	
Ci Input capacitance				5	10	pF	
Co Output capacitance				5		pF	

#### transmit amplifier input

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup> MAX	UNIT
Input current at ANLG IN + , ANLG IN -	$V_{i} = -2.17 \text{ V to } 2.17 \text{ V}$		± 100	nA
Input offset voltage at ANLG IN + , ANLG IN -	$V_{\rm I} = -2.17$ V to 2.17 V		± 25	mV
Common-mode rejection at ANLG IN + , ANLG IN -	$V_{\rm I} = -2.17 \text{ V} \text{ to } 2.17 \text{ V}$	55		dB
Open-loop voltage amplification at GSX		5000		
Open-loop unity-gain bandwidth at GSX			1	MHz
Input resistance at ANLG IN + , ANLG IN -		10		MΩ

## receive filter output

PARAMETER	TEST CONDITIONS	MIN	TYPT	MAX	UNIT
Output offset voltage PWRO + , PWRO - (single-ended)	Relative to ANLG GND	120		mV	
Output resistance at PWRO + , PWRO -			1		Ω

<sup>†</sup>All typical values are at V<sub>BB</sub> = -5 V, V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25 °C.



# gain and dynamic range, V<sub>CC</sub> = 5 V, V<sub>BB</sub> = -5 V, T<sub>A</sub> = 25 °C (unless otherwise noted) (see Notes 3, 4, and 5)

PARAMETER		TEST CONDITIO	ONS	MIN TYP	MAX	UNIT
Encoder milliwatt response	1215	Sincel insut 1 064 V and	Standard versions	±0.08	±0.18	dBm0
(transmit gain tolerance)		Signal input = $1.064$ V mis	TCM2913-3	±0.18	±0.40	ubmu
Encoder milliwatt response variation with		$T_A = 0^{\circ}C$ to 70°C,			. 0.07	
temperature and supplies		Supplies = $\pm 5\%$			±0.07	ав
Digital milliwatt response (receive tolerance gain)		Signal input per CCITT G.711	Standard versions	±0.08	±0.18	100
relative to zero-transmission level point		Output signal = 1 kHz	TCM2913-3	±0.18	±0.40	авто
Digital milliwatt response variation with		$T_A = 0$ °C to 70 °C,			+0.07	dD
temperature and supplies		Supplies = $\pm 5\%$			±0.07	uв
Zoro transmission lovel	μ-law	$R_L = 600 \Omega$		2.76		
	A-law			2.79		dRm
(0 dBm0)	μ-law	1			авт	
	A-law	$  _{1} = 900 u$		1.03		
μ-law		B 600.0		5.76		
Zero-transmission-level A-law		$RL = 800 \Omega$		5.79		-10
	μ-law	B 000 0		4		- dBm
	A-law	HL = 900 %		4.03		

NOTES: 3. Unless otherwise noted, the analog input is a 0-dBm0, 1020-Hz sine wave, where 0 dBm0 is defined as the zero-reference point of the channel under test. This corresponds to an analog signal input of 1.064 V rms, or an output of 1.503 V rms.

 The input amplifier is set for unity gain. The digital input is a PCM bit stream generated by passing a 0-dBm0, 1020-Hz sine wave through an ideal encoder.

 Receive output is measured single-ended in the maximum-gain configuration. To set the output amplifier for maximum gain, GSR is connected to PWRO – and the output is taken at PWRO +. All output levels are (sin x)/x corrected.

# gain tracking over recommended ranges of supply voltage and operating free-air temperature, reference level = -10 dBm0

PARAMETER	TEST CONDITIONS	MIN MAX	UNIT
	-3 to -40 dBm0	± 0.25	
Transmit gain tracking error, sinusoidal input	-40 to -50 dBm0	±0.5	dB
	-50 to -55 dBm0	±1.2	]
	-3 to -40 dBm0	±0.25	
Receive gain tracking error, sinusoidal input	-40 to -50 dBm0	±0.5	dB
	-50 to -55 dBm0	± 1.2	



# TCM2913, TCM2914, TCM2916, TCM2917 Combined Single-Chip PCM Codec and Filter

## noise over recommended ranges of supply voltage and operating free-air temperature

PARAMETER	TEST CONDITIONS	MIN MAX	UNIT
Transmit spice C measure uninhted	ANLG IN $+$ = ANLG GND,	16	d Brin CO
Transmit noise, C-message weighted	ANLG IN $- = GSX$	15	автео
Transmit pairs C measure unighted with sighth hit	ANLG IN + = ANLG GND,		
ransmit noise, C-message weighted with eighth-bit	ANLG IN $- = GSX$ ,	18	dBrnCO
signaling (TCIVI2914 only)	6th frame signaling		
Transmit paise, passhematrically weighted	ANLG $IN + = ANLG GND$ ,	76	40-00-
Transmit noise, psophometrically weighted	ANLG IN $- = GSX$	- 75	автюр
	PCM IN = 11111111 (µ-law)		
Receive noise, C-message weighted quiet code	PCM IN = 10101010 (A-law)	11	dBrnC0
	measured at PWRO +		
Receive noise, C-message weighted sign	Input to PCM IN is zero code with sign bit	10	480
bit toggled	toggled at 1-kHz rate	12	abrico
Receive noise, psophometrically weighted	PCM = lowest positive decode level	- 79	dBm0p

# power supply rejection and crosstalk attenuation over recommended ranges of supply voltage and operating free-air temperature

PARAI	METER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>CC</sub> supply voltage	f = 0 to 30 kHz	Idle channel,		- 30		
rejection ratio, transmit channel	f = 30 to 50 kHz	supply signal = 200 mV p-p, f measured at PCM OUT		- 45		dВ
V <sub>BB</sub> supply voltage	f = 0 to 30 kHz	Idle channel,		- 30		
transmit channel	f = 30 to 50 kHz	f measured at PCM OUT		- 55		đВ
V <sub>CC</sub> supply voltage rejection ratio,	f = 0 to 30 kHz	ldle channel, supply signal = 200 mV p-p,		- 20		dB
receive channel (single-ended)	f = 30 to 50 kHz	narrow-band, f measured at PWRO +		-45		
V <sub>BB</sub> supply voltage rejection ratio,	f = 0 to 30 kHz	ldle channel, supply signal = 200 mV p-p,		- 20		dB
receive channel (single-ended)	f = 30 to 50 kHz	narrow-band, f measured at PWRO +		- 45		
Crosstalk attenuation, (single-ended)	transmit-to-receive	ANLG IN + = 0 dBm0, f = 1.02  kHz, unity gain, PCM IN = lowest decode level measured at PWRO +	71			dB
Crosstalk attenuation, (single-ended)	receive-to-transmit	PCM IN = 0 dBmO, f = 1.02 kHz, ANLG IN+ = ANLG GND, measured at PCM OUT	71			dB

<sup>†</sup>All typical values are at V<sub>BB</sub> = -5 V, V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25 °C.



# TCM2913, TCM2914, TCM2916, TCM2917 Combined Single-Chip PCM codec and filter

distortion over	recommended	ranges of	f supply	voltage and	operating	free-air	temperature
	100011111011000	Tungee of	oappij	Tonago ana	oporading		componentero

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Transmit signal to distortion ratio sinussidal	ANLG IN + = 0 to $-30 \text{ dBmO}$	36			
input (and Note 6)	ANLG IN + = $-30$ to $-40$ dBm0	30			dB
input (see Note 6)	ANLG IN + = $-40$ to $-45$ dBmO	25			
Passive signal to distortion ratio sinussidat	ANLG IN + = 0 to $-30 \text{ dBm0}$	36			
Receive signal to distortion ratio, sinusoidal	ANLG IN + = $-30$ to $-40$ dBmO	30			dB
input (see Note 6)	ANLG IN + = $-40$ to $-45$ dBmO	25			
Transmit single-frequency distortion products	AT&T Advisory #64 (3.8), Input signal = 0 dBm0			-46	dBm0
Receive single-frequency distortion products	AT&T Advisory #64 (3.8), Input signal = 0 dBm0			-46	dBm0
	CCITT G.712 (7.1)			- 35	dB-mO
Intermodulation distortion, end-to-end	CCITT G.712 (7.2)			- 49	abmo
Spurious out-of-band signals, end-to-end	CCITT G.712 (6.1)			- 25	dBm0
	CCITT G.712 (9)			- 40	abino
Transmit shashuta dalay time to PCM OUT	Fixed data rate, CLKS = 2.048 MHz,		245		
Transmit absolute delay time to PCIVI OUT	Input to ANLG IN + = 1.02 kHz at 0 dBm0		245		μs
	f = 500 Hz to 600 Hz		170		
Transmit differential envelope delay time	f = 600 Hz to 1000 Hz		95		
relative to transmit absolute delay time	f = 1000 Hz to 2600 Hz		45		μs
	f = 2600 Hz to 2800 Hz		105		
	Fixed data rate, f <sub>CLKR</sub> = 2.048 MHz,		100		
Receive absolute delay time to PWRO+	Digital input is DMW codes		190		μs
	f = 500 Hz to 600 Hz		45		
Receive differential envelope delay time	f = 600 Hz to 1000 Hz		35		
relative to transmit absolute delay time	f = 1000 Hz to 2600 Hz		85		μs
	f = 2600 Hz to 2800 Hz		110		

 $^{\dagger}All$  typical values are at V\_BB = -5 V, V\_{CC} = 5 V, and T\_A = 25 °C. NOTE 6. CCITT G.712 - Method 2.

# transmit filter transfer over recommended ranges of supply voltage and operating free-air temperature (see Figure 1)

PARAMETER	TEST CONDITIONS		MIN	MAX	UNIT
Input amplifier set for unity gain, Noninverting		16.67 Hz		- 30	
		50 Hz		- 25	
	Input amplifier set for	60 Hz		- 23	
	unity gain, Noninverting maximum gain output, Input signał at ANLG IN is 0 dBm0	200 Hz	- 1.8	0.125	dB
Gain relative to gain		300 Hz to 3 kHz	-0.125	0.125	
at 1.02 kHz		3.3 kHz	-0.35	0.03	
		3.4 kHz	-0.7	-0.1	
		4 kHz		- 14	
		4.6 kHz and above		- 32	





# TCM2913, TCM2914, TCM2916, TCM2917 Combined Single-Chip PCM Codec and Filter

receive filter transfer over recommended ranges of supply voltage and operating free-air temperature(see Figure 2)

PARAMETER	TEST CONDITIONS		MIN	MAX	UNIT
Gain relative to gain at 1.02 kHz	Input signal at PCM IN is 0 dBm0	Below 200 Hz		0.125	dB
		200 Hz	-0.5	0.125	
		300 Hz to 3 kHz	-0.125	0.125	
		3.3 kHz	-0.35	0.03	
		3.4 kHz	-0.7	-0.1	
		4 kHz		- 14	
		4.6 kHz and above		- 30	

# clock timing requirements over recommended ranges of supply voltage and operating free-air temperature (see timing diagrams)

	PARAMETER	MIN	TYPT	MAX	UNIT
tc(CLK)	Clock period for CLKX, CLKR (2.048-MHz systems)	488			ns
t <sub>r</sub> , t <sub>f</sub>	Rise and fall times for CLKX and CLKR	5		30	ns
<sup>t</sup> w(CLK)	Pulse duration for CLKX and CLKR (see Note 7)	220			ns
tw(DCLK)	Pulse duration for DCLK (fDCLK = 64 Hz to 2.048 MHz) (see Note 8)	220			ns
	Clock duty cycle [tw(CLK)/tc(CLK)] for CLKX and CLKR	45	50	55	%

<sup>†</sup>All typical values are at V<sub>BB</sub> = -5 V, V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25 °C.

transmit timing requirements over recommended ranges of supply voltage and operating free-air temperature, fixed-data-rate mode (see timing diagrams)

PARAMETER		MIN	MAX	UNIT
td(FSX)	Frame sync delay time	100	t <sub>c(CLK)</sub> - 100	ns
t <sub>su</sub> (SIGX)	Setup time before Bit 7 falling edge (TCM2914 only)	0		ns
th(SIGX)	Hold time after Bit 8 falling edge (TCM2914 only)	0		ns

# propagation delay times over recommended ranges of operating conditions, fixed-data-rate mode (see timing diagrams)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
•	From rising edge of transmit clock to Bit 1 data valid at	C 0 to 100 pE	0	145	20
'pd1	PCM OUT (data enable time on time slot entry) (see Note 8)	$C_{L} = 0.000 \text{ pc}$	Ŭ.	145	ns
<sup>t</sup> pd2	From rising edge of transmit clock Bit n to Bit n + 1 data	C 0 to 100 pE	0	145	ns
	valid at PCM OUT (data valid time)		U U	140	
	From falling edge of transmit clock Bit 8 to Bit 8 Hi-Z at	$c_{i} = 0$	60	215	
<sup>1</sup> pd3	PCM OUT (data float time on time slot exit) (see Note 8)	υ <u>μ</u> = 0	00	215	115
•	From rising edge of transmit clock Bit 1 to TSX active	$C_L = 0$ to 100 pF	0	145	
'pd4	(low) (time slot enable time)		Ŭ	145	115
t	From falling edge of transmit clock Bit 8 to TSX inactive	C 0	60	190	
'pd5	(high) (time slot disable time) (see Note 8)	υ <u>μ</u> = 0	00	190	115
+ 10	From rising edge of channel time slot to SIGR update		0	2	
<sup>1</sup> pd6	(TCM2914 only)			2	μs

NOTES: 7. FSX CLK must be phase locked with the CLKX, FSR CLK must be phase locked with CLKR.

8. Timing parameters  $t_{pd1}$ ,  $t_{pd3}$ , and  $t_{pd5}$  are referenced to the high-impedance state.



2

# TCM2913, TCM2914, TCM2916, TCM2917 COMBINED SINGLE CHIP PCM CODEC AND FILTER

receive timing requirements over recommended ranges of supply voltage and operating free-air temperature, fixed-data-rate mode (see timing diagrams)

PARAMETER		MIN	MAX	UNIT
td(FSR)	Frame sync delay time	100	t <sub>c(CLK)</sub> - 100	ns
tsu(PCM IN)	Setup time before Bit 7 falling edge (TCM2914 only)	10		ns
th(PCM IN)	Hold time after Bit 8 falling edge (TCM2914 only)	60		ns

transmit timing requirements over recommended ranges of supply voltage and operating free-air temperature, variable-data-rate mode (see timing diagrams)

	PARAMETER	м	N MAX	UNIT
td(TSDX)	Timeslot delay time from DCLKX (see Note 9)	14	0 td(DCLKX) - 140	ns
td(FSX)	Frame sync delay time	10	0 t <sub>c(CLK)</sub> -100	ns
tc(DCLKX)	Clock period for DCLKX	48	8 15620	ns

### propagation delay times over recommended ranges of operating conditions, variable-data-rate mode (see Note 10 and timing diagrams)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
tpd7	Data delay time from DCLKX	$C_L = 0$ to 100 pF	0	100	ns
tpd8	Data delay from timeslot enable to PCM OUT	$C_{L} = 0 \text{ to } 100 \text{ pF}$	0	50	ns
tpd9	Data delay from time slot disable to PCM OUT	$C_L = 0$ to 100 pF	0	80	ns
tpd10	Data delay time from FSX	t <sub>d(TSDX)</sub> = 80 ns	0	140	ns

### receive timing requirements over recommended ranges of supply voltage and operating free-air temperature, variable-data-rate mode (see timing diagrams)

	PARAMETER	MIN	MAX	UNIT
td(TSDR)	Timeslot delay time from DCLKR (see Note 11)	140	td(DCLKR) - 140	ns
td(FSR)	Frame sync delay time	100	t <sub>c(CLK)</sub> - 100	ns
tsu(PCM IN)	Setup time before Bit 7 falling edge	-10		ns
th(PCM IN)	Hold time after Bit 8 falling edge	60		ns
tc(DCLKR)	Clock period for DCLKR	488	15620	ns
td(SER)	Timeslot end receive time	0		ns

### 64-kilobit operation timing requirements over recommended ranges of supply voltage and operating free-air temperature, variable-data-rate mode

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
<sup>t</sup> FSLX	Transmit frame sync minimum down time	FSX = TTL high for	488		ne
		remainder of frame	400		
<sup>t</sup> FSLR	Receive frame sync minimum down time	FSR = TTL high for	1952	1052	ne
		remainder of frame	1952		115
<sup>t</sup> DCLK	Pulse duration data clock			10	μS

NOTES: 9. tFSLX minimum requirement overrides the td(TSDX) maximum requirement for 64-kHz operation.

10. Timing parameters  $t_{pd8}$  and  $t_{pd9}$  are referenced to a high-impedance state.

11. tFSLB minimum requirement overrides the td(TSDB) maximum requirement for 64-kHz operation.



# TCM2913, TCM2914, TCM2916, TCM2917 Combined Single-Chip PCM Codec and Filter







# TCM2913, TCM2914, TCM2916, TCM2917 Combined Single-Chip PCM codec and filter








## TCM2913, TCM2914, TCM2916, TCM2917 Combined Single-Chip PCM codec and filter





NOTES: A. Inputs are driven from 0.45 V to 2.4 V. Time intervals are referenced to 2 V if the high level is indicated and 0.8 V if the low level is indicated.

B. BIT 1 = MSB = Sign Bit and is clocked in first on the PCM-IN pin or is clocked out first on the PCM-OUT pin. BIT 8 = LSB = Least Significant Bit and is clocked in last on the PCM-IN pin or is clocked out last on the PCM-OUT pin.

## TCM2913, TCM2914, TCM2916, TCM2917 Combined Single Chip PCM Codec and Filter



NOTES: B. BIT 1 = MSB = Sign Bit and is clocked in first on the PCM-IN or is clocked out first on the PCM-OUT pin. BIT 8 = LSB = Least Significant Bit and is clocked in last on the PCM-PIN or is clocked out last on the PCM-OUT pin.

C. All timing parameters referenced to VIH and VIL except tpdg and tpdg, which are referenced to a high-impedance state.

FIGURE 6. RECEIVE TIMING (VARIABLE-DATA-RATE)



### TCM2913, TCM2914, TCM2916, TCM2917 Combined Single-Chip PCM Codec and Filter

### **GENERAL OPERATION**

### system reliability features

The TCM2913, TCM2914, TCM2916, or TCM2917 is powered up in four steps: VCC and VBB supply voltages are applied.

All clocks are connected.

TTL high is applied to PDN.

FSX and/or FSR synchronization pulses are applied.

On the transmit channel, digital outputs PCM out and  $\overline{\text{TSX}}$  are held in high-impedance state for approximately four frames (500  $\mu$ s) after power up or application of VBB or V<sub>CC</sub>. After this delay, PCM OUT,  $\overline{\text{TSX}}$ , and signaling are functional and will occur in the proper timeslot. The analog circuits on the transmit side require approximately 60 ms to reach their equilibrium value due to the autozero circuit settling time. Thus valid digital information, such as for on/off hook detection, is available almost immediately, while analog information is available after some delay.

On the receive channel, the digital output SIGR is also held low for a maximum of four frames after power up or application of V<sub>BB</sub> or V<sub>CC</sub>. SIGR will remain low until it is updated by a signalling frame.

To further enhance system reliability, PCM OUT and  $\overline{\text{TSX}}$  will be placed in a high-impedance state approximately 20  $\mu$ s after an interruption of CLKX. SIGR will be held low approximately 20  $\mu$ s after an interruption of CLKR. These interruptions could possible occur with some kind of fault condition.

### power-down and standby operations

To minimize power consumption, a power-down mode and three standby modes are provided.

For power down, an external TTL low signal is applied to the PDN pin. It is not sufficient to remove the TTL high voltage to PDN. In the absence of a signal, the PDN pin floats to TTL high and the device remains active. In the power-down mode, the average power consumption is reduced to an average of 5 mW.

The standby modes give the user the option of putting the entire device on standby, putting only the transmit channel on standby, or putting only the receive channel on standby. To place the entire device on standby, both FSX and FSR are held at TTL low. For transmit-only operation, FSX is high and FSR is held low. For receive-only operation, FSR is high and FSX is held low. See Table 1 for power down and standby procedures.

The first TSX pulse that occurs after power-up or removal from standby mode may not be exactly 8 data bits long. In applications that require a valid first TSX, such as Digital Signal Processing, the TCM29C13, TCM29C14, TCM29C16, and TCM29C17 are recommended.

DEVICE STATUS	PROCEDURE	TYPICAL POWER CONSUMPTION	DIGITAL OUTPUT STATUS		
Power down	PDN - TTI low	5 m\//	TSX and PCM OUT are in a high-impedance state;		
rower down		5 1177	SIGR goes to TTL low within 10 $\mu$ s.		
Entire device	FSX and FSR	12 m\/	TSX and PCM OUT are in a high-impedance state;		
on standby	are TTL low	12 11100	SIGR goes to TTL low within 300 ms.		
Only transmit	FSX is TTL low	70	TSX and PCM OUT are placed in a high-impedance state		
on standby	FSR is TTL high	70 mw	within 300 ms.		
Only receive	FSR is TTL low	110	SIGR is placed in a high-impedance state		
on standby	FSX is TTL high	110 mw	within 300 ms.		

### TABLE 1. POWER DOWN AND STANDBY PROCEDURES



## TCM2913, TCM2914, TCM2916, TCM2917 Combined Single-Chip PCM Codec and Filter

### fixed-data-rate timing (see Figure 7)

Fixed-data-rate timing is selected by connecting DCLKR to VBB. It uses master clocks CLKX and CLKR, frame synchronizer clocks FSX and FSR, and output  $\overline{TSX}$ . FSX and FSR are 8-kHz inputs that set the sampling frequency and distinguish between signaling and nonsignaling frames by their pulse width. A frame synchronization pulse one master clock wide designates a nonsignaling frame, while a double width sync pulse enables the signaling function (TCM2914 only). Data is transmitted on the PCM OUT pin on the first eight positive transitions of CLKX following the rising edge of FSX. Data is received on the PCM IN pin on the first eight falling edges of CLKR following FSX. A digital-to-analog (D/A) conversion is performed on the received digital word and the resulting analog sample is held on an internal sample-and-hold capacitor until transferred to the receive filter.

The clock selection pin (CLKSEL) is used to select the frequency of CLKX and CLKR (TMC2913 and TCM2914 only). The TCM2913 and TCM2914 fixed data rate mode can operate with frequencies of 1.536 MHz, 1.544 MHz, or 2.048 MHz. The TCM2916 and TCM2917 fixed data rate mode operates at 2.048 MHz only.







### TCM2913, TCM2914, TCM2916, TCM2917 Combined Single-Chip PCM Codec and Filter

### variable data rate timing

Variable-data-rate timing is selected by connecting DCLKR to the bit clock for the receive PCM highway rather than to VBB. It uses master clocks CLKX and CLKR, bit clocks DCLKX and DCLKR, and frame synchronization clocks FSX and FSR.

Variable-data-rate timing allows for a flexible data frequency. The frequency of the bit clocks can be varied from 64 kHz to 2.048 MHz. The bit clocks can be asynchronous in the TCM2914, but must be synchronous in the TCM2913, TCM2916, and TCM2917. Master clocks in types TCM2913 and TCM2914 are restricted to frequencies of operation of 1.536 MHz, 1.544 MHz, or 2.048 MHz as in the fixed-data-rate timing mode. The master clock for the TCM2916 and TCM2917 is restricted to 2.048 MHz.

While FSX/TSXE input is high, PCM data is transmitted from PCM OUT onto the highway on the next eight consecutive positive transitions of DCLKX. Similarly, while the FSR/TSRE input is high, the PCM word is received from the highway by PCM IN on the next eight consecutive negative transitions of DCLKR.

The transmitted PCM word will be repeated in all remaining timeslots in the 125  $\mu$ s frame as long as DCLKX is pulsed and FSX is held high. This feature, which allows the PCM word to be transmitted to the PCM highway more than once per frame, if desired, is available only with variable-data-rate timing. Signaling is allowed only in the fixed-data-rate mode because the variable-data-rate mode provides no means with which to specify a signaling frame.

### signaling

The TCM2914 (only) provides 8th-bit signaling in the fixed-data-rate timing mode. Transmit and receive signaling frames are independent of each other and are selected by a double-width frame sync pulse on the appropriate channel. During a transmit signaling frame, the signal present on SIGX is substituted for the least significant bit (LSB) of the encoded PCM word. In a receive signaling frame, the codec will decode the seven most significant bits in accordance with CCITT G.733 recommendations, and output the logical state of the LSB on the SIGR pin until it is updated in the next signaling frame. Timing relationships for signaling operations are shown n Figure 9. The signaling path is used to transmit digital signaling information such as ring control, rotary dial pulses, and off-hook and disconnect supervision. The voice path is used to transmit prerecorded messages as well as the call progress tones; dial tone, ring-back tone, busy tone, and re-order tone.

#### asynchronous operation

The TCM2914 can be operated with asynchronous clocks in either the fixed- or variable-data-rate modes. In order to avoid crosstalk problems associated with special interrupt circuits, the design of the TCM2913 and TCM2914 includes separate digital-to-analog converters and voltage references on the transmit and receive sides to allow completely independent operation of the two channels.

In either timing mode, the master clock, data clock, and timeslot strobe must be synchronized at the beginning of each frame. Specifically, in the variable-data-rate mode the rising edge of CLKX must occur within  $t_d(FSX)$  ns before the rise of FSX, while the leading edge of DCLKX must occur within  $t_{TSDX}$  ns of the rise of FSX. CLKX and DCLKX are synchronized once per frame but may be of different frequencies. The receive channel operates in a similar manner and is completely independent of the transmit timing (see variable data rate timing diagrams). This approach requires the provision of two separate master clocks but avoids the use of a synchronizer, which can cause intermittent data conversion errors.



## TCM2913, TCM2914, TCM2916, TCM2917 COMBINED SINGLE-CHIP PCM CODEC AND FILTER

### analog loopback

A distinctive feature of the TCM2914 is its analog loopback capability. With this feature, the user can test the line circuit remotely by comparing the signals sent into the receive channel (PCM IN) with those generated on the transmit channel (PCM OUT). The test is accomplished by sending a control signal that internally connects the analog input and output ports. When ANLG LOOP is TTL high, the receive output (PWRO +) is internally connected to ANLG IN +, GSR is internally connected to PWRO –, and ANLG IN – is internally connected to GSX (see Figure 8).



Due to the difference in the transmit and receive transmission levels, a 0 dBm0 code into PCM IN will emerge from PCM OUT as a 3-dBm0 code, an implicit gain of 3 dB. Because of this, the maximum signal that can be tested by analog loopback is 0 dBm0.

### precision voltage references

No external components are required with the TCM2913, TCM2914, TCM2916, and TCM2917 to provide the voltage references. Voltage references that determine the gain and dynamic range characteristics of the device are generated internally. A difference in subsurface charge density between two suitably implanted MOS devices is used to derive a temperature- and bias-stable reference voltage. These references are calibrated during the manufacturing process.Separate references are supplied to the transmit and receive sections, and each is calibrated independently. Each reference value is then further trimmed in the gain setting operational amplifiers to a final precision value. Manufacturing tolerances can be achieved of typically ±0.04 dB in absolute gain for each half channel, providing the user a significant margin to compensate for error in other board components.



## TCM2913, TCM2914, TCM2916, TCM2917 Combined Single Chip PCM Codec and Filter

### conversion laws

The TCM2913 and TCM2914 provide pin-selectable  $\mu$ -law operation as specified by CCITT G.711 recommendation. A-law operation is selected when the ASEL pin is connected to V<sub>BB</sub>. Signaling is not allowed during A-law operation. The TCM2916 is  $\mu$ -law only. The TCM2917 is A-law only.

The  $\mu$ -law operation is effectively selected by not selecting A-law operation. If the ASEL pin is connected to V<sub>CC</sub> or GND, the device is in  $\mu$ -law operation. If  $\mu$ -law operation is selected, SIGX is a TTL-level input that can be used in the fixed data rate timing mode to modify the LSB of the PCM output in signaling frames.

### transmit operation

### transmit filter

The input section provides gain adjustment in the passband by means of an on-chip uncommitted operational amplifier. The load impedance to ground (ANLG GND) at the amplifier output (GSX) must be greater than 10 k $\Omega$  in parallel with less than 50 pF. The input signal on the ANLG IN + pin can be either ac or dc coupled. The input operational amplifier can also be used in the inverting mode or differential amplifier mode.

A low-pass antialiasing section is included on the device. This section provides 35-dB attenuation at the sampling frequency. No external components are required to provide the necessary antialiasing function for the switched capacitor section of the transmit filter.

The passband section provides flatness and stopband attenuation that fulfills the AT&T D3/D4 channel bank transmission specification and CCITT recommendation G.712. The TCM2913, TCM2914, TCM2916, and TCM2917 specifications meet or exceed digital class 5 central office switching systems requirements.

A high-pass section configuration was chosen to reject low-frequency noise from 50- and 60-Hz power lines, 17-Hz European electric railroads, ringing frequencies and their harmonics, and other low-frequency noise. Even with the high rejection at these frequencies, the sharpness of the band edge gives low attenuation at 200 Hz. This feature allows the use of low-cost transformer hybrids without external components.

### encoding

The encoder internally samples the output of the transmit filter and holds each sample on an internal sample and hold capacitor. The encoder performs an analog-to-digital conversion on a switched capacitor array. Digital data representing the sample is transmitted on the first eight data clocks bits of the next frame.

The autozero circuit corrects for dc offset on the input signal to the encoder. The autozero circuit uses the sign bit averaging technique. The sign bit from the encoder output is long-term averaged and subtracted from the input to the encoder. All dc offset is removed from the encoder input waveform.

### receive operation

### decoding

The serial PCM word is received at the PCM IN pin on the first eight data clock bits of the frame. Digital-toanalog conversion is performed and the corresponding analog sample is held on an internal sample-andhold capacitor. This sample is transferred to the receive filter.

### receive filter

The receive section of the filter provides passband flatness and stopband rejection that fulfills both the AT&T D3/D4 specification and CCITT recommendation G.712. The filter contains the required compensation for the (sin x)/x response of such decoders.



### TCM2913, TCM2914, TCM2916, TCM2917 COMBINED SINGLE-CHIP PCM CODEC AND FILTER

#### receive output power amplifiers

A balanced output amplifier is provided to allow maximum flexibility in output configuration. Either of the two outputs can be used single-ended (i.e., referenced to ANLG GND) to drive single-ended loads. Alternatively, the differential output will directly drive a bridged load. The output stage is capable of driving loads as low as 300 ohms single-ended to a level of 12 dBm or 600 ohms differentially to a level of 15 dBm.

The receive channel transmission level may be adjusted between specified limits by manipulation of the GSR input. GSR is internally connected to an analog gain-setting network. When GSR is connected to PWRO –, the receive level is at maximum. When GSR is connected to PWRO +, the level is minimum. The output transmission level is adjusted between 0 and -12 dB as GSR is adjusted (with an adjustable resistor) between PWRO + and PWRO –.

Transmission levels are specified relative to the receive channel output under digital milliwatt conditions (i.e., when the digital input at PCM IN is the eight-code sequence specified in CCITT recommendation G.711).

### TYPICAL APPLICATION DATA

### output gain set design considerations (see Figure 9)

PWRO + and PWRO - are low-impedance complementary outputs. The voltages at the nodes are:

V<sub>O+</sub> at PWRO+

Vo- at PWRO-

 $V_0 = V_{0+} - V_{0-}$  (total differential response)

R1 and R2 are a gain-setting resistor network with the center tap connected to the GSR input.

A value greater than 10 k $\Omega$  and less than 100 k $\Omega$  for R1 + R2 is recommended because of the following: The parallel combination of R1 + R2 and R<sub>L</sub> sets the total loading.

The total capacitance at the GSR input and the parallel combination of R1 and R2 define a time constant which has to be minimized to avoid inaccuracies.

V<sub>A</sub> represents the maximum available digital milliwatt output response (V<sub>A</sub> = 3.06 V rms).

Where A = 
$$\frac{1 + (R1/R2)}{4 + (R1/R2)}$$









FFATURE TABLE

D2765, APRIL 1986-REVISED JUNE 1988

- Replaces Use of TCM2910A in Tandem with TCM2912C
- Reliable Silicon-Gate CMOS Technology
- Low Power Consumption: Operating Mode . . . 80 mW Typical Power-Down Mode . . . 5 mW Typical
- Excellent Power Supply Rejection Ratio Over Frequency Range of 0 to 50 kHz
- No External Components Needed for Sample, Hold, and Auto-Zero Functions
- Precision Internal Voltage References
- Direct Replacement for Intel 2913, 2914, 2916, and 2917
- TCM29C13N-3 is Primarily Used for Low-Cost DSP Applications with TMS320CXX

#### 129013 129014 129016 129017 FEATURE 29C13 29C14 29C16 29C17 Number of Pins: 24 х 20 x 16 х х u-law/A-law Coding: μ-law х х х A-law х х х Data Timing Rates: Variable Mode 64 kHz to 2.048 MHz x х х х Fixed Mode 1.536 MHz х х 1.544 MHz х х 2.048 MHz х х х х Loopback Test Capability х 8th-Bit Signaling

#### description

The TCM129C13, TCM129C14, TCM129C16, TCM129C17, TCM29C13, TCM29C14, TCM29C16, and TCM29C17 are single-chip pulse-code-modulated encoders and decoders (PCM codecs) and PCM line filters. These devices provide all the functions required to interface a full-duplex (4-wire) voice telephone circuit with a time-division-multiplexed (TDM) system. These devices are intended to replace the TCM2910A in tandem with the TCM2912C. Primary applications of the devices include:

- Line Interface for Digital Transmission and Switching of T1 Carrier, PABX, and Central Office Telephone Systems
- Subscriber Line Concentrators
- Digital Encryption Systems
- Digital Voice Band Data Storage Systems
- Digital Signal Processing

#### TCM129C13 . . . DW, DY, J, OR N PACKAGE TCM29C13 . . . DW, DY, J, OR N PACKAGE TCM29C13N-3 . . . N PACKAGE

#### (TOP VIEW)

VBB PWRO + PWRO - GSR PDN CLKSEL DCLKR PCM IN FSR/TSRE DGTL GND	1 U 2 3 4 5 6 7 8 9 10	20 VCC 19 GSX 18 ANL 17 ANL 16 ANL 16 ANL 15 ASEL 14 TSX/ 13 PCM 12 FSX/ 11 CLKF	G IN - G IN + G GND DCLKX OUT TSXE R/CLKX
DGTL GND	10		R/CLKX

TCM129C14 . . . DW OR JW PACKAGE TCM29C14 . . . DW OR JW PACKAGE (TOP VIEW) VBB []1 PWRO + 23 GSX 22 ANLG IN PWRO -21 ANLG IN + GSR 14 PDN 5 20 ANLG GND 19 NC CLKSEL ANLG LOOP 18 SIGX/ASEL SIGR 1 16 PCM OUT 15 FSX/TSXE PCM IN 10 FSR/TSRE DGTL GND 12 13 CLKR

### TCM129C16, TCM129C17 ... J OR N PACKAGE TCM29C16, TCM29C17 ... J OR N PACKAGE

(TOP VIEW)

∨вв□	1	U16	]vcc
PWRO +	2	15	]GSX
PWRO [	3	14	ANLG IN -
PDN [	4	13	ANLG GND
DCLKR	5	12	TSX/DCLKX
PCM IN	6	- 11	PCM OUT
FSR/TSRE	7	10	FSX/TSXE
DGTL GND	8	9	CLKR/CLKX



Caution. These devices have limited built-in gate protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1986, Texas Instruments Incorporated

## TCM129C13, TCM129C14, TCM129C16, TCM129C17 TCM29C13, TCM29C14, TCM29C16, TCM29C17 Combined Single-Chip PCM codec and filter

### description (continued)

These devices are designed to perform the transmit encoding (A/D conversion) and receive decoding (D/A conversion) as well as the transmit and receive filtering functions in a pulse-code-modulated system. They are intended to be used at the analog termination of a PCM line or trunk.

The TCM129C13, TCM129C14, TCM129C16, TCM129C17, TCM29C13, TCM29C14, TCM29C16, and TCM29C17 provide the bandpass filtering of the analog signals prior to encoding and after decoding. These combination devices perform the encoding and decoding of voice and call progress tones as well as the signaling and supervision information.

The TCM29C13N-3 is the same as the TCM29C13N except for certain parameters as indicated in the specification section.

The TCM129C13, TCM129C14, TCM129C16, and TCM129C17 are characterized for operation from -40 °C to 85 °C. The TCM29C13, TCM29C14, TCM29C16, and TCM29C17 are characterized for operation from 0 °C to 70 °C.

### functional block diagram



<sup>†</sup>TCM129C14 and TCM29C14 only

<sup>‡</sup>TCM129C13, TCM129C16, TCM129C17, TCM29C13, TCM29C16, and TCM29C17 only.



PIN				
ТСМ129С13 ТСМ29С13	TCM129C14 TCM29C14	TCM129C16 TCM129C17 TCM29C16 TCM29C17	NAME	DESCRIPTION
1	1	1	V <sub>BB</sub>	Most negative supply voltage; input is $-5 \text{ V} \pm 5\%$ .
2	2	2	PWRO +	Noninverting output of power amplifier. Can drive transformer hybrids or high-impedance loads directly in either a differential or a single-ended configuration.
3	3	3	PWRO –	Inverting output of power amplifier; functionally identical with and complementary to $\ensuremath{PWRO}\xspace+$ .
4	4		GSR	Input to the gain-setting network on the output power amplifier. Transmission level can be adjusted over a 12-dB range depending upon the voltage at GSR.
5	5	4	PDN	Power-down select. The device is inactive with a TTL low-level input to this pin and active with a TTL high-level input to the pin.
6	6		CLKSEL	Clock frequency selection. Input must be connected to V <sub>BB</sub> , V <sub>CC</sub> , or ground to reflect the master clock frequency. When tied to V <sub>BB</sub> , CLK is 2.048 MHz. When tied to ground, CLK is 1.544 MHz. When tied to V <sub>CC</sub> , CLK is 1.536 MHz.
	7		ANLG LOOP	Provides loopback test capability. When this input is high, PWRO + is internally connected to ANLG IN.
	8		SIGR	Signaling bit output, receive channel; in a fixed-data-rate mode, outputs the logical state of the 8th bit (LSB) of the PCM word in the most recent signaling frame.
7	9	5	DCLKR	Selects fixed or variable data-rate operation. When this pin is connected to $V_{BB}$ , the device operates in the fixed-data-rate mode. When DCLKR is not connected to $V_{BB}$ , the device operates in the variable-data-rate mode, and DCLKR becomes the receive data clock, which operates at frequencies from 64 kHz to 2.048 MHz
8	10	6	PCM IN	Receive PCM input. PCM data is clocked in on this pin on eight consecutive negative transitions of the receive data clock, which is CLKR in fixed-data- rate timing and DCLKR in variable-data-rate timing.
9	11	7	FSR/TSRE	Frame synchronization clock input/time slot enable for receive channel. In the fixed-data-rate mode, FSR distinguishes between signaling and non- signaling frames by a double- or single-length pulse, respectively. In the variable-data-rate mode, this signal must remain high for the duration of the timeslot. The receive channel enters the standby state when FSR is TTL low for 300 ms.
10	12	8	DGTL GND	Digital ground for all internal logic circuits. Not internally connected to ANLG GND.
11	13	9	CLKR	Receive master clock and data clock for the fixed-data-rate mode. Receive master clock only for variable-data-rate mode. CLKR and CLKX are internally connected together for TCM129C13, TCM129C16, TCM129C17, TCM29C13, TCM29C16, and TCM29C17.



	PIN			
ТСМ129С13 ТСМ29С13	TCM129C14 TCM29C14	TCM129C16 TCM129C17 TCM29C16 TCM29C17	NAME	DESCRIPTION
11	14	9	CLKX	Transmit master clock and data clock for the fixed-data-rate mode. Transmit master clock only for variable data rate mode. CLKR and CLKX are internally connected for the TCM129C13, TCM129C16, TCM129C17, TCM29C13, TCM29C16, and TCM29C17.
12	15	10	FSX/TSXE	Frame synchronization clock input/time-slot enable for transmit channel. Operates independently of, but in an analagous manner to, FSR/TSRE. The transmit channel enters the standby state when FSX is low for 300 ms.
13	16	11	PCM OUT	Transmit PCM output. PCM data is clocked out on this output on eight consecutive positive transitions of the transmit data clock, which is CLKX in fixed-data-rate timing and DCLKX in variable-data-rate timing.
14	17	12	TSX/DCLKX	Transmit channel time slot strobe (output) or data clock (input) for the transmit channel. In the fixed-data-rate mode, this pin is an open-drain output to be used as an enable signal for a three-state buffer. In the variable-data rate mode, DCLKX becomes the transmit data clock, which operates at TTL levels from 64 kHz to 2.048 MHz.
15	18		SIGX/ASEL	Used to select between A-law and $\mu$ -law operation. When connected to V <sub>BB</sub> , A-law is selected. When connected to V <sub>CC</sub> or ground, u-law is selected. When not connected to V <sub>BB</sub> , it is a TTL-level input that is transmitted as the eighth bit (LSB) of the PCM word during signaling frames on the PCM OUT pin (TCM129C14 and TCM29C14 only). SIGX/ASEL is internally connected to provide $\mu$ -law operation for TCM129C16 and TCM29C16 and A-law operation for TCM129C17.
16	20	13	ANLG GND	Analog ground return for all internal voice circuits. Not internally connected to DGTL GND.
17	21		ANLG IN +	Noninverting analog input to uncommitted transmit operational amplifier. Internally connected to ANLG GND on TCM129C16, TCM29C16, TCM129C17, and TCM29C17.
18	22	14	ANLG IN -	Inverting analog input to uncommitted transmit operational amplifier.
19	23	15	GSX	Output terminal of internal uncommitted operational amplifier. Internally, this is the voice signal input to the transmit filter.
20	24	16	Vcc	Most positive supply voltage, input is $5 V \pm 5\%$ .

**2** Telecommunications Circuits

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	–0.3 V t	o 15 V
Output voltage, VO	-0.3 V t	o 15 V
Input voltage, VI	-0.3 V t	o 15 V
Digital ground voltage	-0.3 V t	o 15 V
Continuous total dissipation at (or below) 25 °C free-air temperature	137	75 mW
Operating free-air temperature range: TCM129C	-40°C to	0 85 °C
тсм29с	0°C to	o 70°C
Storage temperature range	-65°C to	150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: DW, DY, or N pack	kage	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J or JW package .		300°C

NOTES: 1. Voltage values for maximum ratings are with respect to VBB.

#### recommended operating conditions (see Note 2)

			MIN	NOM MAX	UNIT
Vcc	Supply voltage (see Note 3)		4.75	5 5.25	V
VBB	Supply voltage		-4.75	-5 -5.25	V
	DGTL GND voltage with respect	to ANLG GND		0	V
⊻н	High-level input voltage, all input	ts except CLKSEL	2.2		V
VIL	Low-level input voltage, all input	s except CLKSEL		0.8	V
	Clock select	For 2.048 MHz	VBB	V <sub>BB</sub> +0.5	
		For 1.544 MHz	0	0.5	] v
	input voitage	For 1.536 MHz	V <sub>CC</sub> -0.	5 VCC	1
D.	Lood registeres	At GSX	10		kΩ
<u>ν</u> Γ	Load resistance	At PWRO + and/or PWRO -	300		Ω
<u>C</u> .	Land conscitones	At GSX		50	~ -
14	CL Load capacitance	AT PWRO + and/or PWRO -		100	pr.
Τ.		TCM129C	-40	85	
'A	I A Operating free-air temperature	TCM29C	0	70	1 .

NOTES: 2. To avoid any possible damage and reliability problems to these CMOS devices when applying power, the following sequence should be followed:

- (1) Connect ground
- (2) Connect the most negative voltage
- (3) Connect the most positive voltage
- (4) Connect the input signals

When powering down the device, follow the above steps in reverse order. If the above procedure cannot be followed, connect a diode between  $V_{BB}$  and digital ground, cathode to DGND, anode to  $V_{BB}$ .

Voltages at analog inputs and outputs, V<sub>CC</sub>, and V<sub>BB</sub> terminals are with respect to the ANLG GND terminal. All other voltages
are referenced to the DGTL GND terminal unless otherwise noted.



### electrical characteristics over recommended ranges of supply voltage and operating free-air temperature

### supply current, fDCLK = 2.048 MHz, outputs not loaded

DADAMETER		nt	TEAT CONDITIONS	TCM12	9C	TCM	UNIT		
	PARAMETER*		TEST CONDITIONS	TYPT	MAX	TYPT	MAX	UNIT	
	Sumply sumont	Operating		8	13	7	9		
ICC	Supply current	Standby	FSX or FSR at VIL after 300 ms	0.7	1.5	0.5	1	mA	
from VCC	Power-down	PDN VIL after 10 µs	0.4	1	0.3	0.8			
	0	Operating		- 8	- 13	-7	- 9		
IBB	Supply current	Standby	FSX or FSR at VIL after 300 ms	-0.7	- 1.5	-0.5	- 1	mA	
Trom VBB	Power-down	PDN VIL after 10 µs	-0.4	-1	-0.3	-0.8			
	<b>D</b>	Operating		80	130	70	90		
Power	Standby	FSX or FSR at VIL after 300 ms	7	15	5	10	mW		
	uissipation	Power down	PDN VIL after 10 µs	4	10	3	8		

### digital interface

PARAMETER		TEST CONDITONS	TCM MIN	1129C TYP <sup>†</sup>	MAX	TCM	И29С ТҮР <sup>†</sup>	MAX	UNIT		
Val	High lovel extruct velocity	PCM out	I <sub>OH</sub> = -9.6 mA	2.4			2.4				
∣ ∙он	VOH High-level output voltage	SIGR	$I_{OH} = -1.2 \text{ mA}$	2.4			2.4			1	
VOL	VOL Low-level output voltage at PCM out, TSX, SIGR		$I_{OL} = 3.2 \text{ mA}$			0.5			0.4	V	
ĺΗ	IIH High-level input current, any digital input		$V_I = 2.2 V$ to $V_{CC}$			12			10	μA	
11L	L Low-level input current, any digial input		$V_{ } = 0 \text{ to } 0.8 \text{ V}$			12			10	μA	
C <sub>i</sub> Input capacitance					5	10		5	10	pF	
Co	Output capacitance				5			5		рF	

### transmit amplifier input

PARAMETER	TEST CONDITIONS	MIN	TYPT	MAX	UNIT
Input current at ANLG IN+, ANLG IN-	$V_{\rm I} = -2.17 \text{ V to } 2.17 \text{ V}$			±100	nA
Input offset voltage at ANLG IN+, ANLG IN-	$V_{\rm I} = -2.17 \text{ V} \text{ to } 2.17 \text{ V}$			±25	mV
Common-mode rejection at ANLG IN+, ANLG IN-	$V_1 = -2.17 \text{ V to } 2.17 \text{ V}$	55			dB
Open-loop voltage amplification at GSX		5000			
Open-loop unity-gain bandwidth at GSX			1		MHz
Input resistance at ANLG IN + , ANLG IN -		10			MΩ

### receive filter output

PARAMETER	TEST CONDITIONS	MIN TYP <sup>†</sup> MAX	UNIT
Output offset voltage PWRO + , PWRO - (single-ended)	Relative to ANLG GND	80	mV
Output resistance at PWRO+, PWRO-		1	Ω

<sup>†</sup>All typical values are at V<sub>BB</sub> = -5 V, V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25 °C.



# gain and dynamic range, V<sub>CC</sub> = 5 V, V<sub>BB</sub> = -5 V, T<sub>A</sub> = 25 °C (unless otherwise noted) (see Notes 4, 5, and 6)

PARAMETER		TEST CONDITIONS		MIN TYP	MAX	UNIT
Encoder milliwatt respons	e	Signal input = 1.064 V rms for $\mu$ -law	Standard version	±0.04	±0.2	
(transmit gain tolerance)		Signal input = 1.068 V rms for A-law	TCM29C13N-3	±0.2	±0.5	авто
Encoder milliwatt respons	e	$T_A = 0$ °C to 70 °C,				ЯĿ
(nominal supplies and ten	nperature)	Supplies = $\pm 5\%$			10.08	uв
Digital milliwatt response tolerance gain) relative to	(receive	Signal input per CCITT G.711,	Standard version	±0.04	±0.2	dBm0
transmission level point		Output signal = 1 kHz	TCM29C13N-3	±0.2	±0.5	dDine
Digital milliwatt response variation with temperature and supplies		$T_A = 0$ °C to 70 °C, Supplies = ±5%		±0.08	dB	
Zere transmission lovel	μ-law	B 600.0	2.76		-	
Zero-transmission-level	A-law	n[ = 800 1/	2.79			
(O dBmO)	μ-law	B: - 000 0		1.00		abm
	A-law	HL = 900 1		1.03		
Zara tronomission lavel	μ-law	B 600.0		5.76		
Zero-transmission-level	A-law	$H_{\rm L} = 800  \Omega$		5.79		dDas
(0 dBm0)	μ-law	B: - 900 0		4.00		uom
	A-law	ni - 300 a		4.03		

NOTES: 4. Unless otherwise noted, the analog input is a 0-dBm0, 1020-Hz sine wave, where 0 dBm0 is defined as the zero-reference point of the channel under test. This corresponds to an analog signal input of 1.064 V rms, or an output of 1.503 V rms.

 The input amplifier is set for unity gain, noninverting. The digital input is a PCM bit stream generated by passing a 0-dBm0, 1020-Hz sine wave through an ideal encoder.

 Receive output is measured single-ended in the maximum-gain configuration. To set the output amplifier for maximum gain, GSR is connected to PWRO – and the output is taken at PWRO+. All output levels are (sin x)/x corrected.

## gain tracking over recommended ranges of supply voltage and operating free-air temperature, reference level = -10 dBm0

PARAMETER	TEST CONDITIONS	MIN MAX	UNIT
	3 to -40 dBm0	±0.25	
Transmit gain tracking error, sinusoidal input	– 40 to – 50 dBm0	±0.5	dB
	- 50 to - 55 dBm0	± 1.2	
	3 to -40 dBm0	± 0.25	· ·
Receive gain tracking error, sinusoidal input	-40 to -50 dBm0	± 0.5	dB
	- 50 to - 55 dBm0	± 1.2	]

### noise over recommended ranges of supply voltage and operating free-air temperature

PARAMETER	TEST CONDITIONS	MIN MAX	UNIT
Transmit acies Commence uninhead	ANLG $IN + = ANLG GND$ ,	16	dB-mCO
Transmit noise, C-message weighted	ANLG IN $- = GSX$	15	abrico
Transmit point C manage weighted with eighth hit	ANLG IN $+ =$ ANLG GND,		
simpling (TCM120C14 and TCM20C14 anks)	ANLG $IN - = GSX$ ,	18	dBrnCO
signaling (TCMT29CT4 and TCM29CT4 only)	6th frame signaling		
Transmit point, nearthematrically, weighted	ANLG IN $+$ = ANLG GND,	_ 75	dBmOn
Transmit holse, psophometrically weighted	ANLG IN - = GSX	-75	abriop
	PCM IN = 11111111 (μ-law)		
Receive noise, C-message weighted quiet code	PCM IN = 10101010 (A-law)	11	dBrnCO
	measured at PWRO +		
Receive noise, C-message weighted sign	Input to PCM IN is zero code with sign bit	12	dBmCO
bit toggled	toggled at 1-kHz rate	12	abineo
Receive noise, psophometrically weighted	PCM = lowest positive decode level	- 79	dBm0p

## power supply rejection and crosstalk attenuation over recommended ranges of supply voltage and operating free-air temperature

PARA	METER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>CC</sub> supply voltage	f = 0 to 30 kHz	Idle channel,		- 30		dB
transmit channel	f = 30 to 50 kHz	f measured at PCM OUT		- 45		ub
V <sub>BB</sub> supply voltage	f = 0 to 30 kHz	Idle channel,		- 30		40
transmit channel	f = 30 to 50 kHz	f measured at PCM OUT		- 55		uв
V <sub>CC</sub> supply voltage rejection ratio,	f = 0 to 30 kHz	ldle channel, supply signal = 200 mV p-p,		- 20		dB
receive channel (single-ended)	f = 30 to 50 kHz	narrow-band, f measured at PWRO +		-45		
V <sub>BB</sub> supply voltage rejection ratio,	f = 0 to 30 kHz	ldle channel, supply signal = 200 mV p-p,		- 20		dB
receive channel (single-ended)	f = 30 to 50 kHz	narrow-band, f measured at PWRO +		- 45		
Crosstalk attenuation (single-ended)	, transmit-to-receive	ANLG IN + = 0 dBm0, f = 1.02 kHz, unity gain, PCM IN = lowest decode level, measured at PWRO +	71			dB
Crosstalk attenuation, receive-to-transmit (single-ended)		PCM IN = 0 dBm0, f = 1.02 kHz, Measured at PCM OUT	71		i	dB

<sup>†</sup>All typical values are at V<sub>BB</sub> = -5 V, V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25 °C.



### distortion over recommended ranges of supply voltage and operating free-air temperature

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
	ANLG IN + = 0 to $-30 \text{ dBm0}$	36			
Fransmit signal to distortion ratio, sinusoidal	ANLG IN + = $-30$ to $-40$ dBm0	30			dB
	ANLG IN + = $-40$ to $-45$ dBmO	25			
	ANLG IN + = 0 to $-30 \text{ dBm0}$	36			
Receive signal to distortion ratio, sinusoidal	ANLG IN + = $-30$ to $-40$ dBmO	30			dB
	ANLG IN + = $-40$ to $-45$ dBmO	25			
Transmit single-frequency distortion products	AT&T Advisory #64 (3.8), Input signal = 0 dBm0			- 46	dBm0
Receive single-frequency distortion products	AT&T Advisory #64 (3 8), Input signal = 0 dBm0			- 46	dBm0
	CCITT G.712 (7.1)			- 35	100
Intermodulation distortion, end-to-end	CCITT G.712 (7.2)			- 49	abmu
Spurious out-of-band signals, end-to-end	CCITT G.712 (6.1)	- 25		-100	
	CCITT G.712 (9)			- 40	abmu
	Fixed data rate, f <sub>CLKX</sub> = 2.048 MHz,	245			_
	Input to ANLG IN + 1.02 kHz at 0 dBm0			μs	
	f = 500 Hz to 600 Hz		170		
Transmit differential envelope delay time	f = 600 Hz to 1000 Hz		95		_
relative to transmit absolute delay time	f = 1000 Hz to 2600 Hz		45		μs
	f = 2600 Hz to 2800 Hz		105		
	Fixed data rate, f <sub>CLKR</sub> = 2.048 MHz,		100		-
Receive absolute delay time to PWRO +	Digital input is DMW codes		190		μs
	f = 500 Hz to 600 Hz		45		
Receive differential envelope delay time	f = 600 Hz to 1000 Hz		35		_
relative to transmit absolute delay time	f = 1000 Hz to 2600 Hz		85		μs
	f = 2600 Hz to 2800 Hz		110		

 $^\dagger$  All typical values are at V\_BB = -5 V, V\_CC = 5 V, and T\_A = 25 °C.

## transmit filter transfer over recommended ranges of supply voltage and operating free-air temperature (see Figure 1)

PARAMETER	TEST CONDITIONS		MIN	MAX	UNIT
		16.67 Hz		- 30	
		50 Hz		- 25	
	60 Hz Input amplifier set for unity 200 Hz	60 Hz		- 23	
		200 Hz	- 1.8	-0.125	
Gain relative to gain	gain, Noninverting maximum gain	300 Hz to 3 kHz	-0.15	0.15	dB
at 1:02 kHz	output, Input signal at ANLG IN+	3.3 kHz	-0.35	0.03	
	is 0 dBm0	3.4 kHz	1	0.1	
		4 kHz		- 14	
		4.6 kHz and above		- 32	
		3.4 kHz (TCM29C13N-3 only)	- 1.4	-0.1	1



receive filter transfer over recommended ranges of supply voltage and operating free-air temperature (see Figure 2)

PARAMETER	TEST CONDITIONS		MIN	MAX	UNIT
		Below 200 Hz		0.15	
	200 Hz	-0.5	0.15		
		300 Hz to 3 kHz	-0.15	0.15	
Gain relative to gain	Input signal at PCM IN	3.3 kHz	-0.35	0.03	1
at 1.02 kHz	is 0 dBm0	3.4 kHz	- 1	-0.1	an .
		4 kHz		- 14	
		4.6 kHz and above		- 30	
		3.4 kHz (TCM29C13N-3 only)	-1.4	-0.1	

## clock timing requirements over recommended ranges of supply voltage and operating free-air temperature (see timing diagrams)

	PARAMETER	MIN	TYP <sup>†</sup>	MAX	UNIT
t <sub>c</sub> (CLK)	Clock period for CLKX, CLKR (2.048-MHz systems)	488			ns
t <sub>r</sub> , t <sub>f</sub>	Rise and fall times for CLKX and CLKR	5		30	ns
tw(CLK)	Pulse duration for CLKX and CLKR (see Note 7)	220			ns
tw(DCLK)	Pulse duration for DCLK (fDCLK = 64 Hz to 2.048 MHz) (see Note 7)	220			ns
	Clock duty cycle [tw(CLK)/tc(CLK)] for CLKX and CLKR	45	50	55	%

<sup>†</sup>All typical values are at V<sub>BB</sub> = -5 V, V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25 °C.

## transmit timing requirements over recommended ranges of supply voltage and operating free-air temperature, fixed-data-rate mode (see timing diagrams)

	PARAMETER	MIN	MAX	UNIT
td(FSX)	Frame sync delay time	100	t <sub>c(CLK)</sub> – 100	ns
t <sub>su</sub> (SIGX)	Setup time before Bit 7 falling edge (TCM129C14 and TCM29C14 only)	0		ns
th(SIGX)	Hold time after Bit 8 falling edge (TCM129C14 and TCM29C14 only)	0		ns

## propagation delay times over recommended ranges of operating conditions, fixed-data-rate mode (see timing diagrams)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
<sup>t</sup> pd1	From rising edge of transmit clock to Bit 1 data valid at	C 0 to 100 =F	0	145	
	PCM OUT (data enable time on time slot entry) (see Note 8)		0	145	ns
<sup>t</sup> pd2	From rising edge of transmit clock Bit n to Bit n + 1 data	C: _ 0 to 100 pF		145	
	valid at PCM OUT (data valid time)	$C_L = 0$ to 100 pF	0	145	ns
<sup>t</sup> pd3	From falling edge of transmit clock Bit 8 to Bit 8 Hi-Z at	0. – 0	60	215	
	PCM OUT (data float time on time slot exit) (see Note 8)		00	215	IIS
1.14	From rising edge of transmit clock Bit 1 to TSX active	$C_{1} = 0 \pm 0.100 \text{ mF}$	0	145	
°pa4	(low) (time slot enable time)	$C_L = 0$ to 100 pF	0	145	ns
tur	From falling edge of transmit clock Bit 8 to TSX inactive	0. – 0	60	100	
<sup>t</sup> pd5	(high) (timeslot disable time) (see Note 8)	C[ = 0	00	190	ns
+ 10	From rising edge of channel time slot to SIGR update		0	2	_
<sup>t</sup> pd6	(TCM129C14 and TCM29C14 only)		0	2	μs

NOTES: 7. FSX CLK must be phase locked with the CLKX, FSR CLK must be phase locked with CLKR.

8. Timing parameters  $t_{pd1}$ ,  $t_{pd3}$ , and  $t_{pd5}$  are referenced to the high-impedance state.



## receive timing requirements over recommended ranges of supply voltage and operating free-air temperature, fixed-data-rate mode (see timing diagrams)

PARAMETER			MAX	UNIT
td(FSR)	Frame sync delay time	100	t <sub>c(CLK)</sub> – 100	ns
tsu(PCM IN)	Setup time before Bit 7 falling edge (TCM129C14 and TCM29C14 only)	10		ns
th(PCM IN)	Hold time after Bit 8 falling edge (TCM129C14 and TCM29C14 only)	60		ns

transmit timing requirements over recommended ranges of supply voltage and operating free-air temperature, variable-data-rate mode (see timing diagrams)

	PARAMETER	MIN	MAX	UNIT
td(TSDX)	Timeslot delay time from DCLKX (see Note 9)	140	td(DCLKX) - 140	ns
td(FSX)	Frame sync delay time	100	t <sub>c(CLK)</sub> - 100	ns
	Clock period for DCLKX	488	15620	kHz

propagation delay times over recommended ranges of operating conditions, variable-data-rate mode (see Note 10 and timing diagrams)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
tpd7	Data delay time from DCLKX	$C_L = 0$ to 100 pF	0	100	ns
<sup>t</sup> pd8	Data delay from timeslot enable to PCM OUT	$C_L = 0$ to 100 pF	0	50	ns
tpd9	Data delay from time slot disable to PCM OUT	$C_L = 0$ to 100 pF	0	80	ns
<sup>t</sup> pd10	Data delay time from FSX	t <sub>d(TSDX)</sub> = 80 ns	0	140	ns

## receive timing requirements over recommended ranges of supply voltage and operating free-air temperature, variable-data-rate mode (see timing diagrams)

	PARAMETER	MIN	MAX	UNIT
td(TSDR)	Timeslot delay time from DCLKR (see Note 11)	140	td(DCLKR) - 140	ns
td(FSR)	Frame sync delay time	100	t <sub>c(CLK)</sub> - 100	ns
t <sub>su</sub> (PCM IN)	Setup time before Bit 7 falling edge	10		ns
th(PCM IN)	Hold time after Bit 8 falling edge	60		ns
t <sub>c</sub> (DCLKR)	Data clock frequency	488	15620	ns
t(SER)	Timeslot end receive time	0		ns

## 64-kilobit operation timing requirements over recommended ranges of supply voltage and operating free-air temperature, variable-data-rate mode

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
trouv	Transmit frame owne minimum down time	FSX = TTL high for	499		
<sup>4</sup> FSLX	Transmit frame sync minimum down time	remainder of frame	400		115
	Receive frame sync minimum down time	FSR = TTL high for	1052		
TFSLR		remainder of frame	1952		ns
<sup>t</sup> DCLK	Pulse duration, data clock			10	μS

NOTES: 9.  $t_{FSLX}$  minimum requirement overrides the  $t_{d(TSDX)}$  maximum requirement for 64-kHz operation.

10. Timing parameters tpd8 and tpd9 are referenced to a high-impedance state.

11.  $t_{FSLR}$  minimum requirement overrides the  $t_{d(TSDR)}$  maximum requirement for 64-kHz operation.



### CLK, CLKR, and CLKX Selection Requirements for DSP Based Applications

1) It should be noted that the CLKX, CLKR, CLK must be selected as follows:

CLKSEL PIN	CLK, CLKR, CLKX (BETWEEN 1.0 MHz to 3.0 MHz)	DEVICE TYPE
E VT		TCM129C13/14/16/17
-5 V	= (256) X (Frame Sync Frequency)	TCM29C13/14/16/17
0.14	= (193) × (Frame Sync Frequency)	TCM129C13/14
0.0		TCM29C13/14
. 5.14	(100) (Energy Comp Energy)	TCM129C13/14
+5 V	= (192) × (Frame Sync Frequency)	TCM29C13/14

E.G.: For Frame Sync Frequency = 9.6 kHz

CLKSEL PIN	CLK, CLKR, CLKX (BETWEEN 1.0 MHz to 3.0 MHz)	DEVICE TYPE
E VÍ	- 2 4576 MU-	TCM129C13/14/16/17
-5 V	= 2.4576 MHZ	TCM29C13/14/16/17
0.1/	= 1.8528 MHz	TCM129C13/14
00		TCM29C13/14
. 5.1/	1 0 1 00 1 11	TCM129C13/14
+5 V	= 1.0432 WITZ	TCM29C13/14

<sup>†</sup>CLKSEL is internally set to -5 V for TCM129C16/17 and TCM29C16/17.

2) Corner frequency at 8 kHz Frame Sync Frequency = 3kHz

Therefore, the corner frequency =  $(3/8) \times$  (Frame Sync Frequency). (For nonstandard frame sync.)



FIGURE 1. TRANSFER CHARACTERISTICS OF THE TRANSMIT FILTER











**Telecommunications Circuits** 

2





NOTE: Inputs and driven from 0.45 V to 2.4 V. Time intervals are referenced to 2 V if the high level is indicated and 0.8 V if the low level is indicated.

<sup>†</sup>Bit 1 = MSB = SIGN BIT and is clocked in first on the PCM-IN pin or clocked out first on the PCM-OUT pin. BIT 8 = LSB = LEAST SIGNIFICANT BIT and is clocked in last on the PCM-IN pin or is clocked out last on the PCM-OUT pin.





NOTE: All timing parameters referenced to  $V_{IH}$  and  $V_{IL}$  except  $t_{pd8}$  and  $t_{pd9}$ , which reference a high-impedance state.

### FIGURE 6. RECEIVE TIMING (VARIABLE-DATA-RATE)

NOTE: All timing parameters, referenced to  $V_{IH}$  and  $V_{IL}$  except  $t_{pdg}$  and  $t_{pdg}$ , which reference a high-impedance state. <sup>†</sup>Bit 1 = MSB = SIGN BIT and is clocked in first on the PCM-IN pin or clocked out first on the PCM-OUT pin. BIT 8 = LSB = LEAST SIGNIFICANT BIT and is clocked in last on the PCM-IN pin or is clocked out last on the PCM-OUT pin.



2-108

**Telecommunications** Circuits

### GENERAL OPERATION

### system reliability features

The TCM129C13, TCM129C14, TCM129C16, TCM129C17, TCM29C13, TCM29C14, TCM29C16, and TCM29C17 are powered up in four steps:

V<sub>CC</sub> and V<sub>BB</sub> supply voltages are applied.

All clocks are connected.

TTL high is applied to PDN.

FSX and/or FSR synchronization pulses are applied.

On the transmit channel, digital outputs PCM OUT and  $\overline{TSX}$  are held in high-impedance state for approximately four frames (500  $\mu$ s) after power up or application of VBB or V<sub>CC</sub>. After this delay, PCM OUT,  $\overline{TSX}$ , and signaling are functional and will occur in the proper timeslot. The analog circuits on the transmit side require approximately 60 ms to reach their equilibrium value due to the autozero circuit settling time. Thus valid digital information, such as for on/off hook detection, is available almost immediately, while analog information is available after some delay.

On the receive channel, the digital output SIGR is also held low for a maximum of four frames after power up or application of V<sub>BB</sub> or V<sub>CC</sub>. SIGR will remain low until it is updated by a signalling frame.

To further enhance system reliability, PCM OUT and  $\overline{\text{TSX}}$  will be placed in a high-impedance state approximately 20  $\mu$ s after an interruption of CLKX. SIGR will be held low approximately 20  $\mu$ s after an interruption of CLKR. These interruptions could possible occur with some kind of fault condition.

### power-down and standby operations

To minimize power consumption, a power-down mode and three standby modes are provided.

For power down, an external low signal is applied to the PDN pin. It is not sufficient to remove the high voltage to PDN. In the absence of a signal, the PDN pin floats to high and the device remains active. In the power-down mode, the average power consumption is reduced to an average of 5 mW.

The standby modes give the user the option of putting the entire device on standby, putting only the transmit channel on standby, or putting only the receive channel on standby. To place the entire device on standby, both FSX and FSR are held at low. For transmit-only operation, FSX is high and FSR is held low. For receive-only operation, FSR is high and FSX is held low. See Table 1 for power down and standby procedures.

DEVICE STATUS	PROCEDURE	TYPICAL POWER CONSUMPTION	DIGITAL OUTPUT STATUS		
Power down	PDN low	3 mW	TSX and PCM OUT are in a high-impedance state;		
Fower down	FDNIOW	5 (1144	SIGR goes to low within 10 $\mu$ s.		
Entire device on standby	FSX and FSR	2 mW	TSX and PCM OUT are in a high-impedance state;		
	are low 3 mw		SIGR goes to low within 300 ms.		
Only transmit on standby	FSX is low	40	TSX and PCM OUT are placed in a high-impedance		
	FSR is high	40 mw	state within 300 ms.		
Only receive on standby	FSR is low	20 m)//	SIGR is placed in a high-impedance state		
	FSX is high	30 mw	within 300 ms.		

TABLE 1. POWER DOWN AND STANDBY PROCEDURES



## TCM129C13, TCM129C14, TCM129C16, TCM129C17 TCM29C13, TCM29C14, TCM29C16, TCM29C17 Combined Single-Chip PCM codec and filter

### fixed-data-rate timing (see Figure 7)

Fixed-data-rate timing is selected by connecting DCLKR to VBB. It uses master clocks CLKX and CLKR, frame synchronizer clocks FSX and FSR, and output  $\overline{TSX}$ . FSX and FSR are 8-kHz inputs that set the sampling frequency and distinguish between signaling and nonsignaling frames by their pulse durations. A frame synchronization pulse one master clock period long designates a nonsignaling frame, while a double-length sync pulse enables the signaling function (TCM129C14 and TCM29C14 only). Data is transmitted on the PCU OUT pin on the first eight positive transitions of CLKX following the rising edge of FSX. Data is received on the PCM IN pin on the first eight falling edges of CLKR following FSX. A digital-to-analog (D/A) conversion is performed on the received digital word and the resulting analog sample is held on an internal sample-and-hold capacitor until transferred to the receive filter.

The clock selection pin (CLKSEL) is used to select the frequency of CLKX and CLKR (TCM129C13, TCM129C14, TCM29C13, and TCM29C14 only). The TCM129C13, TCM129C14, TCM29C13, and TCM29C14 fixed-data-rate mode can operate with frequencies of 1.536 MHz, 1.544 MHz, or 2.048 MHz. The TCM129C16, TCM129C17, TCM29C16, and TCM29C17 fixed data rate mode operates at 2.048 MHz only.



FIGURE 7. SIGNALING TIMING (FIXED-DATA-RATE ONLY)



#### variable data rate timing

Variable-data-rate timing is selected by connecting DCLKR to the bit clock for the receive PCM highway rather than to VBB. It uses master clocks CLKX and CLKR, bit clocks DCLKX and DCLKR, and frame synchronization clocks FSX and FSR.

Variable-data-rate timing allows for a flexible data frequency. The frequency of the bit clocks can be varied from 64 kHz to 2.048 MHz. The bit clocks can be asynchronous in the TCM129C14 and TCM29C14, but must be synchronous in the TCM129C13, TCM129C16, TCM129C17, TCM29C13, TCM29C13, TCM29C16, and TCM29C17. Master clocks in types TCM129C13, TCM129C14, TCM29C13, and TCM29C14 are restricted to frequencies of operation of 1.536 MHz, 1.544 MHz, or 2.048 MHz as in the fixed-data-rate timing mode. The master clock for the TCM129C16, TCM129C17, TCM29C16, and TCM29C17 is restricted to 2.048 MHz.

While FSX/TSXE input is high, PCM data is transmitted from PCM OUT onto the highway on the next eight consecutive positive transitions of DCLKX. Similarly, while the FSR/TSRE input is high, the PCM word is received from the highway by PCM IN on the next eight consecutive negative transitions of DCLKR.

The transmitted PCM word will be repeated in all remaining timeslots in the 125  $\mu$ s frame as long as DCLKX is pulsed and FSX is held high. This feature, which allows the PCM word to be transmitted to the PCM highway more than once per frame, if desired, is available only with variable-data-rate timing. Signaling is allowed only in the fixed-data-rate mode because the variable-data-rate mode provides no means with which to specify a signaling frame.

### signaling

The TCM29C14 (only) provides 8th-bit signaling in the fixed-data-rate timing mode. Transmit and receive signaling frames are independent of each other and are selected by a double-width frame sync pulse on the appropriate channel. During a transmit signaling frame, the signal present on SIGX is substituted for the least significant bit (LSB) of the encoded PCM word. In a receive signaling frame, the codec will decode the seven most significant bits in accordance with CCITT G.733 recommendations, and output the logical state of the LSB on the SIGR pin until it is updated in the next signaling frame. Timing relationships for signaling operations are shown n Figure 9. The signaling path is used to transmit digital signaling information such as ring control, rotary dial pulses, and off-hook and disconnect supervision. The voice path is used to transmit prerecorded messages as well as the call progress tones; dial tone, ring-back tone, busy tone, and re-order tone.

#### asynchronous operation

The TCM129C14 and TCM29C14 can be operated with asynchronous clocks in either the fixed- or variabledata-rate modes. In order to avoid crosstalk problems associated with special interrupt circuits, the design of the TCM129C13, TCM129C14, TCM29C13, and TCM29C14 includes separate digital-to-analog converters and voltage references on the transmit and receive sides to allow completely independent operation of the two channels.

In either timing mode, the master clock, data clock, and timeslot strobe must be synchronized at the beginning of each frame. Specifically, in the variable-data-rate mode the rising edge of CLKX must occur within  $t_{d(FSX)}$  ns before the rise of FSX, while the leading edge of DCLKX must occur within  $t_{TSDX}$  ns of the rise of FSX. CLKX and DCLKX are synchronized once per frame but may be of different frequencies. The receive channel operates in a similar manner and is completely independent of the transmit timing (see variable data rate timing diagrams). This approach requires the provision of two separate master clocks but avoids the use of a synchronizer, which can cause intermittent data conversion errors.



### analog loopback

A distinctive feature of the TCM129C14 and TCM29C14 is their analog loopback capability. With this feature, the user can test the line circuit remotely by comparing the signals sent into the receive channel (PCM IN) with those generated on the transmit channel (PCM OUT). The test is accomplished by sending a control signal that internally connects the analog input and output ports. WhenANLG LOOP is TTL high, the receive output (PWRO +) is internally connected to ANLG IN +, GSR is internally connected to PWRO -, and ANLG IN - is internally connected to GSX (see Figure 8).



FIGURE 8. TCM129C14 AND TCM29C14 ANALOG LOOPBACK CONFIGURATION

Due to the difference in the transmit and receive transmission levels, a 0 dBmO code into PCM IN will emerge from PCM OUT as a 3-dBmO code, an implicit gain of 3 dB. Because of this, the maximum signal that can be tested by analog loopback is 0 dBmO.

### precision voltage references

No external components are required with the devices to provide the voltage references. Voltage references that determine the gain and dynamic range characteristics of the device are generated internally. A difference in subsurface charge density between two suitably implanted MOS devices is used to derive a temperatureand bias-stable reference voltage. These references are calibrated during the manufacturing process. Separate references are supplied to the transmit and receive sections, and each is calibrated independently. Each reference value is then further trimmed in the gain setting operational amplifiers to a final precision value. Manufacturing tolerances can be achieved of typically  $\pm 0.04$  dB in absolute gain for each half channel, providing the user a significant margin to compensate for error in other board components.



### conversion laws

The TCM129C13, TCM129C14, TCM29C13, and TCM29C14 provide pin-selectable  $\mu$ -law operation as specified by CCITT G.711 recommendation. A-law operation is selected when the ASEL pin is connected to VBB. Signaling is not allowed during A-law operation. The TCM129C16 and TCM29C16 are  $\mu$ -law only. The TCM129C17 and TCM29C17 are A-law only.

The  $\mu$ -law operation is effectively selected by not selecting A-law operation. If the ASEL pin is connected to v<sub>CC</sub> or GND, the device is in  $\mu$ -law operation. If  $\mu$ -law operation is selected, SIGX is a TTL-level input that can be used in the fixed data rate timing mode to modify the LSB of the PCM output is signaling frames.

### transmit operation

### transmit filter

The input section provides gain adjustment in the passband by means of an on-chip uncommitted operational amplifier. the load impedance to ground (ANLG GND) at the amplifier output (GSX) must be greater than 10 k $\Omega$  in parallel with less than 50 pF. The input signal on the ANLG IN + pin can be either ac or dc coupled. The input operational amplifier can also be used in the inverting mode or differential amplifier mode.

A low-pass antialiasing section is included on the device. This section provides 35-dB attenuation at the sampling frequency. No external components are required to provide the necessary antialiasing function for the switched capacitor section of the transmit filter.

The passband section provides flatness and stopband attenuation that fulfills the AT&T D3/D4 channel bank transmission specification and CCITT recommendation G.712. The device specifications meet or exceed digital class 5 central office switching systems requirements.

A high-pass section configuration was chosen to reject low-frequency noise from 50- and 60-Hz power lines, 17-Hz European electric railroads, ringing frequencies and their harmonics, and other low-frequency noise. Even with the high rejection at these frequencies, the sharpness of the band edge gives low attenuation at 200 Hz. This feature allows the use of low-cost transformer hybrids without external components.

### encoding

The encoder internally samples the output of the transmit filter and holds each sample on an internal sample and hold capacitor. The encoder performs an analog-to-digital conversion on a switched capacitor array. Digital data representing the sample is transmitted on the first eight data clocks bits of the next frame.

The autozero circuit corrects for dc offset on the input signal to the encoder. The autozero circuit uses the sign bit averaging technique. The sign bit from the encoder output is long-term averaged and subtracted from the input to the encoder. All dc offset is removed from the encoder input waveform.

### receive operation

### decoding

The serial PCM word is received at the PCM IN pin on the first ight data clock bits of the frame. Digital-toanalog conversion is performed and the corresponding analog sample is held on an internal sample-andhold capacitor. This sample is transferred to the receive filter.

### receive filter

The receive section of the filter provides passband flatness and stopband rejection that fulfills both the AT&T D3/D4 specification and CCITT recommendation G.712. The filter contains the required compensation for the (sin x)/x response of such decoders.



### receive output power amplifiers

A balanced output amplifier is provided to allow maximum flexibility in output configuration. Either of the two outputs can be used single-ended (i.e., referenced to ANLG GND) to drive single-ended loads. Alternatively, the differential output will directly drive a bridged load. The output stage is capable of driving loads as low as 300 ohms single-ended to a level of 12 dBm or 600 ohms differentially to a level of 15 dBm.

The receive channel transmission level may be adjusted between specified limits by manipulation of the GSR input. GSR is internally connected to an analog gain-setting network. When GSR is connected to PWRO –, the receive level is at maximum. When GSR is connected to PWRO +, the level is minimum. The output transmission level is adjusted between 0 and -12 dB as GSR is adjusted (with an adjustable resistor) between PWRO + and PWRO –.

Transmission levels are specified relative to the receive channel output under digital milliwatt conditions (i.e., when the digital input at PCM IN is the eight-code sequence specified in CCITT recommendation G.711).

### **TYPICAL APPLICATION DATA**

### output gain set design considerations (see Figure 9)

PWRO+ and PWRO- are low-impedance complementary outputs. The voltages at the nodes are:

 $V_{O\,+}$  at PWRO +  $V_{O\,-}$  at PWRO -  $V_{OD}$  =  $V_{O\,+}$  -  $V_{O-}$  (total differential response)

۱۸.

R1 and R2 are a gain-setting resistor network with the center tap connected to the GSR input.

A value greater than 10 k $\Omega$  and less than 100 k $\Omega$  for R1 + R2 is recommended because of the following:

The parallel combination of R1 + R2 and RL sets the total loading.

The total capacitance at the GSR input and the parallel combination of R1 and R2 define a time constant that has to be minimized to avoid inaccuracies.

V<sub>A</sub> represents the maximum available digital milliwatt output response (V<sub>A</sub> = 3.06 V rms).

$$V_{OD} = A \cdot V_A$$
  
here A =  $\frac{1 + (R1/R2)}{4 + (R1/R2)}$ 







D3036, AUGUST 1987-REVISED JUNE 1988

N DUAL-IN-LINE PACKAGE **Reliable Silicon-Gate CMOS Technology** . (TOP VIEW) Low Power Consumption Operating Mode . . . 80 mW Power-Down Mode . . . 5 mW PWRO + 2 15∏GSX PWRO – Пз 14 ANLG IN µ-Law Coding PDN 4 13 ANLG GND **Excellent Power Supply Rejection Ratio Over** DCLKR 5 12 TSX/DCLKX Frequency Range of 0 to 50 kHz 11 **П**РСМ ОUT No External Components Needed for FSR/TSRE 17 10 TFSX/TSXE Sample, Hold, and Auto-Zero Functions DGTL GND 9ПСLК **Precision Internal Voltage References** Single Chip Contains A/D, D/A, and **Associated Filters** 

FEATURE TABLE



### description

The TCM129C18, TCM129C19, TCM29C18, and TCM29C19 are low-cost single-chip pulse-codemodulated encoders and decoders (PCM codecs) and PCM line filters. These devices incorporate both the A/D and D/A functions, an anti-aliasing filter (A/D), and a smoothing filter (D/A). These devices are ideal for use with the TMS320 family members, particularly those featuring a serial port such as the TMS32020, TMS32011, and TMS320C25.

Primary applications of these devices include:

Digital Encryption Systems Digital Voice-Band Data Storage Systems Digital Signal Processing

These devices are designed to perform encoding of analog input signals (A/D conversion) and decoding of digital PCM signals (D/A conversion). They are useful for implementation in the analog interface of a digital-signal processing system. Both devices also provide band-pass filtering of the analog signals prior to encoding and smoothing after decoding.

The analog input is encoded into an 8-bit digital representation by use of the  $\mu$ -law encoding scheme (CCITT G.711) which equates to 12 bits of resolution for low amplitude signals. Similarly, the decoding section converts 8-bit PCM data into an analog signal with 12 bits of dynamic range. The filter characteristics (bandpass) for the encoder and decoder are determined by a single clock input (CLK). The filter roll-off (-3 dB) is derived by:

 $f_{CO}$  = k  $\cdot$  f\_{CLK}/256 for the TCM129C18 and TCM29C18 or  $f_{CO}$  = k  $\cdot$  f\_{CLK}/192 for the TCM129C19 and TCM29C19

where k has a value of 0.44 for the high-frequency roll-off point, and a value of 0.019 for the low-frequency roll-off point.



### description (continued)

The sampling rate of the ADC is determined by the Frame Sync Clock, FSX; the sampling rate of the DAC is determined by the Frame Sync Clock, FSR. Once a conversion is initiated by FSX or FSR, data is clocked in or out on the next consecutive eight clock pulses in the fixed data rate mode. Likewise, data may also be transferred on the next eight consecutive clock pulses of the data clocks, DCLKX and DCLKR, in the variable data rate mode. In the variable data rate mode, DCLKX and DCLKR are independent, but must be in the range from  $f_{CLK}/32$  to  $f_{CLK}$ .

The TCM129C18 and TCM129C19 are characterized for operation over the temperature range of -40 °C to 85 °C. The TCM29C18 and TCM29C19 are characterized for operation over the temperature range of 0 °C to 70 °C.

### functional block diagram



2

NAME	PIN	DESCRIPTION
ANLG IN	14	Inverting analog input to uncommitted transmit operational amplifier
ANLG GND	13	Analog ground return for all voice circuits. Not internally connected to digital ground.
CLK	9	Master clock and data clock for the fixed data rate mode. Master (filter) clock only for variable data-rate mode.
		This clock is used for both the transmit and receive sections.
DCLKR	5	When this pin is connected to V <sub>BB</sub> , the device operates in the fixed-data-rate mode. When DCLKR is not connected
		to VBB, the device operates in the variable-data-rate mode and DCLKR becomes the receive data clock, which
		operates at frequencies from 64 kHz to 2.048 MHz.
DGTL GND	8	Digital ground for all internal logic circuits. Not internally connected to analog ground.
FSR/TSRE	7	Frame sync clock input/time-slot enable for the receive channel. In the variable-data-rate-mode, this signal must
		remain high for the duration of the time-slot. The receive channel enters the standby state when FSR is TTL low
		for 30 ms.
FSX/TSXE	10	Frame synchronization clock input/time-slot enable for transmit channel. Operates independently of, but in an
		analogous manner to FSR/TSRE. The transmit channel enters the standby state when FSX is low for 300 ms.
GSX	15	Output terminal of internal uncommitted operational amplifier. Internally, this is the voice signal input to the transmit
		filter.
PCM IN	6	Receive PCM input. PCM data is clocked in on this pin on eight consecutive negative transitions of the receive
		data clock, which is CLKR in fixed-data-rate timing and DCLKR in variable-data-rate timing.
PCM OUT	11	Transmit PCM output. PCM data is clocked out of this output on eight consecutive positive transitions of the
		transmit data clock, which is CLKX in fixed-data-rate timing and DCLKX in variable-data-rate timing.
PDN	4	Power-Down Select. On the TCM129C18 and the TCM29C18, the device is inactive with a TTL low-level input
		and active with a TTL high-level input to the pin. On the TCM129C19 and the TCM29C19, this pin must be
	ĺ.	connected to a TTL high level.
PWRO +	2	Noninverting output of power amplifier can drive transformer hybrids or high-impedance loads directly in either
		a differential or a single-ended configuration.
PWRO –	3	Inverting output of power amplifier, functionally identical to PWRO +
TSX/DCLKX	12	Transmit channel time slot strobe (output) or data clock (input). In the fixed-data-rate mode, this is an open-drain
		output to be used as an enable signal for a three-state-buffer. In the variable-data-rate mode, DCLKX becomes
		the transmit data clock, which operates at TTL levels from 64 kHz to 2.048 MHz.
VBB	1	Negative supply voltage, -5 V ±5%.
Vcc	16	Positive supply voltage, 5 V $\pm$ 5%.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	-0.3 to 15	v
Output voltage, V0	-0.3 to 15	v
Input voltage, digital inputs, VI	-0.3 to 15	v
Digital ground voltage	-0.3 to 15	v
Operating free-air temperature range –	10°C to 80°	С
Storage temperature range	5°C to 150°	С
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°	С

NOTE 1: Voltage values for maximum ratings are with respect to VBB.



### recommended operating conditions (see Note 2)

	· · ·	······································	MIN	NOM	MAX	UNIT	
V <sub>CC</sub> Supply voltage (see Note 3)			4.75	5	5.25	V	
VBB	Supply voltage		-4.75	- 5	-5.25	V	
	DGTL GND voltage with respect to ANLG GND			0		V	
VIH High-level input voltage, all inputs except ANLG IN		2.2			V		
VIL Low-level input voltage, all inputs except ANLG IN				0.8	V		
VIPP	VIPP Peak-to-peak analog input voltage				4.2	V	
р.	1	GSX	10			kΩ	
	Load resistance	PWRO + and/or PWRO -	300			Ω	
<u>c.</u>	Lood consoltance	GSX			50	- [	
CL		PWRO + and/or PWRO -			100	p <del>r</del>	
т.	Organitian from air teannaichtea	TCM129C18 or TCM129C19	- 40		85	00	
A	Operating free-air temperature	TCM29C18 or TCM29C19	0		70	۰C	

NOTES: 2. To avoid any possible damage and reliability problems to these CMOS devices when applying power, the following sequence should be followed:

- (1) Connect ground
- (2) Connect the most negative voltage
- (3) Connect the most positive voltage
- (4) Connect the input signals.

When powering down the device, follow the above steps in reverse order. If the above procedure cannot be followed, connect a diode between  $V_{BB}$  and DGTL GND, cathode to DGTL GND, anode to  $V_{BB}$ .

- Voltages at analog inputs and outputs, V<sub>CC</sub> and V<sub>BB</sub> terminals are with respect to the ANLG GND terminal. All other voltages are referenced to the DGTL GND terminal unless otherwise noted.
- 4. Analog input signals that exceed 4.2 V peak-to-peak may contribute to clipping and preclude correct A/D conversion. The digital code representing values higher than 4.200 V is 10000000. For values more negative than 4.200 V, the code is 0000000.

### electrical characteristics over recommended ranges of supply voltage and operating free-air temperature

### supply current, fdclk = 2.048 MHz, outputs not loaded

PARAMETER			TEST CONDITIONS	TCM129CXX		TCM29	LINET	
		n	TEST CONDITIONS	MIN	MAX	MIN	MAX	UNIT
Supply curre	Supply ourrent	operating			14		10	
	from VCC	standby	FSX or FSR at VIL after 300 ms		1.5		1.2	mA
		power down	<b>PDN</b> at V <sub>IL</sub> after 10 $\mu$ s		1.2		1	
	Sumply sumont	operating			- 14		- 10	
IBB	from V <sub>BB</sub>	standby	FSX or FSR at VIL after 300 ms		- 1.5		-1.2	mA
		power down	PDN at VIL after 10 µs		- 1.2		-1	

### digital interface

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
v <sub>он</sub>	High level extruct veltage, PCM OUT	$I_{OH} = -9.6 \text{ mA}$	2.4			v
	High-level butput voltage, PCM 001	$I_{OH} = -0.1 \text{ mA}$	3.5			
VOL	Low-level output voltage, TSX	$i_{OL} = 3.2 \text{ mA}$			0.5	v
Чн	High-level input current, any digital input	$V_1 = 2.2 V$ to $V_{CC}$			12	μΑ
μL	Low-level input current, any digital input	$V_{1} = 0$ to 0.8 V			12	μA
Ci	Input capacitance			5	10	pF
Co	Output capacitance			5	10	pF

<sup>†</sup>All typical values are at V<sub>BB</sub> = -5 V, V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25 °C.

### transmit side (A/D) characteristics

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Input offset current at ANLG IN	$V_{I} = -2.17 \text{ V to } 2.17 \text{ V}$		1		pА
Input offset voltage at ANLG IN	$V_{I} = -2.17 V \text{ to } 2.17 V$			± 25	mV
Input bias current	$V_{I} = -2.17 \text{ V to } 2.17 \text{ V}$			± 100	nA
Open-loop voltage amplification at GSX		5000			
Unity-gain bandwidth at GSX			1		MHz
Input resistance at ANLG IN		10	_		Ω
Gain tracking error with sinusoidal input	3  dBmO to - 40  dBmO, REF level = $-10  dBmO$			±0.5	dB
(see Notes 5, 6, and 7)	-40  dBm0 to -50  dBm0, REF level = $-10  dBm0$			±2.5	uр
Transmit gain tolerance	$V_i = 1.06 V$ , $f = 1.02 kHz$	0.95		1.19	Vrms
Noise	Ref max output level: 200 Hz to 3 kHz			- 70	dB
Supply voltage rejection ratio. Veg. or Van	f = 0 to 30 kHz, (measured at PCM OUT)	20			dB
Supply voltage rejection ratio, vCC or vBB	idle channel, Supply signal = 200 mV P-P	-20			uр
Crosstalk attanuation, transmit to receive	ANLG IN = 0 dBm, $f = 1$ kHz unity gain,				
(cipale anded)	PCM IN = lowest decode level,	62			dB
(single-ended)	measured at PWRO +				
Signal to distortion ratio with	ANLG IN = 0 to $-30 \text{ dBm0}$	33			
signal-to-distortion ratio, with	ANLG IN = $-30$ to $-40$ dBm0	27			dB
sinusoidai input (see Note 8)	ANLG IN = $-40$ to $-45$ dBm0	22			
Absolute dolay time to BCM OUT	Fixed data rate, FCLKX = 2.048 MHz,		245		
Absolute delay time to PCM OUT	input to ANLG IN = 1 kHz at 0 dB		245		μs

### receive side (D/A) characteristics (see Note 9)

PARAMETER	TEST CONDITIONS		TYP <sup>†</sup>	MAX	UNIT	
Output offset voltage PWRO + and PWRO - (single-ended)	Relative to ANLG GND			± 200	mV	
Output resistance at PWRO + and PWRO -			1	2	Ω	
Gain tracking error with sinusoidal input	3 dBm0 to $-40$ dBm0, REF level = $-10$ dBm0			±0.5	dB	
(see Notes 5, 6, and 7)	-40  dBm0 to -50  dBm0, REF level = -10  dBm0			±2.5		
Receive gain tolerance	$V_i = 1.06 V$ , $f = 1.02 kHz$	1.34		1.69	Vrms	
Noise	Ref max output level: 200 Hz to 3 kHz			- 70	dB	
Supply voltage rejection ratio, $V_{CC}$ or $V_{BB}$ (single-ended)	f = 0 to 30 kHz, idle channel, Supply signal = 200 mV P-P, narrow band, frequency at PWRO +	- 20			dB	
Crosstalk attenuation, receive-to-transmit (single-ended)	PCM IN = 0 dB, Frequency = 1 kHz at PCM OUT	60			dB	
	ANLG IN = 0 dBm0 to $-30$ dBm0	33				
	ANLG IN = $-30$ dBm0 to $-40$ dBm0	27			dB	
(see Note 8)	ANLG IN = $-40$ dBm0 to $-45$ dBm0	22				
Absolute delay time to PWRO +	Fixed data rate, FCLKX = 2.048 MHz		190		μs	

<sup>†</sup>All typical values are at  $V_{BB} = -5$  V,  $V_{CC} = 5$  V, and  $T_A = 25$  °C.

NOTES: 5. Unless otherwise noted, the analog input is a 0-dBm0, 1020-Hz sine wave, where 0 dBm0 is defined as the zero-reference point of the channel under test. This corresponds to an analog signal input of 1.064 V rms, or an output of 1.503 V rms.
6. The input amplifier is set for unity gain. The digital input is a PCM bit stream generated by passing a 0-dBm0, 1020-Hz sine

- wave through an ideal encoder.
  7. The TCM129C18, TCM129C19, TCM29C18, and TCM29C19 are internally connected to set PWRO + and PWRO to 0dBm. All output levels are (sin x)/x corrected.
- 8. CCITT G.712 Method 2.
- 9. The receive side (D/A) characteristics are referenced to a 600- $\Omega$  termination.


## propagation delay times over recommended ranges of operating conditions, fixed-data-rate mode (see timing diagrams)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
<sup>t</sup> pd1	From rising edge of transmit clock to bit 1 data valid at PCM OUT (data enable time on time slot entry)	$C_L = 0$ to 100 pF	0	145	ns
<sup>t</sup> pd2	From rising edge of transmit clock bit n to bit n + 1 data valid at PCM OUT (data valid time)	$C_L = 0$ to 100 pF	0	145	ns
<sup>t</sup> pd3	From falling edge of transmit clock bit 8 to bit 8 Hi-Z at PCM OUT (data float time on time slot exit)	C <sub>L</sub> = 0	60	215	ns
<sup>t</sup> pd4	From rising edge of transmit clock bit 1 to TSX active (low) (time slot enable time)	$C_L = 0$ to 100 pF	0	145	ns
t <sub>pd5</sub>	From falling edge of transmit clock bit 8 to TSX inactive (high) (timeslot disable time)	C <sub>L</sub> = 0	60	190	ns

#### propagation delay times over recommended ranges of operating conditions, variable-data-rate mode

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
tpd6	From DCLKX	$C_L = 0$ to 100 pF	0	100	ns
tpd7	From time slot enable to PCM OUT	$C_L = 0$ to 100 pF	0	50	ns
tpd8	From time slot disable to PCM OUT	$C_{L} = 0 \text{ to } 100 \text{ pF}$	0	80	ns
tpd9	From FSX	$t_{d(TSDX)} = 140 \text{ ns}$	0	140	ns

## clock timing requirements over recommended ranges of supply voltage and operating free-air temperature (see timing diagrams)

	PARAMETER		TYP <sup>†</sup>	MAX	UNIT
<sup>t</sup> c(CLK)	Clock period for CLK, (2.048-MHz systems)	488			ns
t <sub>r</sub> , t <sub>f</sub>	Rise and fall times for CLK	5		30	ns
<sup>t</sup> w(CLK)	Pulse duration for CLK	220			ns
tw(DCLK)	Pulse duration for DCLK (fDCLK = 64 Hz to 2.048 MHz)	220			ns
	Clock duty cycle [tw(CLK)/tc(CLK)] for CLK	45	50	55	%

transmit timing requirements over recommended ranges of supply voltage and operating free-air temperature, fixed-data-rate mode (see timing diagrams)

PARAMETER		MIN	MAX	UNIT
td(FSX)	Frame sync delay time	100	<sup>t</sup> c(CLK) – 100	ns

receive timing requirements over recommended ranges of supply voltage and operating free-air temperature, fixed-data-rate mode (see timing diagrams)

PARAMETER		MIN	MAX	UNIT
td(FSR)	Frame sync delay time	100	<sup>t</sup> c(CLK) – 100	ns



transmit timing requirements over recommended ranges of supply voltage and operating free-air temperature, variable-data-rate mode

	PARAMETER	MIN	MAX	UNIT
td(TSDX)	Delay time, timeslot from DCLKX (see Note 10)	140	tw(DCLKX) – 140	ns
td(FSX)	Delay time, frame sync	100	<sup>t</sup> c(CLK) - 100	ns
tw(DCLKX)	Pulse duration, DCLKX	488	15620	ns

receive timing requirements over recommended ranges of supply voltage and operating free-air temperature, variable-data-rate mode

	PARAMETER		MAX	UNIT
td(TSDR)	Delay time, timeslot from DCLKR (see Note 11)	140	tw(DCLKR) - 140	ns
td(FSR)	Delay time, frame sync T <sub>C(CLK)</sub>	100	t <sub>c(CLK)</sub> – 100	ns
tsu(PCM IN)	Setup time, before bit 7 falling edge	10		ns
th(PCM IN)	Hold time after bit 8 falling edge	60		ns
tw(DCLKR)	Pulse duration, DCLKR	488	15620	ns
t(SER)	Time slot end receive time	0		ns

## 64-kbit operation timing requirements over recommended ranges of supply voltage and operating free-air temperature, variable-data-rate mode

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
treiv	Transmit frame sync	FSX = TTI high for remainder of frame	488		ns
4-SLX	minimum down time				
	Receive frame sync	ESP - TTI high for remainder of frome	1052		
FSLR	minimum down time	FSR = TTE high for remainder of hame	1952		115
twCLK	Pulse duration, data clock			10	μs

NOTES: 10.  $t_{FSLX}$  min requirement overrides the  $t_{d(TSCDX)}$  max requirement for 64-kHz operation.

11. tFSLR min requirement overrides the t<sub>c(TSDR)</sub> max requirement for 64-kHz operation.





NOTE: This is a typical transfer function of the receiver filter component.





2-122













B. Bit 1 is the most significant bit (MSB) and is clocked in first on the PCM IN input or is clocked out first on the PCM OUT output. Bit 8 is the least significant bit (LSB) and is clocked in last on the PCM IN input or is clocked out last on the PCM OUT output.



2



NOTE: All timing parameters referenced to V<sub>IH</sub> and V<sub>IL</sub> except  $t_{pd7}$  and  $t_{pd8}$ , which reference a high-impedance state.



FIGURE 6. RECEIVE TIMING (VARIABLE-DATA-RATE)

#### **GENERAL OPERATION**

#### system reliability features

The TCM129C18, TCM129C19, TCM29C18, and TCM29C19 are powered up in four steps: V<sub>CC</sub> and V<sub>BB</sub> supply voltages are applied.

All clocks are connected.

TTL high is applied to PDN.

FSX and/or FSR synchronization pulses are applied.

On the transmit channel, digital outputs PCM OUT and  $\overline{\text{TSX}}$  are held in high-impedance state for approximately four frames (500  $\mu$ s) after power up or application of V<sub>BB</sub> or V<sub>CC</sub>. After this delay, PCM OUT, TSX, and signaling are functional and will occur in the proper timeslot. The analog circuits on the transmit side require approximately 60 ms to reach their equilibrium value due to the autozero circuit settling time. Thus valid digital information, such as for on/off hook detection, is available almost immediately, while analog information is available after some delay.

To further enhance system reliability, PCM OUT and  $\overline{\text{TSX}}$  will be placed in a high-impedance state approximately 20  $\mu$ s after an interruption of CLKX. These interruptions could possibly occur with some kind of fault condition.

#### power-down and standby operations

To minimize power consumption, a power-down mode and three standby modes are provided.

For power down, an external TTL low signal is applied to the PDN pin. It is not sufficient to remove the TTL high voltage to PDN. In the absence of a signal, the PDN pin floats to TTL high and the device remains active. In the power-down mode, the average power consumption is reduced to an average of 5 mW.

The standby modes give the user the option of putting the entire device on standby, putting only the transmit channel on standby, or putting only the receive channel on standby. To place the entire device on standby, both FSX and FSR are held at TTL low. For transmit-only operation, FSX is high and FSR is held low. For receive-only operation, FSR is high and FSX is held low. See Table 1 for power down and standby procedures.

DEVICE STATUS	PROCEDURE	TYPICAL POWER CONSUMPTION	DIGITAL OUTPUT STATUS
Power down	$\overline{PDN} = TTL low$	5 mW	TSX and PCM OUT are in a high-impedance state
Entire device on standby	FSX and FSR are TTL low	12 mW	TSX and PCM OUT are in a high-impedance state
Only transmit on standby	FSX is TTL low FSR is TTL high	70 mW	TSX and PCM OUT are placed in a high-impedance state within 300 ms.
Only receive on standby	FSR is TTL low FSX is TTL high	110 mW	

TABLE 1. POWER DOWN AND S	STANDBY PROCEDURES
---------------------------	--------------------



#### fixed-data-rate timing (see Figure 3 and 4)

Fixed-data-rate timing is selected by connecting DCLKR to VBB. It uses master clock CLK, frame synchronizer clocks FSX and FSR, and output TSX. FSX and FSR are 8-kHz inputs that set the sampling frequency. Data is transmitted on the PCM OUT pin on the first eight positive transitions of CLK following the rising edge of FSX. Data is received on the PCM IN pin on the first eight falling edges of CLK following FSX. A digital-to-analog (D/A) conversion is performed on the received digital word and the resulting analog sample is held on an internal sample-and-hold capacitor until transferred to the receive filter.

The TCM129C18 and TCM29C18 operate at 2.048 MHz only. The TCM129C19 and TCM29C19 operate at 1.536 MHz only.

#### variable data rate timing

Variable-data-rate timing is selected by connecting DCLKR to the bit clock for the receive PCM highway rather than to VBB. It uses master clock CLK, bit clocks DCLKX and DCLKR, and frame synchronization clocks FSX and FSR.

Variable-data-rate timing allows for a flexible data frequency. The frequency of the bit clocks can be varied from 64 kHz to 2.048 MHz. The bit clocks must be synchronous; however, the master clock is restricted to 2.048 MHz.

While FSX/TSXE input is high, PCM data is transmitted from PCM OUT onto the highway on the next eight consecutive positive transitions of DCLKX. Similarly, while the FSR/TSRE input is high, the PCM word is received from the highway by PCM IN on the next eight consecutive negative transitions of DCLKR.

The transmitted PCM word will be repeated in all remaining timeslots in the 125  $\mu$ s frame as long as DCLKX is pulsed and FSX is held high. This feature, which allows the PCM word to be transmitted to the PCM highway more than once per frame, if desired, is available only with variable-data-rate timing.

#### asynchronous operation

In either timing mode, the master clock, data clock, and timeslot strobe must be synchronized at the beginning of each frame. Specifically, in the variable-data-rate mode the rising edge of CLK must occur within  $t_{d}(FSX)$  ns before the rise of FSX, while the leading edge of DCLKX must occur within  $t_{TSDX}$  ns of the rise of FSX. CLK and DCLKX are synchronized once per frame but may be of different frequencies. The receive channel operates in a similar manner and is completely independent of the transmit timing (see variable data rate timing diagrams).

#### transmit operation

#### transmit filter

The input section provides gain adjustment in the passband by means of an on-chip uncommitted operational amplifier. The load impedance to ground (ANLG GND) at the amplifier output (GSX) must be greater than 10 k $\Omega$  in parallel with less than 50 pF. The input signal on the ANLG IN pin can be either ac or dc coupled.

A low-pass antialiasing section is included on the device. This section provides 35-dB attenuation at the sampling frequency. No external components are required to provide the necessary antialiasing function for the switched capacitor section of the transmit filter.

The passband section provides flatness and stopband attenuation that fulfills the AT&T D3/D4 channel bank transmission specification and CCITT recommendation G.712. The device specifications meet or exceed digital class 5 central office switching systems requirements.

A high-pass section configuration was chosen to reject low-frequency noise from 50- and 60-Hz power lines, 17-Hz European electric railroads, ringing frequencies and their harmonics, and other low-frequency noise. Even with the high rejection at these frequencies, the sharpness of the band edge gives low attenuation at 200 Hz. This feature allows the use of low-cost transformer hybrids without external components.



2

#### encoding

The encoder internally samples the output of the transmit filter and holds each sample on an internal sample and hold capacitor. The encoder performs an analog-to-digital conversion on a switched capacitor array. Digital data representing the sample is transmitted on the first eight data clock bits of the next frame.

The autozero circuit corrects for dc offset on the input signal to the encoder. The autozero circuit uses the sign bit averaging technique. The sign bit from the encoder output is long-term averaged and subtracted from the input to the encoder. All dc offset is removed from the encoder input waveform.

#### receive operation

#### decoding

The serial PCM word is received at the PCM IN pin on the first eight data clock bits of the frame. Digital-to-analog conversion is performed and the corresponding analog sample is held on an internal sample-and-hold capacitor. This sample is transferred to the receive filter.

#### receive filter

The receive section of the filter provides passband flatness and stopband rejection that fulfills both the AT&T D3/D4 specification and CCITT recommendation G.712. The filter contains the required compensation for the  $(\sin x)/x$  response of such decoders.

#### receive output power amplifiers

A balanced output amplifier is provided to allow maximum flexibility in output configuration. Either of the two outputs can be used single-ended (i.e., referenced to ANLG GND) to drive single-ended loads. Alternatively, the differential output will directly drive a bridged load. The output stage is capable of driving loads as low as 300 ohms single-ended to a level of 12 dBm or 600 ohms differentially to a level of 15 dBm.

Transmission levels are specified relative to the receive channel output under digital milliwatt conditions (i.e., when the digital input at PCM IN is the eight-code sequence specified in CCITT recommendation G.711).

#### output gain

The devices are internally connected to set the PWRO+ and PWRO- to 0 dBm.

## TCM3105JE, TCM3105JL FSK MODEM

D2662, NOVEMBER 1985-REVISED APRIL 1986

- Single-Chip Frequency-Shift-Keying (FSK) Modem
- Meets Both Bell 202 and CCITT V23 Specifications
- Transmit Modulation at 75, 150, 600, and 1200 Baud
- Receive Demodulation at 5, 75, 150, 600, and 1200 Baud
- Half-Duplex Operation Up to 1200 Baud Transmit and Receive
- Full-Duplex Operation Up to 1200 Baud Transmit and 150 Baud Receive
- On-Chip Group Delay Equalization and Transmit/Receive Filtering
- Carrier-Detect-Level Adjustment and Carrier-Fail Output
- Single 5-V Power Supply
- Low Power Consumption
- Reliable CMOS Silicon Gate Technology



Caution. These devices have limited built-in gate protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### description

The TCM3105 is a single-chip asynchronous Frequency Shift Keying (FSK) voiceband modem that uses silicon gate CMOS technology to implement a switched capacitor architecture. It is pin selectable (TXR1, TXR2, and TRS inputs) for a wide range of transmit/receive baud rates and is compatible with the applicable BELL 202 or CCITT V23 standards. Operation is fully reversible, thereby allowing both forward and backward channels to be used simultaneously.

The transmitter is a programmable frequency synthesizer that provides two output frequencies (on TXA), representing the 'marks' and 'spaces' of the digital signal present on the TXD input.

The receive section is responsible for the demodulation of the analog signal appearing at the RXA input and is based on the principle of frequency-to-voltage conversion. This section contains a group delay equalizer (to correct phase distortion), automatic gain control, carrier detect level adjustment, and bias distortion adjustment, thereby optimizing performance and giving the lowest possible bit error rate.

Carrier-detect information is given to the system by means of the carrier-detect circuits, which set a flag on the CDT output if the level of received in-band energy falls below a value set on the CDL input for a specified minimum duration.

The TCM3105JE is characterized for operation from -40 °C to 85 °C. The TCM3105JL is characterized for operation from 0 °C to 70 °C.

	(TOP VIEW)				
VDD	ſ٦	U16	] osc2		
CLK	2	15	OSC1		
CDT	[]3	14	] TXD		
RXA	[]4	13	TXR1		
TRS	[]5	12	TXR2		
NC	<b>[</b> 6	11	] TXA		
RXB	<b>[</b> 7	10	] CDL		
RXD	8	9	□vss		

J DUAL-IN-LINE PACKAGE

NC-No internal connection

#### PIN FUNCTIONAL DESCRIPTION

PIN		DECODITION	
NO.	NAME	DESCRIPTION	
1	VDD	Positive supply voltage	
2	CLK	Output for a continuous clock signal at 16 times the highest selected (transmit or receive) bit rate	
3	CDT	Carrier-Detect Output. A low-level output indicates carrier failure	
4	RXA	Receive Analog Input to which the received line signal must be ac coupled	
5	TRS	Transmit/Receive Standard Select Input, which, with TXR1 and TXR2, sets the standard bit rates and	
		mark/space frequencies	
6	NC	No internal connection	
7	RXB	Receive Bias Adjust for external adjustment of the decision threshold of the final comparator to minimize bias	
		distortion	
8	RXD	Receiver Digital Output for the demodulated received data in positive logic. The high logic level is a mark and	
1		the low logic level is a space.	
9	VSS	Most negative supply voltage (normally ground); connected to substrate	
10	CDL	Carrier Detect Level Adjust for external adjustment of carrier detect threshold	
11	TXA	Transmit Analog Output for the modulated signal, which must be ac coupled	
12	TXR2	Bit Rate Select 2 input, which, along with TXR1 and TRS, sets the bit rates and mark/space frequencies	
13	TXR1	Bit Rate Select 1 input, which, along with TXR2 and TRS, sets the bit rates and mark/space frequencies	
14	TXD	Transmit Digital Input for input data to the transmitter in positive logic. The high logic level is a mark and the	
		low logic level is a space. The data can be accepted at any speed from zero to the selected speed and may be	
		totally asynchronous.	
15	OSC1	Oscillator connections. The crystal (typically 4.4336 MHz) is connected to these pins. If an external clock is	
16	OSC2	used, OSC2 is left open and the clock is connected to OSC1.	



## TCM3105JE, TCM3105JL FSK MODEM





## TCM3105JE, TCM3105JL FSK MODEM

#### absolute maximum ratings over free-air operating temperature range (unless otherwise noted)

Supply voltage, VDD (see Note 1)	-0.3 V to 10 V
Input voltage, VI (any input)	0.3 to VDD
Operating free-air temperature range: TCM3105JE	-55°C to 85°C
TCM3105JL	-10°C to 70°C
Storage temperature range	– 55°C to 150°C

NOTE 1: All voltage values are with respect to VSS.

#### recommended operating conditions

		TCM3105	JE		LINUT		
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VDD	4	5	5.5	4	5	5.5	V
High-level input voltage, V <sub>IH</sub>	2		V <sub>DD</sub>	2		V <sub>DD</sub>	V
Low-level input voltage, VIL	0		0.8	0		0.8	V
Analog input level, peak-to-peak (ac coupled)		0.30	0.78		0.30	0.78	V
Clock frequency, fclock	4.4334	4.4336	4.4338	4.4334	4.4336	4.4338	MHz
Analog load impedance at TXA	50			50			kΩ
Operating free-air temperature range, TA	- 40		85	0		70	°C



[	DADAMETED		TEAT CONDITIONS	1	CM3105.	JE	Т	CM3105	IL	
	PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
∨он	High-level output voltage	RXD, CDT, CLK	I <sub>OH</sub> = -100 μA	2.4		VDD	2.4		VDD	V
VOL	Low-level output voltage	RXD, CDT, CLK	I <sub>OL</sub> = 1.6 mA	Vss		0.4	Vss		0.4	V
			$V_{DD} = 4 V$ $P_{L} = 50 k \Omega$		1.55			1.55		
	Analog output voltage level,	ТХА	$V_{DD} = 5 V$ $C_{L} = 100 \text{ pF}$	1.4	1.9	2.3	1.4	1.9	2.3	V
	peak-to-peak		$V_{DD} = 5.5 V$		2.1		2.1			
	Adjust voltage			2.3	2.7	3.1	2.3	2.7	3.1	V
	Adjust voltage	CDL	$v_{DD} = 5 v$	2.8	3.3	3.9	2.8	3.3	3.9	v
	Analog output dc offset TXA				V <sub>DD</sub> /2			V <sub>DD</sub> /2		V
	Digital input current	TXD, TRS, TXR1, TXR2	$V_{I} = 0$ to $V_{DD}$			± 1			± 1	μA
	Analog input current	RXA				±15			±15	μA
	Bias input current	RXB, CDL	$V_{I} = 3 V$			±150			±150	μA
	$V_{DD} = 4 V$		$V_{DD} = 4 V$		3	6		3	5	
IDD	Supply current		$V_{DD} = 5 V$		5	10		5	8	mA
			$V_{DD} = 5.5 V$		8	16		8	12	
Ci	Input capacitance, all inputs		f = 1 MHz		10			10		pF
Co	Output capacitance, all input	S	f = 1 MHz		10			10		pF
	Phase jitter					200			200	μS
	Bias distortion <sup>‡</sup>					$\pm 15\%$			$\pm 15\%$	
	Carrier detect threshold, off-	on <sup>§</sup>		- 45.5		-43	-45.5		-43	dBm
	Carrier detect threshold, on-o		- 48		-45.5	- 48		-45.5	dBm	
	Carrier detect hysteresis			2.5	2.8		2.5	2.8		dBm

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

<sup>†</sup>All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25 °C$ .

 $^{\pm}$ Bias distortion is the departure from a 50% duty cycle when a series of alternating mark and space tones is received. <sup>§</sup>This is the threshold with the CDL input properly adjusted.

#### switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

DADAMETED		1	CM3105J	E	TCM3105JL			LINIT
PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNH
	RX = 600 or 1200 b/s	12		25	12		25	
td(off-on) Carrier detect off-to-on delay time	RX = 5, 75, or 150 b/s	48		80	48		80	ms
	RX = 600 or 1200 b/s	12		20	12		20	
td(on-off) Carrier detect on-to-off delay time	RX = 5, 75, or 150 b/s	48		75	48		75	ms
Transmit frequency deviation from assignment	1 4 4 2 2 6 MUL					. 1		Ц.
(see Table 1)	Clock = 4.4336 MHz	±I			± 1			HZ

<sup>†</sup>All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25 °C$ .





TEXAS INSTRUMENTS

#### **PRINCIPLES OF OPERATION**

The TCM3105 FSK modem is made up of four functional circuits. The circuits are the transmitter, the receiver, a carrier detector, and control and timing (See Figure 1).



FIGURE 1. TCM3105 SYSTEM PARTITIONING

#### transmitter

The transmitter comprises a phase coherent FSK modulator, a transmit filter, and a transmit amplifier. The modulator is a programmable frequency synthesizer that drives the output frequencies by variable division of the oscillator frequency (4.4336 MHz). The division ratio is set by the states of the Transmit/Receive Standard input (TRS), the Bit Rate Select inputs (TXR1 and TXR2), and the Digital Data input (TXD).

A switched-capacitor low-pass filter limits the harmonics and noise outside the transmit band and the characteristics of this filter are set by the frequency select inputs as previously described. The harmonics introduced by the transmit filter clock are removed by a continuous low-pass filter.

The transmitter output level varies with power supply voltage and so must be compensated in the 2-wire to 4-wire converter to give a constant output level to the line.

#### receiver

A continuous low-pass anti-aliasing filter is followed by the receive amplifier, which automatically controls the gain to give a constant output level from the receive filter. The receive filter limits the bandwidth of the signal presented to the demodulator, reducing out-of-band interference, and has very high rejection of the transmit channel frequencies. These are typically present at much higher levels than the received signal.

The group delay equalizer is a switched-capacitor network that compensates the delay introduced by the receive filter and the network. The output from the equalizer is then limited to give an FSK modulated squarewave that is presented to the demodulator.

The demodulator is an edge-triggered multivibrator that triggers off positive and negative going edges. The output of the demodulator is, therefore, a stream of constant-length pulses at a frequency that is double the frequency of the limited input signal. The dc component of this signal is proportional to the received frequency and is extracted by a switched-capacitor, low-pass, post-demodulator filter.

The variation of dc level with received frequency is presented to a comparator that slices at a level externally fixed by the RXB bias adjustment pin. This voltage depends on received bit rate and internal offsets. The comparator output is then the received data at the RXD output.



#### carrier detect

The carrier detect circuits comprise an energy detector and digital delay. The energy detector compares the total signal level at the output of the receive filter to an externally set threshold level on the CDL input. The comparator has a 2.5-dB hysteresis and a delay to allow for momentary signal loss and to prevent oscillation. The output of the detector is available on the CDT pin where a high level indicates that a carrier is present. The data output is clamped to a MARK condition when the carrier detect output switches off at the end of transmission.

#### control and timing

An on-chip oscillator runs from an external 4.4336-MHz crystal connected between the OSC1 and OSC2 pins or an external signal driving OSC1. A clock signal equal to 16 times the highest selected bit rate (transmit or receive) is available on the CLK output.

The single-supply rail means that all analog functions are referenced to an internally generated reference. All analog inputs and output must be ac coupled.

#### transmit and receive modes

The various modes of operation of the TCM3105 are given in Table 1. The data convention is that a logic high is a mark and a logic low is a space.



STANDARD	TRS	TXR1	TXR2	TRANSMITTED BAUD RATE	RECEIVED BAUD RATE	TRANSMIT FREQUENCY ASSIGNMENTS (Hz)	RECEIVE FREQUENCY ASSIGNMENTS (Hz)	CLK FREQUENCY (kHz)
	L	L	L	1200	1200	M 1300 S 2100	M 1300 S 2100	19.11
	н	L	L	1200	75	M 1300 S 2100	M 390 S 450	19.11
	L	L	н	600	75	M 1300 S 1700	M 390 S 450	9.56
CCITT V.23	н	L	н	600	600	M 1300 S 1700	M 1300 S 1700	9.56
	L	н	L	75	1200	M 390 S 450	M 1300 S 2100	19.11
	н	н	L	75	600	M 390 S 450	M 1300 S 1700	9.56
	L	н	н	75	75	M 390 S 450	M 390 S 450	1.19
	CLK	L	L	1200	1200	M 1200 S 2200	M 1200 S 2200	19.11
	CLK/8	Ļ	н	1200	150	M 1200 S 2200	M 387 S 487	19.11
	CLK/8	L	н	1200	5	M 1200 S 2200	M 387 S 0	19.11
BELL 202	CLK	н	L	150	1200	M 387 S 487	M 1200 S 2200	19.11
	CLK	н	н	150	150	M 387 S 487	M 387 S 487	2.39
	CLK† H†	н† Н†	<u></u> L† Н†	5	1200	M 387 S 0	M 1200 S 2200	19.11
	н	н	н	Transmit Disabled	1200	Transmit Disabled	M 1200 S 2200	19.11

TABLE 1. MODES OF OPERATION

H = high level, L = low level

<sup>†</sup>In these modes, the modulation is controlled by the TRS and TXR2 pins. TXD is tied high.





FIGURE 2. TYPICAL SYSTEM CONFIGURATION





FIGURE 3. TELEPHONE LINE INTERFACE CIRCUIT





FIGURE 4. SIMPLIFIED TELEPHONE LINE INTERFACE CIRCUIT





D2729, NOVEMBER 1983-REVISED APRIL 1988

- Per-Channel-Programmable Single-Chip Subscriber-Line-Control Circuit (SLCC)
- Programmable TX and RX Gain
- Digital Inputs and Outputs are Compatible with TTL Levels
- ± 5 V Power Supplies
- Software-Selectable External Balance Networks
- On-Off Hook Detection, Ring Trip
- TCM4205A Provides Control of the Three Auxiliary Relays and Ground Start Supervision
- Serial Interface to Microprocessor
- High-Reliability Silicon-Gate CMOS Technology
- TCM4207A Uses a Flux Canceling Technique that Allows Use of a Smaller Transformer

#### description

The TCM4204A, TCM4205A, and TCM4207A are subscriber-line-control circuits (SLCC) designed to provide all the functions of a complete voice-band PCM channel when used in conjunction with appropriate codec and filter circuits. The TCM4205A enhancement of the TCM4204A brings out two additional relay control pins (AUX2) and (AUX3), an external reference for ground-start applications (GS REF), and a pin for control of an external power supply (PWRU). The TCM4207A replaces BAL2 with a filtered analog output (SUPOT) that can be used in flux canceling applications.

The primary applications for these devices include:

Transmission Systems and Switching Systems 2-Wire Interface 4-Wire Interface

Subscriber Line Concentrators

These devices are characterized for operation from 0°C to 70°C.

#### TCM4204A, TCM4207A . . . J PACKAGE (TOP VIEW) RX0 + 12 23 TXOT RXO - 13 22 TXI + ANLG GND 21 T T XI -BALOT 15 20 TXFB RXIN 19 BALO 18 BAL1 CLKM 7 R/W 18 17 BAL2/SUPOT\* CELD 16 SUP --DATA 1/0 10 15 SUP + 14 RNGR AUX1 [11 13 CLKS DGTL GND 112

\*BAL2 for TCM4204A, SUPOT for TCM4207A

#### TCM4205A . . . J PACKAGE (TOP VIEW)

VssE	ſī	U28	þ	VDD	)
RXO + [	2	27		TXC	ЪТ
RXO – [	3	26		тхі	+
ANLG GND	4	25		TXI	
BALOT 🗌	5	24		TXF	В
RXIN 🗌	6	23		BAL	0
CLKM [	7	22		BAL	1
R/W [	8	21		BAL	2
CE [	9	20		GS	REF
DATA I/O [	10	19		SUP	
AUX1 [	11	18		SUP	+
AUX2	12	17		PWF	٦U
AUX3 🗌	13	16		RNG	R
DGTL GND	14	15		CLK	s
	_				



Caution. These devices have limited built-in gate protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Taxas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



#### analog section

Separate Programmable Attenuators: 63 steps covering a 12.6-dB range in 0.2-dB steps 6-dB Differential RX amplification for driving a 900-ohm load to a peak of 3.2 V Software-selectable external balance networks. Electronic 2-wire to 4-wire conversion. Software-controlled analog loopback

Separate RX and TX paths allow true 4-wire operation.

#### supervision

Normal loop-start and/or ground-start supervision Ring trip supervision Supervision function provided with minimal, low cost external components.

#### digital interface

Simple four-pin serial interface provides easy-to-use microprocessor interface. Clocks can be any of the standard PCM clock frequencies. Power fault detection lets user know when RAM has been affected by a supply fault.

#### software control

Up to three external balance networks Transmit and receive attenuators Power down, standby, voice, or loopback modes of operation Ring relay and up to three auxiliary relays.

#### system block diagram









		PIN				
NAME	TCM4204A	TCM4205A	TCM4207A	DESCRIPTION		
ANLG GND	4	4	4	Analog ground		
AUX1	11	11	11			
AUX2		12		Latched digital outputs for relay control		
AUX3		13				
BALO	19	23	19			
BAL1	18	22	18	Analog input to balance network selection		
BAL2	17	21				
BALOT	5	5	5	A buffered form of the RX signal for application to the external balance network		
CE	9	9	9	Chip enable. Activated by a logic low input.		
CLKM	7	7	7	Digital clock input that advances the pointer counter of the digital		
				storage unit (DSU) allowing the information in the DSU to be		
				accessed. When $R/\overline{W}$ and $\overline{CE}$ are low, information on the		
				DATA I/O pin is latched into the DSU by the falling edge of CLKM.		
CLKS	13	15	13	A continuous clock input (from 1.536 to 2.048 MHz) used for internal		
				logic. This signal is not synchronous with any other signal.		
DATA I/O	10	10	10	Digital data input/output. When $\overline{CE}$ is low and $R/\overline{W}$ is high, the		
				DATA I/O pin is in the output mode. When $\overline{\text{CE}}$ is low and $\text{R}/\overline{\text{W}}$ is		
				low, the DATA I/O pin is in the input mode. When $\overline{CE}$ is high, the		
				DATA I/O pin is in the high-impedance state.		
DGTL GND	12	14	12	Digital ground		
GS REF		20		Analog reference voltage input used for ground start supervision.		
PWRU		17		Decoded digital output of Mode Control used to control an external		
				power supply.		
RNGR	14	16	14	Latched digital output to control the ring relay. The output turns off		
				(low) when off-hook is detected, but the controller must program		
				the ring bit low to ensure that the output remains low.		
RXIN	6	6	6	Analog input to the receive section		
RXO+	2	2	2	Complementary analog output of the receive amplifier		
RXO –	3	3	3			
R/₩	8	8	8	Digital input control for the direction of response of the digital		
				storage unit. A logic high on $R/\overline{W}$ sets the DSU to transmit		
				information. A logic low on $R/\overline{W}$ enables the DSU to receive		
				information.		
SUP+	15	18	15	Differential analog supervision inputs. Inputs to SUP + and SUP -		
SUP -	16	19	16	are used to detect off-hook status during normal and ringing		
				supervision.		
SUPOT			17	Filtered supervisory analog output		
TXFB	20	24	20	Feedback out of TX input amplifier		
TXI+	22	26	22	Analog differential inputs to TX input amplifier		
TXI –	21	25	21			
тхот	23	27	23	Analog output of TX output amplifier		
V <sub>DD</sub>	24	28	24	Supply voltage (5 V ± 5%)		
VSS	1	1	1	Supply voltage (-5 V ±5%) referenced to ANLG GND		

2-144

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>DD</sub>
Supply voltage, V <sub>SS</sub>
Input/output voltage: digital
analog
Operating free-air temperature range 0°C to 70°C
Storage temperature range

#### recommended operating conditions

		MIN	MAX	UNIT		
Supply voltage, VDD (see No	te 1)	4.75	5.25	V		
upply voltage, V <sub>SS</sub> (see Note 2) -4.75 -5.25						
High-level input voltage, V <sub>IH</sub> 2.4						
Low-level input voltage, VIL	out voltage, VIL 0.8					
DC voltage at either supervisi	ion input (SUP+ or SUP-)		± 2.5	V		
SUPOT voltage			± 3	V		
DC offset voltage at analog in		±25	mV			
DC offset voltage at transmit		±25	mV			
	BALOT, TXOT, SUPOT, TXFB		25			
Load capacitance, CL	RXO+, RXO-		100			
Lood maintanan Ri	BALOT, TXOT, SUPOT, TXFB	5	100	kΩ		
Load resistance, RL	RXO+, RXO-	300		Ω		
Rise time (any logic input), tr			100	ns		
Fall time (any logic input), tf			100	ns		
Clock frequency fCLKS	1.536	2.048	MHz			
Operating free-air temperature	е, Тд	0	70	°C		

NOTES: 1. Reference is to DGTL GND and ANLG GND.

2. Reference is to ANLG GND.



#### static electrical characteristics over recommended operating free-air temperature range, $V_{DD} = 5 V$ , $V_{SS} = -5 V$ (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT		
∨он	High-level output voltage		$I_{OH} = -0.4 \text{ mA}$	4.6			V		
VOL	Low-level output voltage		I <sub>OL</sub> = 1.6 mA			0.4	V		
	Differential voltage between VDD and VSS required to initiate POR (power-on-reset)								
			$dV_{DD}/dt > 1 V/ms$	6		8	v		
	initiate POR (power-on-reset)								
	Differential voltage between		Voice mode, SUP – at DGTL GND	20	0	25			
	Differential voltage between SUP+ and SUP- required to initiate off-hook condition		DSU bit 23 high	- 20	U	25	m\/		
			Standby and power-down mode,	20	E0	100			
	Initiate off-flook condition		SUP- at DGTL GND	,20	50	100			
		SUP+,	$V_{I} = 3 V$			1			
	SUP-		$V_{i} = -3 V$			- 1			
		RXIN,							
I	Input ourrent analog	TXI+,	$V_{I} = 5 V$			1			
"	input current, analog	TXI-,					μΑ		
		BALO,							
	BA		$V_{I} = -5 V$			- 1			
ЧΗ	IH High-level input current		$V_{I} = 5 V$			1	μA		
μL	Low-level input current		$V_{I} = 0$			- 1	μA		
lou H	High lavel evenue eveneet	digital	V <sub>OH</sub> = 2.5	- 1.6			<b>m A</b>		
юн	High-level output current digita		V <sub>OH</sub> = 0 (continuous)	- 10			IIIA		
		digital	$V_{OL} = 2.5 V$	1.6			m۸		
UCL	Low-level output current	data	$V_{OL} = 5 V$ (continuous)	55					
		TYOT	Loopback mode,			+ 50			
		1701	TXI+/TXI- at ANLG GND			± 50			
	Analog output	TXFB	TXI+ at ANLG GND,TXI- tied to TXFB, Loopback mode			± 25	m\/		
	offset voltage	RXO+	Voice mode, RXIN at ANLG GND			± 75			
		RXO-	Voice mode, RXIN at ANLG GND			±75			
		SUPOT	SUP + and SUP - at ANLG GND		220				
	Passiva autnut da laakaa	•	Standby or power-down mode,						
	neceive output uc leakag	e	RXO + connected to RXO – through			± 20	μA		
	current (See Note 3)		a 600 Ω resistor						
			On hook, power-down mode			3			
	Supply surrent		On hook, voice mode			9	mA		
סטין	IDD Supply current		Off hook, power-down mode			6			
			Off hook, voice mode			13			
			On hook, power-down mode			- 3			
100	Supply ourrest		On hook, voice mode			- 9	]		
'SS	Supply current		Off hook, power-down mode			- 6			
			Off hook, voice mode			- 13			

<sup>†</sup>All typical values are at  $V_{DD} = 5 V$ ,  $V_{SS} = -5 V$ ,  $T_A = 25 °C$ . NOTE 3: If used with a center-tapped transformer (with center tap connected to GND), the output leakage current will increase.



#### dynamic characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMET	ER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
	Receive output dynamic range (RXO + , RXO – )		Input to RXIN = $-75$ dBm to 3 dBm, R <sub>L</sub> = 900 $\Omega$ to ANLG GND, Receive channel attenuator set to code 100111 (0 dB), f = 1.02 kHz	-74 to 3	- 75 to 3.1		dBm
	Receive out; range (BALC	put dynamic )T)	Input to RXIN = $-75$ dBm to 3 dBm, R <sub>L</sub> = 5 k $\Omega$ to ANLG GND, Receive channel attenuator set to code 100111 (0 dB), f = 1.02 kHz	- 74 to 3	- 75 to 3.1		dBm
	Transmit output dynamic range (TXOT) Transmit output dynamic range (TXFB)		Loopback mode, Input = $-75$ dBm to 3 dBm. $R_L = 5 k\Omega$ to ANLG GND, Transmit channel attenuator set to code 111111 (0 dB), f = 1.02 kHz	– 74 to 3	- 75 to 3.1		dBm
			Input = $-75$ dBm to 3 dBm, R <sub>L</sub> = 5 k $\Omega$ to ANLG GND, Transmit input amplifier set for unity gain, Transmit attenuator set to 0 dB, f = 1.02 kHz	- 74 to 3	– 75 to 3.1		dBm
	Supervision dynamic ran	output ge (SUPOT)	Input to SUP + = 75 mV to 750 mV (rms), SUP - at ANLG GND, RL = 100 k $\Omega$ to ANLG GND, f = 5 Hz	- 14 to 6	– 13.8 to 6.2		dBm
	Frequency response of supervision circuits	0 to 10 Hz 16.6 Hz 15 Hz to 65 66 Hz or greater	SUP – at ANLG GND, Input to SUP + = – 10 dBm0 <sup>‡</sup> , f <sub>clock</sub> = 2.048 MHz			8 - 45 - 30 - 40	dB
Ci	Input capacitance	Data All others	CE high			14 7.5	pF
td(POR)	Delay time t	o power-on reset	V <sub>DD</sub> -V <sub>SS</sub> switched from 10 V to 6 V	100		200	ns
zi	Z <sub>i</sub> Input impedance, (any input or I/O)			1			MΩ
Zo	Output	Digital outputs TXOT, BALOT, TXFB	$I_0 = -200 \ \mu A$			100 50	Ω
	mpedance	SUPOT				1	kΩ
		RXO+, RXO-	Voice mode, $I_0 = -10 \ \mu A$		1	3	Ω

<sup>†</sup>All typical values are at V<sub>DD</sub> = 5 V, V<sub>SS</sub> = -5 V, T<sub>A</sub> = 25 °C. <sup>‡</sup>O dBmO is the zero-reference point of the channel under test. This corresponds to a voltage of 1520 mV (rms) on inputs and outputs, with attenuators set for 0 dB.



# ac characteristics — half channel $^{\dagger}$ over recommended ranges of supply voltage and operating free-air temperature

PARAMETER	TEST CON	MIN	MAX	UNIT	
	50 Hz to 200 Hz	$R_L = 900 \Omega$ to ANLG GND,	-0.2	0.2	
Frequency response	200 Hz to 300 Hz	$V_{I} = 0 \text{ dBm0},$	-0.1	0.1	dB
	300 Hz to 4 kHz	Ref = 1.020 kHz	-0.05	0.05	
	$V_i = 0, -10,$	$R_{\rm I} = 900 \Omega$ to ANLG GND.	-0.05	0.05	
Level (gain) tracking	– 20, – 30 dBm0	f = 1.020  kHz			dB
	$V_i = -40, -50 \text{ dBm0}$	1.0202	-0.1	0.1	
Idle channel noise	· · · ·	$R_L = 900 \Omega$ to ANLG GND		8	dBrnc0
	$V_i = 0 \text{ dBmO to} - 30 \text{ dBmO}$	$R_L = 900 \Omega$ to ANLG GND		- 50	
Total distortion	$V_i = -30 \text{ dBmO to} -40 \text{ dBmO}$			- 45	dB
	$V_i = -40 \text{ dBmO to} -50 \text{ dBmO}$	1 = 1.020 kHz		- 40	
Total harmonic distortion	$V_i = 3 \text{ dBm0}, f = 1.020 \text{ kHz}$			- 55	dB
Phase Delay time	1 kHz			20	
(carrier)	1.8 kHz			20	μ5
	500 Hz to 600 Hz		30		
Absolute delay time	600 Hz to 1 kHz		20	]	
Absolute delay time	1 kHz to 2.6 kHz		10	μs	
	2.6 kHz to 2.8 kHz			30	
	600 Hz to 1 kHz			±0.1	
Departure from	1 kHz to 1.3 kHz			±0.05	]
linear phase	1.3 kHz to 2.3 kHz			±0.05	]
intear phase	2.3 kHz to 2.7 kHz			+0.04	rad
			-	- 0.05	
	2.7 kHz to 3.1 kHz			±0.1	L
Supply-voltage	50 Hz to 4 kHz	V <sub>DD</sub> changing 200 mV p-p	- 4		dB
sensitivity		VSS changing 200 mV p-p			
(see Note 4)	4 kHz to 50 kHz	VDD changing 200 mV p-p		- 25	
1000 1000 17		VSS changing 200 mV p-p		- 25	1

<sup>†</sup>Transmit channel is tested with input amplifier set for unity gain. Receive and transmit attenuators are set to 0 dB.

NOTE 4: The receiver supply-voltage sensitivity is the differential RXO + -to-RXO - noise referenced to supply noise. It is assumed that the feed transformer will reject common-mode RXO + /RXO - noise and, therefore, the common-mode supply-voltage sensitivity is not specified.



2

## system characteristics over recommended ranges of supply voltage and operating free-air temperature (see Figures 9 and 10)

PARAMETER	FREQUENCY RANGE	TEST CONDITIONS	MIN MAX	UNIT	
	200 Hz to 500 Hz		- 25		
Return loss	500 Hz to 1 kHz	7. 000.0 0.0 0.5	- 35	dB	
(see Note 5)	1 kHz to 2.5 kHz	$2L = 900 \Omega + 2.2 \mu P$	- 40		
	2.5 kHz to 3.4 kHz		- 35	1	
	200 Hz to 500 Hz		- 25		
Transhybrid loss	500 Hz to 1 kHz	7 000 0 . 0 0 5	- 35		
(see Note 5)	1 kHz to 2.5 kHz	$2L = 900 \Omega + 2.2 \mu F$	- 40		
	2.5 kHz to 3.4 kH		- 35		
	60 Hz to 500 Hz		- 66		
Longitudinal balance (see Note 5)	500 Hz to 1 kHz	2 wire to 1 wire	- 50	dB	
	1 kHz to 4 kHz	2-wire to 4-wire	- 58		
	200 Hz to 4 kHz	4-wire to 2-wire	- 60		

NOTE 5: The return loss, the transhybrid loss, and the longitudinal balance are functions of external components, primarily the battery feed transformer or its functional replacement. The SLCC will not materially change the return loss or the longitudinal balance. The imbalance in transhybrid loss caused by phase or gain errors in the SLCC will be less than those listed.

## SLCC — microprocessor timing requirements over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER	MIN	MAX	UNIT
ta	Access time from CEJ		140	ns
t <sub>c</sub> (CLK)	Clock period for CLKM	2000		ns
t <sub>r</sub> , t <sub>f</sub>	Rise and fall times for CLKM	5		ns
t <sub>v</sub>	Output data valid after CLKM	80		ns
<sup>t</sup> w(CLKH)	Pulse duration CLKM high	550		ns
<sup>t</sup> w(CLKL)	Pulse duration CLKM low	300		ns
<sup>t</sup> en(CLK)	Internal read/write enable after CLKM		250	ns
t <sub>en</sub> (R/W)	Enable time, Input after R/₩↓		250	ns
<sup>t</sup> dis(CE)	Disable time, output after CE1		180	ns
t <sub>su1</sub>	Setup time, CLKM↓ before R/₩↑	50		ns
t <sub>su2</sub>	Setup time, data before CLKM↓ (see Note 6)	180		ns
t <sub>su</sub> 3	Setup time, CE↓ before CLKM↑ (see Notes 7 and 8)	180		ns
	Duty cycle, CLKM (see Note 9)	10	90	%

NOTES: 6. The  $R/\overline{W}$  input must be a logic low.

7. If the user is not interested in reading bit 0,  $t_{su3}$  can be a minimum of 30 ns.

8. The  $R/\overline{W}$  input must be a logic high.

9. As long as the minimum high and low pulse durations are observed, the CLKM duty cycle is tw(CLKH)/[tw(CLKL) + tw (CLKH)].

#### supervision timing characteristics over recommended ranges of operating conditions (see Figure 4)

#### normal loop supervision timing characteristics, fCLKS = 2.048 MHz

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
tPHL	Propagation time high-to-low, hook status bit	Standby mode, SUP - = GND,		75	100	ms
<sup>t</sup> PLH	Propagation time low-to-high, hook status bit	SUP + changing from		60	100	ms
tphl – tplh	Differential propagation time	0 V to 200 mV or from			± 20	ms
t <sub>nr</sub>	Maximum noise rejection duration time	200 mV to 0 V	10			ms

#### ground key/ground start supervision timing characteristics (TCM4205A only)

	PARAMETER	MIN	MAX	UNIT
<sup>t</sup> PHL	Propagation time high-to-low, ground start bit		150	ms
tplh	Propagation time low-to-high, ground start bit		150	ms
tphl – tplh	Differential propagation time		±20	ms
t <sub>nr</sub>	Maximum noise rejection duration time	10		ms

#### ring trip detection timing characteristic

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
	Ping trip detect time	Standby mode, $SUP - = GND$ ,	66		100	
4rt	King the detect time	SUP+ changing from 0 V to 200 mV		55	100	1115

#### microprocessor internal polling timing requirement

PARAMETER	MIN	MAX	UNIT
Microprocessor polling interval		100	ms

 $^\dagger All$  typical values are at V\_DD = 5 V, V\_SS = -5 V, T\_A = 25 °C.

#### PRINCIPLES OF OPERATION

#### mode control

The SLCC can be forced into one of four modes by the microprocessor (see Figure 1 for mode states and Table 1 for the recommended mode control sequence). The mode control functions are as follows:

Voice operation - All circuits powered up. PWRU output pin is set high.

Power down — Audio circuits are powered down, supervisory circuits are powered up, and the PWRU output pin is set low.

Loopback — Normal balance circuit is interrupted allowing the transmit output to follow the receive input. All other circuits are powered up.

Standby — Audio circuits are powered down, supervisory circuits are powered up, and the PWRU output pin is set high. The internal power-on reset (POR) circuit sets the SLCC to this mode at power up.

#### TABLE 1. RECOMMENDED MODE CONTROL SEQUENCE

BITS	FUNCTION	
AB		
LH	Power Down	
LL	Standby	
ΗL	Voice	
нн	Loopback	



2

#### PRINCIPLES OF OPERATION



FIGURE 1. MODE CONTROL STATE DIAGRAM

#### internal power-down states

The internal power down states are the standby mode and the power-down mode. The only difference between the two states is the level of the PWRU output. In the standby mode, PWRU is set high and in the power-down mode, PWRU is set low. The PWRU output can be used to control an external dc-to-dc converter for floating constant-current-feed applications or to drive a status indicator.

#### standby mode

- 1. All analog functions except supervision and all logic functions except microprocessor interface and registers are powered down.
- 2. PWRU output is set high.

#### power-down mode

- 1. All analog functions except supervision and all logic functions except microprocessor interface and registers are powered down.
- 2. PWRU output is set low.



2

#### PRINCIPLES OF OPERATION

#### digital control and microprocessor interface

The data storage unit contains 24 bits of  $R/\overline{W}$  (Read/Write) and RO (Read Only) data. The  $R/\overline{W}$  data is used to control attenuation, balance, relay selection, and mode of operation. The RO data provides supervisory status information.

The microprocessor uses the  $\overline{CE}$ , DATA I/O, R/ $\overline{W}$ , and CLKM input lines to control and time access to the data. When  $\overline{CE}$  is toggled from high to low, the serial data sequence is started at bit 0 and the pointer may be sequenced through the 24 data bits. The pointer is advanced by low-to-high transitions of CLKM. In addition,  $\overline{CE}$  enables the read and write functions. When  $\overline{CE}$  is high, the DATA I/O pin is in the high-impedance state, and the CLKM and R/ $\overline{W}$  inputs are ignored.

 $R/\overline{W}$  determines whether DATA is an input or an output. When  $R/\overline{W}$  is high, DATA I/O is an output and can be read. When  $R/\overline{W}$  is low, DATA I/O is an input and can be written.

CLKM has another important function. CLKM must be high for a minimum time defined by  $t_{en}$ (CLK) to write data to the DATA I/O pin. It is during this time that all the internal gates get set up to receive the data latched in by the falling edge of CLKM.

#### microprocessor timing for read operation (see Figure 2)

During the read operation,  $\overline{CE}$  goes low and sets the data storage unit (DSU) pointer to bit 0. The setup time ( $t_a$ ) must pass before bit 0 appears on the DATA I/O line. To advance the DSU pointer, a positive transition of CLKM is needed. CLKM can be raised after the appropriate setup time ( $t_{su}$ 3). The pointer is then advanced to bit 1. Following this positive transition of CLKM, an internal setup time,  $t_{en}$ (CLK), must pass before the correct data from bit 1 appears on DATA I/O. Between this time and the next positive transition of CLKM, the data at bit 1 can be read. The next transition of CLKM advances the pointer to bit 2. Following the internal setup time, the data at bit 2 appears on the DATA I/O line. The time available for reading bit 2 is determined, in this case, by  $\overline{CE}$  also going high. The DATA I/O line now goes back to the high impedance state. The time required for this to occur is given by  $t_{dis}(\overline{CE})$ .

#### microprocessor timing for write operation (see Figure 3)

In this case, we have to assume  $\overline{CE}$  has been low for a long time if we are to look at the N clock edge for CLKM. R/ $\overline{W}$  starts out high and, after  $t_{en}(CLK)$  elapses, goes low. DATA I/O starts out as an output, while R/ $\overline{W}$  is high, which is connected to bit N-1. When CLKM goes high, the pointer is advanced to bit N. R/ $\overline{W}$  can go low after  $t_{en}(CLK)$ . DATA I/O is converted to an input after  $t_{en}(R/\overline{W})$ . NOTE: In addition to R/ $\overline{W}$  being low, CLKM must be high during the time DATA I/O is changing from output to input. Following this time, the data on DATA I/O is valid. CLKM can go low and clock the data into bit N after the minimum setup time, ( $t_{su}_2$ ). The data just clocked in to bit N can be read if R/ $\overline{W}$  is now raised. R/ $\overline{W}$  can be raised after ( $t_{su}_1$ ). Following data valid time ( $t_v$ ), the data can be read at bit N.



#### PRINCIPLES OF OPERATION

BIT NUMBER	FUNCTION	DATA TYPE	POWER ON RESET
0	On/Off Hook	RO	Х
- 1	Ground Start	RO	х
2	Power Fault	R/W	н
3	Ring Relay	R/W	L
4	AUX1 Relay	R/₩	L
5	AUX2 Relay	R/W	L
6	AUX3 Relay	R/W	L
7	Mode Control A	R/W	L
8	Mode Control B	R/W	Ł
9	Rx Atten Bit 5 (MSB)	R/₩	L
10	Rx Atten Bit 4	R/W	L
11	Rx Atten Bit 3	R/W	L
12	Rx Atten Bit 2	R/W	L
13	Rx Atten Bit 1	R/W	L
14	Rx Atten Bit 0 (LSB)	R/W	L
15	Tx Atten Bit 5 (MSB)	R/W	L
16	Tx Atten Bit 4	R/W	L
17	Tx Atten Bit 3	R/W	L
18	Tx Atten Bit 2	R/W	L
19	Tx Atten Bit 1	R/W	L
20	Tx Atten Bit 0 (LSB)	R/W	L
21	Balance Select A	R/W	L
22	Balance Select B	R/W	L
23	Supervisor Reset	R/W	L

#### TABLE 2. REGISTER MAP

#### attenuator characteristics

Both attenuators have identical characteristics but are separately controlled. The characteristics of the attenuators are as follows:

- 1. 63 steps (reference Table 3)
- 2. Receiver range of 4.8 dB gain to -7.8 dB loss (differential)
- 3. Transmitter range of 0 dB to -12.6 dB loss
- 4. Step size of 0.2 dB typical
- 5. The accuracy of any attenuator setting is  $\pm 1$  step size.

#### lead options

The TCM4204A (24-pin constant-voltage option) is designed to provide the minimum set of features required by the largest proportion of world-wide needs. The TCM4204A has the following:

- 1. Three separate external balance networks
- 2. Two relay outputs (TTL); one output dedicated to ring and one auxiliary output.

The TCM4205A (28-pin ground-start option) has the following:

- 1. Three separate external balance networks
- 2. Four relay outputs (TTL); one dedicated to ring and three auxiliary outputs
- 3. An input to set the ground-start trip level.

The TCM4207A (24-pin flux-canceling option) has the following:

- 1. Two separate external balance networks
- 2. Two relay outputs (TTL); one output dedicated to ring and one auxiliary output
- 3. One filtered analog output (16.6 Hz at CLKS = 2.048 MHz) that is an analog representation of the dc voltage (< 10 Hz) between the supervisory inputs.



ATTENUA	TOR CODE	TRANSMIT'	RECEIVE
DECIMAL	BINARY	CHANNEL	CHANNELT
0	000000	– 12.6 dB	– 7.8 dB
1	000001	- 12.4 dB	- 7.6 dB
2	000010	– 12.2 dB	- 7.4 dB
3	000011	– 12.0 dB	– 7.2 dB
4	000100	- 11.8 dB	- 7.0 dB
5	000101	– 11.6 dB	-6.8 dB
6	000110	- 11.4 dB	-6.6 dB
1	000111	- 11.2 dB	- 6.4 dB
8	001000	- 11.0 dB	- 6.2 dB
9	001001	- 10.8 dB	- 6.0 dB
10	001010	- 10.6 dB	- 5.8 dB
11	001011	- 10.4 dB	- 5.6 dB
12	001100	- 10.2 dB	- 5.4 dB
13	001101	- 10.0 dB	- 5.2 dB
14	001110	-9.8 dB	- 5.0 dB
15	001111	-9.6 dB	-4.8 dB
16	010000	-9.4 dB	-4.6 dB
10	010001	- 9.2 dB	-4.4 dB
10	010010	-9.0 dB	-4.2 08
19	010011	- 8.8 dB	- 4.0 dB
20	010100	-8.0 08	-3.8 dB
21	010101	- 6.4 GB	- 3.6 dB
22	010110	-8.2 dB	- 3.4 dB
23	011000	-8.0 08	- 3.2 dB
24	011000	- 7.8 dB	- 3.0 dB
25	011001	- 7.6 dB	- 2.8 dB
20	011010	- 7.4 dB	- 2.0 dB
27	0111100	- 7.2 dB	- 2.4 dB
20	011100	- 7.0 dB	-2.2 db
20	011110	-0.8 08	- 2.0 dB
31	011111	- 6.6 dB	-1.6 06
32	100000	- 0.4 dB	- 1.0 dB
33	100001	= 6.0 dB	- 1.2 dB
34	100010	-58 dB	- 1.2 dB
35	100011	= 5.6 dB	-08 dB
36	100100	-5.4 dB	-0.6 dB
37	100101	-5.2 dB	-0.4 dB
38	100110	-5.0 dB	-0.2 dB
39	100111	-4.8 dB	0.0 dB
40	101000	-4.6 dB	+0.2 dB
41	101001	-4.4 dB	+0.4 dB
42	101010	-4.2 dB	+0.6 dB
43	101011	-4.0 dB	+0.8 dB
44	101100	- 3.8 dB	+ 1.0 dB
45	101101	- 3.6 dB	+ 1.2 dB
46	101110	- 3.4 dB	+ 1.4 dB
47	101111	- 3.2 dB	+ 1.6 dB
48	110000	- 3.0 dB	+ 1.8 dB
49	110001	- 2.8 dB	+ 2.0 dB
50	110010	- 2.6 dB	+ 2.2 dB
51	110011	- 2.4 dB	+ 2.4 dB
52	110100	- 2.2 dB	+ 2.6 dB
53	110101	– 2.0 dB	+ 2.8 dB
54	110110	~ 1.8 dB	+ 3.0 dB
55	110111	- 1.6 dB	+ 3.2 dB
56	111000	- 1.4 dB	+ 3.4 dB
57	111001	– 1.2 dB	+ 3.6 dB
58	111010	- 1.0 dB	+ 3.8 dB
59	111011	-0.8 dB	+4.0 dB
60	111100	-0.6 dB	+4.2 dB
61	111101	-0.4 dB	+4.4 dB
62	111110	-0.2 dB	+4.6 dB
63	1 111111	0.0 dB	+4.8 dB

### TABLE 3. ATTENUATOR CODES

<sup>†</sup>Transmit input amplifier set for unity gain.

<sup>‡</sup>Output measured differentially across RXO + and RXO - .





#### FIGURE 3. SLCC - MICROPROCESSOR TIMING REQUIREMENTS FOR WRITE OPERATION

NOTES: 7. If the user is not interested in reading bit 0, t<sub>su3</sub> can be a minimum of 30 ns.

10. The DATA pin is an input, an output, or in a high-impedance state. When CE is low, the DATA pin will be either an input or an output depending upon the condition of R/W. When R/W is high and CE is low, the DATA pin is an output that a microprocessor can poll. When R/W is low and CE is low, the DATA pin is an input. Dashed lines on the DATA pin is coming from the SLCC. Solid lines on the DATA signal indicate that the data on the DATA pin is coming from the system. Each time the CE input goes low, the bit pointer is reset to bit zero. All rise and fall times are assumed to be 20 ns or less; therefore, timing requirements are shown referenced to 50% of the rising or falling slope of the waveform. A write operation can only be performed when CLKM is high. When CLKM is low, only a read operation can be performed.


## TCM4204A, TCM4205A, TCM4207A SUBSCRIBER LINE CONTROL CIRCUITS



## TCM4204A, TCM4205A, TCM4207A SUBSCRIBER-LINE-CONTROL CIRCUITS



Typically,  $R = 600 k\Omega$ 

#### FIGURE 6. TCM4204A, TCM4205A SLCC STANDARD SUBSCRIBER LINE

NOTES: 11. All resistors should have tolerances of  $\pm 1\%$  or better.

12. If the battery-feed transformer is center tapped on the SLCC side, it is recommended that the center tap be left disconnected.



## TCM4204A, TCM4205A, TCM4207A SUBSCRIBER:LINE-CONTROL CIRCUITS



#### **TYPICAL APPLICATION DATA (see Notes 11 and 12)**





NOTES: 11. All resistors should have tolerances of  $\pm 1\%$  or better.

12. If the battery-feed transformer is center tapped on the SLCC side, it is recommended that the center tap be left disconnected.



2

## TCM4204A, TCM4205A, TCM4207A SUBSCRIBER-LINE-CONTROL CIRCUITS



NOTES: 11. All resistors should have tolerances of ±1% or better. 12. If the battery-feed transformer is center tapped on the SLCC side, it is recommended that the center tap be left disconnected.



## TCM4204A, TCM4205A, TCM4207A SUBSCRIBER-LINE-CONTROL CIRCUITS



SIGNAL LEVEL AT 000 O	A 000000 000 0	DIFFERENTIAL RMS	SINGLE ENDED
SIGNAL LEVEL AT 900 SZ	ACR033 900 32	RXO+, RXO	RXO+, RXO-
6 dBmo	1.8 Vrms	5.34 Vrms	+3.78 Vpp
0 dBmo	0.95 Vrms	2.68 Vrms	+1.89 Vpp
—10 dBmo	0.30 Vrms	0.85 Vrms	+0.60 Vpp
20 dBmo	95 mVrms	0.27 Vrms	+189 mVpp
-30 dBmo	30 mVrms	85 mVrms	+60 mVpp
-40 dBmo	9.5 mVrms	27 mVrms	+18.9 mVpp
60 dBmo	950 µVrms	2.7 mVrms	+1.89 mVpp
-80 dBmo	95 μVrms	270 µVrms	+189 µVpp

450 Ω ZT/2

FIGURE 11. SIGNAL LEVELS, 2W SIDE



D2650, NOVEMBER 1982-REVISED OCTOBER 1984

U16 TONE OUT

14 ROW 1

13 ROW 2

12 ROW 3 11 ROW 4

9 TCOL 4

10 MUTE OUT

15 SINGLE-TONE ENABLE

N DUAL-IN-LINE PACKAGE

(TOP VIEW)

COL 1 13

COL 2 14

COL 3 15

OSC IN 7

OSC OUT 18

Vss 🛛 6

- Low-Cost TV Color-Burst Crystal Sine-Wave Input Produces Highly Accurate and Stable Tones
- Device Powered Directly by Telephone or Small Batteries
- Keyboard or Electronic Input Capability
- Dual-Tone and Single-Tone Capability
- Minimal Standby Power Requirement
- Total Harmonic Distortion Meets EIA Standard RS-470
- PEP3 Processing Available
- Wide Supply-Voltage Range
- Minimal Parts Required
- Single-Tone Production Can be Inhibited
- Auxiliary Switching Outputs: One Bipolar Transistor and One CMOS Gate
- Designed to be Interchangeable with Mostek MK5087



Caution. These devices have limited built-in gate protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### description

The TCM5087 tone encoder is a CMOS integrated circuit designed specifically to generate the dial tones used in dual-tone telephone dialing systems. It requires a sine-wave input normally supplied by a low-cost TV color-burst crystal at 3.579545 MHz to generate eight different audio sinusoidal frequencies. With this input the encoder generates dial tones that are very low in total harmonic distortion and comply with standard Dual-Tone Multi-Frequency (DTMF) specifications without any need for frequency adjustment.

When generating a dual-tone signal, the encoder generates one column tone and one row tone and adds them for its output. The table below presents the frequencies produced by the tone encoder with the 3.579545-MHz TV-crystal signal input. Any deviation in this frequency will be reflected in the frequency output. The tolerance of the crystal is normally 0.02%.

TONE	DTMF STANDARD	ENCODER OUTPUT*	ERROR FROM STANDARD*
	(Hz)	(Hz)	(%)
Row 1	697	701.3	+0.62
Row 2	770	771.4	+0.19
Row 3	852	857.2	+0.61
Row 4	941	935.1	-0.63
Column 1	1209	1215.9	+0.57
Column 2	1336	1331.7	-0.32
Column 3	1477	1471.9	-0.35
Column 4	1633	1645	+0.73

\*Using an input signal from a 3.579545-MHz crystal.



## TCM5087 Tone Encoder

#### operation

#### keyboard and electronic inputs

The specific tone or tones generated are determined by inputs designated  $\overline{\text{ROW}}$  1 through  $\overline{\text{ROW}}$  4 and COLUMN 1 through COLUMN 4. The inputs are normally received from a 2-of-8 DTMF (DPST) keyboard, a Class A (SPST) keyboard, or an electronic circuit. Unlike dynamic or scanned inputs, the static inputs of the TCM5087 do not generate noise. See function table for input and output description.



#### single-tone enable input

This input inhibits the generation of single tones when taken low. All other chip functions remain unchanged. If the input is high or left open, single-tone operation is enabled.

#### transmitter switch output

This output is at high impedance when one or more of the column inputs are active and is high when all column inputs are inactive. The output is the emitter of a bipolar transistor whose collector is at  $V_{DD}$ .

#### mute output

The mute output is high when one or more column inputs are active and is low when all column inputs are inactive.



**EXA** 

INSTRUMENTS POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

#### functional block diagram

INPUT	TONE O	UTPUT		TRANSMITTER SWITCH
COMBINATIONS	PIN 15 <sup>‡</sup> OPEN	PIN 15 <sup>‡</sup> AT V <sub>SS</sub>	MOTE OUTPOT	OUTPUT
0 rows	0	0	1	н
0 columns	0	v	-	
1 row	Row and column	Bow and column	ц	Hi-7
1 column	Now and column	Now and column		111-2
2 or more rows	column	0	н	Hi-7
1 column	column	v	11	1112
1 row	Bow	0	н	Hi-7
2 or more columns	1101			7112
2 or more rows	0	0	н	Hi-7
2 or more columns	0	v		102
0 rows	Column	0	н	Hi-7
1 column	Column	v	11	111-2
0 rows	0	0	ц	Hi-7
2 or more columns	v	. •		111-2
1 or more rows	0	0		н
0 columns	U	Ū	L.	

#### TONE ENCODER FUNCTION TABLE

<sup>†</sup>Row inputs will be active (on) when the input voltage is at a low level ( $V_1 \leq V_{1L}$ ), and column inputs are active at a high input level. Under keyboard control, connecting a row input to a column input activates both.

<sup>‡</sup>Pin 15 is the single-tone disable input.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage VDD (see Note 1)	13.5 V
Input voltage range	$10 V_{DD} + 0.3 V$
Output voltage range0.3 V t	to $V_{DD} + 0.3 V$
Continuous power dissipation at 25 °C free-air temperature (see Note 2)	1150 mW
Operating free-air temperature range	- 30°C to 70°C
Storage temperature range	55°C to 150°C

NOTES: 1. All voltage values are with respect to the VSS terminal.

2. For operation above 25 °C free-air temperature see the Dissipation Derating Curve.



### DISSIPATION DERATING CURVE

## TCM5087 TONE ENCODER

#### recommended operating conditions

		MIN	NOM MAX	UNIT	
Supply voltage, V <sub>DD</sub>		3.5	10	V	
High-level input voltage. Vuu	Row inputs (off)	0.9 V <sub>DD</sub>	VDD		
	All other inputs	0.7 V <sub>DD</sub>	V <sub>DD</sub>	1 *	
Low-level input voltage. Vu	Column inputs (off)	V <sub>SS</sub>	0.1 V <sub>DD</sub>		
	All other inputs	VSS	0.3 V <sub>DD</sub>	1 °.	
Contact resistance between row and column inputs			100	Ω	
Tone-output load resistance Bu	$V_{DD} \le 5 V$		620	Ω	
	$V_{DD} > 5 V$		330	Ω	
Operating free-air temperature, TA		- 30	70	°C	

### electrical characteristics over operating free-air temperature range (unless otherwise noted)

	PARAME	TER	TEST CO	NDITIONS	MIN	түр	MAX	UNIT
	Column or row input resis	tance			. 10			kΩ
	Single-tone-enable input re	esistance to V <sub>DD</sub>	$T_A = 25 ^{\circ}C$		20		100	kΩ
		Mute output	$V_{DD} = 3 V,$	$I_{OH} = 0.2 \text{ mA},$	2			
Vou		wate output	$V_{DD} = 10 V,$	I <sub>OH</sub> = 0.5 mA	9			v
	Transmitter switch	$V_{DD} = 3.5 V,$	$I_{OH} = -15 \text{ mA}$	1.5	2.5		v	
		output	$V_{DD} = 10 V,$	$I_{OH} = -40 \text{ mA}$	8			
V <sub>OL</sub> Low-level output voltage, mute output		mute output	$V_{DD} = 3 V,$	$I_{OL} = -0.2 \text{ mA}$			0.5	V
			$V_{DD} = 10 V,$	$I_{OL} = -0.5 \text{ mA}$			0.5	v
İOL	Off-state current transmitt	er switch output	$V_{DD} = 10 V,$	$V_0 = 0 V$			10	μA
la - Ctardhu anali annat		ith outputs uploaded	$V_{DD} = 3.5 V$			0.25	100	
DDstby	Standby supply current with outputs unloaded		V <sub>DD</sub> = 10 V			0.5	200	μΑ
Inn	Operating current		$V_{DD} = 3.5 V,$	See Note 3		1	2	m۸
opop	Operating current		V <sub>DD</sub> = 10 V,	See Note 3		5	10	III.A

## operating characteristics over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER		TEST CONDITIONS <sup>†</sup>	MIN	түр	MAX	UNIT
	Row tone	$R_L = 330 \Omega$ to 1 k $\Omega$ ,	317	400	500	
	Column tone	$T_A = 25 ^{\circ}C$	396	500	630	mv
Preemphasis (column tone to row tone)			1	2	3	dB
Dual-tone output distortion (see Note 4)		$V_{DD} \ge 4 V$			- 20	dB
Quiescent tone-output power					- 80	dBm
Tone-output rise time (see Note 5)				3	5	ms

<sup>†</sup>Unless otherwise noted, test conditions are: R<sub>L</sub> = 620  $\Omega$  for V<sub>DD</sub>  $\leq$  5 V or R<sub>L</sub> = 330  $\Omega$  for V<sub>DD</sub> > 5 V. Crystal parameters are the following: f = 3.579545 MHz ±0.02%, R<sub>S</sub> < 100  $\Omega$ , C<sub>L</sub> = 18 pF, C<sub>M</sub> = 0.02 pF, C<sub>H</sub> = 5 pF, L<sub>M</sub> = 96 mH.

NOTES: 3. Operating current is measured with all outputs unloaded, one row input connected to one column input, and normal oscillator input.

4. Distortion is expressed as the ratio of total out-of-band power relative to the total fundamental power for the dual tone.

5. This is the time required for output to change from its quiescent value to 90% of its final rms value.



#### output waveforms

Typical row and column stairstep approximations of sinusoidal outputs are shown in Figures 1 and 2. The row and column outputs are added together resulting in a typical dual-tone waveform as shown in Figure 3. Spectral analysis of this dual-tone waveform shows that all harmonic and intermodulation distortions are typically 30 dB below the strongest column-tone fundamental.



#### distortion considerations

The following formula is used to calculate the total harmonic distortion of a single row or a single column:

$$THD = \left(\frac{\sqrt{V_{2f}^{2} + V_{3f}^{2} + V_{4f}^{2} + V_{5f}^{2} + \dots + V_{nf}^{2}}}{V_{1f}}\right) \times 100\%$$

where  $V_{2f}$  is the second harmonic of the fundamental frequency  $V_{1f}$  waveform and so on. The dual-tone total harmonic distortion is:

$$\text{THD} = \left(\frac{\sqrt{V_{2R}^2 + V_{3R}^2 + \ldots + V_{nR}^2 + V_{2C}^2 + \ldots + V_{nC}^2 \pm V_{IMD}^2}}{\sqrt{V_{FR}^2 + V_{FC}^2}}\right) \times 100\%$$

where VFR and VFC are the row and column fundamental frequency waveforms, and V2R and V2C, etc., are the corresponding harmonics.

The total intermodulation distortion is:

$$V_{IMD}^2 = (V_{1R} + V_{1C})^2 + (V_{1R} - V_{1C})^2 + \dots + (V_{nr} + V_{nC})^2 + (V_{nR} - V_{nC})^2$$

A relatively simple method of distortion measurement uses a spectrum analyzer to relate the harmonics to the fundamental frequency waveform. The tone encoder spectrum indicates the harmonics and intermodulation distortion at least 30 dB down relative to the column tone.

Another method for distortion measurement of the dual-tone waveform is to compare the total power in the fundamental frequencies with the total power in the various harmonics plus intermodulation on a signal analyzer. The encoders provide an output distortion of -20 dB maximum when operated between 3.5 volts and 10 volts. If operated between 3 volts and 3.5 volts, some clipping occurs at the output causing the distortion to exceed the -20 dB level.



2



FIGURE 4. TYPICAL APPLICATION USING HYBRID COIL SIDETONE-BALANCE NETWORK, ELECTRONIC SWITCHING, AND LOW-COST (CLASS A) KEYBOARD



2

**Telecommunications Circuits** 

2-166

SINGLE-TONE ENABLE

10 KEYBOARD ACTIVE

D2651, NOVEMBER 1982-REVISED OCTOBER 1984

VDD 1 16 TONE OUTPUT

13 ROW 2

12 ROW 3

11 ROW 4

15 SINGLE

N PACKAGE

(TOP VIEW)

TONE ENABLE

OSC INPUT

OSC OUTPUT 18

COL 2 4

COL 3 15

VSS 🛛 6

7

- Low-Cost TV Color-Burst Crystal Sine-Wave Input Produces Highly Accurate and Stable Tones
- Device Powered Directly by Telephone or Small Batteries
- Keyboard or Electronic Input Capability
- Dual-Tone and Single-Tone Capability
- Minimal Standby Power Requirement
- Total Harmonic Distortion Meets EIA Standard RS-470
- PEP3 Processing Available
- Wide Supply-Voltage Range
- Minimal External Parts Required
- Single-Tone Production Can be Inhibited
- Separate Tone Enable Provided
- Auxiliary Switching Bipolar Transistor Available
- Designed to be Interchangeable with Mostek MK5089



Caution. These devices have limited built-in gate protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### description

The TCM5089 tone encoder is a CMOS integrated circuit designed specifically to generate the dial tones used in dual-tone telephone dialing systems. It requires a sine-wave input normally supplied by a low-cost TV color-burst crystal at 3.579545 MHz to generate eight different audio sinusoidal frequencies. With this input the encoder generates dial tones that are very low in total harmonic distortion and comply with standard Dual-Tone Multi-Frequency (DTMF) specifications without any need for frequency adjustment.

When generating a dual-tone signal, the encoder generates one column tone and one row tone and adds them for its output. The table below presents the frequencies produced by the tone encoder with the 3.579545-MHz TV-crystal signal input. Any deviation in this frequency will be reflected in the frequency output. The tolerance of the crystal is normally 0.02%.

TONE	DTMF STANDARD	ENCODER OUTPUT*	ERROR FROM STANDARD*
	(Hz)	(Hz)	(%)
Row 1	697	701.3	+0.62
Row 2	770	771.4	+0.19
Row 3	852	857.2	+0.61
Row 4	941	935.1	-0.63
Column 1	1209	1215.9	+0.57
Column 2	1336	1331.7	-0.32
Column 3	1477	1471.9	-0.35
Column 4	1633	1645	+0.73

\*Using an input signal from a 3.579545-MHz crystal.



#### operation

#### keyboard and electronic inputs

The specific tone or tones generated are determined by inputs designated  $\overline{\text{ROW}}$  1 through  $\overline{\text{ROW}}$  4 and  $\overline{\text{COLUMN}}$  1 through  $\overline{\text{COLUMN}}$  4. These input levels are normally received from a 2-of-8 DTMF (DPST) keyboard or from an electronic circuit. Unlike dynamic or scanned inputs, the static inputs of the TCM5089 do not generate any noise. See function table for input and output description.

COLUMN

ROW

2-of-8 DTMF KEYBOARD (DPST)

Vee



## single-tone enable input

This inhibits the generation of single tones when taken low or left open. However, all other chip functions remain unchanged. If the input is high, single-tone operation is enabled.

#### tone enable input

The tone enable input, when low, disables the tone output of the encoder. Other chip functions remain unchanged.

#### keyboard active output

This output provides for switching of an external receiver, transmitter, or other functions. The output is low whenever one or more column inputs are active and at a high impedance when all column inputs are inactive.



#### functional block diagram



TONE ENCODER FUNCTION TABLE					
IN DUT		TONE OUTPUT			
COMBINATIONS <sup>†</sup>	PIN 2 OPEN <sup>‡</sup> PIN 15 at V <sub>DD</sub> <sup>‡</sup>	PIN 2 OPEN <sup>‡</sup> PIN 15 at V <sub>SS</sub> <sup>‡</sup>	PIN 2 AT VSS <sup>‡</sup>	OUTPUT	
0 rows 0 Columns	0	0	0	Hi-Z	
1 row 1 column	Row and column	Row and column	0	L	
2 or more rows 1 column	column	0	0	L	
1 row 2 or more columns	Row	0	0	L	
2 or more rows 2 or more columns	0	0	0	L	
0 rows 1 column	Column	0	0	L	
0 rows 2 or more columns	0	0	0	L	
1 or more rows 0 columns	0	0	0	Hi-Z	

<sup>†</sup>An inactive level can be produced by an open circuit. Under voltage-level control, row and column inputs will be active when low as defined by V<sub>IL</sub> in recommended operating conditions.

<sup>‡</sup>Pin 15 is the single-tone enable input; Pin 2 is the tone-enable input.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage VDD (see Note 1)	13.5 V
Input voltage range	V <sub>DD</sub> + 0.3 V
Output voltage range	V <sub>DD</sub> + 0.3 V
Continuous power dissipation at 25 °C free-air temperature (see Note 2)	1150 mW
Operating free-air temperature range3	30°C to 70°C
Storage temperature range	5°C to 150°C

NOTES: 1. All voltage values are with respect to the VSS terminal.

2. For operation above 25 °C see the Dissipation Derating Curve.



### DISSIPATION DERATING CURVE

#### recommended operating conditions

	MIN	NOM MAX	UNIT
Supply voltage, V <sub>DD</sub>	3	10	V
High-level input voltage, any input, VIH	0.7 V <sub>DD</sub>	V <sub>DD</sub>	V
Low-level input voltage, any input, VIL	VSS	0.3 V <sub>DD</sub>	V
Operating free-air temperature, T <sub>A</sub>	- 30	70	°C

#### electrical characteristics over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
	Input resistance, single-tone input to VSS		20	100	kΩ
юн	High-level output current, keyboard active output	$V_0 = 5 V^{\dagger}$		2	μA
IOL	Low-level output current, keyboard active output	$V_0 = 0.5 V^{\dagger}$	- 500		μA
DDstby	Standby power supply current	V <sub>DD</sub> = 10 V, See Note 3		200	μA
IDDop	Operating power supply current	V <sub>DD</sub> = 3.5 V, See Note 4		2	mA

## operating characteristics over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER		TEST CONDITIONS <sup>‡</sup>	MIN	TYP	MAX	UNIT
Output rms voltage	Row tone	V	235		365	m\/
	Column tone	VDD = 3.5 V, HL = 10 KM	275		516	
Preemphasis (column-tone to row-tone)		$R_L = 10 k\Omega$	2.4		3	dB
Dual-tone output distortion (see Note 5)		$V_{DD} \ge 3.5 \text{ V}, \text{ R}_{L} = 10 \text{ k}\Omega$			- 20	dB
Quiescent tone-output power		$R_{L} = 10 \ k\Omega$			- 80	dBm
Tone-output rise time (see Note 6)				2.8	5	ms

 $^{\dagger}V_{0}$  is the dc bias on the keyboard-active output.

<sup>‡</sup>Crystal parameters are as follows: f = 3.579545 MHz  $\pm 0.02\%$ , R<sub>S</sub>  $\leq 100 \Omega$ , C<sub>L</sub> = 18 pF, C<sub>M</sub> = 0.02 pF, and L<sub>M</sub> = 96 mH.

NOTES: 3. Standby power supply current is measured with no inputs activated.

4. Operating current is measured with all outputs unloaded, one row inut and one column input active, and normal oscillator input.

5. Distortion is expressed as the ratio of total out-of-band power relative to the total fundamental power for the dual tone.

6. This is the time required for the output to change from its quiescent value to 90% of its final rms value.

2



#### output waveforms

Typical row and column stairstep approximations of sinusoidal outputs are shown in Figures 1 and 2. The row and column outputs are added together resulting in a typical dual-tone waveform as shown in Figure 3. Spectral analysis of this dual-tone waveform shows that all harmonic and intermodulation distortions are typically 30 dB below the strongest column-tone fundamental.



#### distortion considerations

The following formula is used to calculate the total harmonic distortion of a single row or a single column:

THD = 
$$\left(\frac{\sqrt{V_{2f}^{2} + V_{3f}^{2} + V_{4f}^{2} + V_{5f}^{2} + \dots + V_{nf}^{2}}}{V_{1f}}\right) \times 100\%$$

where  $V_{2f}$  is the second harmonic of the fundamental frequency  $V_{1f}$  waveform and so on. The dual-tone total harmonic distortion is:

THD = 
$$\left( \frac{\sqrt{V_{2R}^2 + V_{3R}^2 + \ldots + V_{nR}^2 + V_{2C}^2 + \ldots + V_{nC}^2 \pm V_{IMD}^2}}{\sqrt{V_{FR}^2 + V_{FC}^2}} \right) \times 100\%$$

where VFR and VFC are the row and column fundamental frequency waveforms, and V2R and V2C, etc. are the corresponding harmonics.

The total intermodulation distortion is:

$$VIMD^2 = (V_{1R} + V_{1C})^2 + (V_{1R} - V_{1C})^2 + \dots + (V_{nr} + V_{nC})^2 + (V_{nR} - V_{nC})^2$$

A relatively simple method of distortion measurement uses a spectrum analyzer to relate the harmonics to the fundamental frequency waveform. The tone encoder spectrum indicates the harmonics and intermodulation distortion at least 30 dB down relative to the column tone.

Another method for distortion measurement of the dual-tone waveform is to compare the total power in the fundamental frequencies with the total power in the various harmonics plus intermodulation on a signal analyzer. The encoders provide an output distortion of -20 dB maximum when operated between 3.5 volts and 10 volts. If operated between 3 volts and 3.5 volts, some clipping occurs at the output causing the distortion to exceed the -20 dB level.



2



FIGURE 4. TYPICAL APPLICATION USING HYBRID COIL SIDETONE-BALANCE NETWORK, ELECTRONIC SWITCHING, AND LOW-COST (CLASS A) KEYBOARD

15 SINGLE-TONE ENABLE

D2652, NOVEMBER 1982-REVISED APRIL 1988

VDD 1 16 TONE OUTPUT

14 ROW1

13 ROW2

12 ROW3

11 ROW4

9 COL4

N PACKAGE

(TOP VIEW)

TONE ENABLE

COL1 []3

COL2

COL3 15

OSC INPUT

OSC OUTPUT 18

Vss 🛛 6

- Low-Cost TV Color-Burst Crystal Sine-Wave Input Produces Highly Accurate and Stable Tones
- **Device Powered Directly by Telephone or** Small Batteries
- **Keyboard or Electronic Input Capability**
- Dual-Tone and Single-Tone Capability
- Minimal Standby Power Requirement
- **Total Harmonic Distortion Meets Industry** Standards
- **PEP3 Processing Available**
- Wide Supply-Voltage Range
- Minimal Parts Required
- Single-Tone Production Can Be Inhibited
- Auxiliary Switching Outputs: One Bipolar Transistor and One CMOS Gate
- Designed to be Interchangeable with Mostek MK5092



Caution. These devices have limited built-in gate protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### description

The TCM5092 tone encoder is a CMOS integrated circuit designed specifically to generate the dial tones used in dual-tone telephone dialing systems. It requires a sine-wave input normally supplied by a low-cost TV color-burst crystal at 3.579545 MHz to generate eight different audio sinusoidal frequencies. With this input the encoder generates dial tones that are very low in total harmonic distortion and comply with standard Dual-Tone Multi-Frequency (DTMF) specifications without any need for frequency adjustment.

When generating a dual-tone signal, the encoder generates one column tone and one row tone and adds them for its output. The table below presents the frequencies produced by the tone encoder with the 3.579545-MHz TV-crystal signal input. Any deviation in this frequency will be reflected in the frequency output. The tolerance of the crystal is normally 0.02%.

	DTMF	ENCODER	ERROR
TONE	STANDARD	OUTPUT*	FROM STANDARD*
	(Hz)	(Hz)	(%)
Row 1	697	701.3	+0.62
Row 2	770	771.4	+0.19
Row 3	852	857.2	+0.61
Row 4	941	935.1	-0.63
Column 1	1209	1215.9	+0.57
Column 2	1336	1331.7	-0.32
Column 3	1477	1471.9	-0.35
Column 4	1633	1645	+0.73

\*Using an input signal from a 3.579545-MHz crystal.



## TCM5092 Tone Encoder

#### operation

#### keyboard and electronic inputs

The specific tone or tones generated are determined by inputs designated ROW1 through ROW4 and COLUMN 1 through COLUMN 4. The inputs are normally received from a 2-of-8 DTMF (DPST) keyboard, a Class A (SPST) keyboard, or an electronic circuit. Unlike dynamic or scanned inputs, the static inputs of the TCM5092 do not generate any noise. See function table for input and output description.



#### single-tone enable input

This input inhibits the generation of single tones when taken low. However, all other chip functions remain unchanged. If the input is high, single-tone operation is enabled.

#### tone enable input

A low logic level at this input inhibits tone generation of the encoder. Other chip functions remain unchanged.

#### mute output

The mute output is high when any column input is active and is low when all column inputs are inactive.



#### functional block diagram



2

	τ¢	INE ENCODER FUNCTIO	IN TABLE	
INDUT		TONE OUTPUT	••••••••••••••••••••••••••••••••••••••	
COMBINATIONS <sup>†</sup>	PIN 2 OPEN, <sup>‡</sup> PIN 15 OPEN <sup>‡</sup>	PIN 2 OPEN, <sup>‡</sup> PIN 15 AT V <sub>SS</sub> <sup>‡</sup>	PIN 2 AT V <sub>SS</sub> ‡	MUTE OUTPUT
0 rows 0 columns	0	0	0	L
1 row 1 column	Row and column	Row and column	0	н
2 or more rows 1 column	column	0	0	н
1 row 2 or more columns	Row	0	0	н
2 or more rows 2 or more columns	0	0	0	н
0 rows 1 column	Column	0	0	н
0 rows 2 or more columns	0	0	0	н
1 or more rows 0 columns	0	0	0	L

<sup>†</sup>Row inputs will be active (on) when the input voltage is at a low level ( $V_{I} \leq V_{IL}$ ), and column inputs are active at a high input level. Under keyboard control, connecting a row input to a column input will activate both.

<sup>‡</sup>Pin 15 is the single-tone enable input; pin 2 is the tone-enable input.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage VDD (see Note 1)	13.5 V
Input voltage range	/DD + 0.3 V
Output voltage range	/DD + 0.3 V
Continuous power dissipation at 25 °C free-air temperature (see Note 2)	. 1150 mW
Operating free-air temperature range3	0°C to 70°C
Storage temperature range	°C to 150°C

NOTES: 1. All voltage values are with respect to the  $\mathsf{V}_{\text{SS}}$  terminal.

2. For operation above 25 °C free-air temperature, see the Dissipation Derating Curve.





## TCM5092 Tone Encoder

#### recommended operating conditions

		MIN	NOM MAX	UNIT
Supply voltage, V <sub>DD</sub>			10	V
	Row inputs (off)	0.9 V <sub>DD</sub>	VDD	
High-level input voltage, VIH	All other inputs	0.7 V <sub>DD</sub>	VDD	ľ
	Column inputs (off)	VSS	0.1 V <sub>DD</sub>	
	All other inputs	VSS	0.3 V <sub>DD</sub>	
Contact resistance between row and column inputs			1000	Ω
Tana output land resistance. P.	$V_{DD} < 5 V, V_B = -1.5 V^{\dagger}$		620	Ω
i rone-output load resistance, R	$V_{DD} \ge 5 V$ , $V_B = -3.5 V^{\dagger}$		330	Ω
Operating free-air temperature, TA		- 30	70	°C

# electrical characteristics over operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CO	ONDITIONS	MIN	TYP	MAX	UNIT
Very High lovel output veltage, mute output		$V_{DD} = 3 V$ ,	$I_{OH} = 0.2 \text{ mA},$	2			v	
⊻он	High-level output voltage, mute o	utput	$V_{DD} = 10 V,$	I <sub>OH</sub> = 0.5 mA	9			v
V <sub>OL</sub> Low-level output voltage, mute output		$V_{DD} = 3 V,$	$l_{OL} = -0.2 \text{ mA}$			0.5	v	
		V <sub>DD</sub> = 10 V,	$I_{OL} = -0.5 \text{ mA}$			0.5	v	
	Input current	Column	$V_{DD} = 3 V,$	V <sub>I</sub> = 2.1 V			130	
1.		inputs	V <sub>DD</sub> = 10 V,	V <sub>I</sub> = 7 V			545	μΑ
4		Row	$V_{DD} = 3 V,$	$V_{ } = 0.9 V$			- 130	
	inputs		V <sub>DD</sub> = 10 V,	V <sub>I</sub> = 3 V			- 545	μΑ
IDD stby	Standby supply current		$V_{DD} = 10 V_{,}$	See Note 3			200	μΑ
IDD op	Operating current		V <sub>DD</sub> = 5 V, See Note 4	T <sub>A</sub> = 25°C,			10	mA

## operating characteristics over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER		TEST CONDITIONS <sup>‡</sup>		MIN	TYP MAX	UNIT	
Output rms voltage		$V_{DD} = 3.8 V,$	$V_{B} = 1.5 V^{\dagger}$ ,	$T_A = 25 °C$	422	531	
	NOW LONE	$V_{DD} = 10 V_{,}$	$V_{B} = 3.5 V^{\dagger}$ ,	$T_A = 25 °C$	441	555	m∨
	Column tone	V <sub>DD</sub> = 3.8 V,	$V_{B} = 1.5 V^{\dagger},$	$T_A = 25 °C$	528	664	
		$V_{DD} = 10 V_{,}$	V <sub>B</sub> = 3.5 V <sup>†</sup> ,	$T_A = 25 °C$	551	693	
Preemphasis (column tone to row tone)					1	3	dB
Output distortion	Dual-tone	$V_{DD} \ge 5 V$ ,	$T_{A} = 25 ^{\circ}C,$	See Note 5		- 20	dB
Quiescent tone-output power		•				- 80	dBm
Tone-output rise time (see Note 6)		V <sub>DD</sub> = 3.8 V,	$V_{B} = 1.5 V^{\dagger}$			5	-
		$V_{DD} = 10 V$ ,	$V_{B} = 3.5 V^{\dagger}$			5	1115

 $^{\dagger}V_{B}$  is the negative dc bias applied to the tone output through R<sub>L</sub>.

<sup>±</sup>Unless otherwise noted, test conditions are : R<sub>L</sub> = 620  $\Omega$  for V<sub>DD</sub> < 5 V or R<sub>L</sub> = 330  $\Omega$  for V<sub>DD</sub>  $\geq$  5 V. Crystal parameters are the following: f = 3.579545 MHz ±0.02%, R<sub>S</sub> = 100  $\Omega$ , C<sub>L</sub> = 18 pF, C<sub>H</sub> = 5 pF, C<sub>M</sub> = 0.02 pF, L<sub>M</sub> = 96 mH.

NOTES: 3. Standby supply current is measured with all outputs unloaded and no inputs activated.

Operating supply current is measured with all outputs unloaded, one row input connected to one column input, and normal
oscillator input.

- 5. Distortion measurements are in terms of the total out-of-band power relative to the total column and row fundamental power.
- 6. This is the time required for output to change from its quiescent value to 90% of its final rms value.



#### output waveforms

Typical row and column stairstep approximations of sinusoidal outputs are shown in Figures 1 and 2. The row and column outputs are added together resulting in a typical dual-tone waveform as shown in Figure 3. Spectral analysis of this dual-tone waveform shows that all harmonic and intermodulation distortions are typically 30 dB below the strongest column-tone fundamental.



#### distortion considerations

The following formula is used to calculate the total harmonic distortion of a single row or a single column:

THD = 
$$\left(\frac{\sqrt{V_{2f}^{2} + V_{3f}^{2} + V_{4f}^{2} + V_{5f}^{2} + \dots + V_{nf}^{2}}}{V_{1f}}\right) \times 100\%$$

where V2f is the second harmonic of the fundamental frequency V1f waveform and so on. The dual-tone total harmonic distortion is:

THD = 
$$\left( \frac{\sqrt{V_{2R}^2 + V_{3R}^2 + \ldots + V_{nR}^2 + V_{2C}^2 + \ldots + V_{nC}^2 \pm V_{IMD}^2}}{\sqrt{V_{FR}^2 + V_{FC}^2}} \right) \times 100\%$$

where VFR and VFC are the row and column fundamental frequency waveforms, and V2R and V2C, etc., are the corresponding harmonics.

The total intermodulation distortion is:

$$V_{IMD}^2 = (V_{1R} + V_{1C})^2 + (V_{1R} - V_{1C})^2 + \dots + (V_{nr} + V_{nC})^2 + (V_{nR} - V_{nC})^2$$

A relatively simple method of distortion measurement uses a spectrum analyzer to relate the harmonics to the fundamental frequency waveform. The tone encoder spectrum indicates the harmonics and intermodulation distortion at least 30 dB down relative to the column tone.

Another method for distortion measurement of the dual-tone waveform is to compare the total power in the fundamental frequencies with the total power in the various harmonics plus intermodulation on a signal analyzer. The encoders provide an output distortion of -20 dB maximum when operated between 3.5 volts and 10 volts. If operated between 3 volts and 3.5 volts, some clipping occurs at the output causing the distortion to exceed the -20 dB level.



#### **APPLICATIONS INFORMATION**



FIGURE 4. TYPICAL APPLICATION USING HYBRID COIL SIDETONE-BALANCE NETWORK, ELECTRONIC SWITCHING, AND LOW-COST (CLASS A) KEYBOARD



.

2

D3099, OCTOBER 1987-REVISED FEBRUARY 1988

- Low-Cost TV Color-Burst Crystal Sine-Wave Input Produces Highly Accurate and Stable Tones
- Device Powered Directly by Telephone or Small Batteries
- Keyboard or Electronic Input Capability
- Dual-Tone and Single-Tone Capability
- Minimal Standby Power Requirement
- Total Harmonic Distortion Meets Industry Standards
- PEP3 Processing Available
- Wide Supply-Voltage Range
- Minimal Parts Required
- Single-Tone Production Can Be Inhibited
- Auxiliary Switching Outputs: One Bipolar Transistor and One CMOS Gate
- Mute Output Can Switch at VDD ≥ 1.7 V
- Designed to be Interchangeable with Mostek MK5094

#### description

The TCM5094 tone encoder is a CMOS integrated circuit designed specifically to generate the dial tones used in dual-tone telephone dialing systems. It requires a sine-wave input normally supplied by a low-cost TV color-burst crystal at 3.579545 MHz to generate eight different audio sinusoidal frequencies. With this input, the encoder generates dial tones that are very low in total harmonic distortion and comply with standard Dual-Tone Multi-Frequency (DTMF) specifications without any need for frequency adjustment.

When generating a dual-tone signal, the encoder generates one column tone and one row tone and adds them for its output. The table below presents the frequencies produced by the tone encoder with the 3.579545-MHz TV-crystal signal input. Any deviation in this frequency will be reflected in the frequency output. The tolerance of the crystal is normally 0.02%.

	DTMF	ENCODER	ERROR
TONE	STANDARD	OUTPUT*	FROM STANDARD*
	(Hz)	(Hz)	(%)
Row 1	697	701.3	+0.62
Row 2	770	771.4	+0.19
Row 3	852	857.2	+0.61
Row 4	941	935.1	-0.63
Column 1	1209	1215.9	+0.57
Column 2	1336	1331.7	-0.32
Column 3	1477	1471.9	-0.35
Column 4	1633	1645	+0.73



\*Using an input signal from a 3.579545-MHz crystal.

Caution. These devices have limited built-in gate protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.





#### operation

#### keyboard and electronic inputs

The specific tone or tones generated are determined by inputs designated  $\overline{\text{ROW}}$  1 through  $\overline{\text{ROW}}$  4 and COLUMN 1 through COLUMN 4. The inputs are normally received from a 2-of-8 DTMF (DPST) keyboard, a Class A (SPST) keyboard, or an electronic circuit. Unlike dynamic or scanned inputs, the static inputs of the TCM5094 do not generate any noise. See function table for input and output description.



#### single-tone enable input

This input inhibits the generation of single tones when taken low. However, all other chip functions remain unchanged. If the input is high or left open, single-tone operation is enabled.

#### tone-enable input

A low logic level at this input inhibits tone generation of the encoder. Other chip functions remain unchanged.

#### mute output

The mute output is high when any column input is active and is low when all column inputs are inactive. The mute output operates with  $V_{DD}$  as low as 1.7 V.



## functional block diagram



#### TONE ENCODER FUNCTION TABLE

INDUT		TONE OUTPUT			
COMBINATIONS	PIN 2 OPEN,‡ PIN 15 OPEN <sup>‡</sup>	PIN 2 OPEN,‡ PIN 15 AT V <sub>SS</sub> ‡	PIN 2 AT V <sub>SS</sub> ‡	MUTE OUTPUT	
0 rows 0 columns	0	0	0	L	
1 row 1 column	Row and column	Row and column	0	н	
2 or more rows 1 column	Column	0	0	н	
1 row 2 or more columns	Row	0	0	н	
2 or more rows 2 or more columns	0	0	0	н	
0 rows 1 column	Column	0	0	н	
0 rows 2 or more columns	0	0	0	н	
1 or more rows 0 columns	0	0	0	L	

<sup>†</sup>Row inputs will be active (on) when the input voltage is at a low level ( $V_1 \le V_{1L}$ ), and column inputs are active at a high input level. Under keyboard control, connecting a row input to a column input will activate both.

<sup>‡</sup>Pin 15 is the single-tone enable input; pin 2 is the tone enable input.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage VDD (see Note 1)	13.5 V
Input voltage range	:0 VDD + 0.3 V
Output voltage range	to V <sub>DD</sub> + 0.3 V
Continuous power dissipation at 25 °C free-air temperature (see Note 2)	1150 mW
Operating free-air temperature range	- 30 °C to 70 °C
Storage temperature range	55°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

NOTES: 1. All voltage values are with respect to the  $V_{SS}$  terminal.

2. For operation above 25 °C free-air temperature, see the Dissipation Derating Curve.





#### recommended operating conditions

		MIN	NOM MAX	UNIT	
Supply voltage, V <sub>DD</sub>		3.5	10	V	
	Row inputs (off)	0.9 V <sub>DD</sub>	VDD	V	
rigirievel liput voltage, VIH	All other inputs	0.7 V <sub>DD</sub>	V <sub>DD</sub>	Ň	
	Column inputs (off)	VSS	0.1 V <sub>DD</sub>	v	
	All other inputs	VSS	0.3 V <sub>DD</sub>	Ň	
Contact resistance between row and column inputs			1000	Ω	
Tone output load registeries . P.	$V_{DD} < 5 V$		620		
Tone-output load resistance, h	V <sub>DD</sub> ≥ 5 V		330	<b>u</b> .	
Operating free-air temperature, TA		- 30	70	°C	

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CO	NDITIONS	MIN	MAX	UNIT
Vou	High-lovel outpu	t voltage mute output	$V_{DD} = 1.7 V,$	I <sub>OH</sub> = 0.2 mA	1		V
∙он	nigh-level outpo	a voltage, mote output	$V_{DD} = 10 V,$	$I_{OH} = 0.5 \text{ mA}$	9		v
Vai			V <sub>DD</sub> = 1.7 V,	$I_{OL} = -0.2 \text{ mA}$		0.5	v
		t voltage, mute output	$V_{DD} = 10 V,$	$I_{OL} = -0.5 \text{ mA}$		0.5	v
	Input current	Column	$V_{DD} = 3 V,$	$V_{I} = 2.1 V$		130	
		Inputs	$V_{DD} = 10 V,$	VI = 7 V		545	μΑ
4		Row	$V_{DD} = 3 V,$	$V_{1} = 0.9 V$		- 130	
		Inputs	$V_{DD} = 10 V,$	V <sub>I</sub> = 3 V		- 545	μΑ
IDDstby	Standby supply current		$V_{DD} = 10 V,$	See Note 3		200	μA
	Operating current		$V_{DD} = 5 V$ ,	$T_A = 25 ^{\circ}C$ ,		10	m۸
UDop			See Note 4		10		

## operating characteristics over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER		TEST CONDITIONS <sup>†</sup>		MIN	MAX	UNIT	
0	Row tone	V <sub>DD</sub> = 3.8 V,	$R_L = 320 \Omega$ ,	$T_A = 25 ^{\circ}C$	360	453	- mV
		$V_{DD} = 10 V,$	$R_L = 320 \Omega$ ,	$T_A = 25 ^{\circ}C$	452	569	
Output this voltage	Column tone	$V_{DD} = 3.8 V,$	$R_L = 320 \Omega$ ,	$T_A = 25 ^{\circ}C$	387	487	
		$V_{DD} = 10 V,$	$R_L = 320 \Omega$ ,	$T_A = 25 °C$	486	612	
Preemphasis (column tone to row tone)			$T_A = 25 °C$		1	3	dB
Output distortion	Dual-tone	$V_{DD} \ge 5 V$ ,	$T_A = 25 °C$ ,	See Note 5		- 20	dB
Quiescent tone-output power						- 80	dBm
Tone-output rise time (see Note 6)		V <sub>DD</sub> = 3.8 V				5	
		$V_{DD} = 10 V$				5	1115

<sup>†</sup>Unless otherwise noted, test conditions are: R<sub>L</sub> = 620  $\Omega$  for V<sub>DD</sub> < 5 V or R<sub>L</sub> = 330  $\Omega$  for V<sub>DD</sub>  $\geq$  5 V. Crystal parameters are the following: f = 3.579545 MHz ±0.02%, R<sub>S</sub> < 100  $\Omega$ , C<sub>L</sub> = 18 pF, C<sub>H</sub> = 5 pF, C<sub>M</sub> = 0.02 pF, L<sub>M</sub> = 96 mH.

NOTES: 3. Standby supply current is measured with all outputs unloaded and no inputs activated.

Operating supply current is measured with all outputs unloaded, one row input connected to one column input, and normal oscillator input.

Distortion measurements are in terms of the total out-of-band power relative to the total column and row fundamental power.
 This is the time required for output to change from its quiescent value to 90% of its final rms value.

TEXAS VI INSTRUMENTS POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

#### output waveforms

Typical row and column stairstep approximations of sinusoidal outputs are shown in Figures 1 and 2. The row and column outputs are added together resulting in a typical dual-tone waveform as shown in Figure 3. Spectral analysis of this dual-tone waveform shows that all harmonic and intermodulation distortions are typically 30 dB below the strongest column-tone fundamental.



#### distortion considerations

The following formula is used to calculate the total harmonic distortion of a single row or a single column:

$$THD = \left(\frac{\sqrt{V_{2f}^{2} + V_{3f}^{2} + V_{4f}^{2} + V_{5f}^{2} + \dots + V_{nf}^{2}}}{V_{1f}}\right) \times 100\%$$

where V2f is the second harmonic of the fundamental frequency V1f waveform and so on. The dual-tone total harmonic distortion is:

$$THD = \left(\frac{\sqrt{V_{2R}^2 + V_{3R}^2 + \ldots + V_{nR}^2 + V_{2C}^2 + \ldots + V_{nC}^2 \pm V_{IMD}^2}}{\sqrt{V_{FR}^2 + V_{FC}^2}}\right) \times 100\%$$

where VFR and VFC are the row and column fundamental frequency waveforms, and V2R and V2C, etc., are the corresponding harmonics.

The total intermodulation distortion is:

$$V_{IMD}^2 = (V_{1R} + V_{1C})^2 + (V_{1R} - V_{1C})^2 + \dots + (V_{nr} + V_{nC})^2 + (V_{nR} - V_{nC})^2$$

A relatively simple method of distortion measurement uses a spectrum analyzer to relate the harmonics to the fundamental frequency waveform. The tone encoder spectrum indicates the harmonics and intermodulation distortion at least 30 dB down relative to the column tone.

Another method for distortion measurement of the dual-tone waveform is to compare the total power in the fundamental frequencies with the total power in the various harmonics plus intermodulation on a signal analyzer. The encoders provide an output distortion of -20 dB maximum when operated between 3.5 volts and 10 volts. If operated between 3 volts and 3.5 volts, some clipping occurs at the output causing the distortion to exceed the -20 dB level.





FIGURE 4. TYPICAL APPLICATION USING HYBRID COIL SIDETONE-BALANCE NETWORK, ELECTRONIC SWITCHING, AND LOW-COST (CLASS A) KEYBOARD



2-184

D2941, APRIL 1986-REVISED AUGUST 1987

- Eight Independent Full-Duplex Serial Data Lines
- Programmable Baud Rates Individually Selectable for the Transmitter/Receiver of Each Line (50 to 19,200 Baud)
- Summary Registers Allow a Single Read to Detect a Data Set Change or to Determine the Cause of an Interrupt on Any Line
- Triple Buffers for Each Receiver
- Device Scanner Mechanism Reports Interrupt Requests Due to Transmitter/Receiver Interrupts
- Independently Programmable Lines for Interrupt-Driven Operation
- Modem Status Change Detection for Data Set Ready (DSR) and Data Carrier Detect (DCD) Signals
- Programmable Interrupts for Modem Status Changes
- Synchronizes Critical Read-Only Registers
- Replaces Eight Signetics 2661 UARTs
- Direct Second Source to DEC DC349 (78808)



NC-No internal connection

#### PACKAGE DESIGNATIONS

DESCRIPTION	TI	DEC
Cerquad Gull-Wing	HA	GA
Cerquad Straight	HB	FA
Plastic PLCC	FN	

#### description

The TCM78808 octal asynchronous receiver/transmitter is designed for the new generations of asynchronous serial communications and for microcomputer systems. The device performs the basic operations necessary for simultaneous reception and transmission of asynchronous messages on eight independent lines.

On-chip baud rate generation allows the designer to select and program any one of 16 rates between 50 and 19,200 baud. Baud rates are selectable for each receiver and transmitter. A built-in scanning mechanism provides an alternative to the customary polling of status registers.

The TCM78808 functions as a serial-to-parallel, parallel-to-serial converter/controller. It can be programmed by a microprocessor to provide different characteristics for each of its eight serial data lines (stop bits, parity, character length, baud rates, etc.). Each individual serial line functions as a one-line UART-type device.

An integral interrupt scanner checks for device interrupt conditions on the eight lines of the TCM78808. Its scanning algorithm is designed to give priority to receivers over transmitters. The scanner can also be programmed to check for interrupts due to changes in modem control signals (DSR and DCD).

The TCM78808 contains two types of programmable registers: line specific and summary. The six linespecific registers provide independent control of each of the eight serial lines. Two summary registers consolidate information about the current state of all eight lines and allow programs to service device interrupts quickly and efficiently.



**Telecommunications Circuits** 

Each of the eight serial data lines in the TCM78808 has a set of line-specific registers for buffering data into and out of the line and for external control of line characteristics. The receiver buffer register comprises a character assembly register plus a two-entry, first-in first-out (FIFO) buffer. The transmitter holding register provides similar functions on the output side. Information about the current state of the given line is contained in the (read-only) status register. Two mode registers control communications parameters. One mode register handles stop bits, parity, character length, and modem control interrupt enable (MCIE). The second mode register sets the incoming and outgoing baud rates. The command register controls various other functions of the given line.

The TCM78808 has a pair of summary registers that provide the current status of all eight serial data lines. This makes it possible to determine that line status has changed with a single read operation. The (read-only) interrupt summary register indicates that an interrupt has occurred and contains both the line number that generated the interrupt and the corresponding direction of flow (transmitter or receiver). With both MCIEs set and receiver interrupt enabled, the interrupt summary register will respond to changes in DSR or DCD. The data-set-change summary register monitors changes in DSR or DCD on a line-by-line basis and indicates whether a modem status change has occurred on each data line subsequent to the last time the corresponding bit was cleared.

The TCM78808 is characterized for operation from 0°C to 70°C.

SIGNAL	DESCRIPTION
A0 THRU A5	Address bits 0 through 5 select the internal registers in the TCM78808.
CLK	Clock input for timing
<del>CS</del>	Chip Select. When low, activates the TCM78808 to receive and transmit data over data lines DL0 through DL7.
DCD0 THRU DCD7	Data-Set Carrier Detect inputs monitor data-set carrier detect signals from modems.
DL0 THRU DL7	Data Lines 0 through 7 receive and transmit the parallel data.
<u>DS1, DS2</u>	Data Strobes 1 and 2 receive timing information for data transfers. The DST and DS2 inputs must be connected together.
DSRO THRU DSR7	Data Set Ready inputs monitor data-set-ready signals from modems.
IRQ	Interrupt Request output requests a processor interrupt.
IRQLNO THRU IRQLN2	Interrupt Request Line number outputs indicate the line number of the originating interrupt request.
IRQTXRX	Interrupt Request Transmit/Receive output indicates whether an interrupt request is for transmitting or receiving
	data.
MRESET	Manufacturing Reset. For manufacturing use
RDY	Ready output indicates when the TCM78808 is ready to participate in data-transfer cycles.
RESET	Reset input initializes the internal logic.
RXD0 THRU RXD7	Receive Data inputs accept asynchronous bit-serial data input streams.
TXD0 THRU TXD7	Transmit Data output provides asynchronous bit-serial data output streams.
V <sub>DD0</sub> THRU V <sub>DD2</sub>	5-V nominal power supply
VSS0 THRU VSS2	Ground reference
WR	Write input specifies direction of data transfer on the DLO through DL7 lines.





#### absolute maximum ratings over operating free-air temperature range

Supply voltage, VDD (see Note 1)	7 V
Input voltage, VI	5 V to 7 V
Input current, I	-30 mA to 5 mA
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: All voltage values are with respect to VSS1 and VSS2.

#### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>DD</sub>	4.75	5	5.25	V
High-level input voltage, VIH	2			V
Low-level input voltage, VIL			0.8	v
Operating free-air temperature, T <sub>A</sub>	0		70	°C

## electrical characteristics over recommended operating free-air temperature range, $V_{DD} = 5.25 V$ (unless otherwise noted)

PARAMETER		METER	TEST CONDITIONS	MIN	MAX	UNIT
VOH High-level output voltage		out voltage	$V_{DD} = 4.75$ V, I <sub>OH</sub> for DL0 thru DL7 = -1 mA, I <sub>OH</sub> for all other (except IRO and RDY) = -2 mA	2.4		v
VOL Low-level output voltage		ut voltage	$V_{DD} = 4.75 V,$ I <sub>OL</sub> for DL0 thru DL7 = 5.5 mA, I <sub>OL</sub> for all other = 3.5 mA		0.4	v
IIH High-level input current		t current	$V_{  } = 5.25 V$		10	μA
կլ	Low-level input	t current	V <sub>1</sub> = 0		- 10	μA
	Short-circuit output current All other outputs except IRQ and RDY	DLO-DL7		- 50	- 180	
'os†		$V_{DD} = 5.25 V$	- 30	- 110	mA	
<sup>I</sup> ozн <sup>‡</sup>	Off-state outpu high-level volta	ut current, age applied	V <sub>0</sub> = 2.4 V		- 10	μΑ
<sup>I</sup> OZL <sup>‡</sup>	Off-state output	ut current, ge applied	$V_0 = 0.4 V$		10	μA
IDD	Supply current		$V_{DD} = 5 V$ , $T_A = 25 °C$		240	mA
Ci	Input capacitar	nce			4	рF
C <sub>io</sub> §	Input/output ca	apacitance			- 5	pF

<sup>†</sup> Not more than one output should be short circuited at a time, and the duration of the short should not exceed 1 second. <sup>‡</sup> All 3-state output drivers are wired in an I/O configuration. The parameters include the driver and receiver input currents.

<sup>§</sup> This parameter includes the capacitive loads of the output driver and the receiver input.



#### bus read and write timing requirements (see Figures 3 and 4)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
tw1	Pulse duration, DS1/DS2 low	WR high	0.18	10	μs
tw2	Pulse duration, DS1/DS2 high		450		ns
tw3	Pulse duration, DS1/DS2 low	WR low	0.13	10	μs
t <sub>su1</sub>	Setup time, A5-A0 valid before DS1 and DS2		30		ns
t <sub>su2</sub>	Setup time, $\overline{WR}$ high before $\overline{DS1}$ and $\overline{DS2}$		30		ns
t <sub>su</sub> 3	Setup time, CS low before DS1 and DS2		30		ns
t <sub>su4</sub>	Setup time, DL7-DL0 valid before DS1 and DS2		0		ns
th1	Hold time, A5-A0 valid after DS1 and DS2		10		ns
<sup>t</sup> h2	Hold time, $\overline{WR}$ high or low after $\overline{DS1}$ and $\overline{DS2}$		10		ns
<sup>t</sup> h3	Hold time, CS high after DS1 and DS2		10		ns
<sup>t</sup> h4	Hold time, DL7-DL0 valid after DS1 and DS2 high		30		ns
tv	Valid time, DL7-DL0 after DS1 and DS2 high		0		ns

#### write switching characteristics (see Figures 3 and 4)

	PARAMETER	TEST CONDITIONS	MIN MAX	UNIT
t <sub>en</sub>	Enable time	C <sub>L</sub> = 150 pF	165	ns
		CL = 50 pF	50	
tdis	Disable time	$C_{L} = 100  pF$	60	ns
		C <sub>L</sub> = 150 pF	65	
<sup>t</sup> pd1	Propagation delay time, from CS low to RDY low	C <sub>L</sub> = 50 pF	90	ns
tpd2 <sup>†</sup>	Propagation delay time, from CS high to RDY high	$C_L = 50 \text{ pF}$	210	ns
tpd3	Propagation delay time, from $\overline{\text{DS1}}$ and $\overline{\text{DS2}}$ low to DL7-DL0 valid	C <sub>L</sub> = 150 pF	165	ns
tpd4 <sup>†</sup>	Propagation delay time, from $\overline{\text{DS1}}$ and $\overline{\text{DS2}}$ low to $\overline{\text{IRQ}}$ high	$C_L = 50 \text{ pF}$	635	ns

<sup>†</sup> Total rise time is dependent upon internal delay plus the pull-up delay introduced by the external resistor being used. Parameter  $t_{pd2}$  is calculated from  $t_{pd2} = 500 \text{ RC}_L$ , and  $t_{pd4}$  is calculated from  $t_{pd4} = 75 + \text{RC}_L$  where R = value of the resistor that connects to  $C_L$  in Figure 1.

#### write timing requirements (see Figure 5)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
fclock	Clock frequency		4.9		MHz
tw4	Pulse duration, clock high or low		95		ns
tw5	Pulse duration, RESET low		1		μs
<sup>t</sup> w6	Pulse duration, DCD7-DCD0 and DSR7-DSR0 high or low		1		μs
tw7	Pulse duration, TXD7-TXD0 high or low		250		ns
t <sub>su5</sub>	Setup time, $\overline{\text{DS1}}$ and $\overline{\text{DS2}}$ high before RESET low		900		ns
<sup>t</sup> h5	Hold time, DS1 and DS2 high after RESET		1		μs
t <sub>d1</sub>	Delay time, IRQLN2-IRQLN0 and IRQTXRX valid to $\overline{IRQ}$ low	C <sub>L</sub> = 50 pF	100		ns
<sup>t</sup> d2	Hold time, IRQLN2-IRQLN0 and IRQTXRX valid after IRQ high	$C_L = 50 \text{ pF}$	100		μS



2

## TCM78808 OCTAL ASYNCHRONOUS RECEIVER/TRANSMITTER



#### PARAMETER MEASUREMENT INFORMATION

VDD





## TCM78808 OCTAL ASYNCHRONOUS RECEIVER/TRANSMITTER



INSTRUMENTS POST OFFICE BOX 655012 • DALLAS, TEXAS 75265
2 V

0.8 V

2 V

0 8 V



INPUT

STROBE

INPUT DATA



NOTE: tpd = tPLH or tPHL

FIGURE 6. VOLTAGE WAVEFORMS

# PRINCIPLES OF OPERATION

### electrical operation

#### data and address

### data lines (DL7 through DL0)

SETUP AND HOLD

These lines are used for the parallel transmission and reception of data between the CPU and the TCM78808. The receivers are activated by the data strobe ( $\overline{DS1}$ ,  $\overline{DS2}$ ) signal. The output drivers are active only when the chip select ( $\overline{CS}$ ) signal is low (active), the data strobe ( $\overline{DS1}$ ,  $\overline{DS2}$ ) signal goes low (active), and the write ( $\overline{WR}$ ) signal is high (inactive). The drivers will become inactive (high impedance) within 50 ns when one or more of the following occurs: the chip select ( $\overline{CS}$ ) signal goes high, the data strobe ( $\overline{DS1}$ ,  $\overline{DS2}$ ) signal goes high, or the write ( $\overline{WR}$ ) signal goes low.

### address lines (A5 through A0)

These lines select which internal register is accessible through the data I/O lines (DL7 through DL0) when the data strobe ( $\overline{DS1}$ ,  $\overline{DS2}$ ) and chip select ( $\overline{CS}$ ) signals are low. Table 1 lists the addresses corresponding to each register. The receiver buffer and transmitter holding register for each line have the same address. When the ( $\overline{WR}$ ) signal is high, the address accesses the receiver buffer register. When  $\overline{WR}$  is low, it accesses the transmitter holding register.



	A	DRES	S LIN	Eţ		READ/	PECIETEP		
A5	A4	A3	A2	A1	<b>A</b> 0	WRITE	REGISTER		
L	L	L	Ĺ	L	L	Read	Line 0 Receiver Buffer		
L	L	L	L	L	L	Write	Line 0 Transmitter Holding		
L	L	L	L	L	н	Read	Line 0 Status		
L	L	L	L	н	L	Read/Write	Line 0 Mode Registers 1 and 2		
L	L	L	L	н	н	Read/Write	Line 0 Command		
L	L	н	L	L	L	Read	Line 1 Receiver Buffer		
L	L	н	L	L	L	Write	Line 1 Transmitter Holding		
L	L	н	L	L	н	Read	Line 1 Status		
L	L	н	L	н	L	Read/Write	Line 1 Mode Registers 1 and 2		
L	L	н	L	н	н	Read/Write	Line 1 Command		
L	н	L	L	L	L	Read	Line 2 Receiver Buffer		
L	н	L	L	L	L	Write	Line 2 Transmitter Holding		
L	н	L	Ł	L	н	Read	Line 2 Status		
L	н	L	L	н	L	Read/Write	Line 2 Mode Registers 1 and 2		
L	н	L	L	н	н	Read/Write	Line 2 Command		
L	н	н	L	L	L	Read	Line 3 Receiver Buffer		
L	н	н	L	L	L	Write	Line 3 Transmitter Holding		
L	н	н	L	L	н	Read	Line 3 Status		
L	н	н	L	н	L	Read/Write	Line 3 Mode Registers 1 and 2		
L	н	н	L	н	н	Read/Write	Line 3 Command		
н	L	L	L	L	Ļ	Read	Line 4 Receiver Buffer		
н	L	L	L	L	L	Write	Line 4 Transmitter Holding		
н	L	L	L	L	н	Read	Line 4 Status		
н	L	L	L	н	L	Read/Write	Line 4 Mode Registers 1 and 2		
н	L	L	L	н	н	Read/Write	Line 4 Command		
н	L	н	L	L	L	Read	Line 5 Receiver Buffer		
н	L	н	L	L	L	Write	Line 5 Transmitter Holding		
н	L	н	L	L	н	Read	Line 5 Status		
н	L	н	L	н	L	Read/Write	Line 5 Mode Registers 1 and 2		
н	L	н	L	н	н	Read/Write	Line 5 Command		
н	н	L	L	L	L	Read	Line 6 Receiver Buffer		
н	н	L	L	L	L	Write	Line 6 Transmitter Holding		
н	н	L	L	L	н	Read	Line 6 Status		
н	н	L	L	н	L	Read/Write	Line 6 Mode Registers 1 and 2		
н	н	L	L	н	н	Read/Write	Line 6 Command		
н	н	н	L	L	L	Read	Line 7 Receiver Buffer		
н	н	н	L	L	L	Write	Line 7 Transmitter Holding		
н	н	н	L	L	н	Read	Line 7 Status		
н	н	н	L	н	L	Read/Write	Line 7 Mode Registers 1 and 2		
н	н	н	L	н	н	Read/Write	Line 7 Command		
х	x	X	н	L	L	Read	Interrupt Summary		
х	х	х	н	L	н	Read	Data Set Change Summary		

### TABLE 1. TCM78808 REGISTERS ADDRESS SELECTION

 $^{\dagger}X = Either L or H$ 



# TCM78808 Octal Asynchronous Receiver/Transmitter

# PRINCIPLES OF OPERATION

#### bus transaction control

### chip select (CS)

This signal, when low, permits data transfers through the DL7 through DL0 lines to or from the internal registers. Data transfer is controlled by the data strobe ( $\overline{DS1}$ ,  $\overline{DS2}$ ) signal and the write ( $\overline{WR}$ ) signal.

### data strobe (DS1, DS2)

The data strobe inputs ( $\overline{DS1}$  and  $\overline{DS2}$ ) must be connected together. This input receives timing information for data transfers. During a write cycle, the CPU activates the data strobe signal when valid output data is available and deactivates the data strobe signal before the data is removed. During a read cycle, the CPU activates the data strobe signal, and the TCM78808 transfers the valid data.

When the data strobe signal is high, the DL7 through DL0 lines are in a high-impedance state.

### write (WR)

The write ( $\overline{WR}$ ) signal specifies the direction of data transfer on the DL7 through DL0 pins by controlling the direction of their transceivers. If the  $\overline{WR}$  signal is low during a data transfer (with the  $\overline{CS}$ ,  $\overline{DS1}$ , and  $\overline{DS2}$  signals also low), the TCM78808 receives data from DL7 through DL0. If the  $\overline{WR}$  signal is high during a write data transfer, the TCM78808 drives data onto the DL7 through DL0 lines.

#### interrupt request (IRQ)

The IRQ output is an active-low, open-drain output. The integral interrupt scanner drives the IRQ signal low when it has detected an interrupt condition on one of the eight serial data lines.

#### interrupt request transmit/receive (IRQTxRx)

This signal indicates when the interrupt scanner stops and activates  $\overline{IRQ}$  because of a transmitter interrupt condition (IRQTxRx = H) or because of a receiver interrupt condition (IRQTxRx = L). The signal is valid only while the  $\overline{IRQ}$  signal is low. The state of IRQTxRx signal also appears as bit 0 of the interrupt summary register.

#### interrupt request line number (IRQLN2 through IRQLN0)

These lines indicate the line number at which the TCM78808 interrupt scanner stopped and activated the interrupt request (IRQ) signal. The number on these lines is valid only while the IRQ signal is low. Line IRQLN2 is the high-order bit, and the IRQLN0 line is the low-order bit.

The state of these signals also appears as bits in the interrupt summary register: IRQLN2 as bit 3, IRQLN1 as bit 2, and IRQLN0 as bit 1. Table 2 shows the line numbers corresponding to settings of IRQLN2 through IRQLN0.



# TABLE 2. TCM78808 INTERRUPT REQUEST LINE INDICATIONS

IRQLN2	IRQLN1	IRQLNO	INTERRUPT REQUEST LINE NUMBER
L	L	L	0
L	L	н	1
L	н	L	2
L	н	н	3
н	L	L	4
н	L	н	5
н	н	L	6
н	н	н	7

#### serial data

#### transmit data (TXD7 through TXD0)

These outputs transmit the asynchronous bit-serial data streams. They remain at a high level when no data is being transmitted and at a low level when the TxBRK bit in the command register of the associated line is set.

#### receive data (RXD7 through RXD0)

These lines accept asynchronous bit-serial data streams. The input signals must remain at the high level for at least one-half bit time before a high-to-low transition is recognized. A high-to-low transition is required to signal the beginning of a start bit and initiate data reception.

#### modem signals

#### data set ready (DSR7 through DSR0)

These eight inputs, one for each serial data line on the TCM78808, are typically connected via intervening level converters to the data set ready outputs of modems. A TTL low at a DSR pin causes the DSR bit (bit 7) in the status register of the corresponding line to be activated. A TTL high at a DSR pin causes the DSR bit in the status register of the corresponding line to be inactive. A change of this input from high to low or low to high causes the activation of the data set change (DSCHNG) bit that corresponds to this line in the data set change summary register. Changes from one level to the other and back again that occur within 1  $\mu$ s may not be detected.

#### carrier detect (DCD7 through DCD0)

These eight inputs, one for each serial data line of the TCM78808, are typically connected through intervening level converters to the received-line-signal-detect (also called carrier-detect) outputs of modems. A TTL low at a DCD input causes the DCD bit of the corresponding line status register to be deactivated. A change of this input from high to low or low to high causes the activation of the data-set-change (DSCHNG) bit that corresponds to this line in the data-set-change summary register. Changes from one level to the other and back again that occur within 1  $\mu$ s may not be detected.



#### general control signals

### ready (RDY)

The  $\overline{\text{RDY}}$  output is an open-drain output. Upon detecting a negative transition of  $\overline{\text{CS}}$ , the TCM78808 activates the  $\overline{\text{RDY}}$  signal to indicate readiness to take part in data transfer cycles. The  $\overline{\text{RDY}}$  signal deactivates on the trailing edge of  $\overline{\text{CS}}$ .

### reset (RESET)

When the RESET input goes low, the TxD7 through TxD0 lines are low, and all internal status bits listed in the Architecture Summary paragraph are cleared.

#### manufacturing reset (MRESET)

This signal is for manufacturing use only. The input should be connected to ground for normal operation.

#### clock signals

#### clock input (CLK)

All baud rates and internal clocks are derived from this input. Normal operating frequency is 4.9152 MHz  $\pm 0.1\%$ , and duty cycle is 50  $\pm 5\%$ .

#### architecture summary

#### line-specific registers

Each of the eight serial data lines has a set of registers for buffering data into and out of the line and for external control of the line characteristics. These registers are selected for access by setting the appropriate address on lines A5 through A0. Lines A5 through A3 select one of the eight data lines. Lines A2 through A0 select the specific register for that line. Refer to Table 1 for the register address assignments.

#### receiver buffer register

Each line receiver consists of a character-assembly register and a two-entry FIFO that is the receiver buffer register. When the RxEN bit in a line command register is set, received characters are moved automatically into the line receiver buffer as soon as they have been deserialized from the associated communications line. When there are characters in this FIFO, the RxRDY bit is set in the status register for the line.

The activation of the RxRDY signal for a line that already has the RxIE bit of its command register set causes the interrupt scanner logic to stop and generate an interrupt condition (the IRQ signal is low). When the receiver buffer is read, the interrupt condition is cleared (the IRQ signal is high), and the interrupt scanner resumes operation.

If there is another entry in a line FIFO, the RxRDY bit remains active. When the interrupt scanner reaches this line again, the activation of RxRDY causes the scanner to halt and generate another interrupt ( $\overline{IRQ}$  goes low).

The RESET signal clears the RxEN bit and initializes the receiver logic. The RxRDY flag is cleared, and the receiver buffer register outputs become undefined. Any data in the FIFO at that time is lost.



#### transmitter holding register

Each line has a transmitter holding register that can be written to. When the TxEN bit in the line command register is set and the serialization logic becomes idle, characters are automatically moved from the output of this register into the transmitter serialization logic.

When this register is empty, the TxRDY bit in the line status register is set. If the transmitter interrupt enable (TxIE) bit in the line command register is also set, the interrupt scanner logic halts and generates an interrupt condition. If a character is then loaded into the register, the interrupt is cleared, and the scanner resumes operation.

The RESET signal also initializes the transmitter logic. The TxRDY flag is cleared, and the transmitter holding register contents are lost. The transmitter enable (TxEN) bit in the line command register is also cleared by RESET. Software clearing of TxEN alone produces results different from the full RESET in that the transmitter holding register contents are not lost. They are transmitted when TxEN is set again.

### status register

Each line has a read-only status register that provides information about the current state of the given line. This register indicates the readiness of a line for transmission or reception of data and flags error conditions in its bit fields. Figure 7 shows the format of the status register. Table 3 lists the flag bits in each register.



FIGURE 7. TCM78808 STATUS REGISTERS (LINE 0 THROUGH 6) FORMAT



# TCM78808 Octal Asynchronous Receiver/Transmitter

# PRINCIPLES OF OPERATION

### TABLE 3. TCM78808 STATUS REGISTERS (LINES 0 THROUGH 7) DESCRIPTION

BIT	DESCRIPTION
7	DSR (Data Set Ready). This bit is the inverted state of the DSR line.
6	DCD (Data Set Carrier Detect). This bit is the inverted state of the DCD line.
5	FER (Frame Error). Set when the received character currently displayed in the receiver buffer register was not framed by a stop
	bit. Only the first stop bit is checked to determine that a framing error exists. Subsequent reading of the receiver buffer register
	that indicates all zeros (including the parity bit, if any) can be interpreted as a Break condition. This bit is cleared by clearing
	RxEN (bit 2) of the command register, by RESET, or by setting the reset error RERR (bit 4) of the command register.
4	ORR (Overrun error). Set when the character in the receiver buffer was not read before another character was received. Cleared
	by clearing RxEN (bit 2) of the command register, by RESET, or by setting reset error RERR (bit 4) of the command register.
3	PER (Parity Error). If parity is enabled and this bit is set, the received character in the receiver buffer register has an incorrect
	parity bit. This bit is cleared by clearing RxEN (bit 2) of the command register, by RESET, by setting reset error RERR (bit 2)
	of the command register, or by reading the current character in the receiver buffer register.
2	TxEMT (Transmitter Empty). Set when the transmitter serialization logic for the associated line has completed transmission of
	a character, and no new character has been loaded into the transmission holding register. Cleared by loading the transmitter
	holding register, by clearing TxEN(0) of the command register, or by RESET.
1	RxRDY (Receiver Buffer Ready). When set, a character has been loaded into the FIFO buffer from the deserialization logic. Cleared
	by reading the receiver buffer register, by clearing RxEN (bit 2) in the command register, or by RESET.
0	TxRDY (Transmitter Holding Register Ready). When set, this bit indicates that the transmitter holding register is empty. Cleared
	when the program has loaded a character into the transmitter holding register, when the transmitter for this line is disabled by
	clearing TxEN (bit 0) in the command register, or RESET. This bit is initially set when the transmitter logic is enabled by the setting
	of the TxEN (bit 0) and the transmitter holding register is empty. This bit is not set when the automatic echo or remote loopback
	modes are programmed. Data can be overwritten if a consecutive write is performed while TxRDY is cleared.

### mode registers 1 and 2

These read/write registers control the attributes (including parity, character length, and line speed) of the communications line.

Each of the eight communications lines has two of these registers, both accessed by the same address on A5 through A0. Successive access operations (either read or write, in any combination) alternate between the two registers at that address by use of an internal pointer. The first operation addresses mode register 1. The pointer is reset to point to mode register 1 by RESET or by a read of the command register for this line. These registers should not be accessed by bit-oriented instructions that do read/modify/write cycles such as the PDP-11 BIS, BIC, and BIT instructions.

Figure 8 shows the format of mode registers 1, and Table 4 describes the function of the register information.



FIGURE 8. TCM78808 MODE REGISTERS 1 (LINE 0-6) FORMAT



## TABLE 4. TCM78808 MODE REGISTERS 1 (LINES 0 THROUGH 6) DESCRIPTION

BIT				DESCRIPTION				
7,6	STOP. The	STOP. These bits determine the number of stop bits that are appended to the transmitted characters as follows. These bits						
	are cleared	are cleared by RESET.						
	Bit 7	Bit 6	Stop Bits					
	1	1	Invalid					
	L	н	1.0					
	- H	1	1.5					
	н	н	2.0					
5,4	PAR CTRL	. (Parity co	ntrol). These bi	is determine parity as follows and are cleared by $\overline{\text{RESET}}$ . (X = either H or L)				
	Bit 5	Bit 4	Parity Type					
	н	н	Even					
	L	н	Odd					
	x	L	Disabled					
3,2	CHAR LEN	IGTH (Char	acter length). Th	nese bits determine the length (excluding start bit, parity, and stop bits) of the characters				
	received a	nd sent. R	eceived characte	ers of less than 8 bits are "right aligned" in the receiver buffer with unused high-order				
	bits equal 1	to zero. Par	ity bits are not s	nown in the receiver buffer. The character length bits are cleared by RESET. The character				
	length bits	s are define	ed as follows:					
	Bit 3	Bit 2	Bit Length					
	L	L	5					
	L	н	6					
	н	L	7					
	н	н	8					
1	RSRV. Res	served and	cleared by RES	ET.				
0	MCIE (Mod	dem contro	l interrupt enable	). When set and RxIE (bit 5) of the command register is set, the modem control interrupts				
	are enable	d. Refer to	the interrupt S	canner and Interrupt Handling information. Cleared by RESET.				

Figure 9 shows the format of mode registers 2, and Table 5 indicates the baud rate selections of the register. Bits 7 through 4 of mode register 2 control the transmitter baud rate, and bits 3 through 0 control the receiver baud rate. These registers are cleared by RESET.



FIGURE 9. TCM78808 MODE REGISTERS 2 (LINE 0 THROUGH 6) FORMAT



Telecommunications Circuits **S** 

# TCM78808 Octal Asynchronous Receiver/Transmitter

# PRINCIPLES OF OPERATION

# TABLE 5. TCM78808 MODE REGISTERS 2(LINES 0 THROUGH 6) DESCRIPTION

BIT		DESCRIPTION									
7-0	ХМІ	T RAT	E/REC	V RA	FE (Transi	nitte	r/Rec	eiver	Rate). Selects	the baud ra	te of the
	tran	smitte	r (bits	7 thre	ough 4) ar	nd re	ceive	r (bits	3 through 0)	as follows:	
	ר	Fransm	nitter E	Bits	R	eceiv	er Bi	ts	Nominal	Actual	Error <sup>†</sup>
	7	6	5	4	3	2	1	0	Rate	Rate	(percent)
	L	L	L	L	L	L	L	L	50	same	
	L	L	L	н	L	L	L	н	75	same	
	L	L	н	L	L	L	н	L	110	109.09	0.826
	L	L	н	н	L	L	н	н	134.5	133.33	0.867
	L	н	L	Ł	L	н	L	L	150	same	-
	L	н	L	н	L	н	L	н	300	same	
	L	н	н	L	L	н	н	L	600	same	
	L	н	н	н	L	н	н	н	1200	same	
	н	L	L	L	н	L	L	L	1800	1745.45	3.03
	н	L	L	н	н	L	L	н	2000	2021.05	1.05
	н	L	н	L	н	L	н	L	2400	same	
	н	L	н	н	н	L	н	н	3600	3490.91	3.03
	н	н	L	L	н	н	L	L	4800	same	
	н	н	L	н	н	н	L	н	7200	6981.81	3.03
	н	н	н	L	н	н	н	L	9600	same	
	н	н	н	н	н	н	н	н	19200	same	-

<sup>†</sup> The frequency of the clock input (CLK) is 4.9152 MHz. The clock input may vary by 0.1%. This variance results in an error that must be added to the error listed in the error column.

#### command register

These read/write registers control various functions on the selected line. Figure 10 shows the format of the command registers, and Table 6 describes the function of the register information.



FIGURE 10. TCM78808 COMMAND REGISTERS (LINE 0 THROUGH 6) FORMAT



### TABLE 6. TCM78808 COMMAND REGISTERS (LINES 0 THROUGH 7) DESCRIPTION

BIT			DESCRIPTION						
7,6	OPER MO	DE (Operati	on Mode). These bits control the operating mode of the channel as follows. These bits are cleared by RESET.						
	Bit 7	Bit 6	Operating Mode						
	L	L L Normal operation							
	L	L H Automatic echo							
	н	L	Local loopback						
	н	н	Remote loopback						
5	RxIE (Rece	eiver Interr	upt Enable). When set, the RxRDY flag (bit 1) of the status register for this line will generate an interrupt.						
4	RERR (Res	et Error). V	When set, this bit clears the framing error, overrun error, and parity error of the status register associated						
	with this line. This bit is cleared by RESET. It is not self-clearing.								
3	TxBRK (Transmit Break). When set, this bit forces the appropriate TxD7-TxD0 line to the spacing state at the conclusion of								
	the character presently being transmitted. When the program clears this bit, normal operation is restored, and any character								
	pending in the transmitter holding register is moved into the serialization logic and transmitted. The minimum break length								
	obtainable is twice the character length plus 1 bit time. The maximum break length depends on the amount of time between								
	the progra	m setting	and clearing this bit, but is an integral number of bit times. This bit is cleared by <b>RESET</b> .						
2	RxEN (Red	eiver Enab	ble). When set, this bit enables the receiver logic. When cleared, it stops the assembling of the received						
	character,	clears all	receiver error bits and the RxRDY (bit 1) of the status register, clears any receiver interrupt conditions						
	associated	l with this	line, and initializes all receiver logic. This bit is cleared by RESET.						
1	TxIE (Tran	smit Interru	upt Enable). When set, the state of the associated TxRDY flag (bit 0) of the status register is made available						
	to the inte	errupt scan	ner logic. When the interrupt scanner logic scans this line, it determines if the TxRDY flag is set and,						
	if so, gen	erates an i	nterrupt.						
0	TxEN (Tra	nsmitter E	nable). When set, this bit enables the transmitter logic. When cleared, it inhibits the serialization of the						
	characters	that follow	w, but the serialization of the current character is completed. It also clears the TxRDY flag (bit 0) of the						
	status reg	ister, clear	s any transmitter interrupt conditions associated with the transmitter holding register, and initializes all						
	transmitte	r logic exc	ept that associated with the transmitter holding register. The character in the transmitter holding register						
	is retained	l so that X	ON/XOFF situations can be properly processed. This bit is cleared by RESET.						

Bits 5 through 0 enable the line receiver and transmitter, enable handling of interrupts, initiate the transmission of break characters, and reset error bits for the line. Refer to the "Interrupt Scanner and Interrupt Handling" paragraphs for detailed interrupt information. Bits 7 and 6 control the operating mode of the line. The four modes that can be set are normal operation, automatic echo, local loopback, and remote loopback.

### normal operation

The serial data received is assembled in the receiver logic and transferred in parallel to the receiver buffer register. The RxEN bit must be set. Data to be transmitted is loaded in parallel into the transmitter holding register, then automatically transferred into the transmitter logic and serialized for transmission. The TxEN bit must be set.

#### automatic echo

The serial data received is assembled into parallel form in the receiver logic (the RxEN bit must be set) and transferred to the receiver buffer register. Arriving serial data is also routed to the line's TxDn pin for serial output. TxEN is ignored, and the transmitter logic is disabled. TxRDY flags and TxEMT indications are cleared. No transmitter interrupts are generated.



# TCM78808 Octal Asynchronous Receiver/Transmitter

# PRINCIPLES OF OPERATION

#### local loopback

The serial data from the RxDn input is ignored, and the receiver serial input receives data from the transmitter serial output. That data is assembled into parallel form in the receiver logic (the RxEN bit must be set) and transferred to the receiver buffer register where it can be read by the program. Data to be transmitted to the receiver is loaded in parallel form into the transmitter holding register from which it is automatically moved into the transmitter logic and serialized for transmission. The TxEN bit must be set. The transmission goes only to the receiver serial input; the TxDn output is held high. As in normal operation, transmission and reception baud rates are controlled by the transmitter speed and receiver speed entries in mode register 2.

#### remote loopback

The serial data received on the RxDn line is returned to the TxDn line without further action. No data is received or transmitted. The RxRDY, TxRDY, and TxEMT flags are disabled. The TxEN and RxEN bits of the command register are held cleared, causing the transmitter and receiver logic to be disabled.

#### summary registers

The TCM78808 contains two registers that summarize the current status of all eight serial data lines, making it possible to determine that a line status has changed with a a single read operation. These registers are selected for access by setting the appropriate address on inputs A2 through A0. Because the registers are shared by eight serial lines, the line-selection bits A5 through A3 are ignored when these registers are accessed. Refer to "Interrupt Scanner and Interrupt Handling" for detailed interrupt information.

#### interrupt summary register

This read-only register indicates that a transmitter or receiver interrupt condition has occurred and indicates the line number that generated the interrupt. Figure 11 shows the format of the interrupt summary register, and Table 7 describes register information.



FIGURE 11. TCM78808 INTERRUPT SUMMARY REGISTER FORMAT



### TABLE 7. TCM78808 INTERRUPT SUMMARY REGISTER DESCRIPTION

BIT	DESCRIPTION
7	IRQ (Interrupt Request). When set, this bit indicates that the interrupt scanner has found an interrupting condition among
	the eight serial lines of the TCM78808. These conditions also result in activating the IRQ signal.
6,5,4	RAZ (Read as Zero). Not used
3,2,1†	INT LINE NO (Interrupting Line Number). These bits indicate the line number upon which an interrupting condition was found.
	These bits correspond to the IRQLN2-IRQLNO signals: bit 3 = IRQLN2, bit 2 = IRQLN1, and bit 1 = IRQLN0. See Table 2.
0†	Tx/Rx (Transmit/Receive). This bit indicates whether the interrupting condition was caused by a transmitter (Tx/Rx = 1)
	or a receiver (Tx/Rx = 0). This bit corresponds to the IRQTxRx signal of the TCM78808 and is set when IRQTxRx is set.

<sup>†</sup>Bits 3-0 above represent the outputs of a free-running counter and are valid only when bit 7 is set.





When the MCIE bit in a line mode register 1 is set and RxIE is also set, the modem control interrupts are enabled for that line. If DSCHNG for that line is then set, the interrupt scanner will halt and generate an interrupt. The data set change summary register bits are cleared by writing a high into the bit position. A program that uses this register should read and save a copy of its contents. The copy can then be written back to the register to clear the bits that were set. The system interrupts should be disabled, and writeback should directly follow the read operation.

The  $\overline{\text{RESET}}$  signal disables and initializes the data set change logic. When the  $\overline{\text{RESET}}$  signal is high, future changes in  $\overline{\text{DSR}}$  and  $\overline{\text{DCD}}$  are reported as they occur.

#### interrupt scanner and interrupt handling

The interrupt scanner is a 4-bit counter that sequentially checks lines 0 through 7 for a receiver interrupt (counter positions 0 through 7) and then checks the lines in the same order for a transmitter interrupt (counter positions 8 through 15). If the scanner detects an interrupt condition, it stops, and the IRQ signal goes low. An interrupt must be serviced by software, or no other interrupt request can be posted.

The scanner determines that a line has a receiver interrupt if the line receiver buffer is ready and receiver interrupts are enabled for that line (RxRDY and RxIE = H) or if either of the line modem status signals has changed state and both receiver and modem control interrupts are enabled for that line (DSCHNG, RxIE, and MCIE all high).

The scanner determines that a line has a transmitter interrupt if the line's transmitter holding the register is empty and transmitter interrupts are enabled for that line (TxRDY and TxIE both high).



# TCM78808 Octal Asynchronous Receiver/Transmitter

## PRINCIPLES OF OPERATION

When the scanner detects an interrupt, it reports the line number on the IRQ2-IRQ0 lines. The IRQTxRx signal is high for a transmitter interrupt and is low for a receiver interrupt. The appropriate bits are also updated in the interrupt summary register. The IRQ line goes high, and the scanner is restarted for each of the following three types of interrupt conditions:

- 1. Reading the receiver buffer or resetting the RxIE bit of the interrupting line for the first type of receiver interrupt previously described.
- 2. Resetting the MCIE, RxIE, or DSCHNG bit of the interrupting line for the second type of receiver interrupt previously described.
- 3. Loading the transmitter holding register or resetting the TxIE bit of the interrupting line for transmitter interrupts.

If the scanner was originally stopped by a receiver interrupt condition, the scanner resumes sequential operation from where it stopped, thus providing receivers with equal priority. If the scanner was stopped by a transmitter condition, the scanner restarts from position 0 (line receiver), thus giving receivers priority over transmitters.

### edge-triggered and level-triggered interrupt systems

If the interrupt system of the TCM78808 is used only for generating interrupts for the RxRDY and/or TxRDY flags, the  $\overline{IRQ}$  line can be connected to a processor having either edge-triggered or level-triggered interrupt capability. If the modem control interrupts are being used (MCIE in mode register 1 = 1), the  $\overline{IRQ}$  line can be connected only to a processor that uses level-triggered interrupts.

#### modem handling

The TxEMT (transmitter empty) bit of the status register is typically used to indicate when a program can disable the transmission medium, as when deactivating the request-to-send line of a modern. A typical program will load the last character for transmission and then monitor the TxEMT bit of the status register.

The setting of the TxEMT bit to indicate that transmission is complete may occur a substantial time after the loading of the last character. After the last character is loaded, one character is in the transmitter holding register, and one character is in the serialization logic. Therefore, it will be two character times before the transmission process is completed. Waiting for the TxRDY signal to be set before monitoring the TxEMT status shortens this by one character time because the TxRDY status bit indicates that there are no characters in the transmitter holding register. The times involved are calculated by taking the reciprocal of the baud rate being used, multiplying by the number of bits per character [a start bit - 5, 6, 7, or 8 data bits (plus parity bit if enabled) and 1, 1.5, or 2 stop bits], and multiplying by either two characters or one depending on when TxEMT monitoring begins.



# COMPATIBLE WITH STANDARD TTL INTEGRATED CIRCUITS

- Gallium Arsenide Diode Infrared Source Optically Coupled to a Silicon N-P-N Phototransistor
- **High Direct-Current Transfer Ratio**
- High-Voltage Electrical Isolation . . . 2.5 kV rms (3.535 kV peak)
- Plastic Dual-In-Line Package
- High-Speed Switching:  $t_r = 2 \mu s$  Typ,  $t_f = 2 \mu s$  Typ
- UL Recognized File #E65085
- Primarily Used with Telephone Ring Detector TCM1520A and Tone Drivers TCM1501B, TCM1506B, TCM1512B, TCM1531, TCM1532, TCM1536, and TCM1539

#### mechanical data

The package consists of a gallium arsenide infrared-emitting diode and an n-p-n silicon phototransistor mounted on a 6-pin lead frame encapsulated within an electrically nonconductive plastic compound. The case will withstand soldering temperature with no deformation and device performance characteristics remain stable when operated in high-humidity conditions. Unit weight is approximately 0.52 grams.



FXAS

current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. INSTRUMENTS POST OFFICE BOX 655012 . DALLAS, TEXAS 75265

### absolute maximum ratings at 25 °C free-air temperature (unless otherwise noted)

Input-to-output voltage ± 2.5 kV rms (± 3.535 kV peak)   Collector-base voltage 70 V
Collector-emitter voltage (see Note 1)
Emitter-collector voltage
Emitter-base voltage
Input-diode reverse voltage
Input-diode continuous forward current at (or below) 25 °C free-air temperature
(see Note 2)
Continuous power dissipation at (or below) 25 °C free-air temperature
Infrared-emitting diode (see Note 3) 150 mW
Phototransistor (see Note 4)
Total, infrared-emitting diode plus phototransistor (see Note 5)
Storage temperature range
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds

NOTES: 1. This value applies when the base-emitter diode is open-circuited.

- 2. Derate linearly to 100 °C free-air temperature at the rate of 1.33 mA/ °C.
- 3. Derate linearly to 100 °C free-air temperature at the rate of 2 mW/ °C.
- 4. Derate linearly to 100 °C free-air temperature at the rate of 2 mW/ °C.

5. Derate linearly to 100 °C free-air temperature at the rate of 3.33 mW/ °C.

# electrical characteristics at 25 °C free-air temperature

	PAR	AMETER	TEST C	ONDITIONS		MIN	TYP	MAX	UNIT
V(BR)CBO	Collector-b	ase breakdown voltage	$I_{C} = 10 \ \mu A$ ,	I <sub>E</sub> = 0,	I <sub>F</sub> = 0	70			V
V(BR)CEO	Collector-e	mitter breakdown voltage	$I_C = 1 mA,$	I <sub>B</sub> = 0,	$I_F = 0$	30			V
V(BR)EBO	Emitter-bas	e breakdown voltage	$I_E = 10 \ \mu A$ ,	IC = 0,	IF = 0	7			V
IR	Input diode	static reverse current	V <sub>R</sub> = 3 V				:	10	μA
I <sub>C(on)</sub>	On state	Phototransistor	$V_{CE} = 0.4 V,$	IF = 0.8 mA,	$I_B = 0$	100			μA
	collector	operation	$V_{CE} = 0.4 V_{,}$	$I_{F} = 10 \text{ mA},$	$I_B = 0$	5			mA
	current	Photodiode	$V_{00} = 0.4 V$	$I_F = 16 \text{ mA},$	I <sub>E</sub> = 0	7	20		
		operation	VCB - 0.4 V,				20		μΑ
	Off-state	Phototransistor	$V_{05} = 10 V$	1= = 0			1	50	
		operation	VCE - 10 V,	ν <sub>F</sub> = 0,	<sup>,</sup> В – о			50	<b>n</b> A
'C(off)	current	Photodiode	$V_{00} = 10 V$		le = 0		1 50 0.1 20		
	current	operation	VCB - 10 V,	ι <sub>F</sub> = 0,	1E = 0		0.1	10 10 50 20 1.4 0.4	
bre	Transistor	static forward current	$V_{05} = 5 V$	$l_0 = 10 \text{ mA}$	l= = 0	200	550		
11FE	transfer ratio		$v_{CE} = 5 v$ , $I_C = 10 m$		ν <sub>F</sub> = 0	200	550		
VF	Input diode	static forward voltage	I <sub>F</sub> = 16 mA				1.2	1.4	v
V <sub>CE(sat)</sub>	current operation Transistor static forward current transfer ratio Input diode static forward voltage Collector-emitter saturation voltage Input-to-output internal resistance		$I_{C} = 5 \text{ mA},$	$I_{\rm F} = 10  {\rm mA},$	$I_B = 0$		0.25	0.4	V
rio	Input-to-ou	tput internal resistance	$V_{in-out} = \pm 500 V$ ,	See Note 6		1011			Ω
Cio	Input-to-ou	tput capacitance	V <sub>in-out</sub> = 0,	f = 1 MHz,	See Note 6		1	1.3	pF

NOTE 6: These parameters are measured between both input-diode leads shorted together and all the phototransistor leads shorted together.

# switching characteristics at 25 °C free-air temperature

		PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tr	Rise time	Phototropoistor oppration	$V_{CC} = 10 V$ , $I_{C(on)} = 2 mA$ , $R_{L} = 100 \Omega$ ,		2	10	
tf	Fall time	Phototransistor operation	See Test Circuit A of Figure 1		2	10	$\mu s$
tr	Rise time	Photodiada anaration	$V_{CC} = 10 V$ , $I_{C(on)} = 20 \mu A$ , $R_L = 1 k\Omega$ ,		1		
tf	Fall time	Filotodiode operation	See Test Circuit B of Figure 1		1		μs



2



 $t_{w} = 100 \ \mu s.$ 

B. The output waveform is monitored on an oscilloscope with the following characteristics:  $t_r \le 12 \text{ ns}$ ,  $R_{in} \ge 1 \text{ M}\Omega$ ,  $C_{in} \le 20 \text{ pF}$ .

FIGURE 1. SWITCHING TIMES





# TIL181 OPTOCOUPLER



# FOR APPLICATIONS IN TELECOMMUNICATIONS EQUIPMENT

- Breakover Voltage to Common . . . 82 V Max
- Reference Voltage . . . 58 V Min
- Surge Current 8/20 μs . . . 150 A
- Holding Current . . . 150 mA Min

# description

The TISP1082 is designed specifically for telephone line card protection against lightning and transients induced by ac lines when A and B are connected to the TIP and RING circuits. These devices consist of two asymmetrical suppressor sections that will suppress voltage transients between terminals A and C, B and C, and A and B.

Negative transients are initially clipped by zener action until the voltage rises to the breakover level, which causes the device to crowbar. The high crowbar holding current prevents dc latchup as the transient subsides. Positive transients are clipped by diode action. A to B characteristics are symmetrical, and the crowbar action of the device suppresses transients.

These monolithic protection devices are fabricated in ion-implanted planar structures to ensure precise and symmetrical breakover level.

### mechanical data



PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

# TISP1082 DUAL ASYMMETRICAL TRANSIENT VOLTAGE SUPPRESSOR

# absolute maximum ratings at 25 °C case temperature (unless otherwise noted)

Nonrepetitive peak on-state pulse current, 8/20 $\mu$ s (see Notes 1, 2, and 3)	150 A
Nonrepetitive peak on-state current, $t_w = 10 \ \mu s$ , half sine-wave (see Notes 2 and 3)	15 A
Peak rate of rise of on-state current	250 A/µs
Operating junction temperature	. 150°C
Operating free-air temperature range 0°C	to 70°C
Storage temperature range	to 125°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	. 230°C

NOTES: 1. The notation "8/20 µs" refers to a waveshape having a rise time of 8 µs and a duration of 20 µs ending at 50% of the peak value (see ANSI Standard C62.1).

- 2. Above 70 °C, derate linearly to zero at 150 °C case temperature.
- 3. This value applies when the case temperature is at (or below) 70 °C. The surge may be repeated after the device has returned to thermal equilibrium.

# electrical characteristics for the A and B terminals<sup>†</sup>, T<sub>J</sub> = $25 \,^{\circ}$ C

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
٧ <sub>Z</sub>	Reference voltage	$I_Z = -1 \text{ mA}$	- 58			V
I <sub>D</sub>	Off-state current	$V_{D} = \pm 50 V$			±10	μA
C <sub>off</sub>	Off-state capacitance	$V_{D} = 0,  f = 1 \text{ kHz},$			E	pF
		See Note 4		1 5		

<sup>†</sup>Polarity may be determined arbitrarily.

# electrical characteristics for the A and C or the B and C terminals<sup>‡</sup>, T<sub>J</sub> = 25 °C

	PARAMETER	TEST COND	ITIONS	MIN	TYP	MAX	UNIT
٧ <sub>Z</sub>	Reference voltage	$I_Z = -1 \text{ mA}$		- 58			v
αVZ	Temperature coefficient				0.1		%/°C
V <sub>(BO)</sub>	Breakover voltage	See Note 5				-82	v
I(BO)	Breakover current	See Note 5		-0.15	-0.6		A
VF	Forward voltage	I <sub>F</sub> = 5 A,	See Notes 5 and 6			3	V
∨тм	Peak on-state voltage	$I_{T} = -5 A,$	See Notes 5 and 6		-2.2	-3	v
ЧΗ	Holding current	See Note 5		- 150			mA
	Critical rate of rise	Cas Nata 7				F	10/1-0
αν/ατ	of off-state voltage	See Note 7				82 3 23 5 -10 0 500	κν/μs
ID	Off-state current	$V_{D} = -50 V$				- 10	μΑ
C <sub>off</sub>	Off-state capacitance	V <sub>D</sub> = 0, See Note 4	f = 1 kHz,		300	500	pF

<sup>‡</sup>Polarity is determined at terminal A or B with respect to C.

- NOTES: 4. These capacitance measurements employ a three-terminal capacitance bridge incorporating a guard circuit. The third terminal and the mounting tab are connected to the guard terminal of the bridge.
  - 5. These parameters must be measured using pulse techniques,  $t_W = 100 \ \mu s$ , duty cycle  $\leq 2\%$ .
  - These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts and located within 3,2 mm (0.125 inch) of the device body.
  - 7. The critical dv/dt is measured using a linear rate of rise with the maximum voltage limited to 80% of Vz min.

#### thermal characteristics

	PARAMETER	MAX	UNIT
R <sub>θJC</sub>	Junction-to-case thermal resistance	3.5	°C/W
R <sub>0JA</sub>	Junction-to-free-air thermal resistance	62.5	°C/W



# TISP1082 DUAL ASYMMETRICAL TRANSIENT VOLTAGE SUPPRESSOR



FIGURE 1. VOLTAGE-CURRENT CHARACTERISTICS FOR TERMINALS A AND  $B^{\dagger}$ 

<sup>†</sup> Polarity may be determined arbitrarily,



# TISP1082 DUAL ASYMMETRICAL TRANSIENT VOLTGE SUPPRESSOR



FIGURE 2. VOLTAGE-CURRENT CHARACTERISTICS FOR TERMINALS A AND C OR B AND C<sup>‡</sup> <sup>†</sup>Polarity is determined at terminal A or B with respect to C.



# TYPICAL APPLICATION DATA

The breakover voltage represents the highest level of stress applied to the system being protected by the suppressor. With an increase in ambient temperature, the reference voltage (the level at which transient voltage clipping just begins) increases at typically  $0.09\%/^{\circ}$ C. Breakover current, however, decreases at typically  $-0.06\%/^{\circ}$ C, but operating along the reference resistance line reduces its effect. The net result is that the breakover voltage level is only slightly dependent on ambient temperature.

D-C lockup: The suppressor will remain in a crowbar condition as long as the line can supply a short-circuit current greater than the holding current,  $I_{\text{H}}$ . To prevent this from happening, the following conditions must be obtained:

V<sub>battery</sub> < I<sub>H</sub> R<sub>line</sub>

Continuous operation: Line short-circuits to external power supplies can result in overdissipation of the suppressor. Conventional protection techniques such as the use of fuses or PTC thermistors should be used to eliminate or reduce the fault current.



2 **Telecommunications Circuits** 

# TISP2180, TISP2290 DUAL SYMMETRICAL TRANSIENT VOLTAGE SUPPRESSORS

D3201, DECEMBER 1987

### FOR APPLICATIONS IN TELECOMMUNICATIONS EQUIPMENT

- Breakover Voltage to Common TISP2180 . . . 180 V Max TISP2290 . . . 290 V Max
- Surge Current 8/20 μs . . . 150 A
- Reference Voltage TISP2180 . . . 145 V Min TISP2290 . . . 200 V Min
- Holding Current . . . 150 mA Min

#### description

The TISP2000 series is designed specifically for telephone line card protection against lightning and transients induced by ac lines when A and B are connected to the TIP and RING circuits. The TISP2180 and TISP2290 consist of two bidirectional suppressor sections connected to a common C terminal. They will suppress voltage transients between terminals A and C, B and C, and A and B.

Transients are initially clipped by zener action until the voltage rises to the breakover level, which causes the device to crowbar. The high crowbar holding current prevents dc latchup as the transient subsides.

These monolithic protection devices are fabricated in ion-implanted planar structures to ensure precise and symmetrical breakover control.

### mechanical data



PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Taxas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



2

# TISP2180, TISP2290 DUAL SYMMETRICAL TRANSIENT VOLTAGE SUPPRESSORS

### absolute maximum ratings at 25 °C case temperature (unless otherwise noted)

Nonrepetitive peak on-state pulse current 8/20 µs (see Notes 1, 2, and 3)	150 A
Nonrepetitive peak on-state current, $t_W = 10$ ms, half sine-wave (see Notes 2 and 3)	15 A
Peak rate of rise of on-state current	i0 A/μs
Operating junction temperature	150°C
Operating free-air temperature range	o 70°C
Storage temperature range	150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	230°C

NOTES: 1. The notation "8/20 µs" refers to a waveshape having a rise time of 8 µs and a duration of 20 µs ending at 50% of the peak value (see ANSI Standard C62.1).

- 2. Above 70 °C, derate linearly to zero at 150 °C case temperature.
- 3. This value applies when the case temperature is at (or below) 70 °C. The surge may be repeated after the device has returned to thermal equilibrium.

# electrical characteristics for the A and B terminals<sup>†</sup>, $T_J = 25 \,^{\circ}C$

PARAMETER		TEST CONDITIONS	т	ISP2180	TISP2290			LINUT
		TEST CONDITIONS	MIN	TYP MAX	MIN	TYP	MAX	UNIT
٧z	Reference voltage	$I_Z = \pm 1 \text{ mA}$	±145		±200			v
ID	Off-state current	$V_D = \pm 50 V$		± 10			±10	μA
Coff	Off-state capacitance	$V_D = 0$ , $f = 1 \text{ kHz}$ , See Note 4		40 100		40	100	рF

# electrical characteristics for the A and C or the B and C terminals<sup>†</sup>, $T_J = 25 °C$

	DADAMETED	TEST CONDITIONS		TISP2180		1	LINUT		
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
VZ	Reference voltage	$I_Z = \pm 1 \text{ mA}$	±145			± 200			v
	Temperature coefficient			0.1			0.1		0/ /00
αVZ	of reference voltage			0.1			0.1		%/ °C
V <sub>(BO)</sub>	Breakover voltage	See Notes 5 and 6			±180			±290	V
I(BO)	Breakover current	See Note 5	±0.15		±0.6	±0.15		±0.6	Α
∨тм	Peak on-state voltage	$I_T = \pm 5 A$ , See Notes 5 and 6		±2.2	± 3		±1.9	±3	V
Чн	Holding current	See Note 5	±150			±150			mA
du/dt	Critical rate of rise	See Note 7			E			E	k)//o
av/at	of off-state voltage	See Note /			5		,	5	κv/μs
۱D	Off-state current	$V_D = \pm 50 V$			±10			±10	μA
Coff	Off-state capacitance	$V_D = 0$ , f = 1 kHz, See Note 4		110	200		110	200	pF

<sup>†</sup>Polarity may be determined arbitrarily.

NOTES: 4. These capacitance measurements employ a three-terminal capacitance bridge incorporating a guard circuit. The third terminal and the mounting tab are connected to the guard terminal of the bridge.

5. These parameters must be measured using pulse techniques, t<sub>w</sub> = 100  $\mu$ s, duty cycle  $\leq$  2%.

6. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts and located within 3,2 mm (0.125 inch) from the device body.

7. The critical dv/dt is measured using a linear rate of rise with the maximum voltage limited to 80% of Vz min.

#### thermal characteristics

	PARAMETER	MIN	ТҮР	MAX	UNIT
R <sub>0JC</sub>	Junction-to-case thermal resistance			3.5	°C/W
R <sub>0JA</sub>	Junction-to-free-air thermal resistance			62.5	°C/W



2

# TISP2180, TISP2290 DUAL SYMMETRICAL TRANSIENT VOLTAGE SUPPRESSORS



FIGURE 1. VOLTAGE-CURRENT CHARACTERISTICS FOR ANY PAIR OF TERMINALS<sup>†</sup>

<sup>†</sup>Polarity may be determined arbitrarily.



# TISP2180, TISP2290 DUAL SYMMETRICAL TRANSIENT VOLTAGE SUPPRESSORS

# TYPICAL APPLICATION DATA

The breakover voltage represents the highest level of stress applied to the system being protected by the suppressor. With an increase in ambient temperature, the reference voltage (the level at which transient voltage clipping just begins) increases at typically  $0.09\%/^{\circ}$ C. Breakover current, however, decreases at typically  $-0.06\%/^{\circ}$ C, but operating along the reference resistance line reduces its effect. The net result is that the breakover voltage level is only slightly dependent on ambient temperature.

D-C lockup: The suppressor will remain in a crowbar condition as long as the line can supply a short-circuit current greater than the holding current,  $I_{H}$ . To prevent this from happening, the following conditions must be obtained.:

Continuous operation: Line short-circuits to external power supplies can result in overdissipation of the suppressor. Conventional protection techniques such as the use of fuses or PTC thermistors should be used to eliminate or reduce the fault current.



# FOR APPLICATIONS IN TELECOMMUNICATIONS EQUIPMENT

**Breakover Voltage to Common** TISP3180 . . . 180 V Max TISP3290 . . . 290 V Max

Surge Current 8/20 µs . . . 150 A

- **Reference Voltage** TISP3180 . . . 145 V Min TISP3290 . . . 200 V Min
- Holding Current . . . 150 mA Min

#### description

The TISP3000 series is designed specifically for telephone line card protection against lightning and transients induced by ac power lines when A and B are connected to the TIP and RING circuits. The TISP3180 and TISP3290 consist of two bidirectional suppressor sections connected to a common C terminal. They will suppress voltage transients between terminals A and C, B and C, and A and B.

Transients are initially clipped by zener action until the voltage rises to the breakover level, which causes the device to crowbar. The high crowbar holding current prevents dc latchup as the transient subsides.

These monolithic protection devices are fabricated in ion-implanted planar structures to ensure precise and symmetrical breakover control.

### mechanical data



POST OFFICE BOX 655012 . DALLAS, TEXAS 75265

PRODUCTION DATA documents contain information PHUDUC IUM DAIA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Texas INSTRUMENTS 2

# TISP3180, TISP3290 DUAL SYMMETRICAL TRANSIENT VOLTAGE SUPPRESSORS

## absolute maximum ratings at 25 °C case temperature (unless otherwise noted)

Nonrepetitive peak on-state pulse current 8/20 $\mu$ s (see Notes 1, 2, and 3) $\ldots$	150 A
Nonrepetitive peak on-state current, $t_W = 10$ ms, half sine-wave (see Notes 2 and 3).	15 A
Peak rate of rise of on-state current	250 A/μs
Junction temperature	150°C
Operating free-air temperature range	0°C to 70°C
Storage temperature range	)°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	230°C

NOTES: 1. The notation ''8/20 µs'' refers to a waveshape having a rise time of 8 µs and a duration of 20 µs ending at 50% of the peak value (see ANSI Standard C62.1).

2. Above 70 °C, derate linearly to zero at 150 °C case temperature.

3. This value applies when the case temperature is at (or below) 70 °C. The surge may be repeated after the device has returned to thermal equilibrium.

## electrical characteristics for the A and B terminals<sup>†</sup>, T<sub>J</sub> = 25 °C

	DADAMETED			TISP3180			TISP3290		
Vz Reference voltage	TEST CONDITIONS	MIN	TYP	MAX	MIN	ТҮР	MAX	UNIT	
٧Z	Reference voltage	$I_Z = \pm 1 \text{ mA}$	±290			±400			V
۱ <sub>D</sub>	Off-state current	$V_{D} = \pm 50 V$			±10			±10	μA
Coff	Off-state capacitance	$V_D = 0$ , $f = 1 \text{ kHz}$ , See Note 4		0.5	5		0.5	5	pF

# electrical characteristics for the A and C or the B and C terminals<sup>†</sup>, $T_J = 25 \,^{\circ}C$

PARAMETER		TEST CONDITIONS	TISP3180			TISP3290			LINUT
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
٧z	Reference voltage	$I_Z = \pm 1 \text{ mA}$	±145			± 200			V
	Temperature coefficient				0.1			0.1	a/ / 0C
αVZ	of reference voltage				0.1			0.1	70/ °C
V <sub>(BO)</sub>	Breakover voltage	See Notes 5 and 6			±180			±290	V
I(BO)	Breakover current	See Note 5	±0.15		±0.6	±0.15		±0.6	Α
VTM	Peak on-state voltage	$I_T = \pm 5 A$ , See Notes 5 and 6		±2.2	± 3		±1.9	± 3	V
ЧН	Holding current	See Note 5	±150			±150			mA
du/dt	Critical rate of rise	See Note 7			E			5	k)//
uv/ut	of off-state voltage	See Note /			5			5	κν/μ5
۱D	Off-state current	$V_D = \pm 50 V$			±10			±10	μA
Coff	Off-state capacitance	$V_D = 0$ , f = 1 kHz, See Note 4		105	250		95	250	рF

<sup>†</sup>Polarity may be determined arbitrarily.

NOTES: 4. These capacitance measurements employ a three-terminal capacitance bridge incorporating a guard circuit. The third terminal and the mounting tab are connected to the guard terminal of the bridge.

5. These parameters must be measured using pulse techniques, t<sub>w</sub> = 100  $\mu$ s, duty cycle  $\leq$  2%.

6. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts and located within 3,2 mm (0.125 inch) from the device body.

7. The critical dv/dt is measured using a linear rate of rise with the maximum voltage limited to 80% of Vz min.

### thermal characteristics

	PARAMETER	MIN	ТҮР	MAX	UNIT
R <sub>0JC</sub>	Junction-to-case thermal resistance			3.5	°C/W
R <sub>θJA</sub>	Junction-to-free-air thermal resistance			62.5	°C/W



# TISP3180, TISP3290 DUAL SYMMETRICAL TRANSIENT VOLTAGE SUPPRESSORS



# FIGURE 1. VOLTAGE-CURRENT CHARACTERISTICS FOR ANY PAIR OF TERMINALS $^{\dagger}$

<sup>†</sup>Polarity may be determined arbitrarily.





# TISP3180, TISP3290 DUAL SYMMETRICAL TRANSIENT VOLTAGE SUPPRESSORS

### **TYPICAL APPLICATION DATA**

The breakover voltage represents the highest level of stress applied to the system being protected by the suppressor. With an increase in ambient temperature, the reference voltage (the level at which transient voltage clipping just begins) increases at typically  $0.09\%/^{\circ}$ C. Breakover current, however, decreases at typically  $-0.06\%/^{\circ}$ C, but operating along the reference resistance line reduces its effect. The net result is that the breakover voltage level is only slightly dependent on ambient temperature.

D-C lockup: The suppressor will remain in a crowbar condition as long as the line can supply a short-circuit current greater than the holding current,  $I_H$ . To prevent this from happening, the following conditions must be obtained.:

Vbattery Rline < IH

Continuous operation: Line short-circuits to external power supplies can result in overdissipation of the suppressor. Conventional protection techniques such as the use of fuses or PTC thermistors should be used to eliminate or reduce the fault current.



D3070, DECEMBER 1987

### FOR APPLICATIONS IN TELECOMMUNICATIONS EQUIPMENT

- Breakover Voltage to Common TISP4180 . . . 180 V Max TISP4290 . . . 290 V Max
- Surge Current 8/20 μs . . . 150 A

- Reference Voltage TISP4180 . . . 145 V Min TISP4290 . . . 200 V Min
- Holding Current . . . 150 mA Min

#### description

The TISP4000 series is designed specifically for telephone line card protection against lightning and transients induced by ac power lines. The TISP4180 and TISP4290 consist of a bidirectional suppressor element connecting the A and B terminals. They will suppress interwire transients.

Transients are initially clipped by zener action until the voltage rises to the breakover level, which causes the device to crowbar. The high crowbar holding current prevents dc latchup as the transient subsides.

These monolithic protection devices are fabricated in ion-implanted planar structures to ensure precise and symmetrical breakover control.

#### PIN A IS IN ELECTRICAL CONTACT WITH THE MOUNTING PAD 16,51 (0.650) 16,00 (0.630) 13,72 (0.540) 12,70 (0.500) THIS PORTION OF LEADS 6,86 (0.270) FREE OF FLASH 5,84 (0.230) A LINE ----10,67 (0.420) Ð 9,65 (0.380) B LINE ----3.30 (0.130) 5,33 (0.210) 2,79 (0,110) 4,83 (0.190) 3,43 (0,135) 2 67 (0.105) 4.83 (0.190) 0,46 (0.018) 4,19 (0.165) 2 LEADS ŧ -2,92 (0.115) 1.40 (0.055) 2,41 (0.095) 1 14 (0.045) CASE TEMPERATURE 1.53 (0.060) 0.89 (0.035) MEASUREMENT POINT 1.14 (0.045) 0,74 (0.029) 2 LEADS 5,33 (0.210) n ብ 4,83 (0.190) 4,09 (0.161) B DIA 14,73 (0.580) 3,83 (0.151) 1,52 (0.060) 13,72 (0.540) 1,02 (0.040) DEVICE SCHEMATIC RAD 2 PLACES ALL DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

mechanical data

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



2

# TISP4180, TISP4290 SYMMETRICAL TRANSIENT VOLTAGE SUPPRESSORS

### absolute maximum ratings at 25 °C case temperature (unless otherwise noted)

Nonrepetitive peak on-state pulse current 8/20 $\mu$ s (see Notes 1, 2, and 3)	150 A
Nonrepetitive peak on-state current, $t_w = 10$ ms, half sine-wave (see Notes 2 and 3)	. 15 A
Peak rate of rise of on-state current	50 A/μs
Junction temperature	150°C
Operating free-air temperature range 0 °C to	o 70°C
Storage temperature range	125°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	230°C

- NOTES: 1. The notation ''8/20 µs'' refers to a waveshape having a rise time of 8 µs and a duration of 20 µs ending at 50% of the peak value (see ANSI Standard C62.1).
  - 2. Above 70 °C, derate linearly to zero at 150 °C case temperature.
  - 3. This value applies when the case temperature is at (or below) 70 °C. The surge may be repeated after the device has returned to thermal equilibrium.

# electrical characteristics<sup>†</sup>, T<sub>J</sub> = $25 \,^{\circ}$ C

	DADAMETED	TEST CONDITIONS	TISP4180			LINUT			
	PARAMETCR	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
VZ	Reference voltage	$I_Z = \pm 1 \text{ mA}$	±120			± 200			v
αvz	Temperature coefficient of reference voltage				0.1			0.1	%/°C
V(BO)	Breakover voltage	See Notes 4 and 5			±180			±290	V
I(BO)	Breakover current	See Note 4	±0.15		±0.6	±0.15		±0.6	Α
∨тм	Peak on-state voltage	$I_T = \pm 5 A$ , See Notes 4 and 5		±2.2	± 3		±1.9	±3	V
Чн	Holding current	See Note 4	±150			±150			mA
dv/dt	Critical rate of rise of of off-state voltage	See Note 6			5			5	kV/µs
۱D	Off-state current	$V_{D} = \pm 50 V$			±10			± 10	μA
Coff	Off-state capacitance	V <sub>D</sub> = 0, f = 1 kHz, See Note 7		110	200		110	200	рF

<sup>†</sup>Polarity may be determined arbitrarily.

- NOTES: 4. These capacitance measurements employ a three-terminal capacitance bridge incorporating a guard circuit. The third terminal and the mounting tab are connected to the guard terminal of the bridge.
  - 5. These parameters must be measured using pulse techniques, t<sub>w</sub> = 100  $\mu$ s, duty cycle  $\leq$  2%.
  - These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts and located within 3,2 mm (0.125 inch) from the device body.
  - 7. The critical dv/dt is measured using a linear rate of rise with the maximum voltage limited to 80% of Vz min.

### thermal characteristics

	PARAMETER	MIN	TYP	MAX	UNIT
R <sub>θ</sub> JC	Junction-to-case thermal resistance			3.5	°C/W
R <sub>0JA</sub>	Junction-to-free-air thermal resistance			62.5	°C/W



# TISP4180, TISP4290 SYMMETRICAL TRANSIENT VOLTAGE SUPPRESSORS



FIGURE 1. VOLTAGE-CURRENT CHARACTERISTICS<sup>†</sup>

<sup>†</sup>Polarity may be determined arbitrarily.



2-225

Telecommunications Circuits **2** 

# TISP4180, TISP4290 SYMMETRICAL TRANSIENT VOLTAGE SUPPRESSORS

# TYPICAL APPLICATION DATA

The breakover voltage represents the highest level of stress applied to the system being protected by the suppressor. With an increase in ambient temperature, the reference voltage (the level at which transient voltage clipping just begins) increases at typically  $0.09\%/^{\circ}$ C. Breakover current, however, decreases at typically  $-0.06\%/^{\circ}$ C, but operating along the reference resistance line reduces its effect. The net result is that the breakover voltage level is only slightly dependent on ambient temperature.

D-C lockup: The suppressor will remain in a crowbar condition as long as the line can supply a short-circuit current greater than the holding current, I<sub>H</sub>. To prevent this from happening, the following conditions must be obtained.:

Continuous operation: Line short-circuits to external power supplies can result in overdissipation of the suppressor. Conventional protection techniques such as the use of fuses or PTC thermistors should be used to eliminate or reduce the fault current.

2



# **TISP7180, TISP7290 DUAL SYMMETRICAL TRANSIENT VOLTAGE SUPPRESSOR** D3063, DECEMBER 1987

## FOR APPLICATIONS IN TELECOMMUNICATIONS EQUIPMENT

Breakover Voltage to Common TISP7180 . . . 180 V Max TISP7290 . . . 290 V Max

Surge Current 8/20 µs

TISP7180 . . . 100 A TISP7290 ... 150 A

- **Reference Voltage** TISP7180 . . . 145 V Min TISP7290 . . . 200 V Min
- Holding Current . . . 150 mA Min

#### description

The TISP7000 series is designed specifically for telephone line card protection against lightning and transients induced by ac power lines. The TISP7180 and TISP7290 consist of three bidirectional suppressor sections that will suppress voltage transients between terminals A and C, B and C, and A and B.

Transients are initially clipped by zener action until the voltage rises to the breakover level, which causes the device to crowbar. The high crowbar holding current prevents dc latchup as the transient subsides.

These monolithic protection devices are fabricated in ion-implanted planar structures to ensure precise and symmetrical breakover control.

#### mechanical data




# TISP7180, TISP7290 DUAL SYMMETRICAL TRANSIENT VOLTAGE SUPPRESSORS

## absolute maximum ratings at 25 °C case temperature (unless otherwise noted)

Nonrepetitive peak on-state pulse current 8/20 $\mu s$ (see Notes 1, 2, and 3)	150 A
Nonrepetitive peak on-state current, $t_W = 10$ ms, half sine-wave (see Notes 2 and 3) .	15 A
Peak rate of rise of on-state current	250 A/μs
Junction temperature	150°C
Operating free-air temperature range	0°C to 70°C
Storage temperature range	O°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	230°C

NOTES: 1. The notation ''8/20 μs'' refers to a waveshape having a rise time of 8 μs and a duration of 20 μs ending at 50% of the peak value (see ANSI Standard C62.1).

2. Above 70 °C, derate linearly to zero at 150 °C case temperature.

3. This value applies when the case temperature is at (or below) 70 °C. The surge may be repeated after the device has returned to thermal equilibrium.

## electrical characteristics for the A and B terminals<sup>†</sup>, T<sub>J</sub> = 25 °C

DADAMETED		TEST CONDITIONS	т	ISP7180		т	ISP729	0	LINUT
	FANAINETEN	TEST CONDITIONS	MIN	ΤΥΡ Μ	AX	MIN	TYP	MAX	UNIT
VZ	Reference voltage	$I_Z = \pm 1 \text{ mA}$	±145			± 200			v
1D	Off-state current	$V_{D} = \pm 50 V$		±	10			±10	μA
Coff	Off-state capacitance	$V_D = 0$ , $f = 1 \text{ kHz}$ , See Note 4		40 1	00		40	100	рF

## electrical characteristics for the A and C or the B and C terminals<sup>†</sup>, $T_J = 25 \,^{\circ}C$

	DADAMETED	TEST CONDITIONS	-	risp718	0	1	ISP729	0	
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Vz	Reference voltage	$I_Z = \pm 1 \text{ mA}$	±145			± 200			v
	Temperature coefficient				0.1			0.1	04 / PC
αvz	of reference voltage				0.1			0.1	70/ °C
V <sub>(BO)</sub>	Breakover voltage	See Notes 5 and 6			±180			± 290	v
I(BO)	Breakover current	See Note 5	±0.15		±0.6	±0.15		±0.6	Α
VTM	Peak on-state voltage	$I_T = \pm 5 A$ , See Notes 5 and 6		±2.2	± 3		±1.9	± 3	V
ЧΗ	Holding current	See Note 5	±150			±150			mA
	Critical rate of rise	See Nete 7			E			E	h)//
uv/ut	of off-state voltage	See Note /			5			5	κv/μs
١D	Off-state current	$V_D = \pm 50 V$			±10			±10	μA
Coff	Off-state capacitance	$V_D = 0$ , $f = 1$ kHz, See Note 4		70	150		70	150	рF

<sup>†</sup>Polarity may be determined arbitrarily.

NOTES: 4. These capacitance measurements employ a three-terminal capacitance bridge incorporating a guard circuit. The third terminal and the mounting tab are connected to the guard terminal of the bridge.

5. These parameters must be measured using pulse techniques, t<sub>W</sub> = 100  $\mu$ s, duty cycle  $\leq$  2%.

 These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts and located within 3,2 mm (0.125 inch) from the device body.

7. The critical dv/dt is measured using a linear rate of rise with the maximum voltage limited to 80% of Vz min.

#### thermal characteristics

	PARAMETER	MIN	TYP	MAX	UNIT
R <sub>0JC</sub>	Junction-to-case thermal resistance			3.5	°C/W
R <sub>0JA</sub>	Junction-to-free-air thermal resistance			62.5	°C/W



# TISP7180, TISP7290 DUAL SYMMETRICAL TRANSIENT VOLTAGE SUPPRESSORS



FIGURE 1. VOLTAGE-CURRENT CHARACTERISTICS FOR ANY PAIR OF TERMINALS<sup>†</sup>

<sup>†</sup>Polarity may be determined arbitrarily.



## TISP7180, TISP7290 DUAL SYMMETRICAL TRANSIENT VOLTAGE SUPPRESSORS

## **TYPICAL APPLICATION DATA**

The breakover voltage represents the highest level of stress applied to the system being protected by the suppressor. With an increase in ambient temperature, the reference voltage (the level at which transient voltage clipping just begins) increases at typically  $0.09\%/^{\circ}$ C. Breakover current, however, decreases at typically  $-0.06\%/^{\circ}$ C, but operating along the reference resistance line reduces its effect. The net result is that the breakover voltage level is only slightly dependent on ambient temperature.

D-C lockup: The suppressor will remain in a crowbar condition as long as the line can supply a short-circuit current greater than the holding current,  $I_{\text{H}}$ . To prevent this from happening, the following conditions must be obtained.:

V<sub>battery</sub> < I<sub>H</sub> R<sub>line</sub> < I<sub>H</sub>

Continuous operation: Line short-circuits to external power supplies can result in overdissipation of the suppressor. Conventional protection techniques such as the use of fuses or PTC thermistors should be used to eliminate or reduce the fault current.



D3063, DECEMBER 1987

## FOR APPLICATIONS IN TELECOMMUNICATIONS EQUIPMENT

- Breakover Voltage to Common TISP8180 . . . 180 V Max TISP8290 . . . 290 V Max
- Surge Current 8/20 μs TISP8180 . . . 100 A TISP8290 . . . 150 A

- Reference Voltage TISP8180 . . . 145 V Min TISP8290 . . . 200 V Min
- Holding Current . . . 150 mA Min

#### description

The TISP8000 series is designed specifically for telephone line card protection against lightning and transients, induced by ac lines when A and B are connected to the TIP and RING circuits. The TISP8180 and TISP8290 consist of two bidirectional suppressor sections that will suppress voltage transients between terminals A and C, B and C, and A and B.

Transients are initially clipped by zener action until the voltage rises to the breakover level, which causes the device to crowbar. The high crowbar holding current prevents dc latchup as the transient subsides.

These monolithic protection devices are fabricated in ion-implanted planar structures to ensure precise and symmetrical breakover control.

#### mechanical data



ADVANCE INFORMATION documents contain information on new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.



Copyright © 1987, Texas Instruments Incorporated

**ADVANCE INFORMATION** 

# TISP8180, TISP8290 DUAL SYMMETRICAL TRANSIENT VOLTAGE SUPPRESSORS

## absolute maximum ratings at 25 °C case temperature (unless otherwise noted)

Nonrepetitive peak on-state pulse current 8/20 µs (see Notes 1, 2, and 3)	150 A
Nonrepetitive peak on-state current, tw = 10 ms, half sine-wave (see Notes 2 and 3)	. 15 A
Peak rate of rise of on-state current 25	50 A/μs
Junction temperature	150°C
Operating free-air temperature range 0°C to	o 70°C
Storage temperature range	150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	230°C

NOTES: 1. The notation ''8/20 µs'' refers to a waveshape having a rise time of 8 µs and a duration of 20 µs ending at 50% of the peak value (see ANSI Standard C62.1).

2. Above 70 °C, derate linearly to zero at 150 °C case temperature.

3. This value applies when the case temperature is at (or below) 70 °C. The surge may be repeated after the device has returned to thermal equilibrium.

# electrical characteristics for the A and B terminals<sup>†</sup>, $T_J = 25 \,^{\circ}C$

	DADAMETED	TERT CONDITIONS	т	ISP818	0	т	ISP829	0	118117
	ranameten	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
٧z	Reference voltage	$I_Z = \pm 1 \text{ mA}$	±290			±400			v
D	Off-state current	$V_D = \pm 50 V$			±10			±10	μA
Coff	Off-state capacitance	$V_D = 0$ , $f = 1 \text{ kHz}$ , See Note 4		0.5	5		0.5	5	рF

## electrical characteristics for the A and C or the B and C terminals<sup>†</sup>, $T_J = 25 \,^{\circ}C$

	DADAMETED	TEST CONDITIONS	1	ISP818	0	1	ISP829	0	LINIT
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
٧z	Reference voltage	$I_Z = \pm 1 \text{ mA}$	±145			±200			V
	Temperature coefficient				0.1			0.1	ex./ec
αvz	of reference voltage				0.1			0.1	707 °C
V <sub>(BO)</sub>	Breakover voltage	See Notes 5 and 6			±180			±290	v
I(BO)	Breakover current	See Note 5	±0.15		±0.6	±0.15		±0.6	A
∨тм	Peak on-state voltage	$I_T = \pm 5 A$ , See Notes 5 and 6		±2.2	±3		±1.9	±3	v
Η	Holding current	See Note 5	±150			±150			mA
du/dt	Critical rate of rise	See Note 7			5			5	h)//~0
uv/ut	of off-state voltage	See Note 7			5			5	κν/μ5
D	Off-state current	$V_D = \pm 50 V$			± 10			± 10	μA
Coff	Off-state capacitance	$V_D = 0$ , $f = 1 \text{ kHz}$ , See Note 4		70	150		70	150	рF

<sup>†</sup>Polarity may be determined arbitrarily.

NOTES: 4. These capacitance measurements employ a three-terminal capacitance bridge incorporating a guard circuit. The third terminal and the mounting tab are connected to the guard terminal of the bridge.

5. These parameters must be measured using pulse techniques,  $t_W = 100 \ \mu s$ , duty cycle  $\leq 2\%$ .

6. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts and located within 3,2 mm (0.125 inch) from the device body.

7. The critical dv/dt is measured using a linear rate of rise with the maximum voltage limited to 80% of Vz min.

#### thermal characteristics

	PARAMETER	MIN	TYP	MAX	UNIT
R <sub>0</sub> JC	Junction-to-case thermal resistance			3.5	°C/W
R <sub>0JA</sub>	Junction-to-free-air thermal resistance			62.5	°C/W



# TISP8180, TISP8290 DUAL SYMMETRICAL TRANSIENT VOLTAGE SUPPRESSORS



FIGURE 1. VOLTAGE-CURRENT CHARACTERISTICS FOR ANY PAIR OF TERMINALS<sup>†</sup>

<sup>†</sup>Polarity may be determined arbitrarily.



# TISP8180, TISP8290 DUAL SYMMETRICAL TRANSIENT VOLTAGE SUPPRESSORS

## TYPICAL APPLICATION DATA

The breakover voltage represents the highest level of stress applied to the system being protected by the suppressor. With an increase in ambient temperature, the reference voltage (the level at which transient voltage clipping just begins) increases at typically  $0.09\%/^{\circ}$ C. Breakover current, however, decreases at typically  $-0.06\%/^{\circ}$ C, but operating along the reference resistance line reduces its effect. The net result is that the breakover voltage level is only slightly dependent on ambient temperature.

D-C lockup: The suppressor will remain in a crowbar condition as long as the line can supply a short-circuit current greater than the holding current,  $I_{\text{H}}$ . To prevent this from happening, the following conditions must be obtained.:

Vbattery Rline < IH

Continuous operation: Line short-circuits to external power supplies can result in overdissipation of the suppressor. Conventional protection techniques such as the use of fuses or PTC thermistors should be used to eliminate or reduce the fault current.

2



## **TISP9180. TISP9290** DUAL SYMMETRICAL TRANSIENT VOLTAGE SUPPRESSORS D3072, DECEMBER 1987

2

2-235

## FOR APPLICATIONS IN TELECOMMUNICATIONS EQUIPMENT

- Breakover Voltage to Common TISP9180 . . . 180 V Max TISP9290 . . . 290 V Max
  - Surge Current 8/20 µs TISP9180 . . . 100 A TISP9290 . . . 150 A

- **Reference Voltage** TISP9180 . . . 145 V Min TISP9290 .... 200 V Min
- Holding Current . . . 150 mA Min

#### description

The TISP9000 series is designed specifically for telephone line card protection against lightning and transients, induced by ac power lines. The TISP9180 and TISP9290 consist of a bidirectional suppressor element that will suppress voltage transients between terminals A and B. These devices also suppress interwire voltage transients.

Transients are initially clipped by zener action until the voltage rises to the breakover level, which causes the device to crowbar. The high crowbar holding current prevents dc latchup as the transient subsides.

These monolithic protection devices are fabricated in ion-implanted planar structures to ensure precise and symmetrical breakover control.

## mechanical data



ADVANCE INFORMATION documents contain information on new product in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

INSTRUMENTS POST OFFICE BOX 655012 . DALLAS, TEXAS 75265

# TISP9180, TISP9290 DUAL SYMMETRICAL TRANSIENT VOLTAGE SUPPRESSORS

## absolute maximum ratings at 25 °C case temperature (unless otherwise noted)

Nonrepetitive peak on-state pulse current 8/20 $\mu s$ (see Notes 1, 2, and 3)	150 A
Nonrepetitive peak on-state current, $t_W$ = 10 ms, half sine-wave (see Notes 2 and 3)	15 A
Peak rate of rise of on-state current	250 A/μs
Junction temperature	150°C
Operating free-air temperature range	'C to 70°C
Storage temperature range	to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	230°C

NOTES: 1. The notation ''8/20 µs'' refers to a waveshape having a rise time of 8 µs and a duration of 20 µs ending at 50% of the peak value (see ANSI Standard C62.1).

2. Above 70 °C, derate linearly to zero at 150 °C case temperature.

3. This value applies when the case temperature is at (or below) 70 °C. The surge may be repeated after the device has returned to thermal equilibrium.

	DADAMETED	TEST CONDITIONS	1	TISP9180 TISP9290		0	LIAUT		
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
٧z	Reference voltage	$I_Z = \pm 1 mA$	±145			±200			V
	Temperature coefficient of				0.1			0.1	04.100
ανΖ	reference voltage				0.1			0.1	70/ °C
V <sub>(BO)</sub>	Breakover voltage	See Notes 5 and 6			± 180			±290	V
I(BO)	Breakover current	See Note 5	±0.15		±0.6	±0.15		±0.6	Α
VTM	Peak on-state voltage	$I_T = \pm 5 A$ , See Notes 5 and 6		±2.2	± 3		±1.9	±3	v
Чн	Holding current	See Note 5	±150			±150			
du/dt	Critical rate of rise of	See Note 7			5			5	k)//o
uv/ut	off-state voltage	See Note 7			5			5	κν/μ5
١D	Off-state current	$V_D = \pm 50 V$			±10			±10	μA
Coff	Off-state capacitance	$V_D = 0$ , $f = 1$ kHz, See Note 4		110	200		110	200	pF

## electrical characteristics<sup>†</sup>, $T_J = 25 \,^{\circ}C$

<sup>†</sup>Polarity may be determined arbitrarily.

NOTES: 4. These capacitance measurements employ a three-terminal capacitance bridge incorporating a guard circuit. The third terminal and the mounting tab are connected to the guard terminal of the bridge.

- 5. These parameters must be measured using pulse techniques, t<sub>w</sub> = 100  $\mu$ s, duty cycle  $\leq$  2%.
- 6. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts and located within 3,2 mm (0.125 inch) from the device body.
- 7. The critical dv/dt is measured using a linear rate of rise with the maximum voltage limited to 80% of Vz min.

## thermal characteristics

	PARAMETER		TYP	MAX	UNIT
R <sub>0JC</sub>	Junction-to-case thermal resistance			3.5	°C/W
R <sub>0JA</sub>	Junction-to-free-air thermal resistance			62.5	°C/W

2

**Telecommunications Circuits** 



# TILSP9180, TISP9290 DUAL SYMMETRICAL TRANSIENT VOLTAGE SUPPRESSORS



FIGURE 1. VOLTAGE-CURRENT CHARACTERISTICS<sup>†</sup>

<sup>†</sup>Polarity may be determined arbitrarily.



# TISP9180, TISP9290 DUAL SYMMETRICAL TRANSIENT VOLTAGE SUPPRESSORS

## **TYPICAL APPLICATION DATA**

The breakover voltage represents the highest level of stress applied to the system being protected by the suppressor. With an increase in ambient temperature, the reference voltage (the level at which transient voltage clipping just begins) increases at typically  $0.09\%/^{\circ}$ C. Breakover current, however, decreases at typically  $-0.06\%/^{\circ}$ C, but operating along the reference resistance line reduces its effect. The net result is that the breakover voltage level is only slightly dependent on ambient temperature.

D-C lockup: The suppressor will remain in a crowbar condition as long as the line can supply a short-circuit current greater than the holding current, I $_{\rm H}$ . To prevent this from happening, the following conditions must be obtained.:

Continuous operation: Line short-circuits to external power supplies can result in overdissipation of the suppressor. Conventional protection techniques such as the use of fuses or PTC thermistors should be used to eliminate or reduce the fault current.

2

**Telecommunications** Circuits



D2964, SEPTEMBER 1987-REVISED FEBRUARY 1988

- Advanced LinCMOS<sup>™</sup> Silicon Gate Process Technology
- 14-Bit Dynamic Range ADC and DAC
- 10-Bit ADC and DAC Linearity Over Any 10-Bit Range
- Variable ADC and DAC Sampling Rate Up to 19,200 Samples per Second
- Switched-Capacitor Antialiasing Input Filter and Output-Reconstruction Filter
- Serial Port for Direct Interface to TMS32011, TMS320C17, TMS32020, and TMS320C25 Digital Processors
- Synchronous or Asynchronous ADC and DAC Conversion Rates with Programmable Incremental ADC and DAC Conversion Timing Adjustments
- Serial Port Interface to SN74299 Serial-to-Parallel Shift Register for Parallel Interface to TMS32010, TMS320C15, or Other Digital Processors

PART NUMBER	DESCRIPTION
TLC32040	Analog Interface Circuit with internal
	reference. Also a plug-in replacement
	for TLC32041.
TLC32041	Analog Interface Circuit without internal
}	reference.

## description

The TLC32040 and TLC32041 are complete analog-to-digital and digital-to-analog input/ output systems, each on a single monolithic CMOS chip. This device integrates a bandpass switched-capacitor antialiasing input filter, a 14-bit-resolution A/D converter, four micro-



NU-Nonusable; no external connection should be made to these pins.

processor-compatible serial port modes, a 14-bit-resolution D/A converter, and a low-pass switchedcapacitor output-reconstruction filter. The device offers numerous combinations of Master Clock input frequencies and conversion/sampling rates, which can be changed via digital processor control.

Typical applications for this IC include modems (7.2-, 8-, 9.6-, 14.4-, and 19.2-kHz sampling rate), analog interface for digital signal processors (DSPs), speech recognition/storage systems, industrial process control, biomedical instrumentation, acoustical signal processing, spectral analysis, data acquisition, and instrumentation recorders. Four serial modes, which allow direct interface to the TMS32011, TMS320C17, TMS32020, and TMS320C25 digital signal processors, are provided. Also, when the transmit and receive sections of the Analog Interface Circuit (AIC) are operating synchronously, it will interface to two SN74299 serial-to-parallel shift registers. These serial-to-parallel shift registers can then interface in parallel to the

Advanced LinCMOS™ is a trademark of Texas Instruments Incorporated.



## description (continued)

TMS32010, TMS320C15, other digital signal processors, or external FIFO circuitry. Output data pulses are emitted to inform the processor that data transmission is complete or to allow the DSP to differentiate between two transmitted bytes. A flexible control scheme is provided so that the functions of the IC can be selected and adjusted coincidentally with signal processing via software control.

The antialiasing input filter comprises seventh-order and fourth-order CC-type (Chebyshev/elliptic transitional) low-pass and high-pass filters, respectively, and a fourth-order equalizer. The input filter is implemented in switched-capacitor technology and is preceded by a continuous time filter to eliminate any possibility of aliasing caused by sampled data filtering. When no filtering is desired, the entire composite filter can be switched out of the signal path. A selectable, auxiliary, differential analog input is provided for applications where more than one analog input is required.

The A/D and D/A converters each have 14 bits of resolution with 10 bits of integral linearity guaranteed over any 10-bit range. The A/D and D/A architectures guarantee no missing codes and monotonic operation. An internal voltage reference is provided on the TLC32040 to ease the design task and to provide complete control over the performance of the IC. The internal voltage reference is brought out to a pin and is available to the designer. Separate analog and digital voltage supplies and grounds are provided to minimize noise and ensure a wide dynamic range. Also, the analog circuit path contains only differential circuitry to keep noise to an absolute minimum. The only exception is the DAC sample-and-hold, which utilizes pseudo-differential circuitry.

The output-reconstruction filter is a seventh-order CC-type (Chebyshev/elliptic transitional low-pass filter with a fourth-order equalizer) and is implemented in switched-capacitor technology. This filter is followed by a continuous-time filter to eliminate images of the digitally encoded signal.

The TLC32040I and TLC32041I are characterized for operation from -40 °C to 85 °C, and the TLC32040C and TLC32041C are characterized for operation from 0 °C to 70 °C.



## functional block diagram



## PRINCIPLES OF OPERATION

## analog input

Two sets of analog inputs are provided. Normally, the IN + and IN - input set is used; however, the auxiliary input set, AUX IN + and AUX IN -, can be used if a second input is required. Each input set can be operated in either differential or single-ended modes, since sufficient common-mode range and rejection are provided. The gain for the IN +, IN -, AUX IN +, and AUX IN - inputs can be programmed to be either 1, 2, or 4 (see Table 2). Either input circuit can be selected via software control. It is important to note that a wide dynamic range is assured by the differential internal analog architecture and by the separate analog and digital voltage supplies and grounds.

## A/D bandpass filter, A/D bandpass filter clocking, and A/D conversion timing

The A/D bandpass filter can be selected or bypassed via software control. The frequency response of this filter is presented in the following pages. This response results when the switched-capacitor filter clock frequency is 288 kHz. Several possible options can be used to attain a 288-kHz switched-capacitor filter clock. When the filter clock frequency is not 288 kHz, the filter transfer function is frequency-scaled by the ratio of the actual clock frequency to 288 kHz. The low-frequency roll-off of the high-pass section is 300 Hz. However, the high-pass section low-frequency roll-off can be changed to 200 Hz with a metal-mask option.

The Internal Timing Configuration and AIC DX Data Word Format sections of this data sheet indicate the many options for attaining a 288-kHz bandpass switched-capacitor filter clock. These sections indicate that the RX Counter A can be programmed to give a 288-kHz bandpass switched-capacitor filter clock for several Master Clock input frequencies.

The A/D conversion rate is then attained by frequency-dividing the 288-kHz bandpass switched-capacitor filter clock with the RX Counter B. Thus, unwanted aliasing is prevented because the A/D conversion rate is an integral submultiple of the bandpass switched-capacitor filter sampling rate, and the two rates are synchronously locked.

## A/D converter performance specifications

Fundamental performance specifications for the A/D converter circuitry are presented in the A/D converter operating characteristics section of this data sheet. The realization of the A/D converter circuitry with switched-capacitor techniques provides an inherent sample-and-hold.

## analog output

The analog output circuitry is an analog output power amplifier. Both noninverting and inverting amplifier outputs are brought out of the IC. This amplifier can drive transformer hybrids or low-impedance loads directly in either a differential or single-ended configuration.

## D/A low-pass filter, D/A low-pass filter clocking, and D/A conversion timing

The frequency response of this filter is presented in the following pages. This response results when the low-pass switched-capacitor filter clock frequency is 288 kHz. Like the A/D filter, the transfer function of this filter is frequency-scaled when the clock frequency is not 288 kHz. A continuous-time filter is provided on the output of the D/A low-pass filter to greatly attenuate any switched-capacitor clock feedthrough.

The D/A conversion rate is then attained by frequency-dividing the 288-kHz switched-capacitor filter clock with TX Counter B. Thus, unwanted aliasing is prevented because the D/A conversion rate is an integral submultiple of the switched-capacitor low-pass filter sampling rate, and the two rates are synchronously locked.



2

## **PRINCIPLES OF OPERATION (continued)**

### asynchronous versus synchronous operation

If the transmit section of the AIC (low-pass filter and DAC) and receive section (bandpass filter and ADC) are operated asynchronously, the low-pass and band-pass filter clocks are independently generated from the Master Clock signal. Also, the D/A and A/D conversion rates are independently determined. If the transmit and receive sections are operated synchronously, the low-pass filter clock drives both low-pass and bandpass filters. In synchronous operation, the A/D conversion timing is derived from, and is equal to, the D/A conversion timing. (See description of the WORD/BYTE pin in the Pin Functional Description Section.)

## D/A converter performance specifications

Fundamental performance specifications for the D/A converter circuitry are presented in the D/A converter operating characteristics section of the data sheet. The D/A converter has a sample-and-hold that is realized with a switched-capacitor ladder.

## system frequency response correction

Sin x/x correction circuitry is performed in digital signal processor software. The system frequency response can be corrected via DSP software to  $\pm 0.1$  dB accuracy to a band-edge of 3000 Hz for all sampling rates. This correction is accomplished with a first-order digital correction filter, which requires only seven TMS320 instruction cycles. With a 200-ns instruction cycle, seven instructions represent an overhead factor of only 1.1% and 1.3% for sampling rates of 8 and 9.6 kHz, respectively (see the sin x/x Correction Section for more details).

## serial port

The serial port has four possible modes that are described in detail in the Functional Pin Description Section. These modes are briefly described below and in the Functional Description for Pin 13, WORD/BYTE.

- 1. The transmit and receive sections are operated asynchronously, and the serial port interfaces directly with the TMS32011 and TMS320C17.
- 2. The transmit and receive sections are operated asynchronously, and the serial port interfaces directly with the TMS32020 and the TMS320C25.
- 3. The transmit and receive sections are operated synchronously, and the serial port interfaces directly with the TMS32011 and TMS320C17.
- 4. The transmit and receive sections are operated synchronously, and the serial port interfaces directly with the TMS32020, TMS320C25, or two SN74299 serial-to-parallel shift registers, which can then interface in parallel to the TMS32010, TMS320C15, to any other digital signal processor, or to external FIFO circuitry.

## operation of TLC32040 with internal voltage reference

The internal reference of the TLC32040 eliminates the need for an external voltage reference and provides overall circuit cost reduction. Thus, the internal reference eases the design task and provides complete control over the performance of the IC. The internal reference is brought out to a pin and is available to the designer. To keep the amount of noise on the reference signal to a minimum, an external capacitor may be connected between REF and ANLG GND.



## **PRINCIPLES OF OPERATION (continued)**

### operation of TLC32040 or TLC32041 with external voltage reference

The REF pin may be driven from an external reference circuit if so desired. This external circuit must be capable of supplying 250  $\mu$ A and must be adequately protected from noise such as crosstalk from the analog input.

#### reset

A reset function is provided to initiate serial communications between the AIC and DSP and to allow fast, cost-effective testing during manufacturing. The reset function will initialize all AIC registers, including the control register. After a negative-going pulse on the RESET pin, the AIC will be initialized. This initialization allows normal serial port communications activity to occur between AIC and DSP (see AIC DX Data Word Format section).

#### loopback

This feature allows the user to test the circuit remotely. In loopback, the OUT + and OUT – pins are internally connected to the IN + and IN – pins. Thus, the DAC bits (d15 to d2), which are transmitted to the DX pin, can be compared with the ADC bits (d15 to d2), which are received from the DR pin. An ideal comparison would be that the bits on the DR pin equal the bits on the DX pin. However, in practice there will be some difference in these bits due to the ADC and DAC output offsets.

The loopback feature is implemented with digital signal processor control by transmitting the appropriate serial port bit to the control register (see AIC Data Word Format section).

PIN							
NAME	NO.	I/O	DESCRIPTION				
ANLG GND	17,18		Analog ground return for all internal analog circuits. Not internally connected to DGTL GND.				
AUX IN+	24	I	Noninverting auxiliary analog input stage. This input can be switched into the bandpass filter and A/D converter				
			path via software control. If the appropriate bit in the Control register is a 1, the auxiliary inputs will replace				
			the IN+ and IN- inputs. If the bit is a 0, the IN+ and IN- inputs will be used (see the AIC DX Data Word				
			Format section).				
AUX IN-	23	I	Inverting auxiliary analog input (see the above AUX IN + pin description).				
DGTL GND	9		Digital ground for all internal logic circuits. Not internally connected to ANLG GND.				
DR	5	0	This pin is used to transmit the ADC output bits from the AIC to the TMS320 serial port. This transmission				
			of bits from the AIC to the TMS320 serial port is synchronized with the SHIFT CLK signal.				
DX	12	Ι	This pin is used to receive the DAC input bits and timing and control information from the TMS320. This serial				
			transmission from the TMS320 serial port to the AIC is synchronized with the SHIFT CLK signal.				
EODR	3	0	(See the WORD/BYTE pin description and the Serial Port Timing Diagram.) During the word-mode				
			timing, this signal is a low-going pulse that occurs immediately after the 16 bits of A/D information have been				
			transmitted from the AIC to the TMS320 serial port. This signal can be used to interrupt a microprocessor				
			upon completion of serial communications. Also, this signal can be used to strobe and enable external serial-				
			to-parallel shift registers, latches, or external FIFO RAM, and to facilitate parallel data bus communications				
			between the AIC and the serial-to-parallel shift registers. During the byte-mode timing, this signal goes low				
			after the first byte has been transmitted from the AIC to the TMS320 serial port and is kept low until the				
			second byte has been transmitted. The TMS32011 can use this low-going signal to differentiate between				
			the two bytes as to which is first and which is second.				

PIN		10	DESCORTION					
NAME	NO.	1/0	DESCRIPTION					
EODX	11	0	(See the WORD/BYTE pin description and the Serial Port Timing Diagram.) During the word-mode					
			timing, this signal is a low-going pulse that occurs immediately after the 16 bits of D/A converter and control					
			or register information have been transmitted from the TMS320 serial port to the AIC. This signal can be used					
			to interrupt a microprocessor upon the completion of serial communications. Also, this signal can be used					
			to strobe and enable external serial-to-parallel shift registers, latches, or an external FIFO RAM, and to facilitate					
			parallel data-bus communications between the AIC and the serial-to-parallel shift registers. During the byte-					
			mode timing, this signal goes low after the first byte has been transmitted from the TMS320 serial port to					
			the AIC and is kept low until the second byte has been transmitted. The TMS32011 can use this low-going					
			signal to differentiate between the two bytes as to which is first and which is second.					
FSR	4	0	In the serial transmission modes, which are described in the WORD/BYTE pin description, the FSR pin is held					
			low during bit transmission. When the FSR pin goes low, the TMS320 serial port will begin receiving bits from					
			the AIC via the DR pin of the AIC. The most significant DR bit will be present on the DR pin before FSR goes					
			low. (See Serial Port Timing and Internal Timing Configuration Diagrams.)					
FSX	14	0	When this pin goes low, the TMS320 serial port will begin transmitting bits to the AIC via the					
			DX pin of the AIC. In all serial transmission modes, which are described in the WORD/BYTE pin description,					
			the FSX pin is held low during bit transmission (see Serial Port Timing and Internal Timing Configuration					
			Diagrams).					
IN +	26	Ľ	Noninverting input to analog input amplifier stage					
IN	25	<u> </u>	Inverting input to analog input amplifier stage					
MSTRULK	0	'	The Master Clock signal is used to derive all the key logic signals of the AIC, such as the Shift Clock, the					
			switched-capacitor interclocks, and the A/D and D/A driling signals. The internal finning computation diagram					
			shows now these key signals are derived. The nequencies of these key signals are synchronous submultiples of the Master Clock frequency to eliminate unwanted aliasing when the sampled analog signals are transferred					
			between the switched-canacitor filters and the $\Delta/D$ and $D/\Delta$ converters (see the Internal Timing Configuration)					
OUT +	22	0	Noninverting output of analog output power amplifier. Can drive transformer hybrids or high-impedance loads					
			directly in either a differential or a single-ended configuration.					
OUT	21	0	Inverting output of analog output power amplifier. Functionally identical with and complementary to OUT +.					
REF	8	1/0	For the TLC32040, the internal voltage reference is brought out on this pin. For the TLC32040 and TLC32041,					
			an external voltage reference can be applied to this pin.					
RESET	2	1	A reset function is provided to initialize the TA, TA', TB, RA, RA', RB, and control registers. This					
			reset function initiates serial communications between the AIC and DSP. The reset function will initialize all					
			AIC registers including the control register. After a negative-going pulse on the RESET					
		1	pin, the AIC registers will be initialized to provide an 8-kHz data conversion rate for a 5.184-MHz master clock					
			input signal. The conversion rate adjust registers, TA' and RA', will be reset to 1. The CONTROL register bits					
			will be reset as follows (see AIC DX Data Word Format section).					
			d7 = 1, d6 = 1, d5 = 1, d4 = 0, d3 = 0, d2 = 1					
			This initialization allows normal serial-port communication to occur between AIC and DSP.					
SHIFT CLK	10	0	The Shift Clock signal is obtained by dividing the Master Clock signal frequency by four. This signal is used					
			to clock the serial data transfers of the AIC, described in the WORD/BYTE pin description					
			below (see the Serial Port Timing and Internal Timing Configuration diagram).					
VDD	7	L	Digital supply voltage, 5 V ±5%					
V <sub>CC+</sub>	20	ļ	Positive analog supply voltage, 5 V ±5%					
Vcc-	19	1	Negative analog supply voltage $-5 \text{ V} \pm 5\%$					



Telecommunications Circuits

PIN	1/0	DESCRIPTION
WORD/BYTE 13		This pin, in conjunction with a bit in the CONTROL register, is used to establish one of four serial
		modes. These four serial modes are described below.
		AIC transmit and receive sections are operated asynchronously.
		The following description applies when the AIC is configured to have asynchronous transmit and receive sections.
		If the appropriate data bit in the Control register is a O (see the AIC DX Data Word Format), the transmit and
		receive sections will be asynchronous.
		L Serial port directly interfaces with the serial port of the TMS32011 and communicates in two
		8-bit bytes. The operation sequence is as follows (see Serial Port Timing diagrams).
		1. The FSX or FSR pin is brought low.
		2. One 8-bit byte is transmitted or one 8-bit byte is received.
		3. The EODX or EODR pin is brought low.
		4. The $\overline{FSX}$ or $\overline{FSR}$ pin emits a positive frame-sync pulse that is
		four Shift Clock cycles wide.
		5. One 8-bit byte is transmitted or one 8-bit byte is received.
		6. The EODX or EODR pin is brought high.
		7. The FSX or FSR pin is brought high.
		H Serial port directly interfaces with the serial port of the TMS32020 and communicates in one
		16-bit word. The operation sequence is as follows (see Serial Port Timing diagrams):
		1. The FSX or FSR pin is brought low.
		2. One 16-bit word is transmitted or one 16-bit word is received.
		3. The FSX or FSR pin is brought high.
		4. The EODX or EODR pin emits a low-going pulse.
		AIC transmit and receive sections are operated synchronously.
		If the appropriate data bit in the Control register is a 1, the transmit and receive sections will be configured
		to be synchronous. In this case, the bandpass switched-capacitor filter and the A/D conversion timing will
		be derived from the TX Counter A. TX Counter B. and TA. TA', and TB registers, rather than the RX Counter
		A. RX Counter B. and RA. RA', and RB registers. In this case, the AIC FSX and FSR timing will be identical
		during primary data communication: however, FSR will not be asserted during secondary data communication
		since there is no new A/D conversion result. The synchronous operation sequences are as follows (see Serial
		Port Timing diagrams).
		L Serial port directly interfaces with the serial port of the TMS32011 and communicates in two
		8-bit bytes. The operation sequence is as follows (see Serial Port Timing diagrams):
		1. The FSX and FSR pins are brought low.
		2. One 8-bit byte is transmitted and one 8-bit byte is received.
		3. The EODX and EODR pins are brought low.
		4. The FSX and FSR pins emit positive frame-sync pulses that are
		four Shift Clock cycles wide.
		5. One 8-bit byte is transmitted and one 8-bit byte is received.
		6. The EODX and EODR pins are brought high.
		7. The FSX and FSR pins are brought high.
		H Serial port directly interfaces with the serial port of the TMS32020 and communicates in one
		16-bit word. The operation sequence is as follows (see Serial Port Timing diagrams):
		1. The FSX and FSR pins are brought low.
		<ol> <li>One 16-bit word is transmitted and one 16-bit word is received.</li> </ol>
		3. The FSX and FSR pins are brought high.
		4. The EODX or EODR pins emit low-going nulses.
		Since the transmit and receive sections of the AIC are now synchronous, the AIC serial port with additional
		NOR and AND gates, will interface to two SN74299 serial-to-parallel shift registers. Interfacing the AIC to
		the SN74299 shift register allows the AIC to interface to an external FIFO RAM and facilitates parallel, data
		bus communications between the AIC and the digital signal processor. The operation sequence is the same
		as the above sequence (see Serial Port Timing diagrams).





NOTE: Frequency 1, 20.736 MHz, is used to show how 153.6 kHz (for a commercially available modem split-band filter clock), popular speech and modem sampling signal frequencies, and an internal 288-kHz switched-capacitor filter clock can be derived synchronously and as submultiples of the crystal oscillator frequency. Since these derived frequencies are synchronous submultiples of the crystal frequency, aliasing does not occur as the sampled analog signal passes between the analog converter and switched-capacitor filter stages. Frequency 2, 41.472 MHz, is used to show that the AIC can work with high-frequency signals, which are used by high-speed digital signal processors.

<sup>†</sup>Split-band filtering can alternatively be performed after the analog input function via software in the TMS320.

<sup>‡</sup>These control bits are described in the AIC DX Data Word Format section.



### explanation of internal timing configuration

All of the internal timing of the AIC is derived from the high-frequency clock signal that drives the Master Clock input pin. The Shift Clock signal, which strobes the serial port data between the AIC and DSP, is derived by dividing the Master Clock input signal frequency by four.

SCF Clock Frequency =	$\frac{\text{Master Clock Frequency}}{2 \times \text{Contents of Counter A}}$
Conversion Frequency =	SCF Clock Frequency Contents of Counter B
Shift Clock Frequency =	Master CLock Frquency

TX Counter A and TX Counter B, which are driven by the Master Clock signal, determine the D/A conversion timing. Similarly, RX Counter A and RX Counter B determine the A/D conversion timing. In order for the switched-capacitor low-pass and bandpass filters to meet their transfer function specifications, the frequency of the clock inputs of the switched-capacitor filters must be 288 kHz. If the frequencies of the clock inputs are not 288 kHz, the filter transfer function frequencies are scaled by the ratios of the clock frequency and TX Counter A and RX Counter A values must yield 288-kHz switched-capacitor clock signals. These 288-kHz clock signals can then be divided by the TX Counter B and RX Counter B to establish the D/A and A/D conversion timings.

TX Counter A and TX Counter B are reloaded every D/A conversion period, while RX Counter A and RX Counter B are reloaded every A/D conversion period. The TX Counter B and RX Counter B are loaded with the values in the TB and RB Registers, respectively. Via software control, the TX Counter A can be loaded with either the TA Register, the TA Register less the TA' Register, or the TA Register plus the TA' Register. By selecting the TA Register less the TA' Register option, the upcoming conversion timing will occur earlier by an amount of time that equals TA' times the signal period of the Master Clock. By selecting the TA Register option, the upcoming conversion timing will occur earlier by an amount of time that equals TA' times the signal period of the Master Clock. By selecting the TA Register option, the upcoming conversion timing will occur later by an amount of time that equals TA' times the signal period of the Master Clock. Thus, the D/A conversion timing can be advanced or retarded. An identical ability to alter the A/D conversion timing is provided. In this case, however, the RX Counter A can be programmed via software control with the RA Register, the RA Register less the RA' Register, or the RA Register plus the RA' Register.

The ability to advance or retard conversion timing is particularly useful for modem applications. This feature allows controlled changes in the A/D and D/A conversion timing. This feature can be used to enhance signal-to-noise performance, to perform frequency-tracking functions, and to generate nonstandard modem frequencies.

If the transmit and receive sections are configured to be synchronous (see WORD/BYTE pin description), then both the low-pass and bandpass switched-capacitor filter clocks are derived from TX Counter A. Also, both the D/A and A/D conversion timing are derived from the TX Counter A and TX Counter B. When the transmit and receive sections are configured to be synchronous, the RX Counter A, RX Counter B, RA Register, RA' Register, and RB Registers are not used.





## AIC DR or DX word bit pattern

A/D or D/A MSB,											
1st bit sent	1st bit sent of 2nd byte						A/D or D/A LSB				
¥				4					+		
D15 D14 D13 D12	D11 D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	DO

## AIC DX data word format section

2

Telecommunications Circuits

d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5	d4 d2	d1	dO	COMMENTS
primary DX serial communication protocol				
← d15 (MSB) through d2 go to the D/A	->	0	0	The TX and RX Counter A's are loaded with the TA and RA register
converter register				values. The TX and RX Counter B's are loaded with TB and RB
				register values.
← d15 (MSB) through d2 go to the D/A	->	0	1	The TX and RX Counter A's are loaded with the TA + TA' and
converter register				RA + RA ' register values. The TX and RX Counter B's are loaded
				with the TB and RB register values. NOTE: $d1 = 0$ , $d0 = 1$ will cause
				the next D/A and A/D conversion periods to be changed by the
				addition of TA' and RA' Master Clock cycles, in which TA' and
				RA' can be positive or negative or zero. Please refer to
				Table 1. AIC Responses to Improper Conditions.
← d15 (MSB) through d2 go to the D/A	→	1	0	The TX and RX Counter A's are loaded with the TA-TA' and
converter register				RA – RA ' register values. The TX and RX Counter B's are loaded
				with the TB and RB register values. NOTE: $d1 = 1$ , $d0 = 0$ will cause
				the next D/A and A/D conversion periods to be changed by the
				subtraction of TA' and RA' Master Clock cycles, in which TA' and
				RA' can be positive or negative or zero. Please refer to
				Table 1. AIC Responses to Improper Conditions.
← d15 (MSB) through d2 go to the D/A	→	1	1	The TX and RX Counter A's are loaded with the TA and RA register
converter register				values. The TX and RX Counter B's are loaded with the TB and
			:	RB register values. After a delay of four Shift Clock cycles, a
			i	secondary transmission will immediately follow to program the AIC
			:	to operate in the desired configuration.

NOTE: Setting the two least significant bits to 1 in the normal transmission of DAC information (Primary Communications) to the AIC will initiate Secondary Communications upon completion of the Primary Communications.

Upon completion of the Primary Communication, FSX will remain high for four SHIFT CLOCK cycles and will then go low and initiate the Secondary Communication. The timing specifications for the Primary and Secondary Communications are identical. In this manner, the Secondary Communication, if initiated, is interleaved between successive Primary Communications. This interleaving prevents the Secondary Communication from interfering with the Primary Communications and DAC timing, thus preventing the AIC from skipping a DAC output. It is important to note that in the synchronous mode, FSR will not be asserted during Secondary Communications.



## secondary DX serial communication protocol

$ x x  \leftarrow$ to TA register $\rightarrow  x x  \leftarrow$ to RA register $\rightarrow  0 0$	d13 and d6 are MSBs (unsigned binary)				
$x \vdash to TA'$ register $\rightarrow  x  \leftarrow to RA'$ register $\rightarrow  0 $	d14 and d7 are 2's complement sign bits				
x   ← to TB register →   x   ← to RB register →   1 0	d14 and d7 are MSBs (unsigned binary)				
x x x x x x x x d7d6d5d4d3d2 11					
CONTROL	d2 = 0/1 deletes/inserts the bandpass filter				
REGISTER	d3 = 0/1 disables/enables the loopback function				
d4 = 0/1 disables/enables the AUX IN + and AUX IN - pins					
d5 = 0/1 asynchronous/synchronous transmit and receive sections					
d6 = 0/1 gain control bits (see Gain Control Section)					
	d7 = 0/1 gain control bits (see Gain Control Section)				

#### reset function

A reset function is provided to initiate serial communications between the AIC and DSP. The reset function will initialize all AIC registers, including the control register. After power has been applied to the AIC, a negative-going pulse on the RESET pin will initialize the AIC registers to provide an 8-kHz A/D and D/A conversion rate for a 5.184 MHz master clock input signal. The AIC, excepting the CONTROL register, will be initialized as follows (see AIC DX Data Word Format section):

INITIALIZED REGISTER
VALUE (HEX)
9
1
24
9
1
24

The CONTROL register bits will be reset as follows (see AIC DX Data Word Format section):

d7 = 1, d6 = 1, d5 = 1, d4 = 0, d3 = 0, d2 = 1

This initialization allows normal serial port communications to occur between AIC and DSP. If the transmit and receive sections are configured to operate synchronously and the user wishes to program different conversion rates, only the TA, TA', and TB register need to be programmed, since both transmit and receive timing are synchronously derived from these registers (see the Pin Descriptions and AIC DX Word Format sections).

The circuit shown below will provide a reset on power-up when power is applied in the sequence given under Power-Up Sequence. The circuit depends on the power supplies' reaching their recommended values a minimum of 800 ns before the capacitor charges to 0.8 V above DGTL GND.





#### power-up sequence

To ensure proper operation of the AIC, and as a safeguard against latch-up, it is recommended that a Schottky diode with a forward voltage less than or equal to 0.4 V be connected from V<sub>CC</sub> – to ANLG GND (see Figure 17). In the absence of such a diode, power should be applied in the following sequence: ANLG GND and DGTL GND, V<sub>CC</sub> –, then V<sub>CC</sub> + and V<sub>DD</sub>. Also, no input signal should be applied until after power-up.

#### AIC responses to improper conditions

The AIC has provisions for responding to improper conditions. These improper conditions and the response of the AIC to these conditions are presented in Table 1 below.

#### **AIC register constraints**

The following constraints are placed on the contents of the AIC registers:

- 1. TA register must be > 1.
- 2. TA' register can be either positive, negative, or zero.
- 3. RA register must be > 1.
- 4. RA' register can be either positive, negative, or zero.
- 5. (TA register  $\pm$  TA' register) must be > 1.
- 6. (RA register  $\pm$  RA' register) must be > 1.
- 7. TB register must be > 1.

#### TABLE 1. AIC RESPONSES TO IMPROPER CONDITIONS

IMPROPER CONDITION	AIC RESPONSE
TA register + TA' register = 0 or 1	Reprogram TX Counter A with TA register value
TA register - TA' register = 0 or 1	
TA register + TA' register < 0	MODULO 64 arithmetic is used to ensure that a positive value is loaded into the TX Counter A,
	i.e., TA register + TA' register + 40 HEX is loaded into TX Counter A
RA register + RA' register = 0 or 1	Reprogram RX Counter A with RA register value
RA register - RA' register = 0 or 1	
RA register + RA' register = 0 or 1	MODULO 64 arithmetic is used to ensure that a positive value is loaded into RX Counter A,
	i.e., RA register + RA' register + 40 HEX is loaded into RX Counter A
TA register = 0 or 1	AIC is shut down
RA register = 0 or 1	
TB register = 0 or 1	Reprogram TB register with 24 HEX
RB register = 0 or 1	Reprogram RB register with 24 HEX
AIC and DSP cannot communicate	Hold last DAC output

#### improper operation due to conversion times being too close together

If the difference between two successive D/A conversion frame syncs is less that 1/19.2 kHz, the AIC operates improperly. In this situation, the second D/A conversion frame sync occurs too quickly and there is not enough time for the ongoing conversion to be completed. This situation can occur if the A and B registers are improperly programmed or if the A + A' register or A - A' register result is too small. When incrementally adjusting the conversion period via the A + A' register options, the designer should be very careful not to violate this requirement (see diagram below).





2

# asynchronous operation — more than one receive frame sync occurring between two transmit frame syncs

When incrementally adjusting the conversion period via the A + A' or A - A' register options, a specific protocol is followed. The command to use the incremental conversion period adjust option is sent to the AIC during a FSX frame sync. The ongoing conversion period is then adjusted. However, either Receive Conversion Period A or B may be adjusted. For both transmit and receive conversion periods, the incremental conversion period adjustment is performed near the end of the conversion period. Therefore, if there is sufficient time between t1 and t2, the receive conversion period adjustment will be performed during Receive Conversion Period A. Otherwise, the adjustment will be performed during Receive Conversion Period A. Otherwise, the adjustment will be performed during Receive Conversion period. To adjust another pair of transmit and receive conversion periods, another command must be issued during a subsequent FSX frame (see figure below).



# asynchronous operation — more than one transmit frame sync occurring between two receive frame syncs

When incrementally adjusting the conversion period via the A + A' or A - A' register options, a specific protocol is followed. For both transmit and receive conversion periods, the incremental conversion period adjustment is performed near the end of the conversion period. The command to use the incremental conversion period adjust options is sent to the AIC during a FSX frame sync. The ongoing transmit conversion period is then adjusted. However, three possibilities exist for the receive conversion period adjustment in the diagram as shown in the figure below. If the adjustment command is issued during Transmit Conversion Period A, Receive Conversion Period A will be adjusted if there is sufficient time between t1 and t2. Or, if there is not sufficient time between t1 and t2, Receive Conversion Period B will be adjustment command. For example, if adjustment commands are issued during Transmit Conversion Periods A, B, and C, the first two commands may cause Receive Conversion Periods A and B to be adjusted, while the third receive adjustment command is ignored. The third adjustment command is ignored since it was issued during Receive Conversion Period B, which already will be adjusted via the Transmit Conversion Periods A adjustment command is ignored.



INSTRUMENTS POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

asynchronous operation — more than one set of primary and secondary DX serial communication occurring between two receive frame sync (see AIC DX Data Word Format section)

The TA, TA', TB, and control register information that is transmitted in the secondary communications is always accepted and is applied during the ongoing transmit conversion period. If there is sufficient time between t1 and t2, the TA, RA', and RB register information, which is sent during Transmit Conversion Period A, will be applied to Receive Conversion Period A. Otherwise, this information will be applied during Receive Conversion Period A. RA', and RB register information has already been received and is being applied during an ongoing conversion period, any subsequent RA, RA', or RB information that is received during this receive conversion period will be disregarded (see diagram below).



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC+</sub> (see Note 1)	-0.3 V to 15 V
Supply voltage, VDD	-0.3 V to 15 V
Output voltage, VO	-0.3 V to 15 V
Input voltage, VI	-0.3 V to 15 V
Digital ground voltage	-0.3 V to 15 V
Operating free-air temperature range: TLC32040I, TLC32041I	-40°C to 85°C
TLC32040C, TLC32041C	0°C to 70°C
Storage temperature range	-65°C to 150°C
Case temperature for 10 seconds: FN package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: N package	260°C

NOTE 1: Voltage values for maximum ratings are with respect to VCC - .



#### recommended operating conditions

PARAMETER	MIN	NOM	MAX	UNIT		
Supply voltage, V <sub>CC+</sub> (see Note 2)	4.75	5	5.25	V		
Supply voltage, V <sub>CC</sub> (see Note 2)	-4.75	- 5	- 5.25	V		
Digital supply voltage, V <sub>DD</sub> (see Note 2)	4.75	5	5.25	V		
Digital ground voltage with respect to ANLG GND, DGTL GND		0		V		
Reference input voltage, Vref(ext) (see Note 2)	2		4	v		
High-level input voltage, VIH	2	V <sub>DD</sub> +0.3		V		
Low-level input voltage, VIL (see Note 3)	-0.3		0.8	V		
Load resistance at OUT + and/or OUT - , RL		300			Ω	
Load capacitance at OUT + and/or OUT - , CL				100	pF	
MSTR CLK frequency (see Note 4)		0.075	5	10.368	MHz	
Analog input amplifier common mode input voltage (see Note 5)			±1.5	V		
A/D or D/A conversion rate			19.2	kHz		
	TLC32040I, TLC32041I	- 40		85		
Operating free-air temperature, TA	TLC32040C, TLC32041C	0		70		

NOTES: 2. Voltages at analog inputs and outputs, REF, V<sub>CC+</sub>, and V<sub>CC-</sub>, are with respect to the ANLG GND terminal. Voltages at digital inputs and outputs and V<sub>DD</sub> are with respect to the DGTL GND terminal.

3. The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic voltage levels and temperature only.

4. The bandpass and low-pass switched-capacitor filter response specifications apply only when the switched-capacitor clock frequency is 288 kHz. For switched-capacitor filter clocks at frequencies other than 288 kHz, the filter response is shifted by the ratio of switched-capacitor filter clock frequency to 288 kHz.

5. This range applies when (IN + - IN -) or (AUX + - AUX -) equals  $\pm 6 V$ .



electrical characteristics over recommended operating free-air temperature range,  $V_{CC+} = 5 V$ ,  $V_{CC-} = -5 V$ ,  $V_{DD} = 5 V$  (unless otherwise noted)

## total device, MSTR CLK frequency = 5.184 MHz, outputs not loaded

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VOH	High-level output voltage	$V_{DD} = 4.75 \text{ V}, I_{OH} = -300 \ \mu\text{A}$	2.4			V
VOL	Low-level output voltage	$V_{DD} = 4.75 V, I_{OL} = 2 mA$			0.4	V
ICC +	Supply current from V <sub>CC+</sub>				25	mA
ICC -	Supply current from V <sub>CC</sub> -				- 25	mA
IDD	Supply current from VDD	fMSTR CLK = 10.368 MHz			7	mA
V <sub>ref</sub>	Internal reference output voltage		3		3.2	V
	Temperature coefficient of internal				100	
αVref	reference voltage				100	ppm/ -C
ro	Output resistance at REF	*		100		kΩ

#### receive amplifier input

	PARAMETER	TEST CONDITIONS	MIN	TYPT	MAX	UNIT
	A/D converter offset error (filters bypassed)			10	50	mV
	A/D converter offset error (filters in)			10	50	mV
CMPP	Common-mode rejection ratio at IN+, IN-,	See Note 6		55		dB
CMINN	or AUX+, AUX-	See Note o		55		ub
	Input resistance at IN + , IN -			100		1.0
1	or AUX IN+, AUX IN-, REF			100		K12

#### transmit filter output

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Vac	Output offset voltage at OUT + or OUT -			15	50	m)/
•00	(single-ended relative to ANLG GND)			15	50	mv
Var	Maximum peak output voltage swing across	R <sub>L</sub> ≥ 300 Ω,	+ 2			v
VOM	R <sub>L</sub> at OUT + or OUT - (single-ended)	Offset voltage = 0	±3			v
Varia	Maximum peak output voltage swing between	P. > 600.0	+ 6			V
VOM	OUT + and OUT - (differential output)	nL ≥ 800 1/	ΞŪ			v

<sup>†</sup>All typical values are at  $T_A = 25 \,^{\circ}C$ .

NOTE 6: The test condition is a 0-dBm, 1-kHz input signal with an 8-kHz conversion rate.



# electrical characteristics over recommended operating free-air temperature range, $V_{CC+} = 5 V$ , $V_{CC-} = -5 V$ , $V_{DD} = 5 V$ (unless otherwise noted)

specific modem specifications, SCF clock frequency = 288 kHz

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Attenuation of second harmonic of	single-ended	$V_{in} = -0.1 \text{ dB to} - 30 \text{ dB referred to } V_{ref}$	65	70		٩D
A/D input signal	differential	See Note 7	65	70		uв
Attenuation of third and higher	single-ended	$V_{in} = -0.1 \text{ dB to} - 30 \text{ dB referred to } V_{ref}$	60	65		-10
harmonics of A/D input signal	differential	See Note 7	60	65		ав
Attenuation of second harmonic of	single-ended	$V_{in} = -0 \text{ dB to} - 30 \text{ dB referred to } V_{ref}$	65	70		ar
D/A input signal	differential	See Note 7	65	70		ав
Attenuation of third and higher	single-ended	$V_{in} = -0 \text{ dB to} - 30 \text{ dB referred to } V_{ref}$	60	65		-10
harmonics of D/A input signal	differential	See Note 7	60	65		uв

#### gain and dynamic range

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Absolute transmit gain tracking error while transmitting	-48 dB to 0 dB signal range	±0.05 ±0.15		· 0.1E	-10
into 600 Ω (see Note 8)	(O dB relative to V <sub>ref</sub> )			08	
Abachuta reacius acia traching array (aca Nata 9)	- 48 dB to 0 dB signal range		. 0.05	10.1F	ar
Absolute receive gain tracking error (see Note 8)	(O dB relative to V <sub>ref</sub> )		±0.05	±0.15	uв.

#### power supply rejection and crosstalk attenuation

PARAMET	R	TEST CONDITIONS	MIN TYP <sup>†</sup>	MAX	UNIT
$V_{CC+}$ or $V_{CC-}$ supply voltagef = 0 to 30 kHzrejection ratio, receive channelf = 30 kHz to 50 kHz $V_{CC+}$ or $V_{CC-}$ supply voltagef = 0 to 30 kHz	f = 0 to 30 kHz	Idle channel, supply signal	I, supply signal 30		٩D
	at DR (ADC output)	45		uв	
$V_{CC+}$ or $V_{CC-}$ supply voltage	f = 0 to 30 kHz	Idle channel, supply signal	30		
rejection ratio, transmit channel (single-ended)	f = 30 kHz to 50 kHz	at OUT +	45		dB
Crosstalk attenuation, transmit-to-receive (single-ended)			80		dB

<sup>†</sup>All typical values are at  $T_A = 25 \,^{\circ}C$ .

NOTES: 7. The test condition is a 1-kHz input signal with an 8-kHz conversion rate. The load impedance for the DAC is 600 Ω.

8. Gain tracking is relative to the absolute gain at 1-kHz and 0 dB (0 dB relative to  $V_{ref}$ ).



delay distortion, SCF clock frequency = 288 kHz  $\pm 2\%$ , input (IN + - IN -) is  $\pm 3$ -V sinewave

Please refer to filter response graphs for delay distortion specifications.

# bandpass filter transfer function with 300-Hz high-pass roll-off (see curves), SCF clock frequency = 288 kHz $\pm 2\%$ , input (IN + - IN -) is a $\pm 3$ -V sinewave (see Note 9)

PARAMETER	TEST CON	DITIONS	MIN	MAX	UNIT
		f = 100 Hz		- 45	
Gain relative to gain at 1 kHz Input signal reference		f = 150 Hz		- 33	
	Input signal reference is 0 dB	$300 \text{ Hz} \leq f \leq 3.4 \text{ kHz}$	-0.5	0.5	dB
	f = 4 kHz f ≥ 4.6 kHz	f = 4  kHz		- 16	
		f ≥ 4.6 kHz		- 60	

# bandpass filter transfer function with 200-Hz high-pass roll-off (see curves), SCF clock frequency = 288 kHz $\pm 2\%$ , input (IN + - IN -) is a $\pm 3$ -V sinewave (see Note 9)

PARAMETER	TEST CON	DITIONS	MIN	MAX	UNIT
		f = 100 Hz		- 37	
		f = 150 Hz		- 12	
Gain relative to gain at 1 kHz	Input signal reference is 0 dB	300 Hz ≤ f ≤ 3.4 kHz	-0.5	0.5	dB
		f = 4 kHz		- 16	
		f ≥ 4.6 kHz		- 60	

## low-pass filter transfer function, SCF clock frequency = 288 kHz $\pm$ 2% (see Note 9)

PARAMETER	TEST CON	DITIONS	MIN	MAX	UNIT
Gain relative to gain at 1 kHz Output signal reference		f ≤ 3.4 kHz	-0.5	0.5	
		f = 3.6 kHz		-6	
	Output signal reference is 0 dB	Output signal reference is 0 dB $f = 4 \text{ kHz}$	- 30	ав	
		f ≥ 4.4 kHz		- 60	

## serial port

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
∨он	High-level output voltage	$I_{OH} = -300 \ \mu A$	2.4			V
VOL	Low-level output voltage	$I_{OL} = 2 \text{ mA}$			0.4	V
4	Input current				±10	μA
CI	Input capacitance			15		pF
CO	Output capacitance			15		pF

<sup>†</sup>All typical values are at  $T_A = 25 \,^{\circ}C$ .

NOTE 9: The above filter specifications are guaranteed for a switched-capacitor filter clock range of 288 kHz ± 2%. For switched-capacitor filter clocks at frequencies other than 288 kHz ± 2%, the filter response is shifted by the ratio of switched-capacitor filter clock frequency to 288 kHz.



# operating characteristics over recommended operating free-air temperature range, $V_{CC+} = 5 V$ , $V_{CC-} = -5 V$ , $V_{DD} = 5 V$

### A/D converter (2's complement output, 14-bit resolution)

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
	bit 1 thru bit 10	Sixteenth full scale		± 1/2		bit 1
Integral nonlinearity, $f = 4.5$ kHz to 19.2 kHz (See Note 10) Conversion rate Signal-to-distortion ratio (Via = -0.1 dB to -	bit 2 thru bit 11	Eighth full scale		± 1/2		bit 2
Integral nonlinearity, $f = 4.5$ kHz to 19.2 kHz	bit 3 thru bit 12	Quarter full scale		± ½		bit 3
(See Note TO)	bit 4 thru bit 13	Half full scale		± ½		bit 4
	bit 5 thru bit 14	Full scale		± 1/2		bit 5
Conversion rate			1		20	kHz
Signal-to-distortion ratio ( $V_{in} = -0.1 \text{ dB to } -1$	18 dB or	1-kHz input signal with	0	0.5		40
-18  dB to -3  dB with gain = 4X, 0  dB relative	ve to V <sub>ref</sub> )	an 8-kHz conversion	00	65		uв
Equivalent input noise (relative to 600 $\Omega$ at the	ADC input)	Inputs grounded		75		μV rms

#### D/A converter (2's complement input, 14-bit resolution)

PARAMETER	PARAMETER		MIN	TYPT	MAX	UNIT
	bit 1 thru bit 10	Sixteenth full scale		± ½		bit 1
Integral linearity, $f = 4.5$ kHz to 19.2 kHz (See Note 10)	bit 2 thru bit 11	Eighth full scale		± 1/2		bit 2
	bit 3 thru bit 12	Quarter full scale		± 1/2		bit 3
	bit 4 thru bit 13	Half full scale		± ½		bit 4
	bit 5 thru bit 14	Full scale		± ½		bit 5
Signal-to-distortion ratio ( $V_{in} = -0.1 \text{ dB}$ to	~ 18 dB,	1-kHz input signal into 600 $\Omega$	60	65		- <b>D</b>
O dB relative to V <sub>ref</sub> )		with an 8-kHz conversion rate	60	65		ав
Conversion time			1		20	kHz

#### noise (measurement includes low-pass and bandpass switched-capacitor filters)

PARAMETER		TEST CONDITIONS		MAX	UNIT
	single-ended		200	225	μV rms
Transmit noise	differential	DX input = 0000000000000, constant input code	300	350	μV rms
	differential				dBrnc0
Receive noise (see Note 11)		Inputs grounded, gain = 1		350	μV rms
					dBrnc0

## timing requirements

#### serial port recommended input signals

	PARAMETER	MIN	MAX	UNIT
tc(MCLK)	Master clock cycle time	95		ns
tr(MCLK)	Master clock rise time		10	ns
tf(MCLK)	Master clock fall time		10	ns
	Master clock duty cycle	42%	58%	
	RESET pulse duration (see Note 12)	800		ns
t <sub>su</sub> (DX)	DX setup time before SCLK↓	20		ns
<sup>t</sup> h(DX)	DX hold time after SCLK1	tc(SCLK)/2		ns

<sup>†</sup>All typical values are at  $T_A = 25 \,^{\circ}C$ .

NOTES: 10. Integral linearity for the A/D and D/A converters is guaranteed over the conversion frequency range of 4.5 kHz to 19.2 kHz. Over this range the slew rates of the A/D and D/A converters' sample-and-hold circuits are adequate to guarantee the above integral linearity specifications.

11. This noise is referred to the input with a buffer gain of one. If the buffer gain is two or four, the noise figure will be correspondingly reduced. The noise is computed by statistically evaluating the digital output of the A/D converter.

12. RESET pulse duration is the amount of time that the reset pin is held below 0.8 V after the power supplies have reached their recommended values.



operating characteristics over recommended operating free-air temperature range,  $V_{CC+} = 5 V$ ,  $V_{CC-} = -5 V$ ,  $V_{DD} = 5 V$  (continued)

## serial port - AIC output signals

	PARAMETER	MIN	MAX	UNIT
t <sub>c</sub> (SCLK)	Shift clock (SCLK) cycle time	380		ns
tf(SCLK)	Shift clock (SCLK) fall time		50	ns
<sup>t</sup> r(SCLK)	Shift clock (SCLK) rise time		50	ns
	Shift clock (SCLK) duty cycle	45	55	.%
td(CH-FL)	Delay from SCLK↑ to FSR/FSX↓		90	ns
td(CH-FH)	Delay from SCLK1 to FSR/FSX1		90	ns
td(CH-DR)	DR valid after SCLK↑		90	ns
<sup>t</sup> dw(CH-EL)	Delay from SCLK↑ to EODX/EODR↓ in word mode		90	ាទ
<sup>t</sup> dw(CH-EH)	Delay from SCLK1 to EODX/EODR1 in word mode		90	ns
tf(EODX)	EODX fall time		15	ns
tf(EODR)	EODR fall time		15	ns
<sup>t</sup> db(CH-EL)	Delay from SCLK↑ to EODX/EODR↓ in byte mode		100	ns
tdb(CH-EH)	Delay from SCLK↑ to EODX/EODR↑ in byte mode		100	ns

## TABLE 2. GAIN CONTROL TABLE (ANALOG INPUT SIGNAL REQUIRED FOR FULL-SCALE A/D CONVERSION)

	CONTROL REGISTER BITS			A/D CONVERSION	
INPOT CONFIGURATIONS	d6	d7	ANALUG INPUT	RESULT	
Differential configuration	1	1	±6 V	full-scale	
Analog input = IN + - IN -	0	0			
= AUX + - AUX -	1	0	±3 V	full-scale	
	0	1	±1.5 V	full-scale	
Single-ended configuration	1	1	±3 V	half-scale	
Analog input = IN + - ANLG GND	0	0			
= AUX + - ANLG GND	1	0	±3 V	full-scale	
	0	1	±1.5 V	full-scate	

<sup>†</sup> In this example, V<sub>ref</sub> is assumed to be 3 V. In order to minimize distortion, it is recommended that the analog input not exceed 0.1 dB below full scale.





FIGURE 2. AUX + AND AUX - GAIN CONTROL CIRCUITRY



#### sin x/x correction section

The AIC does not have sin x/x correction circuitry after the digital-to-analog converter. Sin x/x correction can be accomplished easily and efficiently in digital signal processor (DSP) software. Excellent correction accuracy can be achieved to a band edge of 3000 Hz by using a first-order digital correction filter. The results, which are shown below, are typical of the numerical correction accuracy that can be achieved for sample rates of interest. The filter requires only seven instruction cycles per sample on the TMS320 DSPs. With a 200-ns instruction cycle, nine instructions per sample represents an overhead factor of 1.4% and 1.7% for sampling rates of 8000 Hz and 9600 Hz, respectively. This correction will add a slight amount of group delay at the upper edge of the 300-3000-Hz band.

## sin x/x roll-off for a zero-order hold function

The sin x/x roll-off for the AIC DAC zero-order hold function at a band-edge frequency of 3000 Hz for the various sampling rates is shown in the table below.

f <sub>S</sub> (Hz)	$20 \log \frac{\sin \pi f/f_s}{\pi f/f_s}$
	(f = 3000 Hz)
	(dB)
7200	- 2.64
8000	-2.11
9600	- 1.44
14400	-0.63
19200	-0.35

TABLE 3. sin x/x ROLL-OFF

Note that the actual AIC sin x/x roll-off will be slightly less than the above figures, because the AIC has less than a 100 percent duty cycle hold interval.

## correction filter

To compensate for the sin x/x roll-off of the AIC, a first-order correction filter shown below, is recommended.



The difference equation for this correction filter is:

 $y_{i+1} = p2(1-p1)(u_{i+1})+p1y_i$ 

where the constant p1 determines the pole locations.

The resulting squared magnitude transfer function is:

$$|H(f)|^2 = \frac{p2^2 (1-p1)^2}{1 - 2p1 \cos(2 \pi f/f_s) + p1^2}$$



#### correction results

Table 4 below shows the optimum p values and the corresponding correction results for 8000 Hz and 9600 Hz sampling rates.

	ERROR (dB)	ERROR (dB)
£ (11-)	f <sub>s</sub> = 8000 Hz	f <sub>s</sub> = 9600 Hz
1 (112)	p1 = -0.14813	p1 = -0.1307
	p2 = 0.9888	p2 = 0.9951
300	- 0.099	-0.043
600	- 0.089	-0.043
900	0.054	0
1200	- 0.002	0
1500	0.041	0
1800	0.079	0.043
2100	0.100	0.043
2400	0.091	0.043
2700	-0.043	0
3000	-0.102	- 0.043



## TMS320 software requirements

The digital correction filter equation can be written in state variable form as follows:

$$Y = k1Y + k2U$$

where k1 equals p1 (from the preceding page), k2 equals (1-p1)p2 (from the preceding page), Y is the filter state, and U is the next I/O sample. The coefficients k1 and k2 must be represented as 16-bit integers. The SACH instruction (with the proper shift) will yield the correct result. With the assumption that the TMS320 processor page pointer and memory configuration are properly initialized, the equation can be executed in seven instructions or seven cycles with the following program:

ZAC LT K2 MPY U LTA K1 MPY Y APAC SACH (dma), (shift)





FIGURE 3. SERIAL PORT TIMING



2







- NOTES: A. Maximum relative delay (0 Hz to 600 Hz) =  $125 \ \mu s$ .
  - B. Maximum relative delay (600 Hz to 3000 hz) =  $\pm 50 \ \mu s$ .
    - C. Absolute delay (600 Hz to 3000 Hz) = 700  $\mu$ s.
    - D. Test conditions are V<sub>CC+</sub>, V<sub>CC-</sub>, and V<sub>DD</sub> within recommended operating conditions, SCF clock f = 288 kHz  $\pm 2\%$ , input =  $\pm 3$ -V sinewave, and T<sub>A</sub> = 25 °C.

## **FIGURE 6**




#### **TYPICAL CHARACTERISTICS**

NOTES: A. Maximum relative delay (200 Hz to 600 Hz) = 3350  $\mu$ s.

- B. Maximum relative delay (600 Hz to 3000 Hz) =  $\pm 50 \ \mu s$ .
- C. Absolute delay (600 Hz to 3000 Hz) = 1230  $\mu$ s
- D. Test conditions are V<sub>CC</sub> +, V<sub>CC</sub> -, and V<sub>DD</sub> within recommended operating conditions, SCF clock f = 288 kHz  $\pm 2\%$ , input =  $\pm 3$ -V sinewave, and T<sub>A</sub> = 25 °C.





## **TYPICAL CHARACTERISTICS**



- NOTES: A. Maximum relative delay (200 Hz to 600 Hz) = 3350  $\mu$ s.
  - B. Maximum relative delay (600 Hz to 3000 Hz) =  $\pm 50 \ \mu$ s.
  - C. Absolute delay (600 Hz to 3000 Hz) = 1080  $\mu$ s.
  - D. Test conditions are V<sub>CC+</sub>, V<sub>CC-</sub>, and V<sub>DD</sub> within recommended operating conditions, SCF clock f = 288 kHz  $\pm 2\%$ , input =  $\pm 3$ -V sinewave, and T<sub>A</sub> = 25 °C.

#### FIGURE 8



## TLC32040I, TLC32040C TLC32041I, TLC32041C ANALOG INTERFACE CIRCUITS



## **TYPICAL CHARACTERISTICS**

NOTE: Test conditions are  $V_{CC+}$ ,  $V_{CC-}$ , and  $V_{OD}$  within recommended operating conditons, SCF clock f = 288 kHz + 2%, and  $T_A = 25 \,^{\circ}C$ .



## TLC32040I, TLC32040C TLC32041I, TLC32041C ANALOG INTERFACE CIRCUITS



NOTE: Test conditions are  $V_{CC+}$ ,  $V_{CC-}$ , and  $V_{OD}$  within recommended operating conditons, SCF clock f = 288 kHz + 2%, and  $T_A = 25$  °C.

## TLC32040I, TLC32040C TLC32041I, TLC32041C ANALOG INTERFACE CIRCUITS



TYPICAL APPLICATION INFORMATION

 $C = 0.2 \mu F$ , CERAMIC







<sup>†</sup>Thomson Semiconductors





Telecommunications Circuits 2

Designer's Information

3





## Contents

	Page
Guidelines for Handling Electrostatic-Discharge Sensitive Devices	÷
(ESDS) and Assemblies	3-3
Quality and Reliability Assurance	3-9

#### Guidelines for Handling Electrostatic-Discharge Sensitive (ESDS) Devices and Assemblies<sup>†</sup>

#### 1.0 SCOPE

- 1.1 This specification establishes the requirements for methods and materials used to protect electronic devices and assemblies which are susceptible to damage or degradation from electrostatic discharge (ESD). The electrostatic charges referred to in this specification are generated and stored on surfaces of ordinary plastics, most common textile garments, ungrounded human bodies, and many other commonly used materials, not generally recognized as being electrostatic generators. The passage of these charges through an electrostatic-sensitive device may result in catastrophic failure or performance degradation of the part.
- **1.2** The part types (packaged or unpackaged) for which these requirements are applicable include, but are not limited to the following:
  - (a) All metal-oxide semiconductor (MOS) devices, e.g., CMOS, PMOS, etc.
  - (b) Junction field-effect transistors (JFET)
  - (c) Bipolar digital and linear circuits
  - (d) Op Amps, monolithic microcircuits with MOS compensating networks, on-board MOS capacitors, or other MOS elements
  - (e) Hybrid microcircuits
  - (f) Thin film passive devices.

#### 1.3 Definitions

- 1.3.1 Conductive material: Material having a maximum surface resistivity of  $10^5 \Omega$ /square.
- 1.3.2 Static dissipative material: Material having surface resistivity between  $10^5$  and  $10^9 \Omega$ /square.
- 1.3.3 Antistatic material: Material having a surface resistivity between  $10^9$  and  $10^{14} \Omega$ /square.
- 1.3.4 Electrostatic discharge (ESD): A transfer of electrostatic charge between bodies at different electrostatic potentials caused by direct contact or induced by an electrostatic field.
- 1.3.5 Surface resistivity (generally called sheet resistance or sheet resistivity): The resistance between two electrodes forming opposite sides of the square. It is measured in ohms per square, and the size of the square is immaterial.
- 1.3.6 Volume resistivity: Also referred to as bulk resistivity. It is normally determined by measuring the resistance (R) of a square of material (surface resistivity) and multiplying this value by the thickness (T).
- 1.3.7 Ionizer: Equipment that generates positive and negative ions, either by electrostatic means or by means of a radioactive energy source, in an airstream, that distributes a layer of low velocity ionized air over a work area to neutralize static charges.
- 1.3.8 Close proximity: For the purpose of this specification 6 inches or less.
- 1.3.9 Magazine: A-frame slide pack or rail for dual-in-line or other semiconductor packages.
- 1.3.10 Static: Used in this document as a short form of electrostatic.

## 1.4 Device Sensitivity per Test Circuit of Method 3015, MIL-STD-883 for ICs, or Method 1020, MIL-STD-750 for Discretes

- 1.4.1 Devices are categorized according to their susceptibility to damage resulting from electrostatic discharge (ESD), and the type of packaging required to adequately protect them.
  - 1.4.1.1 Device electrostatic sensitivity

Category	ESD Sensitivity (V)	Minimum Protective Packaging
1	20-2000	A conductive container or an antistatic container within an electrostatic field shielding barrier
2	> 2000	An antistatic container

<sup>†</sup>Based on TI's internal ESD specification and JEDEC publication No. 108, *Distributor Requirements for Handling Electrostatic-Discharge Sensitive (ESDS) Devices*.

- 1.4.2 Category "1" devices are to be identified and labeled by the device manufacturer.
- 1.4.3 Devices are to be protected from ESD damage from receipt at incoming inspection through assembly, test, and shipment of completed equipment.

## 2.0 APPLICABLE REFERENCE DOCUMENTS

2.1 The following reference documents of the latest issue in effect can provide additional information on ESD controls.

DOD-HDBK-263 Electrostatic Discharge Control Handbook for Protection
DOD-STD-1686 Electrostatic Discharge Control Program
EIA Interim Standard IS-5-A Packaging Materials Standards for ESD Sensitive Items
MIL-M-38510 Microcircuits, General Specification
MIL-STD-883 Test Methods and Procedures for Microelectronics
MIL-S-19491 Semiconductor Devices, Packaging of
MIL-M-55565 Microcircuits, Packaging of
NAVSEA SE 003-11-TRN-010 Electrostatic Discharge Training Manual
MIL-STD-750 Test Methods for Semiconductor Devices
TRS-3A EOS/ESD Technology Abstracts (RADC)
MIL-STD-129 Marking for Shipment and Storage
MIL-S-19500 General Specification for Semiconductor Devices

2.2 In case of conflict between requirements of this document and reference documents, this document shall have precedence.

## 3.0 FACILITIES FOR STATIC-FREE WORK STATION

- 3.1 The minimum acceptable static-free work station shall consist of the work surface covered with a static dissipative or conductive material attached to ground through a  $1 \text{ M}\Omega \pm 10\%$  resistor and a grounding wrist strap with integral  $1 \text{ M}\Omega \pm 10\%$  resistor for each operator. The air ionizer is recommended to provide maximum effectiveness of the static-free work station. If the air ionizer is not used, static dissipative or conductive smocks must be worn by the operators. The static dissipative or conductive some additional protection but are not equivalent to ionizers in improving the effectiveness of the static-free work station. If it is not possible to eliminate insulator materials at the static-free work station, the ionizer must be utilized. If the wrist strap is connected to the static dissipative mat, rather than directly to ground, it shall be connected to the same metallic button or contact used to ground the mat. Ground shall utilize earth ground, refer to Figure 1. Conductive floor tile or mats along with conductive shoes or heel straps may be used in lieu of the conductive wrist straps for nonseated personnel where the use of grounded wrist strap is hazardous or impractical. The Site Safety Engineer (or person designated by the ESD Coordinator) must review and approve all electrical connections at the static-free work station prior to its implementation.
  - 3.1.1 Air ionizer: Table ionizers shall be positioned so that the devices at the static-free work stations are within a 4-foot arc measured by a vertical line from the face of the ionizer and 45 degrees on each side of this line. The ionizer shall be aimed at the devices and operator's hands rather than at the operator. Ceiling ionizers shall be mounted within 6 feet of the work surface. Devices shall not be brought closer than 1 foot from the emitting surface of an ionizer.

#### 3.2 General Grounding Requirements are to be in Accordance with Table I.

	Treated or Intrinsic Antistatic or Conductive Material	Static Dissipative Material	Grounded to Common Point
Handling Equipment/Handtools	X		
Metal Parts of Fixtures and Tools			X
Handling Trays/Tubes	X	X	· · · · · · · · · · · · · · · · · · ·
Plastic Racks/Bins	X	X	
Table Tops/Floor Mats	X	X	X*
Personnel			X Using Wrist Strap*

Table I. General Grounding Requirements

\*With 1  $\Omega M \pm 10\%$  safety resistor (See Figure 1)



All electrical equipment sitting on the static dissipative work surface must be hard grounded and must be isolated from the static dissipative work surface.

NOTE: Earth ground consists of a metal pipe or rod inserted at least three (3) feet into the earth. All static-free work stations in a single building may utilize a single earth ground.

#### Figure 1. Static-Free Work Station

#### 3.3 ESD Labels and Signs in Work Areas

- 3.3.1 ESD caution signs at work stations and work areas and labels on ESDS parts and containers shall be consistent in color, symbols, and appropriate instructions.
- 3.3.2 Signs shall be posted at all work stations performing any handling operations with ESDS items. These signs shall contain the following information, or its equivalent.

## CAUTION STATIC CAN DAMAGE COMPONENTS Do not handle ESDS items unless grounding wrist strap is properly worn and grounded. Do not let clothing contact or come in close proximity to ESDS items.

- 3.3.3 Labels shall be affixed to all containers containing ESDS items at a place readily visible and proper for the intended purpose. Additionally, labels must be consistently placed on containers and packages at a standard location to eliminate mishandling.
- 3.3.4 The use of ESD signs and labels, and their information content shall be the responsibility of the Area Supervisor and the ESD Coordinator to assure consistency and compatibility throughout the ESDS device routing.

#### 3.4 Relative Humidity Control

- 3.4.1 Since relative humidity has a significant impact on the generation of static electricity, where possible, the work area should be maintained within the following relative humidity range: 40%-60%.
- 3.4.2 Where it is possible to control the relative humidity, it should be set for some value within the above range and maintained as closely as possible to avoid static voltage monitor variations.

#### 4.0 PREPARATION FOR WORKING AT STATIC-FREE WORK STATION

4.1 A work station with a static dissipative work surface connected to ground through a  $1 \text{ M}\Omega \pm 10\%$  resistor, a grounding wrist strap with the ground wire connected to the grounding point of the static dissipative work surface or equivalent footware and conductive flooring per paragraph 3.1, and an ionizer or a static dissipative or conductive smock constitute a static-free work station (Figure 1). An operator is properly grounded when the wrist strap is in snug (no slack) contact with the bare skin, usually positioned on the left wrist for a right-handed operator. The wrist strap, or equivalent footware per paragraph 3.1, must be worn the entire time an operator is a static-free work station.

#### CAUTION

Personnel shall never be attached to ground without the presence of the 1.0 M $\Omega \pm 10\%$  series resistor in the ground wire.

- 4.2 If possible, operators should avoid touching leads or contacts even though grounded.
- 4.3 An operator's clothing should never make contact or come in close proximity with ESDS items. Operators must be especially careful to prevent any ESDS items (being handled) from touching their clothing. If static dissipative or conductive smocks are not used, long sleeves must be rolled up or covered with antistatic sleeve protector banded to the bare wrist which shall ''cage'' the sleeve at least as far up as the elbow. If static dissipative or conductive smocks are used (in lieu of air ionizers), they must completely cover long sleeves. The smock manufacturer's cleaning instructions must be followed.
- **4.4** Only cotton gloves, antistatic gloves, or antistatic finger cots (free of reactive elements such as chlorine, phosphorus, etc.) may be used when handling ESDS items.
- **4.5** Any person not properly prepared, as outlined in paragraphs 4.3 and 4.4 while at or near the work station, shall not touch or come in close proximity with any ESDS items.
- 4.6 It is the responsibility of the operator and the Area Supervisor to ensure that the static-free work area is clear of unnecessary static hazards, including such personal items as plastic coated cups or wrappers, plastic cosmetic bottles or boxes, combs, tissue boxes, cigarette packages, cellophane tape, and vinyl or plastic purses. All work-related items, including information sheets, fluid containers, tools, and parts carriers must be those approved by the distributor ESD Coordinator for use at the static-free work station.

### 5.0 GENERAL HANDLING PROCEDURES AND REQUIREMENTS

- **5.1** All ESDS items must be received in a closed antistatic/conductive container and must not be removed from the container except at a static-free work station. All protective folders or envelopes holding documentation (lot travelers, etc.) shall be made of nonstatic-generating material.
- **5.2** Each packing (outermost) container and package (internal or intermediate) shall have a brightly colored warning label (black letters on a yellow background) attached, stating the following information or equivalent:



The warning label shall be legible to normal vision at a distance of 3 feet.

- 5.3 ESDS items are to remain in their protective containers except when actually in work at the static-free station.
- 5.4 Before removing the items from their protective container, the operator should:
  - 5.4.1 Place the container on the static dissipative work station surface (see para. 5.1)
  - 5.4.2 Make sure the wrist strap fits snugly around the wrist and is electrically connected to the ground receptacle on the static dissipative work surface, then touch hands to the static dissipative work surface.
- **5.5** All operations on the items should be performed with the items in contact with the static dissipative work surface as much as possible. Do not allow conductive magazine to touch hard grounded test gear on the work surface.
- 5.6 In cases where it is impossible or impractical to ground the operator with a wrist strap, a conductive shoe strap may be used along with conductive tile/mats, per paragraph 3.1.

- 5.7 When the operator moves from any other place to the static-free station, the start-up procedure shall be the same as in paragraph 4.0.
- **5.8** The ionizer (if used) shall be in operation prior to presenting any ESDS items to the static-free station, and shall be in operation during the entire time period the items are at the station.
- 5.9 "Plastic snow" polystyrene foam, "peanuts," or other high-dielectric materials shall never come in contact with or be used around electrostatic sensitive items, unless they have been treated with an antistat (often resulting in a pink color) as evidenced by the generation of less than  $\pm 100$  volts when rubbed vigorously against any insulator.
- **5.10** ESDS items shall not be transported or stored in trays, tote boxes, vials, or similar containers made of untreated plastic material unless items are protectively packaged in conductive material.

#### 6.0 PACKAGING REQUIREMENTS

- **6.1** Packaging of ESDS items is to be in accordance with section 1.4.1. Tape and plain plastic bags are prohibited inside the minimum protective packaging per paragraph 1.4.1.1.
- 6.2 Outer and inner containers are to be marked as outlined in section 5.2.
- 6.3 Conductive magazines/boxes may be used in lieu of conductive bags.

#### 7.0 SPECIFIC HANDLING PROCEDURES FOR ESDS ITEMS

#### 7.1 Stockroom Operations

- 7.1.1 Containers of ESDS items are not to be accepted into stock unless properly packaged and adequately identified as containing ESDS items.
- 7.1.2 Items may be removed from the protective container (magazine/bag, etc.) for the purpose of subdividing for order issue only by a properly grounded operator at an approved static-free station as defined in sections 3.0 and 4.0.
- 7.1.3 All subdivided lots must be carefully repackaged in protective containers (magazine/bag, etc.) prior to removal from the static-free work station and labeled to indicate that the package(s) contain ESDS items. If it is suspected that a ESDS item is not adequately protected, do not transfer it to another container, return it to the originator for disposition unless the originator is a Customer. In that case, the Distributor's Representative should contact the Customer and negotiate an appropriate disposition.
- 7.1.4 It is the responsibility of the Stockroom Supervisor to ensure that all personnel assigned to this operation are familiar with handling procedures as outlined in this specification. A copy of this specification, or an in-house procedure meeting the requirements of this specification, is to be available in the vicinity so that it is accessible to the operators. Stock handlers and all others who might have occasion to move stock are to be instructed to avoid contact with unprotected ESDS items.

#### 7.2 Packing Operations

- 7.2.1 ESDS items are not to be accepted into the packing area unless they are contained in a static-protected bag or conductive container.
- 7.2.2 An ESDS item delivered to the packer within an approved container or bag and found to be in order regarding identification shall be packed in the standard shipping carton or other regular packaging material. Containers are to be labeled in accordance with section 5.2.
- 7.2.3 Any void-fillers shall be made of an approved material.

### 8.0 AUDIT PROVISIONS

**8.1** ESD Coordinator: An ESD coordinator shall be appointed for each site to assure that the following requirements are met.

#### 8.2 Auditing

- 8.2.1 Each operation handling ESDS devices shall be audited a minimum of once each quarter for compliance with all terms of this specification. Ground continuity and the presence of uncontrolled static voltages (any voltage exceeding ± 100 V) are considered critical and shall be checked more frequently as specified below.
- 8.2.2 Ground Continuity (minimum of once a week): Ground connections (grounding wrist strap, ground wires on cords, etc.) shall be checked for electrical continuity. The presence of a 1 M $\Omega$  ± 10% resistor in the ground connections between both the operator wrist straps to the work surface and the work surface to ground connector must be verified.

- 8.2.3 Grounded Conditions (minimum of once a week): A visual inspection shall be made to determine full compliance with this specification at static-free work stations during handling of ESDS items, including operator being grounded as required, ESDS items not being handled in unprotected or unauthorized areas, and no static-generating materials (except as allowed by 3.1) at the static-free work station.
- 8.2.4 Sleeve Protectors (minimum of once a week): A visual check shall be made to determine that each operator wearing loose-fitting or long-sleeved clothing either has sleeves properly rolled or covered with sleeve protectors properly grounded to the bare skin at the wrist. Sleeve protectors are not required if static dissipative or conductive smocks are used.
- 8.2.5 Static Voltage Levels (minimum of once a week): In addition to the visual inspections, an inspection using an electrostatic voltmeter shall be made to check for uncontrolled electrostatic voltages (any voltage exceeding  $\pm$  100 V) at or near electrostatic-controlled work stations. If static dissipative or conductive smocks are used, they shall also be checked to the same level.
- 8.2.6 Conductive Floor Tiles (minimum of once a month): Conductive floors must have a resistance of not less than 100 k $\Omega$  from any point on the tile to earth ground. Also, resistance from any point-to-point on the tile floor 3 feet apart shall be not less than 100 k $\Omega$ . The test methods to be used are ASTM-F-150-72 and NFPA 99.
- 8.2.7 Conductive Floor Mats (minimum of once a week): Ground connection through a  $1M\Omega \pm 10\%$  safety resistor shall be checked for continuity. Mat must be clean and free of tears or holes.
- 8.2.8 Ionizer operation (minimum of once a month): Air ionizers are to be checked for balanced ionization in accordance with manufacturer's recommendations.
- 8.2.9 If a noncompliant condition is found, no additional parts may be processed through that area until the noncompliant condition is corrected.
- 8.3 Records: Written records must be kept of all audits (paragraph 8.2) for at least 1 year.

## 9.0 TRAINING

- **9.1** It is the responsibility of the ESD coordinator to make sure that all personnel handling ESDS devices receive ESD training initially and every 12 months thereafter to maintain proficiency. Training should include static fundamentals, a review of applicable parts of this specification, and actual applications in the work area.
- **9.2** Training records shall be maintained for each individual. The records shall show dates of training and the topics covered.

## **Quality and Reliability Assurance**

Texas Instruments has improved the quality and reliability of integrated circuits through routine updating of existing specifications and programs as well as advancements in materials, processes, test equipment, and test methods. Since the early sixties, these programs have provided cumulative improvements to increase average outgoing quality (AOQ) and reliability by more than an order of magnitude.

Stringent performance and manufacturing standards are defined prior to product design to assure leadership in the industry. In addition, the following product/process qualifications and evaluations are performed to assure that these standards are met on every device released to the market:

- Verification of manufacturability through testing of bar compatibility with piece parts and automated assembly techniques and equipment
- Proof of process repeatability through definition of minimum acceptable assembly and test yields
- Testing to data sheet limits through test program certification and guard bands between probe, final test, and QRA final acceptance
- Assurance of quality performance through a comprehensive statistical process control program coupled with tight product acceptance standards
- Assessment of device reliability performance through an extensive reliability test and qualification program.

## Quality is . . .

a product's degree of conformance to its specified parameters. It pertains to the probability of defective units existing in a given lot when received by the user. Although zero defects is a goal, the probability of some level of defective units still exists in any lot of mass produced items. The number of defective units received by the user is a function of the average outgoing quality (AOQ) achieved by the supplier.

## Reliability is . . .

a measurement of how well an initially good product will perform over time to its specified characteristics. Semiconductor failures occur primarily during the early-life phase of operation. A continually diminishing failure rate can be expected until the wear-out phases is eventually reached. System reliability is improved if these potential early-life failures are removed.

The following process flows for plastic and ceramic packages show the extensive efforts used to maintain high quality and reliability standards for Telecommunication products from Texas Instruments. These flows apply to TCM prefix devices only.



<sup>†</sup> Applies to TCM prefix devices only.



<sup>†</sup>Applies to TCM prefix devices only.

Designer's Information

Designer's Information











## Contents

	Page
FSK Modems	4-3
TCM2203 Line Interface Circuits and	
TCM2222 HDB3/AMI Encoder/Decoder	4-21
TISP Series Transient Suppressors	4-37
Designing with the TCM1500 Bell Tone Ringer/Detector Family	4-73
Subscriber Line Control Circuits	4-101

# FSK Modems

4



#### IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes in the devices or the device specifications identified in this publication without notice. TI advises its customers to obtain the latest version of device specifications to verify, before placing orders, that the information being relied upon by the customer is current.

TI warrants performance of its semiconductor products to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems such testing necessary to support this warranty. Unless mandated by government requirements, specific testing of all parameters of each device is not necessarily performed.

In the absence of written agreement to the contrary, TI assumes no liability for TI applications assistance, customer's product design, or infringement of patents or copyrights of third parties by or arising from use of semiconductor devices described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor devices might be or are used.

Copyright © 1986, Texas Instruments Incorporated

# Contents

	Page
Basic Principles of Modem Operation	4-7
Introduction to the TCM3105	4-8
Modes of Operation of the TCM3105	4-9
Architectural Description of the TCM3105	4-10
Transmitter	4-12
Receiver	4-12
Carrier Detect	4-13
Timing and Control	4-13
Description of the Line Interface	4-13
FCC Registration	4-13 4-14
Description of the Carrier Detect Adjustment	4-16
Description of the Receive Bias Adjustment	4-17
Output Jitter Measurement	4-19
Conclusion	4-20

4-5

# List of Illustrations

Figure		Page
1	Typical Modem System Configuration	4-7
2	TCM3105 Pinout	4-9
3	Bell 202 and CCITT V.23 Channel Assignments	4-9
4	TCM3105 Functional Block Diagram	4-11
5	Typical Application Circuit	4-15
6	Simplified Two-to-Four Wire Converter	4-16
7	CDL Bias Level vs Carrier Detect Threshold	4-17
8	RXB Bias Level vs RXD Bias Distortion	4-18
9	Loopback Circuit Diagram	4-18
10	Jitter Timing Diagram	4-19

# List of Tables

1	Pinout Description	4-8
2	TCM3105 Modes of Operation	4-10
3	4.4336 MHz Crystal Manufacturers	4-13

Table

## **Basic Principles of Modem Operation**

A modem is a device that enables two digital electronic systems to communicate over the telephone network. To accomplish this, the digital signals must be converted to analog signals. The short pulses used by digital equipment contain high frequency components that are not supported by the limited bandwidth of telephone networks (300 Hz - 3400 Hz).

There are two major schemes of modulation used in modems for telephone networks. These are Frequency Shift Keying (FSK) and Phase Shift Keying (PSK). In FSK, serial data is modulated so that a "mark" is represented by a sine wave of one frequency, and a "space" is represented by a different frequency. In PSK, transitions in the digital bit stream are represented as shifts in phase angle of a single carrier frequency. The FSK concept is used by the TCM3105. The telephone network is a single-twisted pair of wires, usually 24 or 26 gauge. Two separate paths of communication are required by digital equipment systems in order to communicate with each other. Each system must have transmit and receive capability. This interface is supplied by the modem. Full duplex operation is the simultaneous transmission and reception on a single pair of wires. A two-to-four-wire converter, or hybrid as it is called in the telecommunications industry, is required (see Figure 1). This device removes the transmitted data from the receive path so that transmitted data does not interfere with valid received data.



Figure 1. Typical Modem System Configuration

The two-to-four-wire converter requires matching the ranges of telephone network impedances. The impedance of the telephone network varies from line to line due to manufacturing and installation tolerances of the communications hardware. It is difficult to obtain good cancellation in a mass-produced piece of equipment.

Four separate frequencies, two transmit and two receive, are used to properly balance the two-to-four-wire converter. This is to ensure that transmitted and received data do not interfere with each other. 4

## The TCM3105

The TCM3105 provides a majority of the functions required of a medium speed FSK modem in a single 16-pin DIP. The device is manufactured using silicon-gate complementary MOS technology. The TCM3105 features single 5-V supply operation and typical power consumption of approximately 40 mW. This makes the device ideally suited for use in battery operated equipment applications, as well as in standard applications. The TCM3105 device pinout is shown in Figure 2. Refer to pin description listed in Table 1 for the function and significance of each pin.

The TCM3105 is characterized for operation from 0 °C to 70 °C (JL suffix) as well as over the extended free-air temperature range of -40 °C to +85 °C (JE suffix).

PIN NAME	NO.	I/O	DESCRIPTION
CDL	10	I	Carrier Detect Level—Sets the threshold level for the carrier detect decision. Refer to Description of the Carrier Detect Adjustment paragraph.
CDT	3	0	Carrier Detect — A high logic level output indicates the presence of a carrier at the RXA pin.
CLK	2	0	Clock — Continuous output clock signal at 16 times the highest selected transmit or receive baud rate.
OSC1 OSC2	15 16		Oscillator 1 and 2 — Input connections for external 4.4336 MHz crystal. See Table 2 for list of crystal manufacturers. If an external clock input is provided, then the OSC1 pin is left open and the clock is connected to the OSC2 pin.
RXA	4	Ι	Receive Analog — This input is referenced to an internal voltage and must be ac coupled.
RXB	7	I	Receive Bias Adjust — This input sets the threshold level of the slicer that allows the bias distortion on the RXD pin to be minimized. Refer to Description of the Receive Bias Adjustment paragraph.
RXD	8	0	Receive Digital Output — Outputs the demodulated receive data in positive logic, i.e., a mark is indicated by a high level and a space is indicated by a low level. The RXD output pin will remain high if there is no analog input on the RXA pin.
TRS	5	I	Transmit/Receive Standard Select Input — This pin along with TXR1 and TXR2 select the standard and mode to be used. See Table 1.
TXD	14	Ι	Transmit Digital — Digital input to the modulator in positive logic, i.e., a mark is indicated by a high level and a space is indicated by a low level. The data can be accepted at any rate from zero up to the selected baud rate and may be totally asynchronous.
TXR1 TXR2	13 12		Transmit Rate 1 and 2 $-$ These signals along with TRS set the standard and mode to be used. See Table 1.
V <sub>DD</sub>	1		Positive supply voltage — 5 volts nominal.

**Table 1. Pinout Description** 



NC-No internal connection





Δ



FC

420

FC

1500

FREQUENCY -Hz



## Modes of Operation of the TCM3105

FREQUENCY -Hz

1700

FC

420

The TCM3105 is an FSK type modem that is designed to implement the Bell 202 and CCITT V.23 Standards (see Figure 3), which define mark and space frequencies, and the maximum data rate that can be transmitted for a given mark/space pair.

The TCM3105 can be placed into a given mode of operation by applying the proper signals to the TRS (Transmit/Receive Status) and the TXR1 and TXR2 (Transmit Rates 1 and 2) input pins. The various modes of operation for the modems are summarized in Table 2. The CLK signal pin operates at a clock frequency of 16 times that of the selected receive or transmit bit rate, whichever is higher.

Standard	TRS	TXR1	TXR2	Transmit Bit Rate (Bit/s)	Receive Bit Rate (Bit/s)	Transmit Freq (Hz)	Receive Freq (Hz)	Clock (kHz)
	0	0	0	1200	1200	M 1300 S 2100	M 1300 S 2100	19.11
	1	0	0	1200	75	M 1300 S 2100	M 390 S 450	19.11
	0	0	1	600	75	M 1300 S 1700	M 390 S 450	9.56
CCITT V.23	1	0	1	600	600	M 1300 S 1700	M 1300 S 1700	9.56
	0	1	0	75	1200	M 390 S 450	M 1300 S 2100	19.11
	1	1	0	75	600	M 390 S 450	M 1300 S 1700	9.56
	0	1	1	75	75	M 390 S 450	M 390 S 450	1.19
BELL 202	CLK	0	0	1200	1200	M 1200 S 2200	M 1200 S 2200	19.11
	CLK/8	0	1	1200	150	M 1200 S 2200	M 387 S 487	19.11
	CLK/8	0	1	1200	5	M 1200 S 2200	M 387 S 0	19.11
	CLK	1	0	150	1200	M 387 S 487	M 1200 S 2200	19.11
	CLK	1	1	150	150	M 387 S 487	M 387 S 487	2.39
	*	1	*	5	1200	M 387 S 0	M 1200 S 2200	19.11
	1	1	1	Transmit Disabled	1200	Transmit Disabled	M 1200 S 2200	19.11

Table 2. TCM3105 Modes of Operation

\*In this mode, the modulation is controlled by the TRS and TXR2 inputs, TXD is set to 1.

If TRS = CLK & TXR2 = 0, then TXA = 387 HzIf TRS = 1 & TXR2 = 1, then TXA = 0 Hz

## Architectural Description of the TCM3105

The modem has four main functional blocks: a transmitter, a receiver, a carrier detector, and timing and control (see Figure 4).



Figure 4. TCM3105 Functional Block Diagram

4-11



## Transmitter

The transmitter consists of a phase-coherent FSK modulator with a transmit filter and transmit amplifier. The modulator is a programmable frequency synthesizer that obtains the required output frequencies for the modem by dividing the 4.4336 MHz master clock. The division ratio is set by the states of the TXD (Transmit Digital), TXR1, TXR2 and TRS inputs (see Table 2). The transmit filter consists of a switched-capacitor filter stage and a continuous-time filter stage. The switched-capacitor filter samples at a rate dependent upon the transmit frequency selected. This arrangement offers the optimum rejection of out-of-band terms, regardless of the transmit frequency. The continuous-time filter is a second-order Bessel function filter that rejects the clock feedthrough from the switched capacitor filter. The analog output (TXA) pin of the modem is dc biased at approximately 50% of the supply voltage and should be coupled to the two-to-four-wire converter. The overall transmit gain is adjustable within the two-to-four-wire converter.

## Receiver

The receiver section consists of an antialiasing prefilter, receive amplifier, receive filter, compromise line equalizer, limiter, demodulator, post demodulator filter, and slicer.

The antialiasing prefilter is a continuous-time low-pass filter that prevents aliasing of high frequency components and sets the band limits of the input signal.

The receive amplifier is part of the receive filter. The receive filter is an elliptic switched-capacitor design, composed of three sections. The first section is a filter that has a high discrimination against the transmit frequencies. The second section is a bandpass filter that includes an automatic gain control function to regulate the amplitude of the signal to the slicer. The last stage is a low-pass filter that attenuates high frequency interference. Overall, the receive filter attenuates broadband interference and removes out-of-band energy that would interfere with demodulation.

The compromise line equalizer is a switched-capacitor equalizer that compensates for the group delay distortion of the receive filter and telephone network. The output of the equalizer is converted to a square wave by a hard limiter.

The demodulator is a conventional monostable multivibrator configured to trigger on the rising and falling edges of the limiter output. The output of the demodulator is a train of fixed-length pulses at a frequency equal to twice that of the received analog signal. Thus, the dc component of this signal is proportional to the frequency of the received signal.

The post demodulator filter is a switched-capacitor low-pass filter that extracts the dc component from the output of the demodulator.

The final stage of the receiver is a slicer that has an externally adjusted reference voltage applied to the RXB (Receive Bias) pin. The RXB reference voltage is necessary to compensate for offsets introduced in the switched-capacitor circuitry. The output of the slicer is the RXD (Receive Digital) pin. The RXB reference voltage need not be readjusted when changing modes of operation, as the modem compensates internally.

## **Carrier Detector**

The carrier detector section consists of an in-band energy detector and a digital delay. The energy detector measures the total energy level at the output of the receive filter and compares this level to a bias level that is set at the CDL (Carrier Detect Level) output pin. The CDT (Carrier Detect) pin is a logic high in the presence of a carrier.

A degree of protection against false output, due to brief signal dropouts, is present. The energy detector is buffered by a short time delay qualifier before the carrier detect signal is sent through to the CDT pin. In addition, the detector exhibits approximately 4 dB of hysteresis to prevent output oscillation.

## **Timing and Control**

The timing is controlled by an external 4.4336 MHz crystal oscillator. Refer to Table 3 for a list of suggested crystal manufacturers. From this master frequency, the timing section generates all the clock control signals and supplies the CLK output signal.

Manufacturer	CL	Tolerance	Comments
Midland-Ross PH. 414-763-3591	20 pF	±0.005% @25°C	Stock Number C 1721N Part Number MPC 18 Requires a 27 pF capacitor from each leg to ground
CTS Knights PH. 815-786-8411	20 pF	±0.005%	Part Number R 1335-5BA4433619 Requires a 27 pF capacitor from each leg to ground
Erie Frequency Control PH. 717-249-2232	30 pF	±0.005%	Part Number L 01-0096-004433618 Requires a 50 pF capacitor from each leg to ground
Seiko Instruments PH. 213-530-8777	15 pF	±0.005%	No Part Number Available Requires a 15 pF capacitor from each leg to ground

Table 3. 4.4336 MHz Crystal Manufacturers

## **Description of the Interface Line**

## FCC REGISTRATION

The Federal Communications Commission (FCC) has imposed certain restrictions on terminal equipment, including modems, that is connected to the telephone network. FCC Part 68 documents these requirements, which include the following limitations: leakage current, hazardous voltage, signal power, and on-hook impedance. Any device connected to the telephone network must conform to these requirements and be assigned an FCC registration number. The primary interest to modem designers is the hazardous voltage requirements and leakage current limitations. The most practical way to meet the FCC requirements is to electrically isolate the modem from the telephone network with a transformer. This is the most widely accepted method for interfacing direct-connect modems to the telephone network. Preassembled direct connect devices that perform the modem-to-telephone network interface are available. These devices have typically been assigned an FCC registration number and they include many features such as line powering, ring detection and regulation of loop current. One manufacturer of such products is Cermetek Microelectronics.

FCC registration is not required when the modem is acoustically coupled to the telephone network through a telephone handset. However, this method presents serious drawbacks because telephone sets have very different frequency responses, which make high performance acoustically-coupled modems difficult to design.

## **TWO-TO-FOUR WIRE CONVERTER OPERATION**

The two-to-four-wire converter is part of a typical telephone network interface (see Figure 5). This circuit is necessary to interface the two separate digital channels (transmit and receive) to the single-pair telephone network. A simplified two-to-four-wire converter is shown in Figure 6. This is one of several possible solutions.

To understand how the converter operates, the signal is traced from the transmit input to the receive output. A signal entering the transmit node is buffered by U1A and the output signal is placed across an effective load of  $Z_T + Z_L$  in parallel with  $Z_T' + Z_L'$ . The signal across  $Z_L$  is then placed on the telephone network via a transformer. A signal being received from the telephone network is buffered by U1B and placed at the receive node. To reduce the amount of the transmit signal that appears at the receive node, U1B is used in the differential mode to cancel two transmit signals that are 180 degrees out of phase with one another. The two transmit signals appearing at U1B must be of comparable levels. By correctly selecting  $Z_T'$  and  $Z_L'$ , the transmit signals at U1B will be approximately of the same level.  $Z_T'$  and  $Z_L'$  should be selected to satisfy the following equation:

$$\frac{Z_{T}}{Z_{L}} = \frac{Z_{T}'}{Z_{L}'}$$

Note: The above equation does not have a restriction on the absolute magnitude of  $Z_T'$  and  $Z_L'$ , only on the ratio of the two. They are therefore scaled versions of the termination and line impedances. This scaling allows small capacitances and large resistances to be incorporated in the network.





4

4-15



Figure 6. Simplified Two-to-Four Wire Converter

## **Description of the Carrier Detect Adjustment**

The threshold of the carrier detect circuitry in a modem can be adjusted by an external voltage bias at the CDL pin. The minimum detected level is set between the limits of -55 dBm to -35 dBm. A plot of the threshold versus the bias at the CDL pin is shown in Figure 7. The procedure for adjusting CDL is as follows:

- 1. Apply 4 V to the CDL pin.
- 2. Place the correct inputs to pins TXR1, TXR2, and TRS so that the TCM3105 is in the desired mode. Refer to Table 2.
- 3. Apply an ac-coupled, sinusoidal signal to the RXA pin at a frequency between the mark and space frequencies for the mode selected. The amplitude of this signal is set to the lowest signal level that is desired for the modem to detect. A nominal signal level is -44 dBm.
- 4. The CDT pin should be low.
- 5. Decrease the voltage at the CDL pin until the voltage at the CDT pin becomes high.
- Note: The TCM3105 has a carrier detect delay of 20 ms to 80 ms depending on the receive rate selected. A wait for this delay to time out is required before the CDT pin is monitored.
- 6. The carrier detect level adjustment is now set.



Figure 7. CDL Bias Level vs Carrier Detect Threshold

## **Description of the Receive Bias Adjustment**

An adjustment of the bias voltage at the RXB pin is required to minimize the bias distortion of the demodulated receive signal at the RXD pin. The bias voltage applied to the RXB pin is used by the slicer to set an internal threshold. A plot of the bias distortion of the RXD signal versus the bias level at the RXB pin is shown in Figure 8. The receive bias can be adjusted by one of two methods.

## Method 1

- 1. Apply the desired signals to pins TXR1, TXR2, and TRS to set the modem in the 1200 baud transmit/1200 baud receive half-duplex mode (for either CCITT V.23 or Bell 202 Standards).
- 2. Set the modem in the loopback mode (as shown in Figure 9). The attenuator ensures that the analog signal from the TXA pin to the RXB pin is less than 0.78 V peak to peak.
- 3. Apply a ground to  $V_{DD}$  and a 600 Hz square wave to the TXD pin.
- 4. Monitor the RXD pin with an oscilloscope and adjust the voltage at the RXB pin until the output signal at the RXD pin has a 50% duty cycle.



Figure 8. RXB Bias Level vs RXD Bias Distortion



Figure 9. Loopback Circuit Diagram

## Method 2

- 1. Apply the desired signals to pins TXR1, TXR2, and TRS to set the TCM3105 in any proper mode.
- 2. Apply a signal with an amplitude of less than 0.78 V peak to peak to the RXA pin. The frequency of the input signal should be exactly in the middle of the mark and space frequencies for the mode selected.

For example, if the Bell 202 1200 baud receive mode is selected, the signal should then have a frequency of 1700 Hz which is the center of the mark frequency of 1200 Hz and the space frequency of 2200 Hz.

3. Apply 3.5 V to the RXB pin, and the RXD pin should exhibit a mark (or high).

Reduce the voltage at the RXB pin until RXD pin exhibits a low (space), then increase the voltage at the RXB pin until the RXD pin exhibits a high (mark). The bias at the RDX pin is now set.

Either method will correctly set the bias required for the RXB pin to minimize the bias distortion. Once the adjustment has been set for one particular mode of operation, no further adjustment should be necessary for the remaining modes. The bias distortion should not vary with the baud rate.

## **Output Jitter Measurement**

To measure the demodulated receive output data jitter at the RXD pin, it is necessary to set the modem into a loopback mode (see Figure 9). Apply the proper signals to pins TRS, TXR1, and TXR2 to place the modem in the 1200 baud transmit/1200 baud receive half duplex mode (for either CCITT V.23 or Bell 202). Apply a ground to V<sub>DD</sub> and a 600 Hz square wave to the TXD pin. With an oscilloscope (set for leading edge triggered) look at the signal at the RXD pin. It should appear as illustrated in Figure 10. The jitter of the output is the difference between  $T_{max}$  and  $T_{min}$ .

Notes: A. Section VII must be accomplished before the jitter measurement.

B. 4.4336 MHz is from a 4.43361875 MHz crystal (European color burst crystal).



Figure 10. Jitter Timing Diagram
## Conclusion

The TCM3105 Modem is a simple solution for many medium-speed data communications systems. On a single chip, there is a FSK modulator/demodulator with all the necessary filtering and equalization to provide full asynchronous operation up to 1200 baud. A complete data communications solution with the TCM3105 can be implemented with a minimal amount of design effort and chip count. The low-power consumption (40 mW typ) and the extended operating temperature range (-40 °C to 85 °C for the JE suffix) make the TCM3105 ideal for battery operated equipment that must withstand a harsh environment. Refer to the TCM3105 data sheet for detailed specifications.

# TCM2203 Line Interface Circuit and TCM2222 HDB3/AMI Encoder/Decoder

Charles L. Wray, MTS Telecommunications Applications Engineer Linear Products Division



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes in the devices or the device specifications identified in this publication without notice. TI advises its customers to obtain the latest version of device specifications to verify, before placing orders, that the information being relied upon by the customer is current.

TI warrants performance of its semiconductor products to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems such testing necessary to support this warranty. Unless mandated by government requirements, specific testing of all parameters of each device is not necessarily performed.

In the absence of written agreement to the contrary, TI assumes no liability for TI applications assistance, customer's product design, or infringement of patents or copyrights of third parties by or arising from use of semiconductor devices described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor devices might be or are used.

Copyright © 1986, Texas Instruments Incorporated

## Contents

Title	Page
TRODUCTION	4-25
IEORY OF OPERATION	4-26
Transmitter	4-26
Receiver	4-26
Signal Restoration	4-26
Data Detection	4-29
Clock Recovery	4-29
STEM DESIGN	4-29
Transmitter Circuit	4-29
Receiver Circuit	4-29
Line Transformer	4-31
ALBO Filter	4-31
Preamplifier	4-33
Equalizer	4-33
Peak Detector	4-34
Mute Output	4-34
Clock Recovery	4-34
T1 Board Adjustment Procedure	4-34
JMMARY	4-35
FERENCES	4-35

Application Reports

## List of Illustrations

Figure	Title	Page
1	Data Transmission System Block Diagram	4-25
2	Normalized Power Spectral Density	4-26
3	Data Encoding Formats	4-26
4	Transmitter Circuit Diagram	4-27
5	Transmit Timing Diagram	4-27
6	Typical Transmission Line Transfer Characteristics	4-27
7	Line Build-Out Transfer Function	4-27
8	Receiver Block Diagram	4-28
9	Receive Signal Eye Diagram	4-31
10	T1 System Block Diagram	4-31
11	T1 Circuit Schematic	4-32
12	Output Pulse Requirements	4-33
13	Filter Responses	4-34

#### INTRODUCTION

Texas Instruments TCM2203 Line Interface Circuit is designed to interface Pulse Code Modulated (PCM) data between a digital transcoder such as the Texas Instruments TCM2222 and a transmission line. The TCM2203 can transmit and receive data at rates up to 3 megabits per second using four wires (two twisted pairs).

The TCM2203 is designed to meet the requirements for AT&T T1 data transmission of 1.544 megabits per second<sup>1</sup> as well as the CCITT counterpart of 2.048 megabits per second. The TCM2203 is not limited to these requirements and can be used in custom designs at frequencies up to 3 megabits per second. The TCM2203 can be used for applications such as the Integrated Services Digital Network (ISDN) primary access rate (23B channels + one D channel) of 1.544 megabits per second.

The TCM2203 line interface circuit<sup>2</sup> consists of two separate sections. The transmit section uses encoded digital data and clock information to produce bipolar Return to Zero (RZ) pulses on a transmission line. The receive section takes bipolar RZ pulses which have been attenuated by a transmission line, restores the signal and recovers both the encoded data and clock information. A transcoder is used to produce the encoding and decoding required between a Non Return to Zero (NRZ) bit serial data stream and the line interface circuit. Figure 1 is a block diagram showing a typical implementation using the TCM2203 line interface and the TCM2222 transcoder.<sup>3</sup> The TCM2222 performs three functions: encoding, decoding, and signal monitoring.

The T1 Carrier uses Alternate Mark Inversion (AMI) coding. This scheme transmits alternate polarity pulses for successive logic high signals. No pulse is transmitted for a logic low. AMI coding offers two advantages; no dc signal content allowing transformer coupling, and the primary signal component at one-half the data rate allowing a reduced system bandwidth. This is illustrated by the Normalized Power Spectral Density detail shown in Figure 2.

The inherent flaw of AMI coding is the inability of the receiver to maintain clock integrity when a long string of continuous zeros is transmitted. To avoid this problem AT&T limits the number of consecutive zeros to 15. The problem can also be eliminated by using a coding scheme which sends a violation code (consecutive pulses of the same polarity) to represent a specific series of zeros. European systems use High-Density Bipolar Three-line substitution coding (HDB3), and Bipolar with Eight-Zero Substitution coding (B8ZS) is planned for implementation in the U.S. Figure 3 illustrates AMI, HDB3, and B8ZS coding. The TCM2203 is compatible with each of these schemes.



Figure 1. Data Transmission System Block Diagram

4



Figure 2. Normalized Power Spectral Density



NOTES: 1. In the HDB3(1) signal, the previous violation bit was negative. In the HDB3(2) signal, the previous violation bit was positive.

- 2. In B8ZS(1), the last pulse prior to the violation bit was positive. In B8ZS(2), the last pulse was negative.
- 3. V is a violation bit.
- 4. S is a stuffing bit.

Figure 3. Data Encoding Formats

#### THEORY OF OPERATION

#### Transmitter

The TCM2203 transmitter converts the digital data and clock signals from the transcoder to bipolar current pulses.

The transmitter section schematic is shown in Figure 4. Three signals comprise the transmit data input to the TCM2203; TX DATA IN X, TX DATA IN Y, and TX CLK IN. The data input signals are fed to two separate NOR gates. The other input to each gate is TX CLK IN. The output of each NOR gate feeds the base of a transistor. The collectors are outputs from the TCM2203 (LINE OUT X and LINE OUT Y). Whenever TX CLK IN is logic low and either TX DATA IN X or TX DATA IN Y is logic low, one of the transistors will be turned on (Figure 5). When either of the output transistors is turned on current will flow in one-half of the line output transformer causes either a positive or a negative pulse to be induced on the secondary.

#### Receiver

The receiver section of the TCM2203 performs signal restoration, data detection, and clock recovery.

#### Signal Restoration

Figure 6 describes the typical transmission line transfer function variation with line length. As length increases, the overall attenuation increases due to the resistive component of the line impedance. In addition to this flat attenuation, there is a frequency dependent attenuation that varies with line length. The frequency dependent attenuation is caused by the increased reactive component (primarily capacitive) of the line impedance at longer lengths. The transmitted signal is also distorted by reflections due to mismatches in line termination. The resulting amplitude and frequency distortion degrades the data and increases the error rate. Signal restoration is accomplished by using a filter network to provide a complimentary transfer function which, when combined with the transmission line transfer function, will provide a flat frequency response over the portion of the spectrum where the signal energy is concentrated. The attenuation for a transmission line and the required complimentary transfer function is given in Figure 7. The TCM2203 can implement a network and feedback system which automatically varies the complimentary transfer function, thereby accommodating variations in the transmission line. This is called an Automatic Line Build-Out (ALBO).



Figure 4. Transmitter Circuit Diagram



Figure 5. Transmit Timing Diagram





The TCM2203 ALBO is based on the assumption that the transmitted signal has a constant amplitude at the transmitter and that the amplitude of the signal at the receiver can be used to predict the transmission line transfer function.



Figure 7. Line Build-Out Transfer Function

The information derived from the signal amplitude can then be used to control the shape of the complimentary transfer function used to restore the signal.

The TCM2203 ALBO system (Figure 8) operates as follows:

- The received signal after passing through the filter network is input to an amplifier and phase splitter (pin 14). The phase splitter outputs are peak detected and stored on two capacitors (pins 15 & 16).
- 2. The stored peak values are averaged and the resulting signal is fed to a transconductance amplifier.
- 3. The output current from the transconductance amplifier is fed to two diode strings. The diode strings serve as variable dynamic resistances. The diode string outputs (ALBO1 & ALBO2) are used to control the transfer function of the filter circuits.

Δ



4

Application Reports

Figure 8. Receiver Block Diagram

The TCM2203 receiver section provides two amplifiers (6 dB fixed gain buffer and 48 dB adjustable gain preamplifier) in addition to the two ALBO pins which can be used to construct the signal restoration circuit.

#### **Data Detection**

The data detection circuit (see Figure 8) operates as follows:

- 1. The signals from the phase splitter amplifier are fed to two comparators.
- The signals are compared to one-half of the stored peak values. The comparator outputs are then latched in two flip-flops using the extracted clock signal.
- 3. The two flip-flop complements, (RXD + OUT and RXD OUT), are brought out on pins 23 and 21.

The two data signals RXD + OUT and RXD - OUT are sent with the recovered clock RX CLOCK OUT to a transcoder for decoding and error detection.

#### **Clock Recovery**

The TCM2203 clock recovery circuit is a low-Q circuit using a tuned LC network. The low Q circuit is used to minimize false clocks due to noise. Clock recovery is accomplished as follows:

- The data signals from the phase splitter are combined to produce a full wave rectified signal. The rectified signal is compared to the clock threshold which is two-thirds the average of the stored peak signal values.
- That portion of the pulse which exceeds the clock threshold value is used to control a drive transistor. The open collector of the drive transistor (pin 1) is connected to the primary of the clock recovery transformer.
- The output transistor injects current pulses into the tuned primary circuit of the transformer. The tuned primary extracts the clock term from the current pulses.
- 4. The extracted clock signal is fed from the transformer secondary to pins 26 & 28 of the TCM2203. The sinewave is converted to a square wave with a 60 dB gain comparator. A phase-shifting capacitor connected to pins 2 and 3 optimizes the clock phase relative to the data.
- 5. The recovered clock is sent to the data detection circuit flip-flops, then buffered, and output on pin 22.

The eye diagram in Figure 9 indicates the signal thresholds for data and clock decisions.

#### SYSTEM DESIGN

The TCM2203 is capable of working with different data encoding formats and over a range of frequencies, however circuit design and component selection must be based on specific system parameters. The information in the following sections is based on the T1 Demonstration Circuit. Figure 10 is a block diagram showing the circuit consisting of two stages of ALBO plus a fixed equalizer. Figure 11 is the circuit schematic of the demonstration circuit. All of the circuit references and reference designators in the following descriptions are from the schematic in Figure 11. Table 1, T1 Demo Parts list follows the schematic in Figure 11.

#### **Transmitter Circuit**

The TCM2203 output drive transistors can sink 20 mA ( $I_{OL}$ ) with a saturation voltage of 1 V ( $V_{OL}$ ). R19 and C14 provide a filter and current limit for the output drive. The output transformer T2 is an AEI Magnetics Part No. 327-0044.<sup>4</sup> This transformer has a 2.71:1 turns ratio. The transformer must have a secondary inductance of more than 6 mH and a Q of less than 6, both measured at 1MHz in order to meet the output pulse requirements shown in Figure 12. Pulse timing is a function of the transformer design, reflected transmission line impedance, output driver current and system clock. The pulse amplitude is a function of the transformer sturation of the transformer turns ratio, output transistor saturation voltage ( $V_{OL}$ ), transmission line impedance, and power supply voltage.

#### **Receiver Circuit**

The receiver design consists of the input transformer and all of the filter components associated with signal restoration. The transfer function of the restoration circuit is the combination of two ALBO circuits, two amplifiers and the equalizer. Figure 13 shows the transfer functions of the Preamp, the equalizer, and a single ALBO stage at three different ALBO resistances (25 ohms, 430 ohms, and 10000 ohms).

The TCM2203 is a single supply voltage part and all of the analog signal inputs are internally biased. Capacitors must be used to couple the signals between the TCM2203 and the external filter components.

Tuble 1. II Demo Circuit I arts List	Table	1.	<b>T1</b>	Demo	Circuit	Parts	List
--------------------------------------	-------	----	-----------	------	---------	-------	------

ΩΤΥ	REFERENCE	DESCRIPTION
1	C1	1500 pF, 100 V, CERAMIC DISK CAPACITOR
3	C2-C4	0.1 µF, 50 V, CERAMIC DISK CAPACITOR
1	C5	1500 pF, 100 V, CERAMIC DISK CAPACITOR
3	C6-C7, C9	0.1 µF, 50 V, CERAMIC DISK CAPACITOR
-1	C8	10 µF, 25 V, TANTALUM ELECTROLYTIC CAPACITOR
2	C10, C18	100 pF 200 V, CERAMIC DISK CAPACITOR
2	C11, C12	0.1 µF 50 V, CERAMIC DISK CAPACITOR
1	C13	15-60 pF, VARIABLE CAPACITOR
3	C14-C16	0.1 µF 50 V, CERAMIC DISK CAPACITOR
1	C17	39 pF 200 V, CERAMIC DISK CAPACITOR
4	C19-C22	0.1 µF 50 V, CERAMIC DISK CAPACITOR
1	C23	100 µF 20 V, TANTALUM ELECTROLYTIC CAPACITOR
1	C24	1.0 μF, 50 V, CERAMIC DISK CAPACITOR
2	C25, C27	10 μF, 25 V, TANTALUM ELECTROLYTIC CAPACITOR
1	C26	0.1 μF, 50 V, CERAMIC DISK CAPACITOR
7	D1-D7	RED LED TIL-220
3	J1A, J1B, J2A,	BANANA JACK
3	J2B, J7A, J7B	BANANA JACK
4	J3-J6	PCB MOUNT BNC JACK
2	L1-L2	270 μH AXIAL LEAD INDUCTOR, NYTRONICS
1 -	L3	150 μH AXIAL LEAD INDUCTOR, NYTRONICS
2	R1, R22	130 Ω, 1/4 W, 1%, METAL FILM RESISTOR
2	R2, R7	1.2 kΩ, 1/4 W, 1%, METAL FILM RESISTOR
4	R3, R4, R8, R10	430 $\Omega$ , 1/4 W, 1%, METAL FILM RESISTOR
2	R5, R9	270 $\Omega$ , 1/4 W, 1%, METAL FILM RESISTOR
2	R6, R11	620 $\Omega$ , 1/4 W, 1%, METAL FILM RESISTOR
1	R12	2.0 kΩ, 1/4 W, 1%, METAL FILM RESISTOR
1	R13	62 k $\Omega$ , 1/4 W, 1%, METAL FILM RESISTOR
1	R14	4.2 kΩ, 1/4 W, 1%, METAL FILM RESISTOR
1	R15	510 $\Omega$ , 1/4 W, 1%, METAL FILM RESISTOR
1	R16	750 $\Omega$ , 1/4 W, 1%, METAL FILM RESISTOR
2	R17, R18	100 k $_{\Omega},$ 1/4 W, 5%, CARBON FILM RESISTOR
1	R19	47 $\Omega$ , 1/4 W, 5%, CARBON FILM RESISTOR
1	R20	1 kΩ, 1/4 W, 5%, CARBON FILM RESISTOR
1	R21	20 k $\Omega$ , 1/4 W, 1%, METAL FILM RESISTOR
1	R30	4.7 kΩ, 1/4 W, 5%, CARBON FILM RESISTOR
7	R23, R24, R25, R26	470 $\Omega$ , 1/4 W, 5%, CARBON FILM RESISTOR
	R27, R28, R29	
1	S1	4 POLE ST DIP SWITCH
1	T1	1:1 PULSE XFMR AIE MAGNETICS P.N. 327-0045
1	T2	2.71:1 PULSE XFMR AIE MAGNETICS P.N. 327-0044
1	Т3	3:2 PULSE XFMR AIE MAGNETICS P.N. 327-0049
1	01	TCM2203 LINE INTERFACE
1	02	TCM2222 AMI/HDB3 ENCODER/DECODER
1	U3	SN74HC04 HEX INVERTER



Figure 9. Receive Signal Eye Diagram



Figure 10. T1 System Block Diagram

#### Line Transformer

The receive transformer should have a 1:1 winding ratio with a primary inductance greater than 6 mH and a Q of less than 6 measured at 1 MHz. The AIE Magnetics Part No. 327-0045 meets these requirements.

#### **ALBO Filter**

The ALBO filter circuit must provide a transfer function which can be controlled with a variable resistance. The configuration chosen is a bridge T filter as originally described by H. W. Bode.<sup>6</sup> Two identical bridge T circuits are used in this implementation. The received signal is coupled directly to the first ALBO circuit consisting of R2-R6, C1 and L1. C3 couples the ALBO diode to the filter and C2 couples the ALBO filter output to the Buffer amplifier. The transfer function of this filter is plotted in Figure 13. The dynamic resistance RALBO of the ALBO diodes ranges from 25 ohms to 10K ohms typical. When RALBO=25 ohms, the attenuation increases with frequency; this occurs for a short transmission line (maximum received amplitude). When RALBO = 430 ohms, the attenuation is flat; this occurs at nominal line length. When RALBO = 10K ohms, the attenuation decreases with frequency; this occurs for long transmission lines. This single ALBO circuit has a dynamic range of 15 dB at one-half  $f_{clk}$ . The two ALBO circuits can provide a range of 30 dB. AT&T CB113 specifies performance with cable losses of 7.5 dB to 35 dB (27.5 dB dynamic range).

The first and second ALBO filters are isolated by the 6 dB buffer amplifier. The buffer output (pin 7) is coupled to the second ALBO circuit with C4. The use of two ALBO filters provides an advantage in filter performance, however this advantage is also accompanied by an overall increase in signal attenuation. Care must be exercised in both circuit design and in circuit board layout to prevent noise from being coupled into the data signal especially prior to the preamplifier. The 6 dB buffer has a low output impedance, however the load placed on the output should be greater than 600 ohms to minimize distortion.



Application Reports









#### Preamplifier

The preamplifier with adjustable gain compensates for signal loss due to transmission line and filter circuits. Resistor R13 sets the preamplifier gain and is chosen to provide a 480 mV peak-to-peak signal at pin 14 when the transmission line attenuation is maximum (35 dB).

#### Equalizer

The equalizer filter is located between the preamp output and pin 14. It is designed to accommodate the nominal length transmission line. The equalizer and ALBO filters combined transfer function should provide a flat attenuation to a frequency greater than one-half the data clock fclk (refer to Figures 7 and 13). Typically, the system response should be flat to at least 0/7 fclk. The equalizer filter response should be a peak with the peak at the resonant frequency f<sub>0</sub>. The response for frequencies below fo should be the complimentary function of the nominal transmission line. From Equation 1; fo is 1.29 MHz and from Equation 2; we can see that the filter peak is well above one-half f<sub>clk</sub>. Equation 3 describes the filter attenuation for frequencies below  $f_0/10$ . Equation 4 describes the attenuation at  $f_0$  and Equation 5 describes the attenuation above  $10F_0$ . The ratio of L and C determine the slope of the transfer function with the resistor values providing the attenuation levels.

$$f_0 = \frac{1}{2 \pi \sqrt{L_3 C_{10}}} = 1.29 \text{ MHz}$$

$$\frac{f_0}{f_{clk}} = \frac{1.29 \text{ MHz}}{1.544 \text{ MHz}} = 0.8$$

For  $f = \frac{f_0}{10}$ 

$$\frac{V_{out}}{V_{in}} \approx \frac{R16}{R16 + R14} \approx 0.152 \ (-16.4 \ dB)$$

For  $f = f_0$ 

$$\frac{V_{out}}{V_{in}} \approx \frac{R16}{R16 + R15} \approx 0.595 \ (-4.5 \ dB)$$

For  $f = 10f_0$ 

$$\frac{V_{out}}{V_{in}} \approx \frac{R16}{R16 + R14} \approx 0.152 \ (-16.4 \ dB) \tag{5}$$

(1)

(2)

(3)

(4)



Figure 13. Filter Responses

#### **Peak Detector**

Networks C20, R17, C21, and R18 are used to store the outputs from the peak detectors. The values of both networks should be the same. The time constants of these circuits determine how quickly the receiver can respond to changing signal conditions. The time constant of this network needs to be relatively long (typically 10 ms) compared to the received signal to prevent oscillation.

#### **Mute Output**

The MUTE circuit compares the averaged peak signal amplitudes to 33% of the nominal (480 mV peak-to-peak) amplitude. When the received signal falls below the 33% reference, the MUTE output transistor is turned off (logic high) to indicate loss of data signal. The peak detector circuit time constant determines the delay time between loss of received signal and the MUTE output. The current on this output should be limited to 1 mA.

#### **Clock Recovery**

The clock recovery circuit is an LC tuned circuit. The transformer T3 is designed to resonate at 1.544 mHz with a 150 pF capacitor across the primary. The capacitor should be a high quality capacitor with a low temperature coefficient. Resistor R21 is chosen to lower the circuit Q to between 80 and 100 in order to conform to the T1 specification; the transformer Q with the secondary open is approximately 190. Clock recovery circuit Q will directly influence clock jitter. Capacitor C13 adjusts the phase of the recovered clock relative to the data.

Transformer Design: The clock recovery transformer must be designed with minimum primary to secondary capacitance and with attention given to making both halves of the secondary winding symmetrical.

#### T1 Board Adjustment Procedure (see Figure 11) Adjustment:

- Connect a transmission line (maximum of three feet) between the LINE IN (J1) jack and the LINE OUT (J2) jack.
- 2. Connect 5 V to the J7A jack and 5 V return to the J7B jack.
- 3. Apply a 1.544 MHz TXCK to the CLK IN (J3) connector.
- 4. Apply a T1 carrier signal with an all "ones" data pattern to the DATA IN (J4) connector.
- 5. With the oscilloscope externally triggered on the T1 carrier word, adjust transformer T3 for the maximum peak-to-peak signal at TCM2203 U1 pin 28.
- 6. Change the carrier data pattern at J4 to a "one" followed by 15 "zeroes".
- 7. Trigger the oscilloscope on the RXCK waveform at TCM2203 U1 pin 22.
- Readjust transformer T3 the minimum amount necessary to minimize the jitter on RXCK at TCM2203 U1 pin 22.
- 9. Connect the oscilloscope probes to TCM2203 U1 pin 14 (AMPL IN) and U1 pin 22 (RXCK).
- 10. Retrigger the oscilloscope on the T1 carrier word.
- 11. Adjust C13 until the falling edge of RXCK coincides with the peak amplitude of the received data pulse at AMPL IN.

#### SUMMARY

The TCM2203 Line Interface Circuit along with the TCM2222 transcoder are excellent choices for designing PCM data transmission systems. The chip architecture is modular allowing for numerous system configurations. The circuit described uses two ALBO filters and an Equalizer. However, a single ALBO filter can be used alone or in conjunction with a resistive attenuator connected to the other ALBO pin. The adaptive data and clock thresholds provide excellent noise immunity and minimize clock jitter.

Circuit design should incorporate:

- 1. Adequate power supply decoupling.
- 2. Ground plane construction to minimize noise.
- 3. Physical isolation of the receive and transmit components.

This circuit involves both digital signals and high frequency ac signals. System design should also consider rf radiation restrictions.

#### REFERENCES

- AT&T, "High Capacity Digital Service Channel Interface Specification – PUB 624411" AT&T, 1983.
- Texas Instruments Incorporated, "TCM2203 Equipment Line Interface," *Telecommunications Circuits Data Book – SCTD001*, Texas Instruments Incorporated, pp 2-45.
- Texas Instruments Incorporated, "TCM2202, TCM2222 AMI/HDB3 Encoders/Decoders," *Telecommunications Circuits Data Book –* SCTD001, Texas Instruments Incorporated, pp 2-29.
- AIE Magnetics, "Applications Engineering Note T1 Carrier," AIE Magnetics, Vol. 13, 1985.
- AT&T, "Low Power T1 Line Repeater Compatability Specification — CB113," AT&T, 1978.
- 6. H.W. Bode, "Variable Equalizers," *Bell Systems Technical Journal*, Vol. 17, April 1938, pp 229-244.

4 Application Reports

# TISP Series Transient Suppressors

4



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes in the devices or the device specifications identified in this publication without notice. TI advises its customers to obtain the latest version of device specifications to verify, before placing orders, that the information being relied upon by the customer is current.

TI warrants performance of its semiconductor products to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems such testing necessary to support this warranty. Unless mandated by government requirements, specific testing of all parameters of each device is not necessarily performed.

In the absence of written agreement to the contrary, TI assumes no liability for TI applications assistance, customer's product design, or infringement of patents or copyrights of third parties by or arising from use of semiconductor devices described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor devices might be or are used.

Copyright © 1986, Texas Instruments Incorporated

# Contents

	Page
INTRODUCTION	4-41
BASIC CHARACTERISTICS CONSTRUCTION OPERATION EQUIVALENT MODEL MODEL ANALYSIS Definition of Symbols Voltage Below VZ Avalanche Region Breakover Regenerative Condition Negative Voltages	4-41 4-42 4-42 4-43 4-43 4-44 4-44 4-44 4-46 4-46
DEFINITION OF DC PARAMETERS DEVICE CHARACTERISTICS TISP1XXX TISP2XXX ON-HOOK CONDITIONS RINGING CONDITIONS Battery-Backed Ringing Ground-Backed Ringing Balanced Ringing TEST ACCESS MINOR TRANSIENTS SLIC ONLY PROTECTION HOLDING CURRENT I <sub>H</sub> .	4-47 4-47 4-48 4-49 4-50 4-50 4-51 4-52 4-53 4-54 4-54 4-54 4-55
AC LINE CONTACT CONDITIONS DESIGN CONSIDERATIONS CONFIGURATION THE PROTECTION NETWORK Fuses PTC Thermistors Transient Suppressor	4-56 4-57 4-58 4-59 4-59 4-61

4-39

# **Contents (Continued)**

AC GENERATOR	Page 4-62 4-62 4-64
SYSTEM EFFECTS OF GENERATOR PEAK VOLTAGE AMPLITUDE .	4-64
$\sqrt{2} \times V_{\text{GEN}} < V_{Z}$ , TISP2XXX and TISP3XXX Families	4-64
$\sqrt{2} \times V_{\text{GEN}} < V_{Z}$ , TISP1XXX Family	4-65
$\sqrt{2} \times V_{\text{GEN}} > V_{Z}$ , TISP2XXX and TISP3XXX Families	4-66
$\sqrt{2} \times V_{\text{GEN}} > V_{Z}$ , TISP1XXX Family	4-66
ANALYSIS OF FUSE PROTECTED SYSTEMS	4-66
ANALYSIS OF PTC PROTECTED SYSTEMS	4-68
SUMMARY	4-70
REFERENCES	4-71

# **List of Illustrations**

## Figure

## Title

Page

1	Typical Applications Circuits
2	Two Transistor Analogy of the Thyristor
3	Circuit Analogy for Avalanche Conditions 4-44
4	Circuit Analog for Breakover Conditions 4-45
5	Circuit Analog for Holding Current Condition 4-46
6	TISP1XXX Characteristics 4-47
7	TISP2XXX AC, BC, and AB Characteristic 4-48
8	TISP3XXX Characteristics 4-49
9	Battery-Backed Ringing Circuit 4-51
10	Ground-Backed Ringing Circuit
11	Balanced Ringing Circuit 4-53
12	SLIC Only Protection Circuit 4-54
13	TISP2290 Normalized Holding Current Versus Junction Temperature 4-56
14	AC Line Contact Testing 4-58
15	Protection Network
16	Typical Fusing Characteristic 4-59
17	PTC Resistance Versus Temperature 4-60
18	PTC AC Resistance Locus Versus Temperature 4-61
19	Voltage Generator Load Line and Waveforms 4-62
20	TISP2XXX and TISP3XXX AC Line Contact Conditions 4-65
21	TISP1XXX AC Line Contact Conditions 4-66
22	RMS Current Versus Time for Fuse Protection 4-67
23	RMS Current Versus Generator Resistance 4-68
24	RMS Current Versus PTC Resistance 4-69
25	RMS Current Versus Average Suppressor Power 4-70

## Introduction

The rapid growth of the semiconductor content in telephone systems has dramatically altered the kind of protection required against such hazards as lightning and accidental connection to ac lines. Protection methods developed for the previous generation of exchange interfaces and subscriber sets are no longer adequate. New protection devices must offer faster response, well defined voltage levels, reliable operation, and no interference with normal system operation.

Texas Instruments has developed three families of transient suppressors that cover the most common subscriber line interface circuit (SLIC) configurations. These bidirectional devices provide shunt protection against transient static voltages between the wires of an exchange pair or from either wire to ground. In addition, they are capable of providing protection against damage from induction from, or even accidental connection to, some kinds of ac sources.

This report describes the important characteristics of the TISP1XXX, TISP2XXX, and TISP3XXX families of transient suppressors, defines the dc parameters, and discusses the various system stresses under ac line contact testing.

## **Basic Characteristics**

## Construction

The successful and reliable operation of any protection system depends to a large extent on the design and fabrication of the components used. The active part of the TISP transient suppressor is a silicon chip structured with alternate layers of P and N type material. The chip is fabricated using Texas Instruments Ion-Implanted Planar (I2P) process which permits precise control of the electrical characteristics, extremely stable parameters, and the monolithic integration of two bidirectional suppressors on a single chip.

The chip's back surface has a multimetal system deposited on it to ensure good contacting and solderability. In assembly, the back is soldered to a plated copper tab which acts as the common connection for the two suppressors and provides a thermal path for heat losses to the external ambient. Two soldered connections are made to the chip's top surface metallization pattern to bring out the active suppressor leads. A third central lead is soldered and keyed to the copper tab to provide the common connection. All the leads are formed from punched and plated 0,38 mm copper strip. The chip is protected against mechanical and environmental damage by a nonflammable plastic cap which is filled with epoxy.

## Operation

The TISP series of shunt protectors are breakover-voltage-triggered, highholding-current, bidirectional devices (Figure 1). Voltage transients are initially clipped by avalanche action until the protector current rises to the breakover level, which causes the device to trigger to the "on" state. Spurious triggering is avoided by ensuring the breakover current is greater than 150 mA and the dv/dt rating is better than 5 kV/ $\mu$ s. After breakover, the protector's low voltage condition allows it to sink very large currents without incurring the temperature and voltage rise of conventional "zener" protectors. A high holding current, which is greater than 150 mA at 25°C and 100 mA at 70°C, avoids system dc latch-up as the transient subsides.



Figure 1. Typical Applications Circuit

The high thermal mass of the TO-220 package copper tab strongly contributes to the device protection performance with short- and medium-duration transients. Longterm transients, such as shorts to outside voltage supplies, can be protected against by the use of fuses or positive temperature coefficient (PTC) thermistors to terminate or reduce the fault current.

Under normal operating conditions, the TISP series presents negligible loading on the telephone line due to its very low leakage planar construction and precise avalanche voltage.

## **Equivalent Model**

Each protector section consists of two opposing thyristors connected in parallel to give bidirectional operation. It is sufficient to analyze only one thyristor in the appropriate polarity as the two thyristors are almost symmetrical in structure. Figure 2 shows how the PNPN thyristor structure can be segmented into a PNP transistor, T2, and an NPN transistor, T1, with a common collector-base junction. Triggering occurs by collector-base junction avalanche breakdown depicted in the equivalent circuit by zener diode Z1 and the normal slope resistance R2. The thyristor's P gate region is shorted by the cathode metallization to produce a low-value resistance, the equivalent shown as resistors R1 and R3 across the NPN transistor's base-emitter junction to give the thyristor its high holding current.





## **Model Analysis**

This analysis is extremely simplistic and is only intended to provide an overview of the device's operation to enable designers to estimate how it will interact with system voltage and current conditions.

## **Definition of Symbols**

- VBE1 Transistor, T1, base-emitter voltage
- VBE2 Transistor, T2, base-emitter voltage
- VZ Zener diode avalanche voltage
- $\alpha_1$  Transistor, T1, alpha current gain
- $\alpha_2$  Transistor, T2, alpha current gain

### Voltages Below V7

As the voltage is increased from zero, the only current flowing will be due to junction and surface leakage, which will be very small. Data sheet measurements of leakage are performed at the typical dc voltage level of -50 V.

## **Avalanche Region**

When the applied voltage exceeds  $V_Z + V_{BE2}$ , the thyristor will start to conduct. The onset of the avalanche region is defined as the voltage developed across the suppressor at a current level of 1 mA. At a current level of Ix, the terminal voltage, Vx. in Figure 3 will be:

 $V_X = V_{BE2} + V_7 + I_X(R_2 + R_3)(1 - \alpha_2) + R_3I_X\alpha_2$ 

giving

$$V_X = V_{BE2} + V_Z + I_X[R3 + R2(1 - \alpha_2)]$$

Differentiating this with respect to  $I_X$  gives the avalanche slope resistance,  $R_A$ , which is:

 $R_A = R_3 + R_2(1 - \alpha_2)$ 



Figure 3. Circuit Analogy for Avalanche Condition

Experienced transistor users might have expected the PNP transistor, T2, to avalanche initially at BVBE2 + BVCBO2, breaking back to BVCEO as the current increased. In practice, this effect is negligible, because to block in the negative direction transistor T2 must be implemented with a low gain,  $\alpha_2$ , which results in the two breakdown voltages being almost equal.

## Breakover

The avalanche characteristic terminates with the regenerative turn-on of transistors T1 and T2. This initiates when the voltage drop across resistors R1 and R3 in Figure 4 reaches VBE1 at a current level of IBO.

Thus:

$$V_{BE1} = I_{BO}R3 + I_{BO}\alpha_2R1$$

giving

$$I_{BO} = \frac{V_{BE1}}{R3 + \alpha_2 R1}$$



Figure 4. Circuit Analogy for Breakover Condition

The breakover voltage level,  $V_{BO}$ , will be the value of  $V_X$  when  $I_X = I_{BO}$ . Substituting and simplifying gives:

$$V_{BO} = V_{BE2} + V_Z + \frac{V_{BE1}[R3 + R2(1 - \alpha_2)]}{R3 + \alpha_2 R1}$$

The above equation predicts the voltage excursion from initial avalanche to breakover will be:

$$\frac{\mathrm{V}_{\mathrm{BE1}}[\mathrm{R3}+\mathrm{R2}(1-\alpha_2)]}{\mathrm{R3}+\alpha_2\mathrm{R1}}$$

When the suppressor triggers "on", its current will greatly increase, ensuring that regeneration is maintained. Consider a voltage source,  $V_S$ , and internal resistance,  $R_S$ , at breakover.

$$V_S = V_{BO} + I_{BO}R_S$$

Neglecting the thyristor "on" voltage drop, the crowbar current, ITM, will be:

$$I_{TM} = \frac{V_S}{R_S} = I_{BO} + \frac{V_{BO}}{R_S}$$

This is the initial crowbar current. In cases where VS is time variant, much higher current values can be achieved later in the suppression cycle. The 5 A "on" voltage level is specified as 3 V maximum for TISP series devices.

#### **Regenerative Condition**

After breakover has occurred, the transistors will remain in conduction until the current drops to a critical value called the holding current, I<sub>H</sub>, whereupon regeneration stops and the transistor pair delatches. If the system continues to supply current with sufficient voltage compliance, the voltage will rise until it is limited by the avalanche characteristic. The base current available to drive transistor T1 in Figure 5 is:

$$\alpha_2 I_{\rm H} - \frac{V_{\rm BE1}}{R1 + R3}$$



Figure 5. Circuit Analogy for Holding Current Condition

Its base current requirement to maintain regeneration is:

$$\frac{\mathrm{I}_{\mathrm{H}}(1-\alpha_2)(1-\alpha_1)}{\alpha_1}$$

When these two values are equal, regeneration is just maintained. Setting these two equations equal and simplifying gives:

$$I_{\rm H} = \left(\frac{V_{\rm BE1}}{R1 + R3}\right) \left(\frac{\alpha_1}{\alpha_1 + \alpha_2 - 1}\right)$$

Because the alpha current gain of the NPN transistor, T1, will be close to unity, the holding current equation may be approximated to:

$$I_{\rm H} = \frac{V_{\rm BE1}}{(R1 + R3)\alpha_2}$$

#### **Negative Voltages**

Reverse voltages are blocked by the reverse biased base-emitter junction of PNP transistor, T2, and the only current flowing will be due to junction and surface leakage.

4

The reverse breakdown voltage of the base-emitter junction is designed to be higher than the breakover voltage so that the opposing thyristor limits the voltage in the negative polarity.

## **Definition of DC Parameters**

## **Device Characteristics**

The two outer TO-220 package leads, each connected to a line wire, are termed A and B. The center lead, termed C, is the ground connection. Thus, wire-to-ground voltages are  $V_{AC}$  and  $V_{BC}$ , and the wire-to-wire voltage is  $V_{AB}$ .

## TISP1XXX

Figure 6(a) shows the wire-to-ground characteristics of the TISP1XXX family of suppressors. For positive voltages, the devices have a forward biased diode characteristic. The negative characteristic is that of a voltage-triggered thyristor. For this report, the relevant measurement points on this characteristic are:

- $I_D$  The leakage current at the test voltage  $V_D$
- $V_Z$  The initial clipping or avalanche voltage measured at 1 mA.
- IBO The current level (pulsed) at which the device triggers to the "on" state.
- I<sub>H</sub> The current at which the device triggers back to the "off" state.



Figure 6. TISP1XXX Characteristics



## Figure 6. TISP1XXX Characteristics

Figure 6(b) shows the wire-to-wire, symmetrical, voltage-triggered thyristor characteristic of the TISP1XXX family. These devices start to clip wire-to-wire and negative wire-to-ground voltages at  $V_Z$ .

### TISP2XXX

Figure 7 shows the symmetrical, voltage-triggered thyristor characteristic of the TISP2XXX family of suppressors. At the current levels being considered, there is little



Figure 7. TISP2XXX AC, BC, and AB Characteristics

difference between the wire-to-ground and the wire-to-wire characteristics. Thus, these devices start to clip both wire-to-ground and wire-to-wire voltages at VZ.

## TISP3XXX

Figure 8(a) shows the wire-to-ground, symmetrical, voltage-triggered thyristor characteristic of the TISP3XXX family of transient suppressors. In this respect, it is the same as the TISP2XXX family. The difference between the two families occurs in the



Figure 8. TISP3XXX Characteristics

wire-to-wire characteristic. Figure 8(b) shows the TISP3XXX devices start to clip wireto-wire voltages at 2VZ. Although the suppressors are monolithically integrated into a single chip, the TISP3XXX devices provide the same functionality as two bidrectional single-wire suppressor chips with a common ground connection.

## **On-Hook Conditions**

When the telephone is on hook, its dc line loading is negligible. Typically, one wire of the line would be close to ground potential and the other wire would be at the line driving source potential, normally about -50 V (the exchange battery).

Under these conditions, the dc line loading is limited to a current value which will not activate the dc off-hook detection circuit. Loading values of several mA are often permissible, and it would be reasonable to allow 20% of this for suppressor leakage under worst case conditions, e.g., 0.5 mA.

The suppressor leakage current increases with temperature, and its value is the sum of surface and bulk leakages. The significance of any particular component will depend on the temperature and the family being considered. Under normal conditions, the device junction will be almost the same as the local ambient. The example given of 0.5 mA and 50 V would cause a junction-to-ambient differential of about  $1.5^{\circ}$ C (0.5 mA × 50 V × 62.5°C/W). If the maximum exchange temperature were 70°C, the required specification would be:

 $I_D < 500 \ \mu A$   $T_{CASE} = 71.5^{\circ}C, V_D = -50 \ V$ 

In practice, consideration also needs to be given to the off-hook detection circuit to determine the effective system leakage current of the suppressor. Ideally, it should only monitor the dc flowing wire-to-wire (IAB is a guarded three terminal measurement). Typically, wire-to-ground leakage will also contribute to the monitored current. For example, the Texas Instruments European SLIC IC system would sense an effective current IAB + (IAC - IBC)/(2) (all these currents are quoted as three terminal guarded measurements). In this situation, the most prudent way to specify the leakage current measurement is with the third (floating) terminal connected to the most positive potential to maximize the leakage. Thus, if the the current through A and B were to be measured with A negative, it would be  $-I_{AB/C}$ , and if B were negative (A positive), then it would be  $-I_{BA/C}$ .

## **Ringing Conditions**

It is normal to apply (battery) dc voltage as well as the ring voltage to the line during the ringing condition. There are several ways in which this can be implemented, and the most common configurations are examined in the following subsections. The maximum battery voltage is designated  $V_{BATM}$  and the peak of the maximum ringing voltage  $V_{RINGPKM}$ . It is assumed that ringing conditions cause the greatest voltage excursions in normal operation and so set the voltage limits.

**Application Reports** 

## **Battery-Backed Ringing**

In the configuration of Figure 9, one wire has the series combination of battery and ring generator applied to it while the other wire is returned to ground. If the line is unloaded (worst case condition) only one terminal of the suppressor will be exercised, the other being at 0 V. Clearly in this arrangement, the maximum voltage wire-to-wire will be the same as the wire-to-ground and the TISP2XXX family, with its completely symmetrical characteristics, will give the most effective suppression.

The maximum negative voltage will be  $V_{BATM} + V_{RINGPKM}$  and the maximum positive voltage will be  $V_{RINGPKM} - V_{BATM}$ . In this case, the negative excursion dominates and defines the value of avalanche voltage  $V_Z$  to avoid peak clipping.

Clipping would not normally reduce the ringing power significantly and, typically, insufficient current (< IBO) is available to trigger the suppressor and grossly distort the negative peaks. Clipping needs to be avoided to remove the possibility of false off-hook detection. This could occur because clipping causes partial rectification of the ringing voltage, resulting in a net circuit dc which is then interpreted by the off-hook detector as the telephone handset being picked up. Temperature effects on voltages have been taken into account for the suppressor avalanche,  $V_Z$ , the battery, and the ring generator. Normally, the quoted battery and ring generator levels comprehend the exchange temperature variation. The temperature coefficient of avalanche breakdown, SZ, is about 0.1%/°C. Thus, to cover operation down to a minimum exchange temperature of T<sub>MIN</sub>, the required 25°C avalanche voltage, VZ, would be:

$$V_Z = \frac{V_{BATM} + V_{RINGPKM}}{1 + \frac{T_{MIN} - 25}{1000}}$$



Figure 9. Battery-Backed Ringing Circuit

If, for example,  $V_{BATM} = -58$  V and if the ringing voltage were 95 V<sub>RMS</sub>, then the minimum avalanche voltage, V<sub>Z</sub>, should be:

$$V_Z = 58 + (\sqrt{2} \times 95) = 192 V$$

For a minimum exchange temperature of  $-15^{\circ}$ C, the 25°C measurement becomes:

$$V_Z = \frac{192}{1 + \frac{-15 - 25}{1000}} = 200 V$$

When the effects due to line and bell loading are taken into account, this typically results in 5% to 10% extra safety margin in clipping level.

## **Ground-Backed Ringing**

In the configuration of Figure 10, one wire has the battery connected to it and the other has the ground referenced ring generator. In the unloaded case, the peak voltages on the wires will be  $-V_{BATM}$  on the battery wire and  $\pm V_{RINGPKM}$  on the ring generator wire. Usually the ringing voltage will be the largest and will set the wire-to-ground avalanche requirement. However, the wire-to-wire voltage will be greater than this, being VBATM + VRINGPKM, necessitating the use of a TISP3XXX series device which has a wire-to-wire rating of  $2V_Z$ .

Taking the values used in the battery-backed ringing case gives a 25 °C value of VZ wire-to-ground of:

$$V_{Z} = \frac{V_{RINGPKM}}{1 + \frac{T_{MIN} - 25}{1000}} = \frac{\sqrt{2} \times 95}{1 + \frac{-15 - 25}{1000}} = 140 V$$



Figure 10. Ground-Backed Ringing Circuit

The peak voltage between the wires will be the sum of the battery and generator voltages, which was found to be 192 V in the previous subsection. Also, the 25°C requirement was found to be 200 V. This is comfortably inside the  $2 \times 140 = 280$  V wire-to-wire avalanche rating that results from the TISP3XXX structure.

Again, the practical effects of line and bell loading increase the clipping safety margin.

### **Balanced Ringing**

In the configuration of Figure 11, the battery is connected to one wire and the ringing voltage is shared equally between the two wires to balance its voltage with respect to ground. The battery wire will have peak voltages of  $(V_{RINGPKM}/2)$  –  $V_{BATM}$  and  $-(V_{RINGPKM}/2)$  +  $V_{BATM}$ . The other wire will have  $\pm V_{RINGPKM}/2$ . Between the wires, there will be a peak voltage of:  $V_{RINGPKM}$  +  $V_{BATM}$ . Allowing for temperature effects gives 25 °C avalanche voltages of:

$$V_Z = \frac{\frac{V_{RINGPKM}}{2} + V_{BATM}}{\frac{1}{1 + \frac{T_{MIN} - 25}{1000}}}$$
$$V_Z(AB) = \frac{V_{RINGPKM} + V_{BATM}}{\frac{1}{1 + \frac{T_{MIN} - 25}{2}}}$$

If the earlier example values are substituted, then 
$$V_Z > 130$$
 V and  $V_{Z(AB)} > 200$  V. Again, this is an application for the TISP3XXX series of devices.

1000



Figure 11. Balanced Ringing Circuit

## Test Access

In fault finding and preventative maintenance operations, test signals are applied to the line and SLIC. If the applied voltage levels exceed normal telephone operation, these levels would determine  $V_Z$ . Extremely high levels of test signal to the line and correspondingly high  $V_Z$  requirements could lead to the loss of adequate SLIC protection. In this situation, the transient suppressor should be connected to the SLIC side of the test access relay so that  $V_Z$  can be set by normal system operating levels and SLIC protection maintained.

## **Minor Transients**

The pervasive nature of the telephone network means the possibility of induced transients is very high. While the energy levels of these may not be substantial, they can cause the voltage to rise to a level which makes the suppressor clip. Pulse dialing telephones, which periodically short the line, can, under certain conditions, also cause suppressor clipping. This situation is aggravated by the increasing use of electronic ringers, such as the TCM1506, whose antitapping function is achieved electronically rather than by bell loading. Obviously, the interference level would be compounded if breakover occurred. Under these conditions, a reasonable compromise is to make IBO = I<sub>H</sub> for the minimum values.

## **SLIC Only Protection**

Certain integrated SLIC implementations utilize medium-voltage IC technology and cannot be subjected to ringing voltage levels. This is not a major problem, as it is possible to configure the system to switch out the SLIC during the ringing operation. In this case, a transient suppressor on the line would not provide complete SLIC protection. Adequate protection can be achieved by the use of a TISP1XXX transient suppressor connected directly across the SLIC output. This configuration is shown in Figure 12.



Figure 12. SLIC Only Protection Circuit

Typically, the supply lines to the IC are 0 V and battery. Sometimes, the battery voltage may be boosted to comprehend long lines and an additional +5 V supply used for logic interfacing. The TISP1XXX family of transient suppressors ensures the SLIC is protected against positive voltages by having a forward biased diode characteristic in this direction. In the negative direction, the value of V<sub>Z</sub> will be set by the SLIC output swing which will be V<sub>BATM</sub> – V<sub>SAT</sub>, where V<sub>SAT</sub> is the saturation voltage of the IC's driver stage. Using the previous values of voltage and temperature and assuming V<sub>SAT</sub> = 2 V gives a 25°C value of V<sub>Z</sub> wire-to-ground of:

$$V_{Z} = \frac{V_{BATM} - V_{SAT}}{1 + \frac{T_{MIN} - 25}{1000}}$$
$$= \frac{58 - 2}{1 + \frac{-15 - 25}{1000}}$$
$$\approx 58 V$$

In operation, both wires of the line will be negative and the wire-to-wire voltage magnitude will be less than the value of  $V_Z$  calculated above.

## Holding Current IH

Large single pulse transients will exercise the suppressor in the following manner. When the transient's leading edge reaches the line card, it will override the existing voltages until the suppressor starts to clip. In nondiode cases, once the current in the suppressor exceeds IBO, the suppressor saturates, absorbing the transient current at low voltage.

As the transient current decays, the saturated suppressor will be left carrying whatever current the system can provide. The worst case condition is for negative transients when the suppressor could be left with the line dc feed current,  $I_{dc}$  (in the case of a positive transient current, negative dc feed current would actually help to terminate the crowbar action of the suppressor). It is necessary that the suppressor recover from this condition so that normal system operation is resumed. This can be ensured by making  $I_{dc} < I_H$  over the system operating temperature range. Although the junction temperature of the suppressor will rise as a result of the transient, it quickly cools back to the system ambient due to the high thermal capacity of the TO-220 copper tab.

The variation of I<sub>H</sub> with temperature is not linear, as shown in Figure 13, but up to about 80°C, it is approximately -0.8%/°C. In this range, the resultant 25°C value of I<sub>H</sub> can be approximated by:


Figure 13. TISP2290 Normalized Holding Current Versus Junction Temperature

$$I_{\rm H} = I_{\rm dc} / \left[ 1 - 0.8 \left( \frac{T_{\rm MAX} - 25}{100} \right) \right]$$

Using the previous example values and setting, the maximum-high-temperature  $I_{dc}$  at 100 mA (for a maximum temperature of 70°C ambient) gives:

$$I_{\rm H} = 100 / \left[ 1 - 0.8 \left( \frac{70 - 25}{100} \right) \right] = \frac{100}{0.64} \approx 156 \text{ mA}$$

This quantifies the value of I<sub>H</sub> expected at 25°C. However, the system designer should specify the exact requirement, i.e.,  $I_H > 100$  mA at 70°C ambient, rather than an iterated value. If the maximum value of  $I_{dc}$  varies substantially with temperature, the minimum holding current requirements should be quoted at several temperatures. This should only be necessary in extreme cases as even the crudest semiconductor current limit is -0.5%/°C and copper coils are -0.4%/°C.

When the suppressor unlatches, there is often sufficient transient energy left to force the suppressor into its avalanche region until all the transient's energy is dissipated. Under these conditions, it is desirable that  $I_{BO}$  is comparable with  $I_{H}$ , otherwise there is not a stable dc operating locus and high level oscillations can occur until the current falls below  $I_{BO}$  value.

# **AC Line Contact Conditions**

### **Design Considerations**

There can be a great diversity in ac line contact specifications between the various central office and PABX applications. In this introductory note, only the general principles will be addressed rather than specific cases. The Texas Instruments TISP1XXX, TISP2XXX, and TISP3XXX transient suppressor families provide

excellent peak voltage limitation due to their voltage-triggered crowbar action on the low frequency test waveform. This action completely protects the following SLIC against overvoltage. The major parameters of this overvoltage shunt protector will have been set by normal exchange operation, SLIC voltage ratings, and lightning withstand requirements. The ac line contact issues are mainly thermal, in particular, the package dissipation capability.

In contrast, the series overcurrent protector has most of its major parameters defined by normal exchange operation and the ac line contact conditions. It is necessary to understand the interaction of the series and shunt protectors under ac line contact conditions in order to determine the series protector specification. As the interaction depends on the respective specifications, the development tends to be iterative. Generally the loop will be:

- 1. Choose some appropriate initial values for the series protector.
- 2. Establish the ac voltage source and resistance values that the protection network and the system can withstand without failure.
- 3. Compare these with required test levels.
- 4. Repeat the design exercise until the desired level of protection is achieved.

When failure occurs, even though it may be at test levels far beyond the specification, it should be in a safe manner without creating fumes or flames. Shunt protectors are expected to fail by shorting, and thereby continue to protect the SLIC. In the Texas Instuments TO-220 packaged TISPXXXX transient suppressors, soldered connections are made to the chip, thereby avoiding any possibility of bond wires fusing and creating an open circuit. Consideration has also been given to the current carrying capability of suppressor to SLIC PCB tracking to ensure this does not act as a fuse and open circuit the shunt protection. Certain specifications will concede minor damage during testing, provided it is easily repairable. Generally, this is to cover the use of series fuses in the line for protection.

# Configuration

Figure 14 shows a typical SLIC system with the protection, test access, and ringing being separately identified. Depending on the system design requirements, the latter two items could be placed either before or after the protection as described in the Definition of DC Parameters section. The ac line contact generator consists of a defined voltage source, V<sub>GEN</sub>, and output resistance, R<sub>GEN</sub>, operating at a frequency which is normally specified as 50 to 60 Hz. The generator values can be singular or defined between maximum and minimum limits.

Testing is done with the generator connected between common (ground) and one or both of the line wires. In some cases, the generator will also be connected between the two line wires. The application period can be continous, periodic, or for a specified time.





# The Protection Network

In the protection network, Figure 15, the TISP transient protector provides shunt overvoltage protection, and twin fuses, fusible resistors, or PTC thermistors are used for series overcurrent protection.



Figure 15. Protection Network

# Fuses

A protection policy based on fusing provides the "ultimate" protection for the severest overloads by isolating the equipment, but automatically dictates board rework after an overstress. In this situation, it matters little if it is the fuse which needs replacing due to overcurrent, or the transient suppressor due to overdissipation. Fuse performance can be made relatively insensitive to temperature and be extremely stable in spite of overloads close to the fusing level.

It is imperative that "nuisance" fusing does not occur in normal operation or during the specified lightning test. As a result, the fusing current versus time characteristic tends to be of a TT or T nature (i.e., slow blow, antisurge, or time lag fusing, see Reference 1). For example, a fuse expected to carry 100 mA dc on a continous basis might only be guaranteed to fuse at currents above 250 mA dc. Moreover, for a period of 1 s, currents in excess of 1 A rms could be required to cause fusing. In this situation, it may be possible with certain ac contact tests to set up rms current levels which overdissipate the shunt protector in the long term, causing it to short without blowing the fuse.

Figure 16 shows a typical fusing characteristic. The problem area tends to occur at the longer time periods (> 10 s) where the TISP TO-220 package-to-ambient thermal time constant starts to dominate the maximum suppressor dissipation.

# **PTC** Thermistors

Thermistor based protection systems are intended to recover once the overload is removed. During the ac line contact condition, the rms current, IGEN, flowing through



Figure 16. Typical Fusing Characteristic

the thermistor causes heating. When the PTC temperature rises to a critical "switch" temperature, its dynamic resistance starts to increase dramatically as shown in Figure 17 (often four to seven orders of magnitude) reducing IGEN. Finally, an equilibrium is reached where the IGEN2 RPTC losses are just sufficient to maintain the temperature which corresponds to that value of RPTC. Depending on the overload current level, the reaction time of the PTC can vary from less than a second to several minutes. When the overload is removed, it may take several tens of seconds before the PTC resistance has dropped sufficiently to allow normal system operation.

It is usual for the PTCs to be supplied in pairs with guarantees on matching with age and overload for line balance considerations. It is important that the "switching" temperature is considerably above the maximum exchange ambient temperature to avoid premature "switching" and to lessen the effects of ambient temperature on the overload conditions. Self-heating due to the line dc and voltage drop considerations, leads to typical PTC 25°C resistance values from a few ohms to several hundred ohms.

Determination of the protection circuit operating point is complicated by the PTC's nonlinear resistance-current characteristic, shown in Figure 18. Initially, as the voltage applied to the PTC is gradually increased from zero, the PTC has a constant resistance which is shown by the vertical portion of the characteristic. The linear increase of current with increasing applied voltage continues until the PTC reaches its "switching" temperature and the resistance starts to increase. When this starts to happen, the current level, IMAX, is given by:



Figure 17. PTC Resistance Versus Temperature

$$I_{MAX} = \sqrt{\frac{T_C - T_{amb}}{R_{PTCamb} \times \theta_{PTC-amb}}}$$

where:

 $T_C$  = the "switching" temperature  $T_{amb}$  = the ambient temperature  $R_{PTCamb}$  = the initial PTC resistance  $\theta_{PTC-amb}$  = the PTC's thermal resistance to ambient.

On reaching this condition, further increases in applied voltage result in decreasing current (although the power dissipated by the PTC increases slightly). This condition is shown by the sloping part of the characteristic in Figure 18. Very high continuously applied voltages can cause excessive temperatures to occur. Under these conditions, the PTC's resistance starts to decrease with further increases in voltage, which leads to a rapid increase in dissipated power. Such situations are potentially unstable and could lead to PTC failure.

# **Transient Suppressor**

The major parameters of the TISP transient suppressors were discussed in the first two sections of this report. The major device losses will be caused by operation in the avalanche (zener) region and the saturated (on) condition. The TISP1XXX family has a diode clipping characteristic for positive wire-to-ground voltages that maximizes the positive half cycles in the series protector. This enhances the series protector operation when compared with the symmetrical TISP2XXX and TISP3XXX families, which will inhibit current flow until the avalanche level, VZ, is exceeded.



Figure 18. PTC AC Resistance Locus Versus Temperature

**Application Reports** 

As far as the transient suppressor heating is concerned, the junction temperature rise will be governed by the chip's thermal capacity for periods below 10 ms, by the substantial TO-220 copper-tab thermal capacity (about 1 Joule/°C) for periods in the 10 s range, and finally by the junction-to-ambient thermal resistance over much longer periods (typically 50°C/W without an external heatsink).

# **AC Generator**

Test specifications generally call up single phase type voltage generators with  $0 < V_{GEN} < 250 V$  (rms) and source impedances of  $4 < R_{GEN} < 2000 \Omega$ . Worst case short circuit current capability is in the range of 6 A to 15 A (rms).

# **Graphical Analysis**

A first pass analysis of the system operating conditions can be made graphically. This will establish the major system parameters and identify sets of conditions warranting more intensive examination. The analysis is simplified by combining the generator source resistance, RGEN, and the series protector resistance together as a single resistance, RS. If fuse protection is used, the few extra ohms is only significant at very low values of generator resistance (unless the fuse blows, of course). PTCs however, can increase the net resistance, RS, considerably, sometimes to hundreds of kilohms when heated. Figure 19 shows how the test generator can be considered as a load line, of slope RS, drawn from a sinusoidally moving point on the horizontal axis of the symmetrical suppressor characteristic, which corresponds to the instantaneous value of generator voltage. For clarity, only the positive quadrant of the characteristic is shown. Specific voltage levels A, B, C, and D are highlighted where the suppressor operation changes or values are maximum.



Figure 19. Voltage Generator Load Line and Waveforms

4

The suppressor starts to clip, causing current flow, when the instantaneous value of generator voltage, denoted by the lower case letters  $v_{gen}$ , reaches  $V_Z$  at point A.

When point B is reached, breakover occurs and the instantaneous value of the generator voltage,  $v_{gen}$ , is:

 $v_{gen} = V_{BO} + I_{BO} \times RS$ 

where VBO and IBO are the suppressor's breakover voltage and current.

For a given value of rms generator voltage, VGEN, the maximum value of source resistance, RSCMAX, which will just initiate breakover is given by:

$$R_{\text{SCMAX}} = \frac{V_{\text{GEN}}\sqrt{2} - V_{\text{BO}}}{I_{\text{BO}}}$$

In operation, as the suppressor warms up, the breakover current, IBO will decrease, causing the critical value of source resistance,  $R_{SCMAX}$ , to increase. This can lead to situations where the suppressor initially only avalanches rather than triggering due to  $R_S > R_{SCMAX}$ , resulting in a high suppressor power dissipation but a low rms current. As the suppressor warms up, the decrease in breakover current, IBO, allows the original value of source resistance to initiate triggering. The mean dissipation in the suppressor then drops substantially but the rms current greatly increases, enhancing the potential operation of the series protection. Because of this, the possible rms current range is not a continous spectrum but has a gap between the avalanche and the crowbar modes of operation. This aspect is further considered in the Analysis of Fuse Protected Systems subsection.

In the "on" condition for TISP2XXX and TISP3XXX devices and for the TISP1XXX diode operation, the peak value of suppressor current, I<sub>TMAX</sub>, caused by the peak value of generator voltage at C will be approximately given by:

$$I_{MAX} = \frac{V_{GEN}\sqrt{2}}{R_S}$$

Point D illustrates the condition where the load line intersects the avalanche characteristic as the holding current is reached and, once delatching occurs, the suppressor clamps for the second time in that half cycle. If the "on" voltage of the suppressor at the holding current, IH, is VTH, then the critical value of source resistance, RSZ, for this to happen is:

$$R_{SZ} = \frac{V_Z - V_{TH}}{I_H}$$

Usually, in practice, this condition only occurs over a narrow range of generator values. More typically, the unlatching point is reached when the instantaneous generator voltage is below the avalanche voltage, VZ, and hence a second period of avalanche conduction does not occur.

## **RMS Generator Current**

Because the protection system is nonlinear and temperature sensitive, the calculation or measurement of rms current and power is not straightforward. Based on the above analysis, it is possible to devise a simple computer simulation of the protection system. This model can be used to establish the full range of operating conditions with practical measurements as verification checks.

In the practical tests, true rms meters (rather than those types which scale peak or mean values) should be used. They should have a wide frequency response and large peak-to-rms capability to avoid overload inaccuracies. The rms current due to thermal effects in the protection elements often rapidly changes with time, and some form of data logging system greatly aids the analysis of the series element operating conditions. Oscilloscopes which permit the multiplication of the instantaneous suppressor voltage and current can be used to determine the dissipation levels. Accurate zeroing of the signals is very important to avoid substantial errors because usually one large quantity is multiplied by a much smaller one. In the avalanche region, dissipation can be the product of a high voltage and a small current, while in the saturated condition, it is the product of a low voltage and a typically high current.

# System Effects of Generator Peak Voltage Amplitude

This subsection considers the system effects as the generator voltage amplitude is varied from below the transient suppressor avalanche voltage,  $V_Z$ , to the maximum available. Only the wire-to-ground test condition will be discussed, but the same general principles, appropriately modified to comprehend the suppressor A-B characteristics, can be applied to the wire- to-wire situation. The discussion will concentrate on the latest generation of "transformerless" SLICs because they are the most susceptible to failure under ac line contact.

# $\sqrt{2} \times V_{\text{GEN}} < V_{Z}$ , TISP2XXX and TISP3XXX Families

Under these conditions, the transient suppressor will not be exercised at all, but the output stage of the SLIC may be, if connected to the line at that time. Although many of the specifications are not definitive about the SLIC condition during this test, it would be reasonable to examine the situation when the SLIC is in an active-state, driving the appropriate line current into a simulated line impedance, to comprehend any potential service problems.

The reaction of the SLIC to this condition strongly depends on the design implementation. Often, there will be several feedback loops employed to stabilize operating conditions and minimize dissipation. One scenario could be the SLIC control system would interpret the ac line contact as a common mode signal, which it would try to counter by driving an antiphase current.

Another possibility, particularly for unidirectional systems which do not have a sink and source capability on each wire, is that the control loops would be totally overloaded, leading to the output stage switching and driving high peak currents into the test generator. Both these conditions could lead to abnormally high dissipation in the SLIC output section, leading to device failure. Obviously some form of thermal shutdown incorporated in the SLIC design would guard against this.

The average voltage from the generator is zero and some SLIC loops may treat this test as a resistive load (=  $R_S$ ) to ground. This condition could then be reasonably safe because wire shorts to ground obviously have to be considered in any SLIC design.

The performance of the system under these conditions is purely a function of the SLIC implementation. It is doubtful that the SLIC will produce rms currents high enough to cause the series protection to operate.

# $\sqrt{2} \times V_{\text{GEN}} < V_{\text{Z}}$ TISP1XXX Family

The TISP1XXX family has a diode characteristic for positive voltages. Thus most of the current from the generator during the positive half cycle will be shunted to ground. If the SLIC is capable of sinking current from the generator, the ac voltage from the generator system will be displaced by a dc voltage of  $I_{LINE} \times R_{GEN}$  in the negative direction. Hence the positive voltage period will be made shorter than the negative voltage period and the TISP1XXX diode will conduct for less than 180° over a complete cycle.

Similar comments on the SLIC operation as in the previous subsection apply, but in this case there is a real chance the series protection elements will operate for source resistances under several hundred ohms, due to the higher rms current caused by the diode clipping.



Figure 20. TISP2XXX and TISP3XXX AC Line Contact Conditions

# $\sqrt{2} \times V_{\text{GEN}} > V_{Z}$ , TISP2XXX and TISP3XXX Families

This situation will result in suppressor conduction if the SLIC is not active. As discussed earlier the reaction of an active SLIC depends on the implementation, but typically it can be expected to introduce asymmetry into the positive and negative clipping of the ac waveform. For simplicity the following assumes the SLIC is inactive.

In this condition, Figure 20, the suppressor will definitely avalanche and depending on the generator values, it may trigger "on" (See Graphical Analysis subsection).

# $\sqrt{2} \times V_{\text{GEN}} > V_{\text{Z}}$ , TISP1XXX Family

In this condition, Figure 21, the positive voltage excursion will be clipped as before when the voltage was less than  $V_Z$ . Also the suppressor will avalanche in the negative direction and depending on the generator values, it may trigger "on" (See Graphical Analysis subsection).

# Analysis of Fuse Protected Systems

Figure 22 reproduces the fusing characteristic from Figure 16. In this example a fuse resistance of 6  $\Omega$  is assumed, a voltage generator range of 0 to 250 V rms, and generator resistance of 4  $\Omega$  and 2000  $\Omega$ . The TISP transient suppressor rms current capability will vary with the device type, dissipation mode, test generator, circuit configuration used, temperature, and test time. Semiconductor ratings are usually well controlled but obviously the quoted values will be worst case. The suppressor dissipation curves shown dotted are based on a 150-V symmetrical type device. When the source resistance, RS, is very low the main dissipation is from "on" condition



Figure 21. TISP1XXX AC Line Contact Conditions



0 <V<sub>GEN</sub> <250 V<sub>rms</sub>

FUSE RESISTANCE = 6  $\Omega$ 

GENERATOR AND TISP VOLTAGE WAVEFORMS INDICATED IN FIGURE 23

Figure 22. RMS Current Versus Time for Fuse Protection

losses with very little loss from the avalanche mode. Hence this curve can be regarded as generalized for the specified suppressor.

Due to the reasons explained in the Graphical Analysis subsection, high source resistances will greatly restrict the current levels and possibly give excessive dissipation in the avalanche mode. The avalanche dissipation area for this case will be highly specific to generator values and will occur only quite some time after the start of the test. It is also unlikely in this case that a second curve due to "on" condition dissipation limits would be possible due to the very restricted current flow leading to minimal saturated dissipation.

The 4- $\Omega$  generator case causes very large currents to flow because the suppressor can easily trigger. As indicated in Figure 23, the current varies between 8 A rms and 24 A rms with the specified generator voltage range. For this range of currents the fusing current is always below the suppressor saturated dissipation limit curve, and the fuse will operate in under 150 ms.

The 2000- $\Omega$  generator case severely limits the current. As indicated in Figure 23, a current of 75 mA to 120 mA flows when only avalanching occurs. At higher voltages the suppressor dissipates power in the avalanche and saturated modes. Medium voltages will only dissipate power in the avalanche mode. The worst case power dissipation occurs when the peak current is just below the breakover level. In the short term even this level of power dissipation is acceptable, but often this rms current is insufficient to



Figure 23. RMS Current Versus Generator Resistance

guarantee fusing. Hence in the longer term (if the generator application is of a continuous nature) then the suppressor could overheat and possibly fail. The time scale for this to happen will be governed by the thermal package-to-ambient parameters and the dissipation level. This creates the " $\sim$ " shaped potential failure area in Figure 22 for periods greater than 10 s and the specified generator levels.

This has been a very simplistic analysis of the conditions. Fusing curves are often based on dc tests, however, because the transient suppressor parameters are temperature dependent (principally I<sub>BO</sub> and I<sub>H</sub>) and the rms system current will be changing with time which will modify the fusing characteristic. In addition, fuses, being thermal in nature, will tend to fail at specific points in the ac cycle (Reference 1). Another factor neglected is whether the SLIC is shunting the suppressor and passing additional current through the fuse.

# **Analysis of PTC Protected Systems**

Figure 24 reproduces the PTC characteristic given in Figure 18. Also shown are the rms currents which would flow when a 150-V symmetrical suppressor is used. Curves are shown for minimum, 4  $\Omega$ , and maximum, 2000  $\Omega$ , generator resistance, RGEN and for two suppressor junction temperatures. The reason for showing device curves for high and low temperatures is that some idea of the working point trajectory can be gained.



Figure 24. RMS Current Versus PTC Resistance

Initially, the 4- $\Omega$  generator resistance combines with the unheated 10- $\Omega$  PTC resistance to give the working point A. As the PTC heats up due to the high current, a stable working point is achieved at B. Initially, the suppressor heavily saturates but as the resistance increases a temperature sensitive point is reached when saturation stops. This condition is shown by the step in the suppressor's current characteristic. Although the rms current drops considerably at this point, there is still thermal inequality in the PTC for its dissipated power which is only removed when point B is reached.

When the generator resistance is 2000  $\Omega$ , the initial working point is D. This condition is stable for the PTC but the suppressor power loss curves, shown in Figure 25, indicate excessive long term dissipation. As the suppressor warms up, breakover occurs, and dissipation is reduced. A working point which is just stable occurs at C. In practice, due to thermal capacity differences and thermal coupling, the final working point is more likely to be at B.

Although operating end points can be predicted using this method, computer simulation or practical testing is necessary to ensure the devices do not fail during the intermediate period.



Figure 25. RMS Current Versus Average Suppressor Power

# Summary

The TISP transient suppressors provide telephone designers with a new costeffective way to protect the increasing number of semiconductors, particularly integrated circuits, in their equipment. Specifications for the main dc parameters ID, IH, IBO, and VZ can be determined from system parameters:

- 1. on-state and off-state line currents
- 2. on-state line current variation with temperature
- 3. maximum values of battery and ringing voltages
- 4. maximum value of test voltages
- 5. maximum negative voltage voltage of the SLIC.

The example values used in this report represent only typical system requirements.

The basic evaluation techniques for ac line contact shown in this report will identify critical areas for further study. The effects on the system of other shunt elements have been ignored to simplify the presentation at the risk of inaccuracy at high values of source resistance, RS. Some of the ac data used is not normally specified in this form by the industry, although it is available in other forms. With the increasing popularity of crowbar suppressors, it is hoped that manufacturers will start to provide data in a form compatible with computer analysis and design.

# References

- 1. Electric Fuses, A. Wright & P. G. Newbery, Peter Peregrinus Ltd.
- 2. PTC Materials Technology, 1955-1980, B. M. Kulwicki, Advances in Ceramics, Volume 1, Grain Boundary Phenomena in Electronic Ceramics, 1981, The American Ceramic Society.

**S** Application Reports

4-72

# Designing with the TCM1500 Bell Tone Ringer/Detector Family



#### IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes in the devices or the device specifications identified in this publication without notice. TI advises its customers to obtain the latest version of device specifications to verify, before placing orders, that the information being relied upon by the customer is current.

TI warrants performance of its semiconductor products to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems such testing necessary to support this warranty. Unless mandated by government requirements, specific testing of all parameters of each device is not necessarily performed.

In the absence of written agreement to the contrary, TI assumes no liability for TI applications assistance, customer's product design, or infringement of patents or copyrights of third parties by or arising from use of semiconductor devices described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor devices might be or are used.

Copyright © 1983, Texas Instruments Incorporated

# Contents

Title	Page
INTRODUCTION	4-77
FEATURES	4-77
RINGER FUNCTIONAL DESCRIPTION	4-77
Pin Configuration	4-79
Ringer Output Frequency Options	4-79
Types of Transducers	4-80
Telephone Applications	4-80
Driving a Piezo Transducer	4-80
Driving a Speaker	4-80
Output Characteristics	4-81
Ringer Equivalency Number (REN)	4-81
Tighter Frequency Control	4-83
Additional Applications	4-83
Turning Ringer Circuit ON/OFF with a TTL Output	4-83
Interfacing the TCM1520A Ring Detector	4-85
Autoanswer MODEM	4-89
TCM1520A as a Low Current Power Supply	4-89
$\mu$ C Control of Ringer	4-89

# Appendixes

A	Impedance vs Frequency Curves for Various Values of Capacitors	4-91
В	Kyocera Piezoelectric Acoustic Generator Specifications	4-93

# List of Illustrations

Figure	Title	
1	Dial Pulse Transients	4-77
2	Functional Block Diagram	4-78
3	TCM1501B/TCM1506B/TCM1512B Pin Configuration	4-79
4	TCM1520A Ring Detector Pin Configuration	4-79
5	Driving a Piezo Transducer	4-79
6	Optional Circuit for Sharp Cut-Off Ring Signal	4-80
7	Driving a Speaker	4-81
8	TCM1501B Output Characteristics	4-81
9	Equivalent Circuit for REN Analysis	4-82
10	Simplified Ringer Equivalent Circuit	4-83
11	TCM1501B Laboratory Measurements—Impedance vs Frequency	4-84
12	Controlling Ringer with a TTL Output	4-86
13	TCM1520A with Isolated Supply	4-86
14	TCM1520A Drive Capability	4-87
15	TCM1520A with Nonisolated Supply	4-88
16	Autoanswer Modem Application	4-88
17	Small Current Power Supply	4-89
18	Using TCM1520A to Detect Ring Signal and µC to Drive TCM1512B	4-90

#### **INTRODUCTION**

TI's patented BIDFET<sup>†</sup> process has allowed the combination of high-voltage circuitry to handle signals of up to 150 V and low voltage CMOS technology for dense logic, thus enabling Texas Instruments to offer a series of monolithic ICs that will detect the ring signal on a telephone line. The purpose of this report is to explore the use of these circuits in different applications and understand various technical issues.

#### **FEATURES**

Some of the common features of the TCM1501B, TCM1506B, TCM1512B, and TCM1520A include:

- 1. Lightning Protection: When used in series with the proper resistor and capacitor, these devices will withstand 1500 V/200  $\mu$ s transients.
- Antitapping: These devices are designed to ignore high voltage transients generated by dial pulses from a parallel phone, as shown in Figure 1.



Figure 1. Dial Pulse Transients

 High Standby Impedance: In the absence of a ring signal, these devices are powered down and present a shunt impedance of greater than 100 kΩ (typically 1 MΩ).

- 4. High Voltage Output: The output drive capability is up to 40 V peak to peak for the TCM1501B, TCM1506B, and TCM1512B. The TCM1520A has TTL/MOS compatible output.
- 5. The ICs require a minimum number of external components.

#### **RINGER FUNCTIONAL DESCRIPTION**

A functional block diagram of the ringer series and 1520A ring detector is shown in Figures 2(a) and (b). The network formed by C<sub>1</sub> (the dc blocking capacitor), 2.2 kΩ current limiting resistor and the full wave bridge rectifier supply the IC power from the phone lines. The rectified ac ring signal is filtered by an external 10  $\mu$ F/100-V capacitor connected between pins 6 and 7. The value of C<sub>1</sub> will determine the minimum input voltage. Value of C<sub>1</sub> along with the filter capacitor also affects the turn-on time of the IC. The filter capacitor value with the internal IC circuitry is used to suppress dial tapping. Tapping is a false ringing of the bell due to pulses on the phone line from rotary dials or pulse dialing ICs.

The IC is kept off (in standby) until the incoming signal across pins 1 and 8 reaches a peak voltage of approximately 8.9 V. This threshold can be lowered by externally connecting pin 5 with a lower value zener and resistor to pin 6. Since the IC is kept off below 8.9 V, the IC offers a standby impedance of approximately 1 M $\Omega$  to 3 Vrms signals, thus offering minimum distortion to DTMF or voice signals. However, when the voltage across the IC pins 1 and 8 reaches a threshold of approximately 17 V, an internal switch is closed which bypasses the 6.8-V zener, thus allowing maximum energy transfer to the load.

The TCM1501B, TCM1505B, TCM1506B, and TCM1512A have built-in 10-V and 40-V regulators. The 10-V regulator drives the CMOS oscillator and the audio generator section, while the 40-V regulator drives the push-pull output.

The TCM1520A ring detector has a 5-V regulator only whose output is brought out to pin 4.

The TCM1501B through TCM1512B series and the TCM1520A have a built-in transient protection circuitry which consists of a high current SCR triggered by a sense

4

<sup>†</sup>BIDFET—Bipolar, double-diffused, N-channel and P-channel MOS transistors on the same chip--patented process.



Figure 2. Functional Block Diagram

circuit through a 65-V or 45-V zener. The external 2.2-k $\Omega$  resistor is necessary to dissipate the energy when the SCR is turned on.

#### **Pin Configuration**

Pin configurations for this series of monolithic ICs are depicted in Figures 3–5. Pin functions are listed in Table 1.







Figure 4. TCM1520A Ring Detector Pin Configuration





**Table 1. Pin Functions** 

Pin Number	Function			
1, 8	AC INPUT	Internally limited to 65 V maximum		
2	OUTPUT	40 V P-P (TCM1501B, TCM1506B, TCM1512B) Low Active Open Collector (TCM1520A)		
3	NC COMMON	(TCM1501B, TCM1506B, TCM1512B) (TCM1520A)		
4	Rosc +5 V	Resistor between this pin an ground will adjust oscillator frequency (TCM1501B, TCM1506B, TCM1512B). Five volt dc output		
		(TCM1520A)		
5	Internal Zener Bypass	Normally NC externally—a resistor between this pin and pin 6 will lower threshold voltage of ac input that will generate an output.		
6	C FILTER	Capacitor to GND stores charge until voltage threshold is surpassed to generate output.		
7	COMMON			

# **Ringer Output Frequency Options**

TCM1501B through TCM1512B devices output a square wave that warbles between two audible frequencies. The warble rate and the center frequency are determined by a mask option at the time of manufacturing. An external resistor selects this center frequency. Table 2 lists the various standard ring detector drivers, the center frequency, and warble ratio options.

PART NO.	RECTIFIER TYPE	OUTPUT TYPE	NOMINAL OUTPUT CENTER FREQUENCY (Hz)	WARBLE RATIO	WARBLE FREQUENCY (Hz)
TCM1501B	Full Wave Bridge	Single Ended	2000	5:4	7.8
TCM1506B	Full Wave Bridge	Single Ended	500	5:4	7.8
TCM1512B	Full Wave Bridge	Single Ended	1250	8:7	9.8
TCM1520A	Full Wave Bridge	TTL/MOS Logic	N/A	N/A	N/A

**Table 2. Ringer Output Frequency Options** 

#### **Types of Transducers**

All of these devices will drive either a piezoelectric transducer or a speaker except the TCM1520A whose output is a MOS/TTL compatible level.

Maximum energy is delivered to the transducer if the driver output impedance of 4 k $\Omega$  is matched to the transducer. For a speaker, an audio transformer is generally required. The choice of piezo device is complicated by the fact that the impedance changes with frequency. Further information on transducer selection may be found in the section on "Ringer Equivalency Number" and Appendixes A and B.

#### **Telephone Applications**

#### Driving a Piezo Transducer

The most obvious application for this device is to detect the ring signal and drive the ringer in an electronic telephone. Figure 5 is the schematic diagram for such an application.

The function and value of each component in Figure 5 is as follows:

- C<sub>1</sub> This is a dc blocking capacitor in series with the telephone line. It must pass the ring signal which can be up to 150 Vrms (212 V<sub>PK</sub>). The value of this capacitor should be as small as possible and still pass enough energy to properly drive the ringer. A common choice for this capacitor would be 0.47  $\mu$ F, 250 V.
- R<sub>1</sub> This resistor is required to dissipate power resulting from a high voltage transient. During a voltage transient (up to 1500 V for 200  $\mu$ s), the ring detector driver becomes a virtual short, thus shunting the surge of current to ground. This surge of current can be as high as 0.9 A provided the voltage is dropped across R<sub>1</sub>. The value should be 2.2 k $\Omega$ , '4 W.
- **C**<sub>RING</sub> This capacitor is used to store energy from the ring signal and when the input voltage at pins 1 and 8 reach approximately 17 V, the circuit will issue the ring signal. The lower limit of the capacitor value is determined by the time constant required to ignore bell-tapping, while an upper limit is set by the ring turn-on time. After the capacitor reaches its threshold, it continues to charge to approximately 65 V (45 V on TCM1520A). A suitable value for this capacitor is 10  $\mu$ F, 100 V. This capacitor will also determine the turn-on and turn-off time of

the ringer. Should a sharper cut-off of the ring signal be desired, a suggested circuit is shown in Figure 6.



Figure 6. Optional Circuit (for Sharp Cut-off Ring Signal)

- $R_2$  This resistor is present to limit the minimum resistance between pin 4 and ground. A good choice is 150 k $\Omega$ .
- $R_{VOL}$  This potentiometer allows volume adjustment. A 250-k $\Omega$  potentiometer will allow adjustment from full loud to barely audible. If volume adjustment is not required, instead of the potentiometer, a fixed resistor of 0.5 k $\Omega$  to 2 k $\Omega$  may be used.
- PIEZO For a telephone application such as this, the impedance of the transducer must be approximately 4 k $\Omega$  to best match the output of the detector/driver. One choice that meets this requirement is a Kyocera KBS-27DB-3A. (See further discussion in section on Ringer Equivalency Number.)

#### Driving a Speaker

The circuit in Figure 7 will also drive a speaker. The only difference is that a speaker, which is normally 8  $\Omega$ , should be matched to the 4-k $\Omega$  output with a transformer. Figure 7 shows how the speaker should be connected.

The values and functions of each component in Figure 7 are as follows:

- R<sub>VOL</sub> This potentiometer provides volume control.
- C<sub>2</sub> This capacitor blocks dc and should have a low impedance to the detector driver output frequencies. A suitable value is 0.1 μF, 40 V.



Figure 7. Driving a Speaker

#### **Output Characteristics**

The output voltage and the output power curves of the TCM1501B ringer as a function of input frequency at various input voltages are shown in Figures 8 (a) and (b), respectively. The device is capable of putting out well over 80 mW into a  $4-k\Omega$  load with an input signal greater than 110 V, 60 Hz.

#### Ringer Equivalency Number (REN)

The REN of a ringer circuit is a number that reflects the minimum amount of impedance that is presented to the telephone line during ringing. A standard ringer is defined to be 8000  $\Omega$  and have a REN of 1. The following equation may be used to calculate the REN of a nonstandard ringer:

$$REN = \frac{8000}{|Z|}$$

where |Z| is the magnitude of the impedance of the ringer circuit.







(b) Output Energy with 4-k $\Omega$  Fixed Output Load

Figure 8. TCM1501B Output Characteristics (Cont'd)

To estimate the REN of ringer circuits utilizing one of the TCM1500 family ICs, the circuit in Figure 9 may be used. For purposes of simplifying the analysis of this circuit, the diodes in the bridge as well as the 65-V zener may be assumed ideal. Also, once  $C_{RING}$  is charged up, it is effectively out of the circuit as far as REN is concerned. The fact that the 65-V zener is in parallel with the 40-k $\Omega$  resistance complicates things when the ringing voltage tries to exceed 65 V. The 40-k $\Omega$  resistance represents the power used by

the CMOS logic circuitry and is so large compared to the impedance of the parallel load that it may be ignored. A further simplification of the equivalent circuit may be drawn as indicated in Figure 10. Notice that the load appears as a resistive impedance even though the piezo device is basically a capacitive device. This is due to the voltage regulators that supply the output drivers that drive the piezo device.



Figure 9. Equivalent Circuit for REN Analysis



Figure 10. Simplified Ringer Equivalent Circuit

The REN analysis is as follows:

- Assuming worst case values of Ringer Voltage (V<sub>RING</sub>) and frequency (f<sub>ring</sub>), let V<sub>RING</sub> = 150 V<sub>rms</sub> (the zener is clamping) let f<sub>ring</sub> = 68 Hz (Class B ringer per FCC part 68)
- 2. Known values are:  $C_1 = 0.47 \ \mu F$   $R_1 = 2.2 \ k\Omega$  $R_L = 6 \ k\Omega$  (from Kyocera impedance graph)
- 3. Calculate R<sub>ZD</sub> (equivalent resistance of zener diode)

$$R_{ZD} = \frac{V_{ZD}}{I_{ZD}}$$

where  $V_{ZD} = 65$  volts and  $I_{ZD} = I_{RING} - I_L$ where  $I_L = \frac{V_L}{R_L} = \frac{65}{6000} = 10.8 (10^{-3}) \text{ A}$ and  $I_{RING} = \frac{V_{C1} + V_{R1}}{Z_{C1} + Z_{R1}}$  $Z_{C1} = \frac{1}{j2\pi f_{RING} C} = -j4980 \Omega$  $Z_{R1} = R_1 = 2200 \Omega$ 

$$V_{C1} + V_{R1} = 150 - 65 = 85$$
 volts  
 $I_{RING} = \frac{85}{2200 - j4980} = \frac{85}{5444 \ / -66.16^{\circ}}$ 

$$= 15.6 (10^{-3})/66.16^{\circ} A$$

$$\begin{split} I_{ZD} &= 15.6 \; (10^{-3}) \underline{/66.16^{\circ}} - 10.8 \; (10^{-3}) \\ &= (6.30 + j \; 14.26 - 10.8) \; (10^{-3}) \\ &= (-4.5 + j \; 14.26) \; (10^{-3}) \\ &= 14.95 \; (10^{-3}) - \underline{/72.48^{\circ}} \; A \end{split}$$

now since  $V_{\mbox{ZD}}$  and  $I_{\mbox{ZD}}$  are in phase (resistive), the angle may be dropped

$$R_{ZD} = \frac{65}{14.95 \ (10^{-3})}$$

 $R_{ZD} = 4348 \ \Omega$ 

4. Calculate parallel equivalent for R<sub>ZD</sub> and R<sub>L</sub>

$$R_{ZD} \parallel R_{L} = \frac{R_{ZD} R_{L}}{R_{ZD} + R_{L}} = \frac{(4348) (6000)}{4348 + 6000}$$
$$= 2521 \Omega$$

5. Calculate overall equivalent impedance Z

$$\begin{array}{l} Z = Z_{C1} + Z_{R1} + R_{ZD} \parallel R_L \\ = -j4980 + 2200 + 2521 \\ = -j4980 + 4721 = 6862 / -46.71^{\circ} \Omega \end{array}$$

6. Calculate REN:

$$\text{REN} = \frac{8000}{|\mathbf{Z}|} = \frac{8000}{6862}$$

$$REN = 1.165$$

It is important to note that only in the absolute worst case situation of 150 V rms, 68-Hz ring signal would the REN be as high 1.165. If the ring signal is more tightly controlled, as is the case with most PBXs, the REN would typically be less than 0.5. However, if the series blocking capacitor is large and the current limiting resistor is small, the REN could be much greater.

Figure 11(a) through 11(c) show, respectively, the typical laboratory measurements for impedance vs frequency for the TCM1501B ringer with output open, output shorted and with Kyocera KBS-27D8 piezo transducer, taken at different voltages. Figure 11(d) shows the impedance variation of Kyocera Piezo KBS-27D8-3A with frequency. As is obvious, the impedance of the TCM1501B ranges approximately from 8 k $\Omega$  to 30 k $\Omega$  and is fairly independent of the load connected to its output.

#### Tighter Frequency Control

Due to normal process variations from one lot to another, the oscillator frequency can vary somewhat from the nominal values listed in Table 2. To obtain these center frequencies, the designer may either use a potentiometer as in the application in Figure 6, or use standard 1% resistor values. The 1% resistor will cause it to oscillate within  $\pm 5\%$ of the nominal frequency. If a fixed resistor is used to set frequency, it takes the place of both the R<sub>osc</sub> potentiometer and R<sub>2</sub>.

#### Additional Applications

#### Turning Ringer Circuit ON/OFF with a TTL Output

Figure 12 shows how an open-collector output of a TTL or STTL device may be used to disable the ring output of the TCM1512B. When the open-collector input goes low, the optoisolator switches ON, placing a voltage on pin 4 that is sufficient to swamp out the internal oscillator. While there are other means of shutting off the ringer, this is a low-voltage high-impedance method that provides isolation.



Figure 11. TCM1501B Laboratory Measurements-Impedance vs Frequency



Figure 11. Laboratory Measurements - Impedance vs Frequency (Cont'd)

#### Interfacing the TCM1520A Ring Detector

۰

The TCM1520A may be interfaced to allow either isolated or nonisolated supplies. Figure 13 shows a typical telephone application which uses an optocoupler to keep the phone lines isolated. When a ring signal is applied, the  $10-\mu F$ 

capacitor charges until pins 1 and 8 pass the 17-V threshold, at which time pin 4 outputs +5 V turning the optocoupler on. This causes the transistor portion of the optocoupler to saturate, providing a low signal to the  $\mu$ P or logic block.







Figure 13. TCM1520A with Isolated Supply

The drive capability of the TCM1520A is a function of the input Tip-Ring voltage and frequency. Figure 14(a) shows the typical output voltage vs load curves at different input ring signals. Figure 14(b) shows the typical impedance vs frequency curves of TCM1520A at different input voltages.



Figure 14. TCM1520A Drive Capability

Figure 15 illustrates one example of how to interface to the TCM1520A when isolation is not required. The  $10-k\Omega$ 

resistor is required only if the opposite sense of the output signal is desired.



Figure 15. TCM1520A with Nonisolated Supply



Figure 16. Autoanswer Modem Application

**H** Application Reports

#### Autoanswer MODEM

Figure 16 shows how the TCM1520A may be used to design an autoanswer MODEM. The incoming ring signal is detected by the TCM1520A which drives an optoisolator to give a MOS/TTL compatible signal to the  $\mu$ P. The  $\mu$ P on recognizing a valid ring signal gives an off-hook (OH) signal to DAA (Direct Access Arrangement), thus answering the "phone." The transmitting device can now send the carrier and start data transmission. The TCM1520A goes in the standby mode offering a better than 1-MΩ impedance to signals below 5 V rms, thus offering no signal degradation to transmit or receive audio signals.

#### TCM1520A as a Low Current Power Supply

The TCM1520A may also be used as an inexpensive 5-V power supply as shown in Figure 17. This circuit may

be plugged directly into a standard 110 V, 60 Hz wall outlet and a regulated 5 V is available at pin 4. The current drive capability in this configuration is dependent upon the series limiting resistor. With a 6.8-k $\Omega$  resistor, as shown, the drive capability is about 7 mA.

#### µC Control of Ringer

Figure 18 shows how a TCM1512B and a TCM1520A may be used to detect a ring signal and then let a microcomputer decide whether to ring the ringer or not. The TCM1520A is used to detect the presence of a ring signal. The TCM1512B is used to drive the piezo transducer. The ringer disable switch could be used to tell the microprocessor whether to ring the ringer or start the tape recorder.



Figure 17. Small Current Power Supply



Figure 18. Using TCM1520A to Detect Ring Signal and  $\mu$ C to Drive TCM1512B

# APPENDIX A

# Impedance vs Frequency Curves for Various Values of Capacitors to Simulate Piezo Performance



Figure A-1. TCM1501B Using Capacitors to Simulate Piezo Performance




Figure A-1. TCM1501B Using Capacitors to Simulate Piezo Performance (Cont'd)

#### **APPENDIX B**

#### Kyocera Piezoelectric Acoustic Generator Specifications

Contact your local Kyocera International, Inc. representative for further details on their devices.

Headquarters: Kyocera International, Inc. 8611 Balboa Avenue San Diego, CA 92123 (619) 279-8310

Texas:

Kyocera International, Inc. 13771 N. Central Expressway Suite 733 Dallas, Texas 75243 (214) 234-2408

#### PIEZOELECTRIC ACOUSTIC GENERATOR ELEMENT KBS-20DB-3P



Frequency-kHz

**Application Reports** 

#### PIEZOELECTRIC ACOUSTIC GENERATOR ELEMENT KBS-20DB-5A



ALL DIMENSIONS ARE IN MILLIMETERS.

- 1) Working Temperature :  $-20 \,^{\circ}\text{C} \sim +60 \,^{\circ}\text{C}$
- 2) Resonant Frequency : 6 ± 2 kHz
- 3) Resonant Impedance : 3 k $\Omega$  MAX
- 4) Capacitance : 10,000 pF ± 30%
- 5) Applied Voltage (nominal) : 10 V<sub>p-p</sub> Applied Voltage (maximum): 50 V<sub>p-p</sub>



#### PIEZOELECTRIC ACOUSTIC GENERATOR ELEMENT KBS-27DB-3T





ALL DIMENSIONS ARE IN MILLIMETERS.

1)	Working Temperature	:	– 20 °C ~ + 60 °C
2)	Resonant Frequency	:	3.8 ± 1 kHz
3)	Resonant Impedance	:	3 kΩ ΜΑΧ
4)	Capacitance	:	20,000 pF ± 30%

5) Applied Voltage (nominal) : 10 V<sub>p-p</sub> Applied Voltage (maximum): 50 V<sub>p-p</sub>



#### PIEZOELECTRIC ACOUSTIC GENERATOR ELEMENT KBS-27DB-3A



ALL DIMENSIONS ARE IN MILLIMETERS.

1)	Working Temperature	: −20°C ~ +60°C
2)	Resonant Frequency	: 3.8 ± 1 kHz

- 3) Resonant Impedance : 2.5 kΩ MAX
- 4) Capacitance : 20,000 pF ± 30%
- 5) Applied Voltage (nominal) : 10 V<sub>p-p</sub> Applied Voltage (maximum): 50 V<sub>p-p</sub>





#### PIEZOELECTRIC ACOUSTIC GENERATOR ELEMENT KBS-35DB-3A





ALL DIMENSIONS ARE IN MILLIMETERS.

- 1) Working Temperature : - 20°C ~ + 60°C
- 2) Resonant Frequency
- : 2.9 ± 0.5 kHz 3) Resonant Impedance : 200 \Q MAX
- 4) Capacitance : 30,000 pF ± 30%
- 5) Applied Voltage (nominal) : 10 Vp-p Applied Voltage (maximum): 50 Vp-p



#### PIEZOELECTRIC ACOUSTIC GENERATOR ELEMENT KBS-50DL-05C





ALL DIMENSIONS ARE IN MILLIMETERS.

1)	Working Temperature	: −20°C ~ +60°C
2)	Resonant Frequency	: 0.55 ± 0.25 kHz

- 3) Resonant Impedance : 700 Ω MAX
- 4) Capacitance : 120,000 pF ± 30%
- 5) Applied Voltage (nominal) : 10 V<sub>p-p</sub> Applied Voltage (maximum): 50 V<sub>p-p</sub>



**Application Reports** 

4 Application Reports

4-100

# Subscriber Line Control Circuits



#### IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes in the devices or the device specifications identified in this publication without notice. TI advises its customers to obtain the latest version of device specifications to verify, before placing orders, that the information being relied upon by the customer is current.

TI warrants performance of its semiconductor products to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems such testing necessary to support this warranty. Unless mandated by government requirements, specific testing of all parameters of each device is not necessarily performed.

In the absence of written agreement to the contrary, TI assumes no liability for TI applications assistance, customer's product design, or infringement of patents or copyrights of third parties by or arising from use of semiconductor devices described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor devices might be or are used.

Copyright © 1986, Texas Instruments Incorporated

## Contents

Title	Page
Introduction	4-105
High-Voltage Functions	4-106
Battery Feed	4-106
Over-Voltage Protection	4-106
Ringing	4-106
Test	4-106
Low-Voltage Functions	4-106
Supervision	4-106
Codec and Filter	4-106
Hybrid	4-107
Theory of Operation	4-107
Signaling	4-107
Ring Signaling	4-107
Dial-Pulse Signaling	4-107
Device Description	4-108
Digital Functions	4-108
Analog Functions	4-108
Supervision Functions	4-110
Functional Description	4-112
ТСМ4204А	4-112
ТСМ4205А	4-112
ТСМ4207А	4-112
System Design	4-112
Supervision Circuit	4-112
Hybrid Circuit	4-119
Flux-Cancelling Drive Circuit	4-120
Conclusion	4-125

4.103

### List of Illustrations

rigure
--------

### Title

Page

1	Typical Arrangement of the BORSCHT Functions	4-105
2	Dial Pulse Timing Diagram	4-108
3	Internal Configuration of the SLCC	4-109
4	Filter Characteristics as a Function of CLKS Input	4-111
5	Typical Loop Start Application for the TCM4204A	4-113
6	Off-Hook Loop Current Path During Nonringing Condition	4-114
7	Supervision Voltage vs Loop Current	4-114
8	Supervision Circuit Block Diagram	4-116
9	Off-Hook Loop Current Path During Ringing Condition	4-117
10	SLCC Hybrid Function Amplifier Configuration	4-119
11	SUPOT as a Function of Supervisor Input	4-121
12	SUPOT as a Function of Loop Current	4-122
13	High-Impedance Drive Circuit for Flux-Cancelling Winding	4-123
14	TCM4207A SLCC Standard Subscriber Line	4-124

#### Introduction

In a typical telephone network, the subscriber device (usually a telephone) is connected to a pair of wires called the tip and ring. This pair of wires, known as the subscriber or local loop, connects the subscriber apparatus to the central office (CO) or private branch exchange (PBX). The CO or PBX contains many line cards, each of which interfaces with one or more local loops.

Line-card functions are similar for CO and PBX, with the PBX requirements being less stringent. The functions of line cards are commonly known as the BORSCHT functions. This term is an acronym that stands for Battery feed, Over-voltage protection, Ringing, Supervision, Codec and filter, Hybrid, and Test. The arrangement of the BORSCHT functions for a single local loop is illustrated in Figure 1. These functions can be separated into two groups: high voltage and low voltage. In the high-voltage group are battery feed, over-voltage protection, ringing, and test, while the remaining functions fall into the lowvoltage group.



Figure 1. Typical Arrangement of the BORSCHT Functions

In recent years, the trend has been towards increasing the packing density for the CO and PBX. This goal has been realized through the use of LSI circuits to perform one or more of the BORSCHT functions. This in turn has enabled the number of lines handled by each line card to be increased from one to as many as eight. These circuits not only have decreased the space per line ratio for CO components, but also have reduced the cost per line and have improved reliability.

4

a)

Texas Instruments initial step towards consolidation of the BORSCHT functions was the introduction of the TCM2910 and TCM2911 Codecs and the TCM2912 filter. System integration was further advanced by combining both Codec and filter on the TCM2913 and TCM2914 combos. Today, however, Texas Instruments has further integrated the line card by providing hybrid, supervision, and controlling functions with a family of CMOS LSI circuits called the Subscriber Line Control Circuits (SLCC). Offered are three versions of the SLCC (TCM4204A, TCM4205A, and TCM4207A), each of which is designed for a specific application. (See Functional Description.)

#### **High-Voltage Functions**

#### **Battery Feed**

The battery-feed function provides the loop with a dc current to power the telephone and is usually supplied by a 48-V battery. For long rural lines, a higher voltage is often used (96 V).

#### **Over-Voltage Protection**

Over-voltage protection suppresses high-voltage transients induced by lightning or high-voltage utility lines.

#### Ringing

This function supplies a ring signal to the subscriber device by switching a ring generator onto the local loop. The signal is typically a 90 V rms sine wave at 20 Hz and is gated for one second on with three seconds off.

#### Test

Testing involves the use of relays to provide access to the local loop and to the switching circuits in order to test the line.

۹. s

#### Low-Voltage Functions

#### Supervision

When the subscriber apparatus is taken off-hook, the local loop is closed and a dc current is allowed to flow. The supervisor function monitors this loop current to determine when the telephone goes on- or off-hook. It is also used to perform dial-pulse accumulation when rotary-dial telephones are used. Dial pulses are generated by opening and closing the loop in rapid succession.

#### **Codec and Filter**

The Codec function is performed when an analog line is interfaced with a digital trunk. Encoding is carried out on the analog signal from the loop, and decoding is performed on the bit stream from the trunk. A voice-band filter (300 Hz to 3500 Hz) is used before encoding, and after decoding.

#### Hybrid

The hybrid function separates the bidirectional voice signals from the two-wire loop into distinct transmit and receive paths. This separation facilitates the use of analog repeater amplifiers or digital processing circuits. The hybrid function is named for the specialized transformer that has traditionally performed this two-wire to four-wire conversion.

#### **Theory of Operation**

#### Signaling

In addition to the supervision signaling previously described, two other types of signaling are used: ring and dial pulse signaling.

#### **Ring Signaling**

A ring signal is initiated in the CO or PBX and is used to alert the subscriber to an incoming call. The ring signal is injected onto the local loop by switching a ring generator in series with the battery.

The ring signal in the United States is a sine wave ranging in frequency from 15.3 Hz to 68 Hz, and in amplitude from 40 V rms to 150 V rms. The signal is gated on and off in a particular 'cadence.' A typical ring signal in the U.S. is 90 V rms at 20 Hz gated for one second on and three seconds off.

#### **Dial-Pulse Signaling**

Dial pulses are generated by making and breaking the subscriber loop in rapid succession. Figure 2 shows loop current as a function of time during dialing. In the United States, the recommended timing requirements for dial pulses are given by the Electronics Industries Association RS-470 standard. This document specifies a pulse period from 91 to 125 ms, with a percent break between 58 and 64. Here, percent break is defined as follows:

[(break duration)/(break duration + make duration)]  $\times$  100



Figure 2. Dial Pulse Timing Diagram

#### **Device Description**

The pin functions of TI's three SLCCs are given in Table 1, and the functional block diagram is shown in Figure 3. Each SLCC can be divided conceptually into digital, analog, and supervisor functions.

#### **Digital Functions**

The heart of the digital section of the SLCC is a 24-bit data storage unit (DSU). This DSU contains bits of read only and read/write data to provide hook status, relay control, transmit and receive gain control, and line-balance selection.

The bits in the DSU are accessed through a single DATA pin. A low transition on the chip enable input  $(\overline{CE})$  causes the DATA pin to change from a high impedance to an active state, and sets the pointer/counter to bit 0. The pointer is advanced by a positive transition on the clock (CLKM) input. The read/write (R/W) input determines the direction of information flow on the DATA pin. See the TCM4204A data sheet for a detailed timing diagram.

#### **Analog Functions**

The analog functions consist of the receive and transmit signal paths, with attenuators, and the hybrid function. The receive and transmit attenuators increase the versatility of the SLCC. The receive path gain is variable from -7.8 dB to +4.8 dB in 0.2-dB increments. The transmit path gain is variable from -12.6 dB to 0.0 dB in 0.2-dB increments.



Figure 3. Internal Configuration of the Subscriber Line Control Circuits

	PIN				
NAME	TCM4204A	TCM4205A	TCM4207A	DESCRIPTION	
ANLG GND	4	4	4	Analog ground	
AUX1	11	11	11		
AUX2		12		Latched digital outputs for relay control	
AUX3		13			
BALO	19	23	19		
BAL1	18	22	18	Analog input to balance network selection	
BAL2	17	21			
BALOT	5	5	5	A buffered form of the RX signal for application to the external balance network	
CE	9	9	9	Chip enable. Activated by a logic low input.	
CLKM	7	7	7	Digital clock input that advances the pointer counter of the digital	
				storage unit (DSU) allowing the information in the DSU to be accessed. When $R/\overline{W}$ and $\overline{CE}$ are low, information on the DATA I/O pin is latched into the DSU by the falling edge of CLKM.	
CLKS	13	15	13	A continuous clock input (from 1.536 to 2.048 MHz) used for internal	
				logic. This signal is not synchronous with any other signal.	
DATA I/O	10	10	10	Digital data input/output. When $\overline{CE}$ is low and $R/\overline{W}$ is high, the DATA I/O pin is in the output mode. When $\overline{CE}$ is low and $R/\overline{W}$ is low, the DATA I/O pin is in the input mode. When $\overline{CE}$ is high, the DATA I/O pin is in the high-impedance state.	
DGTL GND	12	14	12	Digital ground	
GS REF		20		Analog reference voltage input used for ground start supervision.	
PWRU		17		Decoded digital output of Mode Control used to control an external power supply.	
RNGR	14	16	14	Latched digital output to control the ring relay. The output turns off (low) when off-hook is detected, but the controller must program the ring bit low to ensure that the output remains low.	
RXIN	6	6	6	Analog input to the receive section	
RXO +	2	2	2		
RXO –	3	3	3	Complementary analog output of the receive amplifier	
R/₩	8	8	8	Digital input control for the direction of response of the digital storage unit. A logic high on $R/\overline{W}$ sets the DSU to transmit information. A logic low on $R/\overline{W}$ enables the DSU to receive information.	
SUP+	15	18	15	Differential analog supervision inputs. Inputs to SUP + and SUP -	
SUP –	16	19	16	are used to detect off-hook status during normal and ringing supervision.	
SUPOT			17	Filtered supervisory analog output	
TXFB	20	24	20	Feedback out of TX input amplifier	
TXI+	21	25	21	Appleg differential inputs to TV input emplifier	
ТХІ –	22	26	22		
тхот	23	27	23	Analog output of TX output amplifier	
VDD	24	28	24	Supply voltage (5 V ±5%)	
VSS	1	1	1	Supply voltage (-5 V ±5%) referenced to ANLG GND	

#### Table 1. Pin Functional Description

#### **Supervision Functions**

Line supervision is performed using differential inputs SUP+ and SUP-. When loop current flows, a voltage appears across the inputs from an external resistor network. The low-pass filter (LPF) shown in Figure 3 is used when off-hook detection is required during ringing. The LPF is a switched-capacitor filter, and its cutoff frequency is determined by the frequency of the input CLKS. Figure 4 shows the filter characteristics as a function of CLKS frequency. The LPF filters out the ac component from the supervision signal to detect a valid off-hook condition during ringing. The output of the LPF is used to set

bit 0 (on/off-hook) of the DSU. By virtue of the CLKS input, the SLCC can be used with any frequency ring generator. With the SLCC in the voice mode of operation, the LPF is ignored. This condition allows dial pulses to pass undistorted to the DSU.



Figure 4. Filter Characteristics as a Function of CLKS Input

#### **Functional Description**

The three versions of the SLCC (TCM4204A, TCM4205A, TCM4207A) have some functional differences. Each is designed to accommodate a different type of application, as outlined below.

#### **TCM4204A**

The TCM4204A, a 24-pin device, is configured to operate in a standard loop-start CO or PBX environment. It provides a ring relay output, plus one auxiliary output to control the test relay. A provision for three balance networks allows the same card to operate on virtually any length of line through a simple software manipulation.

#### TCM4205A

The TCM4205A is a 28-pin version of the SLCC and is ideal for ground-start applications. It performs all those functions found in the TCM4204A, with the addition of two extra relay outputs, a PWRU pin used to signal the power supply, and a GS REF ground-start reference input.

#### TCM4207A

The TCM4207A is identical to the TCM4204A aside from the addition of a supervisor output, which replaces one of the line-balance networks. This supervisor output provides a voltage that is proportional to the supervisor input-voltage. The output is used in driving a flux-cancelling winding in the battery-feed transformer.

#### System Design

#### **Supervision Circuit**

A typical application of the TCM4204A in a loop-start system is shown in Figure 5. In the normal (nonringing) state, the loop current (typically 20 mA to 80 mA) flows through the path defined in Figure 6. The loop current causes an IR drop across each of the 200- $\Omega$  resistors, which shifts the voltage levels on the supervision inputs (SUP+ and SUP-). Figure 7 gives SUP+ and SUP- voltages as a function of loop current. When the differential voltage between the two exceeds the threshold, the SLCC responds by setting the hook-status bit in the DSU to a logic high, indicating the off-hook condition.



Figure 5. Typical Loop Start Application for the TCM4204A

Application Reports

4

4-113



Figure 6. Off-Hook Loop Current Path During Nonringing Condition



Figure 7. Supervision Voltage vs Loop Current

4

A detailed diagram of the supervision circuitry of the SLCC is given in Figure 8. The details of supervisor operation are as follows:

- 1. A differential voltage across the SUP+ and SUP- inputs, referenced positive on SUP+ is required to initiate the off-hook condition (bit 0 high) in the standby or power-down mode.
- 2. Initial off-hook detection is always done in the standby or power-down mode.
- 3. The voltage across SUP+ and SUP- required for off-hook detection is 50 mV.
- 4. For rejection of the ring signal, the supervisor information is filtered with a switched capacitor low-pass filter when not in the voice mode.
- 5. When the ring bit is set high, an off-hook detection causes the ring relay output to go low; however, the ring bit must be reset to low by the controller before the controller changes the SLCC to the voice mode.
- 6. The voltage on either SUP input should always be between -2 V and +2.5 V. Outside this range, the supervision circuits become non-linear and the SUP inputs may require significant current. For this reason it is recommended that SUP+ and SUP- both be near 0 V for no-loop current.
- After initial off-hook detection, the SLCC should always be placed into the voice mode.
- 8. When the SLCC is placed in the voice mode, on-hook is detected using a peakdetector circuit. The peak-detector samples and stores the peak value of the SUP differential voltage. On-hook is detected when the SUP voltage falls below half the stored voltage. This circuit provides the ability to detect dial pulses and on-hook at the termination of a call.
- 9. The peak-detector circuit capacitor is discharged to 0 V whenever the SLCC is placed in the ring mode or when the Supervisor reset bit is set to a high. The Supervisor Reset should be used if off-hook is detected during standby mode to eliminate any accumulated charge on the capacitor due to noise.

If the subscriber returns to on-hook status while the Supervisor Reset bit is being used, then the SLCC cannot accurately detect the on-hook condition since, both the SUP voltage and the peak detector are at 0 V. This inability can be prevented by providing a dc bias-voltage in the reverse direction on the SUP+ and SUP- inputs when no loop current is flowing.

During pulse dialing, the loop current is pulsed off and on approximately ten times per second. When the SLCC is in the voice mode (set through the microprocessor interface), the supervisor information from SUP+ and SUP- is routed through a peak detector circuit, bypassing the low-pass filter. The pulses toggle the hook status bit in the DSU as the loop current is pulsed. The controlling microprocessor monitors this bit and counts the dial pulses. Dial-pulse accumulation can be accomplished only in the voice mode, because the low-pass filter will distort the dial pulses.









Figure 8. Supervision Circuit Block Diagram

Ring-trip is the supervisor function which involves detecting off-hook during the ringing condition and resetting the ring relay. The SLCC must be in the standby or powerdown mode when the ring bit is set to allow the LPF to reject the ring signal from the supervisor information.

When the ring relay is activated, the system is reconfigured as shown in Figure 9. The off-hook dc current path has been traced to illustrate the ring-trip function. When the telephone goes off-hook in the ringing condition, the IR drop across the 400- $\Omega$  resistor causes the potential at the SUP- input to drop below that at the SUP+ input. The SLCC automatically turns off the ring relay output when the hook status bit has been set. The controller must then reset the ring bit as soon as an off-hook condition has been determined.



Figure 9. Off-Hook Loop Current Path During Ringing Condition

The Supervision circuit shown in detail on Figure 6 and Figure 8 was designed to the following criteria:

- 1. A 10-mA loop current represents off-hook.
- 2. A -50-mV reverse bias exists when the loop current equals 0.

The simplified loop equations are as follows:

1. Nonringing condition:

$$V_{SUP+} = [V_{DD}(1/R5) + V_{BATT}(1/R3) + I1(R1)(1/R3)]/[1/R5) + (1/R9) + (1/R3)]$$
$$V_{SUP-} = [V_{DD}(1/R4) + V_{BATT}(1/R2) - I1(R11)(1/R7)]/[(1/R2) + (1/(R6 + R10)) + (1/R8) + (1/R4) + (1/R7)]$$

2. Ringing condition:

$$V_{SUP+} = [V_{DD}(1/R5) + V_{BATT}(1/(R3 + R1))]/$$

$$[(1/(R1 + R3)) + (1/R9) + (1/R5)]$$

$$V_{SUP-} = [V_{DD}(1/R4) + V_{BATT}(1/R2) - II(R10)(1/R6)]/$$

$$[(1/R2) + (1/(R7 + R11)))$$

$$+ (1/R6) + (1/R8) + 1/R4)]$$

Circuit values:

Derived values	Typical Values
R1 = 200 $\Omega$	200 Ω
R2 = R	1 MΩ
R3 = R	1 ΜΩ
R4 = R/9.8	102 kΩ
R5 = R/9.4	107 kΩ
R6 = R	1 MΩ
R7 = R	1 ΜΩ
R8 = R/27.2	36.5 kΩ
R9 = R/29.6	33.2 kΩ
$R10 = 400 \ \Omega$	400 Ω
R11 = 200 $\Omega$	200 Ω
$V_{DD} = 5 V$	
$V_{BB} = -48 V$	
Typically $R = 1 M\Omega$	· · · · · · · · · · · · · · · · · · ·

Substitution of the circuit values yields the following:

Nonringing condition:

 $V_{SUP+} = (5)I_{L} -0.025 V$   $V_{SUP-} = (-5)I_{L} + 0.025 V$  $V_{SUP+} -V_{SUP-} = (10)I_{L} -0.050 V$ 

Ringing condition:

 $V_{SUP+} = -0.025 V$   $V_{SUP-} = (-10)I_{L} + 0.025 V$  $V_{SUP+} -V_{SUP-} = (10)I_{L} -0.050 V$ 

NOTE: IL is in mA

#### **Hybrid Circuit**

Figure 5 shows that any signal that is applied at the receive input (RXIN) will appear across the transmit-amplifier inputs. The hybrid prevents the received signal from being returned on the transmit output (TXOT). The SLCC performs the hybrid function with the amplifier configuration of Figure 10. With a proper balance network, the receive signals at nodes D and F will be equal in amplitude and opposite in phase, cancelling completely at node G.



\*The gain of this amplifier is set by the user. If R1/R2 = R3/R4, the output is  $V_0 = \frac{R2}{R1} (V_1 - V_2)$ , or G = R2/R1.

Figure 10. SLCC Hybrid Function Amplifier Configuration

In the illustration, the gains of all internal amplifiers are unity, except for the transmitinput amplifier, which has a gain G that is set by the user with external resistors. The impedance  $Z_T$  is the termination impedance and  $Z_L$  is the line impedance, which is reflected through the battery-feed transformer.

Analysis of the hybrid can be accomplished by assuming that a signal is applied at RXIN such that  $V_A = 1$  V. By tracing the signal to the various nodes, the following voltages are obtained:

	$V_A = 1 V$
differential voltage	$V_B = 2 V$
differential voltage	$V_{\rm C} = 2[Z_{\rm L}/(Z_{\rm T} + Z_{\rm L})] V$
	$V_{\rm D} = 2G[Z_{\rm L}/(Z_{\rm T} + Z_{\rm L})] V$
	$V_E = -1 V$
	$V_{\mathbf{F}} = -Z_{\mathbf{B}}/(Z_{\mathbf{T}}' + Z_{\mathbf{B}}) \mathbf{V}$

For proper signal cancellation:

 $V_{D} = -V_{F} \text{ or}$   $2G[Z_{L}/(Z_{T} + Z_{L})] = Z_{B}/(Z_{T}' + Z_{B})$   $(1/2G)[Z_{T}/Z_{L} + 1] = Z_{T}'/Z_{B} + 1$  $1/2G[(Z_{T}/Z_{L}) + 1] = Z_{T}'/Z_{B} + 1$ 

If G is set to 1/2, for proper signal cancellation:

$$Z_T/Z_L = Z_T'/Z_B$$

#### NOTE: If G is not equal to 1/2, proper balance cannot be obtained.

The impedances  $Z_T'$  and  $Z_B$  can be scaled versions of  $Z_T$  and  $Z_L$ . By scaling the impedances up, large resistors and small capacitors can be used in the balance networks. The impedance of the three balance networks in parallel must be greater than 10 k $\Omega$  to prevent loading the balance output (BALOT).

#### Flux-Cancelling Drive Circuit

In the CO or PBX, the dc loop current flows through the transformer coil. This dc current in turn produces a dc flux in the core of the transformer. As the size of the transformer decreases, its core tends to become saturated at lower flux levels. In order to use the smaller transformers required to conserve space, a means of preventing core saturation is necessary.

Many transformers now have a flux-cancelling winding. This extra winding provides a means of generating a dc core-flux to oppose that created by the local loop. Normally, the CO-side to subscriber-side turns ratio is 1:1. If the CO or subscriber-side has n turns, the flux-cancelling winding usually has 3 n to 5 n turns. By forcing a current through the flux-cancelling winding that is 1/3 (for 3 n turns) to 1/5 (for 5 n turns) of the loop current, the dc core-flux is kept at 0, even for large loop currents. Using the standard dot convention, if the loop current flows into the dot on the subscriber side, the flux-cancelling current must flow out of the dot in the flux-cancelling winding.



Figure 11. SUPOT as a Function of Supervision Input

Driving the flux-cancelling winding of the transformer requires a high impedance current source. This fact is indicated by the impedance transformation across the transformer. If a transformer has a flux-cancelling to subscriber-side turns ratio of n:1, the flux-cancelling drive circuit impedance is reflected to the CO side as 1/n its actual value. For a turns ratio of 5:1, which is a typical value, the impedance is reflected as 1/25th of its value. Unless the impedance of the drive circuit is high, it will load the output from the CO.

Figure 11 is a plot of SUPOT versus differential supervision input-voltage, (SUP+) -(SUP-). SUPOT is a high impedance output that provides a voltage twice that of the differential input. From Figures 7 and 11, a plot of SUPOT versus loop current is obtained (see Figure 12).

The linear relationship between SUPOT and loop current allows the use of a voltagecontrolled current source as the flux-cancelling winding drive circuit. Figure 13 is one possible example. The voltage at node A is the negative of SUPOT. Proper choice of R1 provides the correct flux-cancelling current. Since the voltage at node A exactly follows SUPOT, this circuit offers a very high impedance to the transformer.



Figure 12. SUPOT as a Function of Loop Current

Application Reports



Figure 13. High-Impedance Drive Circuit for a Flux-Cancelling Winding

Increasing the gain of the op-amp circuit and adjusting R1 accordingly minimizes the dissipation of power in Q1. The upper limit on R1 is determined by the maximum current that must be provided, plus the dc resistance of the winding. At maximum current, Q1 must remain out of saturation; that is,  $V_{CE} > V_{CE(sat)}$ .

A design example is a flux-cancelling to subscriber-to-CO turns ratio of 5:1:1. From Figure 12, notice that at 0 mA loop current SUPOT is 0 V, and at 20 mA loop current SUPOT is 0.4 V. These points give a slope of (0.4 - 0)/(0.02 - 0) = 20. Since only one fifth the loop current is required, R1 is chosen as  $20 \times 5 = 100$ . The power dissipated in Q1 is the following:

$$P_{\text{diss}} = I_{\text{C}} \times V_{\text{CE}}$$
  
= I<sub>C</sub>[48 - I<sub>C</sub>(R1 + RW)]  
= I<sub>C</sub>[48 - RT × I<sub>C</sub>]; RT = R1 + RW

where RW is the dc resistance of the winding. The maximum power dissipation occurs where the first derivative is 0:

$$\frac{dP_{diss}}{dI_{C}} = 48 - 2RT \times I_{C} = 0$$
$$I_{C} = \frac{24}{RT}$$

Substituting this value into the power equation gives

$$P_{diss}(max) = (24/RT)[48 - RT(24/RT)] = 24 /RT = 576/RT.$$

The collector-to-emitter breakdown voltage of Q1 must be considered. This transistor must tolerate a  $V_{CEO}$  of 48 V, and one possible component for this position is the 2N2905A.

The operational amplifier A1 in the diagram can be any inexpensive circuit that will operate from +5 V to -5 V, such as the MC1458 dual op-amp.

Figure 14 shows a TCM4207A application with the flux-cancelling drive circuit.



tTypically, R = 1 mΩ

Figure 14. TCM4207A SLCC Standard Subscriber Line

### Conclusion

The Subscriber Line Control Circuits from Texas Instruments offer all low-voltage line-card functions on a single CMOS IC. This solution provides high performance while using less board space than conventional solutions. The low power consumption (typically 75 mW) of the SLCC also gives it improved reliability over other solutions. For further specifications of the TCM4204A series, refer to the data sheet elsewhere in this book.

4 **Application Reports**
## Contents

		Page
Ordering Instructions	 	5-3
Mechanical Data	 	5-5

Electrical characteristics presented in this data book, unless otherwise noted, apply for the circuit type(s) listed in the page heading regardless of package. The availability of a circuit function in a particular package is denoted by an alphabetical reference above the pin-correction diagram(s). These alphabetical references refer to mechanical outline drawings shown in this section.

Factory orders for circuits described in this data book should include a four-part type number as explained in the following example.

			E>	(AMPLE:	тсм	2222	J -00	
Prefix				<b>4</b> 7.87.1111.111	/			
MUST CONT	AIN THRE	e or four li	ETTERS		/	/ /		
TCM	TI <sup>-</sup> TI Tr TI Linear \$	Felecommunic TI Optoelectro ansient Voltag Silicon-Gate C	ation Products onics Products e Suppressors MOS Products					
Unique Circuit	t Descript	ion			/ /			
MUST CONT (From Indiv	AIN THRE	E TO EIGHT C a Sheets)	HARACTERS			/		
Examples:	181 2222 3180	32041C 29C13N-3		/				
Package				/ ,	/			
MUST CONT	AIN ONE	OR TWO LETT	ERS					
D, DW, DY, F (From Pin-Cor	N, HA, H nection [	B, J, JT, JW, Diagrams on Ir	KC, N, NT, NW dividual Data Sh	, P heet)				
Instructions (I	Dash No.)			/				
MUST CONT	AIN TWO	NUMBERS						
-00 No specia -10 Solder-di	al Instruct pped lead	ions s (N and NT p	ackages only)					
Circuits are shi (with possible	ipped in or additiona	ne of the carrier al costs), circu	s below. Unless a its will be shipp	ı specific metho ed on the mos <sup>.</sup>	d of shipme t practical	ent is spec carrier.	cified by the c	ustomer
(D,DW,DY,J, Slide Magaz A-Channel I Barnes Carr	JT,JW,N,I zines Plastic Tu ier	NT,NW,P) bing	Chip Carriers (I — Anti-Static P Flat (HA, HB) — Wells Carrier	<sup>-</sup> N) lastic Tubing	P 	ower Tab - Sleeves	) (KC)	





-Sectioned Cardboard Box -Individual Cardboard Box

5-3

Mechanical Data

#### D008, D014, and D016 plastic "small outline" packages

Each of these "small outline" packages consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. Leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. Leads are within 0,25 (0.010) radius of true position at maximum material dimension.

- B. Body dimensions do not include mold flash or protrusion.
- C. Mold flash or protrusion shall not exceed 0,15 (0.006).
- D. Lead tips to be planar within  $\pm 0,051$  (0.002) exclusive of solder.



#### DW016, DW020, DW024, and DW028 plastic "small outline" packages

Each of these "small outline" packages consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. Leads require no additional cleaning or processing when used in soldered assembly.



<sup>†</sup>The 28-pin package drawing is presently classified as Advance Information.

NOTES: A. Leads are within 0,25 (0.010) radius of true position at maximum material dimension.

- B. Body dimensions do not include mold flash or protrusion.
- C. Mold flash or protrusion shall not exceed 0,15 (0.006).
- D. Lead tips to be planar within  $\pm 0,051$  (0.002) exclusive of solder.



#### DY020 plastic "small outline" package

This "small outline" package consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. Leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. Leads are within 0,25 (0.010) radius of true position at maximum material dimension.

- B. Body dimensions do not include mold flash or protrusion.
- C. Mold flash or protrusion shall not exceed 0,15 (0.006).
- D. Formed leads to be planar within 0,10 (0.004) exclusive of solder.



#### FN020, FN028, FN044, FN068, and FN084 plastic chip carrier packages

Each of these chip carrier packages consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound withstands soldering temperatures with no deformation, and circuit performance characteristics remain stable when the devices are operated in high-humidity conditions. The packages are intended for surface mounting on solder lands on 1,27 (0.050) centers. Leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. Centerline of center pin each side is within 0,10 (0.004) of package centerline as determined by dimension B.

B. Location of each pin is within 0,127 (0.005) of true position with respect to center pin on each side.

C. The lead contact points are planar within 0,10 (0.004).



#### HA068 quadriform flat package

The 68-pin HA package is housed in a quadriform flat package. It is hermetically sealed with 0.05-inchlead spacing configured with gull-wing bent leads for surface mounting capability.



#### HB068 quadriform flat package

The 68-pin HB package is housed in a quadriform flat package. It is hermetically sealed with 0.05-inchlead spacing configured with straight leads for surface mounting capability.





5-10

#### J014 ceramic dual-in-line package

This hermetically sealed dual-in-line package consists of a ceramic base, ceramic cap, and a lead frame. Hermetic sealing is accomplished with glass. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

- B. This dimension does not apply for solder-dipped leads.
- C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above the seating plane.



#### J016 ceramic dual-in-line package

This hermetically sealed dual-in-line package consists of a ceramic base, ceramic cap, and a lead frame. Hermetic sealing is accomplished with glass. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

- B. This dimension does not apply for solder-dipped leads.
- C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above the seating plane.

5



#### J020 ceramic dual-in-line package

This hermetically sealed dual-in-line package consists of a ceramic base, ceramic cap, and a lead frame. Hermetic sealing is accomplished with glass. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

B. This dimension does not apply for solder-dipped leads.

C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above the seating plane.



### **MECHANICAL DATA**

#### J022 ceramic dual-in-line package

This hermetically sealed dual-in-line package consists of a ceramic base, ceramic cap, and a lead frame. Hermetic sealing is accomplished with glass. The package is intended for insertion in mounting-hole rows 10,16 (0.400) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. Each pin centerline is located within 0,25 (0.10) of its true longitudinal position.

B. This dimension does not apply for solder-dipped leads.

C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above the seating plane.



#### J028 ceramic dual-in-line package

This hermetically sealed dual-in-line package consists of a ceramic base, ceramic cap, and a lead frame. Hermetic sealing is accomplished with glass. The package is intended for insertion in mounting-hole rows on 15,24 (0.600) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

- B. This dimension does not apply for solder-dipped leads.
- C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above the seating plane.



#### JT024 ceramic dual-in-line package

This hermetically sealed dual-in-line package consists of a ceramic base, ceramic cap, and a lead frame. Hermetic sealing is accomplished with glass. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

- B. This dimension does not apply for solder-dipped leads.
- C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above the seating plane.



#### JW024 ceramic dual-in-line package

This hermetically sealed dual-in-line package consists of a ceramic base, ceramic cap, and a lead frame. Hermetic sealing is accomplished with glass. The package is intended for insertion in mounting-hole rows on 15,24 (0.600) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") leads require no additional cleaning or procesing when used in soldered assembly.



- NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.
  - B. This dimension does not apply for solder-dipped leads.
  - C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above the seating plane.



#### N014 plastic dual-in-line package

This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The packages are intended for insertion in mounting-hole rows on 7,62 (0.300) centers (see Note A). Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.



- NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.
  - B. This dimension does not apply for solder-dipped leads.
  - C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above the seating plane.



#### N016 plastic dual-in-line package

This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

- B. This dimension does not apply for solder-dipped leads.
- C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above seating plane.



#### **MECHANICAL DATA**

#### N018 plastic dual-in-line package

This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

- B. This dimension does not apply for solder-dipped leads.
- C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above seating plane.

5



5-20

#### N020 plastic dual-in-line package

This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

- B. This dimension does not apply for solder-dipped leads.
- C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above seating plane.



### MECHANICAL DATA

#### N022 plastic dual-in-line package

This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 10,16 (0.400) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

- B. This dimension does not apply for solder-dipped leads.
- C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above seating plane.

5



#### NO28 plastic dual-in-line package

This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 15,24 (0.600) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

B. This dimension does not apply for solder-dipped leads.

C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above seating plane.



### NT024 plastic dual-in-line package

This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.

NOTE: For all except 24-pin packages, the letter N is used by itself since only the 24-pin package is available in more than one row-spacing. For the 24-pin package, the 7,62 (0.300) version is designated NT; the 15,24 (0.600) version is designated NW. If no second letter or row-spacing is specified, the package is assumed to have 15,24 (0.600) row-spacing.



NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

- B. This dimension does not apply for solder-dipped leads.
- C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above the seating plane.



#### NW024 plastic dual-in-line package

This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 15,24 (0.600) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.

NOTE: For all except 24-pin packages, the letter N is used by itself since only the 24-pin package is available in more than one row-spacing. For the 24-pin package, the 7,62 (0.300) version is designated NT; the 15,24 (0.600) version is designated NW. If no second letter or row-spacing is specified, the package is assumed to have 15,24 (0.600) row-spacing.



- NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.
  - B. This dimension does not apply for solder-dipped leads.
  - C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above seating plane.



#### P008 dual-in-line plastic package

This package consists of a circuit mounted on an 8-pin lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers (See Note A). Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Solder-plated leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

- B. This dimension does not apply for solder-dipped leads.
- C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above seating plane.

5



ų



# TI Sales Offices | TI Distributors

ALABAMA: Huntsville (205) 837-7530 ARIZONA: Phoenix (602) 995-1007; Tucson (602) 624-3276.

CALIFORNIA: Invine (714) 660-1200; Sacramento (916) 929-0197; San Diego (619) 278-9600; Santa Clara (408) 980-9000; Torrance (213) 217-7000; Woodland Hills (818) 704-7759. COLORADO: Aurora (303) 368-8000.

CONNECTICUT: Wallingford (203) 269-0074.

FLORIDA: Altamonte Springs (305) 260-2116; Ft. Lauderdale (305) 973-8502; Tampa (813) 286-0420.

GEORGIA: Norcross (404) 662-7900. ILLINOIS: Arlington Heights (312) 640-3000.

INDIANA: Carmel (317) 573-6400; Ft. Wayne (219) 424-5174.

IOWA: Cedar Rapids (319) 395-9550. KANSAS: Overland Park (913) 451-4511. MARYLAND: Baltimore (301) 944-8600.

MASSACHUSETTS: Waltham (617) 895-9100

MICHIGAN: Farmington Hills (313) 553-1500; Grand Rapids (616) 957-4200.

MINNESOTA: Eden Prairie (612) 828-9300. MISSOURI: St. Louis (314) 569-7600.

NEW JERSEY: Iselin (201) 750-1050.

NEW MEXICO: Albuquerque (505) 345-2555

NEW YORK: East Syracuse (315) 463-9291; Melville (516) 454-6600; Pittsford (716) 385-6770; Poughkeepsie (914) 473-2900.

NORTH CAROLINA: Charlotte (704) 527-0930; Raleigh (919) 876-2725.

OHIO: Beachwood (216) 464-6100; Dayton (513) 258-3877.

OREGON: Beaverton (503) 643-6758

PENNSYLVANIA: Blue Bell (215) 825-9500 PUERTO RICO: Hato Rev (809) 753-8700.

TENNESSEE: Johnson City (615) 461-2192.

TEXAS: Austin (512) 250-6769; Houston (713) 778-6592; Richardson (214) 680-5082; San Antonio (512) 496-1779.

UTAH: Murray (801) 266-8972.

VIRGINIA: Fairfax (703) 849-1400. WASHINGTON: Redmond (206) 881-3080.

WISCONSIN: Brookfield (414) 782-2899.

CANADA: Nepean, Ontario (613) 726-1970; Richmond Hill, Ontario (416) 884-9181; St. Laurent, Quebec (514) 336-1860.

## **TI Regional Technology** Centers

CALIFORNIA: irvine (714) 660-8140; Santa Clara (408) 748-2220; Torrance (213) 217-7019.

COLOBADO: Aurora (303) 368-8000 GEORGIA: Norcross (404) 662-7945. ILLINOIS Arlington Heights (313) 640-2909. MASSACHUSETTS: Waltham (617) 895-9196. TEXAS: Richardson (214) 680-5066. CANADA: Nepean, Ontario (613) 726-1970.

TI AUTHORIZED DISTRIBUTORS Arrow/Kierulff Electronics Group Arrow Canada (Canada) Future Electronics (Canada) GRS Electronics Co., Inc. Hall-Mark Electronics Marshall Industries Newark Electronics Schweber Electronics Time Electronics Wyle Laboratories Zeus Components

OBSOLETE PRODUCT ONLY --Rochester Electronics, Inc. Newburyport, Massachusetts (617) 462-9332

ALABAMA: Arrow/Kierulff (205) 837-6955; Hall-Mark (205) 837-8700; Marshall (205) 881-9235; Schweber (205) 895-0480.

ARIZONA: Arrow/Kierulff (602) 437-0750; Hall-Mark (602) 437-1200; Marshall (602) 496-0290; Schweber (602) 997-4874; Wyle (602) 866-2888.

Scimetel (602) 937-8474, Wyle (602) 665-2888. CALIFORNIX: Los Angeles/Orange County: Arrow/Kierulff (318) 701-7500, (714) 838-5422; Hail-Mark (817) 716-7300, (714) 669-4100, (213) 217-8400; Marshall (818) 407-0101, (618) 459-5500, (714) 458-5365, Coliveber (818) 939-4702, (218) 840-9000, (714) 863-9953; Zaus (714) 921-9000; Sacramento: Hail-Mark (916) 722-8600; Marshall (916) 635-9700; Schweber (916) 929-9732; Wyle (916) 635-5202;

Marshall (916) 635-9700; Schweber (916) 929-9732; Wyle (916) 638-582; San Diego: Arrow/Kierulff (619) 565-4800; Hail-Mark (619) 2681-201; Marshall (619) 578-9600; Schweber (619) 450-0454; Wyle (619) 555-9171; San Francisco Bay Area: Arrow/Kierulff (408) 745-6600, Hail-Mark (409) 432-0900; Marshall (408) 942-4600; Schweber (408) 432-1711; Wyle (408) 727-2500; Zeus (408) 985-5121.

ColoRADO: Arrow/Kierulff (303) 790-4444; Hall-Mark (303) 790-1662; Marshall (303) 451-8383; Schweber (303) 799-0258; Wyle (303) 457-9953.

CONNETICUT: Arrow/Kierulff (203) 265-7741; Hall-Mark (203) 269-0100; Marshall (203) 265-3822; Schweber (203) 748-7080.

EUNIDOI (ED.) 1001000 EUNIDOI (200) 1001000 ArrowKieruff (305) 429-8200; Hall-Mark (305) 971-9280; Marshall (305) 977-4805, Schweber (305) 977-7511; Orlando: ArrowKieruff (305) 725-1480, (305) 826-5923, Hall-Mark (305) 855-4020, Marshall (305) 776-8565; Schweber (305) 855-4020, Marshall (305) 776-8565; Schweber (305) 331-7555; Zeus (305) 365-3000; Tampa: Hall-Mark (813) 530-4543; Marshall (313) 576-1399.

GEORGIA: Arrow/Kierulff (404) 449-8252; Hall-Mark (404) 447-8000; Marshall (404) 923-5750; Schweber (404) 449-9170.

ILLINOIS: Arrow/Kierulff (312) 250-0500; Hall-Mark (312) 860-3800; Marshall (312) 490-0155; Newark (312) 784-5100; Schweber (312) 364-3750.

INDIANA: Indianapolis: Arrow/Kierulff (317) 243-9353; Hall-Mark (317) 872-8875; Marshall (317) 297-0483;

IOWA: Arrow/Kierulff (319) 395-7230; Schweber (319) 373-1417.

KANSAS: Kansas City: Arrow/Kierulff (913) 541-9542; Hall-Mark (913) 888-4747; Marshali (913) 492-3121; Schweber (913) 492-2922.

MARYLAND: Arrow/Kierulff (301) 995-6002; Hall-Mark (301) 988-9800; Marshall (301) 840-9450; Schweber (301) 840-5900; Zeus (301) 997-1118.



MASSACHUSETTS Arrow/Kieculff (617) 935-5134 MASSACHUSETTS Arrow/Kier/um (o17) 935-5134; Hall-Mark (617) 667-0902; Marshall (617) 658-0810, Schweber (617) 275-5100, (617) 657-0760; Time (617) 532-6200; Zeus (617) 863-8800.

MICHIGAN: Detroit: Arrow/Kierulff (313) 971-8220; Marshall (313) 525-5850; Newark (313) 967-0600; Schweber (313) 525-8100; Grand Rapids: Arrow/Kierulff (616) 243-0912.

MINNESOTA: Arrow/Kierulff (612) 830-1800; Hall-Mark (612) 941-2600; Marshall (612) 559-2211; Schweber (612) 941-5280.

MISSOURI: St. Louis: Arrow/Kierulff (314) 567-6888; Hall-Mark (314) 291-5350; Marsha'l (314) 291-4650; Schweber (314) 739-0526.

NEW HAMPSHIRE: Arrow/Kierulff (603) 668-6968; Schweber (603) 625-2250.

NEW JERSEY: Arrow/Kierulff (201) 538-0900, (609) 596-8000; GRS Electronics (609) 964-8560; Hall-Mark (201) 575-4415, (609) 235-1900; Marshail (201) 882-0320, (609) 234-9100; Schweber (201) 227-7880.

NEW MEXICO: Arrow/Kierulff (505) 243-4566

NEW YORK: Long Island: Arrowikieruiff (516) 231-1000, Hall-Mark (516) 737-0600; Marshall (516) 273-2424, Schweber (516) 334-7555; Zeus (914) 937-7400; Rochester: Arrowikieruiff (716) 427-0300; Hall-Mark (716) 244-9200; Marshall (716) 235-7620; Schwebre (77616 424-2222) Schweber (716) 424-2222; Syracuse: Marshall (607) 798-1611

NORTH CAROLINA: Arrow/Kierulff (919) 876-3132, (919) 725-8711; Hall-Mark (919) 872-0712; Marshall (919) 878-9882; Schweber (919) 876-0000.

Marshal (515) of 5026, 50148254 (315) of 50390; Hall-Mark (216) 349-4532; Marshall (216) 248-3990; Hall-Mark (216) 454-2970; Columbus: ArrowKieruff (514) 436-0928; Hall-Mark (614) 488-3313; Dayton: ArrowKieruff (513) 435-5563; Marshall (513) 898-4480; Schweber (513) 439-1600.

OKLAHOMA: Arrow/Kierulff (918) 252-7537; Schweber (918) 622-8003.

OREGON: Arrow/Kierulff (503) 645-6456; Marshall (503) 644-5050; Wyle (503) 640-6000.

PENNSYLVANIA: Arrow/Kierulff (412) 856-7000, (215) 928-1800; GRS Electronics (215) 922-7037; Schweber (215) 441-0600, (412) 963-6804.

TEXAS: Austin: Arrow/Kieruiff (512) 835-4180; Hall-Mark (512) 258-8848; Marshali (512) 837-1991; Hain-Mark (5) (2) 258-6646, Marshall (5) (2) 637-1591, Schweber (5) (2) 339-0088, Wyle (5) (2) 834-9957; Dallas: Arrow/Kierulff (214) 380-6464; Hail-Mark (214) 553-4300; Marshall (214) 233-5200; Schweber (214) 661-5010; Wyle (214) 235-9953; Zeus (214) 783-7010 Zeus (214) 783-7010; Houston: Arrow/Kierulff (713) 530-4700; Hall-Mark (713) 781-6100; Marshali (713) 895-9200; Schweber (713) 784-3600; Wyle (713) 879-9953.

UTAH: Arrow/Kierulff (801) 973-6913; Hali-Mark (801) 972-1008; Marshall (801) 485-1551; Wyle (801) 974-9953.

WASHINGTON: Arrow/Kieruiff (206) 575-4420; Marshall (206) 747-9100; Wyle (206) 453-8300.

WISCONSIN: Arrow/Kierulff (414) 792-0150; Hall-Mark (414) 797-7844; Marshail (414) 797-8400; Schweber (414) 784-9020.

CANADA: Calgary: Future (403) 235-5325; Edmonton: Future (403) 438-2858; Montreal: Arrow Canada (514) 735-5511; Future (514) 694-7710; Future (514) 694-7710; Ottawa: Arrow Canada (613) 226-6903; Future (613) 820-8313; Ouebec City: Arrow Canada (418) 687-4231; Toronic: Arrow Canada (416) 672-7769; Future (416) 634-77710; Vancouver; Future (604) 294-1166; Winnipeg: Future (604) 339-0554.

## Customer **Response** Center

TOLL FREE: (800) 232-3200 OUTSIDE USA: (214) 995-6611 (8:00 a.m. - 5:00 p.m. CST)

BU

# **TI Worldwide** Sales Offices

ALABAMA: Huntsville: 500 Wynn Drive, Suite 514, Huntsville, AL 35805, (205) 837-7530.

ARIZONA: Phoenix: 8825 N. 23rd Ave., Phoenix, AZ 85021, (602) 995-1007.

Az 53021, (802) 995-1007. CALIFORNIA: Irvine: 17891 Cartwright Rd., Irvine, CA 92714, (714) 660-8187. Sacramento: 1900 Point West Way, Suite 171, Sacramento, CA 95815, (916) 929-1521: San Diego: CA 92123, (619) 278-9601: Sante Clara: 5353 Betsy Ross Dr., Santa Clara, CA 96054, (408) 980-9000; Torrance: 690 Knox St., Torrance, CA 90502, (213) 217.7010; Woodland Hills: 21220 Erwin St., Woodland Hills, CA 91367, (818) 704-7759.

COLORADO: Aurora: 1400 S. Potomac Ave., Suite 101, Aurora, CO 80012, (303) 368-8000.

CONNECTICUT: Wallingford: 9 Barnes Industrial Park Rd., Barnes Industrial Park, Wallingford, CT 06492, (203) 269-0074.

FLORIDA: Ft. Lauderdale: 2765 N.W. 62nd St., FLOHIDA: Ft. Lauderdale; Z/55 N.W. 62/d Ft. Lauderdale; FL 33309, (305) 973-6502; Maitland; Z601 Maitland Center Parkway, Maitland; FL 32751, (305) 660-4600; Tampa; 5010 W. Kennedy Blvd, Suite 101, Tampa, FL 33609, (813) 870-6420.

GEORGIA: Norcross: 5515 Spalding Drive, Norcross, GA 30092, (404) 662-7900

ILLINOIS: Arlington Heights: 515 W. Algonquin, Arlington Heights, IL 60005, (312) 640-2925.

IMDIAN.: Ft. Wayne; 2020 Inwood Dr., Ft. Wayne; IN 46815, (219) 424-5174; Indianapolis; 2346 S. Lynhurst, Suite J-400, Indianapolis, IN 46241, (317) 248-8555.

IOWA: Cedar Rapids: 373 Collins Rd. NE, Suite 200, Cedar Rapids, IA 52402, (319) 395-9550.

MARYLAND: Baltimore: 1 Rutherford Pl., 7133 Rutherford Rd., Baltimore, MD 21207, (301) 944-8600.

MASSACHUSETTS: Waltham: 504 Totten Pond Rd., Waltham, MA 02154, (617) 895-9100.

MICHIGAN: Farmington Hills: 33737 W, 12 Mile Rd., Farmington Hills, MI 48018, (313) 553-1500.

MINNESOTA: Eden Prairie: 11000 W. 78th St., Eden Prairie, MN 55344 (612) 828-9300.

MISSOURI: Kansas City: 8080 Ward Pkwy., Kansas City, MO 64114, (816) 523-2500; St. Louis: 11816 Borman Drive, St. Louis, MO 63146, (314) 569-7600.

NEW JERSEY: Iselin: 485E U.S. Route 1 South, Parkway Towers, Iselin, NJ 08830 (201) 750-1050

NEW MEXICO: Albuquerque: 2820-D Broadbent Pkwy NE, Albuquerque, NM 87107, (505) 345-2555.

NEV CONC. Easl Syncause: 6365 Collammer Dr., Easl Syracuse, NY 13057, (315) 463-3291; Endicett: 112 Nanticoke Ave., P.O. Box 518, Endicott, NY 13760, (607) 754-3900; Melville: 1 Huntington Ouadrangle, Suite 3C10, P.O. Box 2368, Melville, NY 11747, (516) 454-4600; Pittsford: 2851 Clover St., Pittsford, NY 14534, (716) 385-6770; Poughkeepsie: 385 South Rd., Poughkeepsie, NY 12601, (914) 473-2800.

NORTH CAROLINA: Charlotte: 8 Woodlawn Green, Woodlawn Rd., Charlotte, NC 28210, (704) 527-0930; Raleigh: 2809 Highwoods Blvd., Suite 100, Raleigh, NC 27625, (919) 876-2725.

OHO: Beachwood: 23408 Commerce Park Rd., Beachwood, OH 44122, (216) 464-6100; Dayton: Kingsley Bldg., 4124 Linden Ave., Dayton, OH 45432, (513) 256-3877.

OREGON: Beaverton: 6700 SW 105th St., Suite 110, Beaverton, OR 97005, (503) 643-6758.

PENNSYLVANIA: Ft. Washington: 260 New York Dr., Ft. Washington, PA 19034, (215) 643-6450; Coraopolis: 420 Rouser Rd., 3 Airport Office Park, Coraopolis, PA 15108, (412) 771-8550.

PUERTO RICO: Hato Rey: Mercantil Plaza Bldg., Suite 505, Hato Rey, PR 00919, (809) 753-8700.

TEXAS: Austin: P.O. Box 2909, Austin, TX 78769, (512) 250-7655; Richardson: 1001 E. Campbell Rd., Richardson, TX 75080,

(312) 230-7633, Internetation, 1837 C. 2007 Richardson, TX 75080, 9100 Southwest Frw Suite 237, Houston, TX 77036, (713) 778-6592; San Antonio: 1000 Central Parkway South, San Antonio, TX 78232, (512) 496-1779.

UTAH: Murray: 5201 South Green SE, Suite 200, Murray, UT 84107, (801) 266-8972. VIRGINIA: Fairfax: 2750 Prosperity, Fairfax, VA 22031, (703) 849-1400.

WASHINGTON: Redmond: 5010 148th NE, Bidg B, Suite 107, Redmond, WA 98052, (206) 881-3080.

WISCONSIN: Brookfield: 450 N. Sunny Slope, Suite 150, Brookfield, WI 53005, (414) 785-7140.

CANADA: Nepsan: 301 Moodie Drive, Mallorn Center, Nepsan, Ontario, Canada, K2H9C4, (613) 7261970. Richmond Hill: 280 Center St. E., Richmond Hill L4C1B1, Ontario, Canada (416) 884-9181; St. Laurent, Ville St. Laurent Quebec, 9460 Trans Canada H4Vy, St. Laurent, Quebec, Canada H4S1R7, (514) 335-392.

ARGENTINA: Texas Instruments Argentina S.A.I.C.F.: Esmeralda 130, 15th Floor, 1035 Buenos Aires, Argentina, 1 + 394-3008.

Autor, Algentine, 17 304-5000 AUSTRALIA (& NEW ZEALAND): Texas Instruments Australia Ltd.: 6-10 Talavera Rd., North Ryde (Sydney), New South Wales, Australia 2113, 2 + 887-1122; 5th Floor, 418 St. Kilda Road, Melbourne, Victoria, Australia 3004, 3 + 267-4677; 171 Philip Highway, Elizabeth, South Australia 5112, 8 + 255-2066.

AUSTRIA: Texas Instruments Ges.m.b.H.: Industriestrabe B/16, A-2345 Brunn/Gebirge, 2236-846210.

BELGIUM: Texas Instruments N.V. Belgium S.A.: Mercure Centra, Raketstraat 100, Rue de la Fusee, 1130 Brussels, Belgium, 2/720.80.00.

BRAZIL: Texas Instruments Electronicos do Brasil Ltda.: Rua Paes Leme, 524-7 Andar Pinheiros, 05424 Sao Paulo, Brazil, 0815-6166.

DENMARK: Texas Instruments A/S, Mairelundvej 46E, DK-2730 Herlev, Denmark, 2 - 91 74 00.

FINLAND: Texas Instruments Finland OY: Teollisuuskatu 19D 00511 Helsinki 51, Finland, (90) 701-3133.

701-3133. FRANCE: Texas Instruments France: Headquarters and Prod. Plant, BP 05, 06270 Villeneuve-Loubet, (03) 200-101, Paris Office, BP 67 8-10 Average Morane-Saulnier, 78141 Velizy-Villacoublay (0) 946-97-12, Jvon Salse Office, LOree D'Ecully, (7) 833-04-05, Strasbourg Sales Office, Le Sebastopol 3, Quai Kleber, 67055 Strasbourg Cedex, (88) 221-266, Rennes, 23-25 Rue du Pulits Mauger, 35100 Rennes, (99) 31-54-86; Toulouse Sales Office, Le Peripole-2, Chemin du Pigeonnier de la Cepiere, 31100 Toulouse, (61) 44-18-19; Marseille Sales Office, Noilly Paradis-146 Rue Paradis, 13006 Marseille, (91) 37-25-30.



GERMANY (Fed. Republic of Germany): Texas Instruments Deutschland GmbH: Haggertystrasse 1, D-8050 Freisong, 8161 + 80-591; kurfurestendamm 195/196, D-1000 Berlin 15, 30 + 882-7365; III, Hagen 3/Kibbelstrasse, 19, D-4300 Essen, 201-24250; Frankfurter Allee 6-8, D-8236 Eschborm 1, 06156 + 8070; Hamburgerstrasse 11, D-2000 Hamburg 76, 040 + 220-1154, Kirchhorsterstrasse 2, D-3000 Hannover 5, 511 + 646027; Maybachstrabe 11, D-7302 Ostificiem 2:Neilingen, 711 + 547001; Mixikoling 15, D-2000 Hamburg 60, 40 + 530 + 061; Mixikoling 15, D-2000 Hamburg 60, 40 + 500 + 061; Mixikoling 15, D-2000 Hambu

HONG KONG (+ PEOPLES REPUBLIC OF CHINA): Texas Instruments Asia Ltd., 8th Floor, World Shipping Ctr., Harbour City, 7 Canton Rd., Kowloon, Hong Kong, 3 + 722-1223.

IRELAND: Texas Instruments (Ireland) Limited: Brewery Rd., Stillorgan, County Dublin, Eire, 1 831311.

TALY: Texas Instruments Semiconduttori Italia Spa: Viale Delle Scienze, 1, 02015 Cittaducale (Rieti), Italy, 746 694; IVia Salaria KM 24 (Platzzo Cosma), Monterotondo Scalo (Rome), Italy, 6 + 9003241; Viale Europa, 38-44, 20093 Cologno Monzeeg (Milano), 2 252541; Corso Svitzera, 185, 10100 Torino, Italy, 11 774545; Via J. Barozzi 6, 40100 Bologna, Italy, 51 265951

JAPAN: Texas Instruments Asia Ltd.: 4F Aoyama Fuji Bidg., 6-12, Kita Aoyama 3-Chome, Minato-ku, Tokyo, Japan 107, 3-498-211; Oaka Branch, 5F, Nissho Iwai Bidg. 30 Imabashi 3- Chome, Higashi-Ku, Osaka, Japan 541, 06-204-1881; Nagoya Branch, 7F Daini Toyota Wast Bidg., 10-27, Meleki J Chome, Nakemuradya Maseura, Janose 4-Chome, Nakamura-ku Nagoya, Japan 450 52-583-8691

KOREA: Texas Instruments Supply Co.: 3rd Floor, Samon Bidg., Yuksam-Dong, Gangnam-ku, 135 Seoul, Korea, 2 + 462-8001.

MEXICO: Texas Instruments de Mexico S.A.: Mexico City, AV Reforma No. 450 - 10th Floor, Mexico, City, AV Reforma No. 450 D.F., 06600, 5 + 514-3003.

MIDDLE EAST: Texas Instruments: No. 13, 1st Floor Mannai Bidg., Diplomatic Area, P.O. Box 26335, Manama Bahrain, Arabian Gulf, 973+274681.

NETHERLANDS: Texas Instruments Holland B.V., P.O. Box 12995, (Bullewijk) 1100 CB Amsterdam, Zuid-Oost, Holland 20+5602911.

NORWAY: Texas Instruments Norway A/S: PB106, Refstad 131, Oslo 1, Norway, (2) 155090.

PHILIPPINES: Texas Instruments Asia Ltd.: 14th Floor, Ba- Lepanto Bidg., 8747 Paseo de Roxas, Makati, Metro Manila, Philippines, 2 + 8188987.

PORTUGAL: Texas Instruments Equipamento Electronico (Portugal), Lda.: Rua Eng. Frederico Ulrich, 2650 Moreira Da Maia, 4470 Maia, Portugal, 2948-1003.

SINGAPORE (+ INDIA, INDONESIA, MALAYSIA, THAILAND): Texas Instruments Asia Ltd.: 12 Lorong Bakar Batu, Unit 01-02, Kolam Ayer Industrial Estate, Republic of Singapore, 747-2255.

SPAIN: Texas Instruments Espana, S.A.: C/Jose Lazaro Galdiano No. 6, Madrid 16, 1/458.14.58.

SWEDEN: Texas Instruments International Trade Corporation (Sverigefilialen): Box 39103, 10054 Stockholm, Sweden, 8 - 235480.

SWITZERLAND: Texas Instruments, Inc., Reidstrasse 6, CH-8953 Dietikon (Zuerich) Switzerland, 1-740 2220.

TAIWAN: Texas Instruments Supply Co.: Room 903, 205 Tun Hwan Rd., 71 Sung-Klang Road, Taipei, Taiwan, Republic of China, 2 + 521-9321.

UNITED KINGDOM: Texas Instruments Limited: Manton Lane, Bedford, MK41 7PA, England, 0234 67466; St. James House, Wellington Road North, Stockport, SK4 2RT, England, 61 + 442-7162.

BM



Printed in U.S.A.

1