

Linear & Telecom ICs FOR ANALOG SIGNAL PROCESSING APPLICATIONS





NEW HIGH SPEED LINEAR PRODUCTS

AMPLIFIERS

AWPLI	FIERS					
HA-5020 100MHz CURRENT FEEDBACK VIDEO	HA-2842 WIDEBAND HIGH OUTPUT CURRENT VIDEO					
(Page 3-368)	(Page 3-344)					
UNITY GAIN BANDWIDTH100MHz	• HIGH SLEW RATE375V/μs					
• DIFFERENTIAL GAIN < 0.02%	• GAIN BANDWIDTH PRODUCT80MHz					
• DIFFERENTIAL PHASE<0.03 ⁰	• HIGH OUTPUT CURRENT ±100mA					
• SLEW RATE 800V/μs	• DIFFERENTIAL GAIN/PHASE0.02%/0.03 ⁰					
• GAIN FLATNESS	• LOW OFFSET VOLTAGE 1mV					
HA-2839/40 VERY HIGH SLEW RATE WIDEBAND	HA-2841 UNITY GAIN STABLE WIDEBAND VIDEO					
(Page 3-335)	(Page 3-341)					
• HIGH SLEW RATE625V/μs	• HIGH SLEW RATE240V/µs					
• WIDE GAIN BANDWIDTH600MHz	• UNITY GAIN BANDWIDTH54MHz					
• DIFFERENTIAL GAIN/PHASE 0.03%/0.03°	• LOW OFFSET VOLTAGE 1mV					
• LOW OFFSET VOLTAGE0.6mV	• DIFFERENTIAL GAIN/PHASE0.03%/0.03 ⁰					
• FULL POWER BANDWIDTH10MHz	• LOW DISTORTION>83dB					
HA-2850 LOW POWER HIGH SLEW RATE WIDEBAND	HA-5232/34 DUAL/QUAD LOW COST PRECISION					
(Page 3-347)	(Page 3-478)					
LOW SUPPLY CURRENT 8.0mA Max	• LOW OFFSET VOLTAGE 300μV Max					
• HIGH SLEW RATE340V/μs	• LOW OFFSET DRIFT 2μV/°C					
WIDE GAIN BANDWIDTH 470MHz	• LOW SUPPLY CURRENT<1mA/A					
• DIFFERENTIAL GAIN/PHASE0.04%/0.04 ⁰	• LOW BIAS CURRENT5nA					
LOW OFFSET VOLTAGE	• HIGH CMRR/PSRR110dB					
HA-7712/13 LOW POWER PRECISION						
	3-481)					
• VERY LOW POWER	150μΑ (7712) 15nA (7713)					
 LOW OFFSET VOLTAGE 	Ε250μV					
 LOW INPUT BIAS CURR 	ENT 20pA					

• WIDE OPERATING RANGE 4V to 16V



NEW HIGH SPEED LINEAR PRODUCTS

(Continued)

MULTI-CHANNEL AMPLIFIERS

VIDEO SWITCH AND AMPLIFIER	SELECTABLE 4 CHANNEL VIDEO OP AMP
(Page 8-50) 5 MULTIPLEX VIDEO CHANNELS 1 Independent Channel 4 Channels With Enable UNITY GAIN BANDWIDTH	(Page 3-255) • UNITY GAIN BANDWIDTH

COMPARATORS

CA3256

HFA-0003/3L ULTRA HIGH SPEED COMPARATOR

(Page 4-31)

	` • · · · · · · · · · · · · · · · · · ·
0	LOW PROPAGATION DELAY 2.0/2.1ns
0	LOW OFFSET VOLTAGE 1m\
0	WIDE COMMON MODE RANGE +5.2/-2.8\
0	USER PROGRAMMABLE HYSTERESIS
0	WIDE TRACKING BANDWIDTH270MHz

MULTIPLIERS

HA-2444

HA-2556/2557 2 QUADRANT WIDEBAND ANALOG MULIPLIER

(Pages 8-86 & 8-89)

9	• CHANNEL BANDWIDTH 30/	100MHz
9	DIFFERENTIAL GAIN	0.1%
0	DIFFERENTIAL PHASE	0.1 ⁰
9	• GAIN FLATNESS TO 10MHz	0.1dB
	SIEWRATE	350V//ue

TELECOM SLICs

HC-5502B/HC-5504B/HC-5504DLC
PBX SUBSCRIBER LINE INTERFACE CIRCUITS

(Page 9-75, 9-88 & 9-95)

- MEETS WORLDWIDE PBX REQUIREMENTS
- DIGITAL LOOP CARRIER MARKET (5504DLC)
- +5V AND +12V OPERATION

HC-5509B CENTRAL OFFICE SLIC

(Page 9-102)

- PROGRAMMABLE LOOP CURRENT
- THERMAL SHUTDOWN FEATURE
- TRANSMIT SIGNALS WHILE ON-HOOK

HC-5524 PBX AND DLC SLIC

(Page 9-111)

- PROGRAMMABLE LOOP CURRENT
- -24V BATTERY
- THERMAL SHUTDOWN FEATURE



NEW POWER PROCESSING ICS

DC/DC CONVERTERS AND REGULATORS

Produced on low power CMOS, these product offer superior performance over other second source devices while providing latch-free operation at very competitive prices.

LOW VOLTA	ICL644/5/6/7 AGE STEP-UP CO	NVERTERS

ICL7644/5/6/7 LOW VOLTAGE STEP-UP CONVERTERS

(Page 2-87)

■ OUTPUT FROM A SINGLE CELL +3V or +5V

• START-UP VOLTAGE 0.9V

• STANDBY CURRENT..... 80µA

(Page 2-87)

- SAME AS ICL64X WITH SHUT DOWN FEATURE
- AVAILABLE IN PDIP/SOIC

MOSFET DRIVERS

The "HV" family of MOSFET drivers utilize the benefits of Dielectric Isolation Technology to achieve cost effective SCR topologies with high voltage and high speed performance.

		V-350/35		
HALF B	RIDGE N-	CHANNEL)	MOSFET D	RIVER

(Page 2-54)

- +40V TO +450V, DC-30kHz (HV-350)
- +40V TO +450V, 10kHz-100kHz (HV-355)
- 2 AMPs PEAK
- RISE/FALL TIME 75ns Max at 10000pF

HV-400 HIGH SPEED MOSFET DRIVER

(Page 2-62)

- PEAK SOURCE/SINK CURRENT..... 6A/30A
- RISETIME......70ns
- FREQUENCY RANGE 300kHz

OFFLINE POWER SUPPLIES

Utilizing Harris Dielectric Isolation Technology and proprietary design, this product family provides direct offline to regulated DC conversion integrating the functions of rectifier, transformer, and 3 terminal regulator into a single cost saving IC.

HV-2405E SINGLE CHIP AC/DC POWER SUPPLY

(Page 2-76)

- INPUT RANGE 18V to 264Vrms
- OUTPUT RANGE 5V to 24VDC at 50mA
- 250mA OUTPUT WITH APP, NOTE AN9101
- UL RECOGNIZED (FILE # E130808)



THE NEW HARRIS SEMICONDUCTOR

In December 1988, Harris Semiconductor acquired the General Electric Solid State division, thereby adding former GE, RCA, and Intersil devices to the Harris Semiconductor line.

This linear IC databook represents the full line of Harris Semiconductor linear products for commercial applications and supersedes previously published linear databooks under the Harris, GE, RCA or Intersil names. For a complete listing of all Harris Semiconductor products, please refer to the Product Selection Guide (SPG-201R; ordering information below).

For complete, current and detailed technical specifications on any Harris device please contact the nearest Harris sales, representative or distributor office; or direct literature requests to:

Harris Semiconductor Literature Department P.O. Box 883, MS CB1-28 Melbourne, FL 32901 (407) 724-3739 FAX 407-724-3937

U.S. HEADQUARTERS

Harris Semiconductor 1301 Woody Burke Road Melbourne, Florida 32902 TEL: (407) 724-3000

SOUTH ASIA

Harris Semiconductor H.K. Ltd 13/F Fourseas Building 208-212 Nathan Road Tsimshatsui, Kowloon Hong Kong TEL: (852) 3-723-6339

EUROPEAN HEADQUARTERS

Harris Semiconductor Mercure Centre Rue de la Fusse 100 Brussels, Belgium 1130 TEL: (32) 2-246-2111

NORTH ASIA

Harris K.K. Shinjuku NS Bldg. Box 6153 2-4-1 Nishi-Shinjuku Shinjuku-Ku, Tokyo 163 Japan TEL: 81-3-345-8911

Harris Semiconductor products are sold by description only. All specifications in this product guide are applicable only to packaged products; specifications for die are available upon request. Harris reserves the right to make changes in circuit design, specifications and other information at any time without prior notice. Accordingly, the reader is cautioned to verify that information in this publication is current before placing orders. Reference to products of other manufacturers are solely for convenience of comparison and do not imply total equivalency of design, performance, or otherwise.



Copyright © Harris Corporation 1991 (All rights reserved) Printed in U.S.A., 8/1991

LINEAR INTEGRATED CIRCUITS

FOR COMMERCIAL APPLICATIONS

2	Power Processing Circuits
3	Operational Amplifiers
4	Comparators
5	Sample and Hold Amplifiers
6	Differential Amplifiers
7	Arrays
8	Special Analog Circuits
9	Telecommunications

Harris Quality and Reliability 10

Application Note Abstracts 11

Sales Office Information 13

Packaging and Ordering Information 12

General Information

LINEAR PRODUCT TECHNICAL ASSISTANCE

For technical assistance on the Harris products listed in this databook, please contact Field Applications Engineering staff available at one of the following Harris Sales Offices:

UNI	T	FD	ST	-Δ	TF	9
UIV		$-\nu$	91	~		J

CALIFORNIA	Costa Mesa714-433-0600 San Jose
FLORIDA	Melbourne 407-724-3576
GEORGIA	Norcross404-246-4660
ILLINOIS	Schaumburg708-240-3480
MASSACHUSETTS	Burlington
NEW JERSEY	Mt. Laurel 609-727-1909
NEW YORK	Great Neck
TEXAS	Dallas214-733-0800

I٨	ĮΤ	E	RN	Α	TI	O	N	AL	
----	----	---	----	---	----	---	---	----	--

FRANCE	Paris 33-1-346-54046
GERMANY	Munich
ITALY	Milan 39-2-262-22141
JAPAN	Tokyo81-3-345-8911
KOREA	Seoul82-2-551-0931
U.K.	Camberley 44-2-766-86886

For literature requests, please contact Harris Telemarketing at 407-724-3739.

LINEAR

GENERAL INFORMATION

	PAGE
ALPHA NUMERIC PRODUCT INDEX	1-2
PRODUCT INDEX BY FAMILY	1-7
ARRAYS	1-7
COMPARATORS	1-7
DIFFERENTIAL AMPLIFIERS	1-7
OPERATIONAL AMPLIFIERS	1-7
POWER PROCESSING CIRCUITS	1-10
SAMPLE AND HOLD AMPLIFIERS	1-10
SPECIAL ANALOG CIRCUITS.	1-11
TELECOMMUNICATIONS	1-11
OBSOLETE PRODUCT LISTING	1-12
COMMERCIAL LINEAR PRODUCT CROSS REFERENCE	1-13
RELATED HARRIS PRODUCTS NOT FOUND IN THIS DATABOOK	
DATA ACQUISITION PRODUCTS	1-37
DIGITAL SIGNAL PROCESSING PRODUCTS	1-43
MIXED SIGNAL PRODUCTS	1-44

Alpha Numeric Product Index

			PAGE
CA	124	Internally Compensated, Quad	3-11
CA	139, A	Quad Voltage Comparators	4-3
CA	158, A	Internally Compensated, Dual	3-18
CA	224	Internally Compensated, Quad	3-11
CA	239, A	Quad Voltage Comparators	4-3
CA	258,A	Internally Compensated, Dual	3-18
CA	324	Internally Compensated, Quad	3-11
CA	339, A	Quad Voltage Comparators	4-3
CA	358, A	Internally Compensated, Dual	3-18
CA	555, C	Timer	8-3
CA	723, C	Adjustable Voltage Regulator	2-5
CA	741, C	Internally Compensated, Single	3-29
CA	1391	TV Horizontal Processors	8-9
CA	1394	TV Horizontal Processors	8-9
CA	1458	Dual 741 Without Offset Null, Dual	3-29
CA	1524	Pulse Width Modulator	2-13
CA	1558	Dual 741 Without Offset Null, Dual	3-29
CA	2524	Pulse Width Modulator	2-13
CA	2902	Internally Compensated, Quad	3-11
CA	2904	Internally Compensated, Dual	3-18
CA	3018, A	General-Purpose Transistor Array	7-5
CA	3020, A	Multi-Purpose Wideband Power Amplifier, Single	3-35
CA	3028A, B	Differential/Cascode Amplifier	6-3
CA	3039	Diode Array	7-11
CA	. 3045	General-Purpose N-P-N Transistor Array	7-15
CA	3046	General-Purpose N-P-N Transistor Array	7-15
CA	3049	Dual High-Frequency Differential Amplifier	6-14
CA	3053	Differential/Cascode Amplifier	6-3
CA	3054	Transistor Array-Dual Differential Amplifier	6-19
CA	3059	Zero-Voltage Crossing Switch System	2-28
CA	3060	Programmable/Variable OTA, Triple	3-43
CA	3078, A	Micropower, Externally Compensated, Single	3-54
CA	3079	Same as CA3059 Without Protection and Inhibit	2-28
CA	3080, A	Programmable/Variable OTA, Single	3-62
CA	3081	General-Purpose High-Current N-P-N Array	7-21
CA	3082	General-Purpose High-Current N-P-N Array	7-21
CA	3083	General-Purpose High-Current N-P-N Array	7-24
CA	3085, A, B	Positive Voltage Regulator	2-39
CA	3086	General-Purpose N-P-N Transistor Array	7-28

			PAGE
CA	3089	FM IF System	8-14
CA	3094, A, B	Programmable Power Switch/Amplifier, Single	3-71
CA	3096, A, C	N-P-N/P-N-P Transistor Array	7-33
CA	3098	Programmable Schmitt Trigger-With Memory	4-8
CA	3100	±15V, BiMOS, 38MHz, GBW Product, Single	3-82
CA	3102	Dual High-Frequency Differential Amplifier	6-14
CA	3126	TV Chroma Processor	8-20
CA	3127	High-Frequency N-P-N Transistor Array	7-43
CA	3130, A	±7V, BiMOS, 15MHz, GBW Product, Single	3-88
CA	3140, A	±15V, BiMOS, 4.5MHz, GBW Product, Single	3-102
CA	3141	High-Voltage Diode Array	7-48
CA	3146, A	High-Voltage Transistor Array	7-51
CA	3160, A	±7.5V, BiMOS, 4MHz, GBW Product, Single	3-122
CA	3183, A	High-Voltage Transistor Array	7-51
CA	3189	FM IF System	8-27
CA	3193, A	BiMOS Precision, Single	3-138
CA	3194	Single Chip PAL Luminance/Chroma Processor	8-33
CA	3217	Single Chip TV Chroma/Luminance Processor	8-41
CA	3227	High-Frequency N-P-N Transistor Array	7-58
CA	3240, A	±15V, BiMOS, Int. Comp., Dual	3-149
CA	3246	High-Frequency N-P-N Transistor Array	7-58
CA	3256	BiMOS Analog Video Switch and Amplifier	8-50
CA	3260, A	±7.5V, BiMOS, Int. Comp., Dual	3-163
CA	3280, A	Programmable/Variable OTA, Dual	3-167
CA	3290, A	BiMOS Dual Voltage Comparators	4-15
CA	3420, A	Low Voltage BiMOS Op Amp, Single	3-176
CA	3440, A	Nanopower BiMOS Op Amp, Single	3-181
CA	3450	Video Line Driver, High Speed, Single	3-186
CA	3524	Regulating Pulse Width Modulator	2-13
CA	5130, A	High Slew Rate and Wide Bandwidth, Single	3-194
CA	5160, A	Frequency-compensated CA 5130, Single	3-211
CA	5260, A	Dual CA 5130	3-229
CA	5420, A	Low Input Current, Low Power, Single	3-235
CA	5470	Wideband BiMOS, Quad	3-242
CD	22100	CMOS 4 x 4 Crosspoint Switch with Control Memory	9-3
CD	22101	CMOS 4 x 4 x 2 Crosspoint Switches with Control Memory	9-9
CD	22102	CMOS 4 x 4 x 2 Crosspoint Switches with Control Memory	9-9
CD	22103A	CMOS HDB3 (High-Density Bipolar 3) Transcoder for 2.048/8.448 Mbs	9-17
CD	22202F	5V Low-Power DTMF Receiver	9-24



			PAGE
CD	22203E	5V Low-Power DTMF Receiver	9-24
CD	22204	5V Low-Power DTMF Receiver	9-29
CD	22301	PCM Line Repeater	9-34
CD	22M3493	12 x 8 x 1 BiMOS-E Crosspoint Switch	9-46
CD	22M3494	16 x 6 x 1 BiMOS-E Crosspoint Switch	9-51
CD	22354A	CMOS Single-Chip, Full-Feature PCM CODEC	9-38
CD	22357A	CMOS Single-Chip, Full-Feature PCM CODEC	9-38
CD	22402	Sync Generator	8-62
CD	22859	COS/MOS Dual-Tone Multifrequency Tone Generator	9-57
CD	74HC22106	QMOS 8 x 8 x 1 Crosspoint Switch with Memory Control	9-61
CD	74HCT22106	QMOS 8 x 8 x 1 Crosspoint Switch with Memory Control	9-61
HA	2400, 04, 05	PRAM Four Channel Programmable Amplifier, Quad	3-247
HA	2406	Digitally Selectable Four Channel Amplifier, Quad	3-251
HA	2420, 25	Fast Sample and Hold Amplifier	5-3
HA	2444	Selectable, Four Channel Video Operational Amplifier	3-255
HA	2500, 02, 05	Precision High Slew Rate, Single	3-258
HA	2510, 12, 15	High Slew Rate, Single	3-262
HA	2520, 22, 25	Uncompensated High Slew Rate, Single	3-266
HA	2529	Uncompensated, High Slew Rate, Single	3-271
HA	2539	Very High Slew Rate Wideband Amplifier, Single	3-277
HA	2540	Wideband, Fast Settling, Single	3-283
HA	2541	Wideband, Fast Settling, Unity Gain Stable, Single	3-289
HA	2542	Wideband, High Slew Rate, High Output Current, Single	3-296
HA	2544	Video Optimized, Single	3-304
HA	2546	Two Quadrant, Voltage Output Multiplier	8-69
HA	2547	Two Quadrant, Current Output Multiplier	8-79
HA	2548	Precision, High Slew Rate, Wideband, Single	3-313
HΑ	2556	Wideband Four Quadrant Voltage Output Analog Multiplier	8-86
HA	2557	Wideband Four Quadrant Current Output Analog Multiplier	8-89
HΑ	2600, 02, 05	Wideband, High Impedance, Single	3-320
HΑ	2620, 22, 25	Very Wideband, Uncompensated, Single	3-325
HA	2640, 45	High Voltage, Single	3-330
HA	2839	Very High Slew Rate Wideband Operational Amplifier	3-335
HA	2840	Very High Slew Rate Wideband Operational Amplifier	3-338
HA	2841	Wideband, Fast Settling, Unity Gain Stable, Video Operational Amplifier	3-341
HA	2842	Wideband, High Slew Rate, High Output Current, Video Operational Amplifier	3-344
HA	2850	Low Power, High Slew Rate, Wideband Operational Amplifier	3-347
HA	4741	Enhanced Performance 741-type, Quad	3-350
HA	4900, 02, 05	Precision Quad Comparators	4-24

		PAGE
HA 5002	Monolithic, Wideband, High Slew Rate, High Output Current Buffer	3-354
HA 5004	100MHz Current Feedback Amplifier, Single	3-361
HA 5020	100MHz Current Feedback Video Amplifier	3-368
HA 5033	Video Buffer	3-372
HA 5101, 11	Low Noise, High Performance, Single	3-381
HA 5102, 12	Low Noise, High Performance, Dual	3-391
HA 5104, 14	Low Noise, High Performance, Quad	3-391
HA 5127, A	Ultra-Low Noise, Precision, Single	3-400
HA 5130,35	Precision, Single	3-408
HA 5134	Precision, Quad	3-415
HA 5137, A	Ultra-Low Noise, Precision, High Slew Rate, Single	3-422
HA 5142,44	Dual/Quad Low Power	3-428
HA 5147	Ultra-Low Noise, Precision, High Slew Rate, Single	3-435
HA 5160,62	Wideband, JFET Input, High Slew Rate, Single	3-441
HA 5170	Precision, JFET Input, Single	3-448
HA 5177, A	Ultra-Low Offset Voltage, Single	3-453
HA 5190,95	Wideband, Fast Settling, Single	3-461
HA 5221,22	Low Noise, Wideband, Precision, Single/Dual	3-468
HA 5232, 34	Low Cost Precision Operational Amplifiers	3-478
HA 5320	High Speed Precision Monolithic Amplifier	5-10
HA 5330	Very High Speed Monolithic Amplifier	5-17
HA 5340	High Speed, Low Distortion, Monolithic Amplifier	5-21
HA 7712, 13	Low Power Precision BiMOS Operational Amplifiers	3-481
HC 5502A	SLIC Subscriber Line Interface Circuit	9-69
HC 5502B	SLIC Subscriber Line Interface Circuit	9-75
HC 5504	SLIC Subscriber Line Interface Circuit	9-82
HC 5504B	SLIC Subscriber Line Interface Circuit	9-88
HC 5504DLC	SLIC Subscriber Line Interface Circuit	9-95
HC 5509B	SLIC Subscriber Line Interface Circuit	9-102
HC 5524	SLIC Subscriber Line Interface Circuit	9-111
HC 5560	PCM Transcoder	9-120
HC 55536	Continuously Variable Slope Delta Demodulator (CVSD)	9-129
HC 55564	Continuously Variable Slope Delta-Modulator (CVSD)	9-133
HFA 0001	Ultra High Slew Rate, Single	3-485
HFA 0002	Low Noise Wideband, Single	3-494
HFA 0003, 3L	Ultra-High Speed Precision Comparator	4-31
HFA 0005	High Slew Rate, Single	3-502
HV 250	Half Bridge Complementary MOSFET Driver	2-46
HV 255	Half Bridge Complementary MOSFET Driver	2-50

		PAGE
HV 350	Half Bridge N-Channel MOSFET Driver	2-54
HV 355	Half Bridge N-Channel MOSFET Driver	2-58
HV 400	High Speed MOSFET Driver	2-62
HV 1205	Single Chip Power Supply	2-65
HV 2405E	Single Chip Power Supply	2-76
ICL 644/645/ 646/647	Low Voltage Step-Up Converters	2-87
ICL 7611	Low Power, Single	3-511
ICL 7612	Low Power, Single	3-511
ICL 7621	Low Power, Dual	3-511
ICL 7641	Low Power, Quad	3-511
ICL 7642	Low Power, Quad	3-511
ICL 7650S	Chopper-Stabilized, Single	3-526
ICL 7660	CMOS Voltage Converter	2-96
ICL 7660S	Super Voltage Converter	2-105
ICL 7662	CMOS Voltage Converter	2-115
ICL 7663S	CMOS Programmable Positive Voltage Regulator	2-124
ICL 7644/7645/ 7646/7647	Low Voltage Step-Up Converters	2-87
ICL 7665S	CMOS Micropower Over/Under Voltage Detector	2-131
ICL 7667	Dual Power MOSFET Driver	2-141
ICL 7673	Automatic Battery Back-up Switch	2-149
ICL 8013	Four Quadrant Analog Multiplier	8-92
ICL 8038	Precision Waveform Generator/VCO	8-101
ICL 8048	Log Amplifier	8-110
ICL 8049	Antilog Amplifier	8-110
ICL 8211	Programmable Voltage Detector	2-157
ICL 8212	Programmable Voltage Detector	2-157
ICM 7242	Long-Range Fixed Timer	8-120
ICM 7555	General Purpose Timer	8-126
ICM 7556	Dual General Purpose Timer	8-126
LM 324	Internally Compensated, Quad	3-11
LM 339, A	Quad Voltage Comparator	4-3
LM 358	Internally Compensated, Dual	3-18
LM 555C	Timer	8-3
LM 741, C	Internally Compensated, Single	3-29
LM 1458	Internally Compensated, Dual	3-29
LM 1558	Internally Compensated, Dual	3-29
LM 2902	Internally Compensated, Quad	3-11
IM 2004	Internally Compensated Dual	3-18

Product Index by Family

ARRAYS		PAGE
CA 3018, A	General-Purpose Transistor Array	7-5
CA 3039	Diode Array	7-11
CA 3045	General-Purpose N-P-N Transistor Array	7-15
CA 3046	General-Purpose N-P-N Transistor Array	7-15
CA 3081	General-Purpose High-Current N-P-N Array	7-21
CA 3082	General-Purpose High-Current N-P-N Array	7-21
CA 3083	General-Purpose High-Current N-P-N Array	7-24
CA 3086	General-Purpose N-P-N Transistor Array	7-28
CA 3096, A, C	N-P-N/P-N-P Transistor Array	7-33
CA 3127	High-Frequency N-P-N Transistor Array	7-43
CA 3141	High-Voltage Diode Array	7-48
CA 3146, A	High-Voltage Transistor Array	7-51
CA 3183, A	High-Voltage Transistor Array	7-51
CA 3227	High-Frequency N-P-N Transistor Array	7-58
CA 3246	High-Frequency N-P-N Transistor Array	7-58
COMPARATORS	s	
CA 139, A	Quad Voltage Comparators	4-3
CA 239, A	Quad Voltage Comparators	4-3
CA 339, A	Quad Voltage Comparators	4-3
CA 3098	Programmable Schmitt Trigger-With Memory	4-8
CA 3290, A	BiMOS Dual Voltage Comparators	4-15
HA 4900, 02, 05	Precision Quad Comparators	4-24
HFA 0003, 3L	Ultra-High Speed Precision Comparator	4-31
LM 339, A	Quad Voltage Comparator	4-3
DIFFEDENTIAL		
DIFFERENTIAL		
CA 3028A, B	Differential/Cascode Amplifier	6-3
CA 3049	Dual High-Frequency Differential Amplifier	6-14
CA 3053	Differential/Cascode Amplifier	6-3
CA 3054	Transistor Array-Dual Differential Amplifier	6-19
CA 3102	Dual High-Frequency Differential Amplifier	6-14
OPERATIONAL	AMPLIFIERS	
CA 124	Internally Compensated, Quad	3-11
CA 158, A	Internally Compensated, Dual	3-18
CA 224	Internally Compensated, Quad	3-11
CA 258,A	Internally Compensated, Dual	3-18
CA 324	Internally Compensated, Quad	3-11
CA 358, A	Internally Compensated, Dual	3-18
CA 741, C	Internally Compensated, Single	3-29
CA 1458	Dual 741 without Offset Null. Dual	3-29

OPE	RATIONAL A	AMPLIFIERS	PAGE
CA 15	58	Dual 741 without Offset Null, Dual	3-29
CA 290	02	Internally Compensated, Quad	3-11
CA 290	04	Internally Compensated, Dual	3-18
CA 302	20, A	Multi-Purpose Wideband Power Amplifier, Single	3-35
CA 306	60	Programmable/Variable OTA, Triple	3-43
CA 30	78, A	Micropower, Externally Compensated, Single	3-54
CA 308	80, A	Programmable/Variable OTA, Single	3-62
CA 309	94, A, B	Programmable Power Switch/Amplifier, Single	3-71
CA 310	00	±15V, BiMOS, 38MHz, GBW Product, Single	3-82
CA 31	30, A	±7V, BiMOS, 15MHz, GBW Product, Single	3-88
CA 314	40, A	±15V, BiMOS, 4.5MHz, GBW Product, Single	3-102
CA 31	60, A	±7.5V, BiMOS, 4MHz, GBW Product, Single	3-122
CA 319	93, A	BiMOS Precision, Single	3-138
CA 32	40, A	±15V, BiMOS, Int. Comp., Dual	3-149
CA 32	60, A	±7.5V, BiMOS, Int. Comp., Dual	3-163
CA 32	80, A	Programmable/Variable OTA, Dual	3-167
CA 34	20, A	Low Voltage BiMOS Op Amp, Single	3-176
CA 34	40, A	Nanopower BiMOS Op Amp, Single	3-181
CA 34	50	Video Line Driver, High Speed, Single	3-186
CA 51	30, A	High Slew Rate and Wide Bandwidth, Single	3-194
CA 51	60, A	Frequency-compensated CA 5130, Single	3-211
CA 52	60, A	Dual CA 5130	3-229
CA 54	20, A	Low Input Current, Low Power, Single	3-235
CA 54	70	Wideband BiMOS, Quad	3-242
HA 24	00, 04, 05	PRAM Four Channel Programmable Amplifier, Quad	3-247
HA 24	06	Digitally Selectable Four Channel Amplifier, Quad	3-251
HA 24	144	Selectable, Four Channel Video Operational Amplifier	3-255
HA 25	00, 02, 05	Precision High Slew Rate, Single	3-258
HA 25	10, 12, 15	High Slew Rate, Single	3-262
HA 25	20, 22, 25	Uncompensated High Slew Rate, Single	3-266
HA 25	29	Uncompensated, High Slew Rate, Single	3-271
HA 25	39	Very High Slew Rate Wideband Amplifier, Single	3-277
HA 25	40	Wideband, Fast Settling, Single	3-283
HA 25	41	Wideband, Fast Settling, Unity Gain Stable, Single	3-289
HA 25	42	Wideband, High Slew Rate, High Output Current, Single	3-296
HA 25	44	Video Optimized, Single	3-304
HA 25	48	Precision, High Slew Rate, Wideband, Single	3-313
HA 26	00, 02, 05	Wideband, High Impedance, Single	3-320
HA 26	20, 22, 25	Very Wideband, Uncompensated, Single	3-325
HA 26	40, 45	High Voltage, Single	3-330
HA 28	39	Very High Slew Rate Wideband Operational Amplifier	3-335

OPERATIONAL	AMPLIFIERS	PAGE
HA 2840	Very High Slew Rate Wideband Operational Amplifier	3-338
HA 2841	Wideband, Fast Settling, Unity Gain Stable, Video Operational Amplifier	3-341
HA 2842	Wideband, High Slew Rate, High Output Current, Video Operational Amplifier	3-344
HA 2850	Low Power, High Slew Rate, Wideband Operational Amplifier	3-347
HA 4741	Enhanced Performance 741-type, Quad	3-350
HA 5002	Monolithic, Wideband, High Slew Rate, High Output Current Buffer	3-354
HA 5004	100MHz Current Feedback Amplifier, Single	3-361
HA 5020	100MHz Current Feedback Video Amplifier	3-368
HA 5033	Video Buffer	3-372
HA 5101,11	Low Noise, High Performance, Single	3-381
HA 5102, 12	Low Noise, High Performance, Dual	3-391
HA 5104, 14	Low Noise, High Performance, Quad	3-391
HA 5127, A	Ultra-Low Noise, Precision, Single	3-400
HA 5130, 35	Precision, Single	3-408
HA 5134	Precision, Quad	3-415
HA 5137, A	Ultra-Low Noise, Precision, High Slew Rate, Single	3-422
HA 5142,44	Dual/Quad Low Power	3-428
HA 5147	Ultra-Low Noise, Precision, High Slew Rate, Single	3-435
HA 5160,62	Wideband, JFET Input, High Slew Rate, Single	3-441
HA 5170	Precision, JFET Input, Single	3-448
HA 5177, A	Ultra-Low Offset Voltage, Single	3-453
HA 5190,95	Wideband, Fast Settling, Single	3-461
HA 5221,22	Low Noise, Wideband, Precision, Single/Dual	3-468
HA 5232,34	Low Cost Precision Operational Amplifiers	3-478
HA 7712, 13	Low Power Precision BiMOS Operational Amplifiers	3-481
HFA 0001	Ultra High Slew Rate, Single	3-485
HFA 0002	Low Noise Wideband, Single	3-494
HFA 0005	High Slew Rate, Single	3-502
ICL 7611	Low Power, Single	3-511
ICL 7612	Low Power, Single	3-511
ICL 7621	Low Power, Dual	3-511
ICL 7641	Low Power, Quad	3-511
ICL 7642	Low Power, Quad	3-511
ICL 7650S	Chopper-Stabilized, Single	3-526
LM 324	Internally Compensated, Quad	3-11
LM 358	Internally Compensated, Dual	3-18
LM 741, C	Internally Compensated, Single	3-29
LM 1458	Internally Compensated, Dual	3-29
LM 1558	Internally Compensated, Dual	3-29
LM 2902	Internally Compensated, Quad	3-11
LM 2904	Internally Compensated, Dual	3-18

POWER PROC	ESSING	PAGE
CONVERTERS		
ICL644/645/ 646/647	Low Voltage Step-Up Converters	2-87
ICL7644/7645/ 7646/7647	Low Voltage Step-Up Converters	2-87
ICL 7660	CMOS Voltage Converter	2-96
ICL 7660S	Super Voltage Converter	2-105
ICL 7662	CMOS Voltage Converter	2-115
MOSFET DRIVERS		
HV 250	Half Bridge Complementary MOSFET Driver	2-46
HV 255	Half Bridge Complementary MOSFET Driver	2-50
HV 350	Half Bridge N-Channel MOSFET Driver	2-54
HV 355	Half Bridge N-Channel MOSFET Driver	2-58
HV 400	High Speed MOSFET Driver	2-62
ICL 7667	Dual Power MOSFET Driver	2-141
OFFLINE POWER	SUPPLIES	
HV 1205	Single Chip Power Supply	2-65
HV 2405E	Single Chip Power Supply	2-76
PULSE WIDTH MO	DULATORS	
CA 1524	Pulse Width Modulator	2-13
CA 2524	Pulse Width Modulator	2-13
CA 3524	Regulating Pulse Width Modulator	2-13
REGULATORS		
CA 723, C	Adjustable Voltage Regulator	2-5
CA 3085, A, B	Positive Voltage Regulator	2-39
ICL 7663S	CMOS Programmable Positive Voltage Regulator	2-124
VOLTAGE MONITO	DRING CIRCUITS	
ICL 7665S	CMOS Micropower Over/Under Voltage Detector	2-131
ICL 7673	Automatic Battery Back-up Switch	2-149
ICL 8211	Programmable Voltage Detector	2-157
ICL 8212	Programmable Voltage Detector	2-157
ZERO VOLTAGE S	WITCH	
CA 3059	Zero-Voltage Crossing Switch System	2-28
CA 3079	Same as CA3059 Without Protection and Inhibit	2-28
SAMPLE AND	HOLD DATA SHEETS	
HA 2420, 25	Fast Sample and Hold Amplifier	5-3
HA 5320	High Speed Precision Monolithic Amplifier	5-10
HA 5330	Very High Speed Monolithic Amplifier	5-17
HA 5340	High Speed, Low Distortion, Monolithic Amplifier	5-21

SPECIAL ANALO	OG CIRCUITS	PAGE
CA 555, C	Timer	8-3
CA 1391	TV Horizontal Processors	8-9
CA 1394	TV Horizontal Processors	8-9
CA 3089	FM IF System	8-14
CA 3126	TV Chroma Processor	8-20
CA 3189	FM IF System	8-27
CA 3194	Single Chip PAL Luminance/Chroma Processor	8-33
CA 3217	Single Chip TV Chroma/Luminance Processor	8-41
CA 3256	BiMOS Analog Video Switch and Amplifier	8-50
CD 22402	Sync Generator	8-62
HA 2546	Two Quadrant, Voltage Output Multiplier	8-69
HA 2547	Two Quadrant, Current Output Multiplier	8-79
HA 2556	Wideband Four Quadrant Voltage Output Analog Multiplier	8-86
HA 2557	Wideband Four Quadrant Current Output Analog Multiplier	8-89
ICL 8013	Four Quadrant Analog Multiplier	8-92
ICL 8038	Precision Waveform Generator/VCO	8-101
ICL 8048	Log Amplifier	8-110
ICL 8049	Antilog Amplifier	8-110
ICM 7242	Long-Range Fixed Timer	8-120
ICM 7555	General Purpose Timer	8-126
ICM 7556	Dual General Purpose Timer	8-126
LM 555C	Timer	8-3
TELECOMMUNI	CATION	
CD22100	CMOS 4 x 4 Crosspoint Switch with Control Memory	9-3
CD22101	CMOS 4 x 4 x 2 Crosspoint Switches with Control Memory	9-9
CD22102	CMOS 4 x 4 x 2 Crosspoint Switches with Control Memory	9-9
CD22103A	CMOS HDB3 (High-Density Bipolar 3) Transcoder for 2.048/8.448 Mbs	9-17
CD22202E	5V Low-Power DTMF Receiver	9-24
CD22203E	5V Low-Power DTMF Receiver	9-24
CD22204	5V Low-Power DTMF Receiver	9-29
CD22301	PCM Line Repeater	9-34
CD22354A	CMOS Single-Chip, Full-Feature PCM CODEC	9-38
CD22357A	CMOS Single-Chip, Full-Feature PCM CODEC	9-38
CD22M3493	12 x 8 x 1 BiMOS-E Crosspoint Switch	9-46
CD22M3494	16 x 6 x 1 BiMOS-E Crosspoint Switch	9-51
CD22859	COS/MOS Dual-Tone Multifrequency Tone Generator	9-57
CD74HC22106	QMOS 8 x 8 x 1 Crosspoint Switch with Memory Control	9-61
CD74HCT22106	QMOS 8 x 8 x 1 Crosspoint Switch with Memory Control	9-61
HC 5502A	SLIC Subscriber Line Interface Circuit	9-69
HC 5502B	SLIC Subscriber Line Interface Circuit	9-75
HC 5504	SLIC Subscriber Line Interface Circuit	9-82
HC 5504B	SLIC Subscriber Line Interface Circuit	9-88
HC 5504DLC	SLIC Subscriber Line Interface Circuit	9-95
HC 5509B	SLIC Subscriber Line Interface Circuit	9-102
HC 5524	SLIC Subscriber Line Interface Circuit	9-111
HC 5560	PCM Transcoder	9-120
HC 55536	Continuously Variable Slope Delta Demodulator (CVSD)	9-129
HC 55564	Continuously Variable Slope Delta-Modulator (CVSD)	9-133

Obsolete Product Listing

OBSOLETE PART	RECOMMENDED REPLACEMENT PART
CA 081	NONE
CA 082	NONE
CA 084	NONE
CA 101	LM 101
CA 201	LM 201
CA 301	LM 301
CA 307	NONE
CA311	LM 311
CA 747	LM 747
CA 748	LM 748
CA 3000	NONE
CA 3001	CA 3100
CA 3002	CA 3028
CA 3005	CA 3100
CA 3006	CA 3100
CA 3010/A	CA 5420
CA 3015/A	CA 3440/CA 3420
CA 3029/A	CA 5420
CA 3030/A	CA 3440/CA 3420
CA 3040	NONE
CA 3250	CA 3082
CA 3251	CA 3081
CA 3401	CA 5470
CA 3410	NONE
CA 3493	CA 3193
CA3600	CD 4002
CA 5422	CA 5260/CA 5420
CA 6078	CA 3078
CA 6741	CA 741
HA 2650/55	CA 3440
HA 2720/25	CA 3440

OBSOLETE PART	RECOMMENDED REPLACEMENT PART
HA 5141	HA 5142/CA 3440
HA 5151	HA 5142/CA 3440
HA 5152	HA 5142
HA 5154	HA 5144
HA 5180	CA 5420
HC 5512/12A	NONE
ICH 8500	CA 5420
ICL 420	ICL 7650S
ICL 421	ICL 7650S
ICL 422	ICL 7650S
ICL 423	ICL 7650S
ICL 7600	NONE
ICL 7601	NONE
ICL 7605	NONE
ICL 7606	NONE
ICL 7631	ICL 7641/ICL 7642
ICL 7652S	ICL 7650S
ICL 7675	HV 2405E
ICL 7676	HV 2405E
ICL 7677	ICL 7673
ICL 8007	CA 5420
ICL 8021	CA 3440
ICL 8023	ICL 7641/ICL 7642
ICM 7240	ICL 7242
ICM 7250	ICL 7242
LM 201	LM 201
LM 301	LM 301
LM 311	LM 311
LM 747	LM 747
LM 748	LM 748
LM 4250	CA 3440

DEVICE	HARRIS REPLACEMENT	(Note 1) PIN TO PIN	(Note 2) EE	HARRIS ADVANTAGE OR COMMENTS
3507J	HA2-2525-5	Yes	1	
3508J	HA2-2625-5	Yes	1	
3551J 3551S	HA2-5162-5 HA2-5160-2	*	FE FE	Reduced Ibias/Greater Bandwidth Reduced Ibias/Greater Bandwidth
3554AM 3554BM 3554SM	HFA1-0001-9 HFA1-0001-9 HFA1-0001-9	No No No	FE FE FE	Greater Bandwidth/Faster Ts/Lower Cost Greater Bandwidth/Faster Ts/Lower Cost Greater Bandwidth/Faster Ts/Lower Cost
AD3554AM AD3554BM AD3554SM	HFA1-0001-9 HFA1-0001-9 HFA1-0001-9	No No No	FE FE FE	Greater Bandwidth/Faster Ts/Lower Cost Greater Bandwidth/Faster Ts/Lower Cost Greater Bandwidth/Faster Ts/Lower Cost
AD389BD AD389KD	HA1-5320-2 HA1-5320-5	No No	FE FE	Faster Acquisition/Reduced Droop Faster Acquisition/Reduced Droop
AD507JH AD507KH	HA2-2625-5 HA2-2625-5	Yes Yes	I FE	
AD507SH	HA2-2620-2	Yes	ı	
AD509JH AD509KH	HA2-2525-5 HA2-2525-5	Yes Yes	l FE	Substitute HA2-2529-5 Substitute HA2-2529-5
AD509SH	HA2-2520-2	Yes	ı	Substitute HA2-2529-2
AD518JH AD518JN AD518KH	HA2-2515-5 HA3-2515-5 HA2-2515-5	Yes Yes Yes	I I FE	
AD518SH	HA2-2510-2	Yes	1	
AD539JD AD539KD AD539SD	HA1-2547-5 HA1-2547-5 HA1-2547-9	No No No	FE FE FE	Enhanced Bandwidth Enhanced Bandwidth Enhanced Bandwidth
AD542JH	HA1-5170-5	*	FE	Enhanced ACs
AD5539JN AD5539JQ AD5539SQ	HA3-2539-5 HA1-2539-5 HA1-2539-2	* *	FE FE FE	
AD582KD	HA1-2425-5	No	FE	Faster Acquisition/Enhanced ACs
AD582SD	HA1-2420-2	No	FE	Faster Acquisition/Enhanced ACs
AD583KD	HA1-2425-5	Yes	FE	Faster Acquisition/Greater lout
AD585AQ AD585SQ	HA1-5320-5 HA1-5320-2	No No	FE FE	Faster Acquisition/Reduced Droop Faster Acquisition/Reduced Droop
AD821AQ AD821AS AD821JN	CA5160AE (PDIP) CA5160AE (PDIP) CA5160AE	* *	FE FE FE	Reduced Ibias/Enhanced ACs Reduced Ibias/Enhanced ACs Reduced Ibias/Enhanced ACs

^{2.} Electrical equivalency; denoted by the following: I = Identical, FE = Functional Equivalent, E = Enhanced Harris product meets all competitor specifications and exceeds several.

DEVICE	HARRIS	(Note 1) PIN TO PIN	(Note 2)	HADDIC ADVANTAGE OD COMMENTS
AD840JN AD840JQ AD840KN AD840KQ	REPLACEMENT HA3B2840-5 HA1-2840-5 HA3B2840-5 HA1-2840-5	Yes Yes Yes Yes Yes	E E E E	Enhanced ACs/Lower Cost
AD840SQ	HA1-2840/883	Yes	E	Enhanced ACs/Lower Cost
AD841JH	HA2-2541-5	Yes	FE	
AD841JN AD841JQ AD841KH	HA3B2841-5 HA1-2541-5 HA2-2541-5	Yes Yes Yes	E FE FE	Enhanced ACs/Lower Power
AD841KN	HA3B2841-5	Yes	Е	Enhanced ACs/Lower Power
AD841KQ AD841SH AD841SQ	HA1-2841-5 HA2-2841/883 HA1-2841/883	Yes Yes Yes	E E E	Enhanced ACs/Lower Power Enhanced ACs/Lower Power Enhanced ACs/Lower Power
AD842JH	HA2-2542-5	Yes	FE	
AD842JN	HA3B2842-5	Yes	Е	Enhanced ACs/Lower Cost
AD842JQ AD842KH	HA1-2542-5 HA2-2542-5	Yes Yes	FE FE	
AD842KN	HA3B2842-5	Yes	E	Enhanced ACs/Lower Cost
AD842KQ AD842SH	HA1-2542-5 HA2-2842/883	Yes Yes	FE E	Enhanced ACs/Lower Cost
AD844AN AD844AQ AD844BQ AD844SQ/883B	HA3-5020-9 HA7-5020-9 HA7-5020-9 HA7-5020/883	Yes Yes Yes Yes	FE FE FE	Enhanced ACs and Video Performance Enhanced ACs and Video Performance Enhanced ACs and Video Performance Enhanced ACs and Video Performance
AD846AN	HA3-5020-9	Yes	FE	Enhanced ACs/Lower Cost
AD846AQ AD846BQ AD846SQ	HA7-5020-9 HA7-5020-9 HA7-5020/883	Yes Yes Yes	FE FE FE	Enhanced ACs/Lower Cost Enhanced ACs/Lower Cost Enhanced ACs/Lower Cost
AD847JN AD847SQ	HA3-2544C-5 HA7-2544C-2	Yes Yes	FE FE	
AD9610BH	HA1-5004-9	No	FE	Greater Bandwidth/Lower Cost Monolithic
AD9617JN	HFA3-0001-5	Yes	FE	Greater Bandwidth/Lower Cost
AD96685BH	HFA2-0003L-9	Yes	ı	Faster Propagation Delay/Lower Cost
AD96685BQ AD96685BR	HFA1-0003L-9 HFA9P0003L-5	Yes Yes	1	Faster Propagation Delay/Lower Cost Faster Propagation Delay/Lower Cost
ADLH0032CG ADLH0032G	HA2-2542-5 HA2-2542-2	*	FE FE	Monolithic/Lower Cost Monolithic/Lower Cost

^{2.} Electrical equivalency; denoted by the following: I = Identical, FE = Functional Equivalent, E = Enhanced Harris product meets all competitor specifications and exceeds several.

DEVICE	HARRIS REPLACEMENT	(Note 1) PIN TO PIN	(Note 2) EE	HARRIS ADVANTAGE OR COMMENTS
ADLH0033CG	HA2-5033-5	*	FE	Enhanced ACs/Monolithic/Lower Cost
ADLH0033G	HA2-5033-2		FE	Enhanced ACs/Monolithic/Lower Cost
ADOP27AH	HA2-5127A-2	Yes	E	Enhanced ACs/Reduced Icc
ADOP27AQ	HA7-5127A-2	Yes	E	Enhanced ACs/Reduced Icc
ADOP27EH ADOP27EQ ADOP27GH ADOP27GQ	HA2-5127A-5 HA7-5127A-5 HA2-5127-5 HA7-5127-5	Yes Yes Yes Yes	E E E	Enhanced ACs/Reduced Icc Enhanced ACs/Reduced Icc Enhanced ACs/Reduced Icc Enhanced ACs/Reduced Icc
ADOP37AH ADOP37AQ ADOP37EH ADOP37EQ ADOP37GH ADOP37GQ	HA2-5137A-2 HA7-5137A-2 HA2-5137A-5 HA7-5137A-5 HA2-5137-5 HA7-5137-5	Yes Yes Yes Yes Yes	E E E E	Enhanced ACs/Reduced Icc Enhanced ACs/Reduced Icc Enhanced ACs/Reduced Icc Enhanced ACs/Reduced Icc Enhanced ACs/Reduced Icc Enhanced ACs/Reduced Icc
AM-450-2	HA2-2505-5	Yes	E	Guaranteed DCs/ACs
AM-450-2M	HA2-2502-2	Yes	E	Guaranteed DCs/ACs
AM-452-2	HA2-2525-5	Yes	E	Guaranteed DCs/ACs
AM-452-2M	HA2-2522-2	Yes	E	Guaranteed DCs/ACs
AM-460-2	HA2-2605-5	Yes	E	Guaranteed DCs/ACs
AM-460-2M	HA2-2602-2	Yes	E	Guaranteed DCs/ACs
AM-462-2	HA2-2625-5	Yes	E	Guaranteed DCs/ACs
AM-462-2M	HA2-2620-2	Yes	E	Guaranteed DCs/ACs
AM-7650-1	ICL7650SCPD	Yes	FE	Almost Identical
AM-7650-2	ICL7650SCTV-1	Yes	FE	Almost Identical
BB3554AM	HFA1-0001-9	No	FE	Greater Bandwidth/Faster Ts/Lower Cost
BB3554BM	HFA1-0001-9	No	FE	Greater Bandwidth/Faster Ts/Lower Cost
BB3554SM	HFA1-0001-9	No	FE	Greater Bandwidth/Faster Ts/Lower Cost
CA3054	CA3054	Yes	1	SOIC Version Available
CA3059	CA3059	Yes	1	
CA3079	CA3079	Yes	1	·
CA3146P	CA3146E	Yes	ı	
CLC400AID	HFA1-0001-9	*	FE	Faster Transient Response
CLC400AJP	HFA3-0001-9		FE	Faster Transient Response
CLC401AID	HFA1-0>05-9	*	FE	Faster Transient Response
CLC401AJP	HFA3-0005-9		FE	Faster Transient Response
CLC430	HA-5020	Yes	Е	Enhanced AC and Video Performance
CS-1524J	CA1524F	Yes	ı	

^{2.} Electrical equivalency; denoted by the following: I = Identical, FE = Functional Equivalent, E = Enhanced Harris product meets all competitor specifications and exceeds several.

DEVICE	HARRIS REPLACEMENT	(Note 1) PIN TO PIN	(Note 2) EE	HARRIS ADVANTAGE OR COMMENTS
CS-2524J CS-2524N	CA2524F CA2524E	Yes Yes	1	
CS-3524J CS-3524N	CA3524F CA3524E	Yes Yes	 	
DS0026CJ-8 DS0026CN DS0026H DS0026J-8	ICL7667CJA ICL7667CPA ICL7667MTV ICL7667MJA	Yes Yes Yes Yes	FE FE FE	Reduced Icc Reduced Icc Reduced Icc Reduced Icc
EHA1-2539-2 EHA1-2539-5	HA1-2539-2 HA1-2539-5	Yes Yes	 	
EHA1-2540-2 EHA1-2540-5	HA1-2540-2 HA1-2540-5	Yes Yes	1	
EHA1-5190-2 EHA1-5195-5	HA1-5190-2 HA1-5195-5	Yes Yes	1	
EHA2-2500-2	HA2-2500-2	Yes	1	
EHA2-2502-2	HA2-2502-2	Yes	ı	
EHA2-2505-5	HA2-2505-5	Yes	1	
EHA2-2510-2	HA2-2510-2	Yes	1	
EHA2-2512-2	HA2-2512-2	Yes	ı	
EHA2-2515-5	HA2-2515-5	Yes	1	
EHA2-2520-2	HA2-2520-2	Yes	1	Substitute HA2-2529-2
EHA2-2522-2	HA2-2522-2	Yes	1	Substitute HA2-2529-2
EHA2-2525-5	HA2-2525-5	Yes	1	Substitute HA2-2529-5
EHA2-2600-2	HA2-2600-2	Yes	ı	
EHA2-2602-2	HA2-2602-2	Yes	1	
EHA2-2605-5	HA2-2605-5	Yes	1	
EHA2-2620-2	HA2-2620-2	Yes	1	
EHA2-2622-2 EHA2-2625-5	HA2-2622-2 HA2-2625-5	Yes Yes	l 	
EHA2-5190-2 EHA2-5195-5	HA2-5190-2 HA2-5195-5	Yes Yes	1	·
EHA3-2539-5	HA3-2539-5	Yes	I	
EHA3-2540-5	HA3-2540-5	Yes	ı	
EHA7-2500-2	HA7-2500-2	Yes	ı	

^{2.} Electrical equivalency; denoted by the following: I = Identical, FE = Functional Equivalent, E = Enhanced Harris product meets all competitor specifications and exceeds several.

DEVICE	HARRIS REPLACEMENT	(Note 1) PIN TO PIN	(Note 2) EE	HARRIS ADVANTAGE OR COMMENTS
EHA7-2502-2	HA7-2502-2	Yes	ı	
EHA7-2505-5	HA7-2505-5	Yes	I	
EHA7-2510-2	HA7-2510-2	Yes	1	
EHA7-2512-2	HA7-2512-2	Yes	ı	
EHA7-2515-5	HA7-2515-5	Yes	ı	
EHA7-2520-2	HA7-2520-2	Yes	1	
EHA7-2522-2	HA7-2522-2	Yes	ı	
EHA7-2525-5	HA7-2525-5	Yes	1	
EHA7-2600-2	HA7-2600-2	Yes	1	
EHA7-2602-2	HA7-2602-2	Yes	1	
EHA7-2605-5	HA7-2605-5	Yes	1	
EHA7-2620-2	HA7-2620-2	Yes	ı	
EHA7-2622-2	HA7-2622-2	Yes	1	
EHA7-2625-5	HA7-2625-5	Yes	ı	
EL2003CH EL2003CJ EL2003CN EL2003CPL EL2003H EL2003J	HA2-5002-5 HA7-5002-5 HA3-5002-5 HA9P5002-9 HA2-5002-2 HA7-5002-2	Yes No No No Yes No	FE FE FE FE FE	Greater Slew Rate/Reduced Icc Greater Slew Rate/Reduced Icc
EL2005CG EL2005G	HA2-5033-5 HA2-5033-2	*	FE FE	Greater Bandwidth Greater Bandwidth
EL2020CN EL2020CJ EL2020J EL2020J/883B EL2020CM	HA3-5020-5 HA7-5020-5 HA7-5020/883 HA7-5020/883 HA9P5020-5	Yes Yes Yes Yes	E E E E	Enhanced ACs and DCs/Lower Cost Enhanced ACs and DCs/Lower Cost Enhanced ACs and DCs/Lower Cost Enhanced ACs and DCs/Lower Cost Enhanced ACs and DCs/Lower Cost
EL2030CN EL2030CJ EL2030J/883B	HA3-5020-5 HA7-5020-5 HA7-5020/883	Yes *	FE FE FE	Enhanced DCs/Lower Cost Enhanced DCs/Lower Cost Enhanced DCs/Lower Cost
EL2033CJ EL2033CN EL2033J	HA7-5002-5 HA3-5002-5 HA7-5002-2	* *	FE FE FE	Greater Slew Rate/Reduced Icc Greater Slew Rate/Reduced Icc Greater Slew Rate/Reduced Icc
EL2039CJ EL2039CN EL2039J	HA1-2839-5 HA3-2839-5 HA1-2839/883	Yes Yes Yes	FE FE FE	Enhanced ACs/Lower Power/Lower Cost Enhanced ACs/Lower Power/Lower Cost Enhanced ACs/Lower Power/Lower Cost

^{2.} Electrical equivalency; denoted by the following: I = Identical, FE = Functional Equivalent, E = Enhanced Harris product meets all competitor specifications and exceeds several.

	HARRIS	(Note 1)	(Note 2)	
DEVICE	REPLACEMENT	(Note 1) PIN TO PIN	(Note 2) EE	HARRIS ADVANTAGE OR COMMENTS
EL2040CJ EL2040CN EL2040J	HA1-2840-5 HA3-2840-5 HA1-2840/883	Yes Yes Yes	FE FE FE	Enhanced ACs/Lower Power/Lower Cost Enhanced ACs/Lower Power/Lower Cost Enhanced ACs/Lower Power/Lower Cost
EL2041CG EL2041CJ EL2041G EL2041J	HA2-2541-5 HA1-2841-5 HA2-2841/883 HA1-2841/883	Yes Yes Yes Yes	FE FE FE	Enhanced ACs/Lower Power/Lower Cost Enhanced ACs/Lower Power/Lower Cost Enhanced ACs/Lower Power/Lower Cost Enhanced ACs/Lower Power/Lower Cost
EL2190G EL2190J	HA2-5190-2 HA1-5190-2	Yes Yes	FE FE	
EL2195CG EL2195CJ	HA2-5195-5 HA1-5195-5	Yes Yes	FE FE	
ELH0032CG ELH0032G	HA2-2542-5 HA2-2542-2	*	FE FE	
ELH0033CG ELH0033G HOS-100AH HOS-100SH	HA2-5033-5 HA2-5033-2 HA2-5033-2 HA2-5033-2	* * *	FE FE FE FE	Greater Bandwidth Greater Bandwidth Greater Bandwidth/Lower Cost Greater Bandwidth/Lower Cost
HOS050 HOS050A HOS050C	HA2-2542-2 HA2-2542-2 HA2-2542-2	* * *	FE FE FE	Lower Cost Lower Cost Lower Cost
ICL7611ACPA ICL7611ACTV ICL7611BCPA ICL7611BCTV ICL7611BMTV ICL7611DCPA ICL7611DCSA ICL7611DCTV ICL7611DCTV ICL7611DMTV	ICL7611ACPA ICL7611ACTV ICL7611AMTV ICL7611BCPA ICL7611BCTV ICL7611BMTV ICL7611DCPA ICL7611DCBA ICL7611DCTV ICL7611DMTV	Yes		
ICL7612ACPA ICL7612ACTV ICL7612AMTV ICL7612BCPA ICL7612BCTV ICL7612BMTV ICL7612DCPA ICL7612DCSA ICL7612DCTV ICL7612DMTV	ICL7612ACPA ICL7612ACTV ICL7612BCPA ICL7612BCTV ICL7612BMTV ICL7612BMTV ICL7612DCPA ICL7612DCBA ICL7612DCTV ICL7612DMTV	Yes		

^{2.} Electrical equivalency; denoted by the following: I = Identical, FE = Functional Equivalent, E = Enhanced Harris product meets all competitor specifications and exceeds several.

DEVICE	HARRIS REPLACEMENT	(Note 1) PIN TO PIN	(Note 2) EE	HARRIS ADVANTAGE OR COMMENTS
ICL7621ACPA ICL7621ACTV ICL7621AMTV ICL7621BCPA ICL7621BCTV ICL7621BMTV ICL7621DCPA ICL7621DCSA ICL7621DCTV ICL7621DMTV	ICL7621ACPA ICL7621ACTV ICL7621AMTV ICL7621BCPA ICL7621BCTV ICL7621BMTV ICL7621DCPA ICL7621DCBA ICL7621DCTV ICL7621DCTV ICL7621DMTV	Yes	1 1 1 1 1 1 1	
ICL7641CCPD ICL7641ECPD	ICL7641CCPD ICL7641ECPD	Yes Yes	1	
ICL7642CCJD ICL7642CCPD ICL7642CMJD ICL7642ECJD ICL7642ECPD ICL7642EMJD	ICL7642CCJD ICL7642CCPD ICL7642CMJD ICL7642ECJD ICL7642ECPD ICL7642EMJD	Yes Yes Yes Yes Yes Yes	1 1 1 1	
ICL7650BCPA-1 ICL7650BCPD ICL7650BCTV-1	ICL7650SCPA-1 ICL7650SCPD ICL7650SCTV-1	Yes Yes Yes	FE FE FE	Reduced Vio/Ibias Reduced Vio/Ibias Reduced Vio/Ibias
ICL7660CPA ICL7660CSA ICL7660CTV ICL7660IJA ICL7660ITV ICL7660SMTV	ICL7660SCPA ICL7660SIBA ICL7660SCTV ICL7660SIPA (PDIP) ICL7660SITV ICL7660SMTV	* * * * *	E E E E	Reduced Icc
ICL7662CPA ICL7662CTV	ICL7662CPA ICL7662CTV	Yes Yes	E E	Reduced Vcc Reduced Vcc
ICL7663ACPA ICL7663ACSA ICL7663AIJA ICL7663BCPA ICL7663CPA ICL7663CPA ICL7663CSA ICL7663IJA	ICL7663SACPA ICL7663SCBA ICL7663SACJA ICL7663SCPA ICL7663SIJA ICL7663SCPA ICL7663SCBA ICL7663SIJA	Yes	E E E E E	Wider Voltage Range/Reduced Rsat
ICL7665ACJA ICL7665ACPA ICL7665BCPA ICL7665BCSA ICL7665CJA ICL7665CPA ICL7665CSA	ICL7665SACJA ICL7665SACPA ICL7665SCPA ICL7665SCBA ICL7665SCJA ICL7665SCPA ICL7665SCBA	Yes Yes Yes Yes Yes Yes Yes Yes Yes	 E 	Enhanced Supply Range/Tempco Enhanced Supply Range/Tempco

^{2.} Electrical equivalency; denoted by the following: I = Identical, FE = Functional Equivalent, E = Enhanced Harris product meets all competitor specifications and exceeds several.

	HADDIO	(Nata 4)	(Not- 0)	
DEVICE	HARRIS REPLACEMENT	(Note 1) PIN TO PIN	(Note 2) EE	HARRIS ADVANTAGE OR COMMENTS
ICL7667CBA ICL7667CJA ICL7667CPA ICL7667MJA	ICL7667CBA ICL7667CJA ICL7667CPA ICL7667MJA	Yes Yes Yes Yes	FE FE FE	
ICM7242IPA	ICM7242IPA	Yes	FE	
ICM7555CD ICM7555CN ICM7555IN ICM7555IPA ICM7555ITV ICM7555MTV	ICM7555CBA ICM7555IPA ICM7555IPA ICM7555IPA ICM7555ITV ICM7555MTV	Yes Yes Yes Yes Yes	FE FE FE FE FE	Wider Operating Voltage Range Wider Operating Voltage Range Wider Operating Voltage Range
ICM7556IPD ICM7556MJD	ICM7556IPD ICM7556MJD	Yes Yes	FE FE	Wider Operating Supply Range Wider Operating Supply Range
KF351N	CA3140E	Yes	FE	Reduced Ibias/lio
KS272ACN KS272AIN KS272CN KS272IN	CA5260AE CA5260AE CA5260E CA5260E	Yes Yes Yes Yes	FE FE FE FE	Specified @ +5V Supply Specified @ +5V Supply Specified @ +5V Supply Specified @ +5V Supply
KS274CN KS274IN	CA5470E CA5470E	Yes Yes	FE FE	Greater Bandwidth/Spec. @ +5V Supply Greater Bandwidth/Spec. @ +5V Supply
LF157H	CA3130AT	Yes	FE	Reduced Ibias
LF198AH LF198H	HA1-2420-2 (CDIP) HA1-2420-2 (CDIP)	No No	FE FE	Faster Acquisition Faster Acquisition
LF351D LF351H LF351M LF351N LF351P	CA3140M CA3140T CA3140M CA3140E CA3140E	Yes Yes Yes Yes	FE FE FE FE	Reduced Ibias/lio Reduced Ibias/lio Reduced Ibias/lio Reduced Ibias/lio Reduced Ibias/lio
LF353N LF353P	CA3240E CA3240E	Yes Yes	FE FE	Reduced Ibias/lio Reduced Ibias/lio
LF357AH LF357H LF357M LF357N	CA3130AT CA3130T CA3130M CA3130E	Yes Yes Yes Yes	FE FE FE	Reduced Ibias Reduced Ibias/lio Reduced Ibias/lio Reduced Ibias/lio
LF398AH LF398AN LF398H (CAN) LF398N	HA1-2425-5 (CDIP) HA3-2425-5 HA1-2425-5 (CDIP) HA3-2425-5	No No No No	FE FE FE FE	Faster Acquisition Faster Acquisition Faster Acquisition Faster Acquisition
LF400CH	CA3100T	*	FE	Similar ACs

^{2.} Electrical equivalency; denoted by the following: I = Identical, FE = Functional Equivalent, E = Enhanced Harris product meets all competitor specifications and exceeds several.

DEVICE	HARRIS REPLACEMENT	(Note 1) PIN TO PIN	(Note 2) EE	HARRIS ADVANTAGE OR COMMENTS
LF411CD LF411CH LF411CN LF411CP LF411MH	CA3140AM CA3140AT CA3140AE CA3140AE CA3140AT	Yes Yes Yes Yes Yes	FE FE FE FE	Reduced Ibias/lio Reduced Ibias/lio Reduced Ibias/lio Reduced Ibias/lio Reduced Ibias/lio
LF412CD	CA3240AE	Yes	FE	Reduced Ibias/lio
LF412CN	CA3140AE	Yes	FE	Reduced Ibias/lio
LF412CP	CA3240AE	Yes	FE	Reduced Ibias/lio
LH0002CH	HA2-5002-5	*	E	Enhanced ACs/DCs/Monolithic
LH0002CN	HA3-5002-5	No	E	Enhanced ACs/DCs/Monolithic
LH0002H	HA2-5002-2	*	E	Enhanced ACs/DCs/Monolithic
LH0022CD	CA3140AE (PDIP)	No	FE	Greater Bandwidth/Slew Rate
LH0022CH	CA3140AT	Yes	FE	Greater Bandwidth/Slew Rate
LH0032ACG	HA2-2542-S	Yes	FE	Monolithic/Lower Cost
LH0032AG	HA2-2542-2	Yes	FE	Monolithic/Lower Cost
LH0032CG	HA2-2542-5	Yes	FE	Monolithic/Lower Cost
LH0032G	HA2-2542-2	Yes	FE	Monolithic/Lower Cost
LH0033ACG LH0033AG LH0033CG LH0033CJ LH0033G	HA2-5033-5 HA2-5033-2 HA2-5033-5 HA3-5033-5 HA2-5033-2	* * * *	FE FE FE FE	Greater Bandwidth/Monolithic/Lower Cost Monolithic/Lower Cost Greater Bandwidth/Monolithic/Lower Cost Monolithic/Lower Cost Monolithic/Lower Cost
LH0042CD	CA3140E (PDIP)	No	FE	Greater Bandwidth/Slew Rate
LH0042CH	CA3140T	Yes	FE	Greater Bandwidth/Slew Rate
LH4004CD	HA1-5004-5	No	FE	Monolithic/Lower Cost
LH4004D	HA1-5004-9	No	FE	Monolithic/Lower Cost
LH4161CH	HA2-2544-5	No	FE	PDIP Substitute is HA3-2544C-5
LH4161CJ	HA7-2544-5	No	FE	
LH4161H	HA2-2544-2	No	FE	
LH4161J	HA7-2544-2	No	FE	
LM143H	HA2-2640-2	*	FE	Enhanced ACs
LM1524DJ	CA1524F	Yes	ı	
LM193H	CA3290AT	Yes	FE	MOSFET Input
LM2524DN	CA2524E	Yes	1	
LM2901N	CA3290AE	Yes	FE	MOSFET Input
LM2903N	CA3290AE	Yes	FE	MOSFET Input
LM293H	CA3290AT	Yes	FE	MOSFET Input
LM3045J	CA3045F	Yes	ı	
LM3046D	CA3046M	Yes	FE	
LM3046N	CA3046E	Yes	I	

^{2.} Electrical equivalency; denoted by the following: I = Identical, FE = Functional Equivalent, E = Enhanced Harris product meets all competitor specifications and exceeds severai.

DEVICE	HARRIS REPLACEMENT	(Note 1) PIN TO PIN	(Note 2) EE	HARRIS ADVANTAGE OR COMMENTS
LM3080AN LM3080N	CA3080AE CA3080E	Yes Yes	FE FE	
LM3086J LM3086M LM3086N	CA3086F CA3086M CA3086	Yes Yes Yes	 	
LM3146M LM3146N	CA3146M CA3146E	Yes Yes		Enhanced "A" Version Offered Enhanced "A" Version Offered
LM3302N	CA3290E/LM3302N	Yes	ı	
LM3401N	CA3401E	Yes	E	Greater Bandwidth
LM343H	HA2-2645-5	*	FE	Enhanced ACs
LM3524DN LM3524J LM3524N	CA3524E CA3524F CA3524E	Yes Yes Yes	 	
LM393H LM393N	CA3290AT CA3290AE	Yes Yes	FE FE	MOSFET Input MOSFET Input
LM556CN	ICM7556IPD	Yes	FE	CMOS/Reduced Icc
LM604ACM LM604ACN LM604AMJ LM604CM LM604CN	HA9P2406-5 HA3-2406-5 HA1-2400-2 HA9P2406-5 HA3-2406-5	No No No No No	FE FE FE FE	Enhanced ACs Enhanced ACs Enhanced ACs Enhanced ACs Enhanced ACs Enhanced ACs
LM6118J	HA7-5222-9	Yes	FE	Lower Vio
LM6161J	HA7-2544-2	*	FE	Guaranteed Differential Phase/Gain
LM6164J	HA1-5190-2	No	FE	Reduced Voltage Noise
LM6165J	HA1-2540-2	No	FE	Enhanced Slew Rate/Avol
LM6218AH LM6218AJ	HA2-5222-9 HA7-5222-9	No Yes	FE FE	Lower Vio Lower Vio
LM6361N	HA3-2544C-5	*	FE	Guaranteed Differential Phase/Gain
LM6364N	HA1-5195-5	No	FE	Reduced Voltage Noise
LM6365N	HA3-2540C-5	No	FE	Enhanced Slew Rate/Avol
LM723CH LM723CN LM723H	CA0723CT CA0723CE CA0723T/LM723H	Yes Yes Yes	 	
LMC555CH LMC555CM LMC555CN	ICM7555ITV ICM7555CBA ICM7555IPA	Yes Yes Yes	FE FE FE	Reduced Icc/Wider Supply Range Reduced Icc/Wider Supply 7yRange Reduced Icc/Wider Supply Range

^{2.} Electrical equivalency; denoted by the following: I = Identical, FE = Functional Equivalent, E = Enhanced Harris product meets all competitor specifications and exceeds several.

DEVICE	HARRIS REPLACEMENT	(Note 1) PIN TO PIN	(Note 2) EE	HARRIS ADVANTAGE OR COMMENTS
LMC668ACJ LMC668ACJ-8 LMC668ACN MC668ACN-8	ICL7650SIJD ICL7650SIJA-1 ICL7650SIPD ICL7650SCPA-1	Yes Yes Yes Yes	E E E	Enhanced DCs Enhanced DCs Enhanced DCs Enhanced DCs Enhanced DCs
LMC7660IN	ICL7660SIPA	*	E	Reduced Icc/Enhanced Efficiency
LS204AT LS204CB LS204CM LS204CT LS204T	HA2-5102-2 HA3-5102-5 HA9P-5102-5 HA2-5102-5 HA2-5102-2	Yes Yes Yes Yes Yes	FE FE FE FE	Reduced Noise Voltage Reduced Noise Voltage Reduced Noise Voltage Reduced Noise Voltage Reduced Noise Voltage
LS404CB LS404CM LS404M	HA3-5104-5 HA9P-5104-5 HA9P-5104-9	Yes	FE FE FE	Reduced Noise Voltage Reduced Noise Voltage Reduced Noise Voltage
LS776CB LS776T	CA3440AE CA3440AT	Yes Yes	FE FE	MOS Input MOS Input
LT1001CH LT1001CJ8 LT1001MH LT1001MJ8	HA2-5177-5 HA7-5177-5 HA2-5177-2 HA7-5177-2	Yes Yes Yes Yes	FE FE FE	Enhanced ACs/Reduced Icc Enhanced ACs/Reduced Icc Enhanced ACs/Reduced Icc Enhanced ACs/Reduced Icc
LT1014ACJ LT1014AMJ LT1014CJ LT1014MJ	HA1-5134A-5 HA1-5134A-2 HA1-5134-5 HA1-5134-2	Yes Yes Yes Yes	FE FE FE FE	Reduced Vio/Enhanced ACs Reduced Vio/Enhanced ACs Reduced Vio/Enhanced ACs Reduced Vio/Enhanced ACs
LT1022CH LT1022MH	HA2-5160-5 HA2-5160-2	*	FE FE	Greater Bandwidth/Slew Rate Greater Bandwidth/Slew Rate
LT1037ACH LT1037ACJ8 LT1037AMH LT1037AMJ8 LT1037CH LT1037CJ8 LT1037MH LT1037MJ8	HA2-5137A-5 HA7-5137A-5 HA2-5137A-2 HA7-5137A-2 HA2-5137-5 HA7-5137-5 HA2-5137-2 HA7-5137-2	Yes	FE FE FE FE FE FE FE	Enhanced ACs/Reduced Icc
LT1073-5CN8 LT1073-5CS8	ICL644CPD ICL644CBD	No No	FE FE	
LT1223CJ8 LT1223CN8 LT1223CS8 LT1223MJ8	HA7-5020-5 HA3-5020-5 HA9P5020-5 HA7-5020/883	Yes Yes Yes Yes	E E E	Enhanced ACs and Video Performance Enhanced ACs and Video Performance Enhanced ACs and Video Performance Enhanced ACs and Video Performance
LT1524J	CA1524F	Yes	ı	
LT3524J LT3524N	CA3524F CA3524E	Yes Yes	 	

^{2.} Electrical equivalency; denoted by the following: I = Identical, FE = Functional Equivalent, E = Enhanced Harris product meets all competitor specifications and exceeds several.

DEVICE	I'ARRIS REPLACEMENT	(Note 1) PIN TO PIN	(Note 2) EE	HARRIS ADVANTAGE OR COMMENTS
LTC1044CH LTC1044CN8 LTC1044MH	ICL7660SITV ICL7660SIPA ICL7660SMTV	Yes Yes Yes	E E E	Reduced Icc/Wider Voltage Range Reduced Icc/Wider Voltage Range Reduced Icc/Wider Voltage Range
LTC1050ACH LTC1050ACN8 LTC1050AMH LTC1050CH LTC1050CN8 LTC1050CP LTC1050MH	ICL7650SITV-1 ICL7650SIPA-1 ICL7650SMTV-1 ICL7650SITV-1 ICL7650SIPA-1 ICL7650SIPA-1 ICL7650SMTV-1	* * * * * *	FE FE FE FE FE FE	Reduced Ibias/lio Reduced Ibias/lio Reduced Ibias/lio Reduced Ibias/lio/Greater Avol Reduced Ibias/lio/Greater Avol Reduced Ibias/lio Reduced Ibias/lio/Greater Avol
MA723CN	CA0723CE	Yes	ı	
MAX460IGC MAX460MGC	HA2-5033-5 HA2-5033-2	*	FE FE	Greater Bandwidth Greater Bandwidth
MAX610CP MAX611CP MAX612CP	HV3-1205/2405E-5 HV3-1205/2405E-5 HV3-1205/2405E-5	No No No	FE FE FE	Guaranteed Surge Protection Guaranteed Surge Protection Guaranteed Surge Protection
MAX626CPA MAX626CSA MAX626EJA MAX626MJA	ICL7667CPA ICL7667CBA ICL7667CJA ICL7667MJA	Yes Yes Yes Yes	FE FE FE	Reduced T Delay/Icc Reduced T Delay/Icc Reduced T Delay/Icc Reduced T Delay/Icc
MAX654CPD MAX654CSD MAX654EPD MAX654ESD	ICL644CPD ICL644CBD ICL644IPD ICL644IBD	Yes Yes Yes Yes	FE FE FE	Shutdown Feature With ICL7644 Version Shutdown Feature With ICL7644 Shutdown Feature With ICL7644 Version Shutdown Feature With ICL7644 Version
MAX655CPD MAX655CSD MAX655EPD MAX655ESD	ICL645CPD ICL645CBD ICL645IPD ICL645IBD	Yes Yes Yes Yes	FE FE FE	Shutdown Feature With ICL7645 Version Shutdown Feature With ICL7645 Version Shutdown Feature With ICL7645 Version Shutdown Feature With ICL7645 Version
MAX656CPD MAX656CSD MAX656EPD MAX656ESD	ICL646CPD ICL646CBD ICL646IPD ICL646IBD	Yes Yes Yes Yes	FE FE FE FE	Shutdown Feature With ICL7646 Version Shutdown Feature With ICL7646 Version Shutdown Feature With ICL7646 Version Shutdown Feature With ICL7646 Version
MAX657CPD MAX657CSD MAX657EPD MAX657ESD	ICL647CPD ICL647CBD ICL647IPD ICL647IBD	Yes Yes Yes Yes	FE FE FE	Shutdown Feature With ICL7647 Version Shutdown Feature With ICL7647 Version Shutdown Feature With ICL7647 Version Shutdown Feature With ICL7647 Version
MAX663CPA MAX663CSA MAX663EJA MAX663EPA MAX663ESA	ICL7663SACPA ICL7663SCBA ICL7663SAIJA ICL7663SAIPA ICL7663SIBA	* * * * * *	FE FE FE FE	Reduced Icc/Greater Voltage Range Reduced Icc/Greater Voltage Range Reduced Icc/Greater Voltage Range Reduced Icc/Greater Voltage Range Reduced Icc/Greater Voltage Range

NOTES: 1. A "*" in this column indicates that primary pins are pin-to-pin, but secondary or optional function pins are not.

^{2.} Electrical equivalency; denoted by the following: I = Identical, FE = Functional Equivalent, E = Enhanced Harris product meets all competitor specifications and exceeds several.

DEVICE	HARRIS REPLACEMENT	(Note 1) PIN TO PIN	(Note 2) EE	HARRIS ADVANTAGE OR COMMENTS
MAX8211CPA MAX8211CPA-2 MAX8211CSA MAX8211CTY	ICL8211CPA ICL8211CPA ICL8211CBA ICL8211CTY	Yes Yes Yes Yes	FE FE FE	Bipolar/Wider Supply Range Bipolar/Wider Supply Range Bipolar/Wider Supply Range Bipolar/Wider Supply Range
MAX8212CPA MAX8212CSA MAX8212CTY	ICL8212CPA ICL8212CBA ICL8212CTY	Yes Yes Yes	FE FE FE	Bipolar/Wider Supply Range Bipolar/Wider Supply Range Bipolar/Wider Supply Range
MAX9685CJE MAX9685CPE MAX9685CSE MAX9685CTW	HFA1-0003L-5 HFA3-0003L-5 HFA9P0003L-5 HFA2-0003L-5	Yes Yes Yes Yes		
MAX9690CJA MAX9690CPA MAX9690CSA	HFA1-0003-5 HFA3-0003-5 HFA9P0003-5	Yes Yes Yes		
MC1723CG MC1723CGD MC1723CP MC1723CPD MC1723G MC1723GD	CA0723CT CA0723CTX CA0723CE CA0723CEX CA0723T CA0723TX	Yes Yes Yes Yes Yes	 	
MC1776CD MC1776CG MC1776CP1 MC1776G	ICL7611DCBA ICL7611BCTV ICL7611BCPA ICL7611BMTV	Yes Yes Yes Yes	FE FE FE	Lower Power Drain Lower Power Drain Lower Power Drain Lower Power Drain
MC3302N	CA3290E	Yes	FE	MOSFET Input
MC3303D MC3303N	CA5470M CA5470E	Yes Yes	FE FE	MOS Input/Enhanced ACs FEMOS Input/Enhanced ACs
MC33071P	CA3140AE	Yes	FE	Reduced Ibias/lio
MC33072P	CA3240AE	Yes	FE	Reduced Ibias/lio
MC3346D MC3346P	CA3046M CA3046E	Yes Yes	1	Full - 55 to 125 Degrees C Operation Full -55 to 125 Degrees C Operation
MC34001BG MC34001BP MC34001G MC34001P	CA3140AT CA3140AE CA3140T CA3140E	Yes Yes Yes Yes	FE FE FE	Reduced Ibias/lio Reduced Ibias/lio Reduced Ibias/lio Reduced Ibias/lio
MC34002BG MC34002BP MC34002G	CA3240AT CA3240AE CA3240T	Yes Yes Yes	FE FE FE	Reduced Ibias/lio Reduced Ibias/lio Reduced Ibias/lio
MC34002P	CA34002E	Yes	FE	Reduced Ibias/lio
MC3401P	CA3401E	Yes	FE	Greater Bandwidth

^{2.} Electrical equivalency; denoted by the following: I = Identical, FE = Functional Equivalent, E = Enhanced Harris product meets all competitor specifications and exceeds several.

DEVICE	HARRIS REPLACEMENT	(Note 1) PIN TO PIN	(Note 2) EE	HARRIS ADVANTAGE OR COMMENTS
MC3403D	CA5470M	Yes	FE	MOS Input/Enhanced ACs
MC3403N	CA5470E	Yes	FE	MOS Input/Enhanced ACs
MC34071P	CA3140AE	Yes	FE	Reduced Ibias/lio
MC34072P	CA3240AE	Yes	FE	Reduced Ibias/lio
MC34151D	ICL7667CBA	Yes	FE	CMOS/Reduced Icc/Faster Switching CMOS/Reduced ICC/Faster Switching
MC34151P	ICL7667CPA	Yes	FE	
MC3456L	ICM7556MJD	Yes	FE	CMOS/Reduced Icc
MC3456P	ICM7556IPD	Yes	FE	CMOS/Reduced Icc
MC3556L	ICM7556MJD	Yes	FE	CMOS/Reduced Icc
MIC426 MMH0026CP1 MMH0026G MMH0026U	ICL7667CPA ICL7667CPA ICL7667MTV ICL7667CJA	Yes Yes Yes Yes	FE FE FE	Reduced Icc Reduced Icc Reduced Icc
NE5230N	CA5160AE	No	FE	MOS Input
NE5517AN	CA3280AE	No	FE	Reduced Vio
NE5517D	CA3280M	No	FE	Reduced Vio
NE5517N	CA3280E	No	FE	Reduced Vio
NE5532AFE NE5532AN NE5532FE NE5532N	HA7-5102-5 HA3-5102-5 HA7-5102-5 HA3-5102-5	Yes Yes Yes Yes	FE FE FE	Enhanced DCs/Reduced Icc Enhanced DCs/Reduced Icc Enhanced DCs/Reduced Icc Enhanced DCs/Reduced Icc
NE5534AFE NE5534AN NE5534FE NE5534N	HA7-5101-5 HA3-5101-5 HA7-5101-5 HA3-5101-5	* * *	FE FE FE	Enhanced DCs Enhanced DCs Enhanced DCs Enhanced DCs Enhanced DCs
NE5539D	HA9P-2539-5	* *	FE	Specified @ +/- 15V Supplies
NE5539F	HA1-2539-5		FE	Specified @ +/- 15V Supplies
NE5539N	HA3-2539-5		FE	Specified @ +/- 15V Supplies
NE556-1N	ICM7556IPD	Yes	FE	CMOS/Reduced Icc
NE556N	ICM7556IPD	Yes	FE	CMOS/Reduced Icc
OP-15CH	CA3140AT	Yes	FE	Reduced Ibias/lio
OP-15GN8	CA3140AE	Yes	FE	Reduced Ibias/lio
OP11AY	HA1-5134-2	Yes	FE	Enhanced ACs
OP11EY	HA1-5134-5		FE	Enhanced ACs
OP11FY	HA1-5104-5	Yes	FE	Enhanced ACs
OP160GP	HA3-5020-9	Yes	E	
OP160GS	HA9P5020-5	Yes	E	
OP215GZ	CA3240AE (PDIP)	Yes	FE	

^{2.} Electrical equivalency; denoted by the following: I = Identical, FE = Functional Equivalent, E = Enhanced Harris product meets all competitor specifications and exceeds several.

	HARRIS	(Note 1)	(Note 2)	
DEVICE	REPLACEMENT	PIN TO PIN	EE	HARRIS ADVANTAGE OR COMMENTS
OP220CJ	HA2-5142-2	Yes	FE	Enhanced ACs
OP220CZ	HA7-5142-2	Yes	FE	Enhanced ACs
OP220GJ	HA2-5142-5	Yes	FE	Enhanced ACs
OP220GZ	HA7-5142-5	Yes	FE	Enhanced ACs
OP271AZ	HA7-5102-2	Yes	FE	Lower Voltage Noise/Greater Bandwidth
OP271EZ	HA7-5102-5	Yes	FE	Lower Voltage Noise/Greater Bandwidth
OP271FZ	HA7-5102-5	Yes	FE	Lower Voltage Noise/Greater Bandwidth
OP271GP	HA3-5102-5	Yes	FE	Lower Voltage Noise/Greater Bandwidth
OP271GS	HA9P-5102-9	Yes	FE	Lower Voltage Noise/Greater Bandwidth
OP27AH	HA2-5127A-2	Yes	E	Enhanced ACs/Reduced Icc
OP27AJ	HA2-5127A-2	Yes	E	Enhanced ACs/Reduced Icc
OP27AJ8	HA7-5127A-2	Yes	E	Enhanced ACs/Reduced Icc
OP27AZ	HA7-5127A-2	Yes	E	Enhanced ACs/Reduced Icc
OP27CH	HA2-5127-2	Yes	E	Enhanced ACs/Reduced Icc
OP27CJ	HA2-5127-2	Yes	E	Enhanced ACs/Reduced Icc
OP27CJ8	HA7-5127-2	Yes	E	Enhanced ACs/Reduced Icc
OP27CZ	HA7-5127-2	Yes	E E	Enhanced ACs/Reduced Icc
OP27EH OP27EJ	HA2-5127A-5 HA2-5127A-5	Yes Yes	E	Enhanced ACs/Reduced Icc Enhanced ACs/Reduced Icc
OP27EJ8		Yes	E	Enhanced ACs/Reduced Icc
OP27EJ8 OP27EZ	HA7-5127A-5 HA7-5127A-5	Yes	E	Enhanced ACs/Reduced Icc
OP27EZ OP27GH	HA2-5127A-5	Yes	Ē	Enhanced ACs/Reduced Icc
OP27GJ	HA2-5127-5	Yes	E	Enhanced ACs/Reduced Icc
OP27GJ8	HA7-5127-5	Yes	Ē	Enhanced ACs/Reduced Icc
OP27GZ	HA7-5127-5	Yes	Ē	Enhanced ACs/Reduced Icc
OP37AH	HA2-5137A-2	Yes	Е	Enhanced ACs/Reduced Icc
OP37AJ	HA2-5137A-2	Yes	Ē	Enhanced ACs/Reduced Icc
OP37AJ8	HA7-5137A-2	Yes	Ē	Enhanced ACs/Reduced Icc
OP37AZ	HA7-5137A-2	Yes	E	Enhanced ACs/Reduced Icc
OP37CH	HA2-5137-2	Yes	E	Enhanced ACs/Reduced Icc
OP37CJ	HA2-5137-2	Yes	E	Enhanced ACs/Reduced Icc
OP37CJ8	HA7-5137-2	Yes	E	Enhanced ACs/Reduced Icc
OP37CZ	HA7-5137-2	Yes	E	Enhanced ACs/Reduced Icc
OP37EH	HA2-5137A-5	Yes	E	Enhanced ACs/Reduced Icc
OP37EJ	HA2-5137A-5	Yes	E	Enhanced ACs/Reduced Icc
OP37EJ8	HA7-5137A-5	Yes	E	Enhanced ACs/Reduced Icc
OP37EZ	HA7-5137A-5	Yes	E	Enhanced ACs/Reduced Icc
OP37GH	HA2-5137-5	Yes	E	Enhanced ACs/Reduced Icc
OP37GJ	HA2-5137-5	Yes	E	Enhanced ACs/Reduced Icc
OP37GJ8	HA7-5137-5	Yes	E	Enhanced ACs/Reduced Icc
OP37GZ	HA7-5137-5	Yes	Е	Enhanced ACs/Reduced Icc
OP400AY	HA1-5134A-2	Yes	FE	
OP400EY	HA1-5134A-5	Yes	FE	
OP400FY	HA1-5134-5	Yes	FE	
OP41EJ	CA3193AT	Yes	FE	Reduced Vio/Noise Voltage
OP41FJ	CA3193T	Yes	FE	Reduced Vio/Noise Voltage
OP41GP	CA3193E	Yes	FE	Reduced Vio/Noise Voltage

^{2.} Electrical equivalency; denoted by the following: I = Identical, FE = Functional Equivalent, E = Enhanced Harris product meets all competitor specifications and exceeds several.

DEVICE	HARRIS REPLACEMENT	(Note 1) PIN TO PIN	(Note 2) EE	HARRIS ADVANTAGE OR COMMENTS
OP420BY OP420CY OP420HY	HA1-5144-2 HA1-5144-2 HA1-5144-5	Yes Yes Yes	FE FE FE	Enhanced ACs Enhanced ACs Enhanced ACs
OP470AY OP470EY OP470FY OP470GP OP470GS	HA1-5104-2 HA1-5104-5 HA1-5104-5 HA3-5104-5 HA9P5104-5	Yes Yes Yes Yes Yes	FE FE FE FE	
OP47AD OP47AT OP47CD OP47CT OP47EN OP47GN	HA7-5147A-2 HA2-5147A-2 HA7-5147-2 HA2-5147-2 HA7-5147A-5 (CDIP) HA7-5147-5 (CDIP)	Yes Yes Yes Yes Yes	E E E E	Greater Bandwidth/Min Acl = 10
OP62AJ OP62AZ OP62EJ OP62EZ OP62FJ OP62FZ	HA2-5221-9 HA7-5221-9 HA2-5221-9 HA7-5221-9 HA2-5221-9 HA7-5221-9	* * * * * *	FE FE FE FE FE	Greater Slew Rate
OP63AJ OP63AZ OP63EZ OP63FJ OP63FZ OP64AJ OP64AZ OP64EJ OP64EZ OP64FJ OP64FZ	HA2-5221-9 HA7-5221-9 HA7-5221-9 HA2-5221-9 HA7-5221-9 HA7-5221-9 HA7-5221-9 HA7-5221-9 HA7-5221-9 HA7-5221-9 HA7-5221-9	* * * * * * * * * * * * * *	FE FE FE FE FE FE FE FE FE FE FE	Reduced Vio
OP65AJ OP65AZ OP65EJ OP65EZ OP65FJ OP65FZ	HA2-2548-9 HA7-2548-9 HA2-2548-9 HA7-2548-9 HA2-2548-9 HA7-2548-9	* * * * *	FE FE FE FE FE	Lower Vio/Guaranteed Ts
OP65GP OP77BJ OP77BZ OP77FJ OP77FZ	CA3450E HA2-5177-2 HA7-5177-2 HA2-5177-5 HA7-5177-5	No Yes Yes Yes Yes	FE FE FE FE	Greater Bandwidth /Slew Rate Greater Bandwidth/Reduced Icc Greater Bandwidth/Reduced Icc Greater Bandwidth/Reduced Icc Greater Bandwidth/Reduced Icc

^{2.} Electrical equivalency; denoted by the following: I = Identical, FE = Functional Equivalent, E = Enhanced Harris product meets all competitor specifications and exceeds several.

DEVICE	HARRIS REPLACEMENT	(Note 1) PIN TO PIN	(Note 2) EE	HARRIS ADVANTAGE OR COMMENTS
OP80FJ OP80GJ OP80GP	CA5420AT CA5420T CA5420E	* * *	FE FE FE	Single Supply Operation Single Supply Operation Single Supply Operation
OPA121KP	CA3140AE	*	FE	MOS Input/Enhanced ACs
OPA2111KM OPA2111KP	HA2-5102-5 HA3-5102-5	Yes Yes	FE FE	Greater Bandwidth Greater Bandwidth
OPA27AJ OPA27AZ OPA27CJ OPA27CZ OPA27EJ OPA27EZ OPA27GJ OPA27GZ	HA2-5127A-2 HA7-5127A-2 HA2-5127-2 HA7-5127-2 HA2-5127A-5 HA7-5127A-5 HA2-5127-5 HA7-5127-5	Yes	E E E E E E	Enhanced ACs/Reduced Icc
OPA37AJ OPA37AZ OPA37CJ OPA37CZ OPA37EJ OPA37EZ OPA37GJ OPA37GZ	HA2-5137A-2 HA7-5137A-2 HA2-5137-2 HA7-5137-2 HA2-5137A-5 HA7-5137A-5 HA2-5137-5 HA7-5137-5	Yes	E E E E E	Enhanced ACs/Reduced Icc
OPA404AG OPA404BG OPA404KP OPA404KU OPA404SG	HA1-5114-5 HA1-5114-5 HA3-5114-5 HA9P-5114-5 HA1-5114-2	Yes Yes Yes Yes	FE FE FE FE	Lower Voltage Noise/Enhanced ACs Lower Voltage Noise/Enhanced ACs Lower Voltage Noise/Enhanced ACs Lower Voltage Noise/Enhanced ACs Lower Voltage Noise/Enhanced ACs
OPA445AP OPA445BM OPA445SM	HA7-2645-5 HA2-2640-2 HA2-2640-2	Yes Yes Yes	FE FE FE	
OPA620KG OPA620KP OPA620LG OPA620SG	HFA7-0005-5 HFA3-0005-5 HFA7-0005-5 HFA7-0005-9	* * *	FE FE FE	Enhanced ACs Enhanced ACs Enhanced ACs Enhanced ACs Enhanced ACs
OPA621KG OPA621KP OPA621LG OPA621SG	HFA7-0002-5 HFA3-0002-5 HFA7-0002-5 HFA7-0002-9	* * *	E E E E	Lower Voltage Noise/Temco Lower Voltage Noise/Temco Lower Voltage Noise/Temco Lower Voltage Noise/Temco
OPA633AH OPA633KP OPA633SH	HA2-5033-2 HA3-5033-5 HA2-5033-5	Yes Yes Yes	l I FE	
RC3403AN	CA5470E	Yes	FE	MOS Input/Enhanced ACs

^{2.} Electrical equivalency; denoted by the following: I = Identical, FE = Functional Equivalent, E = Enhanced Harris product meets all competitor specifications and exceeds several.

DEVICE	HARRIS REPLACEMENT	(Note 1) PIN TO PIN	(Note 2) EE	HARRIS ADVANTAGE OR COMMENTS
RC4741D	HA1-4741-2	Yes	E	Guaranteed ACs
RC4741M	HA9P-4741-5	Yes	E	Guaranteed ACs
RC5532AN	HA3-5102-5	Yes	FE	Enhanced DCs/Reduced Icc
RC5532N	HA3-5102-5	Yes	FE	Enhanced DCs/Reduced Icc
RC5534AN	HA3-5101-5	* *	FE	Enhanced DCs/Reduced Icc
RC5534N	HA3-5101-5		FE	Enhanced DCs/Reduced Icc
RM5334T	HA2-5101-2		FE	Reduced Icc
RM5532AD RM5532AT RM5532D RM5532T	HA7-5102-2 HA2-5102-2 HA7-5102-2 HA2-5102-2	Yes Yes Yes Yes	FE FE FE	Reduced Icc Reduced Icc Reduced Icc Reduced Icc
RM5534AD	HA7-5101-2	* *	FE	Reduced Icc
RM5534AT	HA2-5101-2		FE	Reduced Icc
RM5534D	HA7-5101-2		FE	Reduced Icc
SA5230N	CA5160AE	No	FE	MOS Input
SA556-1N	ICM7556IPD	Yes	FE	CMOS/Reduced Icc
SA556N	ICM7556IPD	Yes	FE	CMOS/Reduced Icc
SA723CN	CA0723CE	Yes	1	
SE5532AFE	HA7-5102-2	Yes	FE	Reduced Icc
SE5532FE	HA7-5102-2	Yes	FE	Reduced Icc
SE5534AFE	HA7-5101-2	*	FE	Reduced Ibias/lio
SE5534FE	HA7-5101-2		FE	Reduced Ibias/lio
SE5539F	HA1-2539-2	*	FE	Specified @ +/- 15V Supplies
SE556-1CN	ICM7556MJD	Yes	FE	CMOS/Reduced Icc
SE556-1F	ICM7556MJD	Yes	FE	CMOS/Reduced Icc
SE556F	ICM7556MJD	Yes	FE	CMOS/Reduced Icc
SG1524CF	CA1524F	Yes	FE	
SG1524CN	CA1524E	Yes	FE	
SG1524J	CA1524F	Yes	I	
SG1536T	HA2-2640-2	*	FE	Reduced Vio/Enhanced ACs
SG1536Y	HA7-2640-2		FE	Reduced Vio/Enhanced ACs
SG2524CF	CA2524F	Yes	FE	
SG2524CN	CA2524E	Yes	FE	
SG2524J	CA2524F	Yes	I	
SG3045J	CA3045F	Yes	FE	
SG3049T	CA3049T	Yes	FE	Greater Bandwidth/Reduced Noise
SG3083	CA3083	Yes	1	

^{2.} Electrical equivalency; denoted by the following: I = Identical, FE = Functional Equivalent, E = Enhanced Harris product meets all competitor specifications and exceeds several.

RAL ATION

Commercial Linear Product Cross Reference

DEVICE	HARRIS REPLACEMENT	(Note 1) PIN TO PIN	(Note 2) EE	HARRIS ADVANTAGE OR COMMENTS
SG3183D SG3183N	CA3183M CA3183E	Yes Yes	FE FE	Identical Specs @ 25 degrees C Identical Specs @ 25 degrees C
SG3524CF SG3524CN SG3524J SG3524N	CA3524F CA3524E CA3524F CA3524E	Yes Yes Yes Yes	FE FE 	
SG723CN SG723CT SG723N SG723T	CA0723GE CA0723CT CA0723E CA0723T	Yes Yes Yes Yes	FE FE FE	Vin Slightly Different Vin Slightly Different Vin Slightly Different Vin Slightly Different
SHC5320KH SHC532OSH	HA1-5320-5 HA1-5320-2	Yes Yes	1	
SHC85	HA1-2425-5	No	FE	Enhanced ACs
SHC85ET	HA1-2420-2	No	FE	Enhanced ACs
SHM-20C SHM-20M	HA1-5320-5 HA1-5320-2	Yes Yes	FE FE	Guaranteed Acquisition Time Guaranteed Acquisition Time
SHM-IC-1	HA1-2425-5	Yes	FE	Almost Identical
SHM-IC-1M	HA1-2420-2	Yes	FE	Almost Identical
SI7660AA SI7660BA SI7660CA SI7660CJ SI7660DY	ICL7660SMTV ICL7660SITV ICL7660SCTV ICL7660SCPA ICL7660SIBA	* * * * *	E E E	Greater Vout Efficiency/Reduced Icc Greater Vout Efficiency/Reduced Icc Greater Vout Efficiency/Reduced Icc Greater Vout Efficiency/Reduced Icc Greater Vout Efficiency/Reduced Icc
SI7661AA SI7661CA SI7661CJ	ICL7662MTV ICL7662CTV ICL7662CPA	Yes Yes Yes	E E E	Reduced Supply Current Reduced Supply Current Reduced Supply Current
SL3045C-DG	CA3045F	Yes	FE	
SL3046C-DP	CA3046E	Yes	FE	
SL3127C-DC SL3127C-DP	CA3127F CA3127E	Yes Yes	FE FE	SOIC Version Available
SL3145C-DC SL3145C-DP	CA3045F CA3046E	Yes Yes	FE FE	
SL3227-DP SL3227-MP	CA3227E CA3227M	Yes Yes	FE FE	Greater Breakdown Voltages Greater Breakdown Voltages
SL3245-DP SL3245-MP	CA3246E CA3246M	Yes Yes	FE FE	Greater Breakdown Voltages Greater Breakdown Voltages
SL6310C-DP	CA3094E	No	FE	Programmable Biasing Current

^{2.} Electrical equivalency; denoted by the following: I = Identical, FE = Functional Equivalent, E = Enhanced Harris product meets all competitor specifications and exceeds several.

DEVICE	HARRIS REPLACEMENT	(Note 1) PIN TO PIN	(Note 2) EE	HARRIS ADVANTAGE OR COMMENTS
SMP10AY SMP10BY SMP10EY SMP10FY	HA1-2420-2 HA1-2420-2 HA1-2425-5 HA1-2425-5	* * * * *	FE FE FE	Faster Acquisition/Lower Droop Faster Acquisition/Lower Droop Faster Acquisition/Lower Droop Faster Acquisition/Lower Droop
SMP11AY SMP11BY SMP11EY SMP11FY	HA1-2420-2 HA1-2420-2 HA1-2425-5 HA1-2425-5	* * *	FE FE FE	Faster Acquisition/Lower Droop Faster Acquisition/Lower Droop Faster Acquisition/Lower Droop Faster Acquisition/Lower Droop
SP1-2541-2 SP1-2541-5	HA1-2541-2 HA1-2541-5	Yes Yes	 	
SP1-2542-2 SP1-2542-5	HA1-2542-2 HA1-2542-5	Yes Yes		
SP1-5330-2 SP1-5330-5	HA1-5330-2 HA1-5330-5	Yes Yes	1	
SP2-2500-2	HA2-2500-2	Yes	1	
SP2-2502-2	HA2-2502-2	Yes	1	
SP2-2505-5	HA2-2505-5	Yes	1	
SP2-2510-2	HA2-2510-2	Yes	1	
SP2-2512-2	HA2-2512-2	Yes	ı	
SP2-2515-5	HA2-2515-5	Yes	1	
SP2-2520-2	HA2-2520-2	Yes	1	Substitute HA2-2529-2
SP2-2522-2	HA2-2522-2	Yes	Į.	Substitute HA2-2529-2
SP2-2525-5	HA2-2525-5	Yes	ı	Substitute HA2-2529-5
SP2-2541-2 SP2-2541-5	HA2-2541-2 HA2-2541-5	Yes Yes	1	
SP2-2542-2 SP2-2542-5	HA2-2542-2 HA2-2542-5	Yes Yes		
SP2-2600-2	HA2-2600-2	Yes	1	
SP2-2602-2	HA2-2602-2	Yes	1	
SP2-2605-5	HA2-2605-5	Yes	î	
SP2-2620-2	HA2-2620-2	Yes	ı	
SP2-2622-2	HA2-2622-2	Yes	1	
SP2-2625-5	HA2-2625-5	Yes	l .	
SP3-2505-5	HA3-2505-5	Yes	ı	
SP3-2515-5	HA3-2515-5	Yes	1	

Electrical equivalency; denoted by the following: I = Identical, FE = Functional Equivalent, E = Enhanced Harris product meets all
competitor specifications and exceeds several.

DEVICE	HARRIS REPLACEMENT	(Note 1) PIN TO PIN	(Note 2) EE	HARRIS ADVANTAGE OR COMMENTS
SP3-2525-5	HA3-2525-5	Yes	1	Substitute HA3-2529-5
SP3-2542-5	HA3-2542-5	Yes	ı	
SP3-2605-5	HA3-2605-5	Yes	ı	
SP3-2625-5	HA3-2625-5	Yes	ı	
SP7-2500-2	HA7-2500-2	Yes	ı	
SP7-2502-2	HA7-2502-2	Yes	ı	
SP7-2505-5	HA7-2505-5	Yes	ı	
SP7-2510-2	HA7-2510-2	Yes	1	
SP7-2512-2	HA7-2512-2	Yes	1	
SP7-2515-5	HA7-2515-5	Yes	1	
SP7-2520-2	HA7-2520-2	Yes	I	Substitute HA7-2529-2
SP7-2522-2	HA7-2522-2	Yes	ı	Substitute HA7-2529-2
SP7-2525-5	HA7-2525-5	Yes	ı	Substitute HA7-2529-5
SP7-2600-2	HA7-2600-2	Yes	1	
SP7-2602-2	HA7-2602-2	Yes	1	
SP7-2605-5	HA7-2605-5	Yes	1	
SP7-2620-2	HA7-2620-2	Yes	ı	
SP7-2622-2	HA7-2622-2	Yes	1	
SP7-2625-5	HA7-2625-5	Yes	1	
TA75393P	CA3290AE/CA3290E	Yes	FE	Reduced Ibias/lio/lcc
TA75557F TA75557P	HA9P5102-9 HA3-5102-5	No Yes	FE FE	Greater Bandwidth/Reduced Vnoise Greater Bandwidth/Reduced Vnoise
TA75559F TA75559P	HA9P5112-9 HA3-5112-5	No Yes	FE FE	Greater Bandwidth/Reduced Vnoise Greater Bandwidth/Reduced Vnoise
TA76524P	CA3524E	Yes	1	
TCA520BN TCA520TD	CA5130AE CA5130M	*	FE FE	MOS Input/Enhanced ACs MOS Input/Enhanced ACs
TCA971 TCA971G TCA991 TCA991G	CA3146AE/CA3046E CA3146AM/CA3046M CA3146E/CA3046E CA3146M/CA3046M	Yes Yes Yes Yes	FE FE FE FE	Greater Vcbo With CA3146 Greater Vcbo With CA3146 Greater Vcbo With CA3146 Greater Vcbo With CA3146
TD62507F TD62507P	CA3183AM CA3183AE	No No	FE FE	Alt. Product Is CA3083 Alt. Product Is CA3083

^{2.} Electrical equivalency; denoted by the following: I = Identical, FE = Functional Equivalent, E = Enhanced Harris product meets all competitor specifications and exceeds several.

	HARRIS	(Note 1)	(Note 2)	
DEVICE	REPLACEMENT	PIN TO PIN	EE	HARRIS ADVANTAGE OR COMMENTS
TDB2046DP TDB2046FP	CA3046E CA3046M	Yes Yes	E E	Full -55 to 125 Degrees C Operation Full -55 to 125 Degrees C Operation
TLC251ACP TLC251CP	CA3440AE CA3440E	*	FE FE	·
TLC252ACD TLC252ACP TLC252CD TLC252CP	CA5260AM CA5260AE CA5260M CA5260E	Yes Yes Yes Yes	FE FE FE	Specified @ +5V Supply Specified @ +5V Supply Specified @ +5V Supply Specified @ +5V Supply
TLC254CD TLC254CN	CA5470M CA5470E	Yes Yes	FE FE	Specified @ +5V Supply Specified @ +5V Supply
TLC272ACD TLC272ACP TLC272AID TLC272AIP TLC272CD TLC272CP TLC272ID TLC272IP TLC272MJG	CA5260AM CA5260AE CA5260AM CA5260AE CA5260M CA5260E CA5260M CA5260E CA5260E CA5260E (PDIP)	Yes	严严严严严严	Greater Vout Range/Reduced Icc
TLC274CD TLC274CN TLC274ID TLC274IN TLC274MJ	CA5470M CA5470E CA5470M CA5470E CA5470E (PDIP)	Yes Yes Yes Yes Yes	FE FE FE FE	Greater Vout/Bandwidth/Slew Rate Greater Vout/Bandwidth/Slew Rate Greater Vout/Bandwidth/Slew Rate Greater Vout/Bandwidth/Slew Rate Greater Vout/Bandwidth/Slew Rate
TLC27M2ACD TLC27M2ACP TLC27M2AID TLC27M2AIP TLC27M2CD TLC27M2CP TLC27M2ID TLC27M2ID TLC27M2ID TLC27M2IP TLC27M2IP TLC27M2MJG	CA5260AM CA5260AE CA5260AM CA5260AE CA5260M CA5260E CA5260M CA5260E CA5260E CA5260E (PDIP)	Yes	EE EE EE EE EE EE	Greater Vout/Bandwidth/Slew Rate
TLC555CD TLC555IP	ICM7555CBA ICM7555IPA	Yes Yes	FE FE	Reduced Icc Reduced Icc
TLC556CN TLC556IN TLC556MJ	ICM7556IPD ICM7556IPD ICM7556MJD	Yes Yes Yes	FE FE FE	Reduced Icc Reduced Icc Reduced Icc
TP1321	HA-5195	Yes	FE	
TP1322	HA-2520	Yes	FE	
TP1326	HA-2600	Yes	FE	
TP1332	HA-2645	Yes	FE	

^{2.} Electrical equivalency; denoted by the following: I = Identical, FE = Functional Equivalent, E = Enhanced Harris product meets all competitor specifications and exceeds several.

DEVICE	HARRIS REPLACEMENT	(Note 1) PIN TO PIN	(Note 2) EE	HARRIS ADVANTAGE OR COMMENTS
TP1339	HA-2620	No	FE	
TP1341	HA-2540	Yes	FE	
TP1342	HA-2539	Yes	FE	
TP1344	HA-5160	Yes	FE	
TP1345	HA-5162	Yes	FE	
TP1346	H1-5180	Yes		
TP4856	HA1-2420/25	Yes	j	Guaranteed Acquisition Time
TP4866	HA1-5320	Yes	FE	Guaranteed Acquisition Time
TSC426CBA TSC426CPA TSC426IJA TSC426MJA	ICL7667CBA ICL7667CPA ICL7667CJA ICL7667MJA	Yes Yes Yes Yes	FE FE FE	Reduced T Delay/Icc Faster Switching Reduced T Delay/Icc Faster Switching
TSC7650ACPA TSC7650ACPD TSC7650AIJA TSC7650AIJD	ICL7650SCPA-1 ICL7650SCPD ICL7650SIJA-1 ICL7650SIJD	Yes Yes Yes Yes	FE FE FE	Reduced Tempco/Voltage Noise Reduced Tempco/Voltage Noise Reduced Tempco/Voltage Noise Reduced Tempco/Voltage Noise
TSC7660CAA TSC7660CPA	ICL7660SCBA ICL7660SCPA	Yes Yes	E E	Greater Vout Efficiency/Reduced Icc Greater Vout Efficiency/Reduced Icc
TSC7662	ICL7662	*	FE	
UA723CDP UA723CH uA723CN uA723CN UA723IDP UA723IH UA723MDP UA723MH uA723N	CA0723CE CA0723CT CA0723CE CA0723CE CA0723CE CA0723CT CA0723E CA0723T CA0723E	Yes		
UC0P01CN UC0P01GJ	CA3140AE CA3140AE (PDIP)	Yes Yes	FE FE	MOSFET Input MOSFET Input
UC1524J	CA1524F	Yes	1	
UC2524J UC2524N	CA2524F CA2524E	Yes Yes	1	
UC3524J UC3524N	CA3524F CA3524E	Yes Yes	 	
ULN2046A-1 ULN2046L-1	CA3146E CA3146M	Yes Yes	FE FE	Full -40 to 85 Degree C Operation

^{2.} Electrical equivalency; denoted by the following: I = Identical, FE = Functional Equivalent, E = Enhanced Harris product meets all competitor specifications and exceeds several.

DEVICE	HARRIS REPLACEMENT	(Note 1) PIN TO PIN	(Note 2) EE	HARRIS ADVANTAGE OR COMMENTS
ULN2083A ULN2083A-1 ULN2083L	CA3083 CA3183E CA3083M	Yes Yes Yes	 	Full -55 to 125 Degree C Operation Full -40 to 85 Degree C Operation Full -55 to 125 Degree C Operation
ULN2086A	CA3086	Yes	1	Full -55 to 125 Degree C Operation
uPC357C	CA3130E	Yes	FE	Reduced Ibias
uPC4741C uPC4741G2	HA3-4741-5 HA9P4741-5	Yes *	E E	Guaranteed Specs Over Temp Guaranteed Specs Over Temp
uPD5555C	ICM7555CPA	Yes	FE	Reduced Icc
uPD5556C	ICM7556CPD	Yes	FE	Reduced Icc
VI-7660-1 VI-7660-2	ICL7660SCPA ICL7660SCTV	*	E E	Greater Vout Efficiency/Reduced Icc Greater Vout Efficiency/Reduced Icc
XR-13600AP XR-13600CP	CA3280AE CA3280E	No No	FE FE	Reduced Vio/Enhanced ACs Reduced Vio/Enhanced ACs
XR-1524M	CA1524F	Yes	ı	
XR-2242CP	ICM7242IPA	Yes	FE	Greatly Reduced Icc
XR-2524N XR-2524P	CA2524F CA2524E	Yes Yes	1	
XR-3403CP	CA5470E	Yes	FE	MOS Input/Enhanced ACs
XR-3524N XR-3524P	CA3524F CA3524E	Yes Yes	 	
XR-4739CN XR-4739CP	HA7-5102-5 HA3-5102-5	No No	FE FE	Enhanced ACs/DCs Enhanced ACs/DCs
XR-4741CN XR-4741CP XR-4741M	HA1-4741-5 HA3-4741-5 HA1-4741-2	Yes Yes Yes	E E E	Guaranteed Channel Separation Guaranteed Channel Separation Guaranteed Channel Separation
XR-5532AN XR-5532AP XR-5532N XR-5532P	HA7-5102-5 HA3-5102-5 HA7-5102-5 HA3-5102-5	Yes Yes Yes Yes	FE FE FE FE	Reduced Vio/Ibias Reduced Vio/Ibias Reduced Vio/Ibias Reduced Vio/Ibias
XR-5534ACN XR-5534ACP XR-5534AM XR-5534CN XR-5534CP XR-5534M	HA7-5101-5 HA3-5101-5 HA7-5101-2 HA7-5101-5 HA3-5101-5 HA7-5101-2	* * * * * *	FE FE FE FE FE	Greater Avol/Reduced Vio Greater Avol/Reduced Vio Greater Avol Greater Avol/Reduced Vio Greater Avol/Reduced Vio Greater Avol
XR-8038CN XR-8038CP XR-8038M XR-8038N	ICL8038CCJD ICL8038CCPD ICL803£AMJD ICL8038BCJD	Yes Yes Yes Yes	FE FE FE	Reduced Supply Current Reduced Supply Current Reduced Supply Current Reduced Supply Current

^{2.} Electrical equivalency; denoted by the following: I = Identical, FE = Functional Equivalent, E = Enhanced Harris product meets all competitor specifications and exceeds several.

Data Acquisition Products

A/D CONVERTERS DISPLAY

CA3162/CA3162A ICL71C03/ICL8052 ICL71C03/ICL8068 ICL7106 ICL7107 ICL7116 ICL7117 ICL7126 ICL7129 ICL7136 ICL7137 ICL7139 ICL7149	A/D Converter for 3½-Digit Display Precision 4½-Digit A/D Converter Precision 4½-Digit A/D Converter 3½-Digit LCD Single-Chip A/D Converter 3½-Digit LED Single-Chip A/D Converter 3½-Digit with Display Hold Single-Chip A/D Converter 3½-Digit with Display Hold Single-Chip A/D Converter 3½-Digit LCD Power Single-Chip A/D Converter 4½-Digit LCD Single-Chip A/D Converter 3½-Digit LCD Low Power A/D Converter 3½-Digit LCD Low Power Single-Chip A/D Converter 3½-Digit LCD Low Power Single-Chip A/D Converter 3¾-Digit Autoranging Multimeter Low Cost 3¾-Digit Autoranging Multimeter
ICL7182	101 Segment LCD Bargraph A/D Converter

A/D CONVERTERS INTEGRATING

HI-7159	Microprocessor-Compatible 51/2-Digit A/D Converter
ICL7104/ICL8052	14/16-Bit μP-Compatible 2-Chip A/D Converter
ICL7104/ICL8068	14/16-Bit μP-Compatible 2-Chip A/D Converter
ICL7109	12-Bit μP-Compatible A/D Converter
ICL7135	4½-Digit BCD Output A/D Converter

8-Bit µP-Compatible A/D Converter

A/D SUCCESSIVE APPROXIMATION

ADC0802

ADC0803	8-Bit µP-Compatible A/D Converter
ADC0804	8-Bit μP-Compatible A/D Converter
CA3310/CA3310A	CMOS 10-Bit A/D Converter with Internal Track and Hold
HI-574A	Fast, Complete 12-Bit A/D Converter with Microprocessor Interface
HI-674A	12µs, Complete 12-Bit A/D Converter with Microprocessor Interface
HI-774	8μs, Complete 12-Bit A/D Converter with Microprocessor Interface
HI-7151	10-Bit High-Speed A/D Converter with Track and Hold
HI-7152	10-Bit High-Speed A/D Converter with Track and Hold
HI-7153	8-Channel 10-Bit High-Speed A/D Converter with Track and Hold
ICL7112	12-Bit High-Speed CMOS μP-Compatible A/D Converter
ICL7115	14-Bit High-Speed CMOS μP-Compatible A/D Converter

A/D CONVERTERS FLASH

CA3304	CMOS Video-Speed 4-Bit Flash A/D Converter
CA3306	CMOS Video-Speed 6-Bit Flash A/D Converter
CA3318	CMOS Video-Speed 8-Bit Flash A/D Converter
HI-5700	8-Bit 20MSPS Flash A/D Converter

D/A CONVERTERS

AD7520 10/12-Bit Multiplying D/A Converter AD7521 10/12-Bit Multiplying D/A Converter AD7530 10/12-Bit Multiplying D/A Converter AD7531 10/12-Bit Multiplying D/A Converter AD7523 8-Bit Multiplying D/A Converter AD7533 10-Bit Multiplying D/A Converter AD7541 12-Bit Multiplying D/A Converter AD7545 12-Bit Buffered Multiplying CMOS DAC

CA3338 CMOS Video-Speed 8-Bit R-2R D/A Converter HI-562A 12-Bit High-Speed Monolithic D/A Converter

HI-565A High-Speed Monolithic D/A Converter with Reference

HI-DAC16B/DAC16C 16-Bit D/A Converter

HI-DAC80V 12-Bit, Low Cost, Monolithic D/A Converter HI-DAC85V 12-Bit, Low Cost, Monolithic D/A Converter

ICL7121 16-Bit Multiplying Microprocessor-Compatible D/A Converter

ICL7134 14-Bit Multiplying μP-Compatible D/A Converter

ANALOG SWITCHES

DG180 Dual SPST 10 Ohm High-Speed Driver with JFET Switch DG181 Dual SPST 30 Ohm High-Speed Driver with JFET Switch DG182 Dual SPST 75 Ohm High-Speed Driver with JFET Switch DG183 Dual DPST 10 Ohm High-Speed Driver with JFET Switch DG184 Dual DPST 30 Ohm High-Speed Driver with JFET Switch DG185 Dual DPST 75 Ohm High-Speed Driver with JFET Swtich DG186 SPDT 10 Ohm High-Speed Driver with JFET Switch SPDT 30 Ohm High-Speed Driver with JFET Switch DG187 DG188 SPDT 75 Ohm High-Speed Driver with JFET Switch DG189 Dual SPDT 10 Ohm High-Speed Driver with JFET Switch Dual SPDT 30 Ohm High-Speed Driver with JFET Switch DG190 DG191 Dual SPDT 75 Ohm High-Speed Driver with JFET Switch DG200 Dual SPST CMOS Analog Switch DG201 Quad SPST CMOS Analog Switch **DG201A** Quad Monolithic SPST CMOS Analog Switch

DG202 Quad Monolithic SPST CMOS Analog Switch DG211 Quad Monolithic SPST CMOS Analog Switch DG212 Quad Monolithic SPST CMOS Analog Switch DG300A Dual SPST TTL Compatible CMOS Analog Switch DG301A SPDT TTL Compatible CMOS Analog Switch DG302A Dual DPST TTL Compatible CMOS Analog Switch DG303A Dual SPDT TTL Compatible CMOS Analog Switch DG308A Quad Monolithic SPST CMOS Analog Switch DG309 Quad Monolithic SPST CMOS Analog Switch

ANALOG SWITCHES (Continued)

ANALOG SWITE	(Continued)
HI-200	Dual SPST CMOS Analog Switch
HI-201	Quad SPST CMOS Analog Switch
HI-201HS	High-Speed Quad SPST CMOS Analog Switch
HI-222	High Frequency Video Switch
HI-300	Dual SPST CMOS Analog Switch
HI-301	SPDT CMOS Analog Switch
HI-302	Dual DPST CMOS Analog Switch
HI-303	Dual SPDT CMOS Analog Switch
HI-304	Dual SPST CMOS Analog Switch
HI-305	SPDT CMOS Analog Switch
HI-306	Dual DPST CMOS Analog Switch
HI-307	Dual SPDT CMOS Analog Switch
HI-381	Dual SPST CMOS Analog Switch
HI-384	Dual DPST CMOS Analog Switch
HI-387	SPDT CMOS Analog Switch
HI-390	Dual SPDT CMOS Analog Switch
HI-5040	SPST CMOS Analog Switch
HI-5041	Dual SPST CMOS Analog Switch
HI-5042	SPDT CMOS Analog Switch
HI-5043	Dual SPDT CMOS Analog Switch
HI-5044	DPST CMOS Analog Switch
HI-5045	Dual DPST CMOS Analog Switch
HI-5046	DPDT CMOS Analog Switch
HI-5046A	DPDT CMOS Analog Switch
HI-5047	4PST CMOS Analog Switch
HI-5047A	4PST CMOS Analog Switch
HI-5048	Dual SPST CMOS Analog Switch
HI-5049	Dual DPST CMOS Analog Switch
HI-5050	SPDT CMOS Analog Switch
HI-5051	Dual SPDT CMOS Analog Switch
IH401A	Quad Varafet Analog Switch
IH5009	Quad 100 Ohm Virtual Ground Analog Switch
IH5010	Quad 150 Ohm Virtual Ground Analog Switch
IH5011	Quad 100 Ohm Virtual Ground Analog Switch
IH5012	Quad 150 Ohm Virtual Ground Analog Switch
IH5014	Triple 150 Ohm Virtual Ground Analog Switch
IH5016	Triple 150 Ohm Virtual Ground Analog Switch
IH5017	Dual 100 Ohm Virtual Ground Analog Switch
IH5018	Dual 150 Ohm Virtual Ground Analog Switch
IH5019	Dual 100 Ohm Virtual Ground Analog Switch
IH5020	Dual 150 Ohm Virtual Ground Analog Switch
IH5022	Single 150 Ohm Virtual Ground Analog Switch



ANALOG SWITCHES (Continued)

IH5024	Single 150 Ohm Virtual Ground Analog Switch
IH5040	SPST 75 Ohm High-Level CMOS Analog Switch
IH5041	Dual SPST 75 Ohm High-Level CMOS Analog Switch
IH5042	SPDT 75 Ohm High-Level CMOS Analog Switch
IH5043	Dual SPDT 75 Ohm High-Level CMOS Analog Switch
IH5044	DPST 75 Ohm High-Level CMOS Analog Switch
IH5045	Dual DPST 75 Ohm High-Level CMOS Analog Switch
IH5046	DPDT 75 Ohm High-Level CMOS Analog Switch
IH5047	4PST 75 Ohm High-Level CMOS Analog Switch
IH5052	Quad SPST CMOS Analog Switch
IH5053	Quad SPST CMOS Analog Switch
IH5140	SPST High-Level CMOS Analog Switch
IH5141	Dual SPST High-Level CMOS Analog Switch
IH5142	SPDT High-Level CMOS Analog Switch
IH5143	Dual SPDT High-Level CMOS Analog Switch
IH5144	DPST High-Level CMOS Analog Switch
IH5145	Dual DPST High-Level CMOS Analog Switch
IH5148	Dual SPST High-Level CMOS Analog Switch
IH5149	Dual DPST High-Level CMOS Analog Switch
IH5150	SPDT High-Level CMOS Analog Switch
IH5151	Dual SPDT High-Level CMOS Analog Switch
IH5341	Dual SPST CMOS RF/Video Switch
IH5352	Quad SPST CMOS RF/Video Switch
IH6201	Dual CMOS Driver/Voltage Translator

MULTIPLEXERS

MOLIN LEXENO	
DG506A	16-Channel/Dual 8-Channel CMOS Analog Multiplexer
DG507A	16-Channel/Dual 8-Channel CMOS Analog Multiplexer
DG508A	8-Channel/Dual 4-Channel CMOS Analog Multiplexer
DG509A	8-Channel/Dual 4-Channel CMOS Analog Multiplexer
DG526	16-Channel/Dual 8-Channel CMOS Latchable Multiplexer
DG527	16-Channel/Dual 8-Channel CMOS Latchable Multiplexer
DG528	8-Channel/Dual 4-Channel Latchable Multiplexer
DG529	8-Channel/Dual 4-Channel Latchable Multiplexer
HI-1818A/1828A	Low Resistance Single 8/Differential 4-Channel CMOS Analog Multiplexers
HI-506	Single 16/Differential 8-Channel CMOS Analog Multiplexer
HI-507	Single 16/Differential 8-Channel CMOS Analog Multiplexer
HI-506A	Single 16/Differential 8-Channel CMOS Analog Multiplexer with Active Overvoltage Protection
HI-507A	Single 16/Differential 8-Channel CMOS Analog Multiplexer with Active Overvoltage Protection

MULTIPLEXERS (Continued)

HI-508	Single 8/Differential 4-Channel CMOS Analog Multiplexer
HI-509	Single 8/Differential 4-Channel CMOS Analog Multiplexer
HI-508A	Single 8/Differential 4-Channel CMOS Analog Multiplexer
	with Active Overvoltage Protection

with Active Overvoltage Protection

HI-509A Single 8/Differential 4-Channel CMOS Analog Multiplexer

with Active Overvoltage Protection

HI-516 16-Channel/Differential 8-Channel CMOS

High-Speed Analog Multiplexer

HI-518 8-Channel/Differential 4-Channel CMOS

High-Speed Analog Mulitplexer

HI-524 4-Channel Wideband and Video Multiplexer

HI-539 Monolithic, 4-Channel, Low Level, Differential Multiplexer
HI-546 Single 16/Differential 8-Channel CMOS Analog Mulitplexer

with Active Overvoltage Protection

HI-547 Single 16/Differential 8-Channel CMOS Analog Mulitplexer

with Active Overvoltage Protection

HI-548 Single 8/Differential 4-Channel CMOS Analog Multiplexer

with Active Overvoltage Protection

HI-549 Single 8/Differential 4-Channel CMOS Analog Multiplexer

with Active Overvoltage Protection

IH5108
 B-Channel Fault Protected CMOS Analog Multiplexer
 IH5116
 16-Channel Fault Protected CMOS Analog Multiplexer

IH5208 4-Channel Differential Fault Protected CMOS Analog Multiplexer
 IH5216 8-Channel Differential Fault Protected CMOS Analog Multiplexer

IH6108 8-Channel CMOS Analog Multiplexer

IH6208 4-Channel Differential CMOS Analog Multiplexer

DISPLAY DRIVERS

CA3161 BCD to Seven Segment Decoder/Driver
CA3168 2-Digit BCD to Seven Segment Decoder/Driver
ICM7211 4-Digit LCD/LED Display Driver
ICM7212 4-Digit LCD/LED Display Driver
ICM7218 8-Digit LED Multiplexed Display Driver
ICM7228 8-Digit LED Multiplexed Display Driver

ICM7231 Numeric/Alphanumeric Triplexed LCD Display Driver ICM7232 Numeric/Alphanumeric Triplexed LCD Display Driver ICM7243 8-Character μP-Compatible LED Display Driver

REAL-TIME CLOCK

ICM7170 μP-Compatible Real-Time Clock



COUNTERS WITH DISPLAY DRIVERS/TIMEBASE GENERATORS

ICM7207/A CMOS Timebase Generator ICM7208 7-Digit LED Display Counter

ICM7209 Timebase Generator

ICM7213 One Second/One Minute Timebase Generator
ICM7216A/B/D 8-Digit Multi-Function Frequency Counter/Timer
ICM7217 4-Digit LED Display Programmable Up/Down Counter

ICM7224 4½-Digit LCD/LED Display Counter ICM7225 4½-Digit LCD/LED Display Counter

ICM7226A/B 8-Digit Multi-Function Frequency Counter/Timer ICM7249 51/2-Digit LCD μ -Power Event/Hour Meter

SPECIAL PURPOSE

AD590 2-Wire Current Output Temperature Transducer

ICL8069 Low Voltage Reference

DATA COMMUNICATIONS

ICL232 +5 Volt Powered Dual RS-232 Transmitter/Receiver

Digital Signal Processing Products

MULTIPLIERS

HMA510 16 x 16-Bit CMOS Parallel Multiplier Accumulator HMA510/883 16 x 16-Bit CMOS Parallel Multiplier Accumulator

HMU16/HMU17 16 x 16-Bit CMOS Parallel Multipliers
HMU16/883 16 x 16-Bit CMOS Parallel Multiplier
HMU17/883 16 x 16-Bit CMOS Parallel Multiplier

ONE DIMENSIONAL FILTERS

DECI • MATE Harris HSP43220 Decimating Digital Filter Development Software

HSP43168 Dual FIR Filter

HSP43220 Decimating Digital Filter
HSP43220/883 Decimating Digital Filter

HSP43481 Digital Filter
HSP43481/883 Digital Filter
HSP43881 Digital Filter
HSP43881/883 Digital Filter
HSP43891 Digital Filter
HSP43891/883 Digital Filter

TWO DIMENSIONAL FILTERS

HSP48901 3 x 3 Image Filter

HSP48908 Two Dimensional Convolver HSP48908/833 Two Dimensional Convolver

SIGNAL SYNTHESIZERS

HSP45102 12 Bit Numerically Controlled Oscillator
HSP45106 16 Bit Numerically Controlled Oscillator
HSP45106/883 16 Bit Numerically Controlled Oscillator
HSP45116 Numerically Controlled Oscillator/Modulator
HSP45116/883 Numerically Controlled Oscillator/Modulator

SPECIAL FUNCTION

HSP45240 Address Sequencer
HSP45240/883 Address Sequencer
HSP45256 Binary Correlator

HSP9501 Programmable Data Buffer

HSP9520/9521 Bir

HSP9520/9521

Binary Correlator

Mixed Signal Products

RADIO COMMUNICATION CIRCUITS

CA 1523	Vipur Switching Regulator
CA 2111	Radio FMIF
CA 3011	Radio FMIF
CA 3012	Radio FMIF
CA 3013	Radio FMIF
CA 3014	Radio FMIF
CA 3088	AM Radio Multipurpose Array
CA 3163	Divide by 64/256 Prescaler
CA 3209	Radio FMIF
CA 3232	Divide by 20
CA 3259	Stereo Audio Tone/Volume
CA 3263	Op Amp Band Switch Amplifier

TRANSPORTATION AND INDUSTRIAL CIRCUITS

CA 3164	Det/Alarm
CA 3165	Ignition Det/Switch
CA 3169	Half H Drive
CA 3228	Speed Control System
CA 3242	Quad Gated Inverting Power Driver
CA 3252	Quad Gated Non-Inverting Power Driver
CA 3262	Quad Gated Inverting Power Driver with Protection
CA 3272	Quad Gated Non-Inverting Power Driver with Diagnostics
CA 3273	High Side Driver
CA 3274	Ingition Predriver
CA 3275	Dual H Driver
CA 3276	Dual Volt Regulator
GS600	Power Control/Motor Driver
GS601	Power Control/Motor Driver

VIDEO/TV/CATV CIRCUITS

CA 3070	Chroma Subcarrier Regen
CA 3154	Horizontal Sync/AFC/Oscillator
CA 3202	Horizontal/Vertical Count Down
CA 3210	525/625 Horizontal/Vertical Count Down
CA 3218	Horizontal/Vertical/Oscillator Count Down
CA 3224	Auto Line Bias Current
CA 3234	Comp Video to RGB Chroma Luma Decoder
CA 3236	525/625 Line, Horizontal/Vertical Count Down
CA 3237	IR Remote Control Amplifier
CA 3241	Horizontal/Vertical Count Down
CA 3247	Analog Inferface Unit
CA 3253	Camera Video Processor
CA 3254	RS170 Synch Generator with Gen/Lock/Line/Lock
CA 3255	625 Line Synch Generator with Gen/Lock/Line/Lock
CA 3261	Horizontal Processor

LINEAR

POWER PROCESSING CIRCUITS

		PAGE
SELECTION GU	IIDE	2-2
POWER PROCE	SSING DATA SHEETS	
CONVERTERS		
ICL644/645/ 646/647	Low Voltage Step-Up Converters	2-87
ICL7644/7645/ 7646/7647	Low Voltage Step-Up Converters	2-87
ICL 7660	CMOS Voltage Converter	2-96
ICL 7660S	Super Voltage Converter	2-105
ICL 7662	CMOS Voltage Converter	2-115
MOSFET DRIVE	RS	
HV 250	Half Bridge Complementary MOSFET Driver	2-46
HV 255	Half Bridge Complementary MOSFET Driver	2-50
HV 350	Half Bridge N-Channel MOSFET Driver	2-54
HV 355	Half Bridge N-Channel MOSFET Driver	2-58
HV 400	High Speed MOSFET Driver	2-62
ICL 7667	Dual Power MOSFET Driver	2-141
OFFLINE POWE	ER SUPPLIES	
HV 1205	Single Chip Power Supply	2-65
HV 2405E	Single Chip Power Supply	2-76
PULSE WIDTH	MODULATORS	
CA 1524	Pulse Width Modulator	2-13
CA 2524	Pulse Width Modulator	2-13
CA 3524	Regulating Pulse Width Modulator	2-13
REGULATORS		
CA 723, C	Adjustable Voltage Regulator	2-5
CA 3085, A, B	Positive Voltage Regulator	2-39
ICL 7663S	CMOS Programmable Positive Voltage Regulator	2-124
VOLTAGE MON	ITORING CIRCUITS	
ICL 7665S	CMOS Micropower Over/Under Voltage Detector	2-131
ICL 7673	Automatic Battery Back-up Switch	2-149
ICL 8211	Programmable Voltage Detector	2-157
ICL 8212	Programmable Voltage Detector	2-157
ZERO VOLTAGI	ESWITCH	
CA 3059	Zero-Voltage Crossing Switch System	2-28
CA 2070	Same as CA3059 Without Protection and Inhibit	

NOTE: Bold type designates a new product from Harris.

Selection Guide

POWER PROCESSING CIRCUITS

TYPE	FUNCTION	DESCRIPTION	PIN COUNT PACKAGE
CONVERTERS			
ICL644/645/ 646/647/ ICL7644/7645/ 7646/7647	Low Voltage Step-Up Converters	Designed to provide 3V or 5V output from a single 1.5V battery (645 and 7645) use two cells. Low quiescent current coupled with low start up voltage, insure long battery life.	14/PDIP 14/SOIC
ICL7660S	Voltage Converter	Performs supply voltage conversion from positive to negative. Input range is +1.5V to +10V resulting in complementary output voltages of -1.5V to -12V. Can be connected as a voltage doubler to generate output voltage of -18.6V. TA Range: 0°C to +70°C, -55°C to +125°C. ICL7660S improved version of ICL7660. Has extended supply voltage range, lower supply current, and ESD protection (>2000V).	8/SOIC, 8/PDIP 8/TO-99
ICL7662S	Voltage Converter	Similar to the ICL7660S in its operation, except the output voltages are $-4.5V$ to $-20V$. Doubler output 22.6V.	8/PDIP 8/TO-99
MOSFET DRIVE	RS		
HV-250/255	Power CMOS FET Driver	Complementary power MOSFET driver. Wide supply range (20V to 450V). High peak output current of 2A. High switching speed 200ns. New product in development.	16/CDIP 16/PDIP
HV-350/355	Totem Pole N-Channel Power MOSFET Driver	Totem pole n-channel power MOSFET driver. Wide supply range (20V to 450V). high peak output current of 2A. High switching speed of 200ns. New product in development.	16/CDIP 16/PDIP 16/SOIC
HV-400	High Speed MOSFET Driver	Single, non-inverting high speed driver (up to 300kHz) designed to drive large capacitive loads in 5,000pF to 100,000pF range. Capable of sourcing 6A and sinking 10A.	8/PDIP 8/CDIP 8/SOIC
ICL7667	Dual Power MOSFET Driver	TTL-compatible high-speed CMOS driver designed to provide high output current (1.5A) and voltage (up to +15V) for driving the gates of power MOSFETs in high-frequency switched-mode power converters. TA Range: 0°C to +70°C, -55°C to +125°C.	8/SOIC 8/PDIP 8/CDIP 8/TO-99
OFFLINE POWE	R SUPPLIES		
HV-1205	120VAC Offline Monolithic Power Supply	AC to DC converter designed for 120VAC input. Output is capable of 5VDC to 24VDC @ 0mA to 50mA of current. This part is UL recognized (File# 130808) and UL listed.	8/PDIP
HV-2405	240VAC Offline Monolithic Power Supply	AC to DC converter designed for 240VAC input. Output is capable of 5VDC to 24VDC @ 0mA to 50mA of current. This part is UL recognized (File# 130808) and UL listed.	8/PDIP
REGULATORS			
ICL7663S	Programmable Micro- Power Positive Voltage Regulator	Low-power, high-efficiency device ($I_0=4\mu A$ max.) that accepts an input of 1 to 16V and provides an adjustable output over the same range at up to 40mA load. TA Range: 0°C to +70°C, -25°C to +85°C. Line and load regulation and ESD protection (>2000V).	8/SOIC 8/CDIP 8/PDIP 8/TO-99
VOLTAGE MON	ITORING CIRCUITS		
ICL7665S ICL7665	Programmable Micro- Power Under/Over Voltage Detector	Contains two individually programmable voltage comparators and requires only 3µA supply current. Intended for battery-operated systems that require low or high voltage warnings, etc. Open drain outputs for interfacing. T _A Range: 0°C to +70°C, -25°C to +85°C. ICL7665S improved ICL7665. For features, see ICL7663S.	8/SOIC 8/CDIP 8/PDIP 8/TO-99
ICL7673	Automatic Battery Backup Switch	Automatically switches between a main power supply (eg., +5V) and a battery back-up supply, when the main supply is removed. Wide supply range: 2.5V to to TA Range: 0°C to +70°C, -25°C to +85°C.	8/SOIC 8/PDIP
ICL8211	Programmable Voltage Level Detector	Contains a 1.15V reference, a comparator, a hysteresis output and a non-inverting main-output. Provides a 7mA current-limited output sink when voltage on threshold terminal is <1.15V. TA Range: 0°C to +70°C, -55°C to +125°C.	8/SOIC 8/CDIP 8/PDIP 8/TO-99
ICL8212	Programmable Voltage Level Detector	Similar in operation to the ICL8211 except that its main output is inverting as opposed to non-inverting. Requires a voltage in excess of 1.15V to switch its output current limit). T _A Range: Same as ICL8211.	8/SOIC 8/PDIP 8/TO-99

Selection Guide

POWER PROCESSING CIRCUITS

TYPE	DESCRIPTION	V _I RANGE V	V _O RANG V	E (MAX) mA	LOAD REGULATIO % V _O (MAX)		SHORT-CIRCUIT CURRENT LIMIT mA (TYP)	PIN COUNT AND PACKAGE TYPE*			
CA3085	Voltage regulators	7.5 to 30	1.8 to 2	6 12**	0.1	4	96	8E, 8S			
CA3085A		7.5 to 40	1.7 to 3	6 100	0.15	4	96	8E, 8S			
CA3085B		7.5 to 50	1.7 to 4	6 100	0.15	3.5	96	8E,8S			
CA723	7	9.5 to 40	2 to 37	150	0.03	3	65	10T, 14E			
CA723C		9.5 to 40	2 to 37	7 150	0.03	3	65	10T, 14E			
							ot specified beyond 1 acteristics at $T_A = 25$				
TYPE	DESCRIPTION	V+ RANGE V	V _O RANG V			RIPPLE REJECTION dB (TYP)	TOTAL STANDBY CURRENT IS (mA) (MAX)				
CA1524 CA2524 CA3524	Regulating pulse-width modulators	8 to 40 8 to 40 8 to 40	4.8 to 5 4.8 to 5 4.6 to 5	.2	0.2 0.2 0.2	66 66 66	10 10 10	0.8 0.8 0.8			
		$T_A = -55 \text{ to}$	Electrical characteristics at V ⁺ = 20V, f = 20kHZ. $T_A = -55$ to +125°C for CA1524; 0 to +70°C for CA2524, CA3534. 16-lead dual-in-line (E) & (F) package Short-circuit current limit: 100mA typ. Temperature stability: 1% max.								
TYPE	DESCRIPTION	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				THYRIST	CONTROL CURRENT TO THYRISTOR GATE (mA)				
CA3059	Zero voltage	24		14	1	2 to 100	Up to 124 with int				
CA3079	switches	120 208/23 277	30	10	2	2 to 50	to 240 with one ex	cternal supply			
					C. 14-lead dua 55 to +125 ⁰ C.	14-lead dual-in-line plastic package (no suffix). o +125°C.					

^{*}See Packaging and Ordering Information in Section 12.





Voltage Regulators Adjustable from 2V to 37V at Output Currents Up to 150mA Without External Pass Transistors

August 1991

Features

- Up to 150mA Output Current
- Positive and Negative Voltage Regulation
- Regulation in Excess of 10A with Suitable Pass Transistors
- Input and Output Short-Circuit Protection
- Load and Line Regulation 0.03%
- Direct Replacement for 723 and 723C Industry Types
- Adjustable Output Voltage 2V to 37V

Applications

- . Series and Shunt Voltage Regulator
- Floating Regulator
- Switching Voltage Regulator
- High-Current Voltage Regulator
- Temperature Controller

Description

Functional Block Diagram

The CA723 and CA723 are silicon monolithic integrated circuits designed for service as voltage regulators at output voltages ranging from 2V to 37V at currents up to 150 milliamperes.


Each type includes a temperature-compensated reference amplifier, an error amplifier, a power series pass transistor, and a current-limiting circuit. They also provide independently accessible inputs for adjustable current limiting and remote shutdown and, in addition, feature low standby current drain, low temperature drift, and high ripple rejection.

The CA723 and CA723C may be used with positive and negative power supplies in a wide variety of series, shunt, switching, and floating regulator applications. They can provide regulation at load currents greater than 150mA and in excess of 10A with the use of suitable n-p-n or p-n-p external pass transistors.

The CA723 and CA723C are supplied in the 10 lead TO-5 style package (T suffix), and the 14 lead dual-in-line plastic package (E suffix), and are direct replacements for industry types 723, 723C, μ A723, and μ A723C in packages with similar terminal arrangements. They are also available in chip form ("H" suffix).

All types are rated for operation over the full military-temperature range of -55° C to $+125^{\circ}$ C.

Pinouts E SUFFIX PACKAGE TOP VIEW 14 NC V⁺ UNREG CURRENT 12 3 11 ٧c NON - INV. 10 ٧o 6 8 8 T SUFFIX PACKAGE TOP VIEW CURRENT LIMIT FREQUENCY COMPENSATION V⁺ UNREG 5 NON - INV



CAUTION: These devices are sensitive to electrostatic discharge. Proper I.C. handling procedures should be followed.
Copyright © Harris Corporation 1991

Absolute Maximum Ratings

DC Supply Voltage (Between V+ and V- Terminals)	40V
Pulse Voltage for 50ms	
Pulse Width (Between V+ and V- Terminals)	50V
Differential Input-Output Voltage	40V
Differential Input Voltage	
Between Inverting and Non-Inverting Inputs	±5V
Between Non-Inverting Input and V	
Current From Zener Diode Terminal (V ₇)	
Current From Voltage Reference Terminal (VREF)	
Device Dissipation	
Up to $T_A = +25^{\circ}C$	
CA723T, CA723CT	800mW
CA723E, CA723CE	1000mW
Above $T_A = +25^{\circ}C$	
CA723T, CA723CT, Derate Linearly	6.3mW/°C
CA723E, CA723CE, Derate Linearly	8.3mW/°C
Ambient Temperature Range	
Operating	55°C to +125°C
Storage	65°C to +150°C
Lead Temperature, During Soldering	+265°C
At a distance $1/16" \pm 1/32"$ (1.59 \pm 0.79mm) from case for 10s max	•




FIGURE 1. EQUIVALENT SCHEMATIC DIAGRAM OF THE CA723 AND CA723C

ELECTRICAL CHARACTERISTICS at T_A = 25 C, V^+ = V_C = V_I = 12 V, V^- = 0, V_O = 5 V, I_L = 1 mA, C_1 = 100 pF, C_{REF} = 0, R_{SCP} = 0, unless otherwise specified. Divider impedance R_1R_2 at non-inverting input, Term. 5, = 10 k Ω (See Figure 20) R₁+R₂

			UNITS					
CHARACTERISTIC	TEST CONDITIONS							
		Min.	Тур.	Max.	Min.	Тур.	Max.	
Quiescent Regulator Current, IQ	I _L = 0, V _I = 30 V	_	2.3	3.5	_	2.3	4	mA
Input Voltage Range, V _I		9.5	_	40	9.5	_	40	V
Output Voltage Range, V _O		2	_	37	2	_	37	v
Differential Input- Output Voltage, V _I -V _O		3	_	38	3	_	38	٧
Reference Voltage, VREF		6.95	7.15	7.35	6.8	7.15	7.5	٧
	V _I = 12 to 40 V	_	0.02	0.2	_	0.1	0.5	
	V _I = 12 to 15 V	_	0.01	0.1		0.01	0.1	%V _O
Line Regulation (See Note 1)	$V_{\parallel} = 12$ to 15 V, $T_{\triangle} = -55$ to +125°C	_		0.3				
	V _I = 12 to 15 V, T _A = 0 to 70°C	_	_	_	-		0.3	
	I _L = 1 to 50 mA	_	0.03	0.15	_	0.03	0.2	%Vo
Load Regulation	I _L = 1 to 50 mA, T _A = -55 to +125°C	_	_	0.6	-	_	_	
(See Note 1)	I _L = 1 to 50 mA, T _A = 0 to 70°C	_	_	_	_	_	0.6	
Output-Voltage Temp. Coefficient, ^VO	T _A = -55 to +125°C	_	0.002	0.015	_	_	_	%/°C
	T _A = 0 to 70°C		_			0.003	0.015	, 0
Ripple Rejection	f = 50 Hz to 10 kHz	_	74	_		74	_	
Ripple Rejection (See Note 2)	f = 50 Hz to 10 kHz, C _{REF} = 5 μF		86	_	_	86	_	dB

ELECTRICAL CHARACTERISTICS (Cont'd)

		LIMITS						
CHARACTERISTIC	TEST	CA723			CA723C			UNITS
	CONDITIONS	Min.	Тур.	Max.	Min.	Тур.	Max.	
Short-Circuit Limiting Current, ILIM	R _{SCP} = 10 Ω, V _O = 0	_	65	-	-	65	_	mA
Equivalent Noise RMS	BW = 100 Hz to 10 kHz, C _{REF} = 0	_	20	-	_	20	_	μ∨
Output Voltage, V _N (See Note 2)	BW = 100 Hz 10 kHz, C _{REF} = 5 μF	_	2.5	_	_	2.5	_	

Note 1: Line and load regulation specifications are given for condition of a constant chip temperature. For high-dissipation condition, temperature drifts must be separately taken into account.

Note 2: For CREF (See Figure 20).

TYPICAL CHARACTERISTICS CURVES FOR TYPE CA723




FIGURE 2. MAX LOAD CURRENT VS DIFFERENTIAL INPUT-OUTPUT VOLTAGE




FIGURE 3. LOAD REGULATION WITHOUT CURRENT LIMITING




FIGURE 4. LOAD REGULATION WITH CURRENT LIMITING




FIGURE 5. LOAD REGULATION WITH CURRENT LIMITING

TYPICAL CHARACTERISTICS CURVES FOR TYPE CA723 (Continued)




FIGURE 6. CURRENT LIMITING CHARACTERISTICS




FIGURE 7. QUIESCENT CURRENT vs INPUT VOLTAGE

TYPICAL CHARACTERISTICS CURVES FOR TYPE CA723C




FIGURE 8. MAX LOAD CURRENT VS DIFFERENTIAL INPUT-OUTPUT VOLTAGE CA723CT




FIGURE 9. MAX LOAD CURRENT vs DIFFERENTIAL INPUT-OUTPUT VOLTAGE FOR CA723CE




FIGURE 10. LOAD REGULATION WITHOUT CURRENT LIMITING




FIGURE 11. LOAD REGULATION WITH CURRENT LIMITING

TYPICAL CHARACTERISTICS CURVES FOR TYPE CA723C (Continued)




FIGURE 12. CURRENT LIMITING CHARACTERISTICS




FIGURE 13. QUIESCENT CURRENT vs INPUT VOLTAGE

TYPICAL CHARACTERISTICS CURVES FOR TYPES CA723 AND CA723C




FIGURE 14. LOAD REGULATION vs DIFFERENTIAL INPUT-OUTPUT VOLTAGE




FIGURE 15. LINE REGULATION VS DIFFERENTIAL INPUT-OUTPUT VOLTAGE




FIGURE 16. LINE TRANSIENT RESPONSE




FIGURE 17. CURRENT LIMITING CHARACTERISTICS vs JUNCTION TEMPERATURE

TYPICAL CHARACTERISTICS CURVES FOR TYPES CA723 AND CA723C (Continued)




FIGURE 18. LOAD TRANSIENT RESPONSE




FIGURE 19. OUTPUT IMPEDANCE vs FREQUENCY

TYPICAL APPLICATION CIRCUITS




FIGURE 20. LOW VOLTAGE REGULATOR CIRCUIT $(V_0 = 2V \text{ TO } 7V)$






FIGURE 22. NEGATIVE VOLTAGE REGULATOR CIRCUIT



Note: R3 = $\frac{R1}{R1+R2}$ for minimum temperature drift

FIGURE 21. HIGH VOLTAGE REGULATOR CIRCUIT $(V_0 = 7V \text{ TO } 37V)$



REGULATED OUTPUT VOLTAGE 15 V 1.5 mV LINE REGULATION (ΔV_{\parallel} = 3 V) . LOAD REGULATION (ΔI_{\parallel} = 1 A) .

FIGURE 23. POSITIVE VOLTAGE REGULATOR CIRCUIT (WITH EXTERNAL n-p-n PASS TRANSISTOR)

TYPICAL APPLICATION CIRCUITS (Continued)




FIGURE 24. POSITIVE VOLTAGE REGULATOR CIRCUIT (WITH EXTERNAL p-n-p PASS TRANSISTOR)




FIGURE 26. POSITIVE FLOATING REGULATOR CIRCUIT




FIGURE 28. REMOTE SHUTDOWN REGULATOR CIRCUIT WITH CURRENT LIMITING




FIGURE 25. FOLDBACK CURRENT LIMITING CIRCUIT




FIGURE 27. NEGATIVE FLOATING REGULATOR CIRCUIT




FIGURE 29. SHUNT REGULATOR CIRCUIT



CA1524, CA2524 CA3524

Regulating Pulse Width Modulator

August 1991

Features

- Complete PWM Power Control Circuitry
- Separate Outputs for Single-Ended or Push-Pull Operation
- Line and Load Regulation of 0.2% (Typ)
- Internal Reference Supply with 1% (Max) Oscillator and Reference Voltage Variation Over Full Temperature Range
- Standby Current of Less Than 10mA
- Frequency of Operation Beyond 100kHz
- Variable-Output Dead Time of 0.5 μs to 5 μs
- Low VCE(sat) Over the Temperature Range

Applications

- . Positive and Negative Regulated Supplies
- Dual-Output Regulators
- Flyback Converters
- DC-DC Transformer-Coupled Regulating Converters
- Single-Ended DC-DC Converters
- Variable Power Supplies

Description

The CA1524, CA2524, and CA3524 are silicon monolithic integrated circuits designed to provide all the control circuitry for use in a broad range of switching regulator circuits.


The CA1524, CA2524, and CA3524 have all the features of the industry types SG1524, SG2524, and SG3524, respectively. A block diagram of the CA1524 series is shown in Fig. 1. The circuit includes a zener voltage reference, transconductance error amplifier, precision R-C oscillator, pulse-width modulator, pulse-steering flip-flop, dual alternating output switches, and current-limiting and shutdown circuitry. This device can be used for switching regulators of either polarity, transformer-coupled dc-dc converter, transformerless voltage doublers, dc-ac power inverters, highly efficient variable power supplies, and polarity converter, as well as other power-control applications.

The CA1524 is specified for the military temperature range of -55°C to +125°C.

The CA2524 and CA3524 are specified for the commmercial temperature range of 0°C to 70°C. All types operate over a supply voltage range of 8 to 40 V, have a rated operating temperature range of -55°C to +125°C, and are supplied in 16 lead, dual-in-line plastic packages (E suffix, and dual-in-line frit-seal hermetic packages (F suffix)). The CA3524 is available in chip form (H suffix).

Pinout

16 LEAD DUAL-IN-LINE PACKAGE TOP VIEW



Maximum Rating, Absolute-Maximum Values

ı	Input Voltage (Between VIN and GND Terminals) 40V
ĺ	Operating Voltage Range (VIN to GND) 8 to 40V
	Input Voltage (Between V _{IN} and GND Terminals)
	(Terminal 11, 12 or 13, 14)
	Output Current (Reference Regulator) 50mA
	Oscillator Charging Current
	Device Dissipation:
	Up to T _A = 25°C 1W
	Above T _A = 25°C Derate linearly 8mW/°C
i	Operating Temperature Range55 to +125°C
ļ	Operating Temperature Range55 to +125°C Storage Temperature Range65 to +150°C

CA1524, CA2524, CA3524




Fig. 1 - Functional block diagram of CA1524 series.




Fig. 2 - Open loop test circuit for CA1524 series.

CA1524, CA2524, CA3524

ELECTRICAL CHARACTERISTICS at TA=-55 to +125°C for CA1524, 0 to +70° C for the CA2524 and CA3524; V+=20 V and f=20 kHz, unless otherwise stated.

		LIMITS						
CHARACTERISTIC	TEST CONDITIONS	CA1524, CA2524						UNITS
		Min.	Тур.	Max.	Min.	Тур.	Max.	l
Reference Section:		,		,		,		
Output Voltage		4.8	5	5.2	4.6	5	5.4	V
Line Regulation	V+=8 to 40 V	_	10	20	_	10	30	m∨
Load Regulation	. I∟=0 to 20 mA	_	20	50	_	20	50	m۷
Ripple Rejection	f=120 Hz, T _A =25° C	—	66	-	_	66	—	dB
Short Circuit Current Limit	V _{REF} =0, T _A =25° C	I —	100	—	_	100		mA
Temperature Stability	Over Operating Temperature Range	—	0.3	1	_	0.3	1	%
Long Term Stability	T _A =25° C	_	20	_	_	20	_	mV/kl
Oscillator Section:			I					
Maximum Frequency	$C_T=0.001 \mu F, R_T=2 K\Omega$	T —	300	T —	_	300	<u> </u>	kHz
Initial Accuracy	R _T and C _T constant	_	5		_	5	_	%
Voltage Stability	V+=8 to 40 V, T _A =25° C	=	Ι_	1	_	_	1	%
Temperature Stability	Over Operating Temperature Range	=	_	2	_	=	2	%
Output Amplitude	Terminal 3, T _A =25° C	-	3.5	ΗĒ	-	3.5	<u> </u>	V
Output Pulse Width (Pin 3)	C _T =0.01 µF, T _A =25° C	-	0.5	-	_	0.5	 	μs
Ramp Voltage Low	Pin 7	-	0.6	 	_	0.6	_	V
Ramp Voltage High	Pin 7	-	3.5	+	 	3.5	_	i v
Capacitor Charging Current	Pin 7		0.5			0.5		<u> </u>
Current Range	(5-2 V _{BE})/RT	0.03	l —	2	0.03	—	2	mA
Timing Resistance Range	(5-2 VBE)/N1	1.8		120	1.8		120	ΚΩ
Charging Capacitor Range	Pin 7	0.001	=		0.001	=	0.1	
Dead Time Expansion Capacitor on	Pin /	0.001		0.1	0.001		0.1	μF
·	Pin 3	100	_	1000	100		1000	pF
Pin 3 (when a small osc. cap is used)	L.,	<u> </u>	L	L		<u> </u>		L
Error Amplifier Section:				T =				
Input Offset Voltage	V _{CM} =2.5 V	<u> </u>	0.5	5	_	2	10	mV
Input Bias Current	V _{CM} =2.5 V	_	1	10		1	10	μΑ
Open Loop Voltage Gain		72	80	<u> </u>	60	80		dB
Common Mode Voltage	T _A =25° C	1.8	_	3.4	1.8		3.4	٧
Common Mode Rejection Ratio	T _A =25° C		70	<u> </u>		70	_	dB
Small Signal Bandwidth	A _V = 0 dB, T _A =25° C		3		<u> </u>	3		MHz
Output Voltage	T _A =25° C	0.5	_	3.8	0.5		3.8	٧
Amplifier Pole			250	_	—	250	_	Hz
Pin 9 Shutdown Current	External Sink	I -	200	_	-	200	—	μΑ
Comparator Section:								
Duty Cycle	% Each Output On	0	T —	45	0	_	45	%
Input Threshold	Zero Duty Cycle	T-	1	_	_	1		V
Input Threshold	Max. Duty Cycle	_	3.5	1=	_	3.5	T-	V
Input Bias Current	1	T =	1	T-		1	Ι —	μΑ
Current Limiting Section:								
Sense Voltage For 25% Output	Terminal 9=2 V with Error Ampli-	T	Γ	Τ	T	T	T	Γ
Duty Cycle	fier Set for Max Out, T _A =25° C	190	200	210	180	200	220	m۷
Sense Voltage T.C.	301.01 201, 1, 20 0	_	0.2	+=	-	0.2	 	mV/°
Common Mode Voltage	 	-1	 	+1	-1	 _	+1	V
Rolloff Pole of R51 C3 + Q64		+	300	+	-	300	+	Hz

^{*}Ramp voltage at Pin 7 | Low

*Ramp voltage at Pin 7 | Low | V | where t = OSC period in microseconds
t ≅ R_TC_T with C_T in microfarads and R_T in ohms.

Output frequency at each output transistor is half OSC frequency when each output is used separately and jis equal to the OSC frequency when each output is connected in parallel.

ELECTRICAL CHARACTERISTICS (Cont'd)

	TEST CONDITIONS	.		UNITS				
CHARACTERISTIC		CA1524, CA2524			CA3524			
		Min.	Тур.	Max.	Min.	Typ.	Max.	1
Output Section: (Each Output)	-							
Collector-Emitter Voltage		40	_	_	40	Γ-	I —	.V
Collector Leakage Current	V _{CE} =40 V	1 —	0.1	50	_	0.1	50	μΑ
Saturation Voltage	V+=40 V, I _C =50 mA		0.8	2	_	0.8	2	V
Emitter Output Voltage	V+=20 V	17	18	_	17	18	T-	V
Rise Time	R _C =2 KΩ, T _A =25° C		0.2	-	_	0.2	1-	μs
Fall Time	R _C =2 KΩ, T _A =25° C	T -	0.1	_	_	0.1	-	μs
Total Standby Current: Is	V+=40 V	1 –	4	10	T —	4	10	mA

^{*}Excluding oscillator charging current, error and current limit dividers, and with outputs open.




Fig. 3 - Schematic diagram.




Fig. 3 - Schematic diagram (cont'd).

CIRCUIT DESCRIPTION Voltage Reference Section

The CA1524 series contains an internal series voltage regulator employing a zener reference to provide a nominal 5-volt output, which is used to bias all internal timing and control circuitry. The output of this regulator is available at terminal 16 and is capable of supplying up to 50-mA output current.

Fig. 4 shows the temperature variation of the reference voltage with supply voltages of 8 to 40 volts and load currents up to 20 mA. Load regulation and line regulation curves are shown in Figs. 5 and 6, respectively.




Fig. 4 - Typical reference voltage as a function of ambient temperature.




Fig. 5 - Typical reference voltage as a function of reference output current.




Fig. 6 - Typical reference voltage as a function of supply voltage.

Oscillator Section

Transistors Q42, Q43 and Q44, in conjunction with an external resistor R_T, establishes a constant charging current into an external capacitor CT to provide a linear ramp voltage at terminal 7. The ramp voltage has a value that ranges from 0.6 to 3.5 volts and is used as the reference for the comparator in the device. The charging current is equal to (5-2V_{BE})/R_T or approximately 3.6/R_T and should be kept within the range of 30 μ A to 2 mA by varying R_T. The discharge time of CT determines the pulse width of the oscillator output pulse at terminal 3. This pulse has a practical range of $0.5 \mu s$ to $5 \mu s$ for a capacitor range of 0.001to 0.1 µF. The pulse has two internal uses: as a dead-time control of blanking pulse to the output stages to assure that both outputs cannot be on simultaneously and as a trigger pulse to the internal flip-flop which controls the switching of the output between the two output channels. The output dead-time relationship is shown in Fig. 7. Pulse widths less than 0.5 µs may allow false triggering of one output by removing the blanking pulse prior to a stable state in the flip-flop.




Fig. 7 - Typical output stage dead time as a function of timing capacitor value.

If a small value of C_T must be used, the pulse width can be further expanded by the addition of a shunt capacitor in the order of 100 pF but no greater than 1000 pF, from terminal 3 to ground. When the oscillator output pulse is used as a sync input to an oscilloscope, the cable and input capacitances may increase the pulse width slightly. A 2-K Ω resistor at terminal 3 will usually provide sufficient decoupling of the cable. The upper limit of the pulse width is determined by the maximum duty cycle acceptable.

The oscillator period is determined by $R_{\text{\scriptsize T}}$ and $C_{\text{\scriptsize T}},$ with an approximate value of $t=R_TC_T$, where R_T is in ohms, C_T is in μ F, and t is in μ s. Excess lead lengths, which produce stray capacitances, should be avoided in connecting RT and CT to their respective terminals. Fig. 8 provides curves for selecting these values for a wide range of oscillator periods. For series regulator applications, the two outputs can be connected in parallel for an effective 0-90% duty cycle with the output stage frequency the same as the oscillator frequency. Since the outputs are separate, push-pull and flyback applications are possible. The flip-flop divides the frequency such that the duty cycle of each output is 0-45% and the overall frequency is half that of the oscillator. Curves of the output duty cycle as a function of the voltage at terminal 9 are shown in Fig. 10. To synchronize two or more CA1524's, one must be designated as master, with




Fig. 8 - Typical oscillator period as a function of R_T and C_T .

 R_TC_T set for the correct period. Each of the remaining units (slaves) must have a C_T of ½ the value used in the master and approximately a 10% longer R_TC_T period than the master. Connecting terminal 3 together on all units assures that the master output pulse, which occurs first and has a wider pulse width, will reset the slave units.

Error Amplifier Section

The error amplifier consists of a differential pair (Q56, Q57) with an active load (Q61 and Q62) forming a differential transconductance amplifier. Since Q61 is driven by a constant current source, Q62, the output impedance R_{out} , terminal 9, is very high (\cong 5 M Ω).

The gain is:

$$A_V = g_m R=8 l_c R/2KT=10^4$$
,
where $R = \frac{R_{out} R_L}{R_{out}+R_L}$, $R_L=\infty$, $A_V \propto 10^4$

Since R_{out} is extremely high, the gain can be easily reduced from a nominal 10⁴ (80 dB) by the addition of an external shunt resistor from terminal 9 to ground as shown in Fig. 9.




Fig. 9 - Open-loop error amplifier response characteristics.

The output amplifier terminal is also used to compensate the system for ac stability. The frequency response and




Fig. 10 - Typical duty cycle as a function of comparator voltage (at terminal 9).

phase shift curves are shown in Fig. 10. The uncompensated amplifier has a single pole at approximately 250 Hz and a unity gain cross-over at 3 MHz.

Since most output filter designs introduce one or more additional poles at a lower frequency, the best network to stabilize the system is a series RC combination at terminal 9 to ground. This network should be designed to introduce a zero to cancel out one of the output filter poles. A good starting point to determine the external poles is a 1000-pF capacitor and a variable series 50-K Ω potentiometer from terminal 9 to ground. The compensation point is also a convenient place to insert any programming signal to override the error amplifier. Internal shutdown and current limiting are also connected at terminal 9. Any external circuit that can sink 200 μ A can pull this point to ground and shut off both output drivers.

While feedback is normally applied around the entire regulator, the error amplifier can be used with conventional operational amplifier feedback and will be stable in either the inverting or non-inverting mode. Input common-mode limits must be observed; if not, output signal inversion may result. The internal 5-volt reference can be used for conventional regulator applications if divided as shown in Fig. 11. If the error amplifier is connected as a unity gain amplifier, a fixed duty cycle application results.




Fig. 11 - Typical output saturation voltage as a function of ambient temperature.

Output Section

The CA1524 series outputs are two identical n-p-n transistors with both collectors and emitters uncommitted. Each output transistor has antisaturation circuitry that enables a fast transient response for the wide range of oscillator frequencies. Current limiting of the output section is set at 100 mA for each output and 100 mA total if both outputs are paralleled. Having both emitters and collectors available provides the versatility to drive either n-p-n or p-n-p external transistors. Curves of the output saturation voltage as a function of temperature and output current are shown in Figs. 11 and 12, respectively.

There are a number of output configurations possible in the application of the CA1524 to voltage regulator circuits which fall into three basic classifications:

- 1. Capacitor-diode coupled voltage multipliers
- 2. Inductor-capacitor single-ended circuits
- 3. Transformer-coupled circuits




Fig. 12 - Typical output saturation voltage as a function of output current.

Device Application Suggestions

For higher currents, the circuit of Fig. 13 may be used with an external p-n-p transistor and bias resistor. The internal regulator may be bypassed for operation from a fixed 5-volt supply by connecting both terminals 15 and 16 to the input voltage, which must not exceed 6 volts.




Fig. 13 - Circuit for expanding the reference current capability.

The internal 5-volt reference can be used for conventional regulator applications if divided as shown in Fig. 14. If the error amplifier is connected as a unity gain amplifier, a fixed duty cycle application results.




Fig. 14 - Error amplifier biasing circuits.




Fig. 15 - Circuit to allow external bypass of the reference regulation.

To provide an expansion of the dead time without loading the oscillator, the circuit of Fig. 16 may be used.



Fig. 16 - Circuit for expansion of dead time, without using a capacitor on pin 3 or when a low value oscillator capacitor is used.




Fig. 17 - Foldback current-limiting circuit used to reduce power dissipation under shorted output conditions.




Fig. 18 - Capacitor-diode coupled voltage multiplier output stages. (Note: Diode D1 is necessary to prevent reverse emitter-base breakdown of transistor switch S_A).




Fig. 19 - Single-ended inductor circuits where the two outputs of the 1524 are connected in parallel.

Table I - Input vs. Output voltage, and Feedback Resistor Values for IL=40 mA (For capacitor-diode output circuit in Fig. 21)

output circuit in rig. 21)									
v _o	R2	V+ (Min.)							
(V)	(ΚΩ)	(V)							
-0.5	6	8							
-2.5	10	9							
-3	11	10							
-4	13	11							
-5	15	12							
-6	17	13							
-7	19	14							
-8	21	15							
-9	23	16							
-10	25	17							
-11	27	18							
-12	29	19							
-13	31	20							
-14	33	21							
-15	35	22							
-16	37	23							
-17	39	24							
-18	41	25							
-19	43	26							
-20	45	27							




Fig. 20 - Transformer-coupled outputs.

APPLICATIONS*

A capacitor-diode output filter is used in Fig. 22 to convert $+15\,\mathrm{V}$ dc to $-5\,\mathrm{V}$ dc at output currents up to 50 mA. Since the output transistors have built-in current limiting, no additional current limiting is needed. Table I gives the required minimum input voltage and feedback resistor values, R2, for an output voltage.

Capacitor-Diode Output Circuit

A capacitor-diode output filter is used in Fig. 21 to convert $\pm 15 \, \text{V}$ dc to $\pm 5 \, \text{V}$ dc at output currents up to $\pm 50 \, \text{mA}$. Since the output transistors have built-in current limiting, no additional current limiting is needed. Table I gives the required minimum input voltage and feedback resistor values, R2, for

an output voltage range of -0.5 V to -20 V with an output current of 40 mA.

Single-Ended Switching Regulator

The CA1524 in the circuit of Fig. 22 has both output stages connected in parallel to produce an effective 0-90% duty cycle. Transistor Q1 is pulsed on and off by these output stages. Regulation is achieved from the feedback provided by R1 and R2 to the error amplifier which adjusts the ontime of the output transistors according to the load current being drawn. Various output voltages can be obtained by adjusting R1 and R2. The use of an output inductor requires an R-C phase compensation network to stabilize the system. Current limiting is set at 1.9 amperes by the sense resistor R3

*For additional information on the application of this device and a further explanation of the circuits below, see RCA Application Note ICAN-6915 "Application of the CA1524 series PWM IC".




Fig. 21 - Capacitor-diode output circuit.




Fig. 22 - Single-ended LC switching regulator circuit.

Flyback Converter

Fig. 23 shows a flyback converter circuit for generating a dual 15-volt output at 20 mA from a 5-volt regulated line. Reference voltage is provided by the input and the internal reference generator is unused. Current limiting in this circuit is accomplished by sensing current in the primary line and resetting the soft-start circuit.

Push-Pull Converter

The output stages of the CA1524 provide the drive for transistors Q1 and Q2 in the push-pull application of Fig. 24. Since the internal flip-flop divides the oscillator frequency by two, the oscillator must be set at twice the output frequency. Current limiting for this circuit is done in the primary of transformer T1 so that the pulse width will be reduced if transformer saturation should occur.

Low-Frequency Pulse Generator

Fig. 25 shows the CA1524 being used as a low-frequency pulse generator. Since all components (error amplifier, oscillator, oscillator reference regulator, output transistor drivers) are on the IC, a regulated 5-V (or 2.5-V) pulse of 0%-45% (or 0%-90%) on time is possible over a frequency range of 150 to 500 Hz. Switch S1 is used to go from a 5-V output pulse (S1 closed) to a 2.5-V output pulse (S1 open) with a duty cycle range of 0% to 45%. The output frequency will be roughly half of the oscillator frequency when the output transistors are not connected in parallel (75 Hz to 250 Hz, respectively). Switch S2 will allow both output stages to be paralleled for an effective duty cycle of 0%-90% with the output frequency range from 150 to 500 Hz. The frequency is adjusted by R1; R2 controls duty cycle.




Fig. 23 - Flyback converter circuit.




Fig. 24 - Push-pull transformer-coupled converter.




Fig. 25 - Low-frequency pulse generator.

The Variable Switcher

The circuit diagram of the CA1524, used as a variableoutput-voltage power supply is shown in Fig. 26. By connecting the two output transistors in parallel, the duty cycle is doubled, i.e., 0-90%. As the reference voltage level is varied, the feedback voltage will track that level and cause the output voltage to change according to the change in reference voltage.




Fig. 26 - The CA1524 used as a 0-5 A, 7-30 V laboratory supply.

Digital Readout Scale

The CA1524 can be used as the driving source for an electronic scale application. The circuit shown in Figs. 27 and 28 uses half (Q2) of the CA1524 output in a low-voltage switching regulator (2.2 V) application to drive the LED's displaying the weight. The remaining output stage (Q1) is used as a driver for the sampling plates PL1 and PL2. Since the CA1524 contains a 5-volt internal regulator and a wide operating range of 8 to 40 volts, a single 9-volt battery can power the total system. The two plates, PL1 and PL2, are driven with opposite phase signals (frequency held constant but duty cycle may change) from the pulse-width modulator IC (CA1524). The sensor, S, is located between the two plates. Plates PL1, S and PL2 form an effective capacitance bridge-type divider network. As plate S is moved according to the object's weight, a change in capacitance is noted between PL1, S and PL2. This change is reflected as a voltage to the ac amplifier (CA3160). At the null position the signals from PL1 and PL2 as detected by S are equal in amplitude, but opposite in phase. As S is driven by the scale mechanism down toward PL2, the signal at S becomes greater. The CA3160 ac amplifier provides a buffer for the small signal change noted at S. The output of the CA3160 is converted to a dc voltage by a peak-to-peak detector. A peak-to-peak detector is needed, since the duty cycle of the sampled waveform is subject to change. The detector output is filtered further and displayed via the CA3161E and CA3162E digital readout system, indicating the weight on the scale.




Fig. 27 - Basic digital readout scale.




Fig. 28 - Schematic diagram of digital readout scale (cont'd).

92CL - 33245 RI





Fig. 29 - Schematic diagram of digital readout scale.



Dimensions and pad layout for CA3524H chip.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10⁻³ inch). The layout represents a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are 57° instead of 90° with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils (0.17 mm) larger in both dimensions.



CA3059 CA3079

Zero-Voltage Switches

August 1991

For 50/60 and 400Hz Thyristor Control Applications

Features

- Relay Control
- Valve Control
- Synchronous Switching of Flashing Lights
- On-Off Motor Switching
- Differential Comparator with Self-Contained Power Supply for Industrial Applications
- Photosensitive Control
- Power One-Shot Control
- Heater Control
- Lamp Control

Type Features

	CA3059	CA3079
• 24V, 120V, 208/230V, 277V at 50/60 or 400Hz Operation	√	√
Differential Input	√	√
• Low Balance Input Current (Max) - μA	1	2
Built-In Protection Circuit for Opened or Shorted Sensor (Term 14)	√	√
• Sensor Range (Rx) - kΩ	2 - 100	2 - 50
DC Mode (Term 12)	√	
External Trigger (Term 6)	· 🗸	
External Inhibit (Term 1)	·	
DC Supply Volts (Max)	. 14	10
Operating Temperature Range (°C)	-55 to	+125

Description


The CA3059 and CA3079 zero-voltage switches are monolithic silicon integrated circuits designed to control a thyristor in a variety of AC power switching applications for AC input voltages of 24V, 120V, 208/230V, and 277V at 50/60 and 400Hz. Each of the zero-voltage switches incorporates 4 functional blocks (see Fig. 1) as follows:

- Limiter-Power Supply Permits operation directly from an AC line.
- Differential On/Off Sensing Amplifier Tests the condition of external sensors or command signals. Hysteresis or proportional–control capability may easily be implemented in this section.
- Zero-Crossing Detector Synchronizes the output pulses of the circuit at the time when the AC cycle is at zero voltage point; thereby eliminating radio-frequency interference (RFI) when used with resistive loads.
- 4. Triac Gating Circuit Provides high-current pulses to the gate of the power controlling thyristor.

In addition, the CA3059 provides the following important auxiliary functions (see Fig. 1).

- A built-in protection circuit that may be actuated to remove drive from the triac if the sensor opens or shorts.
- 2. Thyristor firing may be inhibited through the action of an internal diode gate connected to Terminal 1.
- 3. High-power dc comparator operation is provided by overriding the action of the zero-crossing detector. This is accomplished by connecting Terminal 12 to Terminal 7. Gate current to the thyristor is continuous when Terminal 13 is positive with respect to Terminal 9.

The CA3059 and CA3079 are supplied in 14 lead dual-inline plastic packages. They are is also available in chip form (H suffix).



MAXIMUM RATINGS, Absolute-Maximum Values at $T_A = 25^{\circ}$ C
DC SUPPLY VOLTAGE (BETWEEN TERMS, 2 AND 7):
CA3059
GA3079
DC SUPPLY VOLTAGE, (BETWEEN TERMS. 2 AND 8):
CA3059
CA3079
PEAK SUPPLY CURRENT (TERMS. 5 AND 7) + 50 mA
OUTPUT PULSE CURRENT (TERM. 4)
POWER DISSIPATIONS:
Up to TA = 55° C - CA3059, CA3079
Above TA = 55° C - CA3059, CA3079
AMBIENT TEMPERATURE RANGE:
Operating
Storage
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16" ± 1/32" (1.59 ± 0.79 mm) from case for 10 seconds max +265° C

MAXIML	JM V	OLI	ΓAG	E RA	TIN	GS o	ŧΤ _Α	= 25	5°C						CUR	IMUM RENT INGS
TERM- INAL NO.	1 Note	2	3	4	5 Note	6 Note	7	8	9	10	11	12 Note	13	14 Note 2,3	IN mA	I _{OUT}
1 Note 3		*	٠	*	٠	15 0	10 -2	•	•	*	٠	,	*	•	10	0.1
2			0 -15	0 -15	2 -14	0 -14	0 ^ -14	0 ^	0 -14	0 -14	0 -14		0 -14	0 -14	150	10
3				0 -15	*	*	*	*	*	*	*	•	٠	٠	٠	*
4					٠	2 -10	*	*	*	•	٠	٠	٠	٠	0.1	150
5 Note 1						*	7 -7	٠	٠	*	٠	٠	٠	٠	50	10
6 Note 3							14 0	•	*	*	٠	*	*	٠	*	•
7								•	14 0	*	20 0	2.5 -2.5	14 0	6 -6	*	
8									10 0	*	*	*	*	٠	0.1	2
. 9										٠	*	*	٠	٠	٠	*
10											*	•	٠	٠	*	*
11												*	*	·	*	*
12 Note 3													*	٠	50	50
13														٠	*	*
14 Note 3															2	2

This chart gives the range of voltages which can be applied to the terminals listed horizontally with respect to the terminals listed vertically. For example, the voltage range of horizontal Terminal 6 to vertical Terminal 4 is 2 to -10 volts.


Note 1- Resistance should be inserted between Terminal 5 and external supply or line voltage for limiting current into Terminal 5 to less than 50 mA.

Note 2- Resistance should be inserted between Terminal 14 and external supply for limiting current into Terminal 14 to less than 2 mA.

Note 3- For the CA3079 indicated terminal is internally connected and, therefore, should not be used.

[▲]For CA3079 (0 to -10 V).

^{*}Voltages are not normally applied between these terminals; however, voltages appearing between these terminals are safe, if the specified voltage limits between all other terminals are not exceeded.



AC Input Voltage	Input Series	Dissipation Rating
(50/60 or 400 Hz)	Resistor (RS)	for R _S
V AC	k Ω	W
24	2	0.5
120	10	2
208/230	20	4
277	25	5

NOTE:

Circuitry, within shaded areas, not included in CA3079

- See chart
- ▲ IC = Internal Connection DO NOT USE (Terminal Restriction applies only to CA3079).

Fig. 1 - Functional block diagram of CA3059 and CA3079.




Fig. 2 - Schematic diagram of CA3059 and CA3079

ELECTRICAL CHARACTERISTICS (For all types, unless indicated otherwise) All voltages are measured with respect to Terminal 7.

CHARACTERISTIC	TEST CONDITIONS TA = 25°C (Unless Indicated Otherwise)		LIMITS			
	•	Min.	Тур.	Max.		
For Operating at 120 V rms, 5	0-60 Hz (AC Line Voltage)●					
DC Supply Voltage, V _S Inhibit Mode						
At 50/60 Hz	$R_S = 8 k\Omega$, $I_L = 0$	6.1	6.5	7	V	
At 400 Hz	R _S = 10 kΩ, I _L = 0	_	6.8	_	V	
At 50/60 Hz	$R_S = 5 k\Omega$, $I_L = 2 mA$	_	6.4	T =	V	
Pulse Mode						
At 50/60 Hz	$R_S = 8 k\Omega$, $I_L = 0$	6	6.4	7	V	
At 400 Hz	$R_S = 10 k\Omega, I_L = 0$	T -	6.7	T -	V	
At 50/60 Hz	$R_S = 5 k\Omega$, $I_L = 2 mA$	T -	6.3	_	V	
At 50/60 Hz (CA3058) See Fig. 3	$R_S = 8 k\Omega$, $I_L = 0$ $T_A = -55 \text{ to } +125^{\circ}\text{C}$	5.5	_	7.5	V	

ELECTRICAL CHARACTERISTICS (For all types, unless indicated otherwise) (Cont'd) All voltages are measured with respect to Terminal 7.

	TEST CONDITIONS TA = 25°C				
CHARACTERISTIC	(Unless Indicated Otherwise)		LIMITS		UNITS
		Min.	Тур.	Max.	
For Operating at 120 V rms, 50	0-60 Hz (AC Line Voltage)●				
Gate Trigger Current, I _{GT} ⁽⁴⁾ See Figs. 4, 5(a)	Terms. 3 and 2 connected,	_	105	_	mA
Peak Output Current (Pulsed),	V _{GT} = 1 V Term. 3 open, Gate Trigger	50	84	-	mA
I _{OM} ⁽⁴⁾ With Internal Power Supply	Voltage (V _{GT}) = 0 Terms. 3 and 2 connected,	90	124	_	mA
•	Gate Trigger Voltage $(V_{GT})=0$ Term. 3 open, $V^+=12 V$, $V_{GT}=0$		170		mA
With External Power Supply See Figs. 5, 6	Terms. 3 and 2 connected, V ⁺ =12 V, V _{GT} = 0	_	240	_	mA
Inhibit Input Ratio, Vg/V ₂ See Fig. 7	Voltage Ratio of Term. 9 to 2	0.465	0.485	0.520	-
Total Gate Pulse Duration:* For positive dv/dt, tp 50-60 Hz	C _{EXT} = 0	70	100	140	μs
400 Hz	$C_{EXT} = 0$ $C_{EXT} = 0$, $R_{EXT} = \infty$		12	_	μs
For negative dv/dt, t _N 50-60 Hz	C _{EXT} = 0 C _{FXT} = 0, R _{FXT} = ∞	70	100	140	μs
400 Hz See Fig. 8	C _{EXT} = 0, R _{EXT} = ∞	_	10	-	μs
Pulse Duration After Zero Crossing (50-60 Hz): For positive dv/dt, tp1 For negative dv/dt, tN1 See Fig. 8	C _{EXT} = 0 R _{EXT} = ∞		50 60	_	μs μs
Output Leakage Current, I ₄ Inhibit Mode: See Fig. 9		_	0.001	10	μΑ
Input Bias Current, I _I CA3059		_	220	1000	nA
CA3079 See Fig. 10			220	2000	nA
Common-Mode Input Voltage Range, V _{CMR}	Terms. 9 and 13 connected	_	1.5 to 5	_	V
Sensitivity, ΔV_{13}^{\neq} (Pulse Mode) See Figs. 5(a), 12	Term. 12 open	_	6	_	mV

[≠] Required voltage change at Term. 13 to either turn OFF the triac when ON or turn ON the triac when OFF.

^{*} Pulse duration in 50 Hz applications is approximately 15% longer than shown in Fig. 8(b).

[•] The values given in the Electrical Characteristics Chart at 120 V also apply for operation at input voltages of 208/230 V, and 277 V, except for Pulse Duration. However, the series resistor (RS) must have the indicated value, shown in the chart in Fig. 1, for the specified input voltage.




Fig. 3(a)—DC supply voltage test circuit for CA3059 and CA3079.




Fig. 3(c)—DC supply voltage vs. external load current for CA3059 and CA3079.




Fig. 5(a)—Peak output (pulsed) and gate trigger current with internal power supply test circuit for CA3059 and CA3079.




Fig. 6(a)-Peak output current (pulsed) with external power supply test curcuit for CA3059.




Fig. 3(b)—DC supply voltage vs. ambient temperature for CA3059 and CA3079.




Fig. 4—Gate trigger current vs. gate trigger voltage for CA3059 and CA3079.




Fig. 5(b)—Peak output current (pulsed) vs. ambient temperature for CA3059 and CA3079.




Fig. 6(b)—Peak output current (pulsed) vs. external power supply voltage for CA3059.




Fig. 6(c) - Peak output current (pulsed) vs ambient temperature for CA3059.




Fig. 8(a) – Gate pulse duration test circuit with associated waveform for CA3059 and CA3079.




Fig. 8(c) - Pulse duration after zero crossing vs external capacitance for CA3059 and CA3079.




Fig. 7(a) - Input inhibit voltage ration test circuit for CA3059 and CA3079.




Fig. 7(b) - Input inhibit voltage ratio vs ambient temperature for CA3059 and CA3079.




Fig. 8(b) - Total gate pulse duration vs external capacitance for CA3059 and CA3079.




Fig. 8(d) - Total gate pulse duration vs external resistance for CA3059.




Fig. 9—Output leakage current (inhibit mode) vs. ambient temperature for CA3059 and CA3079.







Fig. 10—Input bias current test circuit for CA3059 and CA3079.




(a)



(b)





(c) (d) . Fig. 11—Relative pulse width and location of zero crossing for 220-volt operation for CA3059 and CA3079.




Fig. 12—Sensitivity vs. ambient temperature for CA3059 and CA3079.




Fig. 13—Operating regions for built-in protection circuit for CA3059.




Fig. 14-Line-operated one-shot timer.

Fig. 15—Line-operated thyristor control time delay turn-on circuit.




Fig. 16—On/off temperature control circuit with delayed turn-on.




Fig. 17(a)-Line-operated IC timer for long time periods.




Fig. 17(b)-Timing diagram for Fig. 17(a).




Fig. 18(a)—Programmable ultra-accurate line-operated timer. (Programmable over the range from 0.5333 seconds to 2 minutes, 16 seconds in 0.5333second increments)

Time Periods (t = 0.5333 s)	1 t	2 t	4 t	8 t	16 t	32 t	64 t	128 t	to
Terminals									
CD4020A	а	b	С	d	e	f	g	h	
CD4048A	Α	В	С	D	Е	F	G	Н	
	С	NC	NC	NC	NC	NC	NC	NC	1 t
	NC	С	NC	NC	NC	NC	NC	NC	2 t
	С	С	NC	NC	NC	NC	NC	NC	3 t
	NC	NC	С	NC	NC	NC	NC	NC	4 t
	С	NC	С	NC	NC	NC	NC	NC	5 t
	NC	С	С	NC	NC	NC	NC	NC	6 t
	С	С	С	NC	NC	NC	NC	NC	7 t
	NC	NC	NC	С	NC	NC	NC	NC	8 t
	С	NC	NC	С	NC	NC	NC	NC	9 t
	NC	С	NC	С	NC	NC	NC	NC	10 t
	С	С	NC	С	NC	NC	NC	NC	11 t
	NC	NC	С	С	NC	NC	NC	NC	12 t
	С	NC	С	С	NC	NC	NC	NC	13 t
	NC	С	С	С	NC	NC	NC	NC	14 t
	С	С	С	С	NC	NC	NC	NC	15 t
	С	С	С	С	NC	С	С	NC	111 t
	NC	NC	NC	NC	С	С	С	NC	112 t
	С	NC	NC	NC	С	С	С	NC	113 t
	С	С	С	С	С	С	С	С	255 t

Notes:

 t_0 = Total time delay = n_1 t + n_2 t + . . . n_n t. C = Connect. For example, interconnect terminal a of the CD4020A and terminal A of the CD4048A.

NC = No Connection. For example, terminal b of the CD4020A open and terminal B of the CD4048A connected to $+V_{DD}$ bus.

Fig. 18(b)-"Programming" table for Fig. 18(a).




Fig. 18(c)-Timing diagram for Fig. 18(a).

OPERATING CONSIDERATIONS

Power Supply Considerations for CA3059 and CA3079

The CA3059 and CA3079 are intended for operation as self-powered circuits with the power supplied from an AC line through a dropping resistor. The internal supply is designed to allow for some current to be drawn by the auxiliary power circuits. Typical power supply characteristics are given in Figs. 3(b) and 3(c).

Power Supply Considerations for CA3059

The output current available from the internal supply may not be adequate for higher power applications. In such applications an external power supply with a higher voltage should be used with a resulting increase in the output level. (See Fig. 5 for the peak output current characteristics). When an external power supply is used, Terminal 5 should be connected to Terminal 7 and the synchronizing voltage applied to Terminal 12 as illustrated in Fig. 5(a).

Operation of Built-in Protection for the CA3059

A special feature of the CA3059 is the inclusion of a protection circuit which, when connected, removes power from the load if the sensor either shorts or opens. The protection circuit is activated by connecting Terminal 14 to Terminal 13 as shown in Fig. 1. To assure proper operation of the protection circuit the following conditions should be observed:

Use the internal supply and limit the external load current to 2 mA with a 5 kΩ dropping resistor.

- 2. Set the value of Rp and sensor resistance (R_X) between 2 k Ω and 100 k Ω .
- 3. The ratio of R_X to R_p, typically, should be greater than 0.33 and less than 3. If either of these ratios is not met with an unmodified sensor over the entire anticipated temperature range, then either a series or shunt resistor must be added to avoid undesired activation of the circuit.

If operation of the protection circuit is desired under conditions other than those specified above, then apply the data given in Fig. 13.


External Inhibit Function for the CA3059

A priority inhibit command may be applied to Terminal 1. The presence of at least +1.2 V at 10 μ A will remove drive from the thyristor. This required level is compatible with DTL or T²L logic. A logical 1 activates the inhibit function.

DC Gate Current Mode for the CA3059

Connecting Terminals 7 and 12 disables the zero-crossing detector and permits the flow of gate current on demand from the differential sensing amplifier. This mode of operation is useful when comparator operation is desired or when inductive loads are switched. Care must be exercised to avoid overloading the internal power supply when operating in this mode. A sensitive gate thyristor should be used with a resistor placed between Terminal 4 and the gate in order to limit the gate current.

For a list of RCA thyristors, see RCA Thyristor Data Bulletin, File No. 406, dated 5-75.



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid gradations are in mils (10^{-3} inch).

The photographs and dimensions represent a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are 57° instead of 90° with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils (0.17 mm) larger in both dimensions.

Dimensions and pad layout for CA3059H and CA3079H.



Positive Voltage Regulators From 1.7V to 46V at Currents Up to 100mA

August 1991

Features

- Up to 100 mA Output Current
- . Input and Output Short-Circuit Protection
- Load and Line Regulation 0.025%
- Pin Compatible with LM100 Series
- Adjustable Output Voltage

Applications

- Shunt Voltage Regulator
- Current Regulator
- . Switching Voltage Regulator
- . High-Current Voltage Regulator
- Combination Positive and Negative Voltage Regulator
- Dual Tracking Regulator

TYPE	V _{IN} RANGE V	VOUT RANGE V	MAX IOUT mA	MAX LOAD REGULATION % VOUT
CA3085	7.5 to 30	1.8 to 26	12*	0.1
CA3085A	7.5 to 40	1.7 to 36	100	0.15
CA3085B	7.5 to 50	1.7 to 46	100	0.15

*This value may be extended to 100 mA; however, regulation is not specified beyond 12 mA.

Description


The CA3085, CA3085A, and CA3085B are silicon monolithic integrated circuits designed specifically for service as voltage regulators at output voltages ranging from 1.7 to 46 volts at currents up to 100 milliamperes.

A block diagram of the CA3085 Series is shown in Fig. 1. The diagram shows the connecting terminals that provide access to the regulator circuit components. The voltage regulators provide important features such as: frequency compensation, short-circuit protection, temperature-compensated reference voltage, current limiting, and booster input. These devices are useful in a wide range of applications for regulating high-current, switching, shunt, and positive and negative voltages. They are also applicable for current and dual-tracking regulation.

The CA3085A and CA3085B have output current capabilities up to 100 mA and the CA3085 up to 12 mA without the use of external pass transistors. However, all the devices can provide voltage regulation at load currents greater than 100 mA with the use of suitable external pass transistors. The CA3085 Series has an unregulated input voltage ranging from 7.5 to 30V (CA3085), 7.5 to 40V (CA3085A), and 7.5 to 50V (CA3085B) and a minimum regulated output voltage of 26V (CA3085), 36V (CA3085A), and 46V (CA3085B).

These types are supplied in the 8 lead TO-5 style package (CA3085. CA3085A, CA3085B, and the 8 lead TO-5 with dual-in-line formed leads ("DIL-CAN", CA3085S, CA3085AS, CA3085BS). The CA3085 is also supplied in the 8 lead dual-in-line plastic package ("MINI-DIP", CA3085E), and in chip form (CA3085H).

Pinouts 8 LEAD PLASTIC DIP TOP VIEW OUT 1 CURRENT LIMIT CURRENT COMP/INHIBIT BOOSTER 2 V+ IN 3 6 - IN 5 V_{REF} 8 LEAD TO-5 DIL-CAN 8 LEAD TO-5 STYLE SOBYREAM OUT COMP/INHIBIT CURRENT (2) 6) IN -BOOSTER v⁺ IN VREF



CAUTION: These devices are sensitive to electrostatic discharge. Proper I.C. handling procedures should be followed. Copyright @ Harris Corporation 1991

MAXIMUM RATINGS, ABSOLUTE-MAXIMUM VALUES at $T_A = 25^{\circ}C$

POWER	DISSIPATION: WITHOUT HEAT SINK	WITH HEAT SINK	(TO-5 ONLY)

up to T_A = 55°C 630 mW up to T_C = 55°C 1.6 W

above T_A = 55°C derate linearly @6.67 mW/°C above T_C = 55°C derate linearly at 16.7 mW/°C

TEMPERATURE RANGE:

Operating –55 to +125°C

Storage -65 to +150°C

UNREGULATED INPUT VOLTAGE:

CA3085 30 V CA3085A 40 V CA3085B 50 V

LEAD TEMPERATURE (DURING SOLDERING):

At distance 1/16 \pm 1/32 inch (1.59 \pm 0.79mm) from case for 10 seconds max. +265 $^{\circ}$ C

Maximum Voltage Ratings

The following chart gives the range of voltages which can be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range between vertical Terminal No. 7 and horizontal Terminal No. 1 is +3 to -10 volts.

MAXIMUM VOLTAGE RATINGS

TERM- INAL No.	5	6	7	8	1	2	3	4	
5	-	+5 5		•		•	•	+10 0	*Voltages are not normally applied between these
6	1	-	•	٠	•	•	·	•	terminals; however, voltages appearing between these:
7	-	-	_	+3 10	+3 -10	٠	•	+‡ 0	terminals are safe, if the specified voltage limits
8	-	-	-	-	+5 -1	•	•	•	between all other terminals are not exceeded.
1	-	-	-	-	-	+10 -‡	-‡	+‡ 0	‡30 V for CA3085 40 V for CA3085A
2	1	-	-	-	-	-	0 –	+‡ 0	50 V for CA3085B
3	-	_	_	-	-	-	_	+‡ 0	
4	-	-	-	-	1	-	1	Substrate & Case	

MAXIMUM CURRENT RATINGS

CURH	ENIKA	411NGS
TERM- INAL No.	IN mA	IOUT mA
5	10	1.0
6	1.0	-0.1
7	1.0	-1.0
8	0.1	10
1	20	150
2	150	60
3	150	60
4	-	-





Fig.2-Schematic diagram of CA3085 Series.

ELECTRICAL CHARACTERISTICS

Reference Voltage \(\sqrt{Quiescent Regulator}\)	VREF	Test Circuit Fig. No.	T _A = 25 ^o C [Unless indicators of the control of	ated otherwise)	MIN.	CA3085			CA3085	Δ.	İ	CA3085E	3		
Reference Voltage Quiescent Regulator	VREF	Fig. No.	(Unless indica	ated otherwise]	MIN.			CA3085A			CA3085B]	
Quiescent Regulator	VREF		V ⁺ IN = 15V			TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS	
Quiescent Regulator		4	V ⁺ IN = 15V												
, II	uiescent			1.4	1.6	1.8	1.5	1.6	1.7	1.5	1.6	1.7	V		
Current	uiescent		V ⁺ IN = 30V			3.3	4.5		-	-	<u> -</u> _	-	-	ı	
		4	V ⁺ IN = 40V						3.65	5				mA	
			V ⁺ IN = 50V			-	-	-	-	-		4.05	7		
	N(range)	-			7.5	-	30	7.5		40	7.5		.50	V	
Maximum Output Voltage)(max.)	4	$V^{T}_{1N} = 30,40$ Term. No. 6 to	,50 V#; R _L = 365 Ω ; Gnd.	26	27	-	36	37	-	46	47	-	٧	
Minimum Output Voltage	O(min.)	4	V+1N = 30V		-	1.6	1.8	-	1.6	1.7	-	1.6	1.7	v	
Input-Output Voltage VIN	N-VOUT	-		-			28	4	-	38	3.5	-	48	V	
Limiting Current 1	1LIM	7	V ⁺ IN = 16V, V RSCP* = 6Ω	$V^{+}IN = 16V, V^{+}OUT = 10V$ RSCP* = 6Ω			120	-	96	120	-	96	120	mA	
		-	IL = 1 to 100 r	nA, RSCP = 0	-	-	-	-	0.025	0.15	-	0.025	0.15		
Load Regulation –		-	$I_L = 1 \text{ to } 100 \text{ mA, RSCP} = 0$ $T_A = 0^{\circ}\text{C to } + 70^{\circ}\text{C}$		-	-	-	-	0.035	06	-	0.035	0.6	%∨ _{OUT}	
	Ì		IL = 1 to 12m	12mA, RSCP = 0		0 003	0.1	-	-	-	-	-	-	ĺ	
		-	IL = 1 mA, Rs	IL = 1 mA, RSCP = 0		0.025	0.1	-	0.025	0.075	-	0.025	0.04	—	
Line Regulation A	-	-	I _L = 1 mA, R _S T _A = 0 ^O C to +		-	0.04	0 15	-	0.04	0.1	-	0.04	0.08	%/V	
Equivalent Noise						0.5	-	-	0.5		_	0.5		<u> </u>	
Output Voltage	VNOISE	11	V*IN = 25 V	CREF = 0.22µF	_	0.3		-	0.3	-	_	0.3	-	mV p∙p	
			V ⁺ IN = 25 V	CREF = 0	-	50	-	-	50	-	45	50	-	dB	
Ripple Rejection	-	12		CREF = 2µF	-	56	-	-	56	-	50	56	-	ав	
Output Resistance	ro	12	V+IN = 25V,	= 1kHz	-	0.075	1.1	-	0.075	0.3	-	0.075	0.3	Ω	
	VREF,	-	IL = O, VREF	= 1.6V	-	0.0035	-	-	0.0035	-	-	0.0035	-	%/°C	
Load Transient Recovery Time: Turn On t	tON.		V ⁺ IN = 25V.	V ⁺ IN = 25V, +50mA Step		1	-	_	1	_	_	1		μs	
	t _{OFF}	16	V ⁺ IN = 25V,		-	3	_	-	3	-	-	3	-	μs	
Line Transient Recovery Time:	ton	_			_	0.8	_	_	0.8	_	_	0.8	_	μs	
	tOFF		V ⁺ IN = 25V, I	= 1kHz, 2V Step	<u> </u>	0.4		<u> </u>	0.4		 	0.4	 - -	μs	

^{#30}V (CA3085), 40V(CA3085A), 50V(CA3085B)
* RSCP: Short-circuit protection resistance



^{(∆V}OUT) ▲ Line Regulation = [V_{OUT(initial)}] (ΔV_{IN})

TI STANCOR TP3 5.6Ω ≶ V_{0U}T CA3085 (4) 1N3193 10 ΚΩ 100 pF 500 µ F 50 V BLACK RED ≨ικα V_{OUT} = 3 5 V to 20 V (0 TO 90 mA) REGULATION = 0 2% (LINE AND LOAD) RIPPLE < 0.5 mV AT FULL LOAD 92CS-18093

Fig.3-Application of the CA3085 Series in a typical power supply.

TEST CIRCUITS AND TYPICAL CHARACTERISTICS CURVES FOR CA3085 SERIES




Fig.4—Test circuit for V_{REF}, I_{quiescent}, V_{OUT}(max.), V_{OUT}(min.).




Fig.5-Iquiescent vs. VIN.




Fig.6-Normalized Iquiescent vs. TA.




Fig.7-Test circuit for limiting current




Fig.8-ILIM VS. TA.




Fig.9-Load regulation characteristics.

TEST CIRCUITS AND TYPICAL CHARACTERISTICS CURVES FOR CA3085 SERIES




Fig. 10-Line regulation temperature characteristics.




Fig.12—Test circuit for ripple rejection and output resistance.




Fig.13-ro vs. f.




Fig.11-Test circuit for noise voltage.

TEST PROCEDURES FOR TEST CIRCUIT FOR RIPPLE REJECTION AND OUTPUT RESISTANCE

Output Resistance

Conditions:

- 1. VIN = +25 V, CREF = O, Short E1
- 2. Set ES2 at 1kHz so that E2 = 4V rms
- Read V_{OUT} on a VTVM, such as a Hewlett-Packard, HP400D or equivalent
- 4. Calculate ROUT from ROUT = VOUT (|RL/E2)

Ripple Rejection - I

Conditions:

- 1. V_{IN} = +25 V, C_{REF} = 0, Short E_2
- 2. Set E_{S1} at 1 kHz so that $E_1 = 3V$ rms
- 3. Read $V_{\mbox{OUT}}$ on a VTVM, such as a Hewlett-Packard, HP400D or equivalent
- 4. Calculate Ripple Rejection from 20 log (E $_1$ /V $_{OUT}$)

Ripple Rejection - II

Conditions

1. Repeat Ripple Rejection I with CREF = 2 μF




Fig.14-Normalized ro vs. TA.

TEST CIRCUIT AND TYPICAL CHARACTERISTICS CURVES FOR CA3085 SERIES




Fig.15-Temperature coefficient of VREF and VOUT.




Fig.17-Dissipation limitation (VIN-VOUT vs. IOUT).




Fig.16—Turn-on and turn-off recovery time test circuit with associated waveforms.

TYPICAL REGULATOR CIRCUITS USING THE CA3085 SERIES




Fig.18-Typical high-current voltage regulator circuit.






Fig.19-Typical current regulator circuit.



- D1 RCA-1N1763A OR EQUIVALENT
- Q1 RCA-2N5322 OR EQUIVALENT
- *R1 = 0.7 1_ (MAX.)

Fig.20-Typical switching regulator circuit.



- ANY N.P.N SILICON TRANSISTOR THAT CAN HANDLE THE DESIRED LOAD CURRENT (RCA-2N3772 OR EQUIVALENT)

Fig.21-Combination positive and negative voltage regulator circuit.



HV250

PRELIMINARY

May 1991

Half Bridge Complementary MOSFET Driver

Features

- Bipolar or Unipolar Supply Operation
- Wide Supply Range ±40V to +450V, -100V
- Complete MOSFET Protection
- High Output to Logic Supply Isolation
- High Peak Output Current2A
- Frequency Range DC -30kHz

Applications

- High Switchmode Power Supplies
- PWM Servo Drives
- Stepper Motor Drives
- DC-DC Converters
- Uninterruptible Power Supplies

Ordering Information

PART NUMBER	TEMPERATURE RANGE	DESCRIPTION
HV250CP	0°C ≤T _A ≤ +75°C	16 Pin Plastic DIP
HV250IP	-40°C ≤ T _A ≤ +85°C	16 Pin Plastic DIP
HV250MJ*	-55°C ≤ T _A ≤ +125°C	16 Pin Ceramic DIP

Description

The HV250 is a monolithic dielectrically isolated high voltage integrated circuit. The circuit provides an interface from digital signals to the gates of complementary power MOSFETs. The circuit has wide supply voltage range, from 80VDC to 450VDC in unipolar connection or ±40VDC to +450VDC and -100VDC. In addition the logic supply can float within the high voltage rails.


The inputs are TTL compatible when the logic supply is 5V, but will operate up to 15V logic supply.

The outputs provide up to 2A current spikes to drive the gates of power MOSFETs. The actual voltage that the gates are driven to is set by the user, up to 20V for VGS.


Also on board the chip is an overcurrent sense circuit, which independently sense overcurrent on the high side and the low side. An overcurrent condition sets a latch that disables both outputs. In order to enable the output the reset input must be toggled.

Pinout

HV250CP (16 PIN PLASTIC DIP) TOP VIEW



Functional Diagram



Specifications HV250

Absolute Maximum Ratings	Operating Temperature Range
Voltage Between +VS and -VS 500V Voltage Between +V1 and -V1 30V Voltage Between -VS and -V1 250V Peak Output Current 2A	$\begin{array}{lll} \text{HV250IP} & -40^{\circ}\text{C} \leq \text{T}_{A} \leq +85^{\circ}\text{C} \\ \text{HV250MJ*} & -55^{\circ}\text{C} \leq \text{T}_{A} \leq +125^{\circ}\text{C} \\ \text{Storage Temperature Range} & -65^{\circ}\text{C} \leq \text{T}_{A} \leq +150^{\circ}\text{C} \\ \end{array}$
Logic Input Voltage+VL	* Offered at a Later Date


Electrical Specifications $V_{CC} = +40V$, $V_{EE} = -40V$, $C_L = 10nF$, $V_L = 5V$ Unless Otherwise Specified

		HV250CP, HV250IP		50IP	
PARAMETER	TEMP	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS					
Input Voltage, High (VIH)	Full	2.4	-	-	V
Input Voltage, Low (VIL)	Full] -	_	0.8	V
Input Current (I _{IH})	+25°C	-	-	300	μА
	Full	-	-	300	μА
Input Current, Low (I _I L)	+25°C	-150	-	_	μА
	Full	-150	-	1 -	μА
Overcurrent Input Threshold	+25°C	80	100	120	mV
	Full	75	100	125	mV
TRANSFER CHARACTERISTICS					
Turn-On Delay (T _{D1} , T _{D3})	+25°C	-	-	1	μs
	Full	-	-	1	μs
Turn-On Delay Skew (T _{D1} , T _{D3})	+25°C	-	±300	-	ns
	Full	-	±300	-	ns
Turn-Off Delay (TD2, TD4)	+25°C	i -	-	1	μs
	Full	-	-	1	μs
Turn-Off Delay Skew (T _{D2} , T _{D4})	+25°C	-	±100	-	ns
	Full	i -	±100	-	ns
Current Limit Sense to Output Turn-Off Delay	+25°C	-	500	-	ns
	Fuli	-	500	-	ns
Current Limit Sense to Fault Output Turn-Off Delay	+25°C	50	-	150	ns
	Full	50	-	150	ns
Reset Delay (T _{D6})	+25°C	-	500	-	ns
	Full		500		ns
OUTPUT CHARACTERISTICS	·····	_		_	
Output Rise Time	Full	-	100	150	ns
Output Fall Time	Full	-	100	150	ns
OUT1 Voltage (High)	Full	+V _S -0.2	-	-	٧
OUT1 Voltage (Low)	Full	-	-	+V _S -19	٧
OUT2 Voltage (High)	Full	-V _S +19	~	-	٧
OUT2 Voltage (Low)	Full	-	-	-V _S +0.2	V
Fault Output (VOH)	Full	4.5	-	-	٧
Fault Output (VOL)	Full		-	0.8	٧
POWER SUPPLY					
Icc	Full	-	-	200	μА
IEE	Full	-	-	200	μA
լ	Full	- 1	-	4	mA


Parameter Definitions (Refer to Switching Waveforms)

SYMBOL	DEFINITIONS
T _{D2}	Delay time as measured from the logic input high to low transition (1 to 0) at the 10% point, to the 10% point of the output transition for the high side switch.
T _{D1}	Delay time as measured from the logic input low to high transition (0 to 1) at the 10% point, to the 10% point of the output transition for the high side switch.
T _{D4}	Same as T _{D0-1} for the low side switch.
T _{D3}	Same as T _{D1-1} for the low side switch.
T _{R1}	Output rise time from the 10% - 90% points for the high side switch.
T _{R2}	Output rise time from the 10% – 90% points for the low side switch.
T _{F1}	Output fall time from the 10% – 90% points for the high side switch.
T _{F2}	Output fall time from the 10% – 90% points for the low side switch.
T _{D5}	Delay time as measured from the overcurrent input 10% point to the fault output high to low transition at the 10% point.
T _{D6}	Delay time as measured from the reset input 10% point to the fault output low to high transition at the 90% point.
T _{D7}	Delay time as measured from the overcurrent 1 input 10% point to output 1 low to high transition at the 90% point.
T _{D8}	Delay time as measured from the overcurrent 2 input 10% point to output 2 high to low transition at the 10% point.

Switching Time Test Circuits



HV250





HV255

PRELIMINARY

Fosturos

May 1991

Half Bridge Complementary MOSFET Driver

•	eatures
•	Bipolar or Unipolar Supply Operation
•	Wide Supply Range ±40V to ±225V
•	Complete MOSFET Protection
•	High Output to Logic Supply Isolation
•	High Peak Output Current2A
•	Fast Switching Times 100ns
•	Frequency Range10kHz to 100kHz

Applications

- High Switchmode Power Supplies
- PWM Servo Drives
- Stepper Motor Drives
- DC-DC Converters
- Uninterruptible Power Supplies

Ordering Information

PART NUMBER	TEMPERATURE RANGE	DESCRIPTION
HV255CP	0°C ≤ T _A ≤ +75°C	16 Pin Plastic DIP
HV255IP	-40°C ≤ T _A ≤ +85°C	16 Pin Plastic DIP
HV255MJ*	-55°C ≤ T _A ≤ +125°C	16 Pin Ceramic DIP

Description

The HV255 is a monolithic dielectrically isolated high voltage integrated circuit. The circuit provides an interface from digital signals to the gates of complementary power MOSFETs or IGBTs. The circuit has wide supply voltage range, from 80VDC to 450VDC in unipolar connection or $\pm40\text{VDC}$ to $\pm225\text{VDC}$. In addition the logic supply can float within the high voltage rails.


The inputs are TTL compatible when the logic supply is 5V, but will operate up to 15V logic supply.

The outputs provide up to 2A current spikes to drive the gates of power MOSFETs or IGBTs. The actual voltage that the gates are driven to is set by the user, up to 20V for VGS.


Also on board the chip is an overcurrent sense circuit, which independently sense overcurrent on the high side and the low side. An overcurrent condition sets a latch that disables both outputs. In order to enable the output the reset input must be toggled.

Pinout

HV255CP (16 PIN PLASTIC DIP) TOP VIEW



Functional Diagram



CAUTION: These devices are sensitive to electrostatic discharge. Proper I.C. handling procedures should be followed. Copyright © Harris Corporation 1991 * Offered at a later date.

File Number 2847

Specifications HV255

Absolute Maximum Ratings	Operating Temperature Range
Voltage Between +VS and -VS500V	HV255CP $0^{\circ}C \le T_{A} \le +75^{\circ}C$
Voltage Between +V _I and -V _I	HV255IP -40° C $\leq T_{A} \leq +85^{\circ}$ C
Voltage Between -VS and -VI250V	$HV255MJ^*55^{\circ}C \le T_{A} \le +125^{\circ}C$
Peak Output Current 2A	Storage Temperature Range65°C \leq T _A \leq +150°C
Logic Input Voltage+VL	Maximum Junction Temperature+175°C
Over Current Sense to VS	
Fault Output Current	 * Offered at a Later Date


Electrical Specifications V_{CC} = +40V, V_{FF} = -40V, C_I = 10nF, V_I = 5V Unless Otherwise Specified

		HV:		55IP	
PARAMETER	TEMP	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS					
Input Voltage, High (VIH)	Full	2.4	-	-	V
Input Voltage, Low (VIL)	Full	-	-	0.8	V
Input Current (I _{IH})	+25°C	1 - 1	-	300	μА
	Full	-	-	300	μА
Input Current, Low (I _{IL})	+25°C	150	-	-	μA
	Full	150	-	- '	μΑ
Overcurrent Input Threshold	+25°C	80	100	120	mV
	Full	75	100	125	mV
TRANSFER CHARACTERISTICS					
Turn-On Delay (T _{D1} , T _{D3})	+25°C	-	_	1	μs
	Full	-	-	1	μs
Turn-On Delay Skew (T _{D1} , T _{D3})	+25°C	-	±300	-	ns
	Full	-	±300	- 1	ns
Turn-Off Delay (T _{D2} , T _{D4})	+25°C	-	.	1 1	μs
	Full] -	-	1	μs
Turn-Off Delay Skew (T _{D2} , T _{D4})	+25°C	-	±100	1 - 1	ns
	Full	-	±100	-	ns
Current Limit Sense to Output Turn-Off Delay	+25°C	-	500	-	ns
	Full	-	500	-	ns
Current Limit Sense to Fault Output Turn-Off Delay	+25°C	50	-	150	ns
	Full	50	-	150	ns
Reset Delay (T _{D6})	+25°C	-	500	-	ns
	Full	-	500	-	ns
OUTPUT CHARACTERISTICS					
Output Rise Time	Full	-	100	150	ns
Output Fall Time	Full	-	100	150	ns
OUT1 Voltage (High)	Full	+V _S -0.2	-	-	V
OUT1 Voltage (Low)	Full	-	-	+V _S -19	V
OUT2 Voltage (High)	Full	-V _S +19	-	-	V
OUT2 Voltage (Low)	Full	-	-	-V _S +0.2	v
Fault Output (V _{OH})	Full	4.5	-	-	v
Fault Output (VOL)	Full		-	0.8	V
POWER SUPPLY					
lcc	Full	-	-	200	μА
lee	Full	-	-	200	μА
լ	Full	-	-	4	mA


Parameter Definitions (Refer to Switching Waveforms)

SYMBOL	DEFINITIONS
T _{D2}	Delay time as measured from the logic input high to low transition (1 to 0) at the 10% point, to the 10% point of the output transition for the high side switch.
T _{D1}	Delay time as measured from the logic input low to high transition (0 to 1) at the 10% point, to the 10% point of the output transition for the high side switch.
T _{D4}	Same as T _{D0-1} for the low side switch.
TD3	Same as T _{D1-1} for the low side switch.
T _{R1}	Output rise time from the 10% – 90% points for the high side switch.
T _{R2}	Output rise time from the 10% - 90% points for the low side switch.
T _{F1}	Output fall time from the 10% - 90% points for the high side switch.
T _{F2}	Output fall time from the 10% - 90% points for the low side switch.
T _{D5}	Delay time as measured from the overcurrent input 10% point to the fault output high to low transition at the 10% point.
T _{D6}	Delay time as measured from the reset input 10% point to the fault output low to high transition at the 90% point.
T _{D7}	Delay time as measured from the overcurrent 1 input 10% point to output 1 low to high transition at the 90% point.
T _{D8}	Delay time as measured from the overcurrent 2 input 10% point to output 2 high to low transition at the 10% point.

Switching Time Test Circuits



2-52





HV350

PRELIMINARY

May 1991

Half Bridge N-Channel MOSFET Driver

Features	
Unipolar Supply Operation	
Wide Supply Range +46	0V to +450V
Complete MOSFET Protection	
High Output to Logic Supply Isolation	
High Peak Output Current	2A
Fast Switching Times	100ns
• Frequency Range	DC -30kHz

Applications

- Switchmode Power Supplies
- PWM Servo Drives
- Stepper Motor Drives
- DC-DC Converters
- Uninterruptible Power Supplies

Ordering Information

PART NUMBER	TEMPERATURE RANGE	DESCRIPTION
HV350CP	0°C ≤T _A ≤ +75°C	16 Pin Plastic DIP
HV350IP	-40°C ≤ T _A ≤ +85°C	16 Pin Plastic DIP
HV350MJ*	-55°C ≤T _A ≤ +125°C	16 Pin Ceramic DIP

Description

The HV350 is a monolithic dielectrically isolated high voltage integrated circuit. The circuit provides an interface from digital signals to the gates of totem pole power MOSFETs or IGBTs. The circuit has wide supply voltage range, from 40VDC to 450VDC. In:addition the logic supply can float within the high voltage rails.


The inputs are TTL compatible when the logic supply is 5V, but will operate up to 15V logic supply.

The outputs provide up to 2A current spikes to drive the gates of power MOSFETs or IGBTs. The actual voltage that the gates are driven to is set by the user, up to 20V for VGS.


Also on board the chip is an overcurrent sense circuit, which independently sense overcurrent on the high side and the low side. An overcurrent condition sets a latch that disables both outputs. In order to enable the output the reset input must be toggled. An oscillator and charge pump current are integrated for high side operation.

Pinout

HV350CP (16 PIN PLASTIC DIP)



Functional Diagram



CAUTION: These devices are sensitive to electrostatic discharge. Proper I.C. handling procedures should be followed. Copyright © Harris Corporation 1991 * Offered at a later date.

Specifications HV350

Absolute Maximum Ratings	Operating Temperature Range
Voltage Between +VS and -VS500V	
Voltage Between +V _I and -V _I	HV350IP40°C ≤ T _A ≤ +85°C
Voltage Between -VS and -V1	HV350MJ*55°C \leq T _A \leq +125°C
Peak Output Current 2A	Storage Temperature Range65°C ≤ T _A ≤ +150°C
Logic Input Voltage+VL	Maximum Junction Temperature+175°C
Over Current Sense to VS	
Fault Output Current	* Offered at a Later Date


Electrical Specifications $V_{CC} = +40V$, $V_{EE} = GND$, $C_L = 10nF$, $V_L = 5V$ Unless Otherwise Specified

PARAMETER	TEMP	HV350CP, HV350IP			
		MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS					
Input Voltage, High (VIH)	Full	2.4	_	-	V
Input Voltage, Low (VIL)	Full	j -	-	0.8	l v
Input Current (I _{IH})	+25°C	-	_	300	μА
	Full	1 -	_	300	Aμ
Input Current, Low (I _{IL})	+25°C	-150	_	_	μА
	Full	-150	_) <u>-</u>	μА
Overcurrent Input Threshold	+25°C	80	100	120	mV
	Full	75	100	125	mV
TRANSFER CHARACTERISTICS					-
Turn-On Delay (T _{D1} , T _{D3})	+25°C	-	-	1	μs
	Full	1 -	_	1 1	μѕ
Turn-On Delay Skew (T _{D1} , T _{D3})	+25°C	-	±300	-	ns
	Full	-	±300	-	ns
Turn-Off Delay (T _{D2} , T _{D4})	+25°C	- '	-	1 1	μѕ
	Full	-	_	1	μs
Turn-Off Delay Skew (T _{D2} , T _{D4})	+25°C	-	±100	-	ns
	Full	-	±100	-	ns
Current Limit Sense to Output Turn-Off Delay	+25°C	- 1	500	-	ns
	Full	-	500	-	ns
Current Limit Sense to Fault Output Turn-Off Delay	+25°C	50	-	150	ns
	Full	50	-	150	ns
Reset Delay (T _{D6})	+25°C	-	500	-	ns
	Full	-	500	-	ns
OUTPUT CHARACTERISTICS					•
Output Rise Time	Full	-	100	150	ns
Output Fall Time	Full	-	100	150	ns
OUT1 Voltage (High)	Full	+V _S +19	-	-	V
OUT1 Voltage (Low)	Full	-	-	0.5	V
OUT2 Voltage (High)	Full	19	-	-	V
OUT2 Voltage (Low)	Full	- 1	-	0.5	l v
Fault Output (V _{OH})	Full	4.5	-	-	V
Fault Output (VOL)	Full		-	0.8	V
POWER SUPPLY					
lcc	Full	-	-	2	mA
lee	Full	- 1	-	2	mA
լ	Full	- '	-	4	mA

Parameter Definitions (Refer to Switching Waveforms)


SYMBOL	DEFINITIONS	
T _{D2}	Delay time as measured from the logic input high to low transition (1 to 0) at the 10% point, to the 10% point of the output transition for the high side switch.	
T _{D1}	Delay time as measured from the logic input low to high transition (0 to 1) at the 10% point, to the 10% point of the output transition for the high side switch.	
T _{D4}	Same as T _{D0-1} for the low side switch.	
T _{D3}	Same as T _{D1-1} for the low side switch.	
T _{R1}	Output rise time from the 10% – 90% points for the high side switch.	
T _{R2}	Output rise time from the 10% - 90% points for the low side switch.	
T _{F1}	Output fall time from the 10% - 90% points for the high side switch.	
T _{F2}	Output fall time from the 10% - 90% points for the low side switch.	
T _{D5}	Delay time as measured from the overcurrent input 10% point to the fault output high to low transition at the 10% point.	
T _{D6}	Delay time as measured from the reset input 10% point to the fault output low to high transition at the 90% point.	
T _{D7}	Delay time as measured from the overcurrent 1 input 10% point to output 1 low to high transition at the 90% point.	
T _{D8}	Delay time as measured from the overcurrent 2 input 10% point to output 2 high to low transition at the 10% point.	

Switching Time Test Circuits



(LOW SIDE)

HV350





HV355

PRELIMINARY

May 1991

Half Bridge N-Channel MOSFET Driver

Features	;
----------	---

•	Unipolar Supply Operation
•	Wide Supply Range +40V to +450V
•	Complete MOSFET Protection
•	High Output to Logic Supply Isolation
•	High Peak Output Current2A
•	Fast Switching Times
•	Frequency Range10kHz to 100kHz

Applications

- Switchmode Power Supplies
- PWM Servo Drives
- Stepper Motor Drives
- DC-DC Converters
- Uninterruptible Power Supplies

Ordering Information

PART NUMBER	TEMPERATURE RANGE	DESCRIPTION
HV355CP	0°C ≤T _A ≤ +75°C	16 Pin Plastic DIP
HV355IP	-40°C ≤ T _A ≤ +85°C	16 Pin Plastic DIP
HV355MJ*	-55°C ≤T _A ≤+125°C	16 Pin Ceramic DIP

Description

The HV355 is a monolithic dielectrically isolated high voltage integrated circuit. The circuit provides an interface from digital signals to the gates of totem pole power MOSFETs or IGBTs. The circuit has wide supply voltage range, from 40VDC to 450VDC. In addition the logic supply can float within the high voltage rails.


The inputs are TTL compatible when the logic supply is 5V, but will operate up to 15V logic supply.

The outputs provide up to 2A current spikes to drive the gates of power MOSFETs or IGBTs. The actual voltage that the gates are driven to is set by the user, up to 20V for VGS.


Also on board the chip is an overcurrent sense circuit, which independently sense overcurrent on the high side and the low side. An overcurrent condition sets a latch that disables both outputs. In order to enable the output the reset input must be toggled. An oscillator and charge pump current are integrated for high side operation.

Pinout

HV355CP (16 PIN PLASTIC DIP)



Functional Diagram



CAUTION: These devices are sensitive to electrostatic discharge. Proper I.C. handling procedures should be followed. Copyright © Harris Corporation 1991 * Offered at a later date.

File Number

Specifications HV355

Absolute Maximum Ratings	Operating Temperature Range
	HV355CP
	HV355IP40°C \leq T _A \leq +85°C
	HV355MJ*55°C ≤ T _A ≤ +125°C
Peak Output Current 2A	Storage Temperature Range65°C \leq T _A \leq +150°C
Logic Input Voltage+V _I	Maximum Junction Temperature+175°C
Over Current Sense to VS	
Fault Output Current	* Offered at a Later Date


Electrical Specifications $V_{CC} = +40V$, $V_{EE} = GND$, $C_L = 10nF$, $V_L = 5V$ Unless Otherwise Specified

	ļ	HV3	355CP, HV355IP		ł
PARAMETER	ТЕМР	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS					
Input Voltage, High (VIH)	Full	2.4	-	-	V
Input Voltage, Low (VIL)	Full	-	-	0.8	l v
Input Current (I _{IH})	+25°C	1 - 1	-	300	μА
· · · · · · · · · · · · · · · · · · ·	Full	- 1	_	300	μА
Input Current, Low (I _{IL})	+25°C	-150	_ :	-	μА
-	Full	-150	_	-	μА
Overcurrent Input Threshold	+25°C	80	100	120	mV
	Full	75	100	125	m∨
TRANSFER CHARACTERISTICS					
Turn-On Delay (T _{D1} , T _{D3})	+25°C	-	-	1	μѕ
	Full	-	-	1	μs
Turn-On Delay Skew (T _{D1} , T _{D3})	+25°C		±300	-	ns
	Full] -]	±300	-	ns
Turn-Off Delay (T _{D2} , T _{D4})	+25°C	-	-	1	μѕ
	Full	-	-	1	μs
Turn-Off Delay Skew (TD2, TD4)	+25°C	-	±100	-	ns
	Full	- 1	±100	-	ns
Current Limit Sense to Output Turn-Off Delay	+25°C	- 1	500	-	ns
	Full	-	500		ns
Current Limit Sense to Fault Output Turn-Off Delay	+25°C	50	-	150	ns
•	Full	50	-	150	ns
Reset Delay (TD6)	+25°C	-	500	- 1	ns
	Full	-	500	-	ns
OUTPUT CHARACTERISTICS					
Output Rise Time	Full	-	100	150	ns
Output Fall Time	Full	-	100	150	ns
OUT1 Voltage (High)	Full	+V _S +19	-	i -	V
OUT1 Voltage (Low)	Full	- 1	_	0.5	v
OUT2 Voltage (High)	Full	19	-	-	V
OUT2 Voltage (Low)	Full	-	-	0.5	V
Fault Output (VOH)	Fuli	4.5	-	-	V
Fault Output (VOL)	Full	-		0.8	V
POWER SUPPLY					
Icc	Full	-	-	200	μА
I _{EE}	Full	-	-	200	μА
IL	Full	- 1	-	4	mA


Parameter Definitions (Refer to Switching Waveforms)

SYMBOL	DEFINITIONS
T _{D2}	Delay time as measured from the logic input high to low transition (1 to 0) at the 10% point, to the 10% point of the output transition for the high side switch.
T _{D1}	Delay time as measured from the logic input low to high transition (0 to 1) at the 10% point, to the 10% point of the output transition for the high side switch.
T _{D4}	Same as T _{D0-1} for the low side switch.
T _{D3}	Same as T _{D1-1} for the low side switch.
T _{R1}	Output rise time from the 10% – 90% points for the high side switch.
T _{R2}	Output rise time from the 10% – 90% points for the low side switch.
T _{F1}	Output fall time from the 10% - 90% points for the high side switch.
T _{F2}	Output fall time from the 10% - 90% points for the low side switch.
T _{D5}	Delay time as measured from the overcurrent input 10% point to the fault output high to low transition at the 10% point.
T _{D6}	Delay time as measured from the reset input 10% point to the fault output low to high transition at the 90% point.
T _{D7}	Delay time as measured from the overcurrent 1 input 10% point to output 1 low to high transition at the 90% point.
T _{D8}	Delay time as measured from the overcurrent 2 input 10% point to output 2 high to low transition at the 10% point.

Switching Time Test Circuits



HV355





HV400

PRELIMINARY

May 1991

High Speed MOSFET Driver

Features	
• Fast Fall Times 22ns (10,	000pF)
No Supply Current in Quiescent State	
Peak Output Source Current	6A
Peak Output Sink Current	30A
High Frequency Capability	300kHz

Applications

- Switching Power Supplies
- DC/DC Converters
- Motor Controllers
- Uninterruptible Power Supplies

Ordering Information

PART NUMBER	TEMPERATURE RANGE	PACKAGE
HV400CP	0°C to +75°C	8 Pin Plastic Mini-DIP
HV400CB	0°C to +75°C	8 Pin Plastic SOIC
HV400IP	-40°C to +85°C	8 Pin Plastic Mini-DIP
HV400IB	-40°C to +85°C	8 Pin Plastic SOIC

Description

The HV400 is a single monolithic, non-inverting high speed driver designed to drive large capacitive loads at high slew rates. The device is optimized for capacitive loads in the 5,000pF to 100,000pF range. It featues an output stage capable of sourcing up to 6A through the high-side NPN switch and sinking up to 30A through the low-side SCR switch. Rise and fall times of 70ns and 30ns respectively are achieved driving a 20,000pF load. The output high and low side switches are pinned out separately allowing independent control of power MOSFET gate rise and fall times.


Special features are included in the device to provide a simple, high speed gate drive circuit for power MOSFET in application using pulse transformers. An optional on-chip diode works with an external storage capacitor to store energy from the pulse transformer after the gate drive pulse has completed its low to high transition. The storage capacitor supplies the gate drive current to turn on the MOSFET wich overcomes the di/dt limitations of the pulse transformer. The high current drive capability of the HV400 using the floating supply provides a cost effective improvement over existing methods.

Another feature of the HV400 is the absence of quiescent current. When used with PWM control ICs, additional low voltage supply current to power the MOSFET driver during startup, is not needed.

The device is fabricated in the High Frequency Bipolar DI process which provides latchproof operation in the presence of transients on the power and signal lines. It is available in the 8 pin Plastic DIP and 8 pin SOIC (Commercial and Industrial grades).

Pinout

HV400CP (PLASTIC DIP) HV400CB (SOIC) TOP VIEW



Specifications HV400

Absolute Maximum Ratings

Voltage Between V+ and GND Terminals 30V Input Voltage (Max) +V + 1V Input Voltage (Min) GND − 1V Max Clamp Current (Pin 7) TBD Peak Output Source Current 6A Peak Output Sink Current 30A Power Dissipation at T_A = +25°C 1.2W Mini-DIP Derate Above 65°C 15mW/°C Mini-DIP

Operating Temperature Range


HV400CP/CB	$0^{\circ}C \le T_{A} \le +70^{\circ}C$
HV400IP/IB	-40°C < TA < +85°C
Storage Temperature Range	-65°C ≤ TA ≤ +150°C

Electrical Specifications (Static) Test Conditions: +V = +20V at +25°C

			MINIMU	MINIMUM REQUIREMENT		
SYMBOL	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNITS
VIH	Input Voltage, High	V _{OUT} = 0V, I _{OUT} HI = 1mA	1.5	1.9	2.3	٧
VIL	Input Voltage, Low	V _{OUT} = 18V, I _{OUT} LO = -3mA	16.8	17.1	17.3	٧
ΊΗ	Input Current, High (Pin 2)	V _{IN} = +20V, I _{OUT} HI = 0mA	11	14.2	17	mA
		I _{OUT} HI = 150mA	11.25	14.7	18	mA
l _{IL}	Input Current, Low (Pin 2)	VIN = 0V	0	0.7	1.0	μА
v _{он}	Output Voltage, High	V _{IN} = +V, I _{OUT} = 150mA	16.7	16.9	17.1	V
VOL	Output Voltage, Low	V _{IN} = 0V, I _{OUT} = -150mA	0.8	0.88	1.0	٧
V _F	Clamp Diode Forward Voltage	I _D = 100mA	0.9	1.02	1.1	٧
I _R	Reverse Leakage Current	V _R = 20V	-	0.1	1.0	μА
loL	Off Leakage Current (Pin 8)	V _{OUT} = 0V, V _{IN} = 0V	0	10	50	μА

Electrical Specifications (Dynamic) Test Conditions: +V = 20V, CL = 10nF

			MINIMUM REQUIREMENT				
SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	МАХ	UNITS	
T _{D1}	Delay, Input to Output	Figure 1	-	10	-	ns	
T _{D2}	Delay, input to Output	Figure 1	T -	10	-	ns	
TR	Output Rise Time	Figure 1		66	-	ns	
TF	Output Fall Time	Figure 1	T -	22	-	ns	
TOR	Output, Recovery Time	Figure 1	-	1000	1200	ns	
TRR	Clamp Diode, Recovery Time		-	TBD	-	ns	





HV-1205

UL RECOGNIZED

August 1991

Single Chip Power Supply

Features
Direct AC to DC Conversion
Wide Input Voltage Range 18Vrms-132Vrms
Multiple Output Voltages
Guaranteed Output Current 50m/A
Output Voltage
• Line and Load Regulation<2%
• UL Recognition, File # E130808

Applications

- Compact, Low Cost, Power Supply for Non-Isolated Applications
- Appliance Control
- . Battery Back-Up Systems
- Dual Output Supply for OFF-LINE Motor Controls


Description

The HV-1205 is a single chip power supply that can supply 5V to 24V at 50mA output current. Just a few inexpensive external components are needed to provide a compact, light weight, cost effective power supply. The HV-1205 replaces a transformer, rectifier, and voltage regulator. This chip is made in the new Harris High Voltage Dielectric Isolation Process. This high breakdown process (400V) allows a patented switching circuit to draw current from the AC line only as necessary to supply the load. The HV-1205 operates from -40°C to +85°C (with no derating necessary due to package power dissipation). The HV-1205 is available in an 8 Pin Plastic Mini-DIP.

CAUTION: This Product Does Not Provide Isolation From the AC Line

Pinout HV3-1205 (PLASTIC MINI-DIP) TOP VIEW AC RETURN 1 PRE - REG 2 CAP (C2) 7 NC GND 3 INHIBIT 4 S VSENSE

Functional Diagram





Specifications HV-1205

Absolute Maximum Ratings Operating Temperature Range Voltage Between Pin 1 and 8, Continuous Vrms 132Vrms HV3-1205-9....-40°C to +85°C Voltage Between Pin 1 and 8, Peak400V HV3-1205-5......0°C to +75°C Storage Temperature Range -65°C to +175°C Input Current, Peak 1.1A Thermal Constants (OC/W) θ_{ja} 82 θ_{jc} 16 Output Current Short Circuit Protected Plastic DIP Maximum Junction Temperature.....+150°C

Electrical Specifications Unless Otherwise Specified: V_{IN} =120Vrms at 60Hz, C1 = 0.05μF, C2 = 470μF, C3 = 150pF, V_{OUT} = 50V, I_{OUT} = 50mA, Source Impedance, R₁ = 150Ω. Parameters are Guaranteed at the Specific V_{IN} and Frequency Conditions, Unless Otherwise Specified. See Functional Diagrams for Component Location.

			HV-1205-9 -40°C to +85°C		HV-1205-5 0°C to +75°C				
PARAMETER	V _{IN}	TEMP	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Output Voltage	120V	+25°C	4.75	5.0	5.25	4.75	5.0	5.25	٧
(At Preset 5V)	120V	Full	4.65	5.0	5.35	4.65	5.0	5.35	٧
Output Voltage TC	120V	Full	-	0.02	-	-	0.02	-	%/ºC
Output Ripple (Vp-p)	120V	+25°C	-	10	-	-	10		mV
$(C4 = 1 \mu F, f = 60 Hz)$	120V	Full	-	20	-	-	20	-	mV
Line Regulation	80Vrms to	+25°C	-	-	15	-	-	20	mV
	132Vrms	Full	-	-	30	-	-	40	mV
Load Regulation	120V	+25°C	-	-	15	-	-	20	mV
(IOUT = 5mA to 50mA)	120V	Full	-	-	30	-	-	40	mV
Output Current	120V	Full	0	-	50	0		50	mA
Short Circuit Current Limit	120V	Full	55	95	-	55	95	-	mA
Drop-Out Voltage	Pin 2 – Pin 6	+25°C	-	2.2	-	-	2.2	-	٧
Quiescent Current Post Regulator	11V _{DC} to 30V _{DC} On Pin 2	+25°C	-	2 .	-	-	2	-	mA





Application Information

How The HV-1205 Works

The HV-1205 converts AC voltage into regulated DC voltage to power low voltage components such as integrated circuits. This is accomplished in two stages on the monolithic chip. First, the pre-regulator momentarily connects a large capacitor to the AC high line until it charges to about 6V above the selected output voltage. The pre-regulator then switches to a blocking mode and stays in that blocking mode until the next line cycle begins. The large capacitor supplies power to the series pass regulator, providing DC current to power the user's circuit. Providing current to the post regulator causes the large cap to discharge at a rate dependent on load current. Each line cycle refreshes the charge on the electrolytic capacitor. For a detailed explanation of HV-1205 operation see Application Note 558.

Input Voltage

The HV-1205 operates over a wide range of input voltages. Most applications will use the 120Vrms line from the power grid. A standard circuit for this application is shown in Figure 2. Much smaller input voltages can be used. The size of the external components used will be determined by the output voltage and current required and the input voltage available. Several graphs have been provided to help choose component values for a specific application. The section below called Component Selection discusses trade-offs related to component sizing.

Input Frequency

The HV-1205 is designed to operate from 48Hz to 380Hz. Higher operating frequency in possible. Keep in mind that the HV-1205 will refresh C2 once per line cycle.

Setting Output Voltage

The HV-1205 can be set to provide a regulated output voltage anywhere from 5V to 24VDC. Refer to Figures 4, 5 and 6 for several ways of adjusting output voltage. Any time an output voltage greater than 5V is chosen, a $10\mu F$ capacitor between the output and the sense pin is required. That capacitor allows C2 to charge gradually.

As seen in Figure 1, output voltage is set by feedback to the sense pin. The output will rise to the voltage necessary to keep the sense pin at 5V. For a 5V output, pins 5 and 6 are shorted together. There are three ways to increase the output voltage beyond 5V. The simplest method is to increase the feedback resistor by adding an external resistor between pins 5 and 6. The disadvantage is that the internal circuit resistors have a tolerance of approximately ±15% which limits the accuracy of the predicted output (see graph). The internal thin film resistors have low temperature coefficients.

An external voltage divider as shown in Figure 5 improves the accuracy as long as the external resistors are much lower in value than those of the internal divider. Approximately 1mA flows into pin 5. If a potentiometer is used as the divider, an additional resistor between the lower leg and ground will insure that the output never exceeds its maximum rated voltage.

A zener diode between pins 5 and 6, as shown in Figure 6, sets the output voltage above 5V by the zener's breakdown voltage at 1 mA. This voltage has the accuracy and tolerance of the zener. An added advantage is that two outputs are now available, pin 5 at 5V and pin 6 at $V_Z + 5V$. All the current from the 5V supply flows through the reference diode. The sum of both output currents should not exceed 50mA.

Output Current

Any current draw up to 50mA continuous is acceptable. More current can be drawn momentarily. Care should be taken to make sure C2 is not discharged below the dropout voltage and that the duty cycle of the excess current is low enough to not cause a package power dissipation problem. The output is current limited as shown in the graph to protect against shorted loads.

Component Selection

One of the most powerful features of the HV-1205 is its flexibility. One standard configuration allows enormous variation in input voltage and output current while still maintaining a regulated output. For example, with R₁ = 150Ω , C2 = 470μ F and V_{OUT} = 5V, the HV-1205 will provide a regulated 50mA output when input voltage is anywhere from $132V_{AC}$ down to about $28V_{AC}$. The designer can choose components tailored to his application in order to save cost, space, power dissipation etc.

Below is a list of external components, description of their purpose, and a recommended value. This is a full list of possible components all of which may not be required for an intended application. Most designs will use a subset of this list

- F1: Fuse. Opens the connections to the power line should chip fail. Recommended value = 1/4A, 2AG similar to Littlefuse 225.250@.
- R1: Source Resistance, Limits current into HV-1205. Needs to be large enough to limit inrush current when C2 is discharged fully. VPFAK/R1 = 1.1A Maximum. R₁ will dissipate power as shown in the graphs. The equation for Pd in R1 is: Pd = 1.33 $\sqrt{\pi R_1}$ VPEAK(IOUT)³. Low average output currents would allow for source resistors with lower Pd ratings. Similarly, lower VAC or smaller value R₁ will cause less dissipation in R₁. Sizing of R₁ should be tailored to the intended application keeping in mind not to let the maximum inrush current be exceeded. Should an external method of limiting inrush current be used (such as NTC resistors) then the value of R1 and its associated heat could be reduced. Recommended value = 150Ω . To reduce Pd see App. Note AN9107.
- C1: Snubber Capacitor. R₁ and C1 form a low pass filter thereby limiting the rate of voltage rise at the input of the HV-1205. Recommended value = 0.05µF, AC rated
- MOV: Surge suppressor. Metal Oxide Varistor clamps voltage to a level that the HV-1205 can handle.

 Recommended value = V130LA20 or equivalent.

Application Information (Continued)

C2: Pre-Regulator capacitor. This capacitor is charged once each line cycle. The post-regulator portion of HV-1205 is powered by C2 for most of the line cycle. Normally the smallest C2 that will supply the load current (see graph) is used. Using a large C2 will supply temporary high load currents or normal load current during a short power loss. Using a larger C2 will reduce ripple at Pin 2, the input to the post regulator, which will reduce output ripple. C2 should have a ripple current rating consistent with the application. Small capacitors with high ESR may not store enough charge to maintain load current. See graph. Recommended value = 470μF, voltage rating should be about 10V greater than chosen VOUT.

C3: Inhibit capacitor. Keeps the HV-1205 from turning on during input transients. If sized too large,

HV-1205 will never turn on. If sized too small, no protection from transients is offered. For 60Hz (or 50Hz) use the recommended value of 150pF, voltage rating should be at about 10V greater than VOLIT. For 400Hz use 47pF.

C4: Output filter capacitor. At least 1μF is required to maintain stability of the output stage. Larger values will not reduce ripple but will reduce spiking which may occur on the output coincident with the HV-1205 going into blocking mode. 100μF reduces the spike amplitude to about 25mVp-p.

R2: Feedback component. A resistor or diode that causes a voltage drop between the SENSE and OUTPUT pins and thereby adjusting the output voltage. See voltage adjustment equivalent circuit. Also see graph for approximate resistor value.

VOUT ADJUSTMENT





FIGURE 2. HV-1205 STANDARD +5V APPLICATION

FIGU MET		FIGURE METHO	FIGURE 6 METHOD		
R ₂	٧o	R _A /R _B	νo	V _Z *	ν _o
0	5V	0/00	5V	-	5V
1K	6V	160/1K	6V	1V	6V
зк	8V	510/1K	8V	3V	8V
5K	10V	820/1K	10V	5V	10V
7K	12V	1.2K/1K	12.2V	7V	12V
9К	14V	1.5K/1K	14V	9V	14V
11K	16V	1.8K/1K	15.8V	11V	16V
13K	18V	2.2K/1K	18.2V	13V	18V
15K	20V	2.4K/1K	19.4V	15V	20V
17K	22V	3.0K/1K	23V	17V	22V
19K	24V	3.17K/1K	24V	19V	24V


*VZ @ 1mA




Application Information (Continued) OPERATION WITH VOUT > 5V -o ∨_{OUT} 120 VAC **OPERATION FROM A BRIDGE RECTIFIER** DB1M FULL BRIDGE IC OR DISCRETE DIODES v_{OUT} GAS TUBE SURGE PROTECTION USING MOV o v_{out} 120 VAC USING SWITCH TO TURN OFF OUTPUT O VOUT 120 VAC

HV-1205 Waveforms Unless Otherwise Specified: $T_A = +25^{\circ}\text{C}$, $V_{AC} = 120\text{Vrms}$, f = 60Hz, $R_1 = 150\Omega$, $C_1 = 0.05\mu\text{F}$, $C_2 = 470\mu\text{F}$, $C_3 = 150\rho\text{F}$, $C_4 = 1\mu\text{F}$, $V_{OUT} = 5\text{V}$


Top Trace: Regulated 5V_{OUT}
Middle Trace: Input Voltage at Pin 8, AC HIGH (100V/Div)
Bottom Trace: Current into Pin 8, (0.5A/Div)



Top Trace: Pre-Regulator Capacitor Voltage, C2 (5V/Div) @ Approximately 11VDC
Middle Trace: Input Voltage at Pin 8, AC HIGH (100V/Div)
Bottom Trace: Inhibit Capacitor Voltage (5V/Div)




Top Trace: Load Current Step (50mA/Div)
Bottom Trace: Output Voltage (20mV/Div) @ 5VDC




Top Trace: Ripple on Regulated 5V Out with 50mA Out (10mV/Div)


Bottom Trace: Ripple on C2, Input to Linear Regulator.


C2 = 470µF (5V/Div)















HV-1205 Parallel Operation (Method #2)





HV-2405E

UL RECOGNIZED

August 1991

World-Wide Single Chip Power Supply

F	פס	tı	,,,	_	c
_	ca		41	-	.>

Direct AC to DC Conversion	
Wide Input Voltage Range	. 18Vrms-264Vrms
Multiple Output Voltages	
Guaranteed Output Current	50mA
Output Voltage	5V to 24\

• Line and Load Regulation<2%

• UL Recognition, File # E130808

Applications

- Compact, Low Cost, Power Supply for Non-Isolated Applications
- Appliance Control
- Battery Back-Up Systems
- Dual Output Supply for OFF-LINE Motor Controls
- Housekeeping Supply for Switch-Mode Power Supplies

Ordering Information

PART NUMBER	OPERATING TEMPERATURE RANGE	PACKAGE DESCRIPTION
HV3-2405E-5	0°C to +75°C	8 Lead Plastic Mini-DIP
HV3-2405E-9	-40°C to +85°C	8 Lead Plastic Mini-DIP

CAUTION: This Product Does Not Provide Isolation From the AC Line

*See App Note AN9101 for 250mA output.

Description


The HV-2405E is a single chip power supply that can supply 5V to 24V at 50mA output current. Just a few inexpensive external components are needed to provide a compact, light weight, cost effective power supply. The HV-2405E replaces a transformer, rectifier, and voltage regulator. This chip is made in the new Harris High Voltage Dielectric Isolation Process. This high breakdown process (500V) allows a patented switching circuit to draw current from the AC line only as necessary to supply the load.

The wide input voltage range makes the HV-2405E an excellent choice for use in equipment which must operate from either 240V or 120V. Unlike competitive AC-DC convertors, the HV-2405E can use the same external components for operation from either voltage. In addition the HV-2405E can be connected across any two phases of a 3-phase system (208Vrms)*. This great flexibility in input voltage allows a single design for worldwide use.

The HV-2405E is pin for pin compatible with the HV-1205 but allows twice the input voltage. Additionally, the output and sense pins are connected through a zener diode to limit output voltage should the sense pin to output connection become open.

Further flexibility can be obtained from the HV-2405E by using it with other Harris chips. For example, the high efficiency ICL-7660S and ICL-7662 provide positive to negative voltage conversion. For automatic switch-over to battery back-up use the ICL 7673. Harris also offers a line of extremely low power op amps.

* CAUTION: When used in this mode, GND and AC RETURN operate at high voltage with respect to earth ground.



Specifications HV-2405E


Absolute Maximum Ratings Operating Temperature Range Voltage Between Pin 1 and 8, Continuous Vrms 264Vrms Voltage Between Pin 1 and 8, Peak 500V Voltage Between Pin 2 and 6 10V Input Current, Peak 2.5A Output Current Short Circuit Protected Output Voltage 30V Maximum Junction Temperature +150°C

Electrical Specifications Unless Otherwise Specified: V_{IN} = 264Vrms at 50Hz, C1 = 0.05μF, C2 = 470μF, C3 = 150pF, V_{OUT} = 50mA, Source Impedance, R₁ = 150Ω. Parameters are Guaranteed at the Specific V_{IN} and Frequency Conditions, Unless Otherwise Specified. See Functional Diagrams for Component Location.

			HV-2405E-9 -40°C to +85°C		HV-2405E-5 0°C to +75°C				
PARAMETER	V _{IN}	TEMP	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Output Voltage	264V	+25°C	4.75	5.0	5.25	4.75	5.0	5.25	٧
(At Preset 5V)	264V	Full	4.65	5.0	5.35	4.65	5.0	5.35	٧
Output Voltage TC	264V	Full	-	0.02	-	-	0.02	-	%/ºC
Output Ripple (Vp-p)	264V	+25°C	-	22	-	-	22	-	mV
$(C4 = 1 \mu F, f = 50 Hz)$	264V	Full	-	24	-	-	24	-	mV
Line Regulation	80Vrms to	+25°C	-	10	15	-	10	20	mV
	264Vrms	Full	-	15	30	-	15	40	mV
Load Regulation	264V	+25°C	-	-	15	-	-	20	mV
$(I_{OUT} = 5mA \text{ to } 50mA)$	264V	Full	-	-	30	-	-	40	mV
Output Current	264V	Full .	0	-	50	0	-	50	mA
Short Circuit Current Limit	264V	Full	55	95	-	55	95	-	mA
Drop-Out Voltage	Pin 2 - Pin 6	+25°C	-	2.2	-	-	2.2	-	V
Quiescent Current Post Regulator	11V _{DC} to 30V _{DC} On Pin 2	+25°C	-	2	-	-	2	-	mA

Equivalent Circuit For Output Voltage Adjustment

 R_2 = V_{OUT} -5V Where R_2 is the Approximate Value of Resistor Between Pin 5 and Pin 6 (in $K\Omega$), V_{OUT} is the Desired Output Voltage. See Graph.



R_{SENSE} IS ZERO OHMS FOR 5V OUTPUT

FIGURE 1.

Schematic INHIBIT ® Vou⊤ SENSE HIGH AC RETURN SWITCHING PRE - REGULATOR LINEAR VOLTAGE REGULATOR

Patent pending on the above circuit.

Application Information

How The HV-2405E Works

The HV-2405E converts AC voltage into regulated DC voltage to power low voltage components such as integrated circuits. This is accomplished in two stages on the monolithic chip. First, the pre-regulator momentarily connects a large capacitor to the AC high line until it charges to about 6V above the selected output voltage. The pre-regulator then switches to a blocking mode and stays in that blocking mode until the next line cycle begins. The large capacitor supplies power to the series pass regulator, providing DC current to power the user's circuit. Providing current to the post regulator causes the large cap to discharge at a rate dependent on load current. Each line cycle refreshes the charge on the electrolytic capacitor.

Input Voltage

The HV-2405E operates over a wide range of input voltages. Most applications will use the 240Vrms or 120Vrms line from the power grid. A standard circuit for this application is shown in Figure 2. Much smaller input voltages can be used. The size of the external components used will be determined by the output voltage and current required and the input voltage available. Several graphs have been provided to help choose component values for a specific application. The section below called Component Selection discusses trade-offs related to component sizing.

Input Frequency

The HV-2405E is designed to operate from 48Hz to 380Hz. Higher operating frequency is possible. Keep in mind that the HV-2405E will refresh C2 once per line cycle.

Setting Output Voltage

The HV-2405E can be set to provide a regulated output voltage anywhere from 5V to 24V_{DC}. Refer to Figures 4, 5 and 6 for several ways of adjusting output voltage.

As seen in Figure 1, output voltage is set by feedback to the sense pin. The output will rise to the voltage necessary to keep the sense pin at 5V. For a 5V output, pins 5 and 6 are shorted together. There are three ways to increase the output voltage beyond 5V. The simplest method is to increase the feedback resistor by adding an external resistor between pins 5 and 6. The disadvantage is that the internal circuit resistors have a tolerance of approximately ±15% which limits the accuracy of the predicted output (see graph). The internal thin film resistors have low temperature coefficients.

An external voltage divider as shown in Figure 5 improves the accuracy as long as the external resistors are much lower in value than those of the internal divider. Approximately 1mA flows into pin 5.

A zener diode between pins 5 and 6, as shown in Figure 6, sets the output voltage above 5V by the zener's breakdown voltage at 1mA. This voltage has the accuracy and tolerance of the zener. An added advantage is that two outputs are now available, pin 5 at 5V and pin 6 at $V_Z + 5V$. All the current from the 5V supply flows through the reference diode. The sum of both output currents should not exceed 50mA.

The HV-2405E has an internal zener diode to clamp the output above the 24V maximum but below a damaging level.

Output Current

Any current draw up to 50mA continuous is acceptable. More current can be drawn momentarily. Care should be taken to make sure C2 is not discharged below the dropout voltage and that the duty cycle of the excess current is low enough to not cause a package power dissipation problem. The output is current limited as shown in the graph to protect against shorted loads.

Component Selection

One of the most powerful features of the HV-2405E is its flexibility. One standard configuration allows enormous variation in input voltage and output current while still maintaining a regulated output. For example, with $R_1=150\Omega,\,C2=470\mu F$ and $V_{OUT}=5V,\,the\,HV-2405E$ will provide a regulated 50mA output when input voltage is anywhere from 264VAC down to about 28VAC. The designer can choose components tailored to his application in order to save cost, space, power dissipation etc.

Below is a list of external components, description of their purpose, and a recommended value. This is a full list of possible components all of which may not be required for an intended application. Most designs will use a subset of this list.

- F1: Fuse. Opens the connections to the power line should chip or C2 fail. Recommended value = 1/2A, 2AG similar to Littlefuse 225.500 @.
- R1: Source Resistance. Limits current into HV-2405E.

 Needs to be large enough to limit inrush current
 when C2 is discharged fully. VpEAK/R1 = 2.5A
 Maximum. R1 will dissipate power as shown in the
 graphs. The equation for Pd in R1 is:

 $Pd=1.33\,\sqrt{\pi R_1}\,$ VPEAK(I_OUT)^3. Low average output currents would allow for source resistors with lower Pd ratings. Similarly, lower VAC or smaller value R_1 will cause less dissipation in R_1 . Sizing of R_1 should be tailored to the intended application keeping in mind not to let the maximum inrush current be exceeded. Should an external method of limiting inrush current be used (such as NTC resistors) then the value of R_1 and its associated heat could be reduced. Recommended value =

C1: Snubber Capacitor. R₁ and C1 form a low pass filter thereby limiting the rate of voltage rise at the input of the HV-2405E. Recommended value = 0.05μF, AC rated.

150 Ω . To reduce Pd see App Note AN9107.

MOV: Surge suppressor. Metal Oxide Varistor clamps voltage to a level that the HV-2405E can handle. Recommended value = V130LA20 or equivalent for 120V applications and gas tube which arcs over at less than 500V for 240V applications.

Application Information (Continued)

C2: Pre-Regulator capacitor. This capacitor is charged once each line cycle. The post-regulator portion of HV-2405E is powered by C2 for most of the line cycle. Normally the smallest C2 that will supply the load current (see graph) is used. Using a large C2 will supply temporary high load currents or normal load current during a short power loss. Using a larger C2 will reduce ripple at Pin 2, the input to the post regulator, which will reduce output ripple, C2 should have a ripple current rating consistent with the application. Small capacitors with high ESR may not store enough charge to maintain load current. See graph. Recommended value = 470µF, voltage rating should be about 10V greater than chosen VOUT-


C3: Inhibit capacitor. Keeps the HV-2405E from turning on during input transients. If sized too large, HV-2405E will never turn on. If sized too small, no

protection from transients is offered. For 50Hz or 60Hz use the recommended value of 150pF, voltage rating should be at about 10V greater than VOUT.

C4: Output filter capacitor. At least 1µF is required to maintain stability of the output stage. Larger values will not reduce ripple but will reduce spiking which may occur on the output coincident with the HV-2405E going into blocking mode.

R2: Feedback component. A resistor or zener diode that causes a voltage drop between the SENSE and OUTPUT pins and thereby adjusting the output voltage. See voltage adjustment equivalent circuit. Also see graph for approximate resistor value. About 1mA flows through this component.

VOUT ADJUSTMENT



*V_Z @ 1mA




FIGURE 2. HV-2405E STANDARD +5V APPLICATION




FIGURE 3. V_{OUT} = +5V


FIGURE 4. VOUT > +5V

FIGURE 5. VOUT > +5V


FIGURE 6. $V_{OUT} = +5V$, $+5 + V_{Z}$

Application Information (Continued)

OPERATION WITH VOUT > 5V




OPERATION FROM A BRIDGE RECTIFIER*




*See App Note AN9006 for additional information.

SURGE PROTECTION USING GAS TUBE




USING SWITCH TO TURN OFF OUTPUT




 $\it HV-2405E~Wave forms$ Unless Otherwise Specified: T_A = +25°C, V_{AC} = 240Vrms, f = 50Hz, R₁ = 150Ω, C1 = 0.05μF, C2 = 470μF, C3 = 150pF, C4 = 1μF, V_{OLT} = 5V @ 50mA, 5ms/div

Top Trace: Input Voltage at Pin 8, AC High (200V/Div) Bottom Trace: Current into Pin 8, (0.5A/Div)




Top Trace: Input Voltage at Pin 8, AC High (200V/Div)
Bottom Trace: Inhibit Capacitor Voltage (10V/Div)




Top Trace: Input Voltage at Pin 8, AC High (200V/Div)
Bottom Trace: Pre-Regulator Capacitor Voltage, C2 (5V/Div)

@ Approximately 10V DC





Top Trace: Load Current Step (50mA/Div)
Bottom Trace: Output Voltage (20mV/Div) @ 5VDC




Top Trace: Input Voltage at Pin 8, AC High (200V/Div)

Bottom Trace: Ripple or Switch Spike on Regulator 5V DC Output (50mV/Div)
This is Worst Case Ripple due to Worst Case Operating Conditions
(High Line Voltage, Minimum R1 Value, Maximum IQUT)







LOAD CURRENT (mA)




Typical Performance Curves Unless Otherwise Specified: $T_A = +25^{\circ}C$, $V_{AC} = 240V \text{rms}$, f = 50 Hz, $R_1 = 150\Omega$, $C1 = 0.05 \mu \text{F}$, $C2 = 470 \mu \text{F}$, $C3 = 150 \mu \text{F}$, $C4 = 1 \mu \text{F}$, $V_{OUT} = 5 V_{OUT} = 1000 \mu \text{F}$






MINIMUM RECOMMENDED R1 FOR NOMINAL INPUT VOLTAGE




CREATING SYNTHESIZED ± SUPPLIES USING FALSE GROUND



NOTES:

- 1. RA, RB voltage divider sets voltage of false ground anywhere between VOUT of HV-2405E and ground.
- 2. RA and RB should be large values (e.g. 470K)
- 3. Circuits powered with this method must ALL be referred to "False Gnd"
- 4. Op amp must be able to source/sink load current
- 5. Example: RA = 470K, RB = 470K, VOUT set to 24V. +VSUPPLY would be \approx +12V -VSUPPLY would be \approx -12V





ICL644/645/646/647 ICL7644/7645/7646/7647

July 1991

Low Voltage Step-Up Converters

Features

• Efficiency 75% @ 1.2V Input

Applications

- Battery Powered Devices
- Single Cell Instruments
- Solar Powered Systems
- Pagers and Radio Controlled Receivers

Pin to Pin Compatible to MAX65X Series

- Portable Instruments
- 4-20mA Loop Powered Instruments


Description

The ICL644, ICL645 and ICL646 are low power fixed +5V output step-up DC-DC converters designed for operation from very low input voltages. All control functions and a power FET are contained in the ICL644, ICL645 and ICL647, minimizing external components. The ICL646 contains an output pin to drive an external FET when higher output currents are required. A control pin changes between high power and low power standby modes. Standby mode allows operating for extended periods with minimum battery drain, and a power ready function is available for controlling external devices when the device is switched between standby and high power. In high power mode, the output current is approximately 40mA; in standby mode, it is about 500μA.

Minimum startup voltage is 1.15V, but once started the device will operate to lower voltages as the battery discharges. A separate low battery monitor is available; it can be used at its default value of 1.17V or may be adjusted by the designer to any higher voltage.

The ICL644, ICL646 and ICL647 are optimized for single cell (1.15V to 1.6V) battery operation and can also be used with input voltages up to 4.0V. The ICL645 is designed for two cell (or single lithium cell) operation with typical battery voltages of 2.0V to 3.6V. The ICL647 is identical to the ICL644 except its output voltage is preset to +3V. The ICL764X series of products offer the same features as the ICL64X with the addition of a shutdown feature. In the shutdown mode the quiescent current is less than 5µA.

Pinouts



Ordering Information

PART NUMBER	TEMPERATURE RANGE	PACKAGE
ICL64XCPD	0°C to +70°C	14 Pin Plastic DIP
ICL64XCBD	0°C to +70°C	14 Pin SOIC
ICL64XIPD	-40°C to +85°C	14 Pin Plastic DIP
ICL64XIBD	-40°C to +85°C	14 Pin SOIC
ICL764XCPD	0°C to +70°C	14 Pin Plastic DIP
ICL764XCBD	0°C to +70°C	14 Pin SOIC
ICL764XIPD	-40°C to +85°C	14 Pin Plastic DIP
ICL764XIBD	-40°C to +85°C	14 Pin SOIC

X = 4, 5, 6 or 7

* Pin 8 Used On 764X Series Only

Absolute Maximum Ratings

Operating Temperature

•	
Peak Voltage at LX1 Pin+16V	ICL64XCXX0°C to +70°C
Peak Voltage at LX2 or VCC Pin+6.6V	ICL64XIXX40°C to +85°C
Supply Voltage to L1 +15V	Storage Temperature65°C to +160°C
Supply Voltage to L2, VCC+5.6V	Lead Temperature (Soldering, 10 Sec)+300°C
Peak Current, LX1 50mA	Power Dissipation
Peak Current, LX2	Plastic DIP (derate 10mW/°C above 70°C) 800mW
LBO Output Current 50mA	SOIC (derate 8.7mW/°C above 70°C) 695mW
Input Voltage, CTL, LBI (See Note)0.3V to (V++0.3V)	
Supply Voltage to L1 +15V Supply Voltage to L2, V _{CC} +5.6V Peak Current, LX1 50mA Peak Current, LX2 1.6A LBO Output Current 50mA	Storage Temperature65°C to +160° Lead Temperature (Soldering, 10 Sec)+300° Power Dissipation Plastic DIP (derate 10mW/°C above 70°C)800m\

NOTE: V^+ is generated at LX1. In low current mode, it is 4.5V to 5.6V (2.6V to 3.6V on ICL646 & ICL7646); in high current mode, it is 10V to 15V.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Electrical Specifications: ICL644, ICL646, ICL647, ICL7644, ICL7646, ICL7647 (GND = 0V, VBATT = 1.2V, TA = 25°C, Unless Otherwise Specified.)

				LIMITS		
SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Vout	Output Voltage	ICL644, ICL646 T _A = Over Temp.*	4.5	5.0	5.5	٧
		ICL647 T _A = Over Temp.*	2.7	3.0	3.3	V
V _{LX1}	Minimum Input Voltage to LX1	I _L = 0μA (Note 1)	-	0.9	1.0	V
V _{LX1}	Minimum Startup Voltage to LX1	I _L = 0μΑ	-	0.9	1.15	ν
V _{LX2}	Input Voltage to LX2.		0.5	_	5.6	V
I _{LX2}	Peak LX2 Switch Current	ICL644, ICL647 (Note 1)	-	-	1.5	А
IQ	Standby Current	I _L = 0μA, CTL = Open	-	80	-	μА
fo	Switching Frequency	V _{BATT} = 1.0 to 1.6V	15.5	18	24	kHz
%ON	LX2, D Switch Duty Cycle	ICL644, ICL646	66	75	80	%
		ICL647	50	66	75	- %
ton	LX2, D Switch On Time	ICL644, ICL646	27	36	49	μз
		ICL647	20	37	47	μз
RDSON	LX2 On Resistance	ICL646, ICL647 (Note 1)	0.40	-	0.67	Ω
	D Output Saturation Current	ICL646, Source Sink	-	-25	-	mA
*	'	(Short Circuit Current)	-	100	-	mA
V _{LBI}	Low Battery Input Threshold Voltage		1.12		1.18	V
	Low Battery Input Threshold Tempco		-	-0.5	-	mV/°C
ILBI	Low Battery Input Bias Current		-	0.01	10	nA
V _{LBO}	Low Battery Output	V _{LBI} < 1.12V, I _{LBO} = 1.6mA	-	-	0.4	V
		V _{LBI} > 1.18V, I _{LBO} = -1 μA	V+-1	-	-	V
V _{PR}	Power Ready	PR High, lp _R = -1 μA	-	VOUT - 0.2	_	٧
,	*	PR Low, I _{PR} = 1μA	-	0.3	-	V
V _{CTL}	CTL Input Threshold		-	0.07	-	V
	Efficiency	5ma ≤ I _{LOAD} ≤ 40ma		75	-	%

NOTE: 1. Not tested, guaranteed by design and characterization.

^{*} Commercial Temperature Range = 0°C to +70°C Industrial Temperature Range = -40°C to +85°C

			LIMITS			
SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Vout	Output Voltage	T _A = Over Temperature*	4.5	5.0	5.5	V
V _{LX1}	Minimum Input Voltage to LX1	I L = 0μ A	-	0.9	1.0	v
V _{LX1}	Minimum Startup Voltage to LX1	I _L = 0μA (Note 1)	-	0.8	1.15	٧
V _{LX2}	Input Voltage to LX2		-	_	5.6	٧
I _{LX2}	Peak LX2 Switch Current	(Note 1)	_	-	1.5	А
lq	Standby Current	I _L = 0μA, CTL = Open	_	40	-	μА
fo	Switching Frequency	V _{BATT} = 2.0 to 3.2V	15.5	18	24	kHz
%ON	Switch Duty Cycle		40	50	60	%
ton	Switch On Time		15	28	38	μѕ
R _{DSON}	LX2 On Resistance	(Note 1)	0.40	-	0.67	Ω
V _{LBI}	Low Battery Input Threshold Voltage		1.12		1.18	٧
	Low Battery Input Threshold Tempco		-	-0.5	-	mV/°C
ILBI	Low Battery Input Bias Current		-	0.01	10	nA
V _{LBO}	Low Battery Output	V _{LBI} < 1.12V, I _{LBO} = 1.6mA	-	-	0.4	V
		$V_{LBI} > 1.18V, I_{LBO} = -1\mu A$	V+-1	-	-	٧
V _{PR}	Power Ready	PR High, I _{PR} = −1μA	-	V _{OUT} - 0.2	-	V
		PR Low, I _{PR} = 1mA	-	0.3	-	V
VCTL	Input Threshold		-	0.7	-	V
	Efficiency	5mA ≤ I _{LOAD} ≤ 150mA	-	75	-	%

NOTE: 1. Not tested, Guaranteed by design and characterization.

^{*} Commercial Temperature Range = 0°C to +70°C Industrial Temperature Range = -40°C to +85°C

Pin Description

ICL646, ICL7646 PIN NUMBER	ICL644, ICL7644 ICL645, ICL7645 ICL647, ICL7647	NAME	FUNCTION
-	1	LX2	Output drain of high power N-channel MOS FET.
1	-	Vcc	Connect to battery positive terminal.
-	2 .	V+	Output of low power up converter; 10 to 15V in high power mode. 4.5V to 5.5V in standby mode.
2	-	V+	Output of low power up converter. 10 to 15V in high power mode. 2.6 to 3.6V in standby mode.
3	3	I/C	Internal Connection. Leave this pin unconnec.ed. "Do not ground."
-	7	GND	Low power ground.
4	4	V _{REF}	1.295V bandgap reference output; should be decoupled with a capacitor to pin 7. This terminal is high impedance and cannot source or sink current.
5	5	LBO	Low battery monitor output. Sinks 1.6mA when LBI is less than 1.17V, otherwise sources $1\mu A from V+$.
6	6	LBI	Low battery monitor input. Very high input impedance.
8*,14	8*	NC *SD	No connection. *Shutdown pin on ICL764X series and no connect pin on ICL64X series. Allows user to turn part off by grounding pin 8.
9	9	LX1	Output (drain) of low power N-channel power driver.
10	10	OUT	+5V (+3V on ICL647). Feedback (input) pin for high power operation; output pin in standby mode.
11	11	PR	Power ready output; high (+5V on ICL644, 645, 646; +3V on ICL647) when high power converter is ready to supply power.
7 ·	12, 14	HP, GND	High power ground.
13	13	CTL	Control mode switch input; open circuit or high for standby mode, ground for high power mode.
12	-	D	Driver output to external FET. Output voltage swings from GND to VOUT.

Low Voltage Step-Up Converters

Operating Principle

The ICL644, ICL645, ICL646 and ICL647 are flyback, or boost converters: energy from the battery is first stored in a coil and then discharged to the load. Essentially, the circuit consists of a battery in series with a coil, a high power FET, rectifier, and filter, as shown in Figure 1. When the switch is closed, current builds up in the coil, creating a magnetic field. During the second half, or flyback part of the cycle, the power FET opens, the magnetic field collapses and the voltage across the inductor reverses polarity, adding to the voltage of the battery and discharging through the rectifier into the load.

The switch is controlled by a constant frequency oscillator whose output is gated on and off by a comparator that monitors the cutput voltage. When the output voltage is above the comparator threshold, the power FET skips an entire cycle of the oscillator. This pulse skipping technique varies the average duty cycle to achieve regulation, rather than varying the period or duty cycle of each cycle of the power FET; it eliminates a number of linear circuits that would otherwise add both circuit complexity and quiescent operating current.

The key to operating CMOS circuitry from a 1V supply depends on a technique called bootstrapping. A specially designed oscillator starts itself up on a very low voltage and builds up (or bootstraps) a higher voltage that in turn is used as the supply for further operation. This supply yields higher efficiency because the bootstrapped voltage drives the gate of the internal power FET transistor to lower on resistance.

When power is first applied, the circuit is very inefficient (for the first cycle) until a higher voltage is generated on the flyback half of the first cycle. This higher voltage is rectified and filtered, and powers the whole IC (and thus the oscillator) for the next cycle. Since each cycle generates a higher voltage for the next cycle, the voltage builds up very rapidly. An internal regulator limits the voltage to about 12V. The load for this supply is only the CMOS chip itself, so the requirements for the components, particularly the external inductor L1, are very broad. This voltage is brought out to the V+ pin and is connected to a tantalum capacitor for filtering.

This bootstrapped 12V drives an internal N-channel power FET that furnishes the switching power for the load. Since the gate of this FET is driven from a 12V supply, it has a very low on resistance and can efficiently switch high currents through a second inductor, L2. It is the power stored in this second inductor that is delivered to the 5V load via an external Schottky diode. The rectified and filtered 5V output is connected back to the OUT pin to provide feedback. The ICL644/645/646/647 thus has two separate switching circuits and uses two separate inductors.

Circuit Details

A typical application circuit is shown in Figure 2. The higher value inductor, L1, is typically 4.7mH, and may have fairly high losses. It is used for the low power section of the circuit and is rectified by an internal diode and routed to pin 2. V+. where it is filtered by an external capacitor, C1. The second inductor, L2, varies from $39\mu H$ to $500\mu H$, depending on input voltage and load current. It must have low series resistance and sufficient core material to handle the load power without saturating. The inductor is connected to pin 1 (LX2), the drain of the Low Power FET, and is rectified by an external Schottky diode. D1, and filtered by an external capacitor, C2. This is the main +5V output (+3V on the ICL647), and it is connected to OUT, pin 10, which is the feedback input in high power mode. Figure 3 shows a similar circuit for the ICL646 using an external FET for higher power output.

Low Power Standby Mode

A control pin (CTL) is available for putting the device into standby mode to conserve power. When this pin is held low, the IC operates in the high power mode, if it is driven high or left open the following occurs: the POWER READY (PR) pin is driven low, the high power FET is gated off, the 12V (V+) switching supply is reduced to 5V (+3V on the ICL647) and is connected to the VOLIT pin.

By lowering the internal 12V supply to 5V, the leakage currents of the CMOS circuits and the losses associated with its voltage reference and oscillator are reduced to a minimum. The internal low power 5V supply can furnish up to $500\mu A$, and it is connected to the normal 5V output pin (OUT) to supply current to the load, keeping alive standby circuits.

Power Ready Output Pin

During initial start up (and when placed in standby mode), the ICL644/645/646/647 internal voltages are too low to drive the power FET efficiently. A separate comparator determines when this voltage has reached a high enough value to drive the FET. The output of this comparator gates the FET drive voltage. This scheme extends battery life in standby mode and prevents the power FET from stalling when switching to high power mode. The comparator output is also brought out to the POWER READY (PR) pin and can be used to control external circuits, further reducing battery drain.






FIGURE 1. ICL644/645 BLOCK DIAGRAM



* Pin 8 used on 764X series only.

FIGURE 2. ICL64X/764X TYPICAL APPLICATION



* Pin 8 used on 7646 series only.

FIGURE 3. ICL646/7646 TYPICAL APPLICATION

Start Up and Mode Considerations

The ICL644/645/646/647 may be started up in either the low power (standby) or high power mode. When starting in the high power mode, both the low power switch and the high power switch start immediately. Whether or not the load is connected, the output voltage will rise to 5V in the first few cycles. The OUT pin becomes an input for feedback to control regulation.

If the high power load (greater than about $500\mu A$) is connected to the OUT pin and the device is placed in the low power mode (CTL pin driven high or left open), the low power oscillator will have to furnish all of the 5V power via the OUT pin, and the low power oscillator will stall. It is, therefore, important to disconnect any load currents (greater than $500\mu A$) whenever the low power or standby mode is selected. The POWER READY (PR) pin may be used to disconnect the load via an external transistor. This way the mode and connection of the high power load are both controlled through the CTL input.

Input Filtering

It is important to limit the rate of rise of the battery voltage when the circuit is first turned on with a mechanical switch or the installation of the battery(ies). A simple R-C network made up of the battery internal resistance and a $10\mu F$ tantalum capacitor placed at the battery side of L2 input is sufficient for this purpose. This capacitor also helps to absorb the (relatively) high peak currents that are drawn from the battery in the high power mode.

Output Filtering

It is also important to limit the speed at which V+ decreases to 5V when the mode is switched from high power to standby. This is accomplished by putting a $22\mu F$ capacitor between the V+ and OUT pins. Also, a $220\mu F$ capacitor placed on the OUT pin provides both filtering and serves to hold up the 5V during the switchover period. Without these capacitors, the 5V may spike negatively during the switchover.

Low Battery Function

A completely independent low battery monitor is built into the ICL64X series and the ICL764X series. Its input (LBI) is the + input of a CMOS comparator whose - input is connected to the internal 1.17V band-gap reference. This input can be connected directly to the battery in single cell circuits or connected to a high resistance voltage divider for higher voltage monitoring. The output (LBO) can sink 1.6mA or source several microamperes from V+.

Shutdown Function

The ICL764X series is equipped with a shutdown feature. Pin 8, a no connect pin on ICL64X series, is used to power the part down. During shutdown the part draws less than $5\mu A$ quiescent current. The part can be shutdown by grounding pin 8. When pin 8 is left floating the part is identical to the ICL64X series.

Inductor Selection

Low Power Coil

The choice of the low power inductor, L1, is not critical. A 4.7mH coil with a DC resistance of less than 40Ω is adequate for most applications. In general, higher inductance values allow lower start up voltages, while lower resistances yield lower quiescent current in standby mode. If the inductance is made too high, the low power (V+) output voltage and current are reduced. This in turn reduces the efficiency of the power section, so the +5V output (in standby mode) supplied less current. Lower values of inductance raise the minimum start up voltage.

High Power Coil

The high power coil, L2, must store most of the energy that flows into the load. Accordingly, it should have a powdered iron or ferrite core and should have low resistance to minimize losses. It also must have an adequate current rating to prevent saturation.

Calculating the worst case inductor for the high power section (LX2) of the ICL644/645/646/647 is a two step process:

1. Determine the smallest inductor value that will not cause the circuit to exceed the peak current rating of the ICL644/645/647 with the highest expected input voltage (VINMAX), the longest on time (tonmax), and the lowest total resistance (R(MIN)). R(MIN) is the sum of the minimum coil and FET resistances. Note that this peak current relates to the inductor and the FET switch and is several times the load current.

The following example assumes the minimum frequency $f_{O(MIN)}$ and the maximum % $ON_{(MAX)}$ for the calculation of $t_{ON_{(MAX)}}$. Although the calculated value for $t_{ON_{(MAX)}}$ is above that specified in the electrical characteristics table (49µs), the illustration is still a valid one that yields a worst case minimum inductor value.

NOTE: Units with both $f_{O(MIN)}$ and $g_{ON(MAX)}$ values near the ends of the allowed distributions will be rejected for $g_{ON(MAX)}$.

From the Electrical Characteristics table:

Ipk LX2 = 1.5A

 $RDSON(MIN) = 0.4\Omega$

 $f_{O(MIN)} = 15.500Hz$

Duty Cycle Maximum, %ON(MAX) = 0.8

then:

 $t_{ON(MAX)} = %ON_{(MAX)}/t_{O(MIN)} = 0.8/15500 = 51.6 \mu s$

Assume that the minimum coil resistance. RCOIL(MIN) is:

 $R_{COIL(MIN)} = 0.1\Omega$

The minimum total resistance, R(MIN) is:

 $R_{(MIN)} = R_{DSON(MIN)} + R_{COIL(MIN)} = 0.4 + 0.1 = 0.5\Omega$

then:

$$I_{PK} = 1.5A = \frac{V_{IN(MAX)}}{R_{(MIN)}} \times \left[1 - e^{-R_{(MIN)} \times t_{ON(MAX)}/L_{(MIN)}}\right]$$

or

$$L_{\left(MIN\right)}\left(\mu H\right) \quad = \quad \frac{-R_{\left(MIN\right)}{}^{\dagger}ON(MAX)}{In\left[\left(1-R_{\left(MIN\right)}\times I_{PK}/V_{IN(MAX)}\right)\right]}$$

For a maximum input voltage of 1.56V (single alkaline cell), and a minimum coil resistance of $0.1\,\Omega$, the minimum permissible inductance for the ICL644/645/647 is $39.37\,\mu\text{H}$.

2. Having determined the minimum inductance (L(MIN)) that keeps the peak current below the individual component ratings, we next calculate a new peak current (I'pK) using the highest resistance (R(MAX)), the lowest input voltage (VIN(MIN)) and the shortest on time (tON(MIN)). Using these parameters, we will calculate the minimum available output (DC) current.

From the Electrical Characteristics table:

 $R_{DSON(MAX)} = 0.67\Omega$

 $f_{O(MAX)} = 24kHz$

Duty Cycle Minimum, %ON(MIN) = 0.66

then:

$$tON(MIN) = \%ON(MIN)/f_{O(MAX)} = 0.66/24000 = 27.5 \mu s$$

Assume that the maximum coil resistance, RCOIL(MAX) is:

 $R_{COIL(MAX)} = 0.15\Omega$

The maximum total charging resistance, R(MAX) is:

$$R_{(MAX)} = R_{DSON(MAX)} + R_{COIL(MAX)} = 0.82\Omega$$

At the end of the ON period:

$$I'PK = \frac{VIN(MIN)}{R(MAX)} \times 1-e^{-R(MAX) \times tON(MIN)/L(MIN)}$$

The energy stored in the coil is:

$$E_{COIL} = \frac{L_{(MIN)} \times I'PK^2}{2}$$

And the power put into the coil is:

PCOIL =
$$f_{O(MAX)} \times E_{COIL}$$

= $L_{(MIN)} \times I'_{PK}^2 \times f_{O(MAX)}$

The minimum DC output current, IQUT, is:

$$\begin{split} I_{OUT(MIN)} &= \frac{P_{LOAD}}{V_{LOAD}} = \frac{P_{COIL} - P_{LOSS}}{V_{OUT(MAX)} + V_{DIODE} - V_{IN(MIN)}} \\ &= \frac{P_{COIL} - I'_{PK}^2 \times (R_{COIL(MAX)}/3) \times (1 - \%ON_{(MIN)})}{V_{OUT(MAX)} + V_{DIODE} - V_{IN(MIN)}} \end{split}$$

Using a $47 \pm 10\%$ µH coil with a resistance of 0.15Ω , an input voltage of 1.1V, and the worst case highest output voltage of 5.5V. The calculated minimum DC output current is 32mA. This assumes a 0.3V forward drop in the 1N5818 diode.

When selecting a coil, care should be exercised to insure that the minimum inductance value, including all the manufacturing tolerances, is never lower than the calculated inductance, or the peak current rating of LX2 may be exceeded. In addition, the current rating of the coil should be greater than the peak current used in the calculation (1.5A, normally), to avoid saturating the core.

If the worst case output current is too small, then either the minimum input voltage must be increased or the maximum input voltage should be decreased. It is always desirable to decrease the ratio between maximum and minimum input voltages. The coil resistance also has a significant effect on the output current, so selecting a lower coil resistance will increase the output current and increase the overall efficiency.

If no satisfactory value of inductance can be found for the desired current, the ICL646 may be used with an external FET whose peak current exceeds 1.5A. The calculations are similar for the ICL644 except the external FETs RDSON and current rating should be substituted in the above equations.

If the worst case output current is significantly higher than the required load current, a higher inductance value may be used. This will tend to reduce the peak current and the ripple voltage. Be sure to adjust the coil resistance and recalculate all the values.

When the maximum battery voltage exceeds 1.65V, the ICL645 should be used. Calculations for the ICL645 are identical to the ICL644 calculations, except that different values must be used for the maximum and minimum duty cycles.

In general, if a choice of batteries is available, higher input voltages are preferred for two reasons. First, as the input voltage approaches 1V, the load on the battery increases while the losses increase. The losses become so dominant that efficiency suffers and little output current can be maintained. Second, certain losses, such as the coil resistance and the FET on resistance are less significant with higher input voltages. This means not only higher efficiency, but a greater range of input voltages are tolerable; this in turn means that more of the chemical energy can be converted into electricity. For example, three NiCd cells, with a fully charged voltage of 4.05V, may still be used down to 1.1V (with about 5mA of 5V output current), far beyond the normal life expectancy.

The inductance values for commonly encountered battery operated power supplies are tabluated in Table 1.

ICL644/645/646/647 ICL7644/7645/7646/7647

TABLE 1. MINIMUM INDUCTANCE FOR COMMON BATTERIES

	BATTERY	VOLTAGE			COIL SPECIFICATIONS (L2) TOKO 8RBS 262LYF SERIES				
BATTERY TYPE	MIN	MAX	דטס	PUT	μ H*	онмѕ	PART NO.		
1 NiCads (ICL644)	1.15V	1.35V	5V	43mA	39	0.09	-0087K		
1 Alkaline (ICL644)	1.20V	1.55V	5V	43mA	47	0.10	-0088K		
1 Alkaline (ICL644)	2.5V	3.5V	5V	150mA	33	0.80	-0086K		
2 NiCads (ICL645)	2.30V	2.70V	5V	64mA	68	0.16	-0090K		
2 Alkalines (ICL645)	2.40V	3.10V	5V	62mA	82	0.17	-0091K		
1 Lithium (ICL645)	2.60V	3.60V	5V	64mA	100	0.22	-0092K		
1 NiCad (ICL646)**	1.15V	1.35V	5V	250mA	12 0.049		-0081K		
1 Alkaline (ICL646)**	1.20V	1.55V	5V	275mA	6.8	0.037	-0079M		
1 Alkaline (ICL647)	1.20V	1.55V	з٧	60mA	39	0.09	-0087K		

^{*} Coils are from Toko. Inductance (µH) is the MINIMUM allowed for the listed battery voltage range (Battery Voltage: MIN, MAX). Lower values are not recommended, except when using the ICL646/7646 converters since they use an external MOSFET. If less current than listed in the Output column is needed, a higher inductance coil will reduce losses. The optimum induct-

ance varies inversely with required output current if all other conditions are unchanged. For example, refer to line 3 and the 10mA output. 120 μ H supplies this current more efficiently than the 39 μ H coil of line 2. L2 may also be calculated using the equations in the Inductor Selection Section.

Capacitor Selection

The high current fast rise-time pulses associated with switching power supplies demand good grounding and bypassing techniques. The ICL644/645/647 have 3 ground pins to improve grounding. In addition, the internal voltage reference is brought out for connection to an external 1nF capacitor, minimizing noise and modulation on the reference.

The two output voltages, V+ and +5V should be filtered with tantalum capacitors, or other capacitors with low effective series resistance, to minimize transients. If aluminum electrolytic capactors are used, they should be paralleled with 0.1 uF disc ceramics.

Selecting Low Power Switching Diodes

The ICL644/645/646/647 use one external diode, and this diode must be a Schottky. A common Schottky type that performs well is the 1N5818.

In applications where standby current must be minimized, the diode's reverse leakage characteristics are especially important. The ICL644/646/647 (40µA for the ICL645) standby current is typically 80µA, while the reverse current of some Schottky rectifiers can exceed this value, particularly at high temperature. If necessary, diode leakage can be reduced with higher voltage Schottky types such as 1N5817. If standby mode is not used or is used only for short periods, then diode leakage is not a significant additional loss compared to the normal load current and need not be considered.

Rectifier Selection

The ICL644 - 647 and ICL7644 - 7647 use one external rectifier. To achieve specified performance at low voltage, a Schottky type, such as the 1N5818, is recommended because it combines low forward voltage drop with fast switching speed. This maximizes power conversion efficiency and output current when the DC-DC converter is in high power mode. One drawback of Schottky rectifiers is relatively high reverse leakage current (at 5V reverse, 1N5818 leakage is typically 60µA at 25°C and 450µA at 75°C), which is guite large with respect to the circuit's quiescent current in standby mode (typical standby current ICL644/646/647 and ICL7644/7646/7647; 80µA, ICL645 and ICL7645: 40µA). If standby mode is not used or used only for short periods, reverse leakage is not a significant additional loss compared to the normal load current, and need not be considered.

If quiescent operating current is a primary concern, or if the ICL644 – 647 and ICL7644 – 7647 spends most of its time in standby mode, a silicon rectifier such as the 1N4933 or Unitrode UES1001 may be preferred. Silicon rectifiers have less reverse leakage current than do Schottky rectifiers (1N4933 leakage current is typically $1\mu A$ at $25^{\circ}C$ and $50\mu A$ at $100^{\circ}C$). In circuits where the standby mode is the predominant mode of operation, battery life may be extended by trading conversion efficiency for lower standby quiescent current.

^{**} These ICL646 circuits use an external current switch. Peak switch current is typically 3.5A.

Output Current vs. Input Voltage

Figures 4 through 7 show output current versus input voltage using typical inductor values for each part in the ICL644 - 647 and ICL7644 - 7647 series. Where curves end in the middle of the graphs, the peak current limit of the internal LX2 switch has been reached. A higher input voltage than indicated by that line (for the given inductor) may damage the device. Figure 6 assumes that an IRF541 MOSFET is used (0.085 Ω maximum on resistance).

Dashed lines indicate regions where the LX2 current limit hasn't been exceeded, but the current rating of the selected coil has. The actual voltages where lines end or become dashed are indicated by arrows on the graphs. The output currents indicated by dashed lines can be achieved only with inductors of higher current rating than the indicated coil. The coils used in Figures 4, 5 and 7 are as follows:

INDUCTOR	TOKO PART NUMBER
ЗЗμΗ	-0086K
47μΗ	-0088K
100μΗ	-0092K
150μΗ	-0094K
220µH	-0096K

The coils used in Figure 6 are the Toko series inductors.

The graphs in Figures 4 - 7 were calculated using worst case data, so individual circuits may supply more current than indicated. If the coils' current ratings are not exceeded, smaller, lower-cost coils than those indicated may be used in low-current applications. Use the equations in the text to calculate worst case peak coil/switch current to be sure that a particular coil's current rating is sufficient.




FIGURE 4. ICL644/7644, IOUT vs. VIN (VOUT = 5V)




FIGURE 5. ICL645/7645, I_{OUT} vs. V_{IN} ($V_{OUT} = 5V$)




FIGURE 6. ICL646/7646, IOUT vs. VIN (VOUT = 5V)




FIGURE 7. ICL647/7647, I_{OUT} vs. V_{IN} ($V_{OUT} = 3V$)



GENERAL DESCRIPTION

The Harris ICL7660 is a monolithic CMOS power supply circuit which offers unique performance advantages over previously available devices. The ICL7660 performs supply voltage conversion from positive to negative for an input range of +1.5V to +10.0V, resulting in complementary output voltages of -1.5V to -10.0V. Only 2 non-critical external capacitors are needed for the charge pump and charge reservoir functions. The ICL7660 can also be connected to function as a voltage doubler and will generate output voltages up to +18.6V with a +10V input.

Contained on chip are a series DC power supply regulator, RC oscillator, voltage level translator, and four output power MOS switches. A unique logic element senses the most negative voltage in the device and ensures that the output N-channel switch source-substrate junctions are not forward biased. This assures latchup free operation.

The oscillator, when unloaded, oscillates at a nominal frequency of 10kHz for an input supply voltage of 5.0 volts. This frequency can be lowered by the addition of an external capacitor to the "OSC" terminal, or the oscillator may be overdriven by an external clock.

The "LV" terminal may be tied to GROUND to bypass the internal series regulator and improve low voltage (LV) operation. At medium to high voltages (+3.5 to +10.0 volts), the LV pin is left floating to prevent device latchup.

An enhanced direct replacement for this part, the ICL7660S, is now available and should be used for all new designs.

ICL7660 CMOS Voltage Converter

FEATURES

- ullet Simple Conversion of $\pm\,5V$ Logic Supply to $\pm\,5V$ Supplies
- Simple Voltage Multiplication (V_{OUT} = (−) nV_{IN})
- 99.9% Typical Open Circuit Voltage Conversion Efficiency
- 98% Typical Power Efficiency
- Wide Operating Voltage Range 1.5V to 10.0V
- Easy to Use Requires Only 2 External Non-Critical Passive Components
- No External Diode Over Full Temperature and Voltage Range


APPLICATIONS

- On Board Negative Supply for Dynamic RAMs
- Localized μ-Processor (8080 Type) Negative Supplies
- Inexpensive Negative Supplies
- Data Acquisition Systems

ORDERING INFORMATION

Part Number	Temp. Range	Package
ICL7660CTV	0° to +70°C	TO-99
ICL7660CBA	0°C to +70°C	8 PIN SOIC
ICL7660CPA	0° to +70°C	8 PIN MINI DIP
ICL7660MTV*	-55° to +125°C	TO-99


^{*}Add /883B to part number if 883B processing is required.



ABSOLUTE MAXIMUM RATINGS

Supply Voltage	Operating Temperature Range
LV and OSC Input Voltage	ICL7660M55°C to +125°C
(Note 1)	ICL7660C
$(V^+ -5.5V)$ to $(V^+ +0.3V)$ for $V^+ > 5.5V$	Storage Temperature Range65°C to +150°C
Current into LV (Note 1)	Lead Temperature
Output Short Duration (V _{SUPPLY} ≤5.5V) Continuous	(Soldering, 10sec)
Power Dissipation (Note 2)	()
ICL7660CTV	
ICL7660CPA	
ICL7660MTV 500mW	

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



ELECTRICAL CHARACTERISTICS

V+ = 5V, T_A = 25°C, C_{OSC} = 0, Test Circuit Figure 3 (unless otherwise specified)

Symbol	Parameter	Test Conditions		Limits		
Cymbol	Turumeter	rest containons	Min	Тур	Max	Units
1+	Supply Current	R _L =∞		170	500	μΑ
V _L ⁺	Supply Voltage Range – Lo	MIN \leq T _A \leq MAX, R _L =10k Ω , LV to GROUND	1.5		3.5	V
V _H ⁺	Supply Voltage Range – Hi	MIN \leq T _A \leq MAX, R _L $=$ 10k Ω , LV Open	3.0		10.0	V

ELECTRICAL CHARACTERISTICS


V+ = 5V, T_A = 25°C, C_{OSC} = 0, Test Circuit Figure 3 (unless otherwise specified) (Continued)


Symbol	Parameter	Test Conditions	Limits			Units
Cymbol	rarameter	rest conditions	Min	Тур	Max	
		I _{OUT} =20mA, T _A =25°C		55	100	Ω
		I _{OUT} =20mA, 0°C≤T _A ≤+70°C			120	Ω
		$I_{OUT} = 20 \text{mA}, -55^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$			150	Ω
ROUT	Output Source Resistance	$V^+ = 2V$, $I_{OUT} = 3mA$, LV to GROUND $0^{\circ}C \le T_A \le +70^{\circ}C$			300	Ω
		$V^+ = 2V$, $I_{OUT} = 3mA$, LV to GROUND, -55°C $\leq T_A \leq + 125$ °C			400	Ω
fosc	Oscillator Frequency			10		kHz
PEf	Power Efficiency	R _L =5kΩ	95	98		%
V _{OUT Ef}	Voltage Conversion Efficiency	R _L =∞	97	99.9		%
Zosc	Oscillator Impedance	V ⁺ = 2 Volts		1.0		МΩ
		V=5 Volts		100		kΩ

Notes: 1. Connecting any input terminal to voltages greater than V+ or less than GROUND may cause destructive latchup. It is recommended that no inputs from sources operating from external supplies be applied prior to "power up" of the ICL7660.


2. Derate linearly above 50°C by 5.5mW/°C.


TYPICAL PERFORMANCE CHARACTERISTICS (Circuit of Figure 3)






OUTPUT SOURCE RESISTANCE AS A FUNCTION OF SUPPLY VOLTAGE






TYPICAL PERFORMANCE CHARACTERISTICS (Circuit of Figure 3) (Continued)





FREQUENCY OF OSCILLATION AS A FUNCTION OF EXTERNAL OSC. CAPACITANCE




UNLOADED OSCILLATOR FREQUENCY AS A FUNCTION OF TEMPERATURE 18 **DSCILLATOR FREQUENCY fosc** 12 = +5V +25 +50 +75 +100 +125

0319-13


OUTPUT VOLTAGE AS A

0319-11




SUPPLY CURRENT & POWER CONVERSION EFFICIENCY AS A **FUNCTION OF LOAD CURRENT**

0319-12




OUTPUT VOLTAGE AS A FUNCTION OF OUTPUT CURRENT

TEMPERATURE (°C)




0319-16

SUPPLY CURRENT & POWER CONVERSION EFFICIENCY AS A FUNCTION OF LOAD CURRENT



0319-17

NOTE 3. These curves include in the supply current that current fed directly into the load RL from V+ (See Figure 3). Thus, approximately half the supply current goes directly to the positive side of the load, and the other half, through the ICL7660, to the negative side of the load. Ideally, $V_{OLIT} \simeq 2 V_{IN}$, Is = 2 IL, so VIN x IS = VOUT x IL.




DETAILED DESCRIPTION

The ICL7660 contains all the necessary circuitry to complete a negative voltage converter, with the exception of 2 external capacitors which may be inexpensive $10\mu F$ polarized electrolytic types. The mode of operation of the device may be best understood by considering Figure 4, which shows an idealized negative voltage converter. Capacitor C_1 is charged to a voltage, V+, for the half cycle when switches S_1 and S_3 are closed. (Note: Switches S_2 and S_4 are open during this half cycle.) During the second half cycle of operation, switches S_2 and S_4 are closed, with S_1 and S_3 open, thereby shifting capacitor C_1 negatively by V+volts. Charge is then transferred from C_1 to C_2 such that the voltage on C_2 is exactly V+, assuming ideal switches and no load on C_2 . The ICL7660 approaches this ideal situation more closely than existing non-mechanical circuits.

In the ICL7660, the 4 switches of Figure 4 are MOS power switches; S_1 is a P-channel device and S_2 , S_3 & S_4 are N-channel devices. The main difficulty with this approach is that in integrating the switches, the substrates of S_3 & S_4 must always remain reverse biased with respect to their sources, but not so much as to degrade their "ON" resistances. In addition, at circuit startup, and under output short circuit conditions ($V_{\text{OUT}} = V^+$), the output voltage must be sensed and the substrate bias adjusted accordingly. Failure to accomplish this would result in high power losses and probable device latchup.

This problem is eliminated in the ICL7660 by a logic network which senses the output voltage (V_{OUT}) together with the level translators, and switches the substrates of $S_3 \& S_4$ to the correct level to maintain necessary reverse bias.

The voltage regulator portion of the ICL7660 is an integral part of the anti-latchup circuitry, however its inherent voltage drop can degrade operation at low voltages. Therefore, to improve low voltage operation the "LV" pin should be connected to GROUND, disabling the regulator. For supply voltages greater than 3.5 volts the LV terminal must be left open to insure latchup proof operation, and prevent device damage.



THEORETICAL POWER EFFICIENCY CONSIDERATIONS

In theory a voltage converter can approach 100% efficiency if certain conditions are met:

- A The drive circuitry consumes minimal power.
- B The output switches have extremely low ON resistance and virtually no offset.
- C The impedances of the pump and reservoir capacitors are negligible at the pump frequency.

The ICL7660 approaches these conditions for negative voltage conversion if large values of C_1 and C_2 are used. ENERGY IS LOST ONLY IN THE TRANSFER OF CHARGE BETWEEN CAPACITORS IF A CHANGE IN VOLTAGE OCCURS. The energy lost is defined by:

$$E = \frac{1}{2} C_1 (V_1^2 - V_2^2)$$


where V_1 and V_2 are the voltages on C_1 during the pump and transfer cycles. If the impedances of C_1 and C_2 are relatively high at the pump frequency (refer to Figure 4) compared to the value of R_L , there will be a substantial difference in the voltages V_1 and V_2 . Therefore it is not only desirable to make C_2 as large as possible to eliminate output voltage ripple, but also to employ a correspondingly large value for C_1 in order to achieve maximum efficiency of operation.


DO'S AND DON'TS


- 1. Do not exceed maximum supply voltages.
- Do not connect LV terminal to GROUND for supply voltages greater than 3.5 volts.
- Do not short circuit the output to V+ supply for supply voltages above 5.5 volts for extended periods, however, transient conditions including startup are okay.
- When using polarized capacitors, the + terminal of C₁ must be connected to pin 2 of the ICL7660 and the + terminal of C₂ must be connected to GROUND.
- If the voltage supply driving the 7660 has a large source impedance (25 – 30 ohms), then a 2.2μF capacitor from pin 8 to ground may be required to limit rate of rise of input voltage to less than 2V/μs.
- User should insure that the output (pin 5) does not go more positive than GND (pin 3). Device latch up will occur under these conditions.


A 1N914 or similar diode placed in parallel with C_2 will prevent the device from latching up under these conditions. (Anode pin 5, Cathode pin 6).

ICL7660









TYPICAL APPLICATIONS

Simple Negative Voltage Converter

The majority of applications will undoubtedly utilize the ICL7660 for generation of negative supply voltages. Figure 5 shows typical connections to provide a negative supply where a positive supply of +1.5V to +10.0 volts is available. Keep in mind that pin 6 (LV) is tied to the supply negative (GND) for supply voltages below 3.5 volts.

The output characteristics of the circuit in Figure 5a can be approximated by an ideal voltage source in series with a resistance as shown in Figure 5b. The voltage source has a value of $-V^{\dagger}$. The output impedance (R_{o}) is a function of the ON resistance of the internal MOS switches (shown in Figure 4), the switching frequency, the value of C1 and C2, and the ESR (equivalent series resistance) of C1 and C2. A good first order approximation for R_{o} is:

$$\begin{split} R_o &\cong 2(R_{SW1} + R_{SW3} + ESR_{C1}) + \\ &2(R_{SW2} + R_{SW4} + ESR_{C1}) + \\ &\frac{1}{(f_{PUMP})(C1)} + ESR_{C2} \end{split}$$

$$(f_{PUMP} = \frac{f_{OSC}}{2}, R_{SWX} = MOSFET$$
switch resistance)

Combining the four R_{SWX} terms as R_{SW}, we see that:

$$R_0 \approx 2 (R_{SW}) + \frac{1}{(f_{PUMP})(C1)} + 4 (ESR_{C1}) + ESR_{C2}$$

R_{SW}, the total switch resistance, is a function of supply voltage and temperature (See the Output Source Resistance graphs), typically 23 Ω @ 25° C and 5V. Careful selection of C1 and C2 will reduce the remaining terms, minimizing the output impedance. High value capacitors will reduce the $1/(f_{PUMP} \bullet C1)$ component, and low ESR capacitors will lower the ESR term. Increasing the oscillator frequency will reduce the $1/(f_{PUMP} \bullet C1)$ term, but may have the side effect of a net increase in output impedance when

C1 > 10 μ F and there is no longer enough time to fully charge the capacitors every cycle. In a typical application where $f_{OSC}=$ 10 kHz and C = C1 = C2 = 10 μ F:

$$R_0 \cong 2 (23) + \frac{1}{(5 \bullet 10^3) (10^{-5})} + 4 (ESR_{C1}) + ESR_{C2}$$

$$R_0 \approx 46 + 20 + 5 (ESR_C)$$

Since the ESRs of the capacitors are reflected in the output impedance multiplied by a factor of 5, a high value could potentially swamp out a low 1/(f_{PUMP} • C1) term, rendering an increase in switching frequency or filter capacitance ineffective. Typical electrolytic capacitors may have ESRs as high as 10Ω.

Output Ripple

ESR also affects the ripple voltage seen at the output. The total ripple is determined by 2 voltages, A and B, as shown in Figure 101. Segment A is the voltage drop across the ESR of C2 at the instant it goes from being charged by C1 (current flow into C2) to being discharged through the load (current flowing out of C2). The magnitude of this current change is 2•lout, hence the total drop is 2•lout•eSRC2 volts. Segment B is the voltage change across C2 during time t₂, the half of the cycle when C2 supplies current to the load. The drop at B is lout•t2/C2 volts. The peak-to-peak ripple voltage is the sum of these voltage drops:

$$V_{ripple} \cong \left[\frac{1}{2 \text{ (f}_{PUMP) (C2)}} + 2 \text{ (ESR}_{C2)} \right] \text{ lout}$$

Again, a low ESR capacitor will result in a higher performance output.

Paralleling Devices

Any number of ICL7660 voltage converters may be paralleled to reduce output resistance. The reservoir capacitor, C₂, serves all devices while each device requires its own pump capacitor, C₁. The resultant output resistance would be approximately:

$$R_{OUT} = \frac{R_{OUT} \text{ (of ICL7660)}}{\text{n (number of devices)}}$$

Cascading Devices


The ICL7660 may be cascaded as shown to produce larger negative multiplication of the initial supply voltage. However, due to the finite efficiency of each device, the practical limit is 10 devices for light loads. The output voltage is defined by:

$$V_{OUT} = -n (V_{IN}),$$


where n is an integer representing the number of devices cascaded. The resulting output resistance would be approximately the weighted sum of the individual ICL7660 R_{OUT} values.

Changing the ICL7660 Oscillator Frequency

It may be desirable in some applications, due to noise or other considerations, to increase the oscillator frequency. This is achieved by overdriving the oscillator from an external clock, as shown in Figure 9. In order to prevent possible device latchup, a $100 \mathrm{k}\Omega$ resistor must be used in series with the clock output. In a situation where the designer has generated the external clock frequency using TTL logic, the addition of a $10 \mathrm{k}\Omega$ pullup resistor to V+ supply is required. Note that the pump frequency with external clocking, as with internal clocking, will be ½ of the clock frequency. Output transitions occur on the positive-going edge of the clock.




It is also possible to increase the conversion efficiency of the ICL7660 at low load levels by lowering the oscillator frequency. This reduces the switching losses, and is shown in Figure 10. However, lowering the oscillator frequency will cause an undesirable increase in the impedance of the pump (C₁) and reservoir (C₂) capacitors; this is overcome by increasing the values of C₁ and C₂ by the same factor that the frequency has been reduced. For example, the addition of a 100pF capacitor between pin 7 (Osc) and V+ will lower the oscillator frequency to 1kHz from its nominal frequency of 10kHz (a multiple of 10), and thereby necessitate a corresponding increase in the value of C₁ and C₂ (from $10\mu F$ to $100\mu F$).



Positive Voltage Doubling


The ICL7660 may be employed to achieve positive voltage doubling using the circuit shown in Figure 11. In this application, the pump inverter switches of the ICL7660 are used to charge C_1 to a voltage level of $V^+ - V_F$ (where V^+ is the supply voltage and V_F is the forward voltage drop of diode D_1). On the transfer cycle, the voltage on C_1 plus the supply voltage (V^+) is applied through diode D_2 to capacitor C_2 . The voltage thus created on C_2 becomes $(2V^+) - (2V_F)$ or twice the supply voltage minus the combined forward voltage drops of diodes D_1 and D_2 .

The source impedance of the output (V_{OUT}) will depend on the output current, but for $V^+=5$ volts and an output current of 10mA it will be approximately 60 ohms.




Combined Negative Voltage Conversion and Positive Supply Doubling

Figure 12 combines the functions shown in Figures 5 and 11 to provide negative voltage conversion and positive voltage doubling simultaneously. This approach would be, for example, suitable for generating +9 volts and -5 volts from an existing +5 volt supply. In this instance capacitors C_1 and C_3 perform the pump and reservoir functions respectively for the generation of the negative voltage, while capacitors C_2 and C_4 are pump and reservoir respectively for the doubled positive voltage. There is a penalty in this configuration which combines both functions, however, in that the source impedances of the generated supplies will be somewhat higher due to the finite impedance of the common charge pump driver at pin 2 of the device.




Voltage Splitting


The bidirectional characteristics can also be used to split a higher supply in half, as shown in Figure 13. The combined load will be evenly shared between the two sides. Because the switches share the load in parallel, the output impedance is much lower than in the standard circuits, and higher currents can be drawn from the device. By using this circuit, and then the circuit of Figure 8, +15V can be converted (via +7.5, and -7.5) to a nominal -15V, although with rather high series output resistance ($\sim 250\Omega$).



Regulated Negative Voltage Supply

In some cases, the output impedance of the ICL7660 can be a problem, particularly if the load current varies substantially. The circuit of Figure 14 can be used to overcome this by controlling the input voltage, via an ICL7611 low-power CMOS op amp, in such a way as to maintain a nearly constant output voltage. Direct feedback is inadvisable, since the ICL7660's output does not respond instantaneously to change in input, but only after the switching delay. The circuit shown supplies enough delay to accommodate the 7660, while maintaining adequate feedback. An increase in pump and storage capacitors is desirable, and the values shown provides an output impedance of less than 5Ω to a load of 10mA.





OTHER APPLICATIONS

Further information on the operation and use of the ICL7660 may be found in A051 "Principals and Applications of the ICL7660 CMOS Voltage Converter".



GENERAL DESCRIPTION

The ICL7660S Super Voltage Converter is a monolithic CMOS voltage conversion IC that guarantees significant performance advantages over other similar devices. It is a direct replacement for the industry-standard ICL7660 offering an *extended* operating supply voltage range up to 12V, with *lower* supply current. *No external diode* is needed for the ICL7660S. In addition, a *Frequency Boost pin* has been incorporated to enable the user to achieve lower output impedance despite using smaller capacitors. All improvements are highlighted in *bold italics* in the Electrical Characteristics section. *Critical parameters are guaranteed over the entire commercial, industrial and military temperature ranges*.

The ICL7660S performs supply voltage conversion from positive to negative for an input range of 1.5V to 12V, resulting in complementary output voltages of -1.5V to -12V. Only 2 non-critical external capacitors are needed for the charge pump and charge reservoir functions. The ICL7660S can be connected to function as a voltage doubler and will generate up to 22.8V with a 12V input. It can also be used as a voltage multiplier or voltage divider.

The chip contains a series DC power supply regulator, RC oscillator, voltage level translator, and four output power MOS switches. The oscillator, when unloaded, oscillates at a nominal frequency of 10 kHz for an input supply voltage of 5.0 volts. This frequency can be lowered by the addition of an external capacitor to the "OSC" terminal, or the oscillator may be over-driven by an external clock.

The "LV" terminal may be tied to GROUND to bypass the internal series regulator and improve low voltage (LV) operation. At medium to high voltages (3.5V to 12V), the LV pin is left floating to prevent device latchup.

ICL7660S Super Voltage Converter

FEATURES

- Guaranteed Lower Max Supply Current for All Temperature Ranges
- Guaranteed Wider Operating Voltage Range
 —1.5V to 12V
- No External Diode Over Full Temperature and Voltage Range
- Boost Pin (Pin 1) for Higher Switching Frequency
- Guaranteed Minimum Power Efficiency of 96%
- Improved Minimum Open Circuit Voltage Conversion Efficiency of 99%
- Improved SCR Latchup Protection
- \bullet Simple Conversion of $\pm\,5\text{V}$ Logic Supply to $\pm\,5\text{V}$ Supplies
- Simple Voltage Multiplication V_{OUT}=(−)nV_{IN}
- Easy to Use—Requires Only 2 External Non-Critical Passive Components
- Improved Direct Replacement for Industry-Standard ICL7660 and Other Second-Source Devices


APPLICATIONS

- \circ Simple Conversion of $\pm 5V$ to $\pm 5V$ Supplies
- Voltage Multiplication V_{OUT} = ±nV_{IN}
- Negative Supplies for Data Acquisition Systems & Instrumentation
- RS232 Power Supplies
- Supply Splitter, $V_{OUT} = \pm V_S/2$

ORDERING INFORMATION

Part Number	Temp. Range	Package
ICL7660SCBA	0°C to +70°C	8-Pin SOIC
ICL7660SCPA	0°C to +70°C	8-Pin Minidip
ICL7660SIBA	-25°C to +85°C	8-Pin SOIC
ICL7660SCTV	0°C to +70°C	TO-99
ICL7660SIPA	-25°C to +85°C	8-Pin Minidip
ICL7660SITV	-25°C to +85°C	TO-99
ICL7660SMTV*	-55°C to +125°C	TO-99

^{*}Add /883B to part number if 883B processing is required.




HARRIS SEMICONDUCTOR'S SOLE AND EXCLUSIVE WARRANTY OBLIGATION WITH RESPECT TO THIS PRODUCT SHALL BE THAT STATED IN THE WARRANTY ARTICLE OF THE CONDITION OF SALE. THE WARRANTY SHALL BE EXCLUSIVE AND SHALL BE IN LIEU OF ALL OTHER WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR USE.

302163—003

ABSOLUTE MAXIMUM RATINGS

Constant Mallana
Supply Voltage
LV and OSC Input Voltage
(Note 1) $-0.3V$ to $(V^+ + 0.3V)$ for $V^+ < 5.5V$
($V^+ - 5.5V$) to ($V^+ + 0.3V$) for $V^+ > 5.5V$
Current into LV (Note 1) 20 μ A for V + $>$ 3.5V
Output Short Duration (V _{SUPPLY} ≤ 5.5V)Continuous
Power Dissipation (Note 2)
ICL7660SCTV
ICL7660SCPA
ICL7660SCBA
ICL7660SITV500 mW
ICL7660SIPA
ICL7660SIBA300 mW
ICL7660SMTV500 mW
Operating Temperature Range
ICL7660SM
ICL7660SI – 25°C to +85°C
ICL7660SC
Storage Temperature Range 65°C to +150°C
Lead Temperature
(Soldering, 10 sec). 300°C

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



ELECTRICAL CHARACTERISTICS

V⁺ = 5V, T_A = 25°C, OSC = Free running, Test Circuit Figure 3 (unless otherwise specified)

Symbol	Parameter	Test Conditions		Limits		Units
Jymbor	rarameter	rest conditions	Min	Тур	Max	Oints
/ +	Supply Current (Note 3)	$\begin{aligned} R_L &= \infty, 25^\circ C \\ & 0^\circ C < T_A < +70^\circ C \\ & -25^\circ C < T_A < +85^\circ C \\ & -55^\circ C < T_A < +125^\circ C \end{aligned}$		80	160 180 180 200	μΑ
V_H^+	Supply Voltage Range—Hi (Note 4)	$R_L = 10K$, LV Open $T_{min} < T_A < T_{max}$	3.0		12	V
V _L ⁺	Supply Voltage Range—Lo	$R_L = 10K$, LV to GROUND $T_{min} < T_A < T_{max}$	1.5		3.5	V
R _{OUT}	Output Source	$I_{OUT} = 20 \text{ mA}, T_A = 25^{\circ}\text{C}$		60	100	
	Resistance	$I_{OUT} = 20 \text{ mA}, 0^{\circ}\text{C} < T_{A} < +70^{\circ}\text{C}$			120	
		$I_{OUT} = 20 \text{ mA}, -25^{\circ}\text{C} < T_{A} < +85^{\circ}\text{C}$			120	
		$I_{OUT} = 20 \text{ mA}, -55^{\circ}\text{C} < T_{A} < +125^{\circ}\text{C}$			150	
		$I_{OUT} = 3 \text{ mA, V}^+ = 2V, LV = GND, $ $0^{\circ}C < T_A < +70^{\circ}C$			250	Ω
		$I_{OUT} = 3 \text{ mA}, V^{+} = 2V, LV = GND, \\ -25^{\circ}C < T_{A} < +85^{\circ}C$			300	
		$I_{OUT} = 3 \text{ mA, V}^+ = 2V, LV = GND, \\ -55^{\circ}C < T_A < +125^{\circ}C$			400	
fosc	Oscillator Frequency	C _{OSC} = 0, Pin 1 Open or GND Pin 1 = V+	5	10 <i>35</i>		kHz
PEff	Power Efficiency	$R_L = 5 k\Omega$ $T_{min} < T_A < T_{max}$	96 95	98 <i>97</i>		%
V _{OUT} Eff	Voltage Conversion Efficiency	R _L = ∞	99	99.9		%
Z _{OSC}	Oscillator Impedance	V+ = 2V		1		МΩ
		V+ = 5V		100		kΩ

NOTE 1: Connecting any terminal to voltages greater than V ⁺ or less than GROUND may cause destructive latchup. It is recommended that no inputs from sources operating from external supplies be applied prior to "power up" of ICL7660s.

^{2:} Derate linearly above 50°C by 5.5 mW/°C.


^{3:} In the test circuit, there is no external capacitor applied to pin 7. However, when the device is plugged into a test socket, there is usually a very small but finite stray capacitance present, of the order of 5 pF.

^{4:} The Harris ICL7660S can operate without an external diode over the full temperature and voltage range. This device will function in existing designs which incorporate an external diode with no degradation in overall circuit performance.


^{5:} All significant improvements over the industry-standard ICL7660 are highlighted in **bold italics**.

TYPICAL PERFORMANCE CHARACTERISTICS (Circuit of Figure 3)


OPERATING VOLTAGE AS A FUNCTION OF TEMPERATURE




OUTPUT SOURCE RESISTANCE AS A FUNCTION OF SUPPLY VOLTAGE




OUTPUT SOURCE RESISTANCE AS A FUNCTION OF TEMPERATURE




POWER CONVERSION EFFICIENCY AS A FUNCTION OF OSC.




FREQUENCY OF OSCILLATION AS A FUNCTION OF EXTERNAL OSC. CAPACITANCE



UNLOADED OSCILLATOR FREQUENCY AS A FUNCTION OF TEMPERATURE



TYPICAL PERFORMANCE CHARACTERISTICS (Circuit of Figure 3) (Continued)



NOTE 6: These curves include in the supply current that current fed directly into the load R₁ from V+ (see Figure 3). Thus approximately half the supply current goes directly to the positive side of the load, and the other half, throught the ICL7650S, to the negative side of the load. Ideally, $V_{OLT} \simeq 2 V_{IN}$, $I_S \simeq 2 I_L$, so VIN x IS = VOUT x IL.

0088-14

0 [C1

100

1K

10K OSCILLATOR FREQUENCY (Hz)

100K

0088-15

2.0


n

10

n

0 1.5 3 4.5

LOAD CURRENT (mA)




DETAILED DESCRIPTION

The ICL7660S contains all the necessary circuitry to complete a negative voltage converter, with the exception of 2 external capacitors which may be inexpensive $10\mu F$ polarized electrolytic types. The mode of operation of the device may be best understood by considering Figure 4, which shows an idealized negative voltage converter. Capacitor C_1 is charged to a voltage, V^+ , for the half cycle when switches S_1 and S_3 are closed. (Note: Switches S_2 and S_4 are open during this half cycle.) During the second half cycle of operation, switches S_2 and S_4 are closed, with S_1 and S_3 open, thereby shifting capacitor C_1 negatively by V^+ volts. Charge is then transferred from C_1 to C_2 such that the voltage on C_2 is exactly V^+ , assuming ideal switches and no load on C_2 . The ICL7660S approaches this ideal situation more closely than existing non-mechanical circuits.

In the ICL7660S, the 4 switches of Figure 4 are MOS power switches; S_1 is a P-channel device and S_2 , S_3 & S_4 are N-channel devices. The main difficulty with this approach is that in integrating the switches, the substrates of S_3 & S_4 -must always remain reverse biased with respect to their sources, but not so much as to degrade their "ON" resistances. In addition, at circuit startup, and under output short circuit conditions ($V_{OUT} = V^+$), the output voltage must be sensed and the substrate bias adjusted accordingly. Failure to accomplish this would result in high power losses and probable device latchup.

This problem is eliminated in the ICL7660S by a logic network which senses the output voltage (V $_{OUT}$) together with the level translators, and switches the substrates of S $_3$ & S $_4$ to the correct level to maintain necessary reverse bias.

The voltage regulator portion of the ICL7660S is an integral part of the anti-latchup circuitry, however its inherent voltage drop can degrade operation at low voltages. Therefore, to improve low voltage operation the "LV" pin should be connected to GROUND, disabling the regulator. For supply voltages greater than 3.5 volts the LV terminal must be left open to insure latchup proof operation, and prevent device damage.



THEORETICAL POWER EFFICIENCY CONSIDERATIONS

In theory a voltage converter can approach 100% efficiency if certain conditions are met:

- A The drive circuitry consumes minimal power.
- B The output switches have extremely low ON resistance and virtually no offset.
- C The impedances of the pump and reservoir capacitors are negligible at the pump frequency.


The ICL7660S approaches these conditions for negative voltage conversion if large values of C₁ and C₂ are used. ENERGY IS LOST ONLY IN THE TRANSFER OF CHARGE BETWEEN CAPACITORS IF A CHANGE IN VOLTAGE OCCURS. The energy lost is defined by:


$$E = \frac{1}{2} C_1 (V_1^2 - V_2^2)$$


where V₁ and V₂ are the voltages on C₁ during the pump and transfer cycles. If the impedances of C₁ and C₂ are relatively high at the pump frequency (refer to Figure 4) compared to the value of R_L, there will be a substantial difference in the voltages V₁ and V₂. Therefore it is not only desirable to make C₂ as large as possible to eliminate output voltage ripple, but also to employ a correspondingly large value for C₁ in order to achieve maximum efficiency of operation.


DO'S AND DON'TS

- 1. Do not exceed maximum supply voltages.
- Do not connect LV terminal to GROUND for supply voltages greater than 3.5 volts.
- Do not short circuit the output to V+ supply for supply voltages above 5.5 volts for extended periods, however, transient conditions including startup are okay.
- When using polarized capacitors, the + terminal of C₁ must be connected to pin 2 of the ICL7660 and the + terminal of C₂ must be connected to GROUND.
- If the voltage supply driving the 7660S has a large source impedance (25 – 30 ohms), then a 2.2μF capacitor from pin 8 to ground may be required to limit rate of rise of input voltage to less than 2V/μs.
- User should insure that the output (pin 5) does not go more positive than GND (pin 3). Device latch up will occur under these conditions.
 - A 1N914 or similar diode placed in parallel with C₂ will prevent the device from latching up under these conditions. (Anode pin 5, Cathode pin 6).









TYPICAL APPLICATIONS Simple Negative Voltage Converter

The majority of applications will undoubtedly utilize the ICL7660S for generation of negative supply voltages. Figure 5 shows typical connections to provide a negative supply where a positive supply of +1.5V to +12V is available. Keep in mind that pin 6 (LV) is tied to the supply negative (GND) for supply voltages below 3.5 volts.

The output characteristics of the circuit in Figure 5a can be approximated by an ideal voltage source in series with a resistance as shown in Figure 5b. The voltage source has a value of -(V+). The output impedance $(R_{\rm O})$ is a function of the ON resistance of the internal MOS switches (shown in Figure 4), the switching frequency, the value of C1 and C2, and the ESR (equivalent series resistance) of C1 and C2. A good first order approximation for $R_{\rm O}$ is:

$$\begin{split} R_0 &\cong 2(R_{SW1} + R_{SW3} + ESR_{C1}) \, + \, 2(R_{SW2} + R_{SW4} + \\ &ESR_{C1}) \, + \, \frac{1}{f_{PUMP} \times C1} \, + \, ESR_{C2} \end{split}$$

$$(f_{PUMP} = \frac{f_{OSC}}{2}, \, R_{SWX} = \, MOSFET \, \text{switch resistance})$$

Combining the four R_{SWX} terms as R_{SW} , we see that:

$$\mathsf{R}_{o} \cong 2 \times \mathsf{R}_{SW} + \frac{1}{\mathsf{f}_{\mathsf{PUMP}} \times \mathsf{C1}} + 4 \times \mathsf{ESR}_{\mathsf{C1}} + \mathsf{ESR}_{\mathsf{C2}} \, \Omega$$

R_{SW}, the total switch resistance, is a function of supply voltage and temperature (See the Output Source Resistance graphs), typically 23 Ω @ 25°C and 5V. Careful selection of C1 and C2 will reduce the remaining terms, minimizing the output impedance. High value capacitors will reduce the 1/(fp_{UMP}×C1) component, and low ESR capacitors will lower the ESR term. Increasing the oscillator frequency will reduce the 1/(fp_{UMP}×C1) term, but may have the side effect of a net increase in output impedance when C1 > 10 μ F and there is no longer enough time to fully charge the capacitors every cycle. In a typical application where fosc = 10 kHz and C=C1=C2=10 μ F:

$$\begin{aligned} \mathsf{R}_{o} &\cong 2 \times 23 + \frac{1}{(5 \times 10^{3} \times 10 \times 10^{-6})} + 4 \times \mathsf{ESR}_{C1} + \; \mathsf{ESR}_{C2} \\ \mathsf{R}_{o} &\cong 46 + 20 + 5 \times \mathsf{ESR}_{C} \; \Omega \end{aligned}$$

Since the ESRs of the capacitors are reflected in the output impedance multiplied by a factor of 5, a high value could potentially swamp out a low 1/(f_{PUMP}×C1) term, rendering an increase in switching frequency or filter capacitance ineffective. Typical electrolytic capacitors may have ESRs as high as 10Ω.

Output Ripple

ESR also affects the ripple voltage seen at the output. The total ripple is determined by 2 voltages, A and B, as shown in Figure 6. Segment A is the voltage drop across the ESR of C2 at the instant it goes from being charged by C1 (current flowing into C2) to being discharged through the load (current flowing out of C2). The magnitude of this current change is $2\times I_{OUT}$, hence the total drop is $2\times I_{OUT}\times ESR_{C2}$ volts. Segment B is the voltage change across C2 during time t_2 , the half of the cycle when C2 supplies current to the load. The drop at B is $I_{OUT}\times t_2/C2$ volts. The peak-to-peak ripple voltage is the sum of these voltage drops:

age drops:

$$V_{ripple} \cong \left(\frac{1}{2 \times f_{PUMP} \times C2} + 2 \times ESR_{C2}\right) \times I_{OUT}$$

Again, a low ESR capacitor will result in a higher performance output.

Paralleling Devices

Any number of ICL7660S voltage converters may be paralleled to reduce output resistance. The reservoir capacitor, C_2 , serves all devices while each device requires its own pump capacitor, C_1 . The resultant output resistance would be approximately:

$$R_{OUT} = \frac{R_{OUT} \text{ (of ICL7660S)}}{\text{n (number of devices)}}$$

Cascading Devices

The ICL7660S may be cascaded as shown to produce larger negative multiplication of the initial supply voltage. However, due to the finite efficiency of each device, the practical limit is 10 devices for light loads. The output voltage is defined by:

$$V_{OUT} = -n (V_{IN}),$$


where n is an integer representing the number of devices cascaded. The resulting output resistance would be approximately the weighted sum of the individual ICL7660S R_{OUT} values.

Changing the ICL7660S Oscillator Frequency


It may be desirable in some applications, due to noise or other considerations, to alter the oscillator frequency. This can be achieved simply by one of several methods described below.


By connecting the Boost Pin (Pin 1) to V $^+$, the oscillator charge and discharge current is increased and, hence, the oscillator frequency is increased by approximately 31/2 times. The result is a decrease in the output impedance and ripple. This is of major importance for surface-mount applications where capacitor size and cost are critical. Smaller capacitors, e.g. $0.1~\mu\text{F}$, can be used in conjunction with the Boost Pin in order to achieve similar output currents compared to the device free running with $\text{C}_1 = \text{C}_2 = 10~\mu\text{F}$ or $100~\mu\text{F}$. (Refer to graph of Output Source Resistance as a Function of Oscillator Frequency).

Increasing the oscillator frequency can also be achieved by overdriving the oscillator from an external clock, as shown in Figure 9. In order to prevent device latchup, a 100 $k\Omega$ resistor must be used in series with the clock output. In a situation where the designer has generated the external clock frequency using TTL logic, the addition of a 10 $k\Omega$ pullup resistor to V+ supply is required. Note that the pump frequency with external clocking, as with internal clocking, will be $1/\!\!/_2$ of the clock frequency. Output transitions occur on the positive-going edge of the clock.



It is also possible to increase the conversion efficiency of the ICL7660S at low load levels by lowering the oscillator frequency. This reduces the switching losses, and is shown in Figure 10. However, lowering the oscillator frequency will cause an undesirable increase in the impedance of the pump (C₁) and reservoir (C₂) capacitors; this is overcome by increasing the values of C₁ and C₂ by the same factor that the frequency has been reduced. For example, the addition of a 100pF capacitor between pin 7 (Osc) and V+ will lower the oscillator frequency to 1kHz from its nominal frequency of 10kHz (a multiple of 10), and thereby necessitate a corresponding increase in the value of C₁ and C₂ (from $10\mu F$) to $100\mu F$).






Positive Voltage Doubling

The ICL7660S may be employed to achieve positive voltage doubling using the circuit shown in Figure 11. In this application, the pump inverter switches of the ICL7660S are used to charge C_1 to a voltage level of $V^+ - V_F$ (where V^+ is the supply voltage and V_F is the forward voltage drop of diode D_1). On the transfer cycle, the voltage on C_1 plus the supply voltage (V^+) is applied through diode D_2 to capacitor C_2 . The voltage thus created on C_2 becomes $(2V^+) - (2V_F)$ or twice the supply voltage minus the combined forward voltage drops of diodes D_1 and D_2 .

The source impedance of the output (V_{OUT}) will depend on the output current, but for $V^+=5$ volts and an output current of 10mA it will be approximately 60 ohms.


Combined Negative Voltage Conversion and Positive Supply Doubling

Figure 12 combines the functions shown in Figures 5 and 11 to provide negative voltage conversion and positive voltage doubling simultaneously. This approach would be, for example, suitable for generating +9 volts and -5 volts from an existing +5 volt supply. In this instance capacitors C_1 and C_3 perform the pump and reservoir functions respectively for the generation of the negative voltage, while capacitors C_2 and C_4 are pump and reservoir respectively for the doubled positive voltage. There is a penalty in this configuration which combines both functions, however, in that the source impedances of the generated supplies will be somewhat higher due to the finite impedance of the common charge pump driver at pin 2 of the device.



Voltage Splitting

The bidirectional characteristics can also be used to split a higher supply in half, as shown in Figure 13. The combined load will be evenly shared between the two sides, and a high value resistor to the LV pin ensures start-up. Because the switches share the load in parallel, the output impedance is much lower than in the standard circuits, and higher currents can be drawn from the device. By using this circuit, and then the circuit of Figure 8, \pm 15V can be converted (via \pm 7.5, and \pm 7.5) to a nominal \pm 15V, although with rather high series output resistance (\pm 250Ω).





Regulated Negative Voltage Supply

In some cases, the output impedance of the ICL7660S can be a problem, particularly if the load current varies substantially. The circuit of Figure 14 can be used to overcome this by controlling the input voltage, via an ICL7611 low-power CMOS op amp, in such a way as to maintain a nearly constant output voltage. Direct feedback is inadvisable, since the ICL7660S's output does not respond instantaneously to change in input, but only after the switching delay. The circuit shown supplies enough delay to accommodate the 7660S, while maintaining adequate feedback. An increase in pump and storage capacitors is desirable, and the values shown provides an output impedance of less than 50 to a load of 10mA.

OTHER APPLICATIONS

Further information on the operation and use of the ICL7660S may be found in A051 "Principals and Applications of the ICL7660 CMOS Voltage Converter".







GENERAL DESCRIPTION

The Harris ICL7662 is a monolithic high-voltage CMOS power supply circuit which offers unique performance advantages over previously available devices. The ICL7662 performs supply voltage conversion from positive to negative for an input range of +4.5V to +20.0V, resulting in complementary output voltages of -4.5V to -20V. Only 2 non-critical external capacitors are needed for the charge pump and charge reservoir functions. The ICL7662 can also function as a voltage doubler, and will generate output voltages up to +38.6V with a +20V input.

Contained on chip are a series DC power supply regulator, RC oscillator, voltage level translator, four output power MOS switches. A unique logic element senses the most negative voltage in the device and ensures that the output N-channel switch source-substrate junctions are not forward biased. This assures latchup free operation.

The oscillator, when unloaded, oscillates at a nominal frequency of 10kHz for an input supply voltage of 15.0 volts. This frequency can be lowered by the addition of an external capacitor to the "OSC" terminal, or the oscillator may be overdriven by an external clock.

The "LV" terminal may be tied to GROUND to bypass the internal series regulator and improve low voltage (LV) operation. At medium to high voltages (+10 to +20V), the LV pin is left floating to prevent device latchup.

ICL7662 CMOS Voltage Converter

FEATURES

- No External Diode Needed Over Entire Temperature Range
- Pin Compatible With ICL7660
- Simple Conversion of + 15V Supply to −15V Supply
- Simple Voltage Multiplication (V_{OUT}=(−) nV_{IN})
- 99.9% Typical Open Circuit Voltage Conversion Efficiency
- 96% Typical Power Efficiency
- Wide Operating Voltage Range 4.5V to 20.0V
- Easy to Use Requires Only 2 External Non-Critical Passive Components


APPLICATIONS

- On Board Negative Supply for Dynamic RAMs
- Localized μ-Processor (8080 Type) Negative Supplies
- Inexpensive Negative Supplies
- Data Acquisition Systems
- Up to −20V for Op Amps

ORDERING INFORMATION

Part Number	Temperature Range	Package
ICL7662CTV	0°C to +70°C	TO-99
ICL7662CPA	0°C to +70°C	8 Pin Mini DIP
ICL7662CBD	0°C to +70°C	14 Pin SOIC
ICL7662MTV*	-55°C to +125°C	TO-99

^{*}Add /883B to Part Number for 883B Processing.



ABSOLUTE MAXIMUM RATINGS

Supply Voltage	Power Dissipation (Note 2)
Oscillator Input Voltage (Note 1)	ICL7662CTY
-0.3V to (V + +0.3V) for V + < 10V	ICL7662CPA300mW
$(V^+ - 10V)$ to $(V^+ + 0.3V)$ for $V^+ > 10V$	ICL7662MTY 500mW
Current into LV (Note 1) 20μA for V+>10V	Lead Temperature (Soldering, 10sec) 300°C
Output Short Duration Continuous	


NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


ELECTRICAL CHARACTERISTICS $V^+ = 15V$, $T_A = 25^{\circ}C$, $C_{OSC} = 0$, unless otherwise stated. Test Circuit Figure 3.


Symbol	Parameter Test Conditions		nditions	Limits			Units
Cymbol	1 drameter				Тур	Max	Oilles
V+L V+H	Supply Voltage Range-Lo Supply Voltage Range-Hi	$R_L = 10k\Omega$, LV = GND $R_L = 10k\Omega$, LV = Open	Min <t<sub>A<max Min<t<sub>A<max< td=""><td>4.5 9</td><td></td><td>11 20</td><td>V V</td></max<></t<sub></max </t<sub>	4.5 9		11 20	V V
1+	Supply Current	R _L =∞, LV=Open	T _A =25°C 0°C <t<sub>A<+70°C -55°C<t<sub>A<+125°C</t<sub></t<sub>		.25 .30 .40	.60 .85 1.0	mA
R _o	Output Source Resistance	I _o =20mA, LV=Open	$T_A = 25^{\circ}C$ $0^{\circ}C < T_A < +70^{\circ}C$ $-55^{\circ}C < T_A < +125^{\circ}C$		60 70 90	100 120 150	Ω
I+	Supply Current	$V^+ = 5V$, $R_L = \infty$, $LV = GND$	T _A =25°C 0°C <t<sub>A<+70°C -55°C<t<sub>A<+125°C</t<sub></t<sub>		20 25 30	150 200 250	μΑ
R _o	Output Source Resistance	$V^+ = 5V$, $I_0 = 3mA$, $LV = GND$	T _A =25°C 0°C <t<sub>A<+70°C -55°C<t<sub>A<+125°C</t<sub></t<sub>		125 150 200	200 250 350	Ω
Fosc	Oscillator Frequency				10		kHz
P _{eff}	Power Efficiency	$R_L = 2K\Omega$	T _A =25°C Min <t<sub>A<max< td=""><td>93 90</td><td>96 95</td><td></td><td>%</td></max<></t<sub>	93 90	96 95		%
V_{oEf}	Voltage Conversion Effic.	R _L =∞	Min <t<sub>A<max< td=""><td>97</td><td>99.9</td><td></td><td>%</td></max<></t<sub>	97	99.9		%
l _{osc}	Oscillator Sink or Source Current	$V^{+} = 5V (V_{OSC} = 0V \text{ to } -1)$ $V^{+} = 15V (V_{OSC} = +5V)$	-		0.5 4.0		μΑ

NOTES: 1. Connecting any terminal to voltages greater than V⁺ or less than ground may cause destructive latchup. It is recommended that no inputs from sources operating from external supplies be applied prior to "power up" of the ICL7662.

- 2. Derate linearly above 50°C by 5.5mW/°C.
- 3. Pin 1 is a Test pin and is not connected in normal use. When the TEST pin is connected to V⁺, an internal transmission gate disconnects any external parasitic capacitance from the oscillator which would otherwise reduce the oscillator frequency from its nominal value.








0320-4

130

(See Test Circuit of Figure 3)




OUTPUT SOURCE RESISTANCE AS

A FUNCTION OF SUPPLY VOLTAGE

V+ VOLTS


0320-5


OUTPUT SOURCE RESISTANCE AS A FUNCTION OF TEMPERATURE



0320-6


POWER CONVERSION EFFICIENCY AND OUTPUT SOURCE RESISTANCE AS A FUNCTION OF OSCILLATOR






0320-8


FREQUENCY OF OSCILLATION AS A FUNCTION OF EXTERNAL




(See Test Circuit of Figure 3) (Continued)




0320-10




0320-11




0320-12



0320-13




0320-14



0320-15

(See Test Circuit of Figure 3) (Continued)

SUPPLY CURRENT AS A FUNCTION OF OSCILLATOR FREQUENCY



0320-16

NOTE 4.

Note that these curves include in the supply current that current fed directly into the load R_L from V⁺ (see Figure 3). Thus, approximately half the supply current goes directly to the positive side of the load, and the other half, through the ICL7662, to the negative side of the load. Ideally, V_{LOAD} \cong 2V_{IN}, I_S \cong 2 I_L, so V_{IN} • I_S \cong V_{LOAD} • I_L


CIRCUIT DESCRIPTION

The ICL7662 contains all the necessary circuitry to complete a negative voltage converter, with the exception of 2 external capacitors which may be inexpensive $10\mu F$ polarized electrolytic capacitors. The mode of operation of the device may be best understood by considering Figure 4, which shows an idealized negative voltage converter. Capacitor C_1 is charged to a voltage, V^+ , for the half cycle when switches S_1 and S_3 are closed. (Note: Switches S_2 and S_4 are open during this half cycle.) During the second half cycle of operation, switches S_2 and S_4 are closed, with S_1 and S_3 open, thereby shifting capacitor C_1 negatively by V^+ volts. Charge is then transferred from C_1 to C_2 such that the voltage on C_2 is exactly V^+ , assuming ideal switches and no load on C_2 . The ICL7662 approaches this ideal situation more closely than existing non-mechanical circuits

In the ICL7662, the 4 switches of Figure 4 are MOS power switches; S_1 is a P-channel device and S_2 , S_3 & S_4 are N-channel devices. The main difficulty with this approach is that in integrating the switches, the substrates of S_3 & S_4 must always remain reverse biased with respect to their sources, but not so much as to degrade their "ON" resistances. In addition, at circuit startup, and under output short circuit conditions ($V_{OUT} = V^+$), the output voltage must be sensed and the substrate bias adjusted accordingly. Failure to accomplish this would result in high power losses and probable device latchup.


This problem is eliminated in the ICL7662 by a logic network which senses the output voltage (V $_{OUT}$) together with the level translators, and switches the substrates of S $_3$ & S $_4$ to the correct level to maintain necessary reverse bias.

The voltage regulator portion of the ICL7662 is an integral part of the anti-latchup circuitry, however its inherent voltage drop can degrade operation at low voltages. Therefore, to improve low voltage operation the "LV" pin should be connected to GROUND, disabling the regulator. For supply voltages greater than 11 volts the LV terminal must be left open to insure latchup proof operation, and prevent device damage.



NOTE: For large value of C_{OSC} (>1000pf) the values of C_1 and C_2 should be increased to $100\mu F.$

Figure 3: ICL7662 Test Circuit



THEORETICAL POWER EFFICIENCY CONSIDERATIONS

In theory a voltage multiplier can approach 100% efficiency if certain conditions are met:

- A The drive circuitry consumes minimal power
- B The output switches have extremely low ON resistance and virtually no offset.
- C The impedances of the pump and reservoir capacitors are negligible at the pump frequency.

The ICL7662 approaches these conditions for negative voltage multiplication if large values of C_1 and C_2 are used. ENERGY IS LOST ONLY IN THE TRANSFER OF CHARGE BETWEEN CAPACITORS IF A CHANGE IN VOLTAGE OCCURS. The energy lost is defined by:

$$E = \frac{1}{2} C_1 (V_1^2 - V_2^2)$$

where V₁ and V₂ are the voltages on C₁ during the pump and transfer cycles. If the impedances of C₁ and C₂ are relatively high at the pump frequency (refer to Figure 4) compared to the value of R_L, there will be a substantial difference in the voltages V₁ and V₂. Therefore it is not only desirable to make C₂ as large as possible to eliminate output voltage ripple, but also to employ a correspondingly large value for C₁ in order to achieve maximum efficiency of operation.

DO'S AND DON'TS

- 1. Do not exceed maximum supply voltages.
- Do not connect LV terminal to GROUND for supply voltages greater than 11 volts.
- When using polarized capacitors, the + terminal of C₁ must be connected to pin 2 of the ICL7662 and the + terminal of C₂ must be connected to GROUND.
- If the voltage supply driving the 7662 has a large source impedance (25 – 30 ohms), then a 2.2μF capacitor from pin 8 to ground may be required to limit rate of rise of input voltage to less than 2V/μs.
- User should insure that the output (pin 5) does not go more positive than GND (pin 3). Device latch up will occur under these conditions.

A 1N914 or similar diode placed in parallel with C₂ will prevent the device from latching up under these conditions. (Anode pin 5, Cathode pin 6).

TYPICAL APPLICATIONS Simple Negative Voltage Converter

The majority of applications will undoubtedly utilize the ICL7662 for generation of negative supply voltages. Figure 5 shows typical connections to provide a negative supply where a positive supply of +4.5V to 20.0V is available. Keep in mind that pin 6 (LV) is tied to the supply negative (GND) for supply voltages below 11 volts.

The output characteristics of the circuit in Figure 5a can be approximated by an ideal voltage source in series with a resistance as shown in Figure 5b. The voltage source has a value of -(V+). The output impedance (R_0) is a function of the ON resistance of the internal MOS switches (shown in Figure 4), the switching frequency, the value of C1 and C2, and the ESR (equivalent series resistance) of C1 and C2. A good first order approximation for R_0 is:

$$\begin{split} R_0 &\cong 2(R_{SW1} + R_{SW3} + ESR_{C1}) \\ &+ 2(R_{SW2} + R_{SW4} + ESR_{C1}) + \frac{1}{f_{PUMP} \times C1} + ESR_{C2} \end{split}$$


($f_{PUMP} = \frac{f_{OSC}}{2}$, $R_{SWX} = MOSFET$ switch resistance)

Combining the four R_{SWX} terms as R_{SW}, we see that:

$$\mathsf{R}_{\mathsf{o}} \cong 2 \times \mathsf{R}_{\mathsf{SW}} + \frac{1}{\mathsf{f}_{\mathsf{PUMP}} \times \mathsf{C1}} + 4 \times \mathsf{ESR}_{\mathsf{C1}} + \mathsf{ESR}_{\mathsf{C2}} \, \Omega$$

R_{SW}, the total switch resistance, is a function of supply voltage and temperature (See the Output Source Resistance graphs), typically 24 Ω @ 25°C and 15V, and 53Ω @ 25°C and 5V. Careful selection of C1 and C2 will reduce the remaining terms, minimizing the output impedance. High value capacitors will reduce the 1/(f_PUMP \times C1) component, and low ESR capacitors will lower the ESR term. Increasing the oscillator frequency will reduce the 1/(f_PUMP \times C1) term, but may have the side effect of a net increase in output impedance when C1 > 10 μF and there is no longer enough time to fully charge the capacitors every cycle. In a typical application where $f_{\rm OSC}=$ 10 kHz and C = C1 = C2 = 10 μF :

$$\begin{aligned} \mathsf{R}_0 \! &\cong\! 2 \! \times \! 23 \! + \! \frac{1}{(5 \! \times \! 10^3 \! \times \! 10 \! \times \! 10^{-6})} \! \! + \! 4 \! \times \! \mathsf{ESR}_{C1} + \mathsf{ESR}_{C2} \\ \mathsf{R}_0 \! &\cong\! 46 + 20 + 5 \! \times \! \mathsf{ESR}_{C} \, \Omega \end{aligned}$$



Since the ESRs of the capacitors are reflected in the output impedance multiplied by a factor of 5, a high value could potentially swamp out a low $1/(f_{PUMP} \times C1)$ term, rendering an increase in switching frequency or filter capacitance ineffective. Typical electrolytic capacitors may have ESRs as high as 10Ω .

Output Ripple

ESR also affects the ripple voltage seen at the output. The total ripple is determined by 2 voltages, A and B, as shown in Figure 6. Segment A is the voltage drop across the ESR of C2 at the instant it goes from being charged by C1 (current flowing into C2) to being discharged through the load (current flowing out of C2). The magnitude of this current change is $2 \times l_{OUT}$, hence the total drop is $2 \times l_{OUT} \times \text{ESR}_{C2}$ volts. Segment B is the voltage change across C2 during time t_2 , the half of the cycle when C2 supplies current to the load. The drop at B is $l_{OUT} \times t_2/\text{C2}$ volts. The peak-to-peak ripple voltage is the sum of these voltage drops:

$$V_{\text{ripple}} \cong \left(\frac{1}{2 \times f_{\text{PUMP}} \times C2} + 2 \times \text{ESR}_{\text{C2}}\right) \times I_{\text{OUT}}$$

Again, a low ESR capacitor will result in a higher performance output.

Paralleling Devices

Any number of ICL7662 voltage converters may be paralleled to reduce output resistance. The reservoir capacitor, C₂, serves all devices while each device requires its own pump capacitor, C₁. The resultant output resistance would be approximately


$$R_{OUT} = \frac{R_{OUT} \text{ (of ICL7662)}}{\text{n (number of devices)}}$$


Cascading Devices


The ICL7662 may be cascaded as shown to produce larger negative multiplication of the initial supply voltage. However, due to the finite efficiency of each device, the practical limit is 10 devices for light loads. The output voltage is defined by:


$$V_{OUT} = -n (V_{IN}),$$

where n is an integer representing the number of devices cascaded. The resulting output resistance would be approximately the weighted sum of the individual ICL7662 R_{OUT} values.










Changing the ICL7662 Oscillator Frequency

It may be desirable in some applications, due to noise or other considerations, to increase the oscillator frequency. This is achieved by overdriving the oscillator from an external clock, as shown in Figure 9. In order to prevent possible device latchup, a $100 k\Omega$ resistor must be used in series with the clock output. In the situation where the designer has generated the external clock frequency using TTL logic, the addition of a $10 k\Omega$ pullup resistor to V $^+$ supply is required. Note that the pump frequency with external clocking, as with internal clocking, will be $1\!/_{\!2}$ of the clock frequency. Output transitions occur on the positive-going edge of the clock.


It is also possible to increase the conversion efficiency of the ICL7662 at low load levels by lowering the oscillator frequency. This reduces the switching losses, and is achieved by connecting an additional capacitor, $C_{\rm OSC}$, as shown in Figure 10. However, lowering the oscillator frequency will cause an undesirable increase in the impedance of the pump (C_1) and reservoir (C_2) capacitors; this is overcome by increasing the values of C_1 and C_2 by the same factor that the frequency has been reduced. For example, the addition of a 100pF capacitor between pin 7 (Osc) and V+ will lower the oscillator frequency to 1kHz from its nominal frequency of 10kHz (a multiple of 10), and thereby necessitate a corresponding increase in the value of C_1 and C_2 (from 10µF to 100µF).



Positive Voltage Doubling


The ICL7662 may be employed to achieve positive voltage doubling using the circuit shown in Figure 11. In this application, the pump inverter switches of the ICL7662 are used to charge C_1 to a voltage level of $V^+ - V_F$ (where V^+ is the supply voltage and V_F is the forward voltage drop of diode D_1). On the transfer cycle, the voltage on C_1 plus the supply voltage (V^+) is applied through diode D_2 to capacitor C_2 . The voltage thus created on C_2 becomes $(2V^+) - (2V_F)$ or twice the supply voltage minus the combined forward voltage drops of diodes D_1 and D_2 .

The source impedance of the output (V_{OUT}) will depend on the output current, but for $V^+=15$ volts and an output current of 10mA it will be approximately 70 ohms.




Combined Negative Voltage Conversion and Positive Supply Doubling

Figure 12 combines the functions shown in Figures 5 and 11 to provide negative voltage conversion and positive voltage doubling simultaneously. This approach would be, for example, suitable for generating +9 volts and -5 volts from an existing +5 volt supply. In this instance capacitors C₁ and C₃ perform the pump and reservoir functions respectively for the generation of the negative voltage, while capacitors C₂ and C₄ are pump and reservoir respectively for the doubled positive voltage. There is a penalty in this configuration which combines both functions, however, in that the source impedances of the generated supplies will be somewhat higher due to the finite impedance of the common charge pump driver at pin 2 of the device.




Voltage Splitting

The bidirectional characteristics can also be used to split a higher supply in half, as shown in Figure 13. The combined load will be evenly shared between the two sides and, a high value resistor to the LV pin ensures start-up. Because the switches share the load in parallel, the output impedance is much lower than in the standard circuits, and higher currents can be drawn from the device. By using this circuit, and then the circuit of Figure 8, \pm 30V can be converted (via \pm 15V, and \pm 15V) to a nominal \pm 30V, although with rather high series output resistance (\pm 250 Ω).



Regulated Negative Voltage Supply

In some cases, the output impedance of the ICL7662 can be a problem, particularly if the load current varies substantially. The circuit of Figure 14 can be used to overcome this by controlling the input voltage, via an ICL7611 low-power CMOS op amp, in such a way as to maintain a nearly constant output voltage. Direct feedback is inadvisable, since the ICL7662's output does not respond instantaneously to a change in input, but only after the switching delay. The circuit shown supplies enough delay to accommodate the 7662, while maintaining adequate feedback. An increase in pump and storage capacitors is desirable, and the values shown provides an output impedance of less than 5Ω to a load of 10mA.



OTHER APPLICATIONS

Further information on the operation and use of the ICL7662 may be found in A051 "Principals and Applications of the ICL7660 CMOS Voltage Converter".



ICL7663S

CMOS Programmable Micropower Positive Voltage Regulator


GENERAL DESCRIPTION

The Harris ICL7663S Super Programmable Micropower Voltage Regulator is a low power, high efficiency positive voltage regulator which accepts 1.6V to 16V inputs and provides adjustable outputs from 1.3V to 16V at currents up to 40 mA.

It is a direct replacement for the industry standard ICL7663B offering wider operating voltage and temperature ranges, Improved output accuracy (ICL7663SA), better temperature coefficient, guaranteed maximum supply current, and guaranteed line and load regulation. All improvements are highlighted in bold Italics in the electrical characteristics section. Critical parameters are guaranteed over the entire commercial and industrial temperature ranges. The ICL7663S/SA programmable output voltage is set by two external resistors. The 1% reference accuracy of the ICL7663SA eliminates the need for trimming the output voltage in most applications.

The ICL7663S is well suited for battery powered supplies, featuring 4 μ A quiescent current, low V_{IN} to V_{OUT} differential, output current sensing and logic input level shutdown control. In addition, the ICL7663S has a negative temperature coefficient output suitable for generating a temperature compensated display drive voltage for LCD displays.

The ICL7663S is available in either an 8-pin plastic, CER-DIP, or SOIC package.



FEATURES

- Guaranteed 10 μA Maximum Quiescent Current over All Temperature Ranges
- Wider Operating Voltage Range-1.6V to 16V
- Guaranteed Line and Load Regulation over Entire Operating Temperature Range Optional
- 1% Output Voltage Accuracy (ICL7663SA)
- Output Voltage Programmable from 1.3V to 16V
- Improved Temperature Coefficient of Output Voltage
- 40 mA Minimum Output Current with Current Limiting
- Output Voltages with Programmable Negative Temperature Coefficients
- Output Shutdown via Current-Limit Sensing or External Logic Level
- Low Input-to-Output Voltage Differential
- Improved Direct Replacement for Industry Standard ICL7663B and Other Second-Source Products

APPLICATIONS

- Low-Power Portable Instrumentation
- Pagers
- Handheld Instruments
- LCD Display Modules
- Remote Data Loggers
- Battery-Powered Systems

ORDERING INFORMATION

Part Number	Temperature Range	Package
ICL7663SCBA ICL7663SCPA ICL7663SCJA ICL7663SACPA ICL7663SACJA	0°C to +70°C	8 Lead SOIC 8 Lead Minidip 8 Lead CERDIP 8 Lead Minidip 8 Lead CERDIP
ICL7663SIBA ICL7663SIPA ICL7663SIJA ICL7663SAIPA ICL7663SAIJA	-25°C to +85°C	8 Lead SOIC 8 Lead Minidip 8 Lead CERDIP 8 Lead Minidip 8 Lead CERDIP

ABSOLUTE MAXIMUM RATINGS

Input Supply Voltage
to (GND - 0.3)V
Output Source Current
(Terminal 2)
(Terminal 3)
Output Sinking Current
(Terminal 7)
Lead Temperature (Soldering, 10 sec.)300°C
Storage Temperature Range65°C to +150°C
Operating Temperature Range
ICL7663SC0°C to +70°C
ICL7663SI
Total Power Dissipation (Note 2)
SOIC200 mW
Minidip
CERDIP500 mW

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS Specifications below applicable to both ICL7663S and ICL7663SA unless otherwise stated. V+_{IN} = 9V, V_{CLIT} = 5V, T_A = 25°C, unless otherwise stated. See Test Circuit, Figure 3.

Symbol	Parameter	Test Conditions	Limits			Units
			Min	Тур	Max	Oilles
V ⁺ IN Input Voltage	Input Voltage	ICL7663S				
		$T_A = 25^{\circ}C$	1.5		16	٧
		0°C < T _A < +70°C	1.6		16	٧
		$-25^{\circ}\text{C} < \text{T}_{\text{A}} < +85^{\circ}\text{C}$	1.6		16	
		ICL7663SA				
	1	0°C < T _A < +70°C	1.6		16	٧
	$-25^{\circ}\text{C} < \text{T}_{\text{A}} < +85^{\circ}\text{C}$	1.6		16		
I _Q Quiescent Cur.	Quiescent Current	$1.4V \le V_{OUT} \le 8.5V$, No Load				
		$V_{IN}^{+} = 9V$, $0^{\circ}C < T_A < 70^{\circ}C$			10	μΑ
		-25°C < T _A < +85°C			10	,
		$V_{IN} = 16V$, $0^{\circ}C < T_A < +70^{\circ}C$			12	μΑ
		−25°C < T _A < +85°C			<i>12</i>	,
V _{SET}	Reference Voltage	I _{OUT1} = 100 μA, V _{OUT} = V _{SET}				
1351		<i>ICL7663S</i> T _A = 25°C	1.2	1.3	1.4	V
		<i>ICL7663SA</i> T _A = 25°C	1.275	1.29	1.305	٧
ΔV _{SET}	Temperature	0°C < T _A < +70°C		100		ppm
ΔΤ	Coefficient	$-25^{\circ}\text{C} < \text{T}_{\text{A}} < +85^{\circ}\text{C}$		100		ppm
ΔV _{SET}	Line Regulation	2V < V _{IN} < 15V				
V _{SET} , Δ V _{IN}		0°C < T _A < +70°C		0.03		%/V
		-25°C < T _A < +85°C		0.03	0.3	%/V
I _{SET}	V _{SET} Input Current	0°C < T _A < +70°C		0.01	10	nA
		$-25^{\circ}\text{C} < \text{T}_{\text{A}} < +85^{\circ}\text{C}$		0.01	10	nA


NOTE: 1. Connecting any terminal to voltages greater than (V⁺_{IN} + 0.3V) or less than (GND - 0.3V) may cause destructive device latch-up. It is recommended that no inputs from sources operating on external power supplies be applied prior to ICL7663S power-up.


^{2.} Derate linearly above 50°C at 5 mW/°C for Plastic Minidip, 7.5 mW/°C for TO-99 can, and 10 mW/°C for CERDIP.


ELECTRICAL CHARACTERISTICS Specifications below applicable to both ICL7663SA unless otherwise stated. $V^+_{IN} = 9V$, $V_{OUT} = 5V$, $T_A = 25^{\circ}C$, unless otherwise stated. See Test Circuit, Figure 3.


Symbol Parameter	Test Conditions		Limits			
		Min	Тур	Max	Units	
I _{SHDN}	Shutdown Input Current			±0.01	10	nA
V _{SHDN}	Shutdown Input Voltage	V _{SHDN} HI: Both V _{OUT} Disabled V _{SHDN} LO: Both V _{OUT} Enable	1.4		0.3	V V
ISENSE	Sense Pin Input Current			0.01	10	nA
V _{CL}	Sense Pin Input Threshold			0.5		٧
R _{SAT}	Input-Output Saturation Resistance (Note 3)	$V_{IN}^{+} = 2V$, $I_{OUT1}^{-} = 1$ mA $V_{IN}^{+} = 9V$, $I_{OUT1}^{-} = 2$ mA $V_{IN}^{+} = 15V$, $I_{OUT1}^{-} = 5$ mA		170 50 35	350 100 70	Ω
$\frac{\Delta V_{OUT}}{\Delta I_{OUT}}$	Load Regulation	1 mA $<$ I_{OUT2} $<$ 20 mA 50 μ A $<$ I_{OUT1} $<$ 5 mA		1 2	3 10	Ω
I _{OUT2}	Available Output Current (V _{OUT2})	$3V \le V_{IN} \le 16V$, $V_{IN} - V_{OUT2} = 1.5V$	40			mA
V _{TC}	Negative Tempco Output (Note 4)	Open-Circuit Voltage		0.9		V
I _{TC}		Maximum Sink Current	0	8	2.0	mA
$\frac{\Delta V_{TC}}{\Delta T}$	Temperature Coefficient	Open Circuit		+ 2.5		mV/°C
I _{L(MIN)}	Minimum Load Current	$ \begin{aligned} & \text{(Includes V}_{\text{SET}} \text{ Divider)} \\ & \text{T}_{\text{A}} = 25^{\circ}\text{C} \\ & \text{0}^{\circ}\text{C} < \text{T}_{\text{A}} < +70^{\circ}\text{C} \\ & -25^{\circ}\text{C} < \text{T}_{\text{A}} < +85^{\circ}\text{C} \end{aligned} $		0.2 0.2	1.0 5.0 5.0	μΑ μΑ μΑ


- NOTE: 3. This parameter refers to the saturation resistance of the MOS pass transistor. The minimum input-output voltage differential at low current (under 5 mA), can be determined by multiplying the load current (including set resistor current, but not quiescent current) by this resistance.
 - 4. This output has a positive temperature coefficient. Using it in combination with the inverting input of the regulator at V_{SET}, a negative coefficient results in the output voltage. See Figure 5 for details. Pin will not source current.
 - 5. All pins are designed to withstand electrostatic discharge (ESD) levels in excess of 2000V.
 - 6. All significant improvements over the industry standard ICL7663 are highlighted in bold italics.

















DETAILED DESCRIPTION

The ICL7663S is a CMOS integrated circuit incorporating all the functions of a voltage regulator plus protection circuitry on a single monolithic chip. Referring to the functional diagram (Figure 2), the main blocks are a bandgap-type voltage reference, an error amplifier, and an output driver with both PMOS and NPN pass transistors.

The bandgap output voltage, trimmed to 1.29V \pm 15 mV for the ICL7663SA, and the input voltage at the V_{SET} terminal are compared in amplifier A. Error amplifier A drives a P-channel pass transistor which is sufficient for low (under about 5 mA) currents. The high current output is passed by an NPN bipolar transistor connected as a follower. This configuration gives more gain and lower output impedance. Logic-controlled shutdown is implemented via a N-channel MOS transistor. Current-sensing is achieved with comparator C, which functions with the V_{OUT2} terminal. The ICL7663S has an output (V_{TC}) from a buffer amplifier (B), which can be used in combination with amplifier A to generate programmable-temperature-coefficient output voltages. The amplifier, reference and comparator circuitry all operate at bias levels well below 1 μ A to achieve extremely low quiescent current. This does limit the dynamic response of


the circuits, however, and transients are best dealt with outside the regulator loop.

BASIC OPERATION

The ICL7663S is designed to regulate battery voltages in the 5V to 15V region at maximum load currents of about 5 mA to 30 mA. Although intended as low power devices, power dissipation limits must be observed. For example, the power dissipation in the case of a 10V supply regulated down to 2V with a load current of 30 mA clearly exceeds the power dissipation rating of the Minidip:

$$(10-2)(30)(10^{-3}) = 240 \text{ mW}$$

The circuit of Figure 4 illustrates proper use of the device. CMOS devices generally require two precautions: every input pin must go somewhere, and maximum values of applied voltages and current limits must be rigorously observed. Neglecting these precautions may lead to, at the least, incorrect or nonoperation, and at worst, destructive device failure. To avoid the problem of latchup, do not apply inputs to any pins before supply voltage is applied.




Input Voltages—The ICL7663S accepts working inputs of 1.5V to 16V. When power is applied, the rate-of-rise of the input may be hundreds of volts per microsecond. This is potentially harmful to the regulators, where internal operating currents are in the nanoampere range. The 0.047 μF capacitor on the device side of the switch will limit inputs to a safe level around 2 V/ μS . Use of this capacitor is suggested in all applications. In severe rate-of-rise cases, it may be advisable to use an RC network on the SHutDowN pin to delay output turn-on. Battery charging surges, transients, and assorted noise signals should be kept from the regulators by RC filtering, zener protection, or even fusing.

Output Voltages—The resistor divider R $_2/R_1$ is used to scale the reference voltage, V $_{SET}$, to the desired output using the formula V $_{OUT}=(1+R_2/R_1)$ V $_{SET}$. Suitable arrangements of these resistors, using a potentiometer, enables exact values for V $_{OUT}$ to be obtained. In most applications the potentiometer may be eliminated by using the ICL7663SA. The ICL7663SA has V $_{SET}$ voltage guaranteed to be 1.29V \pm 15 mV and when used with \pm 1% tolerance resistors for R $_1$ and R $_2$ the initial output voltage will be within \pm 2.7% of ideal.

The low leakage current of the V_{SET} terminal allows R_1 and R_2 to be tens of megohms for minimum additional quiescent drain current. However, some load current is required for proper operation, so for extremely low-drain applications it is necessary to draw at least 1 μ A. This can include the current for R_2 and R_1 .

Output voltages up to nearly the V_{IN} supply may be obtained at low load currents, while the low limit is the reference voltage. The minimum input-output differential in each regulator is obtained using the V_{OUT1} terminal. The input-output differential increases to 1.5V when using V_{OUT2}.



Output Currents—Low output currents of less than 5 mA are obtained with the least input-output differential from the V_{OUT1} terminal (connect V_{OUT2} to V_{OUT1}). Where higher currents are needed, use V_{OUT2} (V_{OUT1} should be left open in this case).

High output currents can be obtained only as far as package dissipation allows. It is strongly recommended that output current-limit sensing be used in such cases.

Current-Limit Sensing—The on-chip comparator (C in Figure 2) permits shutdown of the regulator output in the event of excessive current drain. As Figure 4 shows, a current-limiting resistor, R_{CL} , is placed in series with V_{OUT2} and the SENSE terminal is connected to the load side of R_{CL} . When the current through R_{CL} is high enough to produce a voltage drop equal to V_{CL} (0.5V) the voltage feedback is bypassed and the regulator output will be limited to this current. Therefore, when the maximum load current (I_{LOAD}) is determined, simply divide V_{CL} by I_{LOAD} to obtain the value for R_{CL} .

Logic-Controllable Shutdown-When equipment is not needed continuously (e.g., in remote data-acquisition systems), it is desirable to eliminate its drain on the system until it is required. This usually means switches, with their unreliable contacts. Instead, the ICL7663S can be shut down by a logic signal, leaving only Io (under 4 µA) as a drain on the power source. Since this pin must not be left open, it should be tied to ground if not needed. A voltage of less than 0.3V for the ICL7663S will keep the regulator ON, and a voltage level of more than 1.4V but less than V+IN will turn the outputs OFF. If there is a possibility that the control signal could exceed the regulator input (V+IN) the current from this signal should be limited to 100 µA maximum by a highvalue (1 M Ω) series resistor. This situation may occur when the logic signal originates from a system powered separately from that of the regulator.

ICL7663S

Additional Circuit Precautions—This regulator has poor rejection of voltage fluctuations from AC sources above 10 Hz or so. To prevent the output from responding (where this might be a problem), a reservoir capacitor across the load is advised. The value of this capacitor is chosen so that the regulated output voltage reaches 90% of its final value in 20 ms. From

$$I = C \frac{\Delta V}{\Delta t}, C = I_{OUT} \frac{(20 \times 10^{-3})}{0.9 \, V_{OUT}} = 0.022 \frac{I_{OUT}}{V_{OUT}}$$

In addition, where such a capacitor is used, a current-limiting resistor is also suggested (see "Current-Limit Sensing").

Producing Output Voltages with Negative Temperature Coefficients—The ICL7663S has an additional output which is 0.9V relative to GND and has a tempco of ± 2.5 mV/°C. By applying this voltage to the inverting input of amplifier A (i.e., the V_SET pin), output voltages having negative TC may be produced. The TC of the output voltage is controlled by the R_2/R_3 ratio (see Figure 5 and its design equations).


APPLICATIONS

Boosting Output Current with External Transistor

The maximum available output current from the ICL7663S is 40 mA. To obtain output currents greater than 40 mA, an external NPN transistor is used connected as shown in Figure 6.

Generating a Temperature Compensated Display Drive Voltage

Temperature has an important effect in the variation of threshold voltage in multiplexed LCD displays. As temperature rises, the threshold voltage goes down. For applications where the display temperature varies widely, a temperature compensated display voltage, V_{DISP}, can be generated using the ICL7663S. This is shown in Figure 7 for the ICM7233 triplexed LCD display driver.



V_{IN} V_{OUT1} EXTERNAL NPN POWER TRANSISTOR

V_{OUT2}

SENSE

VSET

SHDN

ICL7663S

+10 μF

100Ω


≨ 0.47Ω

≨ 604 kΩ

≥ 210 kΩ

Figure 6: Boosting Output Current
with External Transistor

APPLICATIONS






ICL7665S CMOS Micropower Over/Under Voltage Detector

GENERAL DESCRIPTION

The ICL7665S Super CMOS Micropower Over/Under Voltage Detector contains two low power, individually programmable voltage detectors on a single CMOS chip. Requiring typically 3 µA for operation, the device is intended for battery-operated systems and instruments which require high or low voltage warnings, settable trip points, or fault monitoring and correction. The trip points and hysteresis of the two voltage detectors are individually programmed via external resistors. An internal bandgap-type reference provides an accurate threshold voltage while operating from any supply in the 1.6V to 16V range.

The Harris ICL7665S, Super Programmable Over/Under Voltage Detector is a direct replacment for the industry standard ICL7665B offering *wider* operating voltage and temperature ranges, *improved* threshold accuracy (ICL7665SA), and temperature coefficient, and *guaranteed* maximum supply current. All improvements are highlighted in bold italics in the electrical characteristics section. *All critical parameters are guaranteed over the entire commercial and industrial temperature ranges.*



FEATURES

- Guaranteed 10 μ A Maximum Quiescent Current over Temperature
- Guaranteed Wider Operating Voltage Range over Entire Operating Temperature Range
- 2% Threshold Accuracy (ICL7665SA)
- Dual Comparator with Precision Internal Reference
- 100 ppm/°C Temperature Coefficient of Threshold Voltage
- Improved Direct Replacement for Industry-Standard ICL7665B and Other Second-Source Devices
- Up to 20 mA Output Current Sinking Ability
- Individually Programmable Upper and Lower Trip Voltages and Hysteresis Levels

APPLICATIONS

- Pocket Pagers
- Portable Instrumentation
- Charging Systems
- Memory Power Back-Up
- Battery-Operated Systems
- Portable Computers
- Level Detectors

ORDERING INFORMATION

Part Number	Temperature Range	Package
ICL7665SCBA	0°C to +70°C	8 Lead SOIC
ICL7665SCPA	0°C to +70°C	8 Lead Minidip
ICL7665SCJA	0°C to +70°C	8 Lead CERDIP
ICL7665SACPA	0°C to +70°C	8 Lead Minidip
ICL7665SACJA	0°C to +70°C	8 Lead CERDIP
ICL7665SIBA	-25°C to +85°C	8 Lead SOIC
ICL7665SIPA	-25°C to +85°C	8 Lead Minidip
ICL7665SIJA	-25°C to +85°C	8 Lead CERDIP
ICL7665SAIPA	-25°C to +85°C	8 lead Minidip
ICL7665SAIJA	-25°C to +85°C	8 Lead CERDIP

ICL7665S

ABSOLUTE MAXIMUM RATINGS

Supply Voltage (Note 2) -0.3V to +18V Output Voltages OUT1 and OUT2 (with respect to GND) (Note 2) -0.3V to +18V Output Voltages HYST1 and HYST2 (with respect to V+) (Note 2) -0.3V to +18V	Lead Temperature (Soldering, 10 sec) +300°C Storage Temperature Range −65°C to 150°C Operating Temperature Range ICL7665SC ICL7665SI −25°C to +85°C
Input Voltages SET1 and SET2 (Note 2)(GND - 0.3V) to (V+ + 0.3V) Maximum Sink Output OUT1 and OUT225 mA Maximum Source Output Current HYST1 and HYST2 -25 mA	Total Power Dissipation (Note 1) 200 mW SOIC 200 mW Minidip 200 mW CERDIP 500 mW

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

The specifications below are applicable to both the ICL7665S and ICL7665SA unless otherwise stated. $V^+ = 5V$, $T_A = +25^{\circ}C$, Test Circuit Figure 3 unless otherwise stated.

Symbol	Parameter	Test Conditions		Units		
oybo.	- arameter	rest contained	Min	Тур	Max	Oiiii
V +	Operating Supply Voltage	ICL7665S $T_{A} = 25^{\circ}C$ $0^{\circ}C \le T_{A} \le +70^{\circ}C$ $-25^{\circ}C \le T_{A} \le +85^{\circ}C$ ICL76655A $0^{\circ}C \le T_{A} \le +70^{\circ}C$ $-25^{\circ}C \le T_{A} \le +85^{\circ}C$	1.6 1.8 1.8		16 16 16 16	>>> >>
/ +	Supply Current	GND \leq V _{SET1} , V _{SET2} \leq V ⁺ All Outputs Open Circuit 0° C \leq T _A \leq +70°C V ⁺ = 2V V ⁺ = 9V V ⁺ = 15V -25° C \leq T _A \leq +85°C V ⁺ = 2V V ⁺ = 9V V ⁺ = 15V		2.5 2.6 2.9 2.5 2.6 2.9	10 10 10 10	д Д Д Д Д Д Д Д
V _{SET1} V _{SET1} V _{SET1} V _{SET2}	Input Trip Voltage	ICL7665S ICL7665SA	1.15 1.2 1.275 1.225		1.45 1.4 1.325 1.375	V V V
$\frac{\Delta V_{SET}}{\Delta T}$	Temperature Coefficient of V _{SET}	ICL7665S ICL7665SA		200 100		ppm ppm
$\frac{\Delta V_{SET}}{\Delta V_{S}}$	Supply Voltage Sensitivity of V _{SET1} , V _{SET2}	R_{OUT_1} , R_{OUT_2} , R_{HYST_1} , $R_{2HYST_2} = 1 M\Omega$ $2V \le V^+ \le 10V$		0.03		%/V
IOLK IHLK IOLK IHLK	Output Leakage Currents of OUT and HYST	$V_{SET} = 0V \text{ or } V_{SET} \ge 2V$ $V^+ = 15V, T_A = 70^{\circ}C$		10 -10	200 -100 2000 -500	nA nA nA
V _{OUT1} V _{OUT1} V _{OUT1}	Output Saturation Voltages	$V_{SET1} = 2V$, $I_{OUT1} = 2 \text{ mA}$ $V^{+} = 2V$ $V^{+} = 5V$ $V^{+} = 15V$		0.2 0.1 0.06	0.5 0.3 0.2	V V V


ELECTRICAL CHARACTERISTICS

The specifications below are applicable to both the ICL7665SA unless otherwise stated. $V^+ = 5V$, $T_A = +25^{\circ}C$, Test Circuit Figure 3 unless otherwise stated. (Continued)


Symbol	Parameter	Test Conditions		Limits	3	Units
Cymbol	. aramoto	Tool Containions	Min	Тур	Max	
V _{HYST1} V _{HYST1} V _{HYST1}	Output Saturation Voltages	$V_{SET1} = 2V$, $I_{HYST1} = -0.5$ mA $V^{+} = 2V$ $V^{+} = 5V$ $V^{+} = 15V$			-0.30 -0.15 -0.10	V
V _{OUT2} V _{OUT2} V _{OUT2}	Output Saturation Voltages	$V_{SET2} = 0V$, $I_{OUT2} = 2 \text{ mA}$ $V^{+} = 2V$ $V^{+} = 5V$ $V^{+} = 15V$		0.2 0.15 0.11	0.5 0.3 0.25	V V
V _{HYST2} V _{HYST2}	Output Saturation Voltages	$\begin{array}{l} {\rm V_{SET2}=2V} \\ {\rm V^{+}=2V,I_{HYST2}=-0.2mA} \\ {\rm V^{+}=5V,I_{HYST2}=-0.5mA} \\ {\rm V^{+}=15V,I_{HYST2}=-0.5mA} \end{array}$		-0.25 -0.43 -0.35	-0.8 -1.0 -0.8	v
I _{SET}	V _{SET} Input Leakage Current	GND ≤ V _{SET} ≤ V ⁺		0.01	10	nA
∆ <i>V_{SET}</i>	∆ Input for Complete Output Change	$R_{OUT} = 4.7 \text{ k}\Omega, R_{HYST} = 20 \text{ k}\Omega$ $V_{OUT}LO = 1\% \text{ V}^+, V_{OUT}HI = 99\% \text{ V}^+$ ICL7665S <i>ICL7665SA</i>	1	1.0 0.1		mV mV
V _{SET1} -V _{SET2}	Difference in Trip Voltages	R_{OUT} , $R_{HYST} = 1 M\Omega$		±5	±50	mV
	Output/Hysteresis Difference	R_{OUT} , $R_{HYST}=1$ M Ω ICL7665S ICL7665SA		±1 ±0.1		mV mV


NOTE 1: Derate above +25°C ambient temperature at 4 mW/°C.

- 2: Due to the SCR structure inherent in the CMOS process used to fabricate these devices, connecting any terminal to voltages greater than (V⁺ + 0.3V) or less than (GND 0.3V) may cause destructive device latchup. For these reasons, it is recommended that no inputs from external sources not operating from the same power supply be applied to the device before its supply is established, and that in multiple supply systems, the supply to the ICL7665S be turned on first. If this is not possible, currents into inputs and/or outputs must be limited to ±0.5 mA and voltages must not exceed those defined above.
- 3: All significant improvements over the industry-standard ICL7665 are highlighted in bold italics.



ICL7665S








A.C. ELECTRICAL CHARACTERISTICS


Symbol	Parameter	Test Conditions	Limits			Units
Cymbol	- Turumeter	rest conditions	Min	Тур	Max	O.I.I.S
tSO1d tSH1d tSO2d tSH2d	Output Delay Times Input Going HI	V_{SET} Switched between 1.0V to 1.6V $R_{OUT}=4.7~k\Omega,~C_L=12~pF$ $R_{HYST}=20~k\Omega,~C_L=12~pF$		85 90 55 55		μs
tSO1d tSH1d tSO2d tSH2d	Input Going LO	$\begin{array}{l} \text{V}_{\text{SET}} \text{Switched between 1.6V to 1.0V} \\ \text{R}_{\text{OUT}} = 4.7 \text{k}\Omega, \text{C}_{\text{L}} = 12 \text{pF} \\ \text{R}_{\text{HYST}} = 20 \text{k}\Omega, \text{C}_{\text{L}} = 12 \text{pF} \end{array}$		75 80 60 60		μs
tO1r tO2r tH1r tH2r	Output Rise Times	$\begin{array}{c} \text{V}_{\text{SET}} \text{ Switched between 1.0V to 1.6V} \\ \text{R}_{\text{OUT}} = 4.7 \text{k}\Omega, \text{C}_{\text{L}} = 12 \text{pF} \\ \text{R}_{\text{HYST}} = 20 \text{k}\Omega, \text{C}_{\text{L}} = 12 \text{pF} \end{array}$		0.6 0.8 7.5 0.7		μs
t _{01f} t _{02f} t _{H1f} t _{H2f}	Output Fall Times	$\begin{array}{l} \text{V}_{\text{SET}} \text{Switched between 1.0V to 1.6V} \\ \text{R}_{\text{OUT}} = 4.7 \text{k}\Omega, \text{C}_{\text{L}} = 12 \text{pF} \\ \text{R}_{\text{HYST}} = 20 \text{k}\Omega, \text{C}_{\text{L}} = 12 \text{pF} \end{array}$		0.6 0.7 4 1.8		μs


Typical Performance Characteristics












Supply Current as a



DETAILED DESCRIPTION

HYST2 OUTPUT CURRENT (mA)

As shown in the Functional Diagram, Figure 2, the ICL7665S consists of two comparators which compare input voltages on the SET1 and SET2 terminals to an internal 1.3V band-gap reference. The outputs from the two comparators drive open-drain N-channel transistors for OUT1 and OUT2, and open-drain P-channel transistors for HYST1 and HYST2 outputs. Each section, the Under-Voltage Detector and the Over-Voltage Detector, is independent of the other, although both use the internal 1.3V reference. The offset voltages of the two comparators will normally be unequal so V_{SET1} will generally not quite equal V_{SET2}.

-5.0

0090-10

The input impedances of the SET1 and SET2 pins are extremely high, and for most practical applications can be ignored. The four outputs are open-drain MOS transistors, and when ON behave as low resistance switches to their respective supply rails. This minimizes errors in setting-up the hysteresis, and maximizes the output flexibility. The operating currents of the bandgap reference and the comparators are around 100 nA each.

PRECAUTIONS

Junction-isolated CMOS devices like the ICL7665S have an inherent SCR or 4-layer PNPN structure distributed throughout the die. Under certain circumstances, this can be triggered into a potentially destructive high-current mode. This latchup can be triggered by forward-biasing an input or output with respect to the power supply, or by applying excessive supply voltages. In very-low current analog circuits, such as the ICL7665S, this SCR can also be triggered by applying the input power supply extremely rapidly ("instantaneously"), e.g. through a low impedance battery and an ON/OFF switch with short lead lengths. The rate-ofrise of the supply voltage can exceed 100 V/µs in such a circuit. A low-impedance capacitor (e.g., 0.05 µF disc ceramic) between the V+ and GrouND pins of the ICL7665S can be used to reduce the rate-of-rise of the supply voltage in battery applications. In line-operated systems, the rate-ofrise of the supply is limited by other considerations, and is normally not a problem.

If the SET voltages must be applied before the supply voltage V⁺, the input current should be limited to less than 0.5 mA by appropriate external resistors, usually required for voltage setting anyway. A similar precaution should be taken with the outputs if it is likely that they will be driven by other circuits to levels outside the supplies at any time. See M011 for some other protection ideas.

SIMPLE THRESHOLD DETECTOR

Figure 5 shows the simplest connection of the ICL7665S for threshold detection. From the graph (b), it can be seen that at low input voltages OUT1 is OFF, or high, while OUT2 is ON, or low. As the input rises (e.g., at power-on) toward V_{NOM} (usually the eventual operating voltage), OUT2 goes high on reaching $V_{TR2}.$ If the voltage rises above V_{NOM} as much as $V_{TR1},$ OUT1 goes low. The equations giving V_{SET1} and V_{SET2} are from Figure 5(a):

$$V_{SET1} = V_{IN} \frac{R_{11}}{(R_{11} + R_{21})}; V_{SET2} = V_{IN} \frac{R_{12}}{(R_{12} + R_{22})}$$

Since the voltage to trip each comparator is nominally 1.3V, the value V_{IN} for each trip point can be found from

$$V_{TR1} = V_{SET1} \frac{(R_{11} + R_{21})}{R_{11}} = 1.3 \frac{(R_{11} + R_{21})}{R_{11}}$$
 for detector 1

and


$$V_{TR2} = V_{SET2} \frac{(R_{12} + R_{22})}{R_{12}} = 1.3 \frac{(R_{12} + R_{22})}{R_{12}} \text{ for detector 2}$$

Either detector may be used alone, as well as both together, in any of the circuits shown here.

When V_{IN} is very close to one of the trip voltages, normal variations and noise may cause it to wander back and forth across this level, leading to erratic output ON and OFF conditions. The addition of hysteresis, making the trip points slightly different for rising and falling inputs, will avoid this condition.

THRESHOLD DETECTOR WITH HYSTERESIS

Figure 6(a) shows how to set up such hysteresis, while Figure 6(b) shows how the hysteresis around each trip point produces switching action at different points depending on whether $V_{\rm IN}$ is rising or falling (the arrows indicate direction of change). The HYST outputs are basically switches which short out R_{31} or R_{32} when $V_{\rm IN}$ is above the respective trip point. Thus if the input voltage rises from a low value, the trip point will be controlled by R_{1n} , R_{2n} , and R_{3n} , until the trip point is reached. As this value is passed, the detector changes state, R_{3n} is shorted out, and the trip point becomes controlled by only R_{1n} and R_{2n} , a lower value. The input will then have to fall to this new point to restore the



APPLICATIONS






Table 1: Set-Point Equations





 $V_{L2} = \frac{R_{12} + \frac{R_{22}R_{32}}{R_{22} + R_{32}}}{R_{12}} \times V_{SET2}$

Over-Voltage V_{TRIP}

THRESHOLD DETECTOR WITH HYSTERESIS (Continued)

initial comparator state, but as soon as this occurs, the trip point will be raised again.

An alternative circuit for obtaining hysteresis is shown in Figure 7. In this configuration, the HYST pins put the extra resistor in parallel with the upper setting resistor. The values of the resistors differ, but the action is essentially the same. The governing equations are given in Table 1. These ignore the effects of the resistance of the HYST outputs, but these can normally be neglected if the resistor values are above about $100~\mathrm{k}\Omega$.

APPLICATIONS

Single Supply Fault Monitor


Figure 8 shows an over/under-voltage fault monitor for a single supply. The over-voltage trip point is centered around 5.5V and the under-voltage trip point is centered around 4.5V. Both have some hysteresis to prevent erratic output


ON and OFF conditions. The two outputs are connected in a wired OR configuration with a pullup resistor to generate a power OK signal.

Multiple Supply Fault Monitor


The ICL7665S can simultaneously monitor several supplies when connected as shown in Figure 9. The resistors are chosen such that the sum of the currents through $R_{21A}, R_{21B},$ and R_{31} is equal to the current through R_{11} when the two input voltages are at the desired low voltage detection point. The current through R_{11} at this point is equal to 1.3 V/R₁₁. The voltage at the V_{SET} input depends on the voltage of both supplies being monitored. The trip voltage of one supply while the other supply is at the nominal voltage will be different than the trip voltage when both supplies are below their nominal voltages.

The other side of the ICL7665S can be used to detect the absence of negative supplies. The trip points for OUT1 depend on both the negative supply voltages and the actual voltage of the +5V supply.





ICL7665S



Combination Low Battery Warning and Low Battery Disconnect

When using rechargeable batteries in a system, it is important to keep the batteries from being overdischarged. The circuit shown in Figure 10 provides a low battery warning and also disconnects the low battery from the rest of the system to prevent damage to the battery. OUT1 is used to shutdown the ICL7663S when the battery voltage drops to the value where the load should be disconnected. As long as V_{SFT1} is greater than 1.3V, OUT1 is low, but when V_{SET1} drops below 1.3V, OUT1 goes high, shutting off the ICL7663S. OUT2 is used for low battery warning. When V_{SFT2} is greater than 1.3V, OUT2 is high and the low battery warning is on. When V_{SFT2} drops below 1.3V, OUT2 is low and the low battery warning goes off. The trip voltage for low battery warning can be set higher than the trip voltage for shutdown to give advance low battery warning before the battery is disconnected.


Power Fail Warning and Powerup/Powerdown Reset


Figure 11 shows a power fail warning circuit with powerup/powerdown reset. When the unregulated DC input is above the trip point, OUT1 is low. When the DC input drops below the trip point, OUT1 shuts OFF and the power fail warning goes high. The voltage on the input of the 7805 decays at a rate of I_{OUT}/C . Since the 7805 will continue to provide 5V out at 1A until $V_{\rm IN}$ is less than 7.3V, this circuit will provide a certain amount of warning before the 5V output begins to drop.

The ICL7665S OUT2 is used to prevent a microprocessor from writing spurious data to a CMOS battery backup memory by causing OUT2 to go low when the 7805 5V output drops below the ICL7665S trip point.

Simple High/Low Temperature Alarm

Figure 12 illustrates a simple high/low temperature alarm which uses the ICL7665S with an NPN transistor. The voltage at the top of R_1 is determined by the V_{BE} of the transistor and the position of R_1 's wiper arm. This voltage has a negative temperature coefficient. R_1 is adjusted so that V_{SET2} equals 1.3V when the NPN transistor's temperature reaches the temperature selected for the high temperature alarm. When this occurs, OUT2 goes low. R_2 is adjusted






so that V_{SET1} equals 1.3V when the NPN transistor's temperature reaches the temperature selected for the low temperature alarm. When the temperature drops below this limit, OUT1 goes low.

AC Power Fail and Brownout Detector

Figure 13 shows a circuit that detects AC undervoltage by monitoring the secondary side of the transformer. The capacitor, C_1 , is charged through R_1 when OUT1 is OFF. With a normal 110 VAC input to the transformer, OUT1 will dis-

charge C_1 once every cycle, approximately every 16.7 ms. When the AC input voltage is reduced, OUT1 will stay OFF, so that C_1 does not discharge. When the voltage on C_1 reaches 1.3V, OUT2 turns OFF and the power fail warning goes high. The time constant, R_1C_1 , is chosen such that it takes longer than 16.7 ms to charge C_1 1.3V.





ICL7667

Dual Power MOSFET Driver

August 1991

Features

- Fast Rise and Fall Times
 - ▶ 30ns with 1000pF Load
- Wide Supply Voltage Range
 - ► VCC = 4.5 to 15V
- Low Power Consumption
 - ▶ 4mW with Inputs Low
 - ▶ 20mW with Inputs High
- TTL/CMOS Input Compatible Power Driver
- ► R_{OUT} = 7Ω Typ
- Direct Interface with Common PWM Control ICs
- Pin Equivalent to DS0026/DS0056; TSC426

Typical Applications


- Switching Power Supplies
- DC/DC Converters
- Motor Controllers

Description


The ICL7667 is a dual monolithic high-speed driver designed to convert TTL level signals into high current outputs at voltages up to 15V. Its high speed and current output enable it to drive large capacitive loads with high slew rates and low propagation delays. With an output voltage swing only millivolts less than the supply voltage and a maximum supply voltage of 15V, the ICL7667 is well suited for driving power MOSFETs in high frequency switched-mode power converters. The ICL7667's high current outputs minimize power losses inthe power MOSFETs by rapidly charging and discharging the gate capacitance. The ICL7667's input are TTL compatible and can be directly driven by common pulse-width modulation control ICs.

Packages

TO-99 CAN (TV) TOP VIEW



8 LEAD DUAL-IN-LINE PACKAGE (PA, JA, BA)
TOP VIEW




Order Information

PART NUMBER	TEMPERATURE RANGE	PACKAGE
ICL7667CBA	0°C to +70°C	8 Pin SOIC
ICL7667CPA	0°C to +70°C	8 Pin Plastic
ICL7667CJA	0°C to +70°C	8 Pin Ceramic DIP
ICL7667CTV	0°C to +70°C	TO-99 Can
ICL7667MTV*	-55°C to +125°C	TO-99 Can
ICL7667MJA*	-55°C to +125°C	8 Pin Ceramic DIP

*Add /883B to Part Number for 883B Processing

Functional Diagram



CAUTION: These devices are sensitive to electrostatic discharge. Proper I.C. handling procedures should be followed.

Copyright © Harris Corporation 1991

File Number 2853

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C	Supply Voltage V+ to V15V				
Operating Temperature Range	Input Voltage $(V^{-}-0.3V)$ to $(V^{+}+0.3V)$				
ICL7667C	500mW	T _A =25°C	Package Dissipation		
ICL7667M55°C to +125°C		actors	Linear Derating Fa		
Lead Temperature (Soldering, 10sec) 300°C	Cerdip	Plastic	TO-99		
	6.7mW/°C	5.6mW/°C	6.7mW/°C		
	above50°C	above 36°C	above 50°C		


NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS (STATIC)


	· .		ICL76	67C,M		ICL	7667M		
Symbol	Parameter	Test Conditions	T _A =25°C			-55°C≤T _A ≤+125°C			Units
			Min	Тур	Max	Min	Тур	Max	
V _{IH}	Logic 1 Input Voltage	V _{CC} =4.5V	2.0			2.0			٧
V _{IH}	Logic 1 Input Voltage	V _{CC} =15V	2.0			2.0			٧
VIL	Logic 0 Input Voltage	V _{CC} =4.5V			0.8			0.5	٧
V _{IL}	Logic 0 Input Voltage	V _{CC} =15V			0.8			0.8	٧
I _{IL}	Input Current	V _{CC} =15V, V _{IN} =0V and 15V	-0.1		0.1	-0.1		0.1	μΑ
V _{OH}	Output Voltage High	V _{CC} =4.5V and 15V	V _{CC} -0.05	Vcc		V _{CC} -0.1			٧
V _{OL}	Output Voltage Low	V _{CC} = 4.5V and 15V		0	0.05			0.1	٧
R _{OUT}	Output Resistance	$V_{IN}=V_{IL}$, $I_{OUT}=-10$ mA, $V_{CC}=15V$		7	10			12	Ω
R _{OUT}	Output Resistance	V _{IN} =V _{IH} , I _{OUT} =10mA, V _{CC} =15V		8	12			13	Ω
Icc	Power Supply Current	V _{CC} =15V, V _{IN} =3V both inputs		5	7			8	mA
Icc	Power Supply Current	V _{CC} =15V, V _{IN} =0V both inputs		150	400			400	μΑ

ELECTRICAL CHARACTERISTICS (DYNAMIC)

				CL7667C,	М		ICL76671	Λ	
Symbol	Parameter	□ Test Conditions	T _A = 25°C		− 55°	CSTAS+	125°C	Units	
			Min	Тур	Max	Min	Тур	Max	
T _{D2}	Delay Time	Figure 3		35	50			60	ns
TR	Rise Time	Figure 3		20	30			40	ns
T _F	Fall Time	Figure 3		20	30			40	ns
T _{D1}	Delay Time	Figure 3		20	30			40	ns




Typical Performance Characteristics



0323-6

Typical Performance Characteristics (Continued)

Delay and Fall Times vs V_{CC}



0323-12

DETAILED DESCRIPTION

The ICL7667 is a dual high-power CMOS inverter whose inputs respond to TTL levels while the outputs can swing as high as 15V. Its high output current enables it to rapidly charge and discharge the gate capacitance of power MOS-FETs, minimizing the switching losses in switchmode power supplies. Since the output stage is CMOS, the output will swing to within millivolts of both ground and V_{CC} without any external parts or extra power supplies as required by the DS0026/56 family. Although most specifications are at $V_{CC}\!=\!15V,$ the propagation delays and specifications are almost independent of V_{CC} .


In addition to power MOS drivers, the ICL7667 is well suited for other applications such as bus, control signal, and clock drivers on large memory of microprocessor boards, where the load capacitance is large and low propagation delays are required. Other potential applications include peripheral power drivers and charge-pump voltage inverters.

INPUT STAGE

The input stage is a large N-channel FET with a P-channel constant-current source. This circuit has a threshold of about 1.5V, relatively independent of the V_{CC} voltage. This means that the inputs will be directly compatible with TTL over the entire 4.5 – 15V V_{CC} range. Being CMOS, the inputs draw less than $1\mu A$ of current over the entire input voltage range of ground to V_{CC} . The quiescent current or no load supply current of the ICL7667 is affected by the input voltage, going to nearly zero when the inputs are at the 0 logic level and rising to 7mA maximum when both inputs are at the 1 logic level. A small amount of hysteresis, about 50 – 100mV at the input, is generated by positive feedback around the second stage.

OUTPUT STAGE

The ICL7667 output is a high-power CMOS inverter, swinging between ground and $V_{CC}.$ At $V_{CC}\!=\!15V,$ the output impedance of the inverter is typically 7D. The high peak current capability of the ICL7667 enables it to drive a 1000pF load with a rise time of only 40ns. Because the output stage impedance is very low, up to 300mA will flow through the series N- and P-channel output devices (from V_{CC} to ground) during output transitions. This crossover current is responsible for a significant portion of the internal



0323-13

power dissipation of the ICL7667 at high frequencies. It can be minimized by keeping the rise and fall times of the input to the ICL7667 below $1\,\mu s$.

APPLICATION NOTES

Although the ICL7667 is simply a dual level-shifting inverter, there are several areas to which careful attention must be paid.

GROUNDING

Since the input and the high current output current paths both include the ground pin, it is very important to minimize any common impedance in the ground return. Since the ICL7667 is an inverter, any common impedance will generate negative feedback, and will degrade the delay, rise and fall times. Use a ground plane if possible, or use separate ground returns for the input and output circuits. To minimize any common inductance in the ground return, separate the input and output circuit ground returns as close to the ICL7667 as is possible.

BYPASSING

The rapid charging and discharging of the load capacitance requires very high current spikes from the power supplies. A parallel combination of capacitors that has a low impedance over a wide frequency range should be used. A $4.7\mu F$ tantalum capacitor in parallel with a low inductance $0.1\mu F$ capacitor is usually sufficient bypassing.

OUTPUT DAMPING

Ringing is a common problem in any circuit with very fast rise or fall times. Such ringing will be aggravated by long inductive lines with capacitive loads. Techniques to reduce ringing include:

- Reduce inductance by making printed circuit board traces as short as possible.
- Reduce inductance by using a ground plane or by closely coupling the output lines to their return paths.
- 3) Use a 10 to 30Ω resistor in series with the output of the ICL7667. Although this reduces ringing, it will also slightly increase the rise and fall times.
- Use good bypassing techniques to prevent supply voltage ringing.

POWER DISSIPATION

The power dissipation of the ICL7667 has three main components:

- 1) Input inverter current loss
- 2) Output stage crossover current loss
- 3) Output stage I2R power loss

The sum of the above must stay within the specified limits for reliable operation.

As noted above, the input inverter current is input voltage dependent, with an I_{CC} of 0.2mA maximum with a logic 0 input and 6mA maximum with a logic 1 input.

The output stage crowbar current is the current that flows through the series N- and P-channel devices that form the output. This current, about 300mA, occurs only during output transitions. Caution: The inputs should never be allowed to remain between $V_{\rm IL}$ and $V_{\rm IH}$ since this could leave the output stage in a high current mode, rapidly leading to destruction of the device. If only one of the drivers is being used, be sure to tie the unused input to a ground. NEVER leave an input floating. The average supply current drawn by the output stage is frequency dependent, as can be seen in $I_{\rm ICC}$ vs. Frequency graph in the Typical Characteristics Graphs.

The output stage I²R power dissipation is nothing more than the product of the output current times the voltage drop across the output device. In addition to the current drawn by any resistive load, there will be an output current due to the charging and discharging of the load capacitance. In most high frequency circuits the current used to charge and discharge capacitance dominates, and the power dissipation is approximately

$$P_{AC} = CV_{CC}^2f$$

Where C = Load Capacitance

f = Frequency

In cases where the load is a power MOSFET and the gate drive requirements are described in terms of gate charge, the ICL7667 power dissipation will be

$$P_{AC} = Q_G V_{CC} f$$


Where Q_G = Charge required to switch the gate, in Coulombs.

f=Frequency

POWER MOS DRIVER CIRCUITS POWER MOS DRIVER REQUIREMENTS

Because it has a very high peak current output, the ICL7667 excels at driving the gate of power MOS devices. The high current output is important since it minimizes the time the power MOS device is in the linear region. Figure 4 is a typical curve of charge vs. gate voltage for a power MOSFET. The flat region is caused by the Miller capacitance, where the drain-to-gate capacitance is multiplied by the voltage gain of the FET. This increase in capacitance occurs while the power MOSFET is in the linear region and

is dissipating significant amounts of power. The very high current output of the ICL7667 is able to rapidly overcome this high capacitance and quickly turns the MOSFET fully on or off.



DIRECT DRIVE OF MOSFETs

Figure 6 shows interfaces between the ICL7667 and typical switching regulator ICs. Note that unlike the DS0026, the ICL7667 does not need a dropping resistor and speedup capacitor between it and the regulator IC. The ICL7667, with its high slew rate and high voltage drive can directly drive the gate of the MOSFET. The 1527 IC is the same as the 1525 IC, except that the outputs are inverted. This inversion is needed since ICL7667 is an inverting buffer.


TRANSFORMER COUPLED DRIVE OF MOSFETs


Transformers are often used for isolation between the logic and control section and the power section of a switching regulator. The high output drive capability of the ICL7667 enables it to directly drive such transformers. Figure 6 shows a typical transformer coupled drive circuit. PWM ICs with either active high or active low outputs can be used in this circuit, since any inversion required can be obtained by reversing the windings on the secondaries.


BUFFERED DRIVERS FOR MULTIPLE MOSFETs


In very high power applications which use a group of MOSFETs in parallel, the input capacitance may be very large and it can be difficult to charge and discharge quickly. Figure 8 shows a circuit which works very well with very large capacitance loads. When the input of the driver is zero, Q1 is held in conduction by the lower half of the ICL7667 and Q2 is clamped off by Q1. When the input goes positive, Q1 is turned off and a current pulse is applied to the gate of Q2 by the upper half of the ICL7667 through the transformer, T1. After about 20ns, T1 saturates and Q2 is held on by its own $C_{\rm gs}$ and the bootstrap circuit of C1, D1 and R1. This bootstrap circuit may not be needed at frequencies greater than 10kHz since the input capacitance of Q2 discharges slowly.

ICL7667










ICL7667



OTHER APPLICATIONS RELAY AND LAMP DRIVERS

The ICL7667 is suitable for converting low power TTL or CMOS signals into high current, high voltage outputs for relays, lamps and other loads. Unlike many other level translator/driver ICs, the ICL7667 will both source and sink current. The continuous output current is limited to 200mA by the I²R power dissipation in the output FETs.

CHARGE PUMP OR VOLTAGE INVERTERS AND DOUBLERS

The low output impedance and wide V_{CC} range of the ICL7667 make it well suited for charge pump circuits. Figure

8 shows a typical charge pump voltage inverter circuit and a typical performance curve. A common use of this circuit is to provide a low current negative supply for analog circuitry or RS232 drivers. With an input voltage of \pm 15V, this circuit will deliver 20mA at \pm 12.6V. By increasing the size of the capacitors, the current capability can be increased and the voltage loss decreased. The practical range of the input frequency is 500Hz to 250kHz. As the frequency goes up, the charge pump capacitors can be made smaller, but the internal losses in the ICL7667 will rise, reducing the circuit efficiency.

Figure 9, a voltage doubler, is very similar in both circuitry and performance. A potential use of Figure 8 would be to supply the higher voltage needed for EEPROM or EPROM programming.

CLOCK DRIVER

Some microprocessors (such as the 68XX and 65XX families) use a clock signal to control the various LSI peripherals of the family. The ICL7667's combination of low propagation delay, high current drive capability and wide voltage swing make it attractive for this application. Although the ICL7667 is primarily intended for driving power MOSFET gates at 15V, the ICL7667 also works well as a 5V high-speed buffer. Unlike standard 4000 series CMOS, the ICL7667 uses short channel length FETs and the ICL7667 is only slightly slower at 5V than at 15V.



ICL7673 Automatic Battery Back-up Switch

GENERAL DESCRIPTION

The Harris ICL7673 is a monolithic CMOS battery backup circuit that offers unique performance advantages over conventional means of switching to a backup supply. The ICL7673 is intended as a low-cost solution for the switching of systems between two power supplies; main and battery backup. The main application is keep-alive-battery power switching for use in volatile CMOS RAM memory systems and real time clocks. In many applications this circuit will represent a low insertion voltage loss between the supplies and load. This circuit features low current consumption, wide operating voltage range, and exceptionally low leakage between inputs. Logic outputs are provided that can be used to indicate which supply is connected and can also be used to increase the power switching capability of the circuit by driving external PNP transistors.

ORDERING INFORMATION


Part Number	Temperature Range	Package
ICL7673CPA	0°C to +70°C	8 Pin Mini DIP
ICL7673CBA	0°C to +70°C	8 Pin SOIC
ICL7673ITV	-25°C to +85°C	8 Pin TO-99

FEATURES

- Automatically Connects Output to The Greater Of Either Input Supply Voltage
- If Main Power to External Equipment Is Lost, Circuit Will Automatically Connect Battery Backup
- Reconnects Main Power When Restored
- Logic Indicator Signaling Status Of Main Power
- Low Impedance Connection Switches
- Low Internal Power Consumption
- Wide Supply Range: 2.5 to 15 Volts
- Low Leakage Between Inputs
- External Transistors May Be Added If Very Large Currents Need to Be Switched

APPLICATIONS

- On Board Battery Backup for Real-Time Clocks, Timers, or Volatile RAMs
- Over/Under Voltage Detector
- Peak Voltage Detector
- Other Uses:
- —Portable Instruments, Portable Telephones, Line Operated Equipment



HARRIS SEMICONDUCTOR'S SOLE AND EXCLUSIVE WARRANTY OBLIGATION WITH RESPECT TO THIS PRODUCT SHALL BE THAT STATED IN THE WARRANTY ARTICLE OF THE CONDITION OF SALE. THE WARRANTY SHALL BE EXCLUSIVE AND SHALL "E IN LIEU OF ALL OTHER WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR USE.

302070—005


ABSOLUTE MAXIMUM RATINGS

Input Supply (V _P or V _S) Voltage \dots (GND $-$ 0.3) to $+$ 18V Output Voltages P _{bar} and S _{bar} \dots (GND $-$ 0.3) to $+$ 18V	Package Disa
Peak Current Input Vp (@ Vp=5V) (note 1)	Operating Te
Input V _S (@ V _S =3V)	ICL7673C
P _{bar} or S _{bar} 150mA	ICL7673I .
Continuous Current Input V _P (@ V _P =5V) (note 1)	Storage Tem
Input V _S (@ V _S =3V)	Lead Temper
P _{bar} or S _{bar} 50mA	•

Package Dissipation	300mW
Derate	6.1 mW/°C
Operating Temperature Rang	e:
ICL7673C	0°C to +70°C
ICL7673I	25°C to +85°C
Storage Temperature	65°C to +150°C
Lead Temperature (soldering,	10s) 300°C

Note 1. Derate above 25°C by 0.38mA/°C.

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise specified)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
V _P	INPUT VOLTAGE	V _S =0 volts I load=0mA	2.5	_	15	٧
Vs		V _P =0 volts I load=0mA	2.5	_	15	•
+	QUIESCENT SUPPLY CURRENT	$V_P = 0$ volts $V_S = 3$ volts I load = 0mA	_	1.5	5	μΑ
R _{ds(ón)} P1	SWITCH RESISTANCE P1 (NOTE 2)	$V_P = 5$ volts $V_S = 3$ volts I load = 15mA	_	8	15	Ω
		@ T _A =85°C	-	16	_	
		V _P =9 volts V _S =3 volts 1 load=15mA	_	6	_	Ω
		V _P =12 volts V _S =3 volts I load=15mA	_	5	_	Ω

ICL7673

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise specified) (Continued)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
T _{C(P1)}	TEMPERATURE COEFFICIENT OF SWITCH RESISTANCE P1	V _P =5 volts V _S =3 volts I load=15mA	_	0.5	_	%/°C
R _{ds(on)P2}	SWITCH RESISTANCE P2 (NOTE 2)	$V_P = 0$ volts $V_S = 3$ volts I load = 1 mA	_	40	100	Ω
		@ T _A =85°C	-	60	_	
		V _P =0 volts V _S =5 volts I load=1mA	-	26	_	Ω
		V _P =0 volts V _S =9 volts I load=1mA	_	16	_	Ω
T _{C(P2)}	TEMPERATURE COEFFICIENT OF SWITCH RESISTANCE P2	V _P =0 volts ⁻ V _S =3 volts I load=1mA	_	0.7	_	%/°C
I _{L(PS)}	LEAKAGE CURRENT (V _P to V _S)	V _P =5 volts V _S =3 volts I load=10mA	_	0.01	20	nA
		@ T _A =85°C	_	35	_	
I _{L(SP)}	LEAKAGE CURRENT (V _S to V _P)	V _P =0 volts V _S =3 volts I load=1mA	_	0.01	50	nA
		@ T _A =85°C	_	120	_	
V _{O Pbar}	OPEN DRAIN OUTPUT SATURATION VOLTAGES	V _P =5 volts V _S =3 volts I sink=3.2mA I load=0mA	_	85	400	mV
		@ T _A =85°C	 -	120	_	
		V _P =9 volts V _S =3 volts I sink=3.2mA I load=0mA	_	50	_	mV
		$V_P = 12 \text{ volts}$ $V_S = 3 \text{ volts}$ I sink = 3.2 mA I load = 0 mA	_	40	_	mV
V _O Sbar		V _P =0 volts V _S =3 volts I sink=3.2mA I load=0mA	_	150	400	mV
		@ T _A =85°C	-	210	-	
		V _P =0 volts V _S =5 volts I sink=3.2mA I load=0mA	_	85	_	mV
		V _P =0 volts V _S =9 volts I sink=3.2mA I load=0mA	_	50	_	mV


ELECTRICAL CHARACTERISTICS (T_A=25°C unless otherwise specified) (Continued)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
I _{L Pbar}	OUTPUT LEAKAGE CURRENTS OF Pbar AND Sbar	V _P =0 volts V _S =15 volts I load=0mA	_	50	500	nA
		@ T _A =85°C	_	900	-	
I _{L Sbar}		V _P =15 volts V _S =0 volts I load=0mA	_	50	500	nA
		@ T _A =85°C	-	900	_	
V _P - V _S	SWITCHOVER UNCERTAINTY FOR COMPLETE SWITCHING OF INPUTS AND OPEN DRAIN OUTPUTS.	V _S =3 volts I sink=3.2mA I load=0mA	_	±10	±50	mV


NOTE 2. The minimum input to output voltage can be determined by multiplying the load current by the switch resistance.

TYPICAL PERFORMANCE CHARACTERISTICS

ON-RESISTANCE SWITCH P1 AS A FUNCTION OF INPUT VOLTAGE V_P




ON-RESISTANCE SWITCH P2 AS A FUNCTION OF INPUT VOLTAGE V_S



0324-6


TYPICAL PERFORMANCE CHARACTERISTICS (Continued)

SUPPLY CURRENT AS A FUNCTION OF SUPPLY VOLTAGE




0324-7

Pbar OR Sbar SATURATION VOLTAGE AS A FUNCTION OF OUTPUT CURRENT



0324-8

I_S LEAKAGE CURRENT V_P to V_S AS



0324-9

DETAILED DESCRIPTION

As shown in the functional diagram (Figure 1), the ICL7673 includes a comparator which senses the input voltages VP and Vs. The output of the comparator drives the first inverter and the open-drain N-channel transistor Phar. The first inverter drives a large P-channel switch, P1, a second inverter, and another open-drain N-channel transistor, Sbar. The second inverter drives another large P-channel switch P2. The ICL7673, connected to a main and a backup power supply, will connect the supply of greater potential to its output. The circuit provides break-before-make switch action as it switches from main to backup power in the event of a main power supply failure. For proper operation, inputs VP and VS must not be allowed to float, and, the difference in the two supplies must be greater than 50 millivolts. The leakage current through the reverse biased parasitic diode of switch P2 is very low.

OUTPUT VOLTAGE

The output operating voltage range is 2.5 to 15 volts. The insertion loss between either input and the output is a function of load current, input voltage, and temperature. This is due to the P-channels being operated in their triode region, and, the ON-resistance of the switches is a function of output voltage V_o. The ON-resistance of the P-channels have positive temperature coefficients, and therefore as temperature increases the insertion loss also increases. At low load currents the output voltage is nearly equal to the greater of the two inputs. The maximum voltage drop across switch P1 or P2 is 0.5 volts, since above this voltage the body-drain parasitic diode will become forward biased. Complete switching of the inputs and open-drain outputs typically occurs in 50 microseconds.

INPUT VOLTAGE


The input operating voltage range for V_P or V_S is 2.5 to 15 volts. The input supply voltage (V_P or V_S) slew rate should be limited to 2 volts per microsecond to avoid potential harm to the circuit. In line-operated systems, the rate-of-rise (or fall) of the supply is a function of power supply design. For battery applications it may be necessary to use a capacitor between the input and ground pins to limit the rate-of-rise of the supply voltage. A low-impedance capacitor such as a $0.047\,\mu\text{F}$ disc ceramic can be used to reduce the rate-of-rise.


STATUS INDICATOR OUTPUTS


The N-channel open drain output transistors can be used to indicate which supply is connected, or can be used to drive external PNP transistors to increase the power switching capability of the circuit. When using external PNP power transistors, the output current is limited by the beta and thermal characteristics of the power transistors. The application section details the use of external PNP transistors.

APPLICATIONS

A typical discrete battery backup circuit is illustrated in Figure 3. This approach requires several components, substantial printed circuit board space, and high labor cost. It also consumes a fairly high quiescent current. The ICL7673 battery backup circuit, illustrated in Figure 4, will often replace such discrete designs and offer much better performance, higher reliability, and lower system manufacturing cost. A trickle charge system could be implemented with an additional resistor and diode as shown in Figure 5. A complete low power AC to regulated DC system can be implemented using the ICL7673 and ICL7663S micropower voltage regulator as shown in Figure 6.








Applications for the ICL7673 include volatile semiconductor memory storage systems, real-time clocks, timers, alarm systems, and over/under voltage detectors. Other systems requiring DC power when the master AC line supply fails can also use the ICL7673.


A typical application, as illustrated in Figure 7, would be a microprocessor system requiring a 5 volt supply. In the event of primary supply failure, the system is powered down, and a 3 volt battery is employed to maintain clock or volatile memory data. The main and backup supplies are connected to V_P and V_S , with the circuit output V_O supplying power to the clock or volatile memory. The ICL7673 will sense the main supply, when energized, to be of greater potential than V_S and connect, via its internal MOS switches, V_P to output V_O . The backup input, V_S will be disconnected internally. In the event of main supply failure, the circuit will sense that the backup supply is now the greater potential, disconnect V_P from V_O , and connect V_S .


Figure 8 illustrates the use of external PNP power transistors to increase the power switching capability of the circuit. In this application the output current is limited by the beta and thermal characteristics of the power transistors.


If hysteresis is desired for a particular low power application, positive feedback can be applied between the input V_P and open drain output S_{bar} through a resistor as illustrated in Figure 9. For high power applications hysteresis can be applied as shown in Figure 10.


The ICL7673 can also be used as a clipping circuit as illustrated in Figure 11. With high impedance loads the circuit output will be nearly equal to the greater of the two input signals.
















ICL8211/ICL8212 Programmable Voltage Detectors

GENERAL DESCRIPTION

The Harris ICL8211/8212 are micropower bipolar monolithic integrated circuits intended primarily for precise voltage detection and generation. These circuits consist of an accurate voltage reference, a comparator and a pair of output buffer/drivers.

Specifically, the ICL8211 provides a 7mA current limited output sink when the voltage applied to the 'THRESHOLD' terminal is less than 1.15 volts (the internal reference). The ICL8212 requires a voltage in excess of 1.15 volts to switch its output on (no current limit). Both devices have a low current output (HYSTERESIS) which is switched on for input voltages in excess of 1.15V. The HYSTERESIS output may be used to provide positive and noise free output switching using a simple feedback network.

ORDERING INFORMATION

Part Number	Temperature Range	Package
ICL8211CPA	0°C to +70°C	8 lead Mini DIP
ICL8211CBA	0°C to +70°C	8 lead SOIC
ICL8211CTY	0°C to + 70°C	TO-99 Can
ICL8211MTY*	-55°C to + 125°C	TO-99 Can
ICL8212CPA	0°C to +70°C	8 lead Mini DIP
ICL8212CBA	0°C to +70°C	8 lead SOIC
ICL8212CTY	0°C to +70°C	TO-99 Can
ICL8212MTY*	-55°C to+125°C	TO-99 Can


* Add /883B to part number if 883B processing is required.

FEATURES

- High Accuracy Voltage Sensing and Generation: Internal Reference 1.15 Volts Typical
- Low Sensitivity to Supply Voltage and Temperature Variations
- Wide Supply Voltage Range: Typ. 1.8 to 30 Volts
- Essentially Constant Supply Current Over Full Supply Voltage Range
- Easy to Set Hysteresis Voltage Range
- Defined Output Current Limit ICL8211 High Output Current Capability - ICL8212

APPLICATIONS

- Low Voltage Sensor/Indicator
- High Voltage Sensor/Indicator
- Non Volatile Out-of-Voltage Range Sensor/Indicator
- Programmable Voltage Reference or Zener Diode
- Series or Shunt Power Supply Regulator
- Fixed Value Constant Current Source



HARRIS SEMICONDUCTOR'S SOLE AND EXCLUSIVE WARRANTY OBLIGATION WITH RESPECT TO THIS PRODUCT SHALL BE THAT STATED IN THE WARRANTY ARTICLE OF THE CONDITION OF SALE. THE WARRANTY SHALL BE EXCLUSIVE AND SHALL BE IN LIEU OF ALL OTHER WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR USE. 303200-004

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

NOTE 1: Rating applies for case temperatures to 125°C to ICL8211MTY/8212MTY products. Derate linearly at -10mW/°C for ambient temperatures above 100°C.

NOTE 2: Derate linearly above 50°C by -10mW/°C for ICL8211C/8212C products. The threshold input voltage may exceed +7 volts for short periods of time. However for continuous operation this voltage must be maintained at a value less than 7 volts.

ELECTRICAL CHARACTERISTICS (V+ = 5V, T_A = 25°C unless otherwise specified)

Current into Any Terminal ±30mA

Symbol	Parameter Test Conditions		lione	ICL8211				Units		
Syllibol	raiametei	rest Condi	lions	Min	Тур	Max	Min	Тур	Max	Olints
l+	· Supply Current	2.0 < V + < 30 V _{TH} = 1.3V V _{TH} = 0.9V		10 50	22 140	40 250	50 10	110 20	250 40	μΑ μΑ
V _{TH}	Threshold Trip Voltage	I _{OUT} =4mA V _{OUT} =2V	V+=5V V+=2V V+=30V	0.98 0.98 1.00	1.15 1.145 1.165	1.19 1.19 1.20	1.00 1.00 1.05	1.15 1.145 1.165	1.19 1.19 1.20	> >
V _{THP}	Threshold Voltage Disparity Between Output & Hysteresis Output	I _{OUT} =4mA I _{HYST} =7μA	V _{OUT} = 2V V _{HYST} = 3V		-8.0			-0.5		mV
V _{SUPPLY}	Guaranteed Operating Supply Voltage Range (Note 5)	+ 25°C 0 to + 70°C		2.0 2.2		30 30	2.0 2.2		30 30	> >
V _{SUPPLY}	Minimum Operating Supply Voltage Range	+ 25°C + 125°C - 55°C			1.8 1.4 2.5			1.8 1.4 2.5		V V
ΔV _{TH} /ΔT	Threshold Voltage Temperature Coefficient	I _{OUT} =4mA V _{OUT} =2V			± 200			±200		ppm/°C
$\Delta V_{TH}/\Delta V^{+}$	Variation of Threshold Voltage with Supply Voltage	$\Delta V^{+} = 10\% \text{ at } V^{+} =$	=5V		1.0			1.0		mV
I _{TH}	Threshold Input Current	V _{TH} = 1.15V V _{TH} = 1.00V			100 5	250		100 5	250	nA nA
lolk	Output Leakage Current	V _{OUT} = 30V V _{OUT} = 30V V _{OUT} = 5V V _{OUT} = 5V	V _{TH} = 0.9V V _{TH} = 1.3V V _{TH} = 0.9V V _{TH} = 1.3V			10			10 1	μΑ μΑ μΑ μΑ
V _{SAT}	Output Saturation Voltage	I _{OUT} = 4mA	V _{TH} =0.9V V _{TH} =1.3V		0.17	0.4		0.17	0.4	V V
ЮН	Max Available Output Current	(Note 3 & 4) V _{OUT} = 5V	V _{TH} =0.9V V _{TH} =1.3V	4	7.0	12	15	35		mA mA
ILHYS	Hysteresis Leakage Current	V ⁺ = 10V V _{HYST} = GROUND	V _{TH} = 1.0V			0.1			0.1	μΑ
V _{HYS (max)}	Hysteresis Sat Voltage	I _{HYST} = -7μA measured with resp	V _{TH} =1.3V ect to V+		-0.1	-0.2		0.1	-0.2	٧
I _{HYS (max)}	Max Available Hysteresis Current		V _{TH} = 1.3V	-15	-21		-15	-21		μА

NOTES: 3. The maximum output current of the ICL8211 is limited by design to 15mA under any operating conditions. The output voltage may be sustained at any voltage up to +30V as long as the maximum power dissipation of the device is not exceeded.

^{4.} The maximum output current of the ICL8212 is not defined, and systems using the ICL8212 must therefore ensure that the output current does not exceed 30mA and that the maximum power dissipation of the device is not exceeded.


^{5.} Threshold Trip Voltage is 0.80V(min) to 1.30V(max). At IOUT = 3 mA.

ELECTRICAL CHARACTERISTICS ICL8211MTY/8212MTY (V+=5V, T_A=-55°C to +125°C)


Symbol	Parameter Test Conditions		ICL8211			ICL8212			Units	
	raiametei	rest contantions		Min	Тур	Max	Min	Тур	Max	Onits
l+	Supply Current	$2.8 < V^{+} < 30$ $V_{T} = 1.3V$ $V_{T} = 0.8V$				100 350			350 100	μΑ μΑ
V _{TH}	Threshold Trip Voltage	I _{OUT} =2mA V _{OUT} =2V	V+=2.8V V+=30V	0.80 0.80		1.30 1.30	0.80 0.80		1.30 1.30	V V
V _{SUPPLY}	Guaranteed Operating Supply Voltage Range	(Note 5)		2.8		30	2.8		30	٧
I _{TH}	Threshold Input Current	V _{TH} =1.15V				400			400	nΑ
lork	Output Leakage Current	V _{OUT} =30V	$V_{TH} = 0.8V$ $V_{TH} = 1.3V$			20			20	μA μA
V _{SAT}	Output Saturation Voltage	I _{OUT} =3mA	$V_{TH} = 0.8V$ $V_{TH} = 1.3V$			0.5			0.5	V V
Іон	Max Available Output Current	(Note 3 & 4) V _{OUT} =5V	V _{TH} =0.8V V _{TH} =1.3V	3		15	9			mA mA
I _{LHYS}	Hysteresis Leakage Current	V ⁺ =10V V _{HYST} =GROU	V _{TH} =0.8V ND			0.2			0.2	μΑ
V _{HYS(max)}	Hysteresis Saturation Voltage	I _{HYST} = -7μA measured with ι				0.3			0.3	٧
I _{HYS(max)}	Max Available Hysteresis Current		V _{TH} =1.3V	10			10			μΑ

TYPICAL PERFORMANCE CHARACTERISTICS COMMON TO ICL8211 AND ICL8212

THRESHOLD INPUT CURRENT AS A FUNCTION OF THRESHOLD VOLTAGE



HYSTERESIS OUTPUT SATURATION CURRENT AS A FUNCTION OF TEMPERATURE




0328-5


0328-4

TYPICAL PERFORMANCE CHARACTERISTICS ICL8211 ONLY


SUPPLY CURRENT AS A



SUPPLY CURRENT AS A FUNCTION OF THRESHOLD VOLTAGE




SUPPLY CURRENT AS A FUNCTION OF TEMPERATURE




0328-8

OUTPUT SATURATION CURRENTS
AS A FUNCTION OF
THRESHOLD VOLTAGE




THRESHOLD VOLTAGE TO TURN OUTPUTS "JUST ON" AS A FUNCTION OF TEMPERATURE

0328-7




THRESHOLD VOLTAGE TO TURN OUTPUTS "JUST ON" AS A FUNCTION OF SUPPLY VOLTAGE




0328-11

TYPICAL PERFORMANCE CHARACTERISTICS ICL8211 ONLY (Continued)


OUTPUT SATURATION CURRENT AS A FUNCTION OF TEMPERATURE







HYSTERESIS OUTPUT CURRENT AS A FUNCTION OF HYSTERESIS OUTPUT VOLTAGE




0328-23

TYPICAL PERFORMANCE CHARACTERISTICS ICL8212 ONLY


0328-12

SUPPLY CURRENT AS A FUNCTION OF SUPPLY VOLTAGE




SUPPLY CURRENT AS A FUNCTION OF THRESHOLD VOLTAGE

0328-13




SUPPLY CURRENT AS A FUNCTION OF TEMPERATURE




0328-17

OUTPUT SATURATION CURRENTS AS A FUNCTION OF THRESHOLD VOLTAGE




THRESHOLD VOLTAGE TO TURN OUTPUTS "JUST ON" AS A FUNCTION OF TEMPERATURE



0328-19


THRESHOLD VOLTAGE TO TURN OUTPUTS "JUST ON" AS A FUNCTION OF SUPPLY VOLTAGE




0328-20

TYPICAL PERFORMANCE CHARACTERISTICS ICL8212 ONLY (Continued)


OUTPUT SATURATION VOLTAGE AND CURRENT AS A FUNCTION OF TEMPERATURE



OUTPUT CURRENT AS A FUNCTION OF OUTPUT VOLTAGE



HYSTERESIS OUTPUT CURRENT AS A FUNCTION OF HYSTERESIS OUTPUT VOLTAGE



0328-21

0328-22

0328-14

DETAILED DESCRIPTION

The ICL8211 and ICL8212 use standard linear bipolar integrated circuit technology with high value thin film resistors which define extremely low value currents.

Components Q_1 thru Q_{10} and R_1 , R_2 and R_3 set up an accurate voltage reference of 1.15 volts. This reference voltage is close to the value of the bandgap voltage for silicon and is highly stable with respect to both temperature and supply voltage. The deviation from the bandgap voltage is necessary due to the negative temperature coefficient of the thin film resistors (-5000 ppm per °C).

Components Q_2 thru Q_9 and R_2 make up a constant current source; Q_2 and Q_3 are identical and form a current mirror, Q_8 has 7 times the emitter area of Q_9 , and due to the current mirror, the collector currents of Q_8 and Q_9 are forced to be equal and it can be shown that the collector current in Q_8 and Q_9 is

$$I_C (Q_8 \text{ or } Q_9) = \frac{1}{R_2} \times \frac{kT}{q} ln7$$

or approximately 1 µA at 25°C

Where k = Boltzman's constant

q=charge on an electron

T = absolute temperature in °K

Transistors Q_5 , Q_6 , and Q_7 assure that the V_{CE} of Q_3 , Q_4 , and Q_9 remain constant with supply voltage variations. This ensures a constant current supply free from variations.

The base current of Q₁ provides sufficient start up current for the constant source; there being two stable states for this type of circuit — either ON as defined above, or OFF if no start up current is provided. Leakage current in the transistors is not sufficient in itself to guarantee reliable startup.

 Q_4 is matched to Q_3 and Q_2 ; Q_{10} is matched to Q_9 . Thus the I_C and V_{BE} of Q_{10} are identical to that of Q_9 or Q_8 . To generate the bandgap voltage, it is necessary to sum a voltage equal to the base emitter voltage of Q_9 to a voltage proportional to the difference of the base emitter voltages of two transistors Q_8 and Q_9 operating at two current densities.

Thus 1.15 =
$$V_{BE}$$
 (Q₉ or Q₁₀) + $\frac{R_3}{R_2} \times \frac{kT}{q} ln7$

which provides
$$\frac{R_3}{R_2}$$
 = 12 (approx.)

The total supply current consumed by the voltage reference section is approximately $6\mu A$ at room temperature. A voltage at the THRESHOLD input is compared to the reference 1.15 volts by the comparator consisting of transistors Q_{11} thru $Q_{17}.$ The outputs from the comparator are limited to two diode drops less than V+ or approximately 1.1 volts. Thus the base current into the hysteresis output transistor is limited to about 500nA and the collector current of Q_{19} to $100\mu A$.

In the case of the ICL8211, Q_{21} is proportioned to have 70 times the emitter area of Q_{20} thereby limiting the output current to approximately 7mA, whereas for the ICL8212 almost all the collector current of Q_{19} is available for base drive to Q_{21} , resulting in a maximum available collector current of the order of 30mA. It is advisable to externally limit this current to 25mA or less.

APPLICATIONS

The ICL8211 and ICL8212 are similar in many respects, especially with regard to the setup of the input trip conditions and hysteresis circuitry. The following discussion describes both devices, and where differences occur they are clearly noted.

General Information THRESHOLD INPUT CONSIDERATIONS


Although any voltage between -5V and V^+ may be applied to the THRESHOLD terminal, it is recommended that the THRESHOLD voltage does not exceed about +6 volts since above that voltage the threshold input current increases sharply. Also, prolonged operation above this voltage will lead to degradation of device characteristics.

VOI TAGE (V' MUST (RECOMMENDED DANGE -5 TO 1 FOUAL OR +5 VOLTS) VOLTS 6 > R⊾ı ٧o O Vuvet R_{L2} 0328-24 INPUT VOLTAGE nν ICL8211 OUTPUT ICL8212 OUTPUT 0328-25 Figure 3: Voltage Level Detection

The outputs change states with an input THRESHOLD voltage of approximately 1.15 volts. Input and output waveforms are shown in Figure 3 for a simple 1.15 volt level detector.

The HYSTERESIS output is a low current output and is intended primarily for input threshold voltage hysteresis applications. If this output is used for other applications it is suggested that output currents be limited to 10μ A or less.


The regular OUTPUT's from either the ICL8211 or ICL8212 may be used to drive most of the common logic families such as TTL or C-MOS using a single pullup resistor. There is a guaranteed TTL fanout of 2 for the ICL8211 and 4 for the ICL8212.



A principal application of the ICL8211 is voltage level detection, and for that reason the OUTPUT current has been limited to typically 7mA to permit direct drive of an LED connected to the positive supply without a series current limiting resistor.

On the other hand the ICL8212 is intended for applications such as programmable zener references, and voltage regulators where output currents well in excess of 7mA are desirable. Therefore, the output of the ICL8212 is not current limited, and if the output is used to drive an LED, a series current limiting resistor must be used.

In most applications an input resistor divider network may be used to generate the 1.15V required for V_{TH} . For high accuracy, currents as large as $50\mu A$ may be used, however for those applications where current limiting may be desirable, (such as when operating from a battery) currents as low as $6\mu A$ may be considered without a great loss of accuracy. $6\mu A$ represents a practical minimum, since it is about this level where the device's own input current becomes a significant percentage of that flowing in the divider network.



Case 1. High accuracy required, current in resistor network unimportant Set I=50 μ A for V_{TH}=1.15 volts \therefore R₁ \rightarrow 20k Ω .

Case 2. Good accuracy required, current in resistor network important Set I=7.5 μ A for V_{TH}=1.15 volts \therefore R₁ \rightarrow 150k Ω .


SETUP PROCEDURES FOR VOLTAGE LEVEL DETECTION


Case 1. Simple voltage detection - no hysteresis

Unless an input voltage of approximately 1.15 volts is to be detected, resistor networks will be used to divide or multiply the unknown voltage to be sensed. Figure 7 shows procedures on how to set up resistor networks to detect INPUT VOLTAGES of any magnitude and polarity.

For supply voltage level detection applications the input resistor network is connected across the supply terminals as shown in Figure 8.

Input voltage to change the output states $=\frac{(R_1+R_2)}{R_1}\times 1.15 \text{ volts}$ Figure 6: Range of Input Voltage Greater Than + 1.15 Volts





Case 2. Use of the HYSTERESIS function

The disadvantage of the simple detection circuits is that there is a small but finite input range where the outputs are neither totally 'ON' nor totally 'OFF'. The principle behind

hysteresis is to provide positive feedback to the input trip point such that there is a voltage difference between the input voltage necessary to turn the outputs ON and OFF.

The advantage of hysteresis is especially apparent in electrically noisy environments where simple but positive voltage detection is required. Hysteresis circuitry, however, is not limited to applications requiring better noise performance but may be expanded into highly complex systems with multiple voltage level detection and memory applications — refer to specific applications section.

There are two simple methods to apply hysteresis to a circuit for use in supply voltage level detection. These are shown in Figure 9.

The circuit (a) of Figure 9 requires that the full current flowing in the resistor network be sourced by the HYSTER-ESIS output, whereas for circuit (b) the current to be sourced by the HYSTERESIS output will be a function of the ratio of the two trip points and their values. For low values of hysteresis, circuit (b) is to be preferred due to the offset voltage of the hysteresis output transistor.

A third way to obtain hysteresis (ICL8211 only) is to connect a resistor between the OUTPUT and the THRESHOLD terminals thereby reducing the total external resistance between the THRESHOLD and GROUND when the OUTPUT is switched on.

Practical Applications


a) Low Voltage Battery Indicator (Figure 10)


This application is particularly suitable for portable or remote operated equipment which requires an indication of a depleted or discharged battery. The quiescent current taken by the system will be typically $35\mu A$ which will increase to 7mA when the lamp is turned on. R_3 will provide hysteresis if required.


- b) Non-Volatile Low Voltage Detector (Figure 11)
- In this application the high trip voltage V_{TR2} is set to be above the normal supply voltage range. On power up the initial condition is A. On momentarily closing switch S_1 the operating point changes to B and will remain at B until the supply voltage drops below V_{TR1} , at which time the output will revert to condition A. Note that state A is always retained if the supply voltage is reduced below V_{TR1} (even to zero volts) and then raised back to V_{NOM} .
 - Non-Volatile Power Supply Malfunction Recorder (Figures 12 and 13)


In many systems a transient or an extended abnormal (or absence of a) supply voltage will cause a system failure. This failure may take the form of information lost in a volatile semiconductor memory stack, a loss of time in a timer or even possible irreversible damage to components if a supply voltage exceeds a certain value.

It is, therefore, necessary to be able to detect and store the fact that an **out-of-operating range** supply voltage condition has occurred, even in the case where a supply voltage may have dropped to zero. Upon power up to the normal operating voltage this record must have been retained and easily interrogated. This could be important in the case of a transient power failure due to a faulty component or intermittent power supply, open circuit, etc., where direct observation of the failure is difficult.










well defined trip voltages.

ICL8211/ICL8212

A simple circuit to record an out of range voltage excursion may be constructed using an ICL8211, an ICL8212 plus a few resistors. This circuit will operate to 30 volts without exceeding the maximum ratings of the I.C.'s. The two voltage limits defining the in range supply voltage may be set to any value between 2.0 and 30 volts.



The ICL8212 is used to detect a voltage, V_2 , which is the upper voltage limit to the operating voltage range. The ICL8211 detects the lower voltage limit of the operating voltage range, V_1 . Hysteresis is used with the ICL8211 so that the output can be stable in either state over the operating voltage range V_1 to V_2 by making V_3 —the upper trip point of the ICL8211 much higher in voltage than V_2 .

The output of the ICL8212 is used to force the output of the ICL8211 into the ON state above V_2 . Thus there is no value of the supply voltage that will result in the output of the ICL8211 changing from the ON state to the OFF state. This may be achieved only by shorting out R_3 for values of supply voltage between V_1 and V_2 .

d) Constant Current Sources (Figure 14)

The ICL8212 may be used as a constant current source of value of approximately 25µA by connecting the THRESHOLD terminal to GROUND. Similarly the ICL8211 will provide a 130µA constant current source. The equivalent parallel resistance is in the tens of megohms over the supply voltage range of 2 to 30 volts. These constant current sources may be used to provide biasing for various circuitry including differential amplifiers and comparators. See Typical Operating Characteristics for complete information.


e) Programmable Zener Voltage Reference (Figure 15)


The ICL8212 may be used to simulate a zener diode by connecting the OUTPUT terminal to the V_Z output and using a resistor network connected to the THRESHOLD terminal to program the zener voltage


$$V_{zener} = \frac{(R_1 + R_2)}{R_1} \times 1.15 \text{ volts.}$$

Since there is no internal compensation in the ICL8212 it is necessary to use a large capacitor across the output to prevent oscillation.

Zener voltages from 2 to 30 volts may be programmed and typical impedance values between 300 μ A and 25mA will range from 4 to 7 Ω . The knee is sharper and occurs at a significantly lower current than other similar devices available.








f) Precision Voltage Regulator (Figure 16)

The ICL8212 may be used as the controller for a highly stable series voltage regulator. The output voltage is simply programmed, using a resistor divider network R₁ and R₂. Two capacitors C₁ and C₂ are required to ensure stability since the ICL8212 is uncompensated internally.

ICL8211/ICL8212



This regulator may be used with lower input voltages than most other commercially available regulators and also consumes less power for a given output control current than any commercial regulator. Applications would therefore include battery operated equipment especially those operating at low voltages.


g) High Supply Voltage Dump Circuit (Figure 17)

In many circuit applications it is desirable to remove the power supply in the case of high voltage overload. For circuits consuming less than 5mA this may be achieved using an ICL8211 driving the load directly. For higher load currents it is necessary to use an external pnp transistor or darlington pair driven by the output of the ICL8211. Resistors $\rm R_1$ and $\rm R_2$ set up the disconnect voltage and $\rm R_3$ provides optional voltage hysteresis if so desired.

h) Frequency Limit Detector (Figure 18)

Simple frequency limit detectors providing a GO/NO-GO output for use with varying amplitude input signals may be conveniently implemented with the ICL8211/8212. In the application shown, the first ICL8212 is used as a zero crossing detector. The output circuit consisting of ${\rm R}_3,\,{\rm R}_4$ and ${\rm C}_2$ results in a slow output positive ramp. The negative range is much faster than the positive range. ${\rm R}_5$ and ${\rm R}_6$ provide hysteresis so that under all circumstances the second ICL8212 is turned on for sufficient time to discharge ${\rm C}_3$. The time constant of ${\rm R}_7$ ${\rm C}_3$ is much greater than ${\rm R}_4$ ${\rm C}_2$. Depending upon the desired output polarities for low and high input frequencies, either an ICL8211 or an ICL8212 may be used as the output driver.

This circuit is sensitive to supply voltage variations and should be used with a stabilized power supply. At very low frequencies the output will switch at the input frequency.



ICL8211/ICL8212

i) Switch Bounce Filter (Figure 19)


Single pole single throw (SPST) switches are less costly and more available than single pole double throw (SPDT) switches. SPST switches range from push button and slide types to calculator keyboards. A major problem with the use of switches is the mechanical bounce of the electrical contacts on closure. Contact bounce times can range from a fraction of a millisecond to several tens of milliseconds depending upon the switch type. During this contact bounce time the switch may make and break contact several times. The circuit shown in Figure 19 provides a rapid charge up of C₁ to close to the positive supply voltage (V+) on a switch closure and a corresponding slow discharge of C₁ on a switch break. By proportioning the time constant of R1 C1 to approximately the manufacturer's bounce time the output as terminal #4 of the ICL8211/8212 will be a single transition of state per desired switch closure.

i) Low Voltage Power Disconnect (Figure 20)

There are some classes of circuits that require the power supply to be disconnected if the power supply voltage falls below a certain value. As an example, the National LM199 precision reference has an on chip heater which malfunctions with supply voltages below 9 volts causing an excessive device temperature. The ICL8212 may be used to detect a power supply voltage of 9 volts and turn the power supply off to the LM199 heater section below that voltage.

For further applications, see A027 "Power Supply Design using the ICL8211 and ICL8212."

R4 100(1) | ICL8211 | SWITCH OUTPUT OUTPUT STATUS (ICL8211 | ICL8212 | ICL82



LINEAR

5

OPERATIONAL AMPLIFIERS

			PAGE
SEL	ECTION GUIDE	፤	3-4
OP	ERATIONAL AM	IPLIFIERS DATA SHEETS	
СА	124	Internally Compensated, Quad	3-11
СА	158, A	Internally Compensated, Dual	3-18
СА	224	Internally Compensated, Quad	3-11
CA	258,A	Internally Compensated, Dual	3-18
СА	324	Internally Compensated, Quad	3-11
CA	358, A	Internally Compensated, Dual	3-18
CA	741, C	Internally Compensated, Single	3-29
CA	1458	Dual 741 Without Offset Null, Dual	3-29
СА	1558	Dual 741 Without Offset Null, Dual	3-29
CA	2902	Internally Compensated, Quad	3-11
CA	2904	Internally Compensated, Dual	3-18
CA	3020, A	Multi-Purpose Wideband Power Amplifier, Single	3-35
CA	3060	Programmable/Variable OTA, Triple	3-43
CA	3078, A	Micropower, Externally Compensated, Single	3-54
CA	3080, A	Programmable/Variable OTA, Single	3-62
CA.	3094, A, B	Programmable Power Switch/Amplifier, Single	3-71
CA	3100	±15V, BiMOS, 38MHz, GBW Product, Single	3-82
CA	3130, A	±7V, BiMOS, 15MHz, GBW Product, Single	3-88
CA	3140, A	±15V, BiMOS, 4.5MHz, GBW Product, Single	3-102
CA	3160, A	±7.5V, BiMOS, 4MHz, GBW Product, Single	3-122

(Continued on page 3-2)

NOTE: Bold type designates a new product from Harris.

OPERATIONAL AMPLIFIERS (Continued)

	OPE	ERATIONAL AM	PLIFIERS DATA SHEETS	PAGE
	CA	3193, A	BiMOS Precision, Single	3-138
	CA	3240, A	±15V, BiMOS, Int. Comp., Dual	3-149
	CA	3260, A	±7.5V, BiMOS, Int. Comp., Dual	3-163
	CA	3280, A	Programmable/Variable OTA, Dual	3-167
	CA	3420, A	Low Voltage BiMOS Op Amp, Single	3-176
	CA	3440, A	Nanopower BiMOS Op Amp, Single	3-181
	CA	3450	Video Line Driver, High Speed, Single	3-186
	CA	5130, A	High Slew Rate and Wide Bandwidth, Single	3-194
	CA	5160, A	Frequency-compensated CA 5130, Single	3-211
	CA	5260, A	Dual CA 5130	3-229
	CA	5420, A	Low Input Current, Low Power, Single	3-235
	CA	5470	Wideband BiMOS, Quad	3-242
	НΑ	2400, 04, 05	PRAM Four Channel Programmable Amplifier, Quad	3-247
	НΑ	2406	Digitally Selectable Four Channel Amplifier, Quad	3-251
	НΑ	2444	Selectable, Four Channel Video Operational Amplifier	3-255
	НΑ	2500, 02, 05	Precision High Slew Rate, Single	3-258
	НА	2510, 12, 15	High Slew Rate, Single	3-262
	НА	2520, 22, 25	Uncompensated High Slew Rate, Single	3-266
	НА	2529	Uncompensated, High Slew Rate, Single	3-271
	НА	2539	Very High Slew Rate Wideband Amplifier, Single	3-277
	НА	2540	Wideband, Fast Settling, Single	3-283
	НА	2541	Wideband, Fast Settling, Unity Gain Stable, Single	3-289
	НА	2542	Wideband, High Slew Rate, High Output Current, Single	3-296
	НА	2544	Video Optimized, Single	3-304
	НА	2548	Precision, High Slew Rate, Wideband, Single	3-313
	НА	2600, 02, 05	Wideband, High Impedance, Single	3-320
-	НА	2620, 22, 25	Very Wideband, Uncompensated, Single	3-325
	НА	2640, 45	High Voltage, Single	3-330
	на	2839	Very High Slew Rate Wideband Operational Amplifier	3-335
	НА	2840	Very High Slew Rate Wideband Operational Amplifier	3-338
	.HA	2841	Wideband, Fast Settling, Unity Gain Stable, Video Operational Amplifier	3-341
	НΑ	2842	Wideband, High Slew Rate, High Output Current, Video Operational Amplifier	3-344
	НА	2850	Low Power, High Slew Rate, Wideband Operational Amplifier	3-347
		4741	Enhanced Performance 741-type, Quad	
		5002	Monolithic, Wideband, High Slew Rate, High Output Current Buffer	
		5004	100MHz Current Feedback Amplifier, Single	
		5020	100MHz Current Feedback Video Amplifier	

NOTE: Bold type designates a new product from Harris.

OPERATIONAL AMPLIFIERS (Continued)

OPERATIONAL AN	IPLIFIERS DATA SHEETS	PAGE
HA 5033	Video Buffer	3-372
HA 5101,11	Low Noise, High Performance, Single	3-381
HA 5102, 12	Low Noise, High Performance, Dual	3-391
HA 5104, 14	Low Noise, High Performance, Quad	3-391
HA 5127, A	Ultra-Low Noise, Precision, Single	3-400
HA 5130,35	Precision, Single	3-408
HA 5134	Precision, Quad	3-415
HA 5137, A	Ultra-Low Noise, Precision, High Slew Rate, Single	3-422
HA 5142,44	Dual/Quad Low Power	3-428
HA 5147	Ultra-Low Noise, Precision, High Slew Rate, Single	3-435
 HA 5160,62	Wideband, JFET Input, High Slew Rate, Single	3-441
HA 5170	Precision, JFET Input, Single	3-448
HA 5177, A	Ultra-Low Offset Voltage, Single	3-453
HA 5190,95	Wideband, Fast Settling, Single	3-461
HA 5221,22	Low Noise, Wideband, Precision, Single/Dual	3-468
HA 5232, 34	Low Cost Precision Operational Amplifiers	3-478
HA 7712, 13	Low Power Precision BiMOS Operational Amplifiers	3-481
HFA 0001	Ultra High Slew Rate, Single	3-485
HFA 0002	Low Noise Wideband, Single	3-494
HFA 0005	High Slew Rate, Single	3-502
ICL 7611	Low Power, Single	3-511
ICL 7612	Low Power, Single	3-511
ICL 7621	Low Power, Dual	3-511
ICL 7641	Low Power, Quad	3-511
ICL 7642	Low Power, Quad	3-511
ICL 7650S	Chopper-Stabilized, Single	3-526
LM 324	Internally Compensated, Quad	3-11
LM 358	Internally Compensated, Dual	3-18
LM 741, C	Internally Compensated, Single	3-29
LM 1458	Internally Compensated, Dual	3-29
LM 1558	Internally Compensated, Dual	3-29
LM 2902	Internally Compensated, Quad	3-11
LM 2904	Internally Compensated, Dual	3-18
OPERATIONAL AN	IPLIFIERS GLOSSARY OF TERMS	3-536

NOTE: Bold type designates a new product from Harris.

SINGLE-SUPPLY: Min/Max Limits @ +25°C, Unless Otherwise Specified

DEVICE	SUPPLY CURRENT mA (MAX)	INPUT OFFSET VOLTAGE mV (MAX)	DOES INPUT INCLUDE GROUND?	RAIL-TO RAIL OUTPUT?	INPUT BIAS CURRENT nA (MAX)	GAIN BANDWIDTH PRODUCT MHz (TYP)	SLEW RATE V/us (TYP)	LARGE SIGNAL VOLTAGE GAIN dB (MIN)	OUTPUT CURRENT mA (MIN)
SINGLE									
CA3440A	0.017	5	YES	NO	0.04	0.063	0.03	80	15
CA3440	0.017	10	YES	МО	0.05	0.063	0.03	80	15
ICL7612A	0.02	2	YES	YES	0.05	0.04	0.016	86	8
ICL7611A	0.02	2	NO	YEŞ	0.05	0.04	0.016	86	8
ICL7612D	0.02	15	YES	YES	0.05	0.04	0.016	80	8
ICL7611D	0.02	15	NO	YES	0.05	0.04	0.016	80	8
CA5160A	0.1	4	YES	YES	0.01	4	10	90	4
CA5130A	0.1	4	YES	YES	0.01	4	10	90	4
CA5160	0.1	10	YES	YES	0.015	4	10	85	4
CA5130	0.1	10	YES	YES	0.015	. 4	10	85	4
CA3130A	0.3	5	YES	YES	0.03	15	10	100	12
CA3130	0.3	15	YES	YES	0.05	15	. 10	100	12
CA5420A	0.5	5	YES	YES	0.001	0.5	0.5	85	1.2
CA5420	0.5	10	YES	YES	0.002	0.5	0.5	85	1.2
CA3420A	0.65	5	YES	YES	0.005	0.5	0.5	86	2.6
CA3420	0.65	10	YES	YES	0.005	0.5	0.5	80	2.6
CA3140A	2.5	5	YES	NO	0.04	3.7	9	86	12
CA3140	2.5	15	YES	NO	0.05	3.7	9	86	12
CA3160A	15	5	YES	YES	0.03	4	10	94	12
CA3160	15	15	YES	YES	0.05	4	10	94	12
DUALS									
HA-5142	0.16	6	YES	NO	100	0.4	1.5	86	4.5
ICL7621A	0.25	2	NO	YES	0.05	0.5	0.16	86	8
ICL7621D	0.25	15	NO	YES	0.05	0.5	0.16	80	8
CA158A	1.2	3	YES	NO	100	1	0.5	88	20
CA358	1.2	7	YES	NO	250	1	0.5	88	20
CA5260A	2	4	YES	YES	0.015	3	5	83	1.75
CA3260A	2	5	YES	YES	0.03	4	10	94	12
CA5260	2	15	YES	YES	0.015	3	5	80	1.75
CA3260	2	15	YES	YES	0.05	4	10	94	12
CA3240A	2.5	5	YES	NO	0.04	3.7	9	86	12
CA3240	2.5	15	YES	NO	0.05	3.7	9	86	12
QUADS									
ICL7642C	0.022	10	NO	YES	0.05	0.044	0.016	80	8
ICL7642E	0.022	20	NO	YES	0.05	0.044	0.016	80	8
HA-5144	0.32	6	YES	NO	100	0.4	1.5	86	4.5
CA324	2	7	YES	NO	250	1	0.5	86	10
CA124	2	5	YES	NO	150	1	0.5	94	10
ICL7641C	2.5	10	NO	YES	0.05	1.4	1.6	80	8
ICL7641E	2.5	20	NO	YES	0.05	1.4	1.6	80	8
CA5470	10	22	YES	NO	0.01	14	5	80	4

PRECISION: Min/Max Limits @ +25°C, Unless Otherwise Specified

DEVICE	OFFSET VOLTAGE (mV)	V _{IO} DRIFT (typ) (μV/°C)	BIAS CURRENT (nA)	OFFSET CURRENT (nA)	CMRR (dB)	PSRR (dB)	GBWP (MHz)	SLEW RATE (V/µs)	AVOL (dB)	SUPPLY CURRENT (mA)
SINGLE	<u> </u>	<u> </u>	<u> </u>			L	<u> </u>			<u> </u>
ICL7650S	0.005	0.02	0.01	0.005	120	120	2.0	2.5	135	3.0
HA-5127A	0.025	0.20	40.0	35.0	114	86	8.5	10.0	120	3.5
HA-5130	0.025	0.40	2.0	2.0	110	100	2.5	0.8	120	1.3
HA-5137A	0.025	0.20	40.0	35.0	114	100	63.0	20.0	120	3.5
HA-5147A	0.025	0.20	40.0	35.0	114	100	120.0	35.0	120	3.5
HA-5177A	0.025	0.10	2.0	2.0	120	110	2.0	0.8	134	1.7
HA-5177	0.060	0.20	6.0	6.0	110	110	1.4	0.8	126	1.7
HA-5135	0.075	0.40	4.0	4.0	106	94	2.5	0.8	120	1.7
HA-5137	0.100	0.40	80.0	75.0	100	96	63.0	20.0	117	3.5
HA-5147	0.100	0.40	80.0	75.0	100	96	140.0	35.0	117	3.5
CA3193A	0.200	1.00	20.0	5.0	110	100	1.2	0.25	110	3.5
HA-7712A	0.250	2.00	0.02	0.01	90	90	1.0	0.45	108	0.200
HA-7713A	0.250	2.00	0.02	0.01	90	90	0.12	0.04	108	0.030
HA-5170	0.300	2.0	0.01	0.03	85	85	8.0	8.0	109	2.5
HA-7712B	0.500	2.0	0.02	0.01	80	80	1.0	0.45	100	0.200
HA-7713B	0.500	2.0	0.02	0.01	80	80	0.12	0.04	100	0.030
DUAL										
HA-5232	0.500	5.0	10	10	100	100	0.5	0.15	108	1.45
HA-5222	0.75	0.5	80	50	86	86	100.0	25.0	106	8.00
CA158A	2.0	7.0	50	10	70	65	1.0	0.5	94	1.20
HA-5102	2.0	3.0	200	75	86	86	60.0	3.0	100	5.00
HA-5112	2.0	3.0	200	75	86	86	60.0	20.0	100	5.00
ICL7621	2.0	10.0	0.05	0.03	76	80	1.4	1.6	80	2.50
CA3280	3.0	5.0	5000	700	80	86	9.0	125.0	94	4.80
CA258A	3.0	7.0	80	15	70	65	1.0	0.5	94	1.20
CA358A	3.0	7.0	100	30	65	65	1.0	0.5	88	1.20
QUAD										
HA-5134A	0.1	0.3	25.0	25.0	115	110	4.0	0.75	123	8.00
HA-5234	0.750	5.0	10	10	100	100	0.5	0.15	108	2.9
HA-5114	2.5	3.0	200.0	75.0	86	86	60.0	20.0	100	6.50
HA-5104	2.5	3.0	200.0	75.0	86	86	60.0	3.0	100	6.50
HA-5144	6.0	3.0	100.0	10.0	77	77	0.4	0.8	86	0.15
CA224	7.0	7.0	250.0	50.0	65	65	1.0	0.5	88	2.00
CA324	7.0	7.0	250.0	50.0	65	65	1.0	0.5	86	2.00
CA2902	7.0	7.0	250.0	50.0	65	65	1.0	0.5	86	2.00

LOW BIAS CURRENT: Min/Max Limits @ +25°C, Unless Otherwise Specified

DEVICE	BIAS CURRENT (nA)	OFFSET CURRENT (nA)	OFFSET VOLTAGE (mV)	CM RANGE (±V)	AVOL (dB)	GBWP (typ) (MHz)	SLEW RATE (typ) (V/µs)	CMRR (dB)	PSRR (dB)	CURRENT SUPPLY (mA)
SINGLE										
CA5420A	0.001	0.0005	5.0	3.7	85	0.5	0.5	75	75	0.50
CA5420	0.002	0.0010	10.0	3.7	85	0.5	0.5	70	70	0.50
CA3420	0.005	0.004	10.0	1.0	80	0.5	0.5	55	60	0.65
CA3420A	0.005	0.004	5.0	1.0	86	0.5	0.5	60	70	0.65
CA5130A	0.010	0.005	4.0	2.5	90	4.0	10.0	75	60	0.10
CA5160A	0.010	0.005	4.0	2.5	90	4.0	10.0	75	60	0.10
ICL7650S	0.010	0.005	0.005	3.5	135	2.0	2.5	120	120	3.00
CA5130	0.015	0.010	10.0	2.5	85	4.0	10.0	70	55	0.10
CA5160	0.015	0.010	10.0	2.5	85	4.0	10.0	70	55	0.10
HA-7712A	0.02	0.01	0.250	5.0	108	1.0	0.45	90	90	0.200
HA-7713A	0.02	0.01	0.25	5.0	108	0.12	0.04	90	90	0.030
HA-7712B	0.02	0.01	0.50	5.0	100	1.0	0.45	80	0	0.200
HA-7713B	0.02	0.01	0.50	5.0	100	0.12	0.04	80	80	0.030
CA3130A	0.030	0.020	5.0	10.0	94	15.0	9.0	80	80	15.00
DUAL										
CA5260	0.015	0.01	15.0	11.0	80	3.0	5.0	70	70	2.0
CA5260A	0.015	0.01	4.0	2.5	83	3.0	5.0	80	75	2.0
CA3260A	0.03	0.02	5.0	13.0	94	4.0	10.0	80	76	15.5
CA3240A	0.04	0.02	5.0	13.0	86	4.5	9.0	70	76	12.0
CA3240	0.05	0.03	15.0	12.0	86	4.5	9.0	70	76	12.0
.CA3260	0.05	0.03	15.0	10.0	94	4.0	10.0	70	70	15.5
ICL7621	0.05	0.03	2.0	12.0	80	1.4	1.6	76	80	2.5
HA-5232	10.0	10	0.50	12.0	108	0.5	0.15	100	100	1.45
CA158A	50.0	10.0	2.0	13.0	94	1.0	0.5	70	65	1.2
QUAD										
CA5470	0.01	0.005	22.0	3.5	80	14.0	5.0	55	60	10.0
ICL7641	0.05	0.03	10.0	4.2	80	1.4	1.60	70	80	2.5
ICL7642	0.05	0.03	10.0	4.2	80	1.4	1.60	70	80	2.5
HA-5234	10.0	10	0.750	12	108	0.5	0.15	100	100	2.90
HA-5134A	25.0	25.0	0.1	10.0	123	4.0	0.75	115	110	8.0

WIDEBAND: Min/Max Limits @ +25°C, Unless Otherwise Specified

DEVICE	GBWP (typ) (MHz)	FPBW (MHz)	SLEW RATE (typ) (V/µs)	AVOL (dB)/ AZOL (V/mA)*	MINIMUM STABLE GAIN	OFFSET VOLTAGE (mV)	BIAS CURRENT (nA)	CMRR (dB)	PSRR (dB)	SUPPLY CURRENT (mA)
SINGLE										
HFA-0002	1000	4.50	250	98	10	0.7	700	105	90	15.0
HA-2539	600	8.70	600	80	10	10.0	20000	60	60	25.0
HA-2839	500	10.0	625	86	10	2.0	14500	75	75	15
HA-2840	500	10.0	625	86	10	2.0	14500	75	75	15
HA-2850	400	5.4	340	86	10	2.0	14500	75	75	7.5
HA-2540	400	5.50	400	80	10	10.0	20000	60	60	25.0
HFA-0001	350	53.00	1000	43	1	15.0	50000	45	35	75.0
HFA-0005	300	22.00	420	43	;	15.0	50000	45	40	40.0
CA3450	170	6.56	330	60	1	15.0	350	50	60	35.0
HA-2548	150	1.91	120	114	5	0.9	50	80	86	18.0
HA-5190	150	5.00	200	83	5	5.0	15000	74	70	28.0
HA-5195	150	5.00	200	83	5	5.0	15000	74	70	28.0
HA-5147	140	0.45	35	117	10	0.1	80	100	96	3.5
HA-5147A	120	0.45	35	120	10	0.03	40	114	100	3.5
HA-5004	100	100	1200	100	1	5.0	5000	58	50	16
HA-5020	100	9.6	600	3500	1	8.0	8000	60	65	10
HA-2620	100	0.40	35	100	5	4.0	15	80	80	3.7
HA-2622	100	0.32	35	98	5	5.0	25	74	74	4.0
HA-2625	100	0.32	35	98	5	5.0	25	74	74	4.0
HA-5101	100	0.10	10	120	1	3.0	200	80	80	6.0
HA-5160	100	1.60	120	97	10	3.0	0.05	74	74	8.0
HA-5162	100	1.10	70	90	10	15.0	0.065	70	70	8.0
HA-5221	100	0.24	25	106	1	0.75	80	86	86	8.0
HA-2842	80	6.0	375	94	2	3.0	10000	85	70	14
HA-2841	50	4.0	250	90	1	3.0	10000	80	70	11
DUAL	-L	L	L	<u> </u>	<u> </u>	L	1	L	L	<u> </u>
HA-5222	100.0	0.24	25	106	1	0.8	80.0	86	86	8.0
		1	3		1	1	i	1		I .
HA-5102 HA-5112	60.0 60.0	0.02 0.19	20	100	10	2.0 2.0	200.0	86 86	86 86	5.0 5.0
CA3280	1	1.99	125	94	1 1	3.0	5000.0	80	86	4.8
CA3280A	9.0	1.99	125	94	'1	0.5	5000.0	94	94	4.8
CA3280A CA3240	4.5	0.14	9	86		15.0	0.05	70	76	12.0
CA3240A	4.5	0.14	9	86	1 1	5.0	0.03	70	76	12.0
CA3260	4.0	0.14	10	94	1	15.0	0.04	70	70	15.5
CA3260 CA3260A	4.0	0.16	10	94	;	5.0	0.03	80	76	15.5
CA5260A CA5260	3.0	0.16	5	80	1	15.0	0.03	70	70	2.0
CA5260 CA5260A	3.0	0.10	5	83	1	4.0	0.02	80	75	2.0
QUAD	1		L						1	
	T 60.0	0.00		100	r -	0.5	2000	00	T 00	0.5
HA-5104	60.0	0.02	3.0	100	1	2.5	200.0	86	86	6.5
HA-5114	60.0	0.19	20.0	100	10	2.5	200.0	86	86	6.5
HA-2444	45.0	5.1	160	71	1 1	7.0	15000	70	65	25
HA-2400	40.0	0.20	30.0	94	1	9.0	200.0 200.0	80	74 74	6.0
HA-2404	40.0	0.20	30.0	94	1 1	9.0		80 74	74	6.0
HA-2405	40.0	0.20	30.0	94		9.0	250.0			6.0
HA-2406 CA5470	30.0	0.24	20.0	92	1 1	10.0 22.0	250.0	74 55	74 60	7.0 10.0
	14.0	0.01	5.0	80	1 1	i 22.U	0.01	55	ua ı	1 10.0

^{*} AZOL applies to current feedback amplifiers only (HA-5004, HA-5020)

HIGH SLEW RATE: Min/Max Limits @ +25°C, Unless Otherwise Specified

DEVICE	SLEW RATE (typ) DEVICE (V/µs)		FPBW (MHz)	AVOL (dB)/ AZOL (V/mA)*	MINIMUM STABLE GAIN	OFFSET VOLTAGE (mV)	BIAS CURRENT (nA)	CMRR (dB)	PSRR (dB)	SUPPLY CURRENT (mA)
SINGLE										
HA-5004	1200	100	100	100	1	5.0	5000	58	50	16
HFA-0001	1000	350	4.5	43	1	15.0	50000	45	35	75.0
HA-5020	800	100	9.6	3500	1 1	8.0	8000	60	64	10
HA-2839	625	500	10.0	86	10	2.0	14500	75	75	15
HA-2840	625	500	10.0	86	10	2.0	14500	75	75	15
HA-2539	600	600	8.7	80	10	10.0	20000	60	60	25.0
HFA-0005	420	300	22.0	43	1	15.0	50000	45	40	40.0
HA-2540	400	400	5.5	80	10	10.0	20000	60	60	25.0
HA-2842	375	80	6.0	94	2	3.0	10000	85	70	14
HA-2542	350	70	4.7	80	2	10.0	35000	70	70	35.0
HA-2850	340	400	5.4	86	10	2.0	14500	75	75	7.5
CA3450	330	170	6.6	60	1	15.0	350	50	60	35.0
HA-2841	250	50	4.0	90	1	3.0	10000	80	70	11
HA-2541	250	40	3.0	80	1	2.0	25000	70	70	40.0
HFA-0002	250	1000	4.5	98	10	0.7	700	105	90	15.0
HA-5190	200	150	5.0	83	5	5.0	15000	74	70	28.0
HA-5195	200	150	5.0	83	5	5.0	15000	74	70	28.0
HA-2529	150	20	2.1	80	3	5.0	200	80	80	6.0
HA-2544	150	50	3.2	71	1	15.0	15000	75	70	12.0
HA-2520	120	20	1.5	80	3	8.0	200	80	80	6.0
HA-2522	120	20	1.2	78	3	10.0	250	74	74	6.0
HA-2525	120	20	1.2	78	3	10.0	250	74	74	6.0
HA-2548	120	150	1.91	114	5	0.9	50	80	86	18.0
HA-5160	120	100	1.600	97	10	3	0.05	74	74	8
DUAL										
CA3280	125	9.0	1.99	94	1	3.0	5000	80	86	4.8
CA3280A	125	9.0	1.99	94] 1	0.5	5000	94	94	4.8
HA-5222	25	100	0.24	106	1	0.75	80	86	86	8.0
HA-5112	20	60	0.19	100	10	2.0	200	86	86	5.0
CA3260	10	4.0	0.16	94	1	15.0	0.05	70	70	15.5
CA3260A	10	4.0	0.16	94	1	5.0	0.03	80	76	15.5
CA3240	9.0	4.5	0.14	86	1	15.0	0.05	70	76	12.0
CA3240A	9.0	4.5	0.14	86	1	5.0	0.04	70	76	12.0
CA5260A	5.0	3.0	0.10	83	1	4.0	0.015	80	75	2.0
QUAD										
HA-2444	160	45	5.1	71	1	7.0	15000	70	65	25
HA-2400	30	40	0.20	94	1	9.0	200	80	74	6
HA-2404	30	40	0.20	94	1	9.0	200	80	74	6
HA-2405	30	40	0.20	94	1	9.0	250	74	74	6
HA-2406	20	30	0.24	92	1	10.0	250	74	74	7
HA-5114	20	60	0.191	100	10	2.5	200	86	86	6.5
CA5470	5.0	14	0.01	80	1	22.0	0.01	55	60	10

^{*} AZOL applies to current feedback amplifiers only (HA-5004, HA-5020)

LOW POWER: Min/Max Limits @ +25°C, Unless Otherwise Specified

	T		r		l	T	I	Γ	I	
DEVICE	SUPPLY CURRENT (mA)	MAX V+, V- (±V)	SLEW RATE (typ) (V/µs)	GBWP (typ) (MHz)	CM RANGE (±V)	OUTPUT VOLTAGE SWING (±V)	OUTPUT CURRENT (mA)	OFFSET VOLTAGE (mV)	BIAS CURRENT (nA)	PSRR (dB)
SINGLE				L_`	l	<u> </u>	<u> </u>		<u> </u>	
CA3440	0.017	12.5	0.03	0.063	3.5	3.0	15.0	10.0	0.050	70
CA3440A	0.017	12.5	0.03	0.063	3.5	3.0	15.0	5.0	0.040	70
CA3078A	0.02	18.0	1.5	0.002	5.5	5.1	12.0	3.5	12.0	70
ICL7611A	0.02	9.0	0.02	0.044	4.4	4.9	8.0	2.0	0.05	80
ICL7612A	0.02	9.0	0.02	0.044	5.3	4.9	8.0	2.0	0.05	80
HA-7713A	0.03	9	0.04	0.12	5	4.95	10	0.25	0.020	90
HA-7713B	0.03	9	0.04	0.12	5	4.95	10	0.500	0.020	80
CA5130	0.10	8.0	10.0	4.0	2.5	2.5	4.0	10.0	0.015	55
CA5130A	0.10	8.0	10.0	4.0	2.5	2.5	4.0	4.0	0.010	60
CA5160	0.10	8.0	10.0	4.0	2.5	2.5	4.0	10.0	0.015	55
CA5160A	0.10	8.0	10.0	4.0	2.5	2.5	4.0	4.0	0.010	60
CA3078	0.13	7.0	1.5	0.002	5.5	5.1	12.0	4.5	170.0	70
HA-7712A	0.200	9	0.45	1.0	5	4.95	25	0.250	0.02	90
HA-7712B	0.200	9	0.45	1.0	5	4.95	25	0.500	0.02	80
CA3094	0.40	12.0	50.0	30.0	12.0	14.9	100.0	5.0	5000.0	70
CA3094A	0.40	18.0	50.0	30.0	12.0	14.9	100.0	5.0	5000.0	70
CA3094B	0.40	22.0	50.0	30.0	12.0	14.9	100.0	5.0	5000.0	70
DUAL										
ICL7621A	0.25	9.0	0.2	0.5	4.2	4.9	8.0	2.0	0.05	80
HA-7712A	0.400	9	0.45	1.0	5	4.95	25	0.250	0.02	90
HA-7712B	0.400	9	0.45	1.0	5	4.95	25	0.500	0.02	80
CA158A	1.2	13.0	0.5	1.0	13.0	13.0	20.0	2.0	50.0	65
CA258A	1.2	6.5	0.5	1.0	13.0	13.0	20.0	3.0	80.0	65
CA2904	1.2	6.5	0.5	1.0	13.0	13.0	20.0	7.0	250.0	50
CA258	1.2	6.5	0.5	1.0	13.0	13.0	20.0	5.0	150.0	65
CA358	1.2	13.0	0.5	1.0	13.0	13.0	20.0	7.0	250.0	65
CA158	1.2	16.0	0.5	1.0	13.0	13.0	20.0	5.0	150.0	65
CA358A	1.2	13.0	0.5	1.0	13.0	13.0	20.0	3.0	100.0	65
HA-5232	1.45	18	0.15	0.5	12	12	20	0.500	10	100
CA124	2.0	16.0	0.5	1.0	13.0	26.0	10.0	5.0	150.0	65
CA5260	2.0	8.0	5.0	3.0	2.5	3.0	1.75	15.0	0.015	70
QUAD										
ICL7642	0.02	9.0	0.02	0.04	4.2	4.5	8.0	10.0	0.05	80
HA-5144	0.15	17.5	0.8	0.4	10.0	10.0	4.5	6.0	100.0	77
CA224	2.00	16.0	0.5	1.0	13.0	13.0	10.0	7.0	250.0	65
CA324	2.00	16.0	0.5	1.0	13.0	13.0	10.0	7.0	250.0	65
ICL7641	2.50	9.0	1.6	1.4	4.2	4.5	8.0	10.0	0.05	80
HA-5234	2.90	18	0.15	0.5	12	12	20	0.750	10	100



CA124, CA224, CA324, CA2902 LM324*, LM2902*

Quad Operational Amplifiers For Commercial, Industrial, and Military Applications

August 1991

Features . Operation from Single or Dual Supplies • DC Voltage Gain 100dB (Typ.) • Input Offset Voltage...... 2mV (Typ.) Input Offset Current ► CA224, CA324, CA2902, LM324, LM2902 5nA (Typ.)

► CA124 3nA (Typ.) Replacement for Industry Types 124, 224, 324

Applications


- Summing Amplifiers
- Multivibrators
- Oscillators
- Transducer Amplifiers
- DC Gain Blocks

Description

The CA124, CA224, CA324, CA2902, LM324, and LM2902 consist of four independent, high-gain operational amplifiers on a single monolithic substrate. An on-chip capacitor in each of the amplifiers provides frequency compensation for unity gain. These devices are designed specially to operate from either single or dual supplies, and the differential voltage range is equal to the power-supply voltage. Low power drain and an input common-mode voltage range from 0 V to V+ -1.5 V (single-supply operation) make these devices suitable for battery operation.

The CA124, CA224, CA324, CA2902, LM324 and LM2902 are supplied in both 14-lead dual-in-line plastic (E suffix) and 14-lead (150 mil) small outline (M suffix) packages. The CA324 is available in chip form (H suffix).

Pinout



^{*} Technical Data on LM Branded types is identical to the corresponding CA Branded types. CAUTION: These devices are sensitive to electrostatic discharge. Proper I.C. handling procedures should be followed. Copyright © Harris Corporation 1991

MAXIMUM RATINGS, Absolute-	Ma:	kim	um	v.	alu	es a	at 7	r _A	= 2	50	С			
SUPPLY VOLTAGE														32 V or ±16 V
DIFFERENTIAL INPUT VOLTAGE.														±32 V
INPUT VOLTAGE														-0.3 V to +32 V
INPUT CURRENT $(V_1 \le -0.3 V)^{\dagger}$.														50 mA
OUTPUT SHORT CIRCUIT TO GROU	ND													
(V ⁺ ≤15 V)*														Continuous
DEVICE DISSIPATION:														
Up to T _A = 55 ⁰ C														750 mW
Above T _A = 55°C												d	erate l	linearly at 6.67 mW/ ^O C
AMBIENT TEMPERATURE RANGE:														
Operating														-55 to +125°C
Storage														-65 to +150°C
LEAD TEMPERATURE (DURING SOI	LDE	RI	NG):										
At distance 1/16 ± 1/32 in. (1.59 ± 0														
from case for 10 seconds max														+265°C

^{*}The maximum output current is approximately 40 mA independent of the magnitude of V $^+$. Continuous short circuits at V $^+$ >15 V can cause excessive power dissipation and eventual destruction. Short circuits from the output to V $^+$ can cause overheating and eventual destruction of the device.




Fig. 2-Schematic diagram-one of four operational amplifiers.

[†]This input current will only exist when the voltage at any of the input leads is driven negative. This current is due to the collector-base junction of the input p-n-p transistors becoming forward biased and thereby acting as input diode clamps. In addition to this diode action, there is also lateral n-p-n parasitic transistor action on the IC chip. This transistor action can cause the output voltages of the amplifiers to go to the V⁺ voltage level (or to ground for a large overdrive) for the time duration that an input is driven negative. This transistor action is not destructive and normal output states will re-establish when the input voltage, which was negative, again returns to a value greater than -0.3 V dc.

	TEST CONDITIONS		CA12 LIMIT		
CHARACTERISTIC	Supply Voltage (V ⁺) = 5 V Unless Otherwise Specified	Min.	Тур.	Max.	UNITS
	T _A = 25°C				
Input Offset Voltage, V _{IO}	Note 3	_	2	5	mV
Output Voltage Swing, VOPP	$R_L = 2 k\Omega$	0	_	V ⁺ -1.5	V
Input Common-Mode Voltage Range, V _{ICR}	Note 2, V ⁺ =30 V	0	-	V ⁺ -1.5	٧
Input Offset Current, I _{IO}	11+-11-	_	3	30	nΑ
Input Bias Current, I _{IB}	I _I ⁺ or I _I ⁻ , Note 1	_	45	150	nΑ
Output Current (Source), IO	V _I ⁺ =+1 V, V _I ⁻ =0 V, V ⁺ =15 V	20	40	-	mA
	V ₁ ⁺ =0 V,V ₁ ⁻ =1 V,V ⁺ =15 V	10	20	_	mA
Output Current (Sink), IO	V _I ⁺ =0 V,V _I ⁻ =1 V, V _O =200 mV	12	50	_	μΑ
Large-Signal Voltage Gain, A	$R_L \ge 2 k\Omega, V^+ = 15 V$ (For large V_O swing)	94	100	_	dB
Common-Mode Rejection Ratio, CMRR	DC	70	85	_	dB
Power Supply Rejection Ratio, PSRR	DC	65	100	_	dB
Amplifier-to-Amplifier Coupling	f=1 to 20 kHz (Input re- ferred)	-	-120	-	dB
	T _A = -55 to +125°C				•
Input Offset Voltage, V _{IO}	Note 3	_	_	7	mV
Temperature Coefficient of Input Offset Voltage, ∝V _{IO}	R _S = 0		7	-	μV/ ^o C
Input Offset Current, I _{IO}	11+-11-		_	100	nΑ
Temperature Coefficient of Input Offset Current, ∝I _{IO}		_	10	-	pA/ºC
Input Bias Current, I _{IB}	I _I ⁺ or I _I ⁻	_		300	nΑ
Total Supply Current, I+	R _L = ∞ On All Ampl.		0.8	2	mA
Input Common-Mode Voltage Range, V _{ICR}	V ⁺ = 30 V	0	_	V ⁺ -2	V
Large-Signal Voltage Gain, A	$R_L \ge 2 k\Omega, V^+=15 V$ (For large V_O swing)	88	_	_	dB
Output Voltage Swing:	Out				
High-Level, V _{OH}	$R_L=2 k\Omega, V^+=30 V$ $R_L=10 k\Omega$	26 27	_ 28		V
Low-Level, V _{OL}	$R_L=10 \text{ k}\Omega$	-	5	20	mV
Output Current:	1				
Source, I _O	V ₁ ⁺ =1 V _{DC} ,V ₁ ⁻ =0, V ⁺ =15 V	10	20	_	mA
Sink, I _O	V _I ⁻ =1 V _{DC} ,V _I ⁺ =0, V ⁺ =15 V	5	8	_	mA
Differential Input Voltage	Note 2	-	_	V ⁺	V

NOTE 1: Due to the p-n-p input stage the direction of the input current is out of the IC. No loading change exists on the input lines because the current is essentially constant, independent of the state of the output.

NOTE 2: The input signal voltage and the input common-mode voltage should not be allowed to go negative by more than 0.3 V. The positive limit of the common-mode voltage range is V⁺ - 1.5 V, but either or both inputs can go to +32 V without damage.

NOTE 3: $V_O = 1.4 V_{DC}$, $R_S = 0 \Omega$ with V⁺ from 5 V to 30 V; and over the full input common-mode voltage range (0 V to V⁺ - 1.5 V).

ELECTRICAL CHARACTERISTICS (Values apply for each operational amplifier)

	TEST CONDITIONS	CA	LIMIT		
CHARACTERISTIC	Supply Voltage (V ⁺) = 5 V Unless Otherwise Specified	Min.	Тур.	Max.	UNITS
	$T_A = 25^{\circ}C$				
Input Offset Voltage, V _{IO}	Note 3	_	2	7	mV
Output Voltage Swing, VOPP	$R_L = 2 k\Omega$	0	_	V ⁺ -1.5	V
Input Common-Mode Voltage Range, V _{ICR}	Note 2, V ⁺ = 30 V	0	_	V ⁺ -1.5	٧
Input Offset Current, I ₁₀	1 ₁ + - 1 ₁ -	1	5	50	nΑ
Input Bias Current, I _{IB}	I _I ⁺ or I _I ⁻ , Note 1	_	45	250	nΑ
Output Current (Source),IO	V _I ⁺ =+1 V, V _I ⁻ =0 V, V ⁺ =15 V	20	40	_	mA
	V _I ⁺ =0 V,V _I ⁻ =1 V, V ⁺ =15 V	10	20	_	mA
Output Current (Sink), I _O	V ₁ ⁺ =0 V,V ₁ ⁻ =1 V, V _O =200 mV	12	50	_	μΑ
Large-Signal Voltage Gain,A	R_L ≥2 kΩ,V ⁺ =15 V (For large V _O swing)	88	100	_	dB
Common-Mode Rejection Ratio, CMRR	DC	65	70	_	dB
Power Supply Rejection Ratio, PSRR	DC	65	100		dB
Amplifier-to-Amplifier Coupling	f = 1 to 20 kHz (Input referred)	_	-120		dB
T _A = -40 to	+85°C (CA224), T _A = 0 to 7	70°C	(CA324)	
Input Offset Voltage, V _{IO}	Note 3	<u> </u>	_	9	mV
Temperature Coefficient of Input Offset Voltage, [∞] V _{IO}	R _s = 0	_	7	_	μV/°C
Input Offset Current, I _{IO}	11 + - 11 -	_	_	150	nA
Temperature Coefficient of Input Offset Current,∝I _{IO}		_	10	-	pA/ºC
Input Bias Current, I _{IB}	or -	_	_	500	nA
Total Supply Current, I ⁺	R _L =∞ On All Ampl.		0.8	2	mA
Input Common-Mode Voltage Range, V _{ICR}	V ⁺ = 30 V	0		V ⁺ -2	V
Large-Signal Voltage Gain,A	$R_L \ge 2 k\Omega_r V^+ = 15 V$ (For large V_O swing)	83	-	_	dB
Output Voltage Swing:					
High-Level, V _{OH}	$R_L = 2 k\Omega, V^+ = 30 V$ $R_L = 10 k\Omega$	26 27	28	-	V
Low-Level, V _{OL}	$R_L = 10 \text{ k}\Omega$	-	5	20	mV
Output Current:	N + 4 N N = 5				
Source, IO	V ₁ ⁺ =1 V _{DC} ,V ₁ ⁻ =0, V ⁺ =15 V	10	20	_	mA
Sink, I _O	V _I ⁻ =1 V _{DC} ,V _I ⁺ =0, V ⁺ =15 V	5	8	_	mA
Differential Input Voltage	Note 2	_	_	V ⁺	٧

NOTE 1: Due to the p-n-p input stage the direction of the input current is out of the IC. No loading change exists on the input lines because the current is essentially constant, independent of the state of the output.

NOTE 2: The input signal voltage and the input common-mode voltage should not be allowed to go negative by more than 0.3 V. The positive limit of the common-mode voltage range is V⁺ - 1.5 V, but either or both inputs can go to +32 V without damage.

NOTE 3: $V_O=1.4~V_{DC}, R_S=0~\Omega$ with V+ from 5 V to 30 V; and over the full input common–mode voltage range (0 V to V+ – 1.5 V).

ELECTRICAL CHARACTERISTICS (Values apply for each operational amplifier)

	TEST CONDITIONS		2902 LIMIT			
CHARACTERISTIC	Supply Voltage (V ⁺) = 5 V Unless Otherwise Specified	Min.	Тур.	Max.	UNITS	
	T _A = -40 to +85°C (CA2902)					
Input Offset Voltage, VIO	Note 3	-	-	10	mV	
Temperature Coefficient of Input Offset Voltage, ∝V _{IO}	R _S =0	-	7	-	μV/ºC	
Input Offset Current, I _{IO}	lı+-lı-	T -	45	200	nA	
Temperature Coefficient of Input Offset Current, ∝I _{IO}		-	10	-	pA/ºC	
Input Bias Current, I _{IB}	l₁+ or l₁−, Note 1	-	40	500	nA	
Input Common-Mode Voltage Range, V _{ICR}	V ⁺ = 26 V, Note 2	0	-	V+-2	٧	
Supply Current, I+	R _L = ∞ On All Ampl.	-	0.7	1.2	mA	
	$R_L = \infty, V^+ = 26 \text{ V}$	-	- 1.5 3			
Large-Signal Voltage Gain, A	$R_L > 2 k\Omega$, $V^+ = 15 V$ (For large V_O swing)	83	-	-	dB	
Output Voltage Swing:						
High-Level, VOH	$R_L = 2 k\Omega, V^+ = 26 V$	22	-	-	V	
	R _L = 10 kΩ	23	28	_		
Low-Level, V _{OL}	R _L = 10 kΩ	-	5	100	mV	
Output Current:		1	Į.	l		
Source, I _O	$V_1^+ = 1 V_{DC}, V_1^- = 0,$ 10 2 $V_1^+ = 15 V_1^- = 0$			-	mA	
Sink, I _O	$V_{I}^{-} = 1 V_{DC}, V_{I}^{+} = 0,$ $V^{+} = 15 V$	5	8	-	mA	
Differential Input Voltage	Note 2	T -	_	V+	V	

NOTE 1: Due to the p-n-p input stage the direction of the input current is out of the IC. No loading change exists on the input lines because the current is essentially constant, independent of the state of the output.

NOTE 2: The input signal voltage and the input common-mode voltage should not be allowed to go negative by more than 0.3 V. The positive limit of the common-mode voltage range is V⁺ - 1.5 V, but either or both inputs can go to +32 V without damage.

NOTE 3: $V_O = 1.4 \ V_{DC}$, $R_S = 0 \ \Omega$ with V+ from 5 V to 30 V; and over the full input common–mode voltage range (0 V to V+ -1.5 V).

TYPICAL CHARACTERISTICS CURVES




Fig. 3-Input current vs. ambient temperature.




Fig. 4-Supply current drain vs. supply voltage.




Fig. 5-Large-signal frequency response.




Fig. 6-Output current vs. ambient temperature.




Fig. 7-Input current vs. supply voltage.





Fig. 8-Voltage gain vs. supply voltage.

TYPICAL CHARACTERISTICS CURVES (CONT'D)






Fig. 9-Open-loop frequency response.

Fig. 10-Voltage follower pulse response (small signal).




Fig. 11-Voltage follower pulse response.



August 1991

Dual Operational Amplifiers For Commercial, Industrial, and Military Applications

Features

- Low Input Bias Current
- . Low Input Offset Voltage and Current
- Input Common-Mode Voltage Range Includes Ground
- Differential Input Voltage Range. Equal to V+ Range
- Large Output Voltage Swing 0 to V+ -1.5V

Description

The CA158, CA158A, CA258, CA258A, CA358, CA358A and CA2904 types consist of two independent, high gain, internally frequency compensated operational amplifiers which are designed specifically to operate from a single power supply over a wide range of voltages. They may also be operated from split power supplies. The supply current is basically independent of the supply voltage over the recommended voltage range.

These devices are particularly useful in interface circuits with digital systems and can be operated from the single common 5 Vdc power supply. They are also intended for transducer amplifiers, dc gain blocks and many other conventional op amp circuits which can benefit from the single power supply capability.

The CA158, CA158A, CA258, CA258A, CA358A, CA358A, and CA2904 types are supplied in 8-lead Small Outline packages (M suffix), 8-lead dual-in-line plastic packages (MINI-DIP, E suffix), 8-lead TO-5 style packages with standard leads (T suffix), and with dual-in-line formed leads (DIL-CAN, S suffix). The CA358 is also supplied in chip form (H suffix).

The CA158, CA158A, CA258, CA258A, CA358A, CA358A, and CA2904 types are an equivalent to or a replacement for the industry types 158, 158A, 258, 258A, 358, 358A, and CA2904.

Pinouts

CA158, CA258, and CA358 S-SUFFIX AND T-SUFFIX TYPES




FIGURE 1.

CA158, CA258, CA358, AND CA2904 E-SUFFIX AND M-SUFFIX TYPES




FIGURE 2.

MAXIMUM RATINGS, Absolute-Maximum Values at $T_A = 25^{\circ}C$
SUPPLY VOLTAGE, V+:
CA2904
Other Types
DIFFERENTIAL INPUT VOLTAGE:
All Types
INPUT VOLTAGE
INPUT CURRENT (V ₁ < -0.3 V) +
OUTPUT SHORT CIRCUIT TO GROUND
(V ⁺ ≤15 V) [*]
DEVICE DISSIPATION:
Up to $T_A = 55^{\circ}C$
Above $T_A = 55^{\circ}C$ derate linearly at 6.67 mW/ $^{\circ}C$
AMBIENT TEMPERATURE RANGE:
Operating
Storage
LEAD TEMPERATURE (During Soldering):
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm)
from case for 10 seconds max

[†] This input current will only exist when the voltage at any of the input leads is driven negative. This current is due to the collector-base junction of the input p-n-p transistors becoming forward biased and thereby acting as input diode clamps. In addition to this diode action, there is also lateral n-p-n parasitic transistor action on the IC chip. This transistor action can cause the output voltages of the amplifiers to go to the V⁺ voltage level (or to ground for a large overdrive) for the time duration that an input is driven negative. This transistor action is not destructive and normal output states will re-establish when the input voltage, which was negative, again returns to a value greater than -0.3 V dc.




Fig.3 - Schematic diagram - one of two operational amplifiers.

^{*} The maximum output current is approximately 40 mA independent of the magnitude of V⁺. Continuous short circuits at V⁺ > 15 V can cause excessive power dissipation and eventual destruction. Short circuits from the output to V⁺ can cause overheating and eventual destruction of the device. Destructive dissipation can result from simultaneous short circuits on both amplifiers.

CHARACTERISTIC	TEST CONDITIONS		LIMITS CA158A (E, T, S)			
	Supply Voltage (V+) = 5 V Unless Otherwise Specified	Min.	Тур.	Max.		
	T _A = 25°C			···		
Input Offset Voltage, VIO	Note 3	_	1	2	mV	
Output Voltage Swing, VOPP	R _L = 2 kΩ	0	-	V ⁺ –1.5	٧	
Input Common-Mode Voltage Range, VICR	Note 2, V ⁺ = 30 V	0	1	V ⁺ –1.5	V	
Input Offset Current, IIO	11+-11-	-	2	10	nΑ	
Input Bias Current, IIB	I _I ⁺ or I _I ⁻ , Note 1	_	20	50	nΑ	
Output Current (Source), IO	Output Current (Source), I_0 $V_1^+ = +1 V$, $V_1^- = 0 V$, $V_2^+ = 15 V$		40	_	mA	
,	$V_1^+ = 0 V, V_1^- = 1 V, V^+ = 15 V$	10	20	-	mA	
Output Current (Sink), IO	V _I ⁺ =0 V, V _I ⁻ =1 V, V _O =200 mV	12	50	-	μΑ	
Short Circuit Output Current	R _L = 0 (to Ground) Note 4	_	40	60	mA	
Large Signal Voltage Gain, A _{OL}	R _L \geq 2 k Ω , V ⁺ = 15 V (For large V _O swing)	50	100	-	V/mV	
Common-Mode Rejection Ratio, CMRR	DC	70	85	-	dB	
Power Supply Rejection Ratio, PSRR	DC	65	100	-	dB	
Amplifier-to-Amplifier Coupling	f = 1 to 20 kHz (Input referred)	_	-120	-	dB	
	T _A = -55 to +125°C					
Input Offset Voltage, VIO	Note 3	-	1	4	mV	
Temperature Coefficient of Input Offset Voltage, CVIO	R _s = 0	-	7	15	μV/ºC	
Input Offset Current, IIO	11+-11-	_	1	30	nΑ	
Temperature Coefficient of Input Offset Current, ∝I _{IO}			10	200	pA/°C	
Input Bias Current, IJB	·II ⁺ or II ⁻		40	100	nA	
Input Common-Mode Voltage Range, V _{ICR}	V ⁺ = 30 V, Note 2	0	_	V ⁺ -2	٧	
Supply Current, I ⁺	R _L = ∞ On All Ampl.	_	0.7	1.2	m ^	
Supply Current, I	R _L = ∞, V ⁺ = 30 V	-	1.5	3	mA	

NOTE 1: Due to the p-n-p input stage the direction of the input current is out of the IC. No loading change exists on the input lines because this current is essentially constant, independent of the state of the output.

NOTE 2: The input signal voltages and the input common-mode voltage should not be allowed to go negative by more than $0.3 \, \text{V}$. The positive limit of the common-mode voltage range is $\, \text{V}^+ - 1.5 \, \text{V}$, but either or both inputs can go the $+ 32 \, \text{V}$ without damage.

NOTE 3: V_0 = 1.4 V_{DC} , R_s = 0 Ω with V⁺ from 5 V to 30 V, and over the full input common-mode voltage range (0 V to V⁺ - 1.5 V).

NOTE 4: The maximum output current is approximately 40 mA independent of the magnitude of V⁺. Continuous short circuits at V⁺ > 15 V can cause excessive power dissipation and eventual destruction. Short circuits from the output to V⁺ can cause overheating and eventual destruction of thedevice. Destructive dissipation can result from simultaneous short circuits on both amplifiers.

CHARACTERISTIC	TEST CONDITIONS	CA	UNITS			
	Supply Voltage (V ⁺) = 5 V Unless Otherwise Specified	Min. Typ. M		Max.	1 1	
	T _A = 25°C	I				
Input Offset Voltage, VIO	Note 3	_	1	3	mV	
Output Voltage Swing, VOPP	R _L = 2 kΩ	0	-	V ⁺ -1.5	٧	
Input Common-Mode Voltage Range, VICR	Note 2, V ⁺ = 30 V	0	1	V ⁺ –1.5	V	
Input Offset Current, IIO	11+-11-	1	2	15	nΑ	
Input Bias Current, I _{IB}	I _I ⁺ or I _I ⁻ , Note 1	_	40	80	nA	
Output Current (Source), IO	t Current (Source), I_0 $V_1^+ = +1 \text{ V}, V_1^- = 0 \text{ V}, V_1^+ = 15 \text{ V}$			_	mA	
	$V_1^+ = 0 V, V_1^- = 1 V, V^+ = 15 V$	10	20	-	mA	
Output Current (Sink), IO	$V_1^+ = 0 \text{ V}, V_1^- = 1 \text{ V},$ $V_0 = 200 \text{ mV}$	12	50	_	μΑ	
Short Circuit Output Current	R _L = 0 (to Ground) Note 4	_	40	60	mA	
Large Signal Voltage Gain, AOL	$R_L \ge 2 k\Omega$, $V^+ = 15 V$ (For large V_O swing)	50	100	_	V/mV	
Common-Mode Rejection Ratio, CMRR	DC	70	85	_	dB	
Power Supply Rejection Ratio, PSRR	DC	65	100	_	dB	
Amplifier-to-Amplifier Coupling	f = 1 to 20 kHz (Input referred)	-	-120	-	dB	
	$T_A = -25 \text{ to } +85^{\circ}\text{C}$					
Input Offset Voltage, VIO	Note 3	_	-	4	mV	
Temperature Coefficient of Input Offset Voltage,∝V _{IO}	R _s ≈ 0	-	7	15	μV/ºC	
Input Offset Current, IJO	11 + - 11 -	-	-	30	nΑ	
Temperature Coefficient of Input Offset Current, ∝I _{IO}			10	200	pA/°C	
Input Bias Current, I _{1B}	1 ₁ ⁺ or 1 ₁ ⁻	_	40	100	nA	
Input Common-Mode Voltage Range, VICR	V ⁺ = 30 V, Note 2	0	-	V ⁺ -2	V	
Supply Current, I ⁺	R _L = ∞ On All Ampl.	_	0.7	1.2	mA	
Supply Current, I	R _L = ∞, V ⁺ = 30 V	-	1.5	3	IIIA	

- NOTE 1: Due to the p-n-p input stage the direction of the input current is out of the IC. No loading change exists on the input lines because this current is essentially constant, independent of the state of the output.
- NOTE 2: The input signal voltages and the input common-mode voltage should not be allowed to go negative by more than 0.3 V. The positive limit of the common-mode voltage range is V⁺ 1.5 V, but either or both inputs can go the + 32 V without damage.
- NOTE 3: V_0 = 1.4 V_{DC} , R_s = 0 Ω with V⁺ from 5 V to 30 V, and over the full input common-mode voltage range (0 V to V⁺ 1.5 V).
- NOTE 4: The maximum output current is approximately 40 mA independent of the magnitude of V⁺. Continuous short circuits at V⁺ > 15 V can cause excessive power dissipation and eventual destruction. Short circuits from the output to V⁺ can cause overheating and eventual destruction of thedevice. Destructive dissipation can result from simultaneous short circuits on both amplifiers.

CHARACTERISTIC	CHARACTERISTIC Supply Voltage (V ⁺) = 5 V Unless Otherwise Specified		LIMITS CA35RA (E. T. S)			
			Тур.			
	T _A = 25°C					
Input Offset Voltage, VIO	Note 3	-	2	3	mV	
Output Voltage Swing, VOPP	R _L = 2 kΩ	0	_	V ⁺ –1.5	٧	
Input Common-Mode Voltage Range, V _{ICR}	Note 2, V ⁺ = 30 V	0	_	V ⁺ -1.5	٧	
Input Offset Current, IIO	1 ₁ + -1 ₁ -	_	5	30	nΑ	
Input Bias Current, IJB	I _I ⁺ or I _I ⁻ , Note 1	-	45	100	nΑ	
Output Current (Source), IO	V _I ⁺ = +1 V, V _I = 0 V, V ⁺ = 15 V	20	40	-	mA	
	$V_1^+ = 0 \text{ V}, V_1^- = 1 \text{ V}, V^+ = 15 \text{ V}$	10	20	-	mΑ	
Output Current (Sink), IO	V _I ⁺ =0 V, V _I ⁻ =1 V, V _O =200 mV	12	50	_	μΑ	
Short Circuit Output Current	R _L = 0 (to Ground) Note 4	_	40	60	mA	
Large Signal Voltage Gain, AOL	R _L \geqslant 2 k Ω , V ⁺ = 15 V (For large V _O swing)	25	100	-	V/mV	
Common-Mode Rejection Ratio, CMRR	DC	65	85	-	dB ·	
Power [·] Supply Rejection Ratio, PSRR	DC		100	-	dB	
Amplifier-to-Amplifier Coupling	f = 1 to 20 kHz (Input referred)		-120	-	dB	
	T _A = 0 to +70°C					
Input Offset Voltage, VIO	Note 3			5	mV	
Temperature Coefficient of Input Offset Voltage,∝V _{IO}	R _s = 0		7	20	μV/ ^O C	
Input Offset Current, IIO	1 ₁ + - 1 ₁ -	-	-	75	nA	
Temperature Coefficient of Input Offset Current, ∝I ₁₀	· · ·		10	300	pA/ºC	
Input Bias Current, IJB	or -		40	200	nA	
Input Common-Mode Voltage Range, VICR	V ⁺ = 30 V, Note 2	0	_	V ⁺ -2	V	
Supply Current, I ⁺	R _L = ∞ On All Ampl.	_	0.7	1.2	mA	
Supply Cultellt, I	R _L = ∞, V + = 30 V	-	1.5	3	IIIA	

NOTE 1: Due to the p-n-p input stage the direction of the input current is out of the IC. No loading change exists on the input lines because this current is essentially constant, independent of the state of the output.

NOTE 2: The input signal voltages and the input common-mode voltage should not be allowed to go negative by more than 0.3 V. The positive limit of the common-mode voltage range is V⁺ – 1.5 V, but either or both inputs can go the + 32 V without damage.

NOTE 3: V_0 = 1.4 V_{DC} , R_s = 0 Ω with V⁺ from 5 V to 30 V, and over the full input common-mode voltage range (0 V to V⁺ - 1.5 V).

NOTE 4: The maximum output current is approximately 40 mA independent of the magnitude of V⁺. Continuous short circuits at V⁺ ≥ 15 V can cause excessive power dissipation and eventual destruction. Short circuits from the output to V⁺ can cause overheating and eventual destruction of the device. Destructive dissipation can result from simultaneous short circuits on both amplifiers.

CHARACTERISTIC	CHARACTERISTIC Supply Voltage (V+) = 5 V Unless Otherwise Specified		LIMI A158 (E A258 (E	UNITS	
			Тур.	Max.	
	T _A = 25°C				
Input Offset Voltage, VIO	Note 3	_	2	5	mV
Output Voltage Swing, VOPP	R _L = 2 kΩ	0	_	V ⁺ -1.5	V
Input Common-Mode Voltage Range, VICR	Note 2, V ⁺ = 30 V	0	_	V ⁺ -1.5	V
Input Offset Current, IJO	11+-11-	-	3	30	nΑ
Input Bias Current, IJB	I _I ⁺ or I _I ⁻ , Note 1	_	45	150	nA
Output Current (Source), IO	V _I ⁺ =+1 V, V _I =0 V, V ⁺ =15 V	20	40	-	mA
	V _I ⁺ = 0 V, V _I ⁻ = 1 V, V ⁺ =15 V	10	20	-	mA
Output Current (Sink), IO	$V_1^+ = 0 \text{ V}, V_1^- = 1 \text{ V},$ $V_0 = 200 \text{ mV}$	12	50	_	μΑ
Short Circuit Output Current	R _L = 0 (to Ground) Note 4	_	40	60	mA
Large Signal Voltage Gain, AOL	$R_L \ge 2 k\Omega$, $V^+ = 15 V$ (For large V_O swing)	50	100	-	V/mV
Common-Mode Rejection Ratio, CMRR	DC	70	85		dB
Power Supply Rejection Ratio, PSRR	DC	65	100	-	dB
Amplifier-to-Amplifier Coupling	f = 1 to 20 kHz (Input referred)	1	-120	-	dB
T _A = -55 to	+ 125°C (CA158); T _A = -25 to +	85°C	(CA258)	
Input Offset Voltage, VIO	Note 3	1	_	7	mV
Temperature Coefficient of Input Offset Voltage,∝V _{IO}	R _s = 0	1	7	-	μV/ºC
Input Offset Current, I ₁₀	11+-11-	ı	_	100	nΑ
Temperature Coefficient of Input Offset Current, ∝I _{IO}			10	_	pA/ºC
Input Bias Current, IIB	or =	-	40	300	nA
Input Common-Mode Voltage Range, VICR	V ⁺ = 30 V, Note 2	0	-	V ⁺ -2	V
Supply Current, I ⁺	R _L = ∞ On All Ampl.	-	0.7	1.2	mA
Supply Cullent, I	R _L = ∞, V ⁺ = 30 V	-	1.5	3	IIIA

- NOTE 1: Due to the p-n-p input stage the direction of the input current is out of the IC. No loading change exists on the input lines because this current is essentially constant, independent of the state of the output.
- NOTE 2: The input signal voltages and the input common-mode voltage should not be allowed to go negative by more than 0.3 V. The positive limit of the common-mode voltage range is V⁺ -1.5 V, but either or both inputs can go the +32 V without damage.
- NOTE 3: $V_O = 1.4$, V_{DC} , $R_S = 0$ Ω with V⁺ from 5 V to 30 V, and over the full input common-mode voltage range (0 V to V+ -1.5 V).
- NOTE 4: The maximum output current is approximately 40 mA independent of the magnitude of V⁺. Continuous short circuits at V⁺ > 15 V can cause excessive power dissipation and eventual destruction. Short circuits from the output to V⁺ can cause overheating and eventual destruction of the device. Destructive dissipation can result from simultaneous short circuits on both amplifiers.

ELECTRICAL CHARACTERISTICS (Values Apply for Each Operational Amplifier)

CHARACTERISTIC	TEST CONDITIONS	C	UNITS					
	Supply Voltage (V ⁺) = 5 V Unless Otherwise Specified		Тур.	Typ. Max.				
T _A = 25°C								
Input Offset Voltage, VIO	Note 3	-	2	7	mV			
Output Voltage Swing, VOPP	R _L = 2 kΩ	0	-	V ⁺ -1.5	٧			
Input Common-Mode Voltage Range, VICR	Note 2, V ⁺ = 30 V	0	_	V ⁺ –1.5	٧			
Input Offset Current, IIO	1 ₁ + -1 ₁ -	-	5	50	nΑ			
Input Bias Current, IIB	I _I ⁺ or I _I ⁻ , Note 1	_	45	250	nΑ			
Output Current (Source), IO	Source), I _O			-	mA			
	V _I ⁺ =0 V, V _I ⁻ =1 V, V ⁺ =15 V	10	20	_	mA			
Output Current (Sink), IO	V _I ⁺ =0 V, V _I ⁻ =1 V, V _O =200 mV	12	50	_	μΑ			
Short Circuit Output Current	R _L = 0 (to Ground) Note 4	_	40	60	mA			
Large Signal Voltage Gain, AOL	$R_L \ge 2 k\Omega$, V ⁺ = 15 V (For large V _O swing)	25	100	-	V/mV			
Common-Mode Rejection Ratio, CMRR	DC	65	70	_	dB			
Power: Supply Rejection Ratio, PSRR	DC	65	100	-	dB			
Amplifier-to-Amplifier Coupling	f = 1 to 20 kHz (Input referred)		-120	-	dB			
	$T_A = 0 \text{ to } +70^{\circ}\text{C}$,				
Input Offset Voltage, V _{IO}	Note 3	-	_	9	mV			
Temperature Coefficient of Input Offset Voltage,∝V _{IO}	R _S = 0	-	7	-	μV/ºC			
Input Offset Current, IIO	1 ₁ + - 1 ₁ -	_	-	150	nΑ			
Temperature Coefficient of Input Offset Current, ∝I ₁₀		-	10	_	pA/°C			
Input Bias Current, I _{IB}	II+ or II-		40	500	nA			
Input Common-Mode Voltage Range, V _{ICR}	V ⁺ = 30 V, Note 2	0	_	V ⁺ -2	٧			
Supply Current, I ⁺	R _L = ∞ On All Ampl.	-	0.7	1.2	mA			
Supply Culterit, I	R _L = ∞, V ⁺ = 30 V		1.5	3	IIIA			

NOTE 1: Due to the p-n-p input stage the direction of the input current is out of the IC. No loading change exists on the input lines because this current is essentially constant, independent of the state of the output.

NOTE 4: The maximum output current is approximately 40 mA independent of the magnitude of V⁺. Continuous short circuits at V⁺ > 15 V can cause excessive power dissipation and eventual destruction. Short circuits from the output to V⁺ can cause overheating and eventual destruction of the device. Destructive dissipation can result from simultaneous short circuits on both amplifiers.

NOTE 2: The input signal voltages and the input common-mode voltage should not be allowed to go negative by more than 0.3 V. The positive limit of the common-mode voltage range is V⁺ -1.5 V, but either or both inputs can go the +32 V without damage.

NOTE 3: $V_O = 1.4$, V_{DC} , $R_S = 0$ Ω with V⁺ from 5 V to 30 V, and over the full input common–mode voltage range (0 V to V+ -1.5 V).

CHARACTERISTIC	TEST CONDITIONS		UNITS			
	Supply Voltage (V ⁺) = 5 V Unless Otherwise Specified		Тур.	Max.		
<u> </u>	T _A = 25°C		L	· · · · · · · · · · · · · · · · · · ·		
Input Offset Voltage, V O	_	2	7	mV		
Output Voltage Swing, VOPP	R _L = 10 kΩ	0	_	V ⁺ ~1.5	V	
Input Common-Mode Voltage Range, VICR	Note 2, V ⁺ = 30 V	0	1	V ⁺ -1.5	٧	
Input Offset Current, IIO	11+-11-	_	5	50	nA	
Input Bias Current, IJB	l _l ⁺ or l _l ⁻ , Note 1	-	45	250	nA	
Output Current (Source), IO	V ₁ ⁺ = +1 V, V ₁ = 0 V, V ⁺ = 15 V	20	40	-	mA	
Output Current (Sink), IO	ent (Sink), I _O V _I ⁺ = 0 V, V _I ⁻ = 1 V, V ⁺ =15.V			-	mA	
Short Circuit Output Current	R _L = 0 (to Ground) Note 4	_	40	60	mA	
Large Signal Voltage Gain, AOL	$R_L \ge 2 k\Omega$, $V^+ = 15 V$ (For large V_O swing)	1	100	-	V/mV	
Common-Mode Rejection Ratio, CMRR	DC	50	70	_	dB	
Power: Supply Rejection Ratio, PSRR	DC	50	100	-	dB	
Amplifier-to-Amplifier Coupling	f = 1 to 20 kHz (Input referred)	-	-120		dB	
	T _A = -40 to +85 °C					
Input Offset Voltage, V _{IO}	Note 3	-	-	10	mV	
Temperature Coefficient of Input Offset Voltage,∝V _{IO}	R _s = 0	-	7	_	μV/ ^o C	
Input Offset Current, IJO	11 + - 11 -	-	45	200	nA	
Temperature Coefficient of Input Offset Current, ∝I ₁₀		_	10	_	pA/ ^O C	
Input Bias Current, I _{1B}	l _l ⁺ or l _l ⁻	_	40	500	nA	
Input Common-Mode Voltage Range, VICR	V ⁺ = 30 V, Note 2	0	_	V ⁺ -2	V	
Supply Current, I ⁺	R _L ≈ ∞ On All Ampl.	-	0.7	1.2	mA	
Supply Current, 1	R _L = ∞, V ⁺ = 30 V	-	1.5	3	mA	

- NOTE 1: Due to the p-n-p input stage the direction of the input current is out of the IC. No loading change exists on the input lines because this current is essentially constant, independent of the state of the output.
- NOTE 2: The input signal voltages and the input common-mode voltage should not be allowed to go negative by more than 0.3 V. The positive limit of the common-mode voltage range is V⁺ -1.5 V, but either or both inputs can go the +32 V without damage.
- NOTE 3: V_{O} = 1.4, V_{DC} , R_{S} = 0 Ω with V⁺ from 5 V to 30 V, and over the full input common-mode voltage range (0 V to V+ -1.5 V).
- NOTE 4: The maximum output current is approximately 40 mA independent of the magnitude of V⁺. Continuous short circuits at V⁺ > 15 V can cause excessive power dissipation and eventual destruction. Short circuits from the output to V⁺ can cause overheating and eventual destruction of the device. Destructive dissipation can result from simultaneous short circuits on both amplifiers.




Fig. 4 - Input voltage range as a function of supply voltage.




Fig. 6 - Supply current drain as a function of supply voltage.




Fig. 8 - Voltage gain as a function of supply voltage.




Fig. 10 - Voltage follower pulse response.




Fig. 5 - Input current as a function of ambient temperature.




Fig. 7 - Common mode rejection ratio as a function of input frequency.




Fig. 9 - Open-loop frequency response.




Fig. 11 - Voltage follower pulse response (small signal).




Fig. 12 — Large-signal frequency response.




Fig. 13 — Input current as a function of supply voltage.




Fig. 14 - Output source current characteristics.




Fig. 15 - Output sink current characteristics.





Fig. 16 — Output current as a function of ambient temperature.

ORDERING INFORMATION

These packages are identified by Suffix Letters indicated in the chart shown below. When ordering these devices, it is important that the appropriate suffix letter be affixed to the type number of the device required.

PACKAGE	SUFFIX LETTERS	TYPES
8-Lead Dual-In-Line Plastic	E	CA158, A CA258, A
8-Lead Small Outline	М	CA358, A CA2904
8-Lead TO-5 Style with Dual-In-Line Standard Leads	т	CA158, A CA258, A
8-Lead TO-5 Style with Dual-In-Line Formed Leads	S	CA358, A



Dimensions and pad layout for CA358H.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10⁻³ inch).

The photographs and dimensions represent a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are 57° instead of 90° with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils (0.17 mm) larger in both dimensions.



High-Gain Single and Dual Operational Amplifiers for Military, Industrial and Commercial Applications

August 1991

Features

- Input Bias Current (All Types) 500nA (Max.)
- Input Offset Current (All Types) 200nA (Max.)

Applications

- Comparator
- DC Amplifier
- Integrator or Differentiator
- Multivibrator
- · Narrow-Band or Band-Pass Filter
- Summing Amplifier

Description

The CA1458, CA1558 (dual types); CA741C, CA741 (single-types); high-gain operational amplifiers for use in military, industrial, and commercial applications.

These monolithic silicon integrated-circuit devices provide output short-circuit protection and latch-free operation. These types also feature wide common-mode and differential-mode signal ranges and have low-offset voltage nulling capability when used with an appropriately valued potentiometer. A 10-kilohm potentiometer is used for offset nulling types CA741C, CA741 (See Fig. 9); and types CA1458, CA1558, have no specific terminals for offset nulling. Each type consists of a differential-input amplifier that effectively drives a gain and level-shifting stage having a complementary emitter- follower output.

The manufacturing process make it possible to produce IC operational amplifiers with low-burst ("popcorn") noise characteristics. The CA741 gives limit specifications for burst noise in the data bulletin, File No. 530. Contact your Sales Representative for information pertinent to other operational amplifier types that meet low-burst noise specifications.

This operational amplifier line also offers the circuit designer the option of operation with internal or external phase compensation.

Unity gain with external phase compensation can be obtained with a single 30-pF capacitor. All the other types are internally phase-compensated.

TYPE NO.	NO. OF AMPL.	PHASE COMP.	OFFSET VOLTAGE NULL	MINIMUM AOL	MAXIMUM VIO (mV)	OPERATING TEMPERATURE RANGE (°C)
CA1458	Dual	Int.	No	20k	6	0 to 70▲
CA1558	Dual	Int.	No	50k	5	-55 to 125
CA741C	Single	Int.	Yes	20k	6	0 to 70▲
CA741	Single	Int.	Yes	50k	5	-55 to +125

[▲] All types in any package style can be operated over the temperature range of -55 to +125°C, although the published limits for certain electrical specifications apply only over the temperature range of 0 to +70°C.

Ordering Information

When ordering any of these types, it is important that the appropriate suffix letter for the package required be affixed to the type number. For example: If a CA1458 in a straight-lead TO-5 style package is desired, order CA1458T.


PACKAGE TYPE AND SUFFIX LETTER								
		TO-5 STYLE		PLA	PLASTIC			
TYPE NO.	8L	10L	DIL-CAN	8L	14L	CHIP	BEAM LEAD	FIG. NO
CA1458	т	-	S	E	-	н	-	1b, 1d
CA1558	Т	-	S	E	-	-	-	1b, 1d
CA741C	Т	-	S	Е	-	Н	-	1a, 1c
CA741	т	-	s	E	-	-	L	1a, 1c

Absolute Maximum Ratings TA = +25°C

DC Supply Voltage (Between V+ and V- Terminals):	
CA741C, CA1458 (Note 2)	36V
CA741, CA1558 (Note 2)	44V
Differential Input Voltage	±30V
DC Input Voltage (Note 1)	±15V
Output Short-Circuit Duration	Indefinite
Device Dissipation:	
Up to +70°C (CA741C)	500mW
Up to +75°C (CA741)	
Up to +30°C (CA1558)	680mW
Up to +25°C (CA1458)	680mW
For Temperatures Exceeding Those Indicated Above	
Voltage Between Offset Null and V- (CA741C, CA741)	±0.5V
Ambient Operating Temperature Range:	
CA741, CA1558	55 to +125°C
CA741C, CA1458	0 to +70°C (Note 3)
Ambient Storage Temperature Range	65 to +150°C
Lead Temperature (During Soldering):	
At Distance 1/16 \pm 1/32 Inch (1.59 \pm 0.79mm) from Case for 10 Seconds Max	+265°C
NOTES of 16 Superby Vellage in Land they 145 Vellag the Absolute Manipular Land Vellage in Family 145	the Constitutions

NOTES: 1. If Supply Voltage is Less than ±15 Volts, the Absolute Maximum Input Voltage is Equal to the Supply Voltage.

- 2. Voltage Values Apply for Each of the Dual Operational Amplifiers.
- 3. All Types in any Package Style Can Be Operated Over the Temperature Range of -55 to +125°C, Although the Published Limits for Certain Electrical Specifications Apply Only Over the Temperature Range of 0 to +70°C







FIGURE 1a. CA741CS, CA741CT, CA741S, & CA741T WITH FIGURE 1b. CA1458S, CA1458T, CA1558S, & CA1558T AND INTERNAL PHASE COMPENSATION. INTERNAL PHASE COMPENSATION






FIGURE 1c. CA741C AND CA741E WITH INTERNAL PHASE FIGURE 1d. CA1458E AND CA1558E WITH INTERNAL COMPENSATION PHASE COMPENSATION

FIGURE 1. FUNCTIONAL DIAGRAMS




FIGURE 2. SCHEMATIC DIAGRAM OF OPERATIONAL AMPLIFIERS WITH INTERNAL PHASE COMPENSATION FOR CA741C, CA741, AND FOR EACH AMPLIFIER OF THE CA1458, AND CA1558

ELECTRICAL CHARACTERISTICS Typical Values Intended Only for Design Guidance

CHARACTERISTIC	TEST CONDITIONS V± = ±15V	TYPICAL VALUES ALL TYPES	UNITS
Input Capacitance, C _I		1.4	pF
Offset Voltage Adjustment Range		±15	mV
Output Resistance, RO		75	Ω
Output Short-Circuit Current		25	mA
Transient Response: Rise Time, t _r	Unity Gain $V_I = 20mV, R_L = 2k\Omega,$ $C_L \le 100pF$	0.3	μз
Overshoot		5	%
Slew Rate, S _R : Closed Loop	R _L ≥ 2kΩ	0.5	V/µs

ELECTRICAL CHARACTERISTICS

For Equipment Design

			LIMITS			
CHARACTERISTIC	TEST CONDITION Supply Voltage, V+ = 15 V, V- = -15 V		CA741C CA1458*			UNITS
		remperature, r _A	Min.	Тур.	Max.	
Input Offset Voltage, VIO	R _S =≤10kΩ	25 °C	_	2	6	m∨
		0 to 70 °C	_	_	7.5	
Input Offset Current,		25 °C	1	20	200	nΑ
10		0 to 70 °C	-	-	300	.,,
Input Bias Current,		25 °C	_	80	500	пA
IB		0 to 70 °C	_	_	800	''^
Input Resistance, R			0.3	2	_	МΩ
Open-Loop Differential Voltage Gain, A _{OL}	$R_L \ge 2 k\Omega$ $V_0 = \pm 10 V$	25 °C	20,000	200,000	-	
		0 to 70 °C	15,000	-	_	
Common-Mode Input Voltage Range, V _{ICR}		25 °C	±12	±13	-	٧
Common-Mode Rejection Ratio, CMRR	R _S ≤10kΩ	25 °C	70	90	_	dB
Supply-Voltage Rejection Ratio, PSRR	R _S ≤10kΩ	25 °C	_	30	150	μV/V
Output Voltage Swing, V _{OPP}	$R_L \ge 10 \text{ k}\Omega$	25 °C	±12	±14	_	V
	R _L ≥2kΩ	25 °C	±10	±13	-	
		0 to 70 °C	±10	±13	_	
Supply Current, I [±]		25 °C		1.7	2.8	mA
Device Dissipation, PD		25 °C	_	50	85	mW

^{*} Values apply for each section of the dual amplifiers.

ELECTRICAL CHARACTERISTICS

For Equipment Design

For Equipment Design	TEOT 001:-:					
	TEST CONDITIONS		LIMITS			
	Supply Voltag	je,				1
CHARACTERISTIC	V' = 15 V, V'' = -15 V		CA741 CA1558*			UNITS
		Ambient				
		Temperature, TA	Min.	Тур.	Max.	
Input Offset Voltage, V _{IO}	R _S = ≤ 10 kΩ	25 °C	-	1	5	mV
		–55 to +125 °C		1	6	
Input Offset Current, I ₁₀		25 °C		20	200	nA
		_55 °C		85	500	
		+125 °C	_	7	200	
		25 °C		80	500	
Input Bias Current, I _{IB}		−55 °C	_	300	1500	nA
		+125 °C		30	500	
Input Resistance, R ₁			0.3	2	_	МΩ
Open-Loop Differential Voltage Gain, A _{OL}	R _L ≥2kΩ	25 °C	50,000	200,000	_	
	$V_0 = \pm 10 V$	−55 to +125 °C	25,000	-	_	
Common-Mode Input Voltage Range, V _{ICR}		−55 to +125 °C	±12	±13	_	٧
Common-Mode Rejection Ratio , CMRR	R _S ≤ 10 kΩ	–55 to +125 °C	70	90	_	dB
Supply Voltage Rejection Ratio, PSRR	R _S ≤10kΩ	–55 to +125 °C	-	30	150	μV/V
Output Voltage Swing, V _{OPP}	R _L ≥10 kΩ	–55 to +125 °C	±12	±14	_	V
	R _L ≥2kΩ	–55 to +125 °C	±10	±13	_	
Supply Current, I [±]		25 °C	_	1.7	2.8	mA
		–55 °C	-	2	3.3	
		+125 °C	-	1.5	2.5	
		25 °C	-	50	85	
Device Dissipation, P _D		–55 °C	-	60	100	mW
		+125 °C	_	45	75	

^{*} Values apply for each section of the dual amplifiers.




FIGURE 3. COMMON-MODE INPUT VOLTAGE RANGE vs. SUPPLY VOLTAGE FOR ALL TYPES.




FIGURE 4. PEAK-TO-PEAK OUTPUT VOLTAGE vs. SUPPLY VOLTAGE FOR ALL TYPES

CA741C, CA741, CA1458, CA1558, LM741, LM741C, LM1458, LM1558




FIGURE 5. OUTPUT VOLTAGE vs. TRANSIENT RESPONSE TIME FOR CA741C AND CA741




FIGURE 6. VOLTAGE OFFSET NULL CIRCUIT FOR CA741C AND CA741





FIGURE 7. TRANSIENT RESPONSE TEST CIRCUIT FOR ALL TYPES

Chip Photos

DIMENSIONS AND PAD LAYOUTS



NOTE: Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10⁻³ inch).



Multipurpose Wide-Band Power Amplifiers Military, Industrial & Commercial Equip. @ Freq. Up to 8MHz

August 1991 Features

• High Power Output Class B Ampl	lfier
► CA3020	0.5W Typ. at V _{CC} = +9V
► CA3020A	1.0W Typ. at V _{CC} +12V
Wide Frequency Range	Up to 8MHz With Resistive Loads
High Power Gain	75dB Typ.
Single Power Supply For Class B	Operation With Transformer
► CA3020	3V to 9V
► CA3020A	3V to 12V

 Built-In Temperature-Tracking Voltage Regulator Provides Stable Operation Over - 55°C to +125°C Temperature Range

Applications

- AF Power Amplifiers For Portable and Fixed Sound and Communications Systems
- Servo-Control Amplifiers
- Wide-Band Linear Mixers
- Video Power Amplifiers
- Transmission-Line Driver Amplifiers (Balanced and Unbalanced)
- Fan-In and Fan-Out Amplifiers For Computer Logic Circuits
- Lamp-Control Amplifiers
- Motor-Control Amplifiers
- Power Multivibrators
- Power Switches
- Companion Application Note, ICAN-5766, "Application of CA3020 and CA3020A Integrated Circuit Multipurpose Wide-Band Power Amplifiers"

Description


The CA3020 and CA3020A are integrated-circuit, multi-stage, multipurpose, wide-band power amplifiers on a single monolithic silicon chip. They employ a highly versatile and stable direct-coupled circuit configuration featuring wide frequency range, high voltage and power gain, and high power output. These features plus inherent stability over a wide temperature range make the CA3020 and CA3020A extremely useful for a wide variety of applications in military, industrial, and commercial equipment.

The CA3020 and CA3020A are particularly suited for service as class B power amplifiers. The CA3020A can provide a maximum power output of 1 watt from a 12 volt dc supply with a typical power gain of 75dB. The CA3020 provides 0.5 watt power output from a 9 volt supply with the same power gain.

These types are supplied in hermetically sealed TO-5 style 12 lead packages.

Pinout

CA3020



Schematic Diagram




FIGURE1. DIAGRAM FOR CA3020 AND CA3020A

The resistance values included on the schematic diagram have been supplied as a convenience to assist Equipment Manufacturers in optimizing the selection of "outboard" components of equipment designs. The values shown may vary as much as \pm 30%.

Harris reserves the right to make any changes in the Resistance Values provided such changes do not adversely affect the published performance characteristics of the device.

ABSOLUTE-MAXIMUM RATINGS:

DISSIPATION: _	WITHOUT HEAT SINK	WITH HEAT SINK
A+ T - 250C	1 W	At T _C = 25°C 2 W
Above $T_A = 25^{\circ}C$	C derate linearly 6.7 mW/°C	At $T_C = 25^{\circ}C$ to $T_C = 55^{\circ}C$
		Above $T_C = 55^{\circ}C$ derate linearly 16.7 mW/ $^{\circ}C$
TEMPERATURE RA		
Operating	55°C to	+125°C
Storage		+150°C

MAXIMUM VOLTAGE RATINGS at TA = 25°C

The following chart gives the range of voltages which can be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range of the vertical terminal 1 with respect to terminal 12 is 0 to +10 volts.

MAXIMUM CURRENT RATINGS

TERM- INAL No.	1	2	3	4	5	6	7	8	9	10	11	12	TERM- INAL No.	I _{IN}	I _{OUT}
1		*	*	*	*	*	*	*	▲ 0 -10/-12	+3 Note 1	*	+10 0	1	-	20
2			*	*	*	*	*	*	*	*	*	+2 -2	2	-	-
3				*	*	*	*	*	*	*	*	+2 -2	3	-	-
4					4 +18/+25 0	*	*	*	*	*	*	+18/+25 0	4	300	-
5						*	*	*	*	*	*	+3 Note 2	5		300
6							↑ 0 -18/-25	*	*	*	*	+3 Note 2	6	-	300
7								*	*	*	*	418/+25 0	7	300	-
8									Note 3	*	*	Note 3	8	-	-
9										+10 0	Note 1	+10/+12	9	20	-
10											*	+10 0	10	1	
11												*	11	20	-
12												REF. SUB- STRATE	12	-	-

Note 1: This voltage is established by the maximum current rating.

Note 2: The emitters of Q₆ and Q₇ may be returned to a negative voltage supply through emitter resistors. Current into terminal No.9 should not be exceeded and the total device dissipation should not be exceeded.

Note 3: Terminal No.8 may be connected to terminals Nos.9, 11, or 12.

^{*} Voltages are not normally applied between these terminals. Voltages appearing between these terminals will be safe if the specified limits between all other terminals are not exceeded.


[▲] Higher value is for CA3020A.


ELECTRICAL CHARACTERISTICS AT TA = 25°C

		TEST CONDITIONS									
CHARACTERI STI CS	SYMBOLS	CI RCUI T AND PROCEDURE	AND SUPPLY CA3 020 CA3020A				LIMITS CA3 020			UNITS	
		FIG.	v _{cc1}	V _{CC2}	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Collector-to-Emitter Breakdown Voltage, Q ₆ & Q ₇ at 10 mA	V _{(BR)CER}	2 _a	-	-	18			25	•		٧
Collector-to-Emitter Breakdown Voltage, Q ₁ at 0.1 mA	V _{(BR)CEO}	-		-	10	-	-	10	-	-	٧
Idle Currents, Q ₆ & Q ₇	1 ₄ IDLE 1 ₇ IDLE	8	9.0	2.0		5.5	-		5.5	-	mA
Peak Output Currents, Q ₆ & Q ₇	I ₄ PK I ₇ PK	8	9.0	2.0	140			180	-	-	mA
Cutoff Currents, Q ₆ & Q ₇	I ₄ CUTOFF I ₇ CUTOFF	8	9.0	2.0	÷	-	1.0			1.0	mA
Differetial Amplifier Current Drain	lcc1	8	9.0	9.0	6.3	9.4	12.5	6.3	9.4	12.5	mA
Total Current Drain	ICC1 + ICC2	8	9.0	9.0	8.0	21.5	35.0	14.0	21.5	30.0	mA
Differential Amplifier Input Terminal Voltages	V ₂ V ₃	8	9.0	2.0	-	1.11	-	-	1.11	-	٧
Regulator Terminal Voltage	V ₁₁	8	9.0	2.0	-	2.35	-		2.35		٧
Q, Cutoff (Leakage) Currents: Collector-to-Emitter	ICEO		10.0	-	-	_	100		-	100	
Emitter-to-Base	I _{EB0}	-	3.0		-	-	0.1	-	-	0.1	μΑ
Collector-to-Base	ICB0		3.0		-	-	0.1	-	-	0.1	
Forward Current Transfer Ratio, Q ₁ at 3 mA	hFEI	-	6.0	-	30	75		30	75	-	
Bandwidth at -3 dB Point	BW	9	6.0	6.0	<u> </u>	8		<u> </u>	8		MHz
			6.0	6.0	200	300 ^a		200	300 ^a	-	1
Maximum Power Output	P ₀ (MAX)	10	9.0	9.0 12.0	400	550 ^a	-	400 800	550 ^a	-	mW
Sensitivity for P _{OUT} = 400 mW	e _{IN}	10	9.0	9.0		35a	55	- 000	-	-	mV
Sensitivity for P _{OUT} = 800 mW	e _{IN}	10	9.0	12.0		-	-	-	50b	100	mV
Input Resistance Terminal 3 to Ground	R _{IN3}	11	6.0	6.0	-	1000		-	1000		Ω
Junction-to-Case Thermal Resistance	<i>θ</i> Ј-С	-	-	-	-	-	60		-	60	°C/W

a R_{CC} = 130 Ω

b R_{CC} = 200 Ω





a. Collector-to-Emitter Breakdown Voltage (Q₆ and Q₇) Circuit

 Typical Audio Amplifier Circuit Utilizing the CA3020 or CA3020A As An Audio Preamplifier and Class B Power Amplifier

Fig.2


TYPICAL PERFORMANCE DATA*

An External Radiator is Recommended for High Ambient Temperature Operation


CHARACTERISTICS	SYMBOLS	CA3020	CA3020A	UNITS
Dower Supply Voltage	v _{cc1}	9.0	9.0	wjj V
Power Supply Voltage	v _{cc2}	9.0	12.0	V
Zero Signal Current	I _{CC1}	15	15	mA
Output Ampl.	I _{CC2}	24	24	
Maximum Signal Current Diff. Ampl.	lcc ₁	16	16.6	m A
Output Ampl.	^I CC ₂	125	140	
Maximum Power Output at THD = 10%	Ро	550	1000	mW
Sensitivity	e _{IN}	35	45	mV
Power Gain	GP	75	75	dB
Input Resistance	R _{IN}	55	55	kΩ
Efficiency	η	45	55	%
Signal-to-Noise Ratio	S/N	70	66	dB
THD at 150 mW level		3.1	3.3	%
Test Signal Frequency from 600 Ω Generator		1000	1000	Hz
Equivalent Collector-to-Collector Load Resistance	R _{CC}	130	200	Ω

 $^{^{\}star}$ Refer to Figs.8 through 12 for Measurement and Symbol Information.

TYPICAL TRANSFER CHARACTERISTICS




a. Test Setup



DIFFERENTIAL AMPLIFIER INPUT MILLIVOLTS (V23) 92CS-15226

Fig.3

b. Characteristics with R_{10} shorted out



a. Test Setup





Fig.4 b. Characteristics with R_{10} in circuit

"MINIMUM DRIVE" TYPICAL CURRENT-VOLTAGE SATURATION CURVE



a. Test Setup






Fig.5

b. Characteristic

ZERO SIGNAL AMPLIFIER CURRENT vs DIFFERENTIAL AMPLIFIER SUPPLY VOLTAGE



a. Test Setup



DIFFERENTIAL AMPLIFIER SUPPLY VOLTS (VCCI) b. Differential Amplifier Characteristics






Fig.6


ZERO SIGNAL AMPLIFIER CURRENT vs AMBIENT TEMPERATURE



a. Test Setup




b. Differential Amplifier Characteristics



c. Output Amplifier Characteristics

STATIC CURRENT AND VOLTAGE TEST CIRCUIT




CURRENTS OR	S1	S2
VOLTAGES	31	
¹ 4-IDLE	open	open
I _{7-IDLE}	open	open
I _{4-PEAK}	open	close
I _{7-PEAK}	close	open
I ₄ -cutoff	close	open
¹ 7-cutoff	open	close

CURRENTS OR VOLTAGES	S1	S 2
I _{CC1}	open	open
I _{CC2}	open	open
V ₂	open	open
V ₃	open	open
V ₁₁	open	open

Fig.8

MEASUREMENT OF BANDWIDTH AT -3 dB POINTS




PROCEDURES:

- 1. Apply desired value of V_{CC_1} and V_{CC_2} 2. Apply 1 kHz input signal and adjust for e_{IN} = 5 mV (rms)
- 3. Record the resulting value of eOUT in dB (reference value)
- 4. Vary input-signal frequency, keeping e_{IN} constant at 5 mV, and record frequencies above and below 1 kHz at which eOUT decreases 3 dB below reference value.
- 5. Record bandwidth as frequency range between -3 dB

Fig.9

MEASUREMENTS OF ZERO-SIGNAL DC CURRENT DRAIN, MAXIMUM-SIGNAL DC CURRENT DRAIN, MAXIMUM POWER OUTPUT, CIRCUIT EFFICIENCY, SENSITIVITY, AND TRANSDUCER POWER GAIN



PROCEDURES:

Zero-Signal DC Current Drain

- 1. Apply desired Value of V_{CC_1} and V_{CC_2} and reduce e_{IN} to 0V
- 2. Record resulting values of I_{CC} and I_{CC} in mA as Zero-Signal DC Current Drain.

Fig.10

Maximum-Signal DC Current Drain, Maximum Power Output, Circuit Efficiency, Sensitivity, and Transducer Power Gain

- 1. Apply desired value of $\rm V_{CC_1}$ and $\rm V_{CC_2}$ and adjust $\rm e_{IN}$ to the value at which the Total Harmonic Distortion in the output of the amplifier = 10%
- 2. Record resulting value of $\mathbf{I_{CC}}_1$ and $\mathbf{I_{CC}}_2$ in mA as Maximum-Signal DC Current Drain
- 3. Determine resulting amplifier power output in watts and record as Maximum Power Output (POUT)
- Calculate Circuit Efficiency (η) in % as follows:

$$\eta = 100 \frac{P_{OUT}}{V_{CC_1}^I_{CC_1}^+V_{CC_2}^I_{CC_2}}$$

where P_{OUT} is in watts, V_{CC} and V_{CC} are in volts, and I_{CC} and I_{CC} are in amperes.


5. Record value of e_{IN} in mV (rms) required in Step 1

- Sensitivity (e_{IN})
- 6. Calculate Transducer Power Gain (G_p) in dB as follows:

$$G_p = 10 \log_{10} \frac{P_{OUT}}{P_{IN}}$$

where
$$P_{IN}$$
 (in mW) = $\frac{e_{IN}^{2}}{3000 + R_{IN}(10)}$

MEASUREMENT OF INPUT RESISTANCE



PROCEDURES:

Input Resistance Terminal 10 to Ground ($\rm ^{R}_{IN}_{10}$) 1. Apply desired value of $\rm ^{V}_{CC_{1}}$ and $\rm ^{V}_{CC_{2}}$ and set S in Position 1

2. Adjust 1-kHz input for desired signal level of measurement

3. Adjust R for $e_2 = e_1/2$ 4. Record resulting value of R as $R_{IN_{10}}$

Input Resistance Terminal 3 to Ground (RINa)


1. Apply desired value of V_{CC_1} and V_{CC_2} set S in Position 2

2. Adjust 1-kHz input for desired signal level of measurement

3. Adjust R for $e_2 = e_1/2$

4. Record resulting value of R as RIN2

MEASUREMENT OF SIGNAL-TO-NOISE RATIO AND TOTAL HARMONIC DISTORTION



PROCEDURES:

Signal-to-Noise Ratio

- 1. Close S₁ and S₃; open S₂
- 2. Apply desired values of v_{CC_1} and v_{CC_2} 3. Adjust e_{IN} for an amplifier output of 150mW and record resulting value of EOUT in dB as eOUT 1 (reference value)
- 4. Open $\mathbf{S_1}$ and record resulting value of $\mathbf{e_{OUT}}$ in dB as eour2
- 5. Signal-to-Noise Ratio (S/N) = $2010g_{10}$ f

Total Harmonic Distortion

- 1. Close S₁ and S₂; open S₃
- 2. Apply desired values of V_{CC_1} and V_{CC_2} 3. Adjust e_{IN} for desired level amplifier output power
- 4. Record Total Harmonic Distortion (THD) in %

Fig. 12



CA3060

Operational Transconductance Amplifier Arrays

August 1991

Features

- Low Power Consumption as Low as 100mW Per Amplifier
- Independent Biasing for Each Amplifier
- High Forward Transconductance
- Programmable Range of Input Characteristics
- . Low Input Bias and Input Offset Current
- . High Input and Output Impedance
- No Effect on Device Under Output Short-Circuit Conditions
- Zener Diode Bias Regulator

Applications

- For Low Power Conventional Operational Amplifier Applications
- Active Filters
- Comparators
- Gyrators
- Mixers
- Modulators
- Multiplexers
- Multipliers
- . Strobing and Gating Functions
- Sample and Hold Functions

Description

The CA3060 monolithic integrated circuit consists of an array of three independent Operational Transconductance Amplifiers.* This type of amplifier has the generic characteristics of an operational voltage amplifier with the exception that the forward gain characteristic is best described by transconductance rather than voltage gain (open-loop voltage gain is the product of the transconductance and the load resistance, gmRL). When operated into a suitable load resistor and with provisions for feedback, these amplifiers are well suited for a wide variety of operational-amplifier and related applications. In addition, the extremely high output impedance makes these types particularly well suited for service in active filter.

The three amplifiers in the CA3060 are identical push-pull Class A types which can be independently biased to achieve a wide range of characteristics for specific application. The electrical characteristics of each amplifier are a function of the amplifier bias current(IABC). This feature offers the system designer maximum flexibility with regard to output current capability, power consumption, slew rate, input resistance. input bias current, and input offset current. The linear variation of the parameters with respect to bias and the ability to maintain a constant dc level between input and output of each amplifier also makes the CA3060 suitable for a variety of non-linear applications such as mixers, multipliers, and modulators.

In addition, the CA3060 incorporates a unique Zener diode regulator system that permits current regulation below supply voltages normally associated with such systems.

The CA3060 is supplied in a 16-lead dual-in-line plastic package (E suffix) and in chip form (H suffix). This device is operational from -40°C to +85°C.

Block Diagram




FIGURE 1 FUNCTIONAL BLOCK DIAGRAM FOR THE CA3060

*Generic applications of the OTA are described in ICAN-6668. For improved input operating ranges, refer to CA3080 and CA3280 data bulletins (File Nos. 475 and 1174) and application notes ICAN-6668 and ICAN-6818.

ELECTRICAL CHARACTERISTICS at TA = 25° C, V+ = 15 V, V- = -15 V

		TYPICAL	LIMITS					
CHARACTERISTIC	SYMBOL	CHARACTER-		Amplifier Bias Curre				UNITS
		ISTICS CURVE	I _{ABC} = 1µA	I _{ABC} = 10µA		c = 100		
		Fig.	TYP.	TYP.	MIN.	TYP.	MAX.	L
STATIC CHARACTERISTICS				T	т		T	
Input Offset Voltage	V _{IO}	3	1	1	1-	1	5	mV
Input Offset Current	lio	4	3	30	<u> </u>	250	1000	nA
Input Bias Current	. I _{IB}	5a,b	33	300	<u> </u>	2500	5000	nA
Peak Output Current	Іом	6a,b	2.3	26	150	240		μΑ
Peak Output Voltage:	1]						1
Positive	V _{OM} +	7	13.6	13.6	12	13.6		V
Negative	V _{OM} -	·	14.7	14.7	12	14.7		
Amplifier Supply		[
Current (each amplifier)	I _A	8a,b	8.5	85		850	1200	μΑ
Power Consumption	ļ							
(each amplifier)	Р	_	0.26	2.6		26	36	mW
Input Offset-Voltage								
Sensitivity∎:	1							İ
Positive	ΔV _{IO} /ΔV+		1.5	2	-	2	150	uV/V
Negative	Δ۷ _{ΙΟ} /Δ۷-	-	20	20	Ι-	30	150	uv/v
Amplifier Bias Voltage*	V _{ABC}	9	0.54	0.60	T =	0.66	_	V
DYNAMIC CHARACTERISTICS (at	1 kHz unless spe	cified otherwise)			<u> </u>			
Forward Transconductance								
(large signal)	g21	10a,b	1.55	18	30	102	_	mmho
Common-Mode Rejection								
Ratio	CMRR	_	110	110	70	90	_	dB
Common-Mode Input			+12 to -12 min.	+12 to -12 min.	+12 to -12		min.	
Voltage Range	V _{ICR}	- 1	+13 to -14 typ.	+13 to -14 typ.	+13 to -14		typ.	V
Slew Rate (Test ckt.,				T	 			
Fig. 13)	SR	_	0.1	1	_	*	_	V/μs
Open-Loop (g ₂₁)				 	 			
Bandwidth	BWoL	11	20	45	_	110	_	kHz
Input Impedance								
Components:	1							i
Resistance	Rı	12	1600	170	10	20	_	kΩ
Capacitance at 1 MHz	Cı		2.7	2.7	1-	2.7	-	pF
Output Impedance						1	1	
Components:								
Resistance	Ro	14	200	20	_	2	_	ΜΩ
Capacitance at 1 MHz	Co		4.5	4.5	+	4.5	 	pF
ZENER BIAS REGULATOR CHARAC		T _A = 25° C, I ₂ = 0					Ь	_ F.
		, _	-,	MIN. TYP. MAX.				Γ
Voltage	V _z	15	Temp. Coeff. =	6.2 6.7 7.9				V
Impedance	Zz	ļ	3mV/°C	200 300				Ω

^{*}Temperature-Coefficient; -2.2mV/°C (at $V_{ABC} = 0.54$, $I_{ABC} = 1\mu A$); -2.1mV/°C (at $V_{ABC} = 0.060V$, $I_{ABC} = 10mA$); -1.9mV/°C (at $V_{ABC} = 0.66V$, $I_{ABC} = 100mA$)

(b) V+ sensitivity in μ V/V = V_{offset} - V_{offset} for +13V and -15V supplies

V- sensitivity in μ V/V = V_{offset} - V_{offset} for -13V and +15V supplies

1 Volt

1 Volt


[■] Conditions for Input Offset Voltage Sensitivity:

⁽a) Bias current derived from the regulator with an appropriate resistor connected from terminal No. 1 to the bias terminal on the amplifier under test V+ is reduced to +13 volts for V+ sensitivity

V- is reduced to -13 volts for V- sensitivity

MAXIMUM RATINGS, Absolute-Maximum Values at T _A = 25° DC SUPPLY VOLTAGE (BETWEEN V+ and V- TERMINALS) DIFFERENTIAL INPUT VOLTAGE (EACH AMPLIFIER) DC INPUT VOLTAGE INPUT SIGNAL CURRENT (EACH AMPLIFIER) AMPLIFIER BIAS CURRENT (EACH AMPLIFIER)	36V (±18V)
Bias Regulator Input Current OUTPUT SHORT-CIRCUIT DURATION*	5mA
DEVICE DISSIPATION Up to T _A = 75° C Above Ta ' 75° C	
TEMPERATURE RANGE Operating	-40°C to +85°C -65 to +150° C
LEAD TEMPERATURE (During Soldering)	10s max

^{*}Short circuit may be applied to ground or to either supply



- Δ INVERTING INPUT OF AMPLIFIERS 1, 2, AND 3 IS ON TERMINAL Nos. 13, 12 AND 4, RESPECTIVELY
- O NON-INVERTING INPUT OF AMPLIFIERS 1, 2, AND 3 IS TERMINAL Nos. 14, 11, AND 5, RESPECTIVELY
- OUTPUT OF AMPLIFIERS 1, 2, AND 3 IS ON TERMINAL Nos. 16, 9, AND 7, RESPECTIVELY
- ☐ AMPLIFIER BIAS CURRENT OF AMPLIFIERS 1, 2, AND 3 IS ON TERMINAL Nos. 15, 10, AND 6, RESPECTIVELY

92CS-15860RI

Fig. 2 — Simplified schematic diagram showing bias regulator and one operational transconductance amplifier for the CA3060.




Fig.3-Input offset voltage vs. amplifier bias current.




Fig.4-Input offset current vs. amplifier hias current.




Fig.5a—Input bias current vs. amplifier bias current




Fig.5b—Input bias current vs. ambient temperature.




Fig.6a—Peak output current vs. amplifier bias current.




Fig.6b—Peak output current vs. ambient temperature.




Fig.7—Peak output voltage vs. amplifier bias current.




Fig.8a—Amplifier supply current (each amplifier) vs. amplifier bias current.





Fig.8b-Amplifier supply current (each amplifier) vs. ambient tempera-



fier bias current.




Fig. 10a-Forward transconductance vs. amplifier bias current.




Fig. 10b-Forward transconductance vs. ambient temperature.




Fig.11 - Forward transconductance vs. frequency.




Fig. 12-Input resistance vs. amplifier bias current.

VZ is measured between terminals 1 and 8.


VABC is measured between terminals 15 and 8.


R =	$\frac{[(V^+) \cdot (V^-) \cdot 0.7]}{l_2}$		R =	٧z -	VABC
2	12	•	ABC	1	ABC

Supply Voltage: for both ±6 V and ±15 V.

TYPICAL SLEW RATE TEST CIRCUIT PARAMETERS										
I _{ABC}	SLEW RATE	l ₂	R _{ABC}	RABC RS RF RB RC CC						
μΑ	V/μs	μΑ			ohms			μF		
100	8	200	62 k	62 k 100k 100k 51k 100 0.0						
10	1	200	620k	1M	1M	510k	1k	0.005		
1	0.1	2	6.2M	10M	10M	5.1M	8	0		

Fig. 13-Slew rate test circuit for amplifier No. 1 of CA3060.








Fig.15-Bias regulator voltage vs. bias regulator current.

OPERATING CONSIDERATIONS

The CA3060 consists of three operational amplifiers similar in form and application to conventional operational amplifiers but sufficiently different from the standard operational amplifier (op-amp) to justify some explanation of their characteristics. The amplifiers incorporated in the CA3060 are best described by the term Operational Transconductance Amplifier (OTA). The characteristics of an ideal OTA are similar to those of an ideal op-amp except that the OTA has an extremely high output impedance. Because of this inherent characteristic the output signal is best defined in terms of current which is proportional to the difference between the voltages of the two input terminals. Thus, the transfer characteristic is best described in terms of transconductance rather than voltage gain. Other than the difference given above, the characteristics tabulated on pages 3 and 4 of this data bulletin are similar to those of any typical op-amp.

The OTA circuitry incorporated in the CA3060 (See Fig. 16) provides the equipment designer with a wider variety of

circuit arrangements than does the standard op-amp; because as the curves in the data bulletin indicate, the user may select the optimum circuit conditions for a specific application simply by varying the bias conditions of each amplifier. If low power consumption, low bias, and low offset current, or high input impedance are primary design requirements, then low current operating conditions may be selected. On the other hand, if operation into a moderate load impedance is the primary consideration, then higher levels of bias may be used.

Bias Considerations for Op-Amp Applications

The operational transconductance amplifiers allow the circuit designer to select and control the operating conditions of the circuit merely by the adjustment of the input bias current I_{ABC}. This enables the designer to have complete control over transconductance, peak output current and total power consumption independent of supply voltage.




Fig. 16—Complete schematic diagram showing bias regulator and one of the three operational transconductance amplifiers.

In addition, the high output impedance makes these amplifiers ideal for applications where current summing is involved.

The design of a typical operational amplifier circuit (See Fig. 17) would proceed as follows:




Fig.17-20-dB amplifier using the CA3060.

Circuit Requirements Closed loop voltage gain = 10 (20 dB) Offset voltage adjustable to zero Current drain as low as possible Supply voltage = ± 6 V Maximum input voltage = ± 50 mV lnput resistance = 20 k Ω Load resistance = 20 k Ω

Calculation

Device: CA3060

1. Required transconductance g21.

Assume that the open loop gain $A_{\mbox{OL}}$ must be at least ten times the closed loop gain. Therefore, the forward transconductance required is given by

$$g_{21} = A_{OL}/R_{L}$$

 $= 100/18 k\Omega$

≅ 5.5 mmho

 $(R_L = 20 \text{ k}\Omega \text{ in parallel with } 200 \text{ k}\Omega$

≅ 18 kΩ)

2. Selection of suitable amplifier bias current.

The amplifier bias current is selected from the minimum value curve of transconductance (Fig. 10a) to assure that the amplifier will provide sufficient gain. For the required g21 of 5.5 mmho an amplifier bias current $I_{\mbox{\footnotesize{ABC}}}$ of 20 $\mu\mbox{\footnotesize{A}}$ is suitable.

3. Determination of Output Swing Capability.

For a loop gain of 10 the output swing is ± 0.5 V and the peak load current 25 $\mu A.$ However, the amplifier must also supply the necessary current through the feedback resistor and for R_S = 20 k Ω than R_F = 200 k Ω if A_{OL} = 10. Therefore, the feedback loading = 0.5/200 k Ω = 2.5 $\mu A.$

The total amplifier current output requirements are, therefore, $\pm 27.5~\mu A$. Referring to the data given in Fig. 6a we see that for an amplifier bias current of 20 μA the amplifier output current is $\pm 40~\mu A$. This is obviously adequate and it is not necessary to change the amplifier bias current I_{ABC}.

4. Calculation of bias resistance.

For minimum supply current drain the amplifier bias current I_{ABC} should be fed directly from the supplies and not from the bias regulator. The value of the resistor R_{ABC} may be directly calculated using Ohm's law.

$$R_{ABC} = \frac{V_{SUP} \cdot V_{ABC}}{I_{ABC}}$$

$$R_{ABC} = \frac{12 \cdot 0.63}{20 \times 10^{-6}}$$

= 568.5 k
$$\Omega$$
 or \cong 560 k Ω

5. Calculation of offset adjustment circuit.

In order to reduce the loading effect of the offset adjustment circuit on the power supply, the offset control should be arranged to provide the necessary offset current. The source resistance of the non-inverting input is made equal to the source resistance of the inverting input.

i.e.
$$\frac{20 \times 200 \times 10^6 \text{ ohms}}{220 \times 10^3} \cong 18 \text{ k}\Omega$$

Because the maximum offset voltage is 5 mV and an additional increment due to the offset current (Fig. 4) flowing through the source resistance

(i.e.
$$200 \times 10^{-9} \times 18 \times 10^{3} \text{ volts}$$
) therefore,

the Offset Voltage Range = 5 mV + 3.6 mV = ±8.6 mV

The current necessary to provide this offset is

$$\frac{8.6 \times 10^{-3}}{18 \times 10^{3}}$$
 or 0.48 μ A

With a supply voltage of ± 6 V, this current can be provided by a 10 $M\Omega$ resistor. However, the stability of such a resistor is often questionable and a more realistic value of 2.2 $M\Omega$ was used in the final circuit.

OTHER CONSIDERATIONS

Capacitance Effects

The CA3060 is designed to operate at such low power levels that high impedance circuits must be employed. In designing such circuits, particularly feedback amplifiers, stray circuit capacitance must always be considered because of its adverse effect on frequency response and stability. For example a $10\text{-k}\Omega$ load with a stray capacitance of 15 pF has a time constant of 1 MHz. Fig. 18 illustrates how a $10\text{-k}\Omega$ 15-pF load modifies the frequency characteristic.




Fig.18-Effect of capacitive loading on frequency response.

Capacitive loading also has an effect on slew rate; because the peak output current is established by the amplifier bias current, IABC (see Fig. 6a), the maximum slew rate is limited to the maximum rate at which the capacitance can be charged by the IOM. Therefore,

$$SR = dV/dt = I_{OM}/C_1$$

where C_L is the total load capacitance including strays. This relationship is shown graphically in Fig. 19. When measuring slew rate for this data bulletin, care was taken to keep the total capacitive loading to 13 pF.

Phase Compensation

In many applications phase compensation will not be required for the amplifiers of the CA3060. When needed, compensation may easily be accomplished by a simple RC network at the input of the amplifier as shown in Fig. 13. The values given in Fig. 13 provide stable operation for the critical unity gain condition, assuming that capacitive loading on the output is 13 pF or less. Input phase compensation is recommended in order to maintain the highest possible slew rate.

In applications such as integrators, two OTAs may be cascaded to improve current gain. Compensation is best accomplished in this case with a shunt capacitor at the output of the first amplifier. The high gain following compensation assures a high slew rate.

APPLICATIONS

Having determined the operating points of the CA3060 amplifiers, they can now function in the same manner as conventional op-amps, and thus, are well suited for most op-amp applications, including inverting and non-inverting amplifiers, integrators, differentiators, summing amplifiers etc.

TRI-LEVEL COMPARATOR

Tri-level comparator circuits are an ideal application for the CA3060 since it contains the requisite three amplifiers. A tri-level comparator has three adjustable limits. If either the upper or lower limit is exceeded, the appropriate output is activated until the input signal returns to a selected intermediate limit. Tri-level comparators are particularly suited to many industrial control applications.




Fig.19-Effect of load capacitance on slew rate.

CA3060

Circuit Description

Fig. 20 shows the block diagram of a tri-level comparator using the CA3060. Two of the three amplifiers are used to compare the input signal with the upper-limit and lower-




Fig. 20-Functional block diagram of a tri-level comparator.

limit reference voltages. The third amplifier is used to compare the input signal with a selected value of intermediate-limit reference voltage. By appropriate selection or resistance ratios this intermediate-limit may be set to any voltage between the upper-limit and lower-limit values. The output of the upper-limit and lower-limit comparator sets the corresponding upper or lower-limit flip-flop. The activated flip-flop retains its state until the third comparator (intermediate-limit) in the CA3060 initiates a reset function, thereby indicating that the signal voltage has returned to the intermediate-limit selected. The flip-flops employ two CA3086 transistor-array IC's, with circuitry to provide separate "SET" and "POSITIVE OUTPUT" terminals.

The circuit diagram of a tri-level comparator appears in Fig. 21. Power is provided for the CA3060 via terminals 3 and 8 by ±6-volt supplies and the built-in regulator provides amplifier-bias-current (IABC) to the three amplifiers via terminal 1. Lower-limit and upper-limit reference voltages are selected by appropriate adjustment of potentiometers R1 and R2, respectively. When resistors R3 and R4 are equal in value (as shown), the intermediate-limit reference voltage is automatically established at a value midway between the lower-limit and upper-limit values. Appropriate variation of resistors R3 and R4 permits selection of other values of intermediate-limit voltages. Input signal (Eg) is applied to the three comparators via terminals 5, 12, and 14. The "SET" output lines trigger the appropriate flip-flop whenever the input signal reaches a limit value. When the input signal returns to an intermediate-value, the common flip-flop "RESET" line is energized. The loads in the circuits, shown in Fig. 21 are 5-V, 25-mA lamps.

Active Filters - Using the CA3060 as a Gyrator

The high output impedance of the OTAs makes the CA3060 ideally suited for use as a gyrator in active filter applications. Fig. 22 shows two OTAs of the CA3060 connected as a gyrator in an active filter circuit. The OTAs in this circuit can make a 3-μF capacitor function as a floating 10-kilohenry inductor across Terminals A and B. The measured Q of 13 (at a frequency of 1 Hz) of this inductor compares favorably with a calculated Q of 16. The 20-kilohm to 2-megohm attenuators in this circuit extend the dynamic range of the OTA by a factor of 100. The 100-kilohm potentiometer. across V+ and V-, tunes the inductor by varying the g21 of the OTAs, thereby changing the gyration resistance.




Fig.21—Tri-level comparator circuit.

RESISTANCE VALUES ARE IN OHMS

92CL-19622




Fig.22—Two operational transconductance amplifiers of the CA3060 connected as a gyrator in an active filter circuit.




Fig. 23-Three-channel multiplexer.

THREE CHANNEL MULTIPLEXER

Fig. 23 shows a schematic of a three channel multiplexer using a single CA3060 and a 3N153 MOS/FET as a buffer and power amplifier.

When the CA3060 is connected as a high-input impedance voltage follower, and strobe "ON," each amplifier is activated and the output swings to the level of the input of that amplifier. The cascade arrangement of each CA3060 amplifier with the MOS/FET provides an open loop voltage gain in excess of 100 dB, thus assuring excellent accuracy in the voltage follower mode with 100% feedback.

Operation at ±6 volts is also possible with several minor changes. First, the resistance in series with amplifier bias

current (I_{ABC}) terminal of each amplifier should be decreased to maintain 100 μ A of strobe—"ON" current at this lower supply voltage. Second, the drain resistance for the MOS/FET should be decreased to maintain the same value of source current. The low cost dual-gate protected MOS/FET, RCA-40841, may be used when operating at the low supply voltage.

The phase compensation network consists of a single 390Ω resistor and a 1000-pF capacitor, located at the interface of the CA3060 output and the MOS/FET gate. The bandwidth of the system is 1.5 MHz and the slew rate is 0.3 volts/μsec. The system slew rate is directly proportional to the value of the phase compensation capacitor. Thus, with higher gain settings where lower values of phase compensation capacitors are possible, the slew rate is proportionally increased.

NON LINEAR APPLICATIONS

AM Modulator (Two-Quadrant Multiplier)

Fig. 24 shows Amplifier No. 3 of the CA3060 used in an AM modulator or 2-quadrant multiplier circuit. When modulation is applied to the amplifier bias input, Terminal B, and the carrier frequency to the differential input, Terminal A, the waveform, shown in Fig. 24, is obtained. Fig. 24 is a result of adjusting the input offset control to balance the circuit so that no modulation can occur at the output without a carrier input. The linearity of the modulator is indicated by the solid trace of the superimposed modulating frequency. The maximum depth of modulation is determined by the ratio of the peak input modulating voltage to V.T.

The two-quadrant multiplier characteristic of this modulator is easily seen if modulation and carrier are reversed as shown in Fig. 24. The polarity of the output must follow that of the differential input; therefore, the output is positive only during, the positive half cycle of the modulation and negative only in the second half cycle. Note, that both the input and output signals are referenced to ground. The output signal is zero when either the differential input or IABC are zero.




Fig.24—Two-quadrant multiplier circuit using the CA3060 with associated waveforms.

Four-Quadrant Multiplier

The CA3060 is also useful as a four-quadrant multiplier. A block diagram of such a multiplier, utilizing Amplifier Nos. 1, 2, and 3, is shown in Fig. 25 and a typical circuit is shown in Fig. 26. The multiplier consists of a single CA3060 and, as in the two-quadrant multiplier, exhibits no level shift between input and output. In Fig. 25, Amplifier No. 1 is connected as an inverting amplifier for the X-input signal. The output current of Amplifier No. 1 is calculated as follows:

$$I_{O}(1) = [-V_{X}] [g_{21}(1)]$$
 (Eq.3)

Ampl. No. 2 is a non-inverting amplifier so that

$$I_{O}(2) = [+V_{X}] [g_{21}(2)]$$
 (Eq. 4)

Because the amplifier output impedances are high, the load current is the sum of the two output currents, for an output voltage

$$V_0 = V_X R_L [g_{21}(2) - g_{21}(1)]$$
 (Eq. 5)

The transconductance is approximately proportional to the amplifier bias current; therefore, by varying the bias current the g_{21} is also controlled. Amplifier No. 2 bias current is proportional to the Y-input signal and is expressed as

$$I_{ABC(2)} \approx \frac{(V-) + V_Y}{R_1}$$
 (Eq. 6)

Hence.

$$g_{21}(2) \approx k [(V-) + V_Y].$$
 (Eq. 7)

Bias for Amplifier No. 1 is derived from the output of Amplifier No. 3 which is connected as a unity-gain inverting amplifier. $I_{ABC\{1\}}$, therefore, varies inversely with V_{γ} . And by the same reasoning as above

$$g_{21}(1) \approx k [(V-) - V_{Y}].$$
 (Eq. 8)

Combining equation 5, 7, and 8 yields:

$$V_O \approx V_X \cdot k \cdot R_L \left\{ [(V \cdot) + V_Y] \cdot [(V \cdot) \cdot V_Y] \right\}$$
 or $V_O \approx 2 k R_L V_X V_Y$

Fig. 26 shows the actual circuit including all the adjustments associated with differential input and an adjustment for equalizing the gains of Amplifiers No. 1 and No. 2. Adjustment of the circuit is guite simple. With both the X and Y voltages at zero, connect Terminal 10 to Terminal 8. This procedure disables Amplifier No. 2 and permits adjusting the offset voltage of Amplifier No. 1 to zero by means of the 100-k Ω potentiometer. Next, remove the short between Terminals 10 and 8 and connect Terminal 15 to Terminal 8. This step disables Amplifier No. 1 and permits Amplifier No. 2 to be zeroed with the other potentiometer. With AC signals on both the X and Y input, R3 and R11 are adjusted for symmetrical output signals. Fig. 27 shows the output waveform with the multiplier adjusted. The voltage waveform in Fig. 27a shows suppressed carrier modulation of 1-kHz carrier with a triangular wave.




Fig. 25-Four-quadrant multiplier using the CA3060.

Figures 27b and 27c, respectively, show the squaring of a triangular wave and a sine wave. Notice that in both cases the outputs are always positive and return to zero after each cycle.




Fig. 26-Typical four-quadrant multiplier circuit.




Fig.27—Voltage waveforms of four-quadrant multiplier circuit.



Micropower Operational **Amplifier**

August 1991

Features

- Low Standby Power As Low As 700nW
- Wide Supply Voltage Range ±0.75V to ±15V
- High Peak Output Current 6.5mA min.
- Adjustable Quiescent Current
- Output Short Circuit Protection

Applications

- Portable Electronics
- Medical Electronics
- Instrumentation
- Telemetry
- Intrusion Alarms

Description


The CA3078 and CA3078A are high-gain monolithic operational amplifiers which can deliver milliamperes of current yet only consume microwatts of standby power. Their operating points are externally adjustable and frequency compensation may be accomplished with one external capacitor. The CA3078 and CA3078A provide the designer with the opportunity to tailor the frequency response and improve the slew rate without sacrificing power. Operation with a single 1.5 volt battery is a practical reality with these devices.

The CA3078A is a premium device having a supply voltage range of $V \pm = 0.75V$ to $V \pm = 15V$ and an operating temperature range of -55°C to +125°C. The CA3078 has the same lower supply voltage limit but the upper limit is V+ = +6V and V- = -6V. The operating temperature range is from 0°C to +70°C.


The CA3078 and CA3078A are supplied in the 8-lead Small Outline package (M suffix), the standard 8-lead TO-5 package ("T" suffix), the 8-lead dual-in-line formed-lead "DIL-CAN" package ("S" suffix), or the 8-lead dual-in-line plastic "MINI-DIP" package ("E" suffix).

Pinouts

E AND M SUFFIXES TOP VIEW



S AND T SUFFIXES TOP VIEW



NOTE: Pin 4 is connected to case.

FIGURE 1

Schematic Diagram




FIGURE 2 SCHEMATIC DIAGRAM OF THE CA3078 AND CA3078A

MAXIMUM RATINGS, Absolute-Maximum Values at $T_A = 25^{\circ}C$

	CA3078A	CA3078
DC Supply Voltage (between V ⁺ and V ⁻ terminal	36 V	14 V
Differential Input Voltage	±6 ∨	±6 ∨
DC Input Voltage	V^+ to V^-	V ⁺ to V ⁻
Input Signal Current	0.1 mA	0.1 mA
Output Short-Circuit Duration*	No Limitation	No Limitation
Device Dissipation	nW (up to 125°C)	500 mW (up to 70°C)
Temperature Range:		
Operating	–55 to +125°C	0 to +70°C
Storage	-65 to +150°C	−65 to +150°C
Lead Temperature (During Soldering):		
At distance $1/16 \pm 1/32$ in. $(1.59 \pm 0.79 \text{ mm})$ from		
case for 10s max	+300°C	+300°C

^{*} Short circuit may be applied to ground or to either supply.

ELECTRICAL CHARACTERISTICS For Equipment Design

		TEST		CA3078A LIMITS			CA3078 LIMITS							
CHARAC-	CONDITIONS			0	$R_{SET} = 5.1 M\Omega$			$R_{SET} = 1 M\Omega$				υ		
TERISTICS SYMBOLS	V ⁺			T _A = -55 to					$T_A = 0$ to		N			
O I MIDOLO	&. V∵	Rs	RL	1	A = 25°	'C	125	°C	Т	A = 2	5°C	70°C		T
	V-	kΩ	kΩ	MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.	s
v _{io}	A	≤10		_	0.70	3.5		4.5		1.3	4.5		5	mV
110				_	0.50	2.5		5.0		6	32		40	nΑ
I _{IB}				-	7	12		50		60	170	_	200	nΑ
AOL		_	≥10	92	100	_	90	_	88	92	_	86	-	dB
Ια			_	1	20	25	_	45	-	100	130		150	μΑ
P_{D}			_	1	240	300		540	-	1200	1560		1800	μW
V _{OM}	6	-	≥10	±5.1	±5.3	-	±5	-	±5.1	±5.3	-	±5	_	٧
V _{ICR}		≤10	_	-	5.5 to +5.8	_	–5 to +5	_	_	-5.5 to +5.8	_	-5 to +5	-	٧
CMRR		≤10	_	80	115	_		_	80	110	-	_		dB
I _{OM} ⁺ or I _{OM}		_	-	_	12	_	6.5	30	-	12	_	6.5	30	mA
$\Delta V_{1O}/\Delta V^{+}$		≤10		76	105	_	_	-	76	93	_	_	-	μ٧/٧
Δν ₁₀ /Δν-	┪	10		76	105	_	-	_	76	93	_	_	-	μ ν, ν
	_			Rs	ET = 13	ΜΩ,					· · · · · · · · · · · · · · · · · · ·			
V _{IO}	A	≤10	_	_	1.4	3.5	_	4.5	_	_	_	_	-	mV
AOL		_	≥10	92	100	_	88	_	_	_	_	-	_	dB
ام	15	_	-	_	20	30	1	50	_	_	_		_	μΑ
PD		_	-	_	600	750	_	1350	_	_	-	-	_	μW
v _{OM}		_	≥10	±13.7	±14.1		±13.5	_	_	_	_			٧
CMRR		≤10	_	80	106	_	_	_	_		_		_	dB
I _{IB}			_		7	14	-	55		_				nA
110	4	-	-	-	0.50	2.7	-	5.5	-	-	-	-	-	nΑ

ELECTRICAL CHARACTERISTICS, at $T_A = 25^{\circ}C$

Typical Values Intended Only for Design Guidance

	TYPICAL VALUES						
	CA307	78A	CA				
CHARAC- TERISTICS SYMBOLS	$V^{+} = +1.3 V$, $V^{-} = -1.3 V$ $R_{SET} = 2 M\Omega$	V- = -0.75 V	V− = –1.3 V		UNITS		
V _{IO}	0.7	0.9	1.3	1.5	mV		
l ₁₀	0.3	0.054	1.7	0.5	nA		
Iв	3.7	0.45	9	1.3	nA		
AOL	84	65	80	60	dB		
IQ	10	1	10	1	μΑ		
PD	26	1.5	26	1.5	μW		
V _{OPP}	1.4	0.3	1.4	0.3	٧		
V _{ICR}	-0.8 to +1.1	-0.2 to +0.5	-0.8 to +1.1	-0.2 to +0.5	V		
CMRR	100	90	100	90	dB		
l _{OM} ±	12	0.5	12	0.5	mA		
$\Delta V_{1O}/\Delta V^{\pm}$	20	50	20	50	μV/V		

Typical Values Intended Only for Design Guidance at $T_A = 25^{\circ}C$ and $V^+ = +6$ V, $V^- = -6$ V

CHARAC-	TEST	CA307	78A	CA3078		
TERISTICS SYMBOLS	CONDITIONS	R_{SET} = 5.1 M Ω	$R_{SET} = 1 M\Omega$	RSET = 1 M Ω	UNITS	
$\Delta V_{1O}/\Delta T_{A}$	R _S ≤10 kΩ	5	6	6	μV/°C	
Δ Ι _{ΙΟ} /ΔΤΑ	R _S ≤10 kΩ	6.3	70	70	pA/°C	
BWOL	3dB pt.	0.3	2	2	kHz	
SR	See Figs.	0.027	0.04	0.04	V/μs	
	20, 21	0.5	1.5	1.5		
_	10% to 90% Rise Time	3	2.5	2.5	μs	
R _I		7.4	1.7	0.87	МΩ	
RO		1	0.8	0.8	kΩ	
e _N (10 Hz)	R _S = 0	40	_	25	nV/√Hz	
i _N (10 Hz)	R _S = 1 MΩ	0.25		1	pA/_/Hz	




Fig. 3 — Input offset voltage vs. total quiescent current.




Fig. 5 — Input bias current vs. total quiescent current.




Fig. 7 — Bias-setting resistance vs. total quiescent current.




Fig. 4 — Input offset current vs. total quiescent current.




Fig. 6 – Open-loop voltage gain vs. total quiescent current.




Fig. 8 – Maximum output current vs. total guiescent current.




Fig. 9 — Output voltage swing vs. total quiescent current.




Fig. 11 — Output and common-mode voltage vs. supply voltage.




Fig. 14 - Input offset current vs. temperature.




Fig. 10 – Open-loop voltage gain vs. frequency for $I_O = 100 \ \mu A - CA3078$.





Fig. 12 — Open-loop voltage gain vs. frequency for I_Q = 20 µA — CA3078.



 ${\it Fig.~13-Input~offset~voltage~vs.~temperature.}$




Fig. 15 - Input bias current vs. temperature.




Fig. 16 — Open-loop voltage gain vs. temperature.




Fig. 18 — Quivalent input noise voltage vs. frequency.




Fig. 20 — Slew rate vs. closed-loop gain for I $_Q$ = 100 μA — CA3078.




Fig. 22 — Transient response and slew-rate, unity gain (inverting) test circuit.




Fig. 17 — Total quiescent current vs. temperature.




Fig. 19 — Equivalent input noise current vs. frequency.




Fig. 21 — Slew rate vs. closed-loop gain for I_Q = 20 μA — CA3078.




Fig. 23 — Slew-rate, unity gain (non-inverting) test circuit.




Fig. 24 — Phase compensation capacitance vs. closed-loop gain — CA3078.




Fig. 25 — Phase compensation capacitance vs. closed-loop gain — CA3078A.

Table I — Unity-gain slew rate vs. compensation — CA3078 and CA3078A

SUPPLY VOLTS: $V^+ = 6$, $V^- = -6$ TRANSIENT RESPONSE: 10% OVERSHOOT FOR AN OUTPUT VOLTAGE OF 100 mV								FOR		
OUTPUT VOLTAGE (\ LOAD RESISTANCE (I				AMBIENT						
COMPENSATION	UNITY GAIN (INVERTING) Fig. 22				UNITY GAIN (NON-INVERTING Fig. 23					
TECHNIQUE	R1	C1	R2	C2	SLEW RATE	R1	C1	R2	C2	SLEW RATE
$CA3078 - I_Q = 100 \mu A$	kΩ	рF	kΩ	μF	V/μs	kΩ	pF	kΩ	μF	V/μs
Single Capacitor	0	750	8	0	0.0085	0	1500	∞	0	0.0095
Resistor & Capacitor	3.5	350	8	0	0.04	5.3	500	∞	0	0.024
Input	∞	0	0.25	0.306	0.67	∞	0	0.311	0.45	0.67
CA3078A – I _Q = 20 μA										
Single Capacitor	0	300	∞ '	0	0.0095	0	800	∞	0	0.003
Resistor & Capacitor	14	100	8	0	0.027	34	125	∞	. 0	0.02
Input	∞	0	0.644	0.156	0.29	∞	0	0.77	0.4	0.4

OPERATING CONSIDERATIONS

Compensation Techniques

The CA3078A and CA3078 can be phasecompensated with one or two external components depending upon the closedloop gain, power consumption, and speed desired. The recommended compensation is a resistor in series with a capacitor connected from terminal 1 to terminal 8. Values of the resistor and capacitor required for compensation as a function of closed loop gain are shown in Figs. 24 and 25. These curves represent the compensation necessary at quiescent currents of 100 µA and 20 μ A, respectively, for a transient response with 10% overshoot. Figs. 20 and 21 show the slew rates that can be obtained with the two different compensation techniques. Higher speeds can be achieved with input compensation, but this increases noise output. Compensation can also be accomplished with a single capacitor connected from terminal 1 to terminal 8, with speed being sacrificed for simplicity. Table I gives an indication of slew rates that can be obtained with various compensation techques at quiescent currents of 100 μ A and 20 μ A.

Single Supply Operation

The CA3078A and CA3078 can operate from a single supply with a minimum total supply voltage of 1.5 volts. Figs. 27 and 28 show the CA3078A or CA3078 in inverting the non-inverting 20-dB amplifier configurations utilizing a 1.5-volt type "AA" cell for a supply. The total power consumption for

either circuit is approximately 675 nanowatts. The output voltage swing in this

configuration is 300 mV p-p with a 20 $k\Omega$ load.




Fig. 26 - Offset voltage null circuits.




Fig. 27 - Inverting 20-dB amplifier circuit.




Fig. 28 - Non inverting 20-dB amplifier circuit.



Operational Transconductance Amplifiers (OTAs)

August 1991

Features

• Siew Rate (Unity Gain, Compensated)50V/µs
\bullet Adjustable Power Consumption $10\mu W$ to $30mW$
$ullet$ Flexible Supply Voltage Range $\pm 2V$ to $\pm 15V$
• Fully Adjustable Gain 0 to g _m R _L limit
• Tight g _m Spread
► CA3080 2:1
► CA3080A1.6:1
• Extended g _m Linearity 3 decades

Applications

- Sample and Hold
- Multiplex
- Voltage Follower
- Multiplier
- Comparator

Description

The CA3080 and CA3080A types are Gatable–Gain Blocks which utilize the unique operational–transconductance–amplifier (OTA) concept described in Application Note ICAN–6668, "Applications of the CA3080 and CA3080A High-Performance Operational Transconductance Amplifiers".

The CA3080 and CA3080A types have differential input and a single-ended, push-pull, class A output. In addition, these types have an amplifier bias input which may be used either for gating or for linear gain control. These types also have a high output impedance and their transconductance $(g_{\boldsymbol{m}})$ is directly proportional to the amplifier bias current (IABC).


The CA3080 and CA3080A types are notable for their excellent slew rate ($50V/\mu s$), which makes them especially useful for multiplex and fast unitygain voltage followers. These types are especially applicable for multiplex applications because power is consumed only when the devices are in the "ON" channel state.

The CA3080A is rated for operation over the full military-temperature range (-55 to +1259C) and its characteristics are specifically controlled for applications such as sample-hold, gain-control, multiplex, etc. Operational transconductance amplifiers are also useful in programmable power-switch applications, e.g., as described in Application Note ICAN-6048, "Some Applications of a Programmable Power Switch/Amplifier" (CA3094, CA3094A, CA3094B).

These types are supplied in the 8 lead Small Outline package (CA3080M, CA3080AM), the 8 lead TO-5-style package (CA3080, CA3080A), and in the 8 lead TO-5-style package with dual-in-line formed leads ("DIL-CAN", CA3080S, CA3080AS). The CA3080 is also supplied in the 8 lead dual-in-line plastic ("MINI-DIP") package (CA3080E, CA3080AE), and in chip form (CA3080H).

Pinouts

PLASTIC PACKAGE (E SUFFIX)
SMALL OUTLINE (M SUFFIX)
TOP VIEW






FIGURE 1

Schematic Diagram




FIGURE 2 SCHEMATIC DIAGRAM FOR CA3080 AND CA3080A.

ELECTRICAL CHARACTERISTICS For Equipment Design

CHARACTERISTIC			CA3080, CA3080E CA3080M, CA3080S LIMITS			
			Тур.	Max.		
Input Offset Voltage	VIO			0.4	5	mV
		T _A = 0 to 70°C		_	6	
Input Offset Current	110		-	0.12	0.6	μΑ
Input Bias Current	1.			2	5	
input bias current	<u> </u>	$T_A = 0 \text{ to } 70^{\circ}\text{C}$		_	7	μΑ
Forward Transconductance	0		6700	9600	13000	μmho
(large signal)	g _m	$T_A = 0 \text{ to } 70^{\circ}\text{C}$	5400	_	_	діппо
Peak Output Current	المما	R _L = 0	350	500	650	μА
reak Output Current	ІюмІ	$R_L = 0$, $T_A = 0$ to 70° C	300	_	1	
Peak Output Voltage:						
Positive	V ⁺ OM	R ₁ = ∞	12	13.5		v
Negative	V-OM	II =	-12	-14.4	-	V
Amplifier Supply Current	IA		0.8	1	1.2	mA
Device Dissipation	PD		24	30	36	mW
Input Offset Voltage Sensitivity						
Positive ΔV	10/∆V+			_	150	μV/V
Negative ∆V	10/∆V_		-	_	150	μν,ν
Common-Mode Rejection Ratio	CMRR		80	110	_	dB
Common-Mode Input-Voltage Range	VICR		12 to -12	13.6 to -14.6	-	٧
Input Resistance	RI		10	26	_	kΩ

ELECTRICAL CHARACTERISTICS Typical Values Intended Only for Design Guidance

CA3080, CA3080E CA3080M, CA3080S

Typical values Intellueu Olly	ioi Designi C	iuluance	CASUBUM, CASUBUS		
Input Offset Voltage	V _{IO}	I _{ABC} = 5 μA	0.3	mV	
Input Offset Voltage Change	Δνιο	$I_{ABC} = 500 \mu\text{A}$ to $I_{ABC} = 5 \mu\text{A}$	0.2	mV	
Peak Output Current	ГОМ	I _{ABC} = 5 μA	5	μΑ	
Peak Output Voltage:					
Positive	V ⁺ OM	L 5 A	13.8	V	
Negative	V-ом	ΙΑΒC = 5 μΑ	-14.5	V	
		IABC = 0, VTP = 0	0.08	- 0	
Magnitude of Leakage Curren	it	I _{ABC} = 0, V _{TP} = 36 V	0.3	nA	
Differential Input Current		IABC = 0, VDIFF = 4 V	0.008	nΑ	
Amplifier Bias Voltage	VABC		0.71	V	
Slew Rate:					
Maximum (uncompensated)SR		75	V/µs	
Unity Gain (compensated)	Sh		50	ν/μς	
Open-Loop Bandwidth	BWOL		2	MHz	
Input Capacitance	CI	f = 1 MHz	3.6	рF	
Output Capacitance	СО	f = 1 MHz	5.6	рF	
Output Resistance	RO		15	МΩ	
Input-to-Output Capacitance	c _{I-O}	f = 1 MHz	0.024	рF	
Propagation Delay	tPHL,tPLH	I _{ABC} =500 μA	45	ns	

ELECTRICAL CHARACTERISTICS For Equipment Design

CHARACTERISTIC	TEST CONDITIONS V ⁺ = 15 V, V ⁻ = -15 V IABC = 500 μA T _A = 25°C (unless indicated	CA30	UNITS				
		otherwise)	Min.	Тур.	Max.		
tana Office VI II		I _{ABC} = 5 μA		0.3	2		
Input Offset Voltage	VIO	T _A = -55 to + 125°C	 -	0.4	5	mV	
Input Offset Voltage Change	Δνιο	I _{ABC} = 500 μA to I _{ABC} = 5 μA	_	0.1	3	mV	
Input Offset Current	10		-	0.12	0.6	μΑ	
1 Pi - O			_	2	5	· .	
Input Bias Current	Ч	$T_A = -55 \text{ to} + 125^{\circ}\text{C}$	_		15	μΑ	
Forward Transconductance			7700	9600	12000		
(large signal)	9m	$T_A = -55 \text{ to} + 125^{\circ}C$	4000	_	-	μmho	
		IABC = 5 μA, R _L = 0	3	5	7		
Peak Output Current	MOI	R _L = 0	350	500	650	μΑ	
		$R_L = 0, T_A = -55 \text{ to } +125^{\circ}\text{C}$	300	_	_		
Peak Output Voltage:							
Positive	V ⁺ OM	I _{ABC} = 5 μA	12	13.8	_		
Negative	V ⁻ ОМ	R _L = ∞	-12	-14.5	_	v	
Positive	V ⁺ OM	Rı =∞	12	13.5	_	V	
Negative	V ⁻ OM	n[-12	-14.4	_		
Amplifier Supply Current	IA		0.8	1	1.2	mA	
Device Dissipation	PD		24	30	36	mW	
Input Offset Voltage Sensitivity Positive			-	_	150	μV/V	
Negative	Δνιο/Δν-		_	-	150	μν/ν	
Magnitude of Lankage Current		IABC = 0, VTP = 0	_	0.08	5	nA	
Magnitude of Leakage Current		I _{ABC} = 0, V _{TP} = 36 V		0.3	5	IIA	
Differential Input Current		IABC = 0, VDIFF = 4 V	-	0.008	5	nΑ	
Common-Mode Rejection Ratio	CMRR	1	80	110		dB	
Common-Mode Input-Voltage Range	V _{ICR}		12 to -12	13.6 to -14.6	-	٧	
Input Resistance	RI		10	26	_	kΩ	

ELECTRICAL CHARACTERISTICS Typical Values Intended Only for Design Guidance

CA3080, CA3080AE CA3080AM, CA3080AS

Amplifier Bias Voltage	VABC	,	0.71	V
Slew Rate:				
Maximum (uncompensated)	C.D.		75	
Unity Gain (compens. ted)	SR		50	V/μs
Open-Loop Bandwidth	BWOL	_	2	MHz
Input Capacitance	CI	f = 1 MHz	3.6	pF
Output Capacitance	CO	f = 1 MHz	5.6	рF
Output Resistance	RO		,15	МΩ
Input-to-Output Capacitance	CI-O	f = 1 MHz	0.024	pF
Input Offset Voltage Temperature Drift	Δν _{ΙΟ} /ΔΤ	$I_{ABC} = 100 \mu\text{A},$ $T_{A} = -55 \text{ to } +125^{\circ}\text{C}$	3	μV/ºC
Propagation Delay	t _{PHL} ,t _{PLH}	I _{ABC} =500 μA	45	ns

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY VOLTAGE (Between V ⁺ and V ⁻ terminals)		36 V
DIFFERENTIAL INPUT VOLTAGE		
DC INPUT VOLTAGE		
INPUT SIGNAL CURRENT		
AMPLIFIER BIAS CURRENT		
OUTPUT SHORT-CIRCUIT DURATION*		. Indefinite
DEVICE DISSIPATION		. 125 mW
TEMPERATURE RANGE:		
Operating		
CA3080, CA3080E, CA3080M, CA3080S		0 to + 70 °C
CA3080A, CA3080AE, CA3080AM, CA3080AS	-55	5 to + 125 ^O C
Storage	-65	5 to + 150 ^O C
LEAD TEMPERATURE (During Soldering):		
At distance $1/16 \pm 1/32$ in. $(1.59 \pm 0.79 \text{ mm})$		
from case for 10 s max		. + 265 °C

^{*} Short circuit may be applied to ground or to either supply.

TYPICAL CHARACTERISTICS CURVES AND TEST CIRCUITS FOR THE CA3080 AND CA3080A




Fig.3 — Input offset voltage as a function of amplifier bias current.




Fig.5 – Input bias current as a function of amplifier bias current.




Fig.4 – Input offset current as a function of amplifier bias current.




Fig.6 — Peak output current as a function of amplifier bias current.

TYPICAL CHARACTERISTICS CURVES AND TEST CIRCUITS (Cont'd)




Fig.7 - Peak output voltage as a function of amplifier bias current.




Fig.9 — Total power dissipation as a function of amplifier bias current.




Fig. 11 - Leakage current test circuit.




Fig. 13 - Differential input current test circuit.




Fig.8 — Amplifier supply current as a function of amplifier bias current.




Fig. 10 — Transconductance as a function of amplifier bias current.




Fig. 12 - Leakage current as a function of temperature.




Fig. 14 — Input current as a function of input differential voltage.

TYPICAL CHARACTERISTICS CURVES AND TEST CIRCUITS (Cont'd)




Fig. 15 — Input resistance as a function of amplifier bias current.




Fig. 16 — Amplifier bias voltage as a function of amplifier bias current.




Fig. 17 — Input and output capacitance as a function of amplifier bias current.




Fig. 18 — Output resistance as a function of amplifier bias current.




Fig. 19 - Input-to-output capacitance test circuit.




Fig. 20 — Input-to-output capacitance as a function of supply voltage.

APPLICATIONS




Fig.21 — Schematic diagram of the CA3080 and CA3080A in a unity-gain voltage follower configuration and associated waveform.





Fig.22 - 1,000,000/1 single-control function generator - 1 MHz to 1 Hz.



2V sade 3345

- (a) Two-tone output signal from the function generator. A square-wave signal modulates the external sweeping input to produce 1 Hz and 1 MHz, showing the 1,000,000/1 frequency range of the function generator.
- (b) Triple-trace of the function generator sweeping to 1 MHz. The bottom trace is the sweeping signal and the top trace is the actual generator output. The center trace displays the 1 MHz signal via delayed oscilloscope triggering of the upper swept output signal.

Fig.23 - Function generator dynamic characteristics waveforms.




Fig.24 — Schematic diagram of the CA3080A in a sample-hold configuration.




Fig.25 - Sample- and hold circuit.






Fig.26 – Large-signal response and settling time for circuit shown in Fig.25.



SAMPLING RESPONSE
TOP TRACE:SYSTEM OUTPUT
(100 mV/DIV AND 500 ns/DIV.)
BOTTOM TRACE: SAMPLING SIGNAL
(20 V/DIV AND 500 ns/DIV.)

Fig.27 – Sampling response for circuit shown in Fig. 25.



TOP TRACE: OUTPUT

(50 mV/DIV. AND 200ns/DIV.)

BOTTOM TRACE INPUT

(50 mV/DIV AND 200 ns/DIV.)

Fig.28 — Input and output response for circuit shown in Fig. 25.




Fig. 29 — Thermocouple temperature control with CA3079 zero voltage switch as the output amplifier.

CA3080, CA3080A




Fig.30 – Schematic diagram of the CA3080A in a samplehold circuit with BiMos output amplifier.




Fig. 31 — Large-signal response for circuit shown in Fig. 30.

Fig.32 – Small-signal response for circuit shown in Fig. 30.




Fig. 33 - Propagation delay test circuit and associated waveforms.



Programmable Power Switch/Amplifier for Control & General-Purpose Applications

August 1991

Features

- CA3094T, S, E, M for Operation Up to 24V
- CA3094AT, S, E, M for Operation Up to 36V
- CA3094BT, S, M for Operation Up to 44V
- Designed for Single or Dual Power Supply
- Programmable: Strobing, Gating, Squeiching, AGC Capabilities
- Can Deliver 3 Watts (Avg.) or 10W (Peak) to External Load (in Switching Mode)
- High-Power, Single-Ended Class A Amplifier Will Deliver Power Output of 0.6 Watt (1.6W Device Dissipation)

Applications

- Error-Signal Detector: Temperature Control with Thermistor Sensor; Speed Control for Shunt Wound DC Motor
- Over-Current, Over-Voltage, Over-Temperature Protectors
- Dual-Tracking Power Supply with CA3085
- Wide-Frequency-Range Oscillator
- Analog Timer
- Level Detector
- Alarm Systems
- Voltage Follower
- Ramp-Voltage Generator
- High-Power Comparator
- Ground-Fault Interrupter (GFI) Circuits


Description

The CA3094 is a differential-input power-control switch/amplifier with auxiliary circuit features for ease of programmability. For example, an error or unbalance signal can be amplified by the CA3094 to provide an on-off signal or proportional-control output signal up to 100mA. This signal is sufficient to directly drive high-current thyristors, relays, dc loads, or power transistors. The CA3094 has the generic characteristics of the CA3080 operational amplifier directly coupled to an integral Darlington power transistor capable of sinking or driving currents up to 100mA.

The gain of the differential input stage is proportional to the amplifier bias current (I_{ABC}), permitting programmable variation of the integrated circuit sensitivity with either digital and/or analog programming signals. For example, at an I_{ABC} of 100 mA, a one-millivolt change at the input will change the output from 0 to 100 mA (typical).

The CA3094 is intended for operation up to 24 volts and is especially useful for timing circuits, in automotive equipment, and in other applications where operation up to 24 volts is a primary design requirement (see Figs. 28, 29 and 30 in Applications Section). The CA3094A and CA3094B are like the CA3094 but are intended for operation up to 36 and 44 volts, respectively (single or dual supply).


These types are available in 8-lead TO-5 style packages with standard leads ("T" suffix) and with dual-in-line formed leads "DIL-CAN" ("S" suffix). Type CA3094 is also available in an 8-lead dual-in-line plastic package "MINI-DIP" ("E" suffix), Small Outline Package (M suffix), and in chip form ("H" suffix).



GROUND (V -IN DUAL - SUPPLY

OPERATION)

Schematic Diagram



OUTPUT	OUTPUT	INPUTS	
MODE	TERM	INV	NON-INV
"Source"	6	2	3
"Sink"	8	3	2

FIGURE 1. SCHEMATIC DIAGRAM OF CA3094

CAUTION: These devices are sensitive to electrostatic discharge. Proper I.C. handling procedures should be followed. Copyright

Barris Corporation 1991

(STROBE OR AGC)

ELECTRICAL CHARACTERISTICS at T_A = 25°C For Equipment Design

	TEST CONDITIONS		LIMIT	s	
CHARACTERISTIC	Single Supply V ⁺ = 30 V Dual Supply V ⁺ = 15 V, V ⁻ = 15 V IABC = 100 µA Unless Otherwise Specified	Min.	Тур.	Max.	UNITS
INPUT PARAMETERS					
Input Offset Voltage VIO	T _A = 25°C T _A = 0 to 70°C	- -	0.4 . _	5 7	mV mV
Input-Offset-Voltage Change ΔV_{IO}	Change in V _{IO} Between I _{ABC} = 100 μ A and I _{ABC} = 5 μ A	1	1	8	mV
Input Offset Current IIO	T _A = 25°C T _A = 0 to 70°C	-	0.02 _	0.2 0.3	μA μA
Input Bias Current I	T _A = 25°C T _A = 0 to 70°C	- -	0.2 _	0.50 0.70	μA μA
Device Dissipation PD	I _{out} = 0	8	10	12	mW
Common-Mode Rejection Ratio CMRR		70	110		dB
Common-Mode Input—	$V^+ = 30 V \frac{\text{High}}{\text{Low}}$	27 1.0	28.8 0.5		V V
Voltage Range	V+ = 15 V	+12	+13.8	_	V
	V-= 15 V	-14	-14.5	-	V
Unity Gain-Bandwidth	I _C = 7.5 mA V _{CE} = 15 V I _{ABC} = 500 μA	_	30	_	MHz
Open-Loop Bandwidth At -3 dB Point BWOL	I _C = 7.5 mA V _{CE} = 15 V I _{ABC} = 500 μA	-	4	_	kHz
Total Harmonic Distortion THD (Class A Operation)	P _D = 220 mW P _D = 600 mW	_ _	0.4 1.4	_ _	%
Amplifier Bias Voltage VABC (Terminal (No.5 to Terminal No.4)		_	0.68	_	٧
Input Offset Voltage △VIO/△T Temperature Coefficient		_	4	-	μV / °C
Power-Supply Rejection $\Delta V_{IO}/\Delta V$		-	15	150	μ V/ V
1/F Noise Voltage E _N	f = 10 Hz I _{ABC} = 50 μA	_	18	-	η√√Hz
1/F Noise Current I _N	f = 10 Hz I _{ABC} = 50 μA	-	1.8	_	pA∕∕Hz
Differential Input Resistance RI	Ι _{ΑΒC} = 20 μΑ	0.50	1	_	МΩ
Differential Input Capacitance C ₁	f = 1 MHz V+ = 30 V	_	2.6	_	pF

ELECTRICAL CHARACTERISTICS at T_A = 25°C For Equipment Design

	TEST CONDITIONS		LIMITS		
CHARACTERISTIC	Single Supply V ⁺ = 30 V Dual Supply V ⁺ = 15 V, V ⁻ = 15 V I _{ABC} = 100 µA Unless Otherwise Specified	Min.	Тур.	Max.	UNITS
OUTPUT PARAMETERS (Dif	ferential Input Voltage = 1	V)			
Peak Output Voltage:					
(Terminal No. 6)	V+ = 30 V				
With Q13 "ON" V+OM	$R_L = 2 k\Omega$ to ground	26	27	_	٧
With Q13 "OFF" V-OM	_	_	0.01	0.05	V
Peak Output Voltage:	V+ - 115 V V - 15 V			0.5	
(Terminal No. 6)	V ⁺ = +15 V, V ⁻ = -15 V				
Positive V ⁺ OM	$R_L = 2 k\Omega$ to $-15 V$	+11	+12	_	V
Negative V-OM		_	-14.99	-14.95	V
Peak Output Voltage:					
(Terminal No. 8)	V+ = 30 V				
With Q13 "ON" V+OM	R _L = 2 kΩ to 30 V	29.95	29.99	-	V
With Q13 "OFF" V-OM	11E 2 K22 to 55 V		0.040		V
Peak Output Voltage:					
(Terminal No. 8)	V ⁺ = 15 V, V ⁻ = - 15 V				
Positive V ⁺ OM	$R_L = 2 k\Omega$ to + 15 V	+14.95	+14.99	_	V
Negative V-OM			14.96	-	V
Collector-to-Emitter	V ⁺ = 30 V				
Saturation Voltage	IC = 50 mA	_	0.17	0.80	V
(Terminal No. 8) VCE(sat)	Terminal No.6 grounded				
Output Leakage Current					_
(Terminal No. 6 to	V ⁺ = 30 V	_	2	10	μΑ
Terminal No. 4)					
Composite Small-Signal	V ⁺ = 30 V				
Current Transfer Ratio (Beta)	V _{CE} = 5 V	16,000	100,000	_	
(Q ₁₂ and Q ₁₃) h _{fe}	I _C = 50 mA f = 1 MHz				
Output Capacitance: Terminal No. 6	All Remaining				pF
Terminal No. 8	Terminals Tied to		5.5 17	_	ρF
Terrimar ivo. 6	Terminal No. 4	-	'/	_	l pi
	Terrimar No. 4		l		
TRANSFER PARAMETERS					
1	V+ = 30 V	20.000	100,000		V/V
Voltage Gain A	I _{ABC} = 100 μA	20,000	100,000	_	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
Tortuge Guiii	△V _{out} = 20 V	86	100	_	dB
	R _L = 2 kΩ		100	_	ub
Forward Transconductance		1650	2200	2750	μmhos
To Terminal No. 1 9m					
Slew Rate:					
Open Loop:	I _{ABC} = 500 μA		500		\ \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
Positive Slope Negative Slope	$R_L = 2 k\Omega$	-	500	_	V/μs
Unity Gain			50		V/μs
(Non-Inverting,	I _{ABC} = 500 μA		0.7	_	V/μs
Compensated)	R _L = 2 kΩ	_	0.7		ν,μ3

MAXIMUM RATINGS, Absolute-Maximum Values:	CA3094	CA3094A	CA3094B	
DC SUPPLY VOLTAGE:				
Dual Supply	± 12 V	± 18 V	± 22 V	v
Single Supply	24 V	36 V	44 V	٧
DC DIFFERENTIAL INPUT VOLTAGE (Terminals 2 and 3)		± 5°		_ v
DC COMMON-MODE INPUT VOLTAGE	Term	. 4 ≤ Term. 2 & 3 ≤	Term. 7	
PEAK INPUT SIGNAL CURRENT				
(Terminals 2 and 3)		± 1·		mA
PEAK AMPLIFIER BIAS CURRENT				
(Terminal 5)		2		mA
OUTPUT CURRENT:				
Peak		300		mA
Average		100		mA
DEVICE DISSIPATION:				
Up to T _A = 55°C:				
Without heat sink		 630 		
With heat sink		1.6		w
Above T _A = 55°C:				
Without heat sink derate linearly		6.67		— mW/°C
With heat sink derate linearly		16.7 		- mW/°C
THERMAL RESISTANCE				
(Junction to Air)		140		oc/w
AMBIENT TEMPERATURE RANGE:				
Operating				
Storage		— -65 to +150		oc
LEAD TEMPERATURE (DURING SOLDERING):				
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm)				
from case for 10 s max.		+ 300		oc

^{*}Exceeding this voltage rating will not damage the device unless the peak input signal current (1 mA) is also exceeded.

TYPICAL CHARACTERISTICS CURVES




Fig.2 – Input offset voltage vs. amplifier bias current (I_{ABC}, terminal No.5).




Fig.3 – Input offset current vs. amplifier bias current (I_{ABC}, terminal No.5).

TYPICAL CHARACTERISTICS CURVES (Cont'd)




Fig.4 — Input bias current vs. amplifier bias current (I_{ABC}, terminal No.5).




Fig.5 – Device dissipation vs. amplifier bias current (I_{ABC}, terminal No.5).




Fig.6 — Amplifier supply current vs. amplifier bias current (I_{ABC}, terminal No.5).




Fig.7 – Common mode input voltage vs. amplifier bias current (I_{ABC}, terminal No.5).




Fig.8 - I/F Noise voltage vs. frequency.




Fig.9 - I/F Noise current vs. frequency.




Fig. 10 — Collector-emitter saturation voltage vs. collector current of output transistor Q₁₃.




Fig.11 — Composite dc beta vs. collector current of Darlington-connected output transistors (Q₁₂, Q₁₃).




Fig. 12 — Open-loop voltage gain vs. frequency.




Fig. 14 - Slew rate vs amplifier bias current.




Fig. 13 — Forward transconductance vs amplifier bias current.




Fig. 15 - Slew rate vs closed-loop voltage gain.




Fig. 16 — Phase compensation capacitance and resistance vs closed-loop voltage gain.

OPERATING CONSIDERATIONS

The "Sink" Output (terminal No.8) and the "Drive" Output (terminal No.6) of the CA3094 are not inherently current (or power) limited. Therefore, if a load is connected between terminal No.6 and terminal No.4 (V or ground), it is important to connect a current-limiting resistor between terminal 8 and terminal No.7 (V+) to protect transistor Q13 under shorted load conditions. Similarly, if a load is connected between terminal No.8 and terminal No.7, the currentlimiting resistor should be connected between terminal No.6 and terminal No.4 or ground. In circuit applications where the emitter of the output transistor is not connected to the most negative potential in the system, it is recommended that a 100ohm current-limiting resistor be inserted between terminal No.7 and the V+ supply.

TEST CIRCUITS

I/F Noise Measurement Circuit

When using the CA3094, A, or B audio amplifier circuits, it is frequently necessary to consider the noise performance of the device. Noise measurements are made in the circuit shown in Fig.21. This circuit is a 30-dB, non-inverting amplifier with emitterfollower output and phase compensation from terminal No.2 to ground. Source resistors (Rs) are set to $0.\Omega$ or 1 $M\Omega$ for E noise and I noise measurements, respectively. These measurements are made at frequencies of 10, Hz, 100 Hz, and 1 kHz with a 1-Hz measurement bandwidth. Typical values for 1/f noise at 10 Hz and 50 µA IABC are $E_n = 18 \text{ nV/HZ}$ and $I_N = 1.8$ PA/ HZ




Fig. 17 — Input offset voltage and power-supply rejection test circuit.




Fig. 19 - Input bias current test circuit.




Fig.21 - I/F noise test circuit.




Fig.23 - Open-loop slew rate vs IABC test circuit.




Fig. 18 - Input offset current test circuit.




Fig. 20 — Common-mode range and rejection ratio test circuit.




Fig. 22 - Open-loop gain vs frequency test circuit.




Fig.24 — Slew rate vs. non-inverting unity gain test circuit.

TEST CIRCUITS (Cont'd)





Fig.25 - Phase compensation test circuit.



* POTENTIOMETER REQUIRED FOR INITIAL TIME SET TO PERMIT DEVICE INTERCONNECTING TIME VARIATION WITH TEMPERATURE < 0.3 % /°C.

Fig.26 — Presettable analog timer.

TYPICAL APPLICATIONS

For Additional Application Information, refer to Application Note ICAN-6048 "Some Applications of a Programmable Power/Switch Amplifier IC".

Design Considerations

The selection of the optimum amplifier bias current (IABC) depends on —

 The Desired Sensitivity – the higher the IABC, the higher the sensitivity – i.e., a greater-drive current capability at the output for a specific voltage change at the input. Required Input Resistance — the lower the I_{ABC}, the higher the input resistance. If the desired sensitivity and requred input resistance are not known and are to be experimentally determined, or the anticipated equipment design is sufficiently flexible to tolerate a wide range of these parameters, it is recommended that the equipment designed begin his calculations with an I_{ABC} of 100 μA, since the CA3094 is characterized at this value of amplifier bias current.

The CA3094 is extremely versatile and can be used in a wide variety of applications.

CA3094

E_{OUT}*

IN A NON-INVERTING MODE AS A FOLLOWER

WHERE EOUT EIN

O-





Fig.27 — Application of the CA3094: (a) as an inverting op-amp, and (b) in a non-inverting mode, as a follower.



*IN SINGLE-ENDED OUTPUT OPERATION, THE CA3094 MAY REQUIRE A PULL UP OR PULL DOWN RESISTOR (b)

(a) as an inverting op-amp, and s a follower.


Problem: To calculate the maximum value of R

required to switch a 100-mA output current comparator Given: $|_{ABC} = 5 \ \mu A, \ R_{ABC} = 3.6 \ M\Omega \approx \frac{18 \ V}{5 \ \mu A}$ $|_{I_1} = 500 \ nA \ @ \ I_{ABC} = 100 \ \mu A \ (from Fig.4)$ $|_{I_1} = 5 \ \mu A \ can be determined by drawing a line on Fig.4 through |_{ABC} = 100 \ \mu A \ and |_{B} = 500 \ nA \ parallel to the typical T_A = 25^{\circ}C \ curve.$ Then: $|_{I_1} = 33 \ nA \ @ \ I_{ABC} = 5 \ \mu A \ R_{max} = \frac{18-12 \ volts}{33nA} = 180 \ M\Omega \ @ \ T_A = 25^{\circ}C \ R_{max} = 180 \ M\Omega \times 2/3^* = 120 \ M\Omega \ @ \ T_A = -55^{\circ}C \ R_{max} = 180 \ M\Omega \times 2/3^* = 120 \ M\Omega \ @ \ T_A = -55^{\circ}C \ R_{max} = 180 \ M\Omega \times 2/3^* = 120 \ M\Omega \ @ \ T_A = -55^{\circ}C \ R_{max} = 180 \ M\Omega \ R_{max} = 180 \ M\Omega \times 2/3^* = 120 \ M\Omega \ @ \ T_A = -55^{\circ}C \ R_{max} = 180 \ M\Omega \ R$

Ratio of I_I at $T_A = +25^{\circ}C$ to I_I at $T_A = -55^{\circ}C$ for any given value of I_{ABC}.

Fig.28 - RC timer.


TYPICAL APPLICATIONS (Cont'd)



On a negative-going transient at input (A), a negative pulse at C will turn "on" the CA3094, and the output (E) will go from a low to a high level.

At the end of the time constant determined by C1, R1, R2, R3, the CA3094 will return to the "off" state and the output will be pulled low by RLOAD. This condition will be independent of the interval when input A leturns to a high level.

Fig.29 - RC timer triggered by external negative pulse.






Fig.30 — Free-running pulse generator.

 ${\it Fig. 31-Current\ or\ voltage-controlled\ oscillator.}$




Fig.32 - Single-supply astable multivibrator.




Fig.33 - Dual-supply astable multivibrator.

TYPICAL APPLICATIONS (Cont'd)




Fig. 34 — Comparators (threshold detectors) —dualand single-supply types.




Fig.35 - Temperature controller.




Fig. 36 - Dual-voltage tracking regulator.





Fig.37 — Ground fault interrupter (GFI) and waveform pertinent to ground fault detector.



TYPICAL PERFORMANCE DATA For 12-W Audio Amplifier Circuit

'	Power Output (8Ω load, Tone Control set at "Flat")		
	Music (at 5% THD, regulated supply)	15	w
	Continuous (at 0.2% IMD, 60 Hz & 2 kHz mixed in a 4-1 ratio, unregulated supply) See Fig *8 In ICAN-6048	12	w
	Total Harmonic Distoration		
	At 1 W, unregulated supply	0 05	%
	At 12 W, unregulated supply	0 57	%
	Voltage Gain	40	dB
	Hum and Noise (Below continuous Power Output)	83	dB
	Input Resistance	250	kΩ
		n ICAN-6048	

Fig.38 – 12-watt amplifier circuit featuring true complementary-symmetry output stage with CA3094 in driver stage.



August 1991

Wide-Band Operational Amplifier

- High Output Current.....±15mA Min.
 Single Capacitor Compensation
- Offset Null Terminals

Applications


- Video Amplifiers
- Fast Peak Detectors
- Meter-Driver Amplifiers
- High-Frequency Feedback Amplifiers
- Video Pre-Drivers
- Oscillators
- Multivibrators
- Voltage-Controlled Oscillator
- Fast Comparators

Description

The CA3100 is a large-signal wideband, high-speed operational amplifier which has a unity gain cross-over frequency (f \uparrow) of approximately 38 MHz and an open-loop, 3 dB corner frequency of approximately 110 kHz. It can operate at a total supply voltage of from 14 to 36 volts (\pm 7 to \pm 18 volts when using split supplies) and can provide at least 18 Vp-p and 30 mA p-p at the output when operating from \pm 15 volt supplies. The CA3100 can be compensated with a single external capacitor and has dc offset adjust terminals for those applications requiring offset null. (See Fig. 15).

The CA3100 circuit contains both bipolar and PMOS transistors on a single monolithic chip.

These devices are supplied in either the 8-lead Small Outline style package (M suffix), the standard 8-lead TO-5 style package (T suffix), 8-lead dual-in-line formed-lead TO-5 style "DIL-CAN" package (S suffix), or in the 8-lead dual-in-line plastic package "Mini-DIP" (E suffix). They are also available in chip form (H suffix).



Schematic Diagram




FIGURE 1. SCHEMATIC DIAGRAM FOR CA3100

ELECTRICAL CHARACTERISTICS, At $T_A = 25^{\circ}C$:

	TEST CONDITIONS				
CHARACTERISTICS	SUPPLY VOLTAGE (V ⁺ ,V ⁻)=15 V UNLESS OTHERWISE SPECIFIED	MIN.	TYP.	MAX.	UNITS
STATIC					
Input Offset Voltage, VIO	V _O = 0 ± 0.1 V	_	±1	±5	m∨
Input Bias Current, IJB	V _O = 0 ± 1 V	1	0.7	2	μΑ
Input Offset Current, 110	0 = 0 ± 1 V		± 0.05	± 0.4	μΑ
Low-Frequency Open-Loop Voltage Gain,AOL	V _O = ± 1 V Peak, F = 1 kHz	56	61	-	dB
Common-Mode Input Voltage Range, VICR	CMRR ≥ 76 dB	± 12	+ 14 -13	~	V
Common-Mode Rejection Ratio, CMRR	V ₁ Common Mode = ± 12 V	76	90	-	dB
Maximum Output Voltage:	D.#				
Positive, V _{OM} ⁺ Negative, V _{OM}	Differential Input Voltage = $0 \pm 0.1 \text{ V}$ R _L = $2 \text{ K}\Omega$	+9 -9	+11		V
	11 - 2 1135				
Maximum Output Current: Positive, IOM+	Differential Input Voltage = 0 ± 0.1 V	+15	+30		1
Negative, IOM	$R_1 = 250 \Omega$	-15	-30		mA
Supply Current, I+	$V_0 = 0 \pm 0.1 \text{ V, R}_L \ge 10 \text{ K}\Omega$	-	8.5	10.5	mA
Power-Supply Rejection Ratio, PSRR	$\Delta V^{+} = \pm 1 \text{ V}, \Delta V^{-} = \pm 1 \text{ V}$	60	70	-	dB
DYNAMIC			L		
Unity-Gain Crossover Frequency, f _T	C _C = 0, V _O = 0 3 V (P-P)	-	38	-	MHz
1-MHz Open-Loop Voltage Gain, ^A OL	f = 1 MHz, C _C = 0, V _O = 10 V (P-P)	36	42	-	dB
Slew Rate, SR: 20-dB Amplifier	A _V = 10, C _C = 0, V _I = 1 V (Pulse)	50	70	_	Mar
Follower Mode	A _V = 1, C _C = 10 pF, V _I = 10 V (Pulse)	_	25	_	V/μs
Power Bandwidth, PBW ^A : 20-dB Amplifier	A _V = 10, C _C = 0, V _O = 18 V (P-P)	0.8	1.2	_	
Follower Mode	A _V = 1, C _C = 10 pF, V _O = 18 V (P-P)	_	0.4	-	MHz
Open-Loop Differential Input Impedance, Z ₁	F = 1 MHz	-	30	-	кΩ
Open-Loop Output Impedance, ² O	F = 1 MHz	-	110	_	Ω
Wideband Noise Voltage Referred to Input, e _N (Total)	BW = 1 MHz, R _S = 1 ΚΩ	-	8	-	μ∨ _{RMS}
Settling Time, t _s To Within ± 50 mV of 9 V Output Swing	R _L = 2 Kડኒ C _L = 20 pF	-	0.6	_	μs

A Power Bandwidth = $\frac{\text{Slew Rate}}{\pi \text{ V}_{\text{O}} \text{ (P-P)}}$ Low-frequency dynamic characteristic

MAXIMUM RATINGS, Absolute-Maximum Values:

Supply Voltage (between V+ and V ⁻ terminals)	36 V
Differential Input Voltage	2 V
Input Voltage to Ground*	5 V
Offset Terminal to V ⁻ Terminal Voltage	.5 V
Output Current	i0 mA [®]
Device Dissipation:	
Up to $T_{\Delta} = 55$ C	30 m_W
Up to $T_A = 55^{\circ}C$	7 mW/°C
Ambient Temperature Range:	
Operating:	
E and M Types	+85 °C +125 °C +150 °C
E and M Types	+125 °C
Storage	+150 °C
Lead Temperature (During Soldering):	
At distance $1/16 \pm 1/32$ inch $(1.59 \pm 0.79 \text{ mm})$ from case for 10 s max +26	65 °C

^{*} If the supply voltage is less than ±15 volts, the maximum input voltage to ground is equal to the supply voltage

TYPICAL CHARACTERISTIC CURVES




Fig. 2 — Open-loop gain, open-loop phase shift vs. frequency.




Fig. 4 — Open-loop gain vs. frequency and supply voltage.




Fig. 6 - Slew rate vs. compensation capacitance.




Fig. 3 — Open-loop gain vs. frequency and temperature.




Fig. 5 — Required compensation capacitance vs. closed-loop gain.




Fig. 7 — Typical open-loop output impedance vs. frequency.

CA3100 does not contain circuitry to protect against short circuits in the output.

TYPICAL CHARACTERISTIC CURVES (Cont'd)




Fig. 8 — Wideband input noise voltage vs. source resistance,




Fig. 9 – Typical open-loop differential input impedance vs. frequency.




Fig. 10 — Maximum output voltage swing vs. frequency.




Fig. 11 — Common-mode input voltage range vs. supply voltage.




Fig. 12 — Maximum output voltage vs. supply voltage.




Fig. 13 - Supply current vs. supply voltage.




Fig. 14 - Input bias current vs. supply voltage.

TEST CIRCUITS




Fig. 15 - Open-loop voltage gain test circuit.




Fig. 16 - Slew rate in 10X amplifier test circuit,




Fig. 17 - Follower slew rate test circuit.




Fig. 18 – Wideband input noise voltage test circuit.




Fig. 19 — Output voltage swing (V_{OM}), output current swing (I_{OM}) test circuit.




Fig. 20 - Settling time test circuit.

TYPICAL APPLICATIONS




Fig. 21 - 20 dB video amplifier.




Fig. 22 - 20 dB video line driver.

TYPICAL APPLICATIONS (Cont'd)




Fig. 23 - Fast positive peak detector.




Fig. 24 - 1 MHz meter-driver amplifier.



CA3130A CA3130

BiMOS Operational Amplifiers with MOSFET Input/CMOS Output

August 1991

Features

- MOSFET Input Stage Provides:
 - ▶ Very High $Z_I = 1.5 \text{ T}\Omega \text{ (1.5 x 10}^{12}\Omega) \text{ Typ.}$
 - ► Very Low I_I = 5pA Typ. @ 15V Operation = 2pA Typ. @ 5V Operation
- Ideal for Single-Supply Applications
- Common-Mode Input-Voltage Range Includes Negative Supply Rail; Input Terminals can be Swung 0.5V below Negative Supply Rail
- CMOS Output Stage Permits Signal Swing to Either (or both) Supply Rails

Applications

- Ground-Referenced Single Supply Amplifiers
- Fast Sample-Hold Amplifiers
- Long-Duration Timers/Monostables
- High-Input-Impedance Comparators (Ideal Interface with Digital CMOS)
- High-Input-Impedance Wideband Amplifiers
- Voltage Followers (e.g. Follower for Single-Supply D/A Converter)
- Voltage Regulators (Permits Control of Output Voltage Down to Zero Volts)
- Peak Detectors
- Single-Supply Full-Wave Precision Rectifiers
- Photo-Diode Sensor Amplifiers

Description

CA3130A and CA3130 are integrated-circuit operational amplifiers that combine the advantage of both CMOS and biploar transistors on a monolithic chip.

Gate-protected p-channel MOSFET (PMOS) transistors are used in the input circuit to provide very-high-input impedance, very-low-input current, and exceptional speed performance. The use of PMOS field-effect transistors in the input stage results in common-mode input-voltage capability down to 0.5 volt below the negative-supply terminal, an important attribute in single-supply applications.


A complementary-symmetry MOS (CMOS) transistor-pair, capable of swinging the output voltage to within 10 millivolts of either supply-voltage terminal (at very high values of load impedance), is employed as the output circuit.

The CA3130 Series circuits operate at supply voltages ranging from 5 to 16 volts, or ± 2.5 to ± 8 volts when using split supplies. They can be phase compensated with a single external capacitor, and have terminals for adjustment of offset voltage for applications requiring offset-null capability. Terminal provisions are also made to permit strobing of the output stage.

The CA3130 Series is supplied in standard 8-lead TO-5 style packages (T suffix), 8-lead dual-in-line formed lead TO-5 style "DIL-CAN" packages (S suffix). The CA3130 is available in chip form (H suffix). The CA3130 and CA3130A are also available in the Mini-DIP 8-lead dual-in-line plastic package (E suffix), and in the 8-lead Small Outline package (M suffix). All types operate over the full military-temperature range of -55°C to +125°C. The CA3130A offers superior input characteristics over those of the CA3130.

Pinouts

E AND M SUFFIXES



S AND T SUFFIXES




FIGURE 1.

ELECTRICAL CHARACTERISTICS at $T_A=25^{\circ}C$, $V^+=15$ V, $V^-=0$ V (Unless otherwise specified)

	1	LIMITS						
CHARACTER	istic Î	CA313	OA (T, S,	E, M)	CA3130 (T, S, E, M)			Units
		Min.	Тур.	Max.	Min.	Тур.	Max.	
Input Offset Vo $ V_{10} $, $V^{\pm}=\pm 7$.	5 V	-	2	5	-	8	15	mV
Input Offset Cu I ₁₀ , V [±] =±7.5	V	_	0.5	20	-	0.5	30	рΑ
Input Current, I V [±] =±7.5 V	1	-	5	30	-	5	50	pА
Large-Signal Vo Gain, A _{OL}	Itage	50 k	320 k	-	50 k	320 k	-	V/V
V _O =10 V _{p-p} , R	L=2 kΩ	94	110	_	94	110	_	dB
Common-Mode Rejection Rati	o,CMRR	80	90	_	70	90	-	dB
Common-Mode Voltage Range	•	0	-0.5 to 12	10	0	-0.5 to 12	10	٧
Power-Supply F Ratio, ∆V ₁₀ /∆ V [±] =±7.5 V		_	32	150	_	32	320	μV/V
Maximum Outp Voltage:								
At R _L =2 kΩ	V _{OM} ⁺	12 _	13.3 0.002	- 0.01	12	13.3 0.002	- 0.01	.,
At R _L =∞	VOM.	14.99	15 0	 0.01	14.99	15 0	- 0.01	V
Maximum Outp Current: IOM ⁺ (Source) VO = 0 V		12	22	45	12	22	45	mA
I _{OM} - (Sink) @ V _O = 15 V		12	20	45	12	20	45	IIIA
Supply Current, VO=7.5 V,RL		_	10	15	_	10	15	mA
$V_0 = 0 V, R_L$	= ∞	_	2	3	_	2	3	''''
Input Offset Vo Temp. Drift, ΔV _{1O} /ΔT*	ltage	_	10	-	_	10	-	μV/ ^O C

TYPICAL VALUES INTENDED ONLY FOR DESIGN GUIDANCE

CHARACTERISTIC	TEST CONDITIONS $V^+ = +7.5 \text{ V}$ $V^- = -7.5 \text{ V}$ $T_A = 25^{\circ}\text{C}$ (Unless Otherwise Specified)	CA3130A CA3130 (T, S, E, M)	UNITS
Input Offset Voltage Adjustment Range	10 k Ω across Terms. 4 and 5 or 4 and 1	±22	mV
Input Resistance, R ₁		1.5	ТΩ
Input Capacitance, C _I	f = 1 MHz	4.3	рF
Equivalent Input Noise Voltage, e _n	BW = 0.2 MHz R _S = 1 M Ω *	23	μ٧
Unity Gain Crossover	C _C = 0	15	MHz
Frequency, f _T	C _C = 47 pF	4	IVITIZ
Slew Rate, SR: Open Loop	C _C = 0	30	V/μs
Closed Loop	$C_C = 56 pF$	10	ν,μς
Transient Response: Rise Time, t _r	C _C = 56 pF C _L = 25 pF	0.09	μs
Overshoot	R _L ≈ 2 kΩ	10	%
Settling Time (4 V _{p-p} Input to <0.1%)	(Voltage Follower)	1.2	μs

^{*} Although a 1-M Ω source is used for this test, the equivalent input noise remains constant for values of R $_S$ up to 10 M Ω .

CHARACTERISTIC	TEST CONDITIONS V+ = 5 V V- = 0 V TA = 25°C (Unless Otherwise Specified)	CA3130A (T. S, E, M)	CA3130 (T, S, E, M)	UNITS
Input Offset Voltage, V _{IO}		2	8	mV
Input Offset Current, I ₁₀		0.1	0.1	pΑ
Input Current, I		2	2	pΑ
Common-Mode Rejection Ratio, CMRR		90	80	dB
Large-Signal Voltage	$V_0 = 4 V_{p-p}$	100 k	100 k	. V/V
Gain, A _{OL}	$R_L = 5 k\Omega$	100	100	dB
Common-Mode Input Voltage Range, V _{ICR}		0 to 2.8	0 to 2.8	v
Supply Current, I ⁺	V _O = 5 V, R _L = ∞	300	300	μΑ
Cappiy Current, 1	V _O = 2.5 V, R _L = ∞	500	500]
Power Supply Rejection Ratio, $\Delta V_{10}/\Delta V^{+}$		200	200	μ∨/∨

MAXIMUM RATINGS, Absolute-Maximum Values

DC SUPPLY VOLTAGE
(Between V ⁺ and V ⁻ Terminals) 16 V
DIFFERENTIAL-MODE
INPUT VOLTAGE ±8 V
COMMON-MODE DC
INPUT VOLTAGE $(V^+ +8 V)$ to $(V^0.5 V)$
INPUT-TERMINAL CURRENT 1 mA
DEVICE DISSIPATION:
WITHOUT HEAT SINK -
UP TO 55°C 630 mW
ABOVE 55°C Derate linearly 6.67 mW/°C
WITH HEAT SINK -
UP TO 90°C 1 W
ABOVE 90°C Derate linearly 16.7 mW/°C

TEMPERATURE RANGE:	
OPERATING (all types)	55 to + 125 ⁰ 0
STORAGE (all types)	65 to + 150 ⁰ C
OUTPUT SHORT-CIRCUIT.	
DURATION *	INDEFINITE
LEAD TEMPERATURE	
(DURING SOLDERING):	
AT DISTANCE 1/16 ± 1/32 INCH	
(1.59 ± 0.79 mm) FROM CASE	
FOR 10 SECONDS MAX	+265°C

^{*}Short circuit may be applied to ground or to either supply.




Fig. 2 - Schematic diagram of the CA3130 Series.

CIRCUIT DESCRIPTION

Fig. 3 is a block diagram of the CA3130 Series CMOS Operational Amplifiers. The input terminals may be operated down to 0.5 V below the negative supply rail, and the output can be swung very close to either supply rail in many applications. Consequently, the CA3130 Series circuits are ideal for single-supply operation. Three Class A amplifier stages, having the individual gain capability and current consumption shown in Fig. 3, provide the total gain of the CA3130. A biasing circuit provides two potentials for common use in the first and

second stages. Term. 8 can be used both for phase compensation and to strobe the output stage into quiescence. When Term. 8 is tied to the negative supply rail (Term. 4) by mechanical or electrical means, the output potential at Term. 6 essentially rises to the positive supply-rail potential at Term. 7. This condition of essentially zero current drain in the output stage under the strobed "OFF" condition can only be achieved when the ohmic load resistance presented to the amplifier is very high (e.g., when the amplifier output is used to drive CMOS digital circuits in comparator applications).

Input Stages-The circuit of the CA3130 is shown in Fig. 2. It consists of a differentialinput stage using PMOS field-effect transistors (Q6, Q7) working into a mirror-pair of bipolar transistors (Q9, Q10) functioning as load resistors together with resistors R3 through R6. The mirror-pair transistors also function as a differential-to-single-ended converter to provide base drive to the secondstage bipolar transistor (Q11), Offset nulling. when desired, can be effected by connecting a 100,000-ohm potentiometer across Terms. 1 and 5 and the potentiometer slider arm to Term. 4. Cascode-connected PMOS transistors Q2. Q4 are the constant-current source for the input stage. The biasing circuit for the constant-current source is subsequently described. The small diodes D5 through D8 provide gate-oxide protection against highvoltage transients, e.g., including static electricity during handling for Q6 and Q7.

Second-Stage—Most of the voltage gain in the CA3130 is provided by the second amplifier stage, consisting of bipolar transistor Q11 and its cascode-connected load resistance provided by PMOS transistors Q3 and Q5. The source of bias potentials for these PMOS transistors is subsequently described. Miller Effect compensation (roll-off) is accomplished by simply connecting a small capacitor between Terms. 1 and 8. A 47-picofarad capacitor provides sufficient compensation for stable unity-gain operation in most applications.


Bias-Source Circuit—At total supply voltages, somewhat above 8.3 volts, resistor R2 and zener diode Z1 serve to establish a voltage of 8.3 volts across the series-connected circuit, consisting of resistor R1, diodes D1 through D4, and PMOS transistor Q1. A tap at the junction of resistor R1 and diode D4 provides a gate-bias potential of about 4.5 volts for PMOS transistors Q4 and Q5 with respect to Term. 7. A potential of about 2.2 volts is developed across diode-connected PMOS transistor Q1 with respect to Term. 7 to provide gate bias for PMOS transistors Q2 and Q3. It

should be noted that Q1 is "mirror-connected"[†] to both Q2 and Q3. Since transistors Q1, Q2, Q3 are designed to be identical, the approximately 200-microampere current in Q1 establishes a similar current in Q2 and Q3 as constant-current sources for both the first and second amplifier stages, respectively.

At total supply voltages somewhat less than 8.3 volts, zener diode Z1 becomes non-conductive and the potential, developed across series-connected R1, D1-D4, and Q1, varies directly with variations in supply voltage, Consequently, the gate bias for Q4, Q5 and Q2, Q3 varies in accordance with supply-voltage variations. This variation results in deterioration of the power-supply-rejection ratio (PSRR) at total supply voltages below 8.3 volts. Operation at total supply voltages below about 4.5 volts results in seriously degraded performance.

Output Stage-The output stage consists of a drain-loaded inverting amplifier using CMOS transistors operating in the Class A mode. When operating into very high resistance loads, the output can be swung within millivolts of either supply rail. Because the output stage is a drain-loaded amplifier, its gain is dependent upon the load impedance. The transfer characteristics of the output stage for a load returned to the negative supply rail are shown in Fig. 6. Typical op-amp loads are readily driven by the output stage. Because large-signal excursions are non-linear, requiring feedback for good waveform reproduction, transient delays may be encountered. As a voltage follower, the amplifier can achieve 0.01 per cent accuracy levels, including the negative supply rail.

[†]For general information on the characteristics of CMOS transistor-pairs in linear-circuit applications, see File No. 619, data bulletin on CA3600E "CMOS Transistor Array".



TOTAL SUPPLY VOLTAGE (FOR INDICATED VOLTAGE GAINS) = 15 V WITH INPUT TERMINALS BIASED SO THAT TERM 6 POTENTIAL IS +75 V ABOVE TERM 4

Fig. 3 - Block diagram of the CA3130 Series.




Fig. 4 — Open-loop voltage gain and phase shift vs. frequency for various values of C_L, C_C, and R_L.

WITH OUTPUT TERMINAL DRIVEN TO EITHER SUPPLY RAIL.




Fig. 5 - Open-loop gain vs. temperature.




Fig. 7 — Quiescent supply current vs. supply voltage.




Fig. 9 — Voltage across PMOS output transistor (Q8) vs. load current.

Input Current Variation with Common-Mode Input Voltage

As shown in the Table of Electrical Characteristics, the input current for the CA3130 Series Op-Amps is typically 5 pA at $T_A=25^{\circ}C$ when terminals 2 and 3 are at a commonmode potential of +7.5 volts with respect to negative supply Terminal 4. Fig.11 contains data showing the variation of input current as a function of common-mode input voltage at TA = 25°C. These data show that circuit designers can advantageously exploit these characteristics to design circuits which typically require an input current of less than 1 pA, provided the common-mode input voltage does not exceed 2 volts. As previously noted, the input current is essentially the result of the leakage current through the




Fig. 6 – Voltage transfer characteristics of CMOS output stage.




Fig. 8 — Quiescent supply current vs. supply voltage at several temperatures.




Fig. 10 — Voltage across NMOS output transistor (Q12) vs. load current.

gate-protection diodes in the input circuit and, therefore, a function of the applied




Fig. 11 - Input current vs. common-mode voltage.

9205-29089

voltage. Although the finite resistance of the glass terminal-to-case insulator of the TO-5 package also contributes an increment of leakage current, there are useful compensating factors. Because the gate-protection network functions as if it is connected to Terminal 4 potential, and the TO-5 case of the CA3130 is also internally tied to Terminal 4, input terminal 3 is essentially "guarded" from spurious leakage currents.

Offset Nulling

Offset-voltage nulling is usually accomplished with a 100,000-ohm potentiometer connected across Terms. 1 and 5 and with the potentiometer slider arm connected to Term. 4. A fine offset-null adjustment usually can be effected with the slider arm positioned in the mid-point of the potentiometer's total range.

Input-Current Variation with Temperature

The input current of the CA3130 Series circuits is typically 5 pA at 25°C. The major portion of this input current is due to leakage current through the gate-protective diodes in the input circuit. As with any semiconductor-junction device, including op amps with a junction-FET input stage, the leakage current approximately doubles for every 10°C increase in temperature. Fig. 12 provides data on the typical variation of input bias current as a function of temperature in the CA3130.




Fig. 12 - Input current vs. ambient temperature.

In applications requiring the lowest practical input current and incremental increases in current because of "warm-up" effects, it is suggested that an appropriate heat sink be used with the CA3130. In addition, when "sinking" or "sourcing" significant output current the chip temperature increases, causing an increase in the input current. In such cases, heat-sinking can also very markedly reduce and stabilize input current variations.

Input-Offset-Voltage (V_{IO}) Variation with DC Bias vs. Device Operating Life

It is well known that the characteristics of a MOS/FET device can change slightly when a dc gate-source bias potential is applied to the device for extended time periods. The magni-

tude of the change is increased at high temperatures. Users of the CA3130 should be alert to the possible impacts of this effect if the application of the device involves extended operation at high temperatures with a significant differential dc bias voltage applied across Terms, 2 and 3. Fig.13 shows typical data pertinent to shifts in offset voltage encountered with CA3130 devices (TO-5 package) during life testing. At lower temperatures (TO-5 and plastic), for example at 85°C, this change in voltage is considerably less. In typical linear applications where the differential voltage is small and symmetrical, these incremental changes are of about the same magnitude as those encountered in an operational amplifier employing a bipolar transistor input stage. The two-volt dc differential voltage example represents conditions when the amplifier output stage is "toggled", e.g., as in comparator applications.




Fig.13 – Typical incremental offset-voltage shift vs. operating life.


Power-Supply Considerations

Because the CA3130 is very useful in singlesupply applications, it is pertinent to review some considerations relating to power-supply current consumption under both single- and dual-supply service. Figs. 14a and 14b show the CA3130 connected for both dual- and single-supply operation.

Dual-supply operation: When the output voltage at Term. 6 is zero-volts, the currents supplied by the two power supplies are equal. When the gate terminals of Q8 and Q12 are driven increasingly positive with respect to ground, current flow through Q12 (from the negative supply) to the load is increased and current flow through Q8 (from the positive supply) decreases correspondingly. When the gate terminals of Q8 and Q12 are driven increasingly negative with respect to ground, current flow through Q8 is increased and current flow through Q12 is decreased accordingly.

Single-supply operation: Initially, let it be assumed that the value of R_{\perp} is very high (or disconnected), and that the input-terminal bias (Terms. 2 and 3) is such that the output terminal (No. 6) voltage is at $V^{+}/2$, i.e.,

į.



3 CA3130 OUTPUT STAGE

(b) SINGLE POWER-SUPPLY OPERATION

Fig. 14 - CA3130 output stage in dual and single power-supply operation.

the voltage-drops across Q8 and Q12 are of equal magnitude. Fig. 7 shows typical quiescent supply-current vs. supply-voltage for the CA3130 operated under these conditions. Since the output stage is operating as a Class A amplifier, the supply-current will remain constant under dynamic operating conditions as long as the transistors are operated in the linear portion of their voltage-transfer characteristics (see Fig. 6). If either Q8 or Q12 are swung out of their linear regions toward cut-off (a non-linear region), there will be a corresponding reduction in supply-current. In the extreme case, e.g., with Term. 8 swung down to ground potential (or tied to ground), NMOS transistor Q12 is completely cut off and the supply-current to series-connected transistors Q8, Q12 goes essentially to zero. The two preceding stages in the CA3130, however, continue to draw modest supply-current (see the lower curve in Fig. 7) even though the output stage is strobed off. Fig. 14a shows a dual-supply arrangement for the output stage that can also be strobed off, assuming $R_1 = \infty$, by pulling the potential of Term. 8 down to that of Term. 4.

Let it now be assumed that a load-resistance of nominal value (e.g., 2 kilohms) is connected between Term. 6 and ground in the circuit of Fig.14b. Let it further be assumed again that the input-terminal bias (Terms, 2 and 3) is such that the output terminal (No. 6) voltage is a V+/2. Since PMOS transistor Q8 must now supply quiescent current to both RL and transistor Q12, it should be apparent that under these conditions the supply-current must increase as an inverse function of the RL magnitude. Fig. 9 shows the voltage-drop across PMOS transistor Q8 as a function of load current at several supplyvoltages. Fig. 6 shows the voltage-transfer characteristics of the output stage for several values of load resistance.

Wideband Noise

From the standpoint of low-noise performance considerations, the use of the CA3130 is most advantageous in applications where in the source resistance of the input signal is

in the order of 1 megohm or more. In this case, the total input-referred noise voltage is typically only 23 µV when the test-circuit amplifier of Fig. 15 is operated at a total supply voltage of 15 volts. This value of total input-referred noise remains essentially constant, even though the value of source resistance is raised by an order of magnitude. This characteristic is due to the fact that reactance of the input capacitance becomes a significant factor in shunting the source resistance. It should be noted, however, that for values of source resistance very much greater than 1 megohm, the total noise voltage generated can be dominated by the thermal noise contributions of both the feedback and source resistors.

TYPICAL APPLICATIONS

Voltage Followers

Operational amplifiers with very high input resistances, like the CA3130, are particularly suited to service as voltage followers. Fig. 16 shows the circuit of a classical voltage follower, together with pertinent waveforms using the CA3130 in a split-supply configuration.

A voltage follower, operated from a single supply, is shown in Fig. 17, together with related waveforms. This follower circuit is







Fig.15 — Test-circuit amplifier (30-dB gain) used for wideband noise measurements.





Top Trace: Output Bottom Trace: Input

(a) Small-signal response (50 mV/div. and 200 ns/div.)



Top Trace: Output signal (2 V/div. 92CS-24739 and 5 μ s/div.)


Center Trace: Difference signal (5 mV/div. and 5 μ s/div.)


Bottom Trace: Input signal (2 V/div. and 5 µs/div.)

(b) Input-output difference signal showing settling time (Measurement made with Tektronix 7A13 differential amplifier)


Fig. 16 — Split-supply voltage follower with associated waveforms.

linear over a wide dynamic range, as illustrated by the reproduction of the output waveform in Fig. 17a with input-signal ramping. The waveforms in Fig. 17b show that the follower does not lose its input-to-output phase-sense, even though the input is





(a) Output-waveform with input-signal ramping(2 V/div. and 500 μs/div.)



Top Trace: Output (5 V/div. and 200 μs/div.) Bottom Trace: Input (5 V/div. and 200 μs/div.) (b) Output-waveform with ground-reference sine-wave input

Fig. 17 — Single-supply voltage-follower with associated waveforms. (e.g., for use in single-supply D/A converter; see Fig. 9 in ICAN-6080).

being swung 7.5 volts below ground potential. This unique characteristic is an important attribute in both operational amplifier and comparator applications. Fig. 17b also shows the manner in which the CMOS output stage permits the output signal to swing down to the negative supply-rail potential (i.e., ground in the case shown). The digital-to-analog converter (DAC) circuit, described in the following section, illustrates the practical use of the CA3130 in a single-supply voltage-follower application.

9-Bit COS/MOS DAC

A typical circuit of a 9-bit Digital-to-Analog Converter (DAC)* is shown in Fig.18 This system combines the concepts of multiple-switch CMOS IC's, a low-cost ladder network of discrete metal-oxide-film resistors, a CA3130 op amp connected as a follower, and an inexpensive monolithic regulator in a simple single power-supply arrangement. An additional feature of the DAC is that it is readily interfaced with CMOS input logic, e.g., 10-volt logic levels are used in the circuit of Fig. 18.

of one per cent tolerance metal-oxide film resistors. The five arms requiring the highest accuracy are assembled with series and parallel combinations of 806,000-ohm resistors from the same manufacturing lot.

A single 15-volt supply provides a positive bus for the CA3130 follower amplifier and feeds the CA3085 voltage regulator. A "scale-adjust" function is provided by the regulator output control, set to a nominal 10-volt level in this system. The line-voltage regulation (approximately 0.2%) permits a 9-bit accuracy to be maintained with varia-




Fig. 18-9-bit DAC using CMOS digital switches and CA3130.

The circuit uses an R/2R voltage-ladder network, with the output potential obtained directly by terminating the ladder arms at either the positive or the negative power-supply terminal. Each CD4007A contains three "inverters", each "inverter" functioning as a single-pole double-throw switch to terminate an arm of the R/2R network at either the positive or negative power-supply terminal. The resistor ladder is an assembly

tions of several volts in the supply. The flexibility afforded by the COS/MOS building blocks simplifies the design of DAC systems tailored to particular needs.

Single-Supply, Absolute-Value, Ideal Full-Wave Rectifier

The absolute-value circuit using the CA3130 is shown in Fig. 19. During positive excursions, the input signal is fed through the feedback network directly to the output. Simultaneously, the positive excursion of the input signal also drives the output terminal (No. 6) of the inverting amplifier in a

 [&]quot;Digital-to-Analog Conversion Using the Harris CD4007A COS/MOS IC", Application Note ICAN-6080.

negative-going excursion such that the 1N914 diode effectively disconnects the amplifier from the signal path. During a negative-going excursion of the input signal, the CA3130 functions as a normal inverting amplifier with a gain equal to -R2/R1. When the equality of the two equations shown in Fig. 19 is satisfied, the full-wave output is symmetrical.

Error-Amplifier in Regulated-Power Supplies

The CA3130 is an ideal choice for erroramplifier service in regulated power supplies since it can function as an error-amplifier when the regulated output voltage is required to approach zero. Fig. 21 shows the schematic diagram of a 40-mA power supply capable of providing regulated output volt-





Fig. 19 — Single-supply, absolute-value, ideal full-wave rectifier with associated waveforms.

Peak Detectors

Peak-detector circuits are easily implemented with the CA3130, as illustrated in Fig. 20 for both the peak-positive and the peaknegative circuit. It should be noted that with large-signal inputs, the bandwidth of the peak-negative circuit is much less than that of the peak-positive circuit. The second stage of the CA3130 limits the bandwidth in this case. Negative-going output-signal excursion requires a positive-going signal excursion at the collector of transistor Q11, which is loaded by the intrinsic capacitance of the associated circuitry in this mode. On the other hand, during a negative-going signal excursion at the collector of Q11, the transistor functions in an active "pull-down" mode so that the intrinsic capacitance can be discharged more expeditiously.

age by continuous adjustment over the range from 0 to 13 volts. Q3 and Q4 in IC2 (a CA3086 transistor-array IC) function as zeners to provide supply-voltage for the CA3130 comparator (IC1). Q1, Q2, and Q5 in IC2 are configured as a low impedance, temperature-compensated source of adjustable reference voltage for the error amplifier. Transistors Q1, Q2, Q3, and Q4 in IC3 (another CA3086 transistor-array IC) are connected in parallel as the series-pass element. Transistor Q5 in IC3 functions as a current-limiting device by diverting base drive from the series-pass transistors, in accordance with the adjustment of resistor R2

Fig. 22 contains the schematic diagram of a regulated power-supply capable of providing regulated output voltage by continuous ad-






Fig. 20 - Peak-detector circuits.




Fig. 21-Voltage regulator circuit (0 to 13 V at 40 mA).




Fig.22 - Voltage regulator circuit (0.1 to 50 V at 1 A).

92CM-24734

justment over the range from 0.1 to 50 volts and currents up to 1 ampere. The error amplifier (IC1) and circuitry associated with IC2 function as previously described, although the output of IC1 is boosted by a discrete transistor (Q4) to provide adequate base drive for the Darlington-connected seriespass transistors Q1, Q2. Transistor Q3 functions in the previously described current-limiting circuit.

Multivibrators

The exceptionally high input resistance presented by the CA3130 is an attractive feature for multivibrator circuit design because it permits the use of timing circuits with high R/C ratios. The circuit diagram of a pulse generator (astable multivibrator), with provisions for independent control of the "on" and "off" periods, is shown in Fig. 23. Resistors R1 and R2 are used to bias the CA3130 to the mid-point of the supply-voltage and R3 is the feedback resistor. The pulse repetition rate is selected by positioning S1 to the desired position and the rate remains essentially constant when the resistors which determine "on-period" and "off-period" are adjusted.

Function Generator

Fig. 24 contains a schematic diagram of a function generator using the CA3130 in the integrator and threshold detector functions. This circuit generates a triangular or square-

wave output that can be swept over a 1,000,000:1 range (0.1 Hz to 100 kHz) by means of a single control, R1. A voltage-control input is also available for remote sweep-control.

The heart of the frequency-determining system is an operational-transconductance-amplifier (OTA)*, IC1, operated as a voltage-controlled current-source. The output, IQ, is a current applied directly to the integrating capacitor, C1, in the feedback loop of the integrator IC2, using a CA3130, to provide the triangular-wave output. Potentiometer R2 is used to adjust the circuit for slope symmetry of positive-going and negative-going signal excursions.

Another CA3130, IC3, is used as a controlled switch to set the excursion limits of the triangular output from the integrator circuit. Capacitor C2 is a "peaking adjustment" to optimize the high-frequency square-wave performance of the circuit.

Potentiometer R3 is adjustable to perfect the "amplitude symmetry" of the square-wave output signals. Output from the threshold detector is fed back via resistor R4 to the input of IC1 so as to toggle the current source from plus to minus in generating the linear triangular wave.

^{*}See File No. 475 and ICAN-6668.




Fig.23 — Pulse generator (astable multivibrator) with provisions for independent control of "ON" and "OFF" periods.




Fig. 24 — Function generator (frequency can be varied 1,000,000/1 with a single control).

Operation with Output-Stage Power-Booster

The current-sourcing and -sinking capability of the CA3130 output stage is easily supplemented to provide power-boost capability. In the circuit of Fig. 25, three CMOS transistor-pairs in a single CA3600E* IC array are shown parallel connected with the output stage in the CA3130. In the Class A mode of CA3600E shown, a typical device consumes 20 mA of supply current at 15-V

operation. This arrangement boosts the current-handling capability of the CA3130 output stage by about 2.5X.

The amplifier circuit in Fig. 25 employs feedback to establish a closed-loop gain of 48 dB. The typical large-signal bandwidth (–3 dB) is 50 kHz.

^{*}See File No. 619 for technical information.




Fig. 25 - CMOS transistor array (CA3600E) connected as power-booster in the output stage of the CA3130.

92CM-24737



CA3140A CA3140

BiMOS Operational Amplifiers with MOSFET Input/Bipolar Output

August 1991

Features

- MOSFET Input Stage
 - ► Very High Input Impedance (Z_{IN}) -1.5 TΩ (Typ.)
 - Very Low Input Current (I₁) -10 pA (Typ.) @ ±15V
 - Wide Common-Mode Input-Voltage Range (VICR)
 – can be Swung 0.5 Volt Below Negative Supply-Voltage Rail
 - Output Swing Complements Input Common-Mode Range
- Directly Replaces Industry Type 741 in Most Applications

Applications


- Ground-Referenced Single-Supply Amplifiers in Automobile and Portable Instrumentation
- Sample and Hold Amplifiers
- Long-Duration Timers/Multivibrators (Microseconds-Minutes-Hours)
- Photocurrent Instrumentation
- Peak Detectos
- Active Filters
- Comparators
- Interface in 5V TTL Systems and Other Low-Supply Voltage Systems
- All Standard Operational Amplifier Applications
- Function Generators
- Tone Controls
- Power Supplies
- Portable Instruments
- Intrusion Alarm Systems

Description

The CA3140A and CA3140 are integrated-circuit operational amplifiers that combine the advantages of high-voltage PMOS transistors with high-voltage bipolar transistors on a single monolithic chip. Because of this unique combination of technologies, this device can now provide designers, for the first time, with the special performance features of the CA3130 CMOS operational amplifiers and the versaility of the 741 series of industry-standard operational amplifiers.

The CA3140A and CA3140 BiMOS operational amplifiers feature gate-protected MOSFET (PMOS) transistors in the input circuit to provide very-high-input impedance, verylow-input current, and high-speed performance. The CA3140A and CA3140 operate at supply voltage from 4 to 36 volts (either single or dual supply). These operational amplifiers are internally phase-compensated to achieve stable operation in unity-gain follower operation, and additionally, have access terminal for a supplementary external capacitor if additional frequency roll-off is desired. Terminals are also provided for use in applications requiring input offset-voltage nulling. The use of PMOS field-effect transistors in the input stage results in common-mode input-voltage capability down to 0.5 volt below the negative-supply terminal, an important attribute for singlesupply applications. The output stage uses bipolar transistors and includes built-in protection against damage from load-terminal short-circuiting to either supply-rail or to around.

The CA3140 Series has the same 8-lead terminal pin-out used for the "741" and other industry-standard operational amplifiers. They are supplied in either the standard 8-lead TO-5 style package (T suffix), or in the 8-lead dual-in-line formed-lead TO-5 style package "DIL-CAN" (S suffix). The CA3140 is available in chip form (H suffix). The CA3140 are also available in an 8-lead Small Outline package (M suffix) and in an 8-lead dual-in-line plastic package (MINI-DIP - E suffix). The CA3140A and CA3140 are intended for operation at supply voltage up to 36 volts (±18 volts). All types can be operated safely over the temperature range from -559C to +1259C.



TYPICAL ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS V+ = +15 V V- = -15 V TA = 25°C		CA3140A (T, S, E, M)		UNITS
Input Offset Voltage Adjustment Resistor	Typ.Value of Resistor Between Term. 4 and 5 or 4 and 1 to Adjust Max. VIO		18	4.7	kΩ
Input Resistance R ₁			1.5	1.5	ΤΩ
Input Capacitance C _I			4	4	рF
Output Resistance RO			60	60	Ω
Equivalent Wideband Input Noise Voltage e _n (See Fig. 39)	BW = 140 kHz R _S = 1 MΩ		48	48	μV
Equivalent Input Noise Voltage e _n (See Fig.10)	f= 1 kHz f=10 kHz	R _S = 100 Ω	40 12	40 12	nV/√Hz
Short-Circuit Current to Opposite Supply Source IOM+ Sink IOM-			40 18	40 18	mA mA
Gain-Bandwidth Product, (See Figs. 5 & 18) fT			4.5	4.5	MHz
Slew Rate, (See Fig.6) SR			9	9	V/μs
Sink Current From Terminal 8 To Terminal 4 to Swing Output Low			220	220	μΑ
Transient Response: Rise Time Overshoot (See Fig. 37)	$R_L = 2 k\Omega$ $C_L = 100 pF$		0.08	0.08 10	μs %
Settling Time at 10 $V_{p \cdot p}$, (See Fig. 17) 1 mV t_s	R _L = 2 kΩ C _L = 100 pF Voltage Follower		4.5 1.4	4.5 1.4	μs

ELECTRICAL CHARACTERISTICS FOR EQUIPMENT DESIGN At $V^+ = 15 \text{ V}$, $V^- = 15 \text{ V}$, $T_A = 25^{\circ}\text{C}$ Unless Otherwise Specified

	LIMITS						
CHARACTERISTIC	CA3140A		CA3140			UNITS	
	Min.	Тур.	Max.	Min.	Тур.	Max.	
Input Offset Voltage, VIO	_	2	5	_	5	15	mV
Input Offset Current, IIO	_	0.5	20	-	0.5	30	рА
Input Current, II	-	10	40	_	10	50	рΑ
Large-Signal	20 k	100 k	_	20 k	100 k	_	V/V
Voltage Gain, AOL (See Figs. 4,18)	86	100	_	86	100	-	dB
Common-Mode Rejection Ratio, CMRR	_	32	320	_	32	320	μV/V
(See Fig.9)	70	90	-	70	90	-	dB
Common-Mode Input-Voltage Range, VICR (See Fig.20)	-15	-15.5 to +12.5	12	-15	-15.5 to +12.5	11	٧
Power-Supply Rejection ΔV _{IO} /ΔV Ratio, PSRR	-	100	150՝	-	100	150	μV/V
(See Fig.11)	76	80	-	76	80	-	dB .
Max. Output Voltage VOM (See Figs. 13,20)	+12 -14	13 -14.4	_	+12	13 . -14.4	_	٧
Supply Current, I+ (See Fig.7)	-	4	6	- 14	4	6	. mA
Device Dissipation, PD	- 1	120	180	-	120	180	mW
Input Offset Voltage Temp. Drift, ∆V _{1O} /∆T	-	6	-	-	8	_	μV/°C

[•] At V_0 = 26 V_{p-p} , +12V, -14V and R_L = 2 $k\Omega$.

MAXIMUM RATINGS, Absolute-Maximum Values:

•	
	CA3140, CA3140A
DC SUPPLY VOLTAGE	
(BETWEEN V ⁺ AND V ⁻ TERMINALS)	36 V
DIFFERENTIAL-MODE INPUT VOLTAGE	
COMMON-MODE DC INPUT VOLTAGE	
INPUT-TERMINAL CURRENT	1 mA
DEVICE DISSIPATION:	
WITHOUT HEAT SINK -	
UP TO 55°C	630 mW
ABOVE 55° C	Derate linearly 6.67 mW/° C
WITH HEAT SINK -	
UP TO 55° C	1 W
ABOVE 55°C	Derate linearly 16.7 mW/° C
TEMPERATURE RANGE:	
OPERATING (ALL TYPES)	
STORAGE (ALL TYPES)	
OUTPUT SHORT-CIRCUIT DURATION*	INDEFINITE
LEAD TEMPERATURE (DURING SOLDERING):	
AT DISTANCE 1/16 ± 1/32 INCH (1.59 ± 0.79 MM)	.0050.0
FROM CASE FOR 10 SECONDS MAX.	+265°C

Short circuit may be applied to ground or to either supply.

TYPICAL ELECTRICAL CHARACTERISTICS FOR DESIGN GUIDANCE At V+ = 5 V, V- = 0 V, T_A = 25°C

CHARACTERISTIC		CA3140A (T, S, E, M)	CA3140 (T, S, E, M)	UNITS	
Input Offset Voltage	Iviol	2	5	mV	
Input Offset Current	1101	0.1	0.1	рΑ	
Input Current	11	2	2	pА	
Input Resistance		1	1	ТΩ	
Large-Signal Voltage Gain	AOL	100 k	100 k	V/V	
(See Figs.4,18)		100	100	dB	
Common-Mode Rejection Ratio,	CMRR	32	32	μV/V	
		90	90	dB	
Common-Mode Input-Voltage Range	VICR	-0.5	-0.5	V	
(See Fig.20)		2.6	2.6	V	
Power-Supply Rejection Ratio Δ	V ₁₀ /ΔV ⁺	100	100	μV/V	
		80	80	dB	
Maximum Output Voltage	V _{OM} ⁺	3	3	V	
(See Figs.13,20)	V _{OM} -	0.13	0.13	, v	
Maximum Output Current:					
Source	IOM+	10	10		
Sink	IOM-	1	1	mA	
Slew Rate (See Fig.6)	,	7	7	V/μs	
Gain-Bandwidth Product (See Fig.5)	fT	3.7	3.7	MHz	
Supply Current (See Fig.7)	1+	1.6	1.6	mA	
Device Dissipation	PD	8	8	mW	
Sink Current from Term. 8 to Term. 4 to Swing Output Low		200	200	μΑ	




Fig.2 - Block diagram of CA3140 series.




Fig.3 - Schematic diagram of CA3140 series.

CIRCUIT DESCRIPTION

Fig.2 is a block diagram of the CA3140 Series PMOS Operational Amplifiers. The input terminals may be operated down to 0.5 V below the negative supply rail. Two class A amplifier stages provide the voltage gain, and a unique class AB amplifier stage provides the current gain necessary to drive low-impedance loads.

A biasing circuit provides control of cascoded constant-current flow circuits in the first and second stages. The CA3140 includes an on-

chip phase-compensating capacitor that is sufficient for the unity gain voltage-follower configuration.

Input Stages — The schematic circuit diagram of the CA3140 is shown in Fig.3. It consists of a differential-input stage using PMOS field-effect transistors (Q9, Q10) working into a mirror pair of bipolar transistors (Q11, Q12) functioning as load resistors together with resistors R2 through R5. The mirror-pair transistors also function as a differen-

tial-to-single-ended converter to provide basecurrent drive to the second-stage bipolar transistor (Q13). Offset nulling, when desired, can be effected with a 10-k\(\Omega\) potentiometer connected across terminals 1 and 5 and with its slider arm connected to terminal 4. Cascode-connected bipolar transistor 02, O5 are the constant-current source for the input stage. The base-biasing circuit for the constant-current source is described subsequently. The small diodes D3, D4, D5 provide gate-oxide protection against high-voltage transients, e.g., static electricity.

Second Stage - Most of the voltage gain in the CA3140 is provided by the second amplifier stage, consisting of bipolar transistor Q13 and its cascode-connected load resistance provided by bipolar transistors Q3, Q4. On-chip phase compensation, sufficient for a majority of the applications is provided by C1. Additional Miller-Effect compensation (roll-off) can be accomplished, when desired, by simply connecting a small capacitor between terminals 1 and 8. Terminal 8 is also used to strobe the output stage into quiescence. When terminal 8 is tied to the negative supply rail (terminal 4) by mechanical or electrical means, the output terminal 6 swings low, i.e., approximately to terminal 4 potential.

Output Stage - The CA3140 Series circuits employ a broadband output stage that can sink loads to the negative supply to complement the capability of the PMOS input stage when operating near the negative rail. Quiescent current in the emitter-follower cascade circuit (Q17, Q18) is established by transistors (Q14, Q15) whose base-currents are "mirrored" to current flowing through diode D2 in the bias circuit section. When the CA3140 is operating such that output terminal 6 is sourcing current, transistor Q18 functions as an emitter-follower to source current from the V+ bus (terminal 7), via D7. R9. and R11. Under these conditions. the collector potential of Q13 is sufficiently high to permit the necessary flow of base current to emitter follower Q17 which, in turn, drives Q18.

When the CA3140 is operating such that output terminal 6 is sinking current to the V- bus, transistor Q16 is the current-sinking

element. Transistor Q16 is mirror-connected to D6, R7, with current fed by way of Q21, R12, and Q20. Transistor Q20, in turn, is biased by current-flow through R13, zener D8, and R14. The dynamic current-sink is controlled by voltage-level sensing. For purposes of explanation, it is assumed that output terminal 6 is quiescently established at the potential mid-point between the V+ and V- supply rails. When output-current sinking-mode operation is required, the collector potential of transistor Q13 is driven below its quiescent level, thereby causing Q17. Q18 to decrease the output voltage at terminal 6. Thus, the gate terminal of PMOS transistor Q21 is displaced toward the V-bus. thereby reducing the channel resistance of Q21. As a consequence, there is an incremental increase in current flow through Q20, R12, Q21, D6, R7, and the base of Q16. As a result, Q16 sinks current from terminal 6 in direct response to the incremental change in output voltage caused by Q18. This sink current flows regardless of load: any excess current is internally supplied by the emitter-follower Q18. Short-circuit protection of the output circuit is provided by Q19, which is driven into conduction by the high voltage drop developed across R11 under output short-circuit conditions. Under these conditions, the collector of Q19 diverts current from Q4 so as to reduce the base-current drive from Q17, thereby limiting current flow in Q18 to the short-circuited load terminal.

Bias Circuit - Quiescent current in all stages (except the dynamic current sink) of the CA3140 is dependent upon bias current flow in R1. The function of the bias circuit is to establish and maintain constantcurrent flow through D1, Q6, Q8 and D2. D1 is a diode-connected transistor mirrorconnected in parallel with the base-emitter junctions of Q1, Q2, and Q3. D1 may be considered as a current-sampling diode that senses the emitter current of Q6 and automatically adjusts the base current of Q6 (via Q1) to maintain a constant current through Q6, Q8, D2. The base-currents in Q2, Q3 are also determined by constantcurrent flow D1. Furthermore, current in diode-connected transistor D2 establishes the currents in transistors Q14 and Q15.




Fig.4 — Open-loop voltage gain vs supply voltage and temperature.




Fig.6 - Slew rate vs supply voltage and temperature.




Fig.8 — Maximum output voltage swing vs frequency.




Fig. 10 — Equivalent input noise voltage vs frequency.




Fig.5 — Gain-bandwidth product vs supply voltage and temperature,




Fig.7 – Quiescent supply current vs supply voltage and temperature.




Fig.9 – Common-mode rejection ratio vs frequency.




Fig.11 — Power supply rejection ratio vs frequency.

APPLICATIONS CONSIDERATIONS

Wide dynamic range of input and output characteristics with the most desirable high input-impedance characteristic is achieved in the CA3140 by the use of an unique design based upon the PMOS-Bipolar process. Input-common-mode voltage range and output-swing capabilities are complementary, allowing operation with the single supply down to four volts.

The wide dynamic range of these parameters also means that this device is suitable for many single-supply applications, such as, for example, where one input is driven below the potential of terminal 4 and the phase sense of the output signal must be maintained — a most important consideration in comparator applications.

OUTPUT CIRCUIT CONSIDERATIONS

Excellent interfacing with TTL circuitry is easily achieved with a single 6.2-volt zener diode connected to terminal 8 as shown in Fig.12. This connection assures that the maximum output signal swing will not go more positive than the zener voltage minus two base-to-emitter voltage drops within the CA3140. These voltages are independent of the operating supply voltage.




Fig.12 — Zener clamping diode connected to terminals 8 and 4 to limit CA3140 output swing to TTL levels.

Fig.13 shows output current-sinking capabilities of the CA3140 at various supply voltages. Output voltage swing to the negative supply rail permits this device to oper-




Fig.13 — Voltage across output transistors Q15 and Q16 vs load current.

ate both power transistors and thyristors directly without the need for level-shifting circuitry usually associated with the 741 series of operational amplifiers.

Fig.16 show some typical configurations. Note that a series resistor, R_L, is used in both cases to limit the drive available to the driven device. Moreover, it is recommended that a series diode and shunt diode be used at the thyristor input to prevent large negative transient surges that can appear at the gate of thyristors, from damaging the integrated circuit.




Fig.14 — Typical incremental offset-voltage shift vs operating life.

OFFSET-VOLTAGE NULLING

The input-offset voltage can be nulled by connecting a $10\text{-}\mathrm{K}\Omega$ potentiometer between terminals 1 and 5 and returning its wiper arm to terminal 4, see Fig.15a. This technique, however, gives more adjustment range than required and therefore, a considerable portion of the potentiometer rotation is not fully utilized. Typical values of series resistors that may be placed at either end of the potentiometer, see Fig.15b, to optimize its utilization range are given in the table "Typical Electrical Characteristics" shown in this bulletin.

An alternate system is shown in Fig.15c. This circuit uses only one additional resistor of approximately the value shown in the table. For potentiometers, in which the resistance does not drop to zero ohms at either end of rotation, a value of resistance 10% lower than the values shown in the table should be used.

LOW-VOLTAGE OPERATION

Operation at total supply voltages as low as 4 volts is possible with the CA3140. A current regulator based upon the PMOS threshold voltage maintains reasonable constant operating current and hence consistent performance down to these lower voltages.

The low-voltage limitation occurs when the upper extreme of the input common-mode voltage range extends down to the voltage at terminal 4. This limit is reached at a total




Fig. 15 - Three offset-voltage nulling methods.

supply voltage just below 4 volts. The output voltage range also begins to extend down to the negative supply rail, but is slightly higher than that of the input. Fig.20 shows these characteristics and shows that with 2-volt dual supplies, the lower extreme of the input common-mode voltage range is below ground potential.






Fig. 16 — Methods of utilizing the V_{CE}(sat) sinkingcurrent capability of the CA3140 series.

BANDWIDTH AND SLEW RATE

For those cases where bandwidth reduction is desired, for example, broadband noise reduction, an external capacitor connected between terminals 1 and 8 can reduce the open-loop —3 dB bandwidth. The slew rate will, however, also be proportionally reduced by using this additional capacitor. Thus, a 20% reduction in bandwidth by this technique will also reduce the slew rate by about 20%.

Fig.17 shows the typical settling time required to reach 1 mV or 10 mV of the final value for various levels of large signal inputs for the voltage-follower and inverting unity-gain amplifiers. The exceptionally fast setting time characteristics are largely due to the high combination of high gain and wide bandwidth of the CA3140; as shown in Fig. 18.








Fig.17 - Input voltage vs settling time.

INPUT CIRCUIT CONSIDERATIONS

As mentioned previously, the amplifier inputs can be driven below the terminal 4 potential, but a series current-limiting re-




Fig. 18 — Open-loop voltage gain and phase lag

sistor is recommended to limit the maximum input terminal current to less than 1 mA to prevent damage to the input protection circuitry.

Moreover, some current-limiting resistance should be provided between the inverting input and the output when the CA3140 is used as a unity-gain voltage follower. This resistance prevents the possibility of extremely large input-signal transients from forcing a signal through the input-protection network and directly driving the internal constant-current source which could result in positive feedback via the output terminal. A $3.9 {\pm} \Omega$ resistor is sufficient.

The typical input current is in the order of 10 pA when the inputs are centered at nominal device dissipation. As the output supplies load current, device dissipation will increase, raising the chip temperature and resulting in increased input current. Fig. 19 shows typical input-terminal current versus ambient temperature for the CA3140.

It is well known that MOS/FET devices can exhibit slight changes in characteristics (for example, small changes in input offset voltage) due to the application of large differential input voltages that are sustained over long periods at elevated temperatures.

Both applied voltage and temperature accelerate these changes. The process is reversible and offset voltage shifts of the opposite polarity reverse the offset. Fig.14 shows the typical offset voltage change as a function of various stress voltages at the maximum rating of 125°C (for TO-5); at lower temperatures (TO-5 and plastic), for example, at 85°C, this change in voltage is considerably less. In typical linear applications, where the differential voltage is small and symmetircal, these incremental changes are of about the same magnitude as those encountered in an operational amplifier employing a bipolar a transistor input stage.

SUPER SWEEP FUNCTION GENERATOR

A function generator having a wide tuning range is shown in Fig.21. The 1,000,000/1




Fig. 19 — Input current vs ambient temperature.




Fig.20 — Output-voltage-swing capability and common-mode input-voltage range vs supply voltage and temperature.

adjustment range is accomplished by a single variable potentiometer or by an auxiliary sweeping signal. The CA3140 functions as a non-inverting read-out amplifier of the triangular signal developed across the integrating capacitor network connected to the output of the CA3080A current source.


Buffered triangular output signals are then applied to a second CA3080 functioning as a high-speed hysteresis switch. Output from the switch is returned directly back to the

input of the CA3080A current source, thereby, completing the positive feedback loop.

The triangular output level is determined by the four 1N914 level-limiting diodes of the second CA3080 and the resistor-divider network connected to terminal No.2 (input) of the CA3080. These diodes establish the input trip level to this switching stage and, therefore, indirectly determine the amplitude of the output triangle.

Compensation for propagation delays around the entire loop is provided by one adjustment on the input of the CA3080. This adjustment, which provides for a constant generator amplitude output, is most easily made while the generator is sweeping. Highfrequency ramp linearity is adjusted by the single 7-to-60 pF capacitor in the output of the CA3080A.

It must be emphasized that only the CA-3080A is characterized for maximum output linearity in the current-generator function.



(a) Circuit

FREQUENCY ADJUSTMENT

ETER DRIVER AND BUFFER AMPLIFIER

SINE - WAVE SHAPER


SWEEP GENERATOR

POWER SUPPLY

WIDEBAND LINE DRIVER


OEXTERNAL

92CS-27923



TOP TRACE OUTPUT AT JUNCTION OF 2.7 Ω AND 51 Ω RESISTORS 5 V/DIV AND 500 ms/DIV CENTER TRACE: EXTERNAL OUTPUT OF TRIANGULAR FUNCTION GENERATOR 2 V/DIV AND 500 ms /DIV BOTTOM TRACE: OUTPUT OF "LOG" GENERATOR IO V/DIV AND 500 ms/DIV 92CS-27922

(b1) Function generator sweeping



1V/DIV and 1 sec/DIV

Three tone test signals, highest frequency ≥ 0.5 MHz. Note the slight assymmetry at the three-second/cycle signal. This assymmetry is due to slightly different positive and negative integration from the CA3080A and from the pc board and component leakages at the 100-pA level.

-O GATE

OSWEEP

(c) Interconnections

92CS - 27937

(b2) Function generator with fixed frequencies

Fig.21 - Function generator.




Fig. 22 - Meter driver and buffer amplifier.

METER DRIVER AND BUFFER AMPLIFIER

Fig. 22 shows the CA3140 connected as a meter driver and buffer amplifier. Low driving impedance is required of the CA-3080A current source to assure smooth operation of the Frequency Adjustment Control. This low-driving impedance requirement is easily met by using a CA3140 connected as a voltage follower. Moreover, a meter may be placed across the input to the CA3080A to give a logarithmic analog indication of the function generators frequency.

Analog frequency readout is readily accomplished by the means described above because the output current of the CA3080A varies approximately one decade for each 60-mV change in the applied voltage, VABC (voltage between terminals 5 and 4 of the CA3080A of the function generator). Therefore, six decades represent 360-mV change in VABC.

Now, only the reference voltage must be established to set the lower limit on the meter. The three remaining transistors from the CA3086 Array used in the sweep generator are used for this reference voltage. In addition, this reference generator arrangement tends to track ambient temperature variations, and thus compensates for the effects of the normal negative temperature coefficient of the CA3080A VABC terminal voltage.

Another output voltage from the reference generator is used to insure temperature tracking of the lower end of the Frequency Adjustment Potentiometer. A large series resistance simulates a current source, assuring similar temperature coefficients at both ends of the Frequency Adjustment Control.

To calibrate this circuit, set the Frequency Adjustment Potentiometer at its low end. Then adjust the Minimum Frequency Calibration Control for the lowest frequency. To establish the upper frequency limit, set the Frequency Adjustment Potentiometer to its upper end and then adjust the Maximum Frequency Calibration Control for the maximum frequency. Because there is interaction among these controls, repetition of the adjustment procedure may be necesary. Two adjustments are used for the meter. The meter sensitivity control sets the meterscale width of each decade, while the meter position control adjusts the pointer on the scale with negligible effect on the sensitivity adjustment. Thus, the meter sensitivity adjustment control calibrates the meter so that it deflects 1/6 of full scale for each decade change in frequency.

SINE-WAVE SHAPER

The circuit shown in Fig. 23 uses a CA3140 as a voltage follower in combination with diodes from the CA3019 Array to convert the triangular signal from the function generator to a sine-wave output signal having typically less than 2% THD. The basic zerocrossing slope is established by the 10-k Ω potentiometer connected between terminals 2 and 6 of the CA3140 and the 9.1-k Ω resistor and 10-k Ω potentiometer from terminal 2 to ground. Two break points are established by diodes D₁ through D₄. Positive feedback via D5 and D6 establishes the zero slope at the maximum and minimum levels of the sine wave. This technique is necessary because the voltage-follower configuration approaches unity gain rather than the zero gain required to shape the sine wave at the two extremes.

This circuit can be adjusted most easily with a distortion analyzer, but a good first approximation can be made by comparing the output signal with that of a sine-wave generator. The initial slope is adjusted with the potentiometer R₁, followed by an adjustment of R₂. The final slope is established by adjusting R₃, thereby adding additional segments that are contributed by these diodes Because there is some interaction among these controls, repetition of the adjustment procedure may be necessary

SWEEPING GENERATOR

Fig. 24 shows a sweeping generator. Three CA3140's are used in this circuit. One CA3140 is used as an integrator, a second device is used as a hysteresis switch that determines the starting and stopping points of the sweep. A third CA3140 is used as a logarithmic shaping network for the log function. Rates and slopes, as well as sawtooth, triangle, and logarithmic sweeps are generated by this circuit.




Fig. 23 - Sine-wave shaper.




Fig. 24 - Sweeping generator.




Fig. 25 - Wideband output amplifier.

WIDEBAND OUTPUT AMPLIFIER

Fig. 25 shows a high-slew-rate, wideband amplifier suitable for use as a 50-ohm transmission-line driver. This circuit, when used in conjunction with the function generator and sine-wave shaper circuits shown in Figs. 21 and 23 provides 18 volts peak-to-peak output open-circuited, or 9 volts peak-to-peak output when terminated in 50 ohms. The slew rate required of this amplifier is 28 volts/µs (18 volts peak-to-peak x π x 0.5 MHz).

POWER SUPPLIES

High input-impedance, common-mode capability down to the negative supply and high output-drive current capability are key factors in the design of wide-range output-voltage supplies that use a single input voltage to provide a regulated output voltage that can be adjusted from essentially 0 to 24 volts. Unlike many regulator systems using comparators having a bipolar transistor-input stage, a high-impedance reference-voltage divider from a single supply can be used in connection with the CA3140 (see Fig. 26).




Fig. 26 — Basic single-supply voltage regulator showing voltage-follower configuration.

Essentially, the regulators, shown in Figs. 27 and 28, are connected as non-inverting power operational amplifiers with a gain of 3.2. An 8-volt reference input yields a maximum output voltage slightly greater than 25 volts. As a voltage follower, when the reference input goes to 0 volts the output will be 0 volts. Because the offset voltage is also multiplied by the 3.2 gain factor, a potentiometer is needed to null the offset voltage.

Series pass transistors with high ICBO levels will also prevent the output voltage from reaching zero because there is a finite voltage drop (V_{CE}sat) across the output of the CA3140 (see Fig.13). This saturation voltage level may indeed set the lowest voltage obtainable.




Fig. 27 - Regulated power supply.

The high impedance presented by terminal 8 is advantageous in effecting current limiting. Thus, only a small signal transistor is required for the current-limit sensing amplifier. Resistive decoupling is provided for this transistor to minimize damage to it or the CA3140 in the event of unusual input or output transients on the supply-rail.

Figs. 27 and 28, show circuits in which a D2201 high-speed diode is used for the current sensor. This diode was chosen for its slightly higher forward-voltage drop characteristic thus giving greater sensitivity. It must be emphasized that heat sinking of this diode is essential to minimize variation of the current trip point due to internal heating of the diode. That is, 1 ampere at 1 volt forward drop represents one watt which can result in significant regenerative changes in the current trip point as the diode temperature rises. Placing the small-signal reference amplifier in the proximity of the current-sensing diode also helps minimize the variability in the trip level due to the negative temperature coefficient of the diode. In spite of those limitations, the current limiting point can easily be adjusted over the range from 10 mA to 1 ampere with a single adjustment potentiometer. If the temperature stability of the current-limiting system is a serious consideration, the more usual current-sampling resistor-type of circuitry should be employed.

A power Darlington transistor (in a heat sink TO-3 case), is used as the series-pass element for the conventional current-limiting system, Fig. 27, because high-power Darlington dissipation will be encountered at low output voltage and high currents.

A small heat-sink VERSAWATT transistor is used as the series-pass element in the fold-back current system, Fig.28, since dissipation levels will only approach 10 watts. In this system, the D2201 diode is used for current sampling. Foldback is provided by the 3 k Ω and 100 k Ω divider network connected to the base of the current-sensing transistor.

Both regulators, Figs. 27 and 28 , provide better than 0.02% load regulation. Because there is constant loop gain at all voltage settings, the regulation also remains constant Line regulation is 0.1% per volt. Hum and noise voltage is less than 200 μV as read with a meter having a 10-MHz bandwidth.

Fig.31 (a) shows the turn ON and turn OFF characteristics of both regulators. The slow turn-on rise is due to the slow rate of rise of the reference voltage. Fig. 29 (b) shows the transient response of the regulator with the switching of a 20- Ω load at 20 volts output.






Fig. 28 — Regulated power supply with "foldback" current limiting.



(a)
SUPPLY TURN-ON AND TURN-OFF
CHARACTERISTICS
(5 VOLTS / DIV AND -1 s/DIV.)



TRANSIENT RESPONSE

TOP TRACE: OUTPUT VOLTAGE
(200 mV/DIV AND 5 ps/DIV)

BOTTOM TRACE COLLECTOR OF LOAD
SWITCHING TRANSISTOR,
LOAD 1 AMPREP
(5 VOLTS/DIV AND 5ps/DIV)

925-2788

Fig. 29 — Waveforms of dynamic characteristics of power supply currents shown in Figs. 29 and 30.




Fig. 30 — Tone control circuit using CA3130 series (20-dB midband gain).




Fig. 31 — Baxandall tone control circuit using CA3140 series.

TONE CONTROL CIRCUITS

High-slew-rate, wide-bandwidth, high-output voltage capability and high input impedance are all characteristics required of tone-control amplifiers. Two tone control circuits that exploit these characteristics of the CA3140 are shown in Figs. 30 and 31.

The first circuit, shown in Fig. 31, is the Baxandall tone-control circuit which provides unity gain at midband and uses standard linear potentiometers. The high input impedance of the CA3140 makes possible the use of low-cost, low-value, small-size capacitors, as well as reduced load of the driving stage.

Bass treble boost and cut are \pm 15 dB at 100 Hz and 10 kHz, respectively. Full peak-to-peak output is available up to at least 20 kHz due to the high slew rate of the CA3140. The amplifier gain is -3 dB down from its "flat" position at 70 kHz.

Fig. 30 shows another tone-control circuit with similar boost and cut specifications. The wideband gain of this circuit is equal to the ultimate boost or cut plus one, which in this case is a gain of eleven. For 20-dB boost and cut, the input loading of this circuit is essentially equal to the value of the resistance from terminal No.3 to ground. A detailed analysis of this circuit is given in "An IC Operational Transconductance Amplifier (OTA) With Power Capability" by L, Kaplan and H. Wittlinger, IEEE Transactions on Broadcast and Television Receivers, Vol. BTR-18, No.3, August, 1972.

WIEN BRIDGE OSCILLATOR

Another application of the CA3140 that makes excellent use of its high input-impedance, high-slew-rate, and high-voltage qualities is the Wien Bridge sine-wave oscillator. A basic Wien Bridge oscillator is shown in Fig. 32. When R₁ = R₂ = R and C₁ = C₂ = C, the frequency equation reduces to the familiar $f = 1/2 \pi$ RC and the gain required for oscillation, AOSC is equal to 3. Note that if C₂ is increased by a factor of four and R₂ is reduced by a factor of four, the gain required for oscillation becomes 1.5, thus perquired for oscillation becomes 1.5, thus per-

mitting a potentially higher operating frequency closer to the gain-bandwidth product of the CA3140.

Oscillator stabilization takes on many forms. It must be precisely set, otherwise the amplitude will either diminish or reach some form of limiting with high levels of distortion. The element, $R_{\rm S}$, is commonly replaced with some variable resistance element. Thus, through some control means, the value of $R_{\rm S}$ is adjusted to maintain constant oscillator output. A FET channel resistance, a thermistor, a lamp bulb, or other device whose resistance is made to increase as the output amplitude is increased are a few of the elements often utilized.




Fig. 32 — Basic Wien bridge oscillator circuit using an operational amplifier.

Fig. 33 shows another means of stabilizing the oscillator with a zener diode shunting the feedback resistor (Rf of Fig. 32). As the output signal amplitude increases, the zener diode impedance decreases resulting in more feedback with consequent reduction in gain; thus stabilizing the amplitude of the output signal. Furthermore, this combination of a monolithic zener diode and bridge rectifier circuit tends to provide a zero temperature coefficient for this regulating system. Because this bridge rectifier system has no time constant, i.e., thermal time constant for the lamp bulb, and RC time constant for filters often used in detector networks, there is no lower frequency limit. For example, with 1-µF polycarbonate capacitors and 22 M Ω for the frequency determining network, the operating frequency is 0.007 Hz.

As the frequency is increased, the output amplitude must be reduced to prevent the output signal from becoming slew-rate limited. An output frequency of 180 kHz will reach a slew rate of approximately 9 volts/ μ s when its amplitude is 16 volts peak-topeak.




Fig. 33 — Wien bridge oscillator circuit using CA3140 series.

SIMPLE SAMPLE-AND-HOLD SYSTEM

Fig. 34 shows a very simple sample-and-hold system using the CA3140 as the readout amplifier for the storage capacitor. The CA3080A serves as both input buffer amplifier and low feed-through transmission switch.* System offset nulling is accom-





Fig. 34 - Sample- and hold circuit.

plished with the CA3140 via its offset nulling terminals. A typical simulated load of 2 k Ω and 30 pF is shown in the schematic.

In this circuit, the storage compensation capacitance (C₁) is only 200 pF. Larger value capacitors provide longer "hold" periods but with slower slew rates. The slew rate $\frac{dv}{dt} = \frac{i}{c} = 0.5 \text{ mA}/200 \text{ pF} = 2.5 \text{ V/}\mu\text{s}.$


^{*} ICAN-6668 "Applications of the CA3080 and CA3080A High-Performance Operational Transconductance Amplifiers".

Pulse "droop" during the hold interval is 170 pA/200 pF which is = $0.85~\mu V/\mu_S$ (i.e., 170 pA/200 pF). In this case, 170 pA represents the typical leakage current of the CA3080A when strobed off. If C₁ were increased to 2000 pF, the "hold-droop" rate will decrease to $0.085~\mu V/\mu_S$, but the slew rate would decrease to $0.25~V/\mu_S$. The parallel diode network connected between terminal



(50 mV/DIV AND 200 ns/DIV.)
BOTTOM TRACE INPUT

(50 mV/DIV AND 200 ns/DIV.)



LARGE-SIGNAL RESPONSE AND


TOP TRACE OUTPUT SIGNAL

(5 V/DIV AND 2µs/DIV.)

BOTTOM TRACE INPUT SIGNAL

(5 V/DIV AND 2µs/DIV.)

CENTER TRACE DIFFERENCE OF INPUT AND OUTPUT SIGNALS THROUGH TEKTRONIX AMPLIFIER 7AI3 (5mV/DIV AND 2us/DIV.) 92CS-27884



SAMPLING RESPONSE

TOP TRACE: SYSTEM OUTPUT

(IOO mV/DIV AND 500 ns/DIV.)

BOTTOM TRACE - SAMPLING SIGNAL
(20 V/DIV AND 500 ns/DIV.)

Fig. 35 – Sample- and hold system dynamic characteristics waveforms.

9205-27885

3 of the CA3080A and terminal 6 of the CA3140 prevents large input-signal feed-through across the input terminals of the CA3080A to the 200 pF storage capacitor when the CA3080A is strobed off. Fig. 35 shows dynamic characteristic waveforms of this sample-and-hold system.

CURRENT AMPLIFIER

The low input-terminal current needed to drive the CA3140 makes it ideal for use in current-amplifier applications such as the one shown in Fig. 36. In this circuit, low current is supplied at the input potential as the power supply to load resistor R $_{\rm L}$. This load current is increased by the multiplication factor R2/R1, when the load current is monitored by the power supply meter M. Thus, if the load current is 100 nA, with values shown, the load current presented to the supply will be 100 $\mu{\rm A}$; a much easier current to measure in many systems.

Note that the input and output voltages are transferred at the same potential and only the output current is multiplied by the scale factor.

The dotted components show a method of decoupling the circuit from the effects of high output-load capacitance and the potential oscillation in this situation. Essentially, the necessary high-frequency feedback is provided by the capacitor with the dotted series resistor providing load decoupling.




Fig. 36 — Basic current amplifier for low-current measurement systems.

Fig. 37 shows a single-supply, absolute-value, ideal full-wave rectifier with associated waveforms. During positive excursions, the input signal is fed through the feedback network directly to the output. Simultaneously, the positive excursion of the input signal also drives the output terminal (No.6) of the inverting amplifier in a negative-going excursion such that the 1N914 diode effectively disconnects the amplifier from the signal path. During a negative-going excursion of the input signal, the CA3140 functions as a normal inverting amplifier with a gain equal to -R2/R1. When the equality of the two equations shown in Fig. 37 is satisfied, the full-wave output is symmetrical.

 [&]quot;Operational Amplifiers Design and Applications", J. G. Graeme, McGraw-Hill Book Company, page 308 — "Negative Immittance Converter Circuits".




Fig. 37 - Single-supply, absolute-value, ideal full-wave rectifier with associated waveforms.




Fig. 38 — Split-supply voltage-follower test circuit and associated waveforms.





Fig. 39 — Test circuit amplifier (30-dB gain) used for wideband noise measurement.



Dimensions and pad layout for CA3140H.

The photographs and dimensions represent a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are 57° instead of 90° with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils (0.17 mm) larger in both dimensions.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10⁻³ inch).



CA3160A CA3160

BiMOS Operational Amplifiers with MOSFET Input/CMOS Output

August 1991

Features

- MOSFET Input Stage Provides:
 - ► Very High $Z_I = 1.5TΩ$ (1.5 x $10^{12}Ω$) (Typ.)
 - Very Low I_I = 5pA Typ. @ 15V Operation
 = 2pA Typ. @ 5V Operation
- Common-Mode Input Voltage Range Includes Negative Supply Rail; Input Terminals Can Be Swung 0.5V Below Negative Supply Rail
- CMOS Output Stage Permits Signal Swing to Either (or Both) Supply Rails

Applications

- Ground Referenced Single Supply Amplifiers
- Fast Sample Hold Amplifiers
- Long Duration Timers/Monostables
- High Input Impedance Wideband Amplifiers
- Voltage Followers (e.g. Follower for Single Supply D/A Converter)
- Wien-Bridge Oscillators
- Voltage Controlled Oscillators
- Photo Diode Sensor Amplifiers

Description

The CA3160A and CA3160 are integrated circuit operational amplifiers that combine the advantage of both CMOS and bipolar transistors on a monolithic chip. The CA3160 series are frequency compensated versions of the popular CA3130 series.

Gate-protected p-channel MOSFET (PMOS) transistors are used in the input circuit to provide very high input impedance, very low input current, and exceptional speed performance. The use of PMOS field effect transistors in the input stage results in common-mode input voltage capability down to 0.5 volt below the negative-supply terminal, an important attribute in single-supply applications.


A complementary symmetry MOS (CMOS) transistor-pair, capable of swinging the output voltage to within 10 millivolts of either supply voltage terminal (at very high values of load impedance), is employed as the output circuit.


The CA3160 Series circuits operate at supply voltages ranging from 5 to 16 volts, or ±2.5 to ±8 volts when using split supplies, and have terminals for adjustment of offset voltage for applications requiring offset null capability. Terminal provisions are also made to permit strobing of the output stage.

The CA3160 Series is supplied in standard 8-lead TO-5 style packages (T suffix), 8-lead dual-in-line formed lead TO-5 style "DIL-CAN" packages (S suffix). The CA3160 is available in chip form (H suffix). The CA3160 and CA3160A are also available in the Mini-DIP 8-lead dual-in-line plastic package (Mini-DIP-E suffix). All types operate over the full military temperature range of -55°C to +125°C. The CA3160A offers superior input characteristics over those of the CA3160.

Pinouts

S AND T SUFFIXES TOP VIEW





NOTE: CA3160 Series devices have an on-chip frequency-compensation network. Supplementary phase-compensation or frequency roll-off (if desired) can be connected externally between terminals 1 and 8.

FIGURE 1.

ELECTRICAL CHARACTERISTICS at $T_A=25^{\circ}C$, $V^+=15$ V, $V^-=0$ V (Unless otherwise specified)

	LIMITS						
CHARACTERISTIC	CA316	60A (T,	S, E)	CA3160 (T, S, E)			Units
	Min.	Тур.	Max.	Min.	Тур.	Max.	
Input Offset Voltage, $ V_{1O} $, $V^{\pm}=\pm 7.5 V$	-	2	5	1	6	15	mV
Input Offset Current, $ I_{1O} $, $V^{\pm}=\pm 7.5 \text{ V}$	-	0.5	20	-	0.5	30	рΑ
Input Current, I _I V [±] =±7.5 V	_	5	30	_	5	50	рA
Large-Signal Voltage	50 k	320 k	_	50 k	320 k	_	V/V
Gain, A _{OL} V _O =10 V _{p-p} , R _L =2 kΩ	94	110	_	94	110	_	dB
Common-Mode Rejection Ratio,CMRR	80	95	_	70	90	-	dB
Common-Mode Input- Voltage Range, V _{ICR}	0	-0.5 to 12	10	0	-0.5 to 12	10	V
Power-Supply Rejection Ratio, $\Delta V_{1O}/\Delta V^{\pm}$ V^{\pm} =±7.5 V	_	32	150	-	32	320	μV/V
Maximum Output Voltage:							
At R _L =2 k Ω $\frac{V_{OM}^+}{V_{OM}^-}$	12	13.3	0.01	12	13.3	- 0.01	
A+ P x VOM	14.99	15	_	14.99	15		V
V _{OM} -		0	0.01	_	0	0.01	
Maximum Output Current: IOM (Source) @ VO = 0 V	12	22	45	12	22	45	
I _{OM} (Sink) @ V _O = 15 V	12	20	45	12	20	45	mA
Supply Current, I ⁺ : V _O =7.5 V,R _L = ∞		10	15	_	10	15	. mA
V _O = 0 V, R _L = ∞	-	2	3	_	2	3]
Input Offset Voltage Temp. Drift, $\Delta V_{1O}/\Delta T$	_	6	_	_	8	_	μV/ ^O C

TYPICAL VALUES INTENDED ONLY FOR DESIGN GUIDANCE

CHARACTERISTIC	TEST CONDITIONS $V^+ = +7.5 \text{ V}$ $V^- = -7.5 \text{ V}$ $T_A = 25^{\circ}\text{C}$ (Unless Otherwise Specified)		CA3160/ CA3160A (T, S, E)	UNITS
Input Offset Voltage Adjustment Range	10 kΩ across Terms. 4 and 5 or 4 and 1		±22	mV
Input Resistance, R ₁			1.5	ТΩ
Input Capacitance, C ₁	f = 1 MHz		4.3	pF
Equivalent Input Noise Voltage, e _n		R _S =1 MΩ R _S =10MΩ	40 50	μ∨
Equivalent Input Noise Voltage, e _n	ا	1 kHz 10 kHz	72 30	nV√ Hz
Unity Gain Crossover Frequency, f _T			4	MHz
Slew Rate, SR:			10	V/μs
Transient Response: Rise Time, t _r	C _L = 25 pF R _L = 2 kΩ		0.09	μs
Overshoot			10	%
Settling Time (4 V _{p-p} Input to <0.1%)	(Volta Follo	٠ ١	1.8	μs

	TEST CONDITIONS			
CHARACTERISTIC	$V^{+} = 5 V$ $V^{-} = 0 V$ $T_{A} = 25^{\circ}C$ (Unless Otherwise Specified)	CA3160A (T, S, E)	CA3160 (T, S, E)	UNITS
Input Offset Voltage, V _{IO}		2	6	mV
Input Offset Current, I ₁₀		0.1	0.1	pΑ
Input Current, I		2	2	pΑ
Common-Mode Rejection Ratio, CMRR		90	80	dB
Large-Signal Voltage	V _O = 4 V _{p⋅p}	100 k	100 k	V/V
Gain, A _{OL}	R _L = 5 kΩ	100	100	dB
Common-Mode Input Voltage Range, V _{ICR}		0 to 2.8	0 to 2.8	V
Supply Current, I+	V _O = 5 V, R _L = ∞	300	300	μΑ
Supply Suitell,	V _O = 2.5 V, R _L = ∞	500	£30	Ι μΑ
Power Supply Rejection Ratio, $\Delta V_{10}/\Delta V^{+}$		200	200	μV/V

MAXIMUM RATINGS. Absolute-Maximum Values

DC SUPPLY VOLTAGE	T
(Between V ⁺ and V ⁻ Terminals) 16 V	
DIFFERENTIAL-MODE	
INPUT VOLTAGE ±8 V	OI
COMMON-MODE DC	r
INPUT VOLTAGE $(V^+ + 8 V)$ to $(V^ 0.5 V)$	_
INPUT-TERMINAL CURRENT 1 mA	L
DEVICE DISSIPATION:	(
WITHOUT HEAT SINK -	
UP TO 55°C	
ABOVE 55°C Derate linearly 6.67 mW/°C	
WITH HEAT SINK — UP TO 90°C 1 W	_
	*.
ABOVE 90°C ' Derate linearly 16.7 mW/°C	***

TEMPERATURE RANGE:
OPERATING (All Types) ~55 to +125°C
STORAGE (All Types)65 to +150°C
OUTPUT SHORT-CIRCUIT
DURATION* INDEFINITE
LEAD TEMPERATURE
(DURING SOLDERING):
AT DISTANCE 1/16 ± 1/32 INCH
(1.59 ± 0.79 MM) FROM CASE
FOR 10 SECONDS MAX +265°C

^{*}Short circuit may be applied to ground or to either supply.




Fig.2 - Schematic diagram of the CA3160 Series.

CIRCUIT DESCRIPTION

Fig. 3 is a block diagram of the CA3160 series CMOS Operational Amplifiers. The input terminals may be operated down to 0.5 V below the negative supply rail, and the output can be swung very close to either supply rail in many applications. Consequently, the CA3160 series circuits are ideal for single-supply operation. Three class A amplifier stages, having the individual gain capability and current consumption shown in Fig. 3, provide the total gain of the CA3160. A biasing circuit provides two potentials for common use in the first and second stages. Terminals 8 and 1 can be used to supplement the internal phase compensation network if

additional phase compensation or frequency roll-off is desired. Terminals 8 and 4 can also be used to strobe the output stage into a low quiescent current state. When Terminal 8 is tied to the negative supply rail (Terminal 4) by mechanical or electrical means, the output potential at Terminal 6 essentially rises to the positive supply-rail potential at Terminal 7. This condition of essentially zero current drain in the output stage under the strobed "OFF" condition can only be achieved when the ohmic load resistance presented to the amplifier is very high (e.g., when the amplifier output is used to drive CMOS digital circuits in comparator applications).

Input Stages - The circuit of the CA3160 is shown in Fig.2. It consists of a differentialinput stage using PMOS field-effect transistors (Q6, Q7) working into a mirror-pair of bipolar transistors (Q9, Q10) functioning as load resistors together with resistors R3 through R6. The mirror-pair transistors also function as a differential-to-single-ended converter to provide base drive to the secondstage bipolar transistor (Q11). Offset nulling. when desired, can be effected by connecting a 100,000-ohm potentiometer across Terms. 1 and 5 and the potentiometer slider arm to Term. 4. Cascode-connected PMOS transistors Q2, Q4, are the constant-current source for the input stage. The biasing circuit for the constant-current source is subsequently described. The small diodes D5 through D7 provide gate-oxide protection against highvoltage transients, e.g., including static electricity during handling for Q6 and Q7.

Second-Stage — Most of the voltage gain in the CA3160 is provided by the second amplifier stage, consisting of bipolar transistor Q11 and its cascode-connected load resistance provided by PMOS transistors Q3 and Q5. The source of bias potentials for these PMOS transistors is described later. Miller Effect compensation (roll off) is accomplished by means of the 30-pF capacitor and 2-k Ω resistor connected between the base and collector of transistor Q11. These internal components provide sufficient compensation for unity gain operation in most applications. However, additional compensation, if desired, may be used between Terminals 1 and 8.


Bias-Source Circuit — At total supply voltages, somewhat above 8.3 volts, resistor R2 and zener diode Z1 serve to establish a voltage of 8.3 volts across the series-connected circuit, consisting of resistor R1, diodes D1 through D4, and PMOS transistor Q1. A tap at the junction of resistor R1 and diode D4 provides a gate-bias potential of about 4.5 volts for PMOS transistors Q4 and Q5 with respect to Terminal 7. A potential of

about 2.2 volts is developed across diodeconnected PMOS transistor Q1 with respect to Terminal 7 to provide gate bias for PMOS transistors Q2 and Q3. It should be noted that Q1 is "mirror-connected"† to both Q2 and Q3. Since transistors Q1, Q2, Q3 are designed to be identical, the approximately 200-microampere current in Q1 establishes a similar current in Q2 and Q3 as constant-current sources for both the first and second amplifier stages, respectively.

At total supply voltages somewhat less than 8.3 volts, zener diode Z1 becomes nonconductive and the potential, developed across series-connected R1, D1-D4, and Q1, varies directly with variations in supply voltage. Consequently, the gate bias for Q4, Q5 and Q2, Q3 varies in accordance with supply-voltage variations. This variation results in deterioration of the power-supply-rejection ratio (PSRR) at total supply voltages below 8.3 volts. Operation at total supply voltages below about 4.5 volts results in seriously degraded performance.

Output Stage - The output stage consists of a drain-loaded inverting amplifier using COS/ MOS transistors operating in the Class A mode. When operating into very high resistance loads, the output can be swung within millivolts of either supply rail. Because the output stage is a drain-loaded amplifier, its gain is dependent upon the load impedance. The transfer characteristics of the output stage for a load returned to the negative supply rail are shown in Fig.6. Typical op-amp loads are readily driven by the output stage. Because largesignal excursions are non-linear, requiring feedback for good waveform reproduction, transient delays may be encountered. As a voltage follower, the amplifier can achieve 0.01 per cent accuracy levels, including the negative supply rail.

† For general information on the characteristics CMOS transistor-pairs in linear-circuit applications, see File No. 619, data bulletin on CA3600E "CMOS Transistor Array".



TOTAL SUPPLY VOLTAGE (FOR INDICATED VOLTAGE GAINS) = 15 V * WITH INPUT TERMINALS BIASED SO THAT TERM 6 POTENTIAL IS +75 V ABOVE TERM 4

92CS - 28573

WITH OUTPUT TERMINAL DRIVEN TO EITHER SUPPLY RAIL

Fig. 3 — Block diagram of the CA3160 Series.





Fig. 4 — Open-loop voltage gain and phase shift vs. frequency.






Fig.6 – Voltage transfer characteristics of COS/MOS output stage.




Fig.7 - Quiescent supply current vs. supply voltage.




Fig.8 — Quiescent supply current vs. supply voltage at several temperatures.




Fig.9 – Voltage across PMOS output transistor (Q8) vs. load current.




Fig. 10 – Voltage across NMOS output transistor (Q12) vs. load current.




Fig.11 - Equivalent noise voltage vs. frequency.

Offset Nulling

Offset-voltage nulling is usually accomplished with a 100,000-ohm potentiometer connected across Terminals 1 and 5 and with the potentiometer slider arm connected to Terminal 4. A fine offset-null adjustment usually can be effected with the slider arm positioned in the mid-point of the potentiometer's total range.

Input Current Variation with Common-Mode Input Voltage

As shown in the Table of Electrical Characteristics, the input current for the CA3160 Series Op-Amps is typically 5 pA at T_A=25°C when Terminals 2 and 3 are at a commonde potential of +7.5 volts with respect to negative supply Terminal 4. Fig. 12 contains




Fig. 12 - Input current vs. common-mode voltage.

data showing the variation of input current as a function of common-mode input voltage at TA=25°C. These data show that circuit designers can advantageously exploit these characteristics to design circuits which typically require an input current of less than 1 pA, provided the common-mode input voltage does not exceed 2 volts. As previously noted, the input current is essentially the result of the leakage current through the gate-protection diodes in the input circuit and, therefore, a function of the applied voltage. Although the finite resistance of the glass terminal-to-case insulator of the TO-5 package also contributes an increment of leakage current, there are useful compensating factors. Because the gate-protection network functions as if it is connected to Terminal 4 potential, and the TO-5 case of the CA3160 is also internally tied to Terminal 4, input terminal 3 is essentially "guarded" from spurious leakage currents.

Input-Current Variation with Temperature

The input current of the CA3160 Series circuits is typically 5 pA at 25°C. The major portion of this input current is due to leakage current through the gate-protective diodes in the input circuit. As with any semiconductor-junction device, including op amps with a junction-FET input stage, the leakage current approximately doubles for every 10°C increase in temperature. Fig. 13 provides data

on the typical variation of input bias current as a function of temperature in the CA3160.




Fig. 13 - Input current vs. ambient temperature.

In applications requiring the lowest practical input current and incremental increases in current because of "warm-up" effects, it is suggested that an appropriate heat sink be used with the CA3160. In addition, when "sinking" or "sourcing" significant output current the chip temperature increases, causing an increase in the input current. In such cases, heat-sinking can also very markedly reduce and stabilize input current variations.

Input-Offset-Voltage (V_{IO}) Variation with DC Bias vs. Device Operating Life

It is well known that the characteristics of a MOS/FET device can change slightly when a dc gate-source bias potential is applied to the device for extended time periods. The magnitude of the change is increased at high temperatures. Users of the CA3160 should be alert to the possible impacts of this effect if the application of the device involves extended operation at high temperatures with a significant differential dc bias voltage applied across Terminals 2 and 3. Fig. 14 shows typical data pertinent to shifts in offset voltage encountered with CA3160 devices in TO-5 packages during life testing. At lower temperatures (TO-5 and plastic) for example at 85°C, this change in voltage is considerably less. In typical linear applications where the differential voltage is small and symmetrical, these incremental changes are of about the same magnitude as those en-





Fig. 14 — Typical incremental offset-voltage shift vs. operating life.


countered in an operational amplifier employing a bipolar transistor input stage. The two-volt dc differential voltage example represents conditions when the amplifier output state is "toggled", e.g., as in comparator applications.

Power-Supply Considerations

Because the CA3160 is very useful in singlesupply applications, it is pertinent to review some considerations relating to power-supply current consumption under both single- and dual-supply service. Figs. 15(a) and 15(b) show the CA3160 connected for both dualand single-supply operation.



(a) DUAL POWER-SUPPLY OPERATION



(b) SINGLE POWER-SUPPLY OPERATION

Fig. 15 — CA3160 output stage in dual and single power-supply operation.

Dual-supply operation: When the output voltage at Terminal 6 is zero-volts, the currents supplied by the two power supplies are equal. When the gate terminals of Q8 and Q12 are driven increasingly positive with respect to ground, current flow through Q12 (from the negative supply) to the load is increased and current flow through Q8 (from the positive supply) decreases correspondingly. When the gate terminals of Q8 and Q12 are driven increasingly negative with respect to ground, current flow through Q8 is increased and current flow through Q12 is decreased accordingly.

Single-supply operation: Initially, let it be assumed that the value of R_L is very high (or disconnected), and that the input-terminal bias (Terminals 2 and 3) is such that the output terminal (No. 6) voltage is at $V^+/2$, i.e., the voltage-drops across Q8 and Q12 are of equal magnitude. Fig. 7 shows typical quiescent supply-current vs. supply-voltage for the CA3160 operated under these conditions.

Since the output stage is operating as a Class A amplifier, the supply-current will remain constant under dynamic operating conditions as long as the transistors are operated in the linear portion of their voltage-transfer characteristics (see Fig. 6). If either Q8 or Q12 are swung out of their linear regions toward cutoff (a non-linear region), there will be a corresponding reduction in supply-current. In the extreme case, e.g., with Terminal 8 swung down to ground potential (or tied to ground), NMOS transistor Q12 is completely cut off and the supply-current to series-connected transistors Q8, Q12 goes essentially to zero. The two preceding stages in the CA3160, however, continue to draw modest supplycurrent (see the lower curve in Fig. 7) even though the output stage is strobed off. Fig. 15(a) shows a dual-supply arrangement for the output stage that can also be strobed off, assuming R_L=∞, by pulling the potential of Terminal 8 down to that of Terminal 4.

Let it now be assumed that a load-resistance of nominal value (e.g., 2 kilohms) is connected between Terminal 6 and ground in the circuit of Fig. 15(b). Let it further be assumed again that the input-terminal bias (Terminals 2 and 3) is such that the output terminal (No. 6) voltage is a V+/2. Since PMOS transistor Q8 must now supply quiescent current to both R_I and transistor Q12, it should be apparent that under these conditions the supply-current must increase as an inverse function of the R_I magnitude. Fig. 9 shows the voltage-drop across PMOS transistor Q8 as a function of load current at several supply voltages. Fig. 6 shows the voltage-transfer characteristics of the output stage for several values of load resistance.

Wideband Noise

From the standpoint of low-noise performance considerations, the use of the CA3160 is most advantageous in applications where in the source resistance of the input signal is in the order of 1 megohm or more. In this case, the total input-referred noise voltage is typically only 40 µV when the test-circuit amplifier of Fig.16 is operated at a total supply voltage of 15 volts. This value of







Fig. 16 — Test-circuit amplifier (30-dB gain) used for wideband noise measurements.

total input-referred noise remains essentially constant, even though the value of source resistance is raised by an order of magnitude. This characteristic is due to the fact that reactance of the input capacitance becomes a significant factor in shunting the source resistance. It should be noted, however, that for values of source resistance very much greater than 1 megohm, the total noise voltage generated can be dominated by the thermal noise contributions of both the feedback and source resistors.



(b) Small Signal Response Top Trace: Output Bottom Trace: Input





(c) Input-Output Difference Signal Showing Settling Time

Top Trace: Output Signal Center Trace: Difference Signal 5 mV/div

Bottom Trace: Input Signal

Fig. 17 - Split-supply voltage follower with associated waveforms.

TYPICAL APPLICATIONS

Voltage Followers

Operational amplifiers with very high input resistances, like the CA3160, are particularly suited to service as voltage followers. Fig.17 shows the circuit of a classical voltage follower, together with pertinent waveforms using the CA3160 in a split-supply configuration.


A voltage follower, operated from a single-supply, is shown in Fig.18 together with related waveforms. This follower circuit is linear over a wide dynamic range, as illustrated by the reproduction of the output waveform in Fig.18b with input-signal ramping. The waveforms in Fig.18c show that the follower does not lose its input-to-output phase-sense, even though the input is being swung 7.5 volts below ground potential. This unique characteristic is an important attribute in both operational amplifier and comparator applications. Fig.18c also shows the manner in which the COS/MOS output stage permits the output signal to swing down


to the negative supply-rail potential (i.e., ground in the case shown). The digital-to-analog converter (DAC) circuit, described in the following section, illustrates the practical use of the CA3160 in a single-supply voltage-follower application.

9-Bit CMOS DAC


A typical circuit of a 9-bit Digital-to-Analog Converter (DAC)* is shown in Fig. 19. This system combines the concepts of multiple-switch CMOS IC's, a low-cost ladder network of discrete metal-oxide-film resistors, a CA3160 op amp connected as a follower, and an inexpensive monolithic regulator in a simple single power-supply arrangement. An additional feature of the DAC is that it is readily interfaced with CMOS input logic, e.g., 10-volt logic levels are used in the circuit of Fig. 19.

^{* &}quot;Digital-to-Analog Conversion Using the Harris CD4007A COS/MOS IC", Application Note ICAN-6080.





(b) Output signal with input-signal ramping.



92CS-28581R1

Fig.18 — Single-supply voltage-follower with associated waveforms. (e.g., for use in single-supply D/A converter; see Fig.9 in ICAN-6080.)

(c) Output-Waveform with Ground-Reference Sine-Wave Input Top Trace: Output Bottom Trace: Input




Fig. 19 - 9-bit DAC using CMOS digital switches and CA3160.

The circuit uses an R/2R voltage-ladder network, with the output-potential obtained directly by terminating the ladder arms at either the positive or the negative power-supply terminal. Each CD4007A contains three "inverters", each "inverter" functioning as a single-pole double-throw switch to terminate an arm of the R/2R network at either the positive or negative power-supply terminal. The resistor ladder is an assembly of one per cent tolerance metal-oxide film resistors. The five arms requiring the highest accuracy are assembled with series and parallel combinations of 806,000-ohm resistors from the same manufacturing lot.

A single 15-volt supply provides a positive bus for the CA3160 follower amplifier and feeds the CA3085 voltage regulator. A "scale-adjust" function is provided by the regulator output control, set to a nominal 10-volt level in this system. The line-voltage regulation (approximately 0.2%) permits a 9-bit accuracy to be maintained with variations of several volts in the supply. The

flexibility afforded by the COS/MOS building blocks simplifies the design of DAC systems tailored to particular needs.

Error-Amplifier in Regulated Power Supplies

The CA3160 is an ideal choice for erroramplifier service in regulated power supplies since it can function as an error-amplifier when the regulated output voltage is required to approach zero.

The circuit shown in Fig.20 uses a CA3160 as an error amplifier in a continuously adjustable 1-ampere power supply. One of the key features of this circuit is its ability to regulate down to the vicinity of zero volts with only one dc power supply input.

An RC network, connected between the base of the output drive transistor and the input voltage, prevents "turn-on overshoot", a condition typical of many operational-amplifier regulator circuits. As the amplifier becomes operational, this RC network ceases to have any influence on the regulator performance.




Fig.20 - Voltage regulator circuit (0.1 to 35 V at 1 A).

Precision Voltage-Controlled Oscillator

The circuit diagram of a precision voltagecontrolled oscillator is shown in Fig.21. The oscillator operates with a tracking error in the order of 0.02 percent and a temperature coefficient of 0.01%/°C. A multivibrator (A₁) generates pulses of constant amplitude (V) and width (T2). Since the output (terminal 6) of A₁ (a CA3130) can swing within about 10 millivolts of either supplyrail, the output pulse amplitude (V) is essentially equal to V+. The average output voltage ($E_{avg} = V T_2/T_1$) is applied to the non-inverting input terminal of comparator A2 via an integrating network R3, C2. Comparator A2 operates to establish circuit conditions such that Eavg = V1. This circuit condition is accomplished by feeding an output signal from terminal 6 of A2 through R4, D4 to the inverting terminal (terminal 2) of A_1 , thereby adjusting the multivibrator interval, T_3 .

Voltmeter With High Input Resistance

The voltmeter circuit shown in Fig.22 illustrates an application in which a number of the CA3160 characteristics are exploited. Range-switch SW1 is ganged between input and output circuitry to permit selection of the proper output voltage for feedback to Terminal 2 via $10~\mathrm{K}\Omega$ current-limiting resistor. The circuit is powered by a single 8.4-volt mercury battery. With zero input signal, the circuit consumes somewhat less than 500 microamperes plus the meter current required to indicate a given voltage. Thus, at full-scale input, the total supply current rises to slightly more than 1500 microamperes.




Fig.21 - Voltage-controlled oscillator.




Fig.22 - High-input-resistance DC voltmeter.

Function Generator

A function generator having a wide tuning range is shown in Fig.23. The adjustment range, in excess of 1,000,000/1, is accomplished by a single potentiometer. Three operational amplifiers are utilized: a CA3160 as a voltage follower, a CA3080 as a highspeed comparator, and a second CA3080A

as a programmable current source. Three variable capacitors C1, C2, and C3 shape the triangular signal between 500 kHz and 1 MHz. Capacitors C4, C5, and the trimmer potentiometer in series with C5 maintain essentially constant ($\pm 10\%$) amplitude up to 1 MHz.






Fig.23(a) — 1,000,000/1 single-control function generator — 1 MHz to 1 Hz.



(b) — Two-tone output signal from the function generator. A square-wave signal modulates the external sweeping input to produce 1 Hz and 1 MHz, showing the 1,000,000/1 frequency range of the function generator.




92CS-28588


(c) — Triple-trace of the function generator sweeping to 1 MHz. The bottom trace is the sweeping signal and the top trace is the actual generator output. The center trace displays the 1 MHz signal via delayed oscilloscope triggering of the upper sweet output signal.

Staircase Generator

Fig. 24 shows a staircase generator circuit utilizing three CMOS operational amplifiers. Two CA3130's are used; one as a multivibrator, the other as a hysteresis switch. The third amplifier, a CA3160, is used as a linear staircase generator.



92CM-28587RI



(b) — Staircase Generator Waveform Top Trace: Staircase Output 2 Volt Steps Center Trace: Comparator

Bottom Trace: Oscillator

Picoammeter Circuit

Fig. 25 is a current-to-voltage converter configuration utilizing a CA3160 and CA3140 to provide a picoampere meter for ±3 pA full-scale meter deflection. By placing Terminals 2 and 4 of the CA3160 at ground potential, the CA3160 input is operated in the "guarded mode". Under this operating condition, even slight leakage resistance present between Terminals 3 and 2 or between Terminals 3 and 4 would result in zero voltage across this leakage resistance, thus substantially reducing the leakage current.

If the CA3160 is operated with the same voltage on input Terminals 3 and 2 as on Terminal 4, a further reduction in the input current to the less than one picoampere level can be achieved as shown in Fig. 12.

To further enhance the stability of this circuit, the CA3160 can be operated with its

output (Terminal 6) near ground, thus markedly reducing the dissipation by reducing the supply current to the device.

The CA3140 stage serves as a X100 gain stage to provide the required plus and minus output swing for the meter and feedback network. A 100-to-1 voltage divider network consisting of a 9.9-K Ω resistor in series with a 100-ohm resistor sets the voltage at the 10-KM Ω resistor (in series with Terminal 3) to $\pm 30\,$ mV full-scale deflection. This 30-mV signal results from $\pm 3\,$ volts appearing at the top of the voltage divider network which also drives the meter circuitry.

By utilizing a switching technique in the meter circuit and in the 9.9 $K\Omega$ and 100-ohm network similar to that used in voltmeter circuit shown in Fig. 22, a current range of 3 pA to 1 nA full scale can be handled with the single 10-KM Ω resistor.




Fig.25 — Current-to-voltage converter to provide a picoammeter with \pm 3 pA full-scale deflection.

Single-Supply Sample-and-Hold System

Fig. 26 shows a single-supply sample-and-hold system using a CA3160 to provide a high input impedance and an input-voltage range of 0 to 10 volts. The output from the input buffer integrator network is coupled to a CA3080A. The CA3080A functions as a strobeable current source for the CA3140 output integrator and storage capacitor. The CA3140 was chosen because of its low output impedance and constant gain-bandwidth

product. Pulse "droop" during the hold interval can be reduced to zero by adjusting the 100-K Ω bias-voltage potentiometer on the positive input of the CA3140. This zero adjustment sets the CA3080A output voltage at its zero current position. In this sample-and-hold circuit it is essential that the amplifier bias current be reduced to zero to minimize output signal current during the hold mode. Even with 320 mV at the amplifier bias circuit terminal (5) at least \pm 100 pA of output current will be available.





Fig.26(a) — Single-supply sample-and-hold system input 0-to-10 volts.



(b) – Sample-and-hold waveform. Top Trace: Sampled Output Center Trace: Input Signal Bottom Trace: Sampling Pulses

(c) — Sample-and-hold waveform. Top Trace: Sampled Output Center Trace: Input Bottom Trace: Sampling Pulse

Wien Bridge Oscillator

A simple, single-supply Wien Bridge oscillator using a CA3160 is shown in Fig. 27. A pair of parallel-connected 1N914 diodes comprise the gain-setting network which standardizes the output voltage at approximately 1.1 volts. The 500-ohm potentiometer is adjusted so that the oscillator will always start and the oscillation will be maintained. Increasing the amplitude of the voltage may lower the threshold level for starting and for sustaining the oscillation, but will introduce more distortion.




Fig.27 - Single-supply Wien Bridge oscillator.

Operation with Output-Stage Power-Booster

The current sourcing and sinking capability of the CA3160 output stage is easily supplemented to provide power-boost capability. In the circuit of Fig. 28, three CMOS transistor-pairs in a single CA3600 IC array are shown parallel-connected with the output stage in the CA3160. In the Class A mode of CA3600E shown, a typical device consumes

20 mA of supply current at 15-V operation. This arrangement boosts the current-handling capability of the CA3160 output stage by about 2.5X.

The amplifier circuit in Fig. 28 employs feedback to establish a closed-loop gain of 20 dB. The typical large-signal-bandwidth (–3 dB) is 190 kHz.




Fig.28 — CMOS transistor array (CA3600E) connected as power booster in the output stage of the CA3160.



CA3193A CA3193

August 1991

BiCMOS Precision Operational Amplifiers

Features • Low V_{IO}: 200μV (Max.) • CA3193A 500μV (Max.) • Low ΔV_{IO}/ΔT: 3μV/°C (Max.) • CA3193A 3μV/°C (Max.) • CA3193 5μV/°C (Max.) • Low ΔI_{IO}/ΔT: CA3193 150pA/°C (Max.) • Low ΔI_I/ΔT: CA3193 3.7nA/°C (Max.)

Applications

- Thermocouple Preamplifiers
- Strain-Gauge Bridge Amplifiers
- Summing Amplifiers
- Differential Amplifiers
- Bilateral Current Sources
- Log Amplifiers
- Differential Voltmeters
- Precision Voltage References
- Active Filters
- Buffers
- Integrators
- Sample-and-Hold Circuits
- Low Frequency Filters


Description

The CA3193A and CA3193 are ultra-stable, precision instrumentation, operational amplifiers that employ both PMOS and bipolar transistors on a single monolithic chip. The CA3193A and CA3193 amplifiers are internally phase compensated and provide a gain bandwidth product of 1.2MHz. They are pin compatible with the industry 741 series and many other IC op amps, and may be used as replacements for 741 series types in most applications.

The CA3193A and CA3193 can also be used as functional replacements for op-amp types 725, 108A, OP-5, OP-7, LM11 and LM714 in many applications where nulling is not employed. Because of their low offset voltage and low offset voltage-versus-temperature coefficient the CA3193A and CA3193 amplifiers have a wider range of applications than most op amps and are particularly well suited for use as thermocouple amplifiers, high gain filters, buffer, strain gauge bridge amplifiers and precision voltage references.

The two types in the CA3193 series are functionally identical. The CA3193A and CA3193 operate from supply voltages of ± 3.5 V to ± 18 V and have operating temperature ranges of -25°C to ± 85 °C and 0°C to ± 70 °C, respectively.

The CA3193A and CA3193 types are supplied in standard 8-lead TO-5 style (T suffix), 8-lead dual-in-line formed lead TO-5 style (DIL-CAN-S suffix) and 8-lead dual-in-line plastic (Mini-DIP-E suffix) packages.






FIGURE 1.




FIGURE 2. BLOCK DIAGRAM OF CA3193A AND CA3193

CA3193A, CA3193

Absolute-Maximum Ratings, Absolute-Maximum Values at TA = 25° C

	CA3193	CA3193A
DC Supply Voltage	± 18	± 18
Differential-Mode Input Voltage	± 5	± 5
Common-Mode DC Input Voltage	(V ⁺ -4), V ⁻	(V ⁺ -4), V ⁻
Input Terminal Current	1	1
Device Dissipation		
Without Heat Sink		
Up to 55°C	630	630
Above 55° C	Derate Linearly 6.67	
Temperature Range	0 to 70	-25 to 85
Output Short-Circuit Duration*	Indefinite	Indefinite
Lead Temperature (During Soldering) at distance of 1/16 in. \pm 1/32 in.		
(1.59 \pm 0.79 mm) from case for 10 seconds max	±265	±265

^{*} Short circuit may be applied to ground or to either supply.

Circuit Description

The block diagram of the CA3193 amplifier, Fig. 1 shows the voltage gain and supply current for each of its four amplifier stages. Simplified and complete schematic diagrams of the CA3193 amplifier are shown in Figs. 3 and 4, respectively.

A quad of physically cross-connected n-p-n transistors comprise the input-stage differential pair (Q1, Q2 in Figs. 3 and 4); this arrangement contributes to the low input offset-voltage characteristics of the amplifier. The ultra-high gain provided in the first stage ensures that subsequent stages cannot significantly influence the overall offset-voltage characteristics of the amplifier. High load impedances for the input-stage differential pair (Q1, Q2) are provided by the cascode-connected p-n-p transistors Q3, Q5 and Q4, Q6, thereby contributing to the high gain developed in the stage.

The second stage of the amplifier consists of a differential amplifier employing PMOS/FETs (Q7, Q8 in Figs. 3 and 4)

with appropriate drain loading. Since Q7 and Q8 are MOS/FETs, their loading on the first stage is quite low, thereby making an additional contribution to the high gain developed in the first stage. The second stage is also configured to convert its differential signal to a single-ended output signal by means of current mirror D9, Q30 (Figs. 3 and 4) to drive subsequent gain stage.

The third stage of the amplifier consists of Darlington-connected n-p-n transistors (Q17, Q19 in Figs. 3 and 4), driving the quasi-complementary Class AB output stage (Q14 and Q15, Q16 in Figs. 3 and 4). Output-stage short-circuit protection is activated by voltage drops developed across the 60-ohm resistors adjacent to the output terminal (R9 and R10, Fig. 4). When the voltage drop developed across either of these resistors reaches a potential equal to 1 V_{BE}, the respective protective transistor (Q12 or Q13) is activated and shunts the base drive from the bases of the output stage transistors (Q14 and Q15, Q16).

Internal frequency compensation for the CA3193 amplifier is provided by two internal networks, a 6-pF capacitor connected between the input-stage transistor collectors and the node between the third and output stages and a second network, consisting of a 20-pF capacitor in series with a 7.5 k Ω resistor connected between the input and output nodes of the third stage.

CA3193A, CA3193

ELECTRICAL CHARACTERISTICS at $T_{\mbox{\scriptsize A}}=25\,^{\circ}\mbox{\scriptsize C},~V^{+}=15$ V and $V^{-}=15$ V unless otherwise specified.

Γ	LIMITS						
CHARACTERISTIC		CA3193A CA3193					UNITS
	Min.	Тур.	Max.	Min.	Тур.	Max.	
Input Offset	_	140	200		300	500	
Voltage, V _{IO}		140	200		300	500	μV
V _{IO} @ Max.Temp.		_	380	_	_	725	μV
Input Offset Volt-							
age Temp.Coeffi-							
cient, ΔV _{IO} /ΔT							
(Over specified	_	1	3	_	1	5	μV/°C
temperature							
range for each							
device)							
Input Offset		3	5		5	10	nA
Current, I _{IO}		_ ŭ			,	10	IIA
IIO @ Max.Temp.		_	11			17	nΑ
Input Offset							
Current Temp.							
Coefficient,							
ΔΙ _{ΙΟ} /ΔΤ (Over	_	0.03	0.10	-	0.04	0.15	nA/°C
specified temp-							
erature range for							
each device)							
Input Bias Current,		10	20	_	20	40	nΑ
1					20	40	IIA
IB @ Max.Temp.	_		83	_	_	207	nΑ
Input Bias		1					
Current Temp.	_	0.10	1.18	_	0.15	3.70	nA/°C
Coefficient,		0	0		0.10	0.70	11170
ΔΙ _Ι /ΔΤ							
Input Noise							
Voltage, e _{n p-p}	_	0.36	-	_	0.36	-	μV p-p
(0.1 to 10 Hz)							
Input Noise Volt-							
age Density, e _n							
f _O = 10 Hz	_	25	-	_	25	_	
f _O = 100 Hz	_	25	-	_	25	-	
f _O = 1000 Hz	_	24	-		24	-	nV/
f _O = 10 kHz	-	24	-		24	-	√Hz
$f_0 = 100 \text{ kHz}$		22			22		
Input Noise							
Current, in p-p	_	12	20	_	12	20	рА р-р
(0.1 to 10 Hz)							
Input Noise Cur-							
rent Density, in						1	
f _O = 10 Hz		0.83	_	_	0.83	-	
f _O = 100 Hz	-	0.80	-	_	0.80	-	
f _O = 1000 Hz	-	0.75	-	_	0.75	-	pA/
$f_0 = 10 \text{ kHz}$		0.72	-	_	0.72	-	√ Hz
$f_0 = 100 \text{ kHz}$	L <u> </u>	0.60			0.60	L <u>-</u> _	

CA3193A, CA3193

ELECTRICAL CHARACTERISTICS at $T_{\mbox{\scriptsize A}}=25\,^{\circ}\mbox{\scriptsize C},~V^{+}=15~V$ and $V^{-}=15~V$ (Cont'd) unless otherwise specified.

	LIMITS						
CHARACTERISTIC		A3193		T	CA3193	A3193	
	Min.	Тур.	Max.	Min.	Typ.	Max.	
Common-Mode		- 13.5			- 13.5		
Input Voltage	- 12	to	10	- 12	to	10	v
Range, VICR	[11.5			11.5		
Common-Mode	110	115		100	110		dB
Rejection Ratio,	110	1.78	3.16	100	3.16	10	μV/V
(VCM = VICR)	ĺ	1.76	3.10	i !	3.10	10	μνιν
Power Supply Re-							
jection Ratio,	100	130		100	130	_	dB
PSRR,		0.316	10		0.316	10	μV/V
ΔV _{IO} /ΔV ±							
Maximum Output							
Voltage Swing	± 13.0	± 13.5	_	± 13.0	± 13.5	-	V
(R _L ≥2 KΩ)							
Large-Signal							
Voltage Gain				1			
$(V_0 = \pm 10)$	}						
R _L ≥1 KΩ		-	_	-	-	-	
R _L ≥2 KΩ	110	115	_	100	110	_	dB
R _L ≥10 KΩ		125			115	_	
Short-Circuit Output Current to							
the Opposite Rail,	- 25	± 7	25	- 25	± 7	25	mΑ
IOM +, IOM -	<u> </u>						
Slew Rate, SR							
(R ₁ ≥2 KΩ;							
Unity Gain Volt-	-	0.25	_	- 1	0.25	_	V/µs
age Follower)	ĺ						
Gain-Bandwidth							
Product, ft							
AOL = 0 dB				1			
$R_L = 2 k\Omega$	_	1.20	_	_	1.20		MHz
C _L = 100 pF							
V _{IN} = 20							
f = 1 kHz							
Small-Signal							
Transient Re-							
sponse, t _r (V _{IN} =	-	0.29	_	-	0.29	-	μS
20 mV p-p, f =							
1 kHz							
Supply Current,							
R _L =∞	_	2.3	3.5	_	2.3	3.5	mΑ
V + = 15, V - =							
<u>- 15</u>							
Temperature	- 25	_	85	0	-	70	°C
Range							




Fig. 3 - CA3193 simplified schematic diagram.




Fig. 4 - Schematic diagram of CA3193A and CA3193.




Fig. 5 - Typical input offset-voltage temperature characteristic for CA3193 series.




Fig. 7 - Typical input bias current vs. temperature.




Fig. 9 - Input noise voltage and current density vs. frequency.




Fig. 6 - Input offset voltage vs. time.




Fig. 8 - Typical input offset current vs. temperature.




Fig. 10 - Power supply voltage (V^+, V^-) vs. supply current.




Fig. 11 - Open-loop gain and phase-shift response for CA3193B.




Fig. 13 - Open-loop gain vs. temperature for CA3193 series.




Fig. 14 - Maximum undistorted output voltage vs. frequency.





Fig. 12 - Open-loop gain vs. power-supply voltage.






Fig. 15 - Output-voltage-swing capability and common-mode input-voltage vs. supply voltage.

Offset Voltage Nulling

The input offset voltage can be nulled to zero by any of the three methods shown in the table below. A 10K potentiometer between terminals 1 and 5, with its wiper returned to V-, will provide a gross nulling for all types. For finer nulling, either of the other two circuits shown below

may be used, thus providing simpler improved resolution for all types.

CAUTION: The CA3193 amplifiers will be damaged if they are plugged into op-amp circuits employing nulling with respect to the V⁺ supply bus.

Offset Voltage Nulling

Offset Nulling Circuits	1)-V-(5)	(1)-VV-(5)	(5) V- KR
Туре	Resistor R Value	Resistor R Value	Resistor R Value
CA3193A CA3193	10K 10K	50K 20K	10K 5K
	Gross Offset Adjustment		Offset ments






Fig. 16 - Input offset voltage test circuit.



а




TOP TRACE: INPUT VOLTAGE BOTTOM TRACE: OUTPUT VOLTAGE


VERT: $\frac{10 \text{ V}}{\text{DIV}}$ $V^{+} = 15 \text{ V}$ $V^{-} = -15 \text{ V}$

OR.: Ims RL=10 K

92CS-32989

Fig. 17 - Inverting amplifier (a) test circuit (b) response to 1-kHz, 20-V p-p square wave.





TOP TRACE: INPUT VOLTAGE BOTTOM TRACE: OUTPUT VOLTAGE


VERT: 10V


V + = 15 V V = 15 V

HOR : . Ims

R_L = 2K

Fig. 18 - Voltage follower (a) test circuit (b) response to 20-V p-p, 1-kHz square-wave input.









Fig. 19 - Low frequency noise (a) test circuit - 0.1 to 10 Hz (b) output A waveform - 0 to 10 Hz noise (c) output B waveform - 0 to 10 Hz noise.

APPLICATION CIRCUITS



$${\rm v_{OUT}} = {\rm v_2} \, \left(\frac{{\rm R4}}{{\rm R3} + {\rm R4}} \right) \left(\frac{{\rm R1} + {\rm R2}}{{\rm R1}} \right) - {\rm v_1} \left(\frac{{\rm R2}}{{\rm R1}} \right)$$

THEN
$$V_{OUT} = (V_2 - V_1) \left(\frac{R2}{R1} \right)$$

FOR VALUES ABOVE $V_{OUT} = 2(V_2 - V_1)$

IF Ay IS TO BE MADE I AND IF RI = R3 = R4 = R WITH R2 = 0.999 R (0.1% MISMATCH IN R2)

THEN V_{OCM} = 0.0005 V_{IN} OR CMRR = 66 dB THUS, THE CMRR OF THIS CIRCUIT IS LIMITED BY THE MATCHING OR MISMATCHING OF THIS NETWORK RATHER THAN THE AMPLIFIER.

Fig. 20 - Typical two-op amp bridge-type differential amplifier.

Fig. 21 - Differential amplifier (simple subtractor) using CA3193.





Fig. 22 - Using CA3193 as a bilateral current source.



ALL RESISTANCE VALUES ARE IN OHMS

Fig. 23 - Typical summing amplifier application.

The CA3193 is an excellent choice for use with thermocouples. In Fig. 24, the CA3193 amplifies the signal

generated 500 times. The three 22-megohm resistors will provide full-scale output if the thermocouple opens.




Fig. 24 - The CA3193 used in a thermocouple circuit.



CA3240A CA3240

Dual BiMOS Operational Amplifiers With MOSFET Input, Bipolar Output

August 1991

Features

- Dual Version of CA3140
- Internally Compensated
- MOSFET Input Stage
 - (a) Very High Input Impedance (Z $_{\mbox{IN}}$)1.5T Ω Typ.
 - (b) Very Low Input Current (I₁) 10pA Typ. at ±15V
 - (c) Wide Common-Mode Input Voltage Range (VICR): Can be Swung 0.5 Volt Below Negative Supply Voltage Rail
- Directly Replaces Industry Type 741 in Most Applications

Applications

- · Ground Referenced Single Supply Amplifiers in Automobile and Portable Instrumentation
- Sample and Hold Ampliflers
- Long Duration Timers/Multivibrators (Microseconds-Minutes-Hours)
- Photocurrent Instrumentation
- Active Filters
- Intrusion Alarm Systems
- Comparators

INV. 7

*Pins 9 & 13 internally connected through approximately 3Ω

Function Generators

Block Diagram

Power Supplies

Description

The CA3240A and CA3240 are dual versions of the popular CA3140 series integrated circuit operational amplifiers. They combine the advantages of MOS and bipolar transistors on the same monolithic chip. The gate-protected MOSFET (PMOS) input transistors provide high input impedance and a wide common-mode input voltage range (typically to 0.5V below the negative supply rail). The bipolar output transistors allow a wide output voltge swing and provide a high output current capability.

The CA3240A and CA3240 are supplied in the 8 lead dual-in-line plastic package (Mini-DIP, E suffix), and in the 14 lead dual-in-line plastic package (E1 suffix). The CA3240A and CA3240 are compatible with the industry standard 1458 operational amplifiers in similar packages. The CA3240A and CA3240 have an operating temperature range of -40°C to +85°C. The offset null feature is available only when these types are supplied in the 14 lead dual-in-line plastic package (E1 suffix). The CA3240 is also available in chip form (H suffix).




FIGURE 1

2mA 4mA BIAS CIRCUIT CURRENT SOURCES AND REGULATOR 200 u.A 1.6mA 200 II A 2 LA 2mA OUTPUT INPUT A ≈ 10 A ≈ 10,00 12pF OFFSET *Only available with 14 lead DIP (E1 Suffix) NULL FIGURE 2. BLOCK DIAGRAM OF ONE-HALF CA3240 SERIES

CAUTION: These devices are sensitive to electrostatic discharge. Proper I.C. handling procedures should be followed. Copyright @ Harris Corporation 1991

OFFSET

8 NULL (B)

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY VOLTA																	
(BETWEEN V ⁺ A																	36 V
OPERATING VOLT	AGE RANG	Ε.														4 to	36 V
																	±18 V
DIFFERENTIAL-MO	DDE INPUT	VOLT	AGE														±8 ∨
COMMON-MODE DO																	5 V)
INPUT-TERMINAL	CURRENT																1 mA
DEVICE DISSIPATION	ON:																
UP TO 55°C .																630	mW
ABOVE 55°C .											Der	rate	line	earl	y 6.6	7 ml	v/°c
TEMPERATURE RA	NGE:																
OPERATING .															-40	to +8	35°C
STORAGE .															-65 t	o +19	50°C
OUTPUT SHORT-CI	RCUIT DUF	RATIO	N®												UN	LIMI	TED
LEAD TEMPERATU	RE (DURIN	IG SO	LDEF	RIN	G):												
AT DISTANCE 1.	/16 ± 1/32	INCH	(1.59	±	0.79	MN 6	1)										
FROM CASE FOI	R 10 SECON	IDS M	AX.													+26	55°C

Short circuit may be applied to ground or to either supply. Temperatures and/or supply voltages must be limited to keep dissipation within maximum rating.




Fig. 2 — Schematic diagram of one-half CA3240 series.

Circuit Description

The schematic diagram of one amplifier section of the CA3240 is shown in Fig. 2. It consists of a differential amplifier stage using PMOS transistors O9 and O10 with gate-to-source protection against static discharge damage provided by zener diodes D3, D4, and D5. Constant current bias is applied to the differential amplifier from transistors O2

and Q5 connected as a constant-current source. This assures a high common-mode rejection ratio. The output of the differential amplifier is coupled to the base of gain stage transistor Q13 by means of an n-p-n current mirror that supplies the required differential-to-single-ended conversion. Provision for offset null for types in the 14-lead plastic package (E1 suffix) is provided through the use of this current mirror.

The gain stage transistor Q13 has a highimpedance active load (Q3 and Q4) to provide maximum open-loop gain. The collector of Q13 directly drives the base of the compound emitter-follower output stage. Pulldown for the output stage is provided by two independent circuits: (1) constantcurrent-connected transistors Q14 and Q15 and (2) dynamic current-sink transistor Q16 and its associated circuitry. The level of pulldown current is constant at about 1 mA for Q15 and varies from 0 to 18 mA for Q16 depending on the magnitude of the voltage between the output terminal and V+. The dynamic current sink becomes active whenever the output terminal is more negative than V+ by about 15 V. When this condition exists, transistors Q21 and Q16 are turned on causing Q16 to sink current from the output terminal to V⁻. This current always flows when the output is in the linear region, either from the load resistor or from the emitter of Q18 if no load resistor is present. The purpose of this dynamic sink is to permit the output to go within 0.2 V (VCE(sat)) of V-with a $2-k\Omega$ load to ground. When the load is returned to V^+ , it may be necessary to supplement the 1 mA of current from Q15 in order to turn on the dynamic current sink (Q16). This may be accomplished by placing a resistor (approx. 2 k Ω) between the output and V-.

ELECTRICAL CHARACTERISTICS FOR EQUIPMENT DESIGN At V⁺ = 15 V, V⁻ = 15 V, T_{Δ} = 25°C Unless Otherwise Specified

			LIMITS						
CHARACTERIST	TC .		CA3240	Α		CA324	0	UNITS	
		Min.	Тур.	Max.	Min.	Тур.	Max.		
Input Offset Voltage,	V10	-	2	5	-	5	15	mV	
Input Offset Current,	1101	_	0.5	20	_	0.5	30	рΑ	
Input Current,	11	_	10	40	-	10	50	pA	
Large-Signal Voltage Gain,	A _{OL} •	20 k	100 k	_	20 k	100 k	_	V/V	
(See Figs. 4, 19)	OL	86	100	-	86	100	-	dB	
Common-Mode Rejection Ratio,	CMRR	_	32	320		32	320	μV/V	
(See Fig. 9)		70	90	-	70	90	-	dB	
Common-Mode Input-Voltage Range, (See Fig. 16)	V _{ICR}	-15	-15.5 to +12.5	12	-15	-15.5 to +12.5	11	V	
	ο/Δν	_	100	150	_	100	150	μV/V	
Rejection Ratio, (See Fig. 11)	PSRR	76	80	_	76	80	_	dB	
Maximum Output Voltage,	v _{om} +	+12	13	-	+12	13	_	V	
(See Figs. 22, 16)	v_{OM}^-	-14	-14.4	_	-14	-14.4	_	ľ	
Maximum Output Voltage, [†]	v _{om} -	0.4	0.13	_	0.4	0.13		V	
Supply Current, (See Fig. 7) For Both Amps.	1+	_	8	12	_	8	12	mA	
Total Device Dissipation,	PD	_	240	360	_	240	360	mW	

[•] At $V_O = 26 V_{p-p}$, +12 V, -14 V and $R_L = 2 \text{ k}\Omega$. • At $R_L = 2 \text{ k}\Omega$. † At $V^+ = 5 \text{ V}$, $V^- = \text{GND}$, $I_{\text{Sink}} = 200 \,\mu\text{A}$.

TYPICAL ELECTRICAL CHARACTERISTICS

		TES*		TYPICAL	VALUES	
CHARACTERISTIC		V ⁺ = + V ⁻ = - T _A = 2!	15 V	CA3240A	CA3240	UNITS
Input Offset Voltage Adjustment Resistor (E1 Package Only)	,	Typ. Valu Resistor B Terms. 4 a 3(5) or Be 4 and 14(a Adjust Ma VIO	letween and tween 8) to	18	4.7	kΩ
Input Resistance	R ₁			1.5	1.5	ТΩ
Input Capacitance	Cl			4	4	pF
Output Resistance	RO			60	60	Ω
Equivalent Wideband Input Noise Voltage (See Fig. 21)	e _n	BW=140 kHz R _S = 1 MΩ		48	48	μ∨
Equivalent Input Noise Voltage	e _n	f= 1 kHz R _S =		40	40	nV/√ Hz
(See Fig. 10)	"	f=10 kHz	100 Ω	12	110/0 112	
Short-Circuit Current to Opposite Supply Source	I _{OM} ⁺			40	40	mA
Sink	I _{OM} -			11	11	1117
Gain-Bandwidth Product (See Figs. 5 and 19)	fT	-		4.5	4.5	MHz
Slew Rate (See Fig. 6)	SR			9	9	V/μs
Transient Response: Rise Time		R _L =2 kΩ		0.08	0.08	μs
Overshoot (See Fig. 20)	t _r	C _L =100 p	C _L =100 pF		10	%
Settling Time 1 mV		R _L =2 kΩ	_	4.5	4.5	
at 10 V _{p-p} , (See Fig. 17)	- t _s	C _L =100 p Voltage F		1.4	1.4	μs
Crosstalk		f = 1 kHz		120	120	dB

ELECTRICAL CHARACTERISTICS FOR EQUIPMENT DESIGN At V $^+$ = 15 V, V $^-$ = 15 V, $T_{\mbox{\scriptsize A}}$ = -40 to +85 $^{\mbox{\scriptsize o}}\mbox{\scriptsize C}$ Unless Otherwise Specified

CHARACTE	PICTIC	TYPICAL V	ALUES	UNITS
CHARACTE	inia iic	CA3240A	CA3240	UNITS
Input Offset Voltage,	V ₁₀	3	10	mV
Input Offset Current,	Hol	32	32	pΑ
Input Current,	l _l	640	640	рΑ
Large-Signal Voltage Gain,	A _{OL} •	63 k	63 k	V/V
(See Figs. 4, 19)		96	96	dB
Common-Mode Rejection Ratio,	CMRR	32	32	μV/V
(See Fig. 9)		90	90	dB
Common-Mode		-15	15	
Input-Voltage Range,	V _{ICR}	to	to	V
(See Fig. 16)		+12.3	+12.3	
Power-Supply Rejection	$\Delta V_{1O}/\Delta V$	150	150	μV/V
Ratio, (See Fig. 11)	PSRR	76	76	dB
Maximum Output				
Voltage, [■]	V _{OM} ⁺	12.4	12.4	_ v
(See Figs. 16, 22)	V _{OM} -	-14.2	-14.2]
Supply Current,	1+			
(See Fig. 7) For Both A	mps.	8.4	8.4	mA
Total Device Dissipation,	P _D	252	252	mW
Temperature Coefficient of Input Offset Voltage,	Δν ₁₀ /Δτ	15	15	μV/°C

[•] At $V_0 = 26 V_{p \cdot p}$, +12 V, -14 V and $R_L = 2 k\Omega$. • At $R_L = 2 k\Omega$.




Fig. 4 - Open-loop voltage gain as a function of supply voltage and temperature.




Fig. 5 - Gain-bandwidth product as a function of supply voltage and temperature.

At T_A ≈ 85°C

TYPICAL ELECTRICAL CHARACTERISTICS FOR DESIGN GUIDANCE At V $^+$ = 5 V, V $^-$ = 0 V, T $_\Delta$ = 25 $^{\circ}$ C

CHARACTERISTIC	•	TYPICAL	TYPICAL VALUES			
CHARACTERISTIC	, 	CA3240A	CA3240	UNITS		
Input Offset Voltage,	v _{i0}	2	5	mV		
Input Offset Current,	liol	0.1	0.1	рА		
Input Current,	11	2	2	рΑ		
Input Resistance		1	1	TΩ		
Large-Signal Voltage Gain, (See Figs. 4, 19)	AOL	100 k 100	100 k 100	V/V dB		
Common-Mode Rejection Ratio	, CMRR	32 90	32 90	μV/V dB		
Common-Mode Input-Voltage Range,	V _{ICR}	-0.5	-0.5	V		
(See Fig. 22)		2.6	2.6			
Power-Supply Rejection Ratio,	PSRR	31.6	· 31.6	μV/V		
		90	90	dB		
Maximum Output Voltage,	v _{om} +	3	3	V		
(See Figs. 16,22)	v_{OM}^-	0.3	0.3	ľ		
Maximum Output Current: Source,	low+	20	20	mA		
Sink	I _{OM} -	1	1	111111111111111111111111111111111111111		
Slew Rate (See Fig. 6)		7	7	V/μs		
Gain-Bandwidth Product, (See Fig. 5)	f _T	4.5	4.5	MHz		
Supply Current, (See Fig. 7)	1+	4	4	mA		
Device Dissipation,	PD	20	20	mW		




Fig. 6 — Slew rate as a function of supply voltage and temperature.




Fig. 7 — Quiescent supply current as a function of supply voltage and temperature.




Fig. 8 — Maximum output voltage swing as a function of frequency.




Fig. 10 — Equivalent input noise voltage as a function of frequency.




Fig. 12 — Output sink current as a function of output voltage.




Fig. 14 - Crosstalk as a function of frequency.




Fig. 9 — Common-mode rejection ratio as a function of frequency.




Fig. 11 — Power supply rejection ratio as a function of frequency.




Fig. 13 — Supply current as a function of output voltage.




Fig. 15 — Voltage across output transistors

Q15 and Q16 as a function of load current.




Fig. 16 — Output-voltage-swing capability and common-mode input-voltage range as a function of supply voltage and temperature.






Fig. 18 — Input current as a function of ambient temperature.








Fig. 17 — Input voltage as a function of settling time.






Fig. 19 — Open-loop voltage gain and phase lag as a function of frequency.








Fig. 20 — Split-supply voltage-follower test circuit and associated waveforms.




Fig. 21 — Test-circuit amplifier (30-dB gain) used for wideband noise measurement.




Fig. 22 — Voltage across output transistors Q15 and Q16 as a function of load current.

APPLICATIONS CONSIDERATIONS

Output Circuit Considerations

Fig. 22 shows output current-sinking capabilities of the CA3240 at various supply voltages. Output voltage swing to the negative supply rail permits this device to operate both power transistors and thyristors directly without the need for level-shifting circuitry usually associated with the 741 series of operational amplifiers.

Fig. 23 shows some typical configurations. Note that a series resistor, $R_{\rm L}$, is used in both cases to limit the drive available to the driven device. Moreover, it is recommended that a series diode and shunt diode be used at the thyristor input to prevent large negative transient surges that can appear at the gate of thyristors, from damaging the integrated circuit.




Fig. 23 — Methods of utilizing the V_{CE}(sat) sinking-current capability of the CA3240 series.

Input Circuit Considerations

As indicated by the typical VICR, this device will accept inputs as low as 0.5 V below V⁻. However, a series current-limiting resistor is recommended to limit the maximum input erminal current to less than 1 mA to prevent damage to the input protection circuitry.

Moreover, some current-limiting resistance should be provided between the inverting input and the output when the CA3240 is used as a unity-gain voltage follower. This resistance prevents the possibility of extremely large input-signal transients from forcing a signal through the input-protection network and directly driving the internal constant-current source which could result in positive feedback via the output terminal. A 3.9+ Ω resistor is sufficient.

The typical input current is in the order of 10 pA when the inputs are centered at nominal device dissipation. As the output supplies

load current, device dissipation will increase, raising the chip temperature and resulting in increased input current. Fig. 24 shows typical input-terminal current versus ambient temperature for the CA3240.

It is well known that MOS/FET devices can exhibit slight changes in characteristics (for example, small changes in input offset voltage) due to the application of large differential input voltages that are sustained over long periods at elevated temperatures.

Both applied voltage and temperature accelerate these changes. The process is reversible and offset voltage shifts of the opposite polarity reverse the offset. In typical linear applications, where the differential voltage is small and symmetrical, these incremental changes are of about the same magnitude as those encountered in an operational amplifier employing a bipolar transistor input stage.




Fig. 24 — Input current as a function of ambient temperature.

Offset-Voltage Nulling

The input-offset voltage of the CA3240AE1 and CA3240E1 can be nulled by connecting a 10-k Ω potentiometer between Terminals 3 and 14 or 5 and 8 and returning its wiper arm to Terminal 4, see Fig. 25a. This technique, however, gives more adjustment range than required and therefore, a considerable portion of the potentiometer rotation is not fully utilized. Typical values of series resistors that may be placed at either end of the potentiometer, see Fig. 25b, to optimize its utilization range are given in the table "Electrical Characteristics For Design Guidance" shown in this bulletin.

An alternate system is shown in Fig. 25c. This circuit uses only one additional resistor of approximately the value shown in the table. For potentiometers, in which the resistance does not drop to zero ohms at either end of rotation, a value of resistance 10% lower than the values shown in the table should be used.




Fig. 25 — Three offset-voltage nulling methods. (CA3240AE1, CA3240E1 only.)


TYPICAL APPLICATIONS

On/Off Touch Switch

The on/off touch switch shown in Fig. 26 uses the CA3240E to sense small currents flowing between two contact points on a touch plate consisting of a PC board metallization "grid". When the "on" plate is touched, current flows between the two halves of the grid causing a positive shift in the output voltage (Term. 7) of the CA3240E. These positive transitions are fed into the CA3059, which is used as a latching circuit pulse occurs at Terminal 7 of the CA3240E.

the triac is turned on and held on by the CA3059 and its associated positive feedback circuitry (51-k Ω resistor and 36-k Ω /42-k Ω voltage divider). When the positive pulse occurs at Terminal 1 (CA3240E), the triac is turned off and held off in a similar manner. Note that power for the CA3240E is supplied by the CA3059 internal power supply.

The advantage of using the CA3240E in this circuit is that it can sense the small currents associated with skin conduction while allowing sufficiently high circuit impedance to provide protection against electrical shock.



AT 220 V OPERATION, TRIAC SHOULD BE T2300D, RS=18 K,5 W

Fig. 26 - On/off touch switch.

Dual Level Detector (window comparator)

Fig. 27 illustrates a simple dual liquid level detector using the CA3240E as the sensing amplifier. This circuit operates on the principle that most liquids contain enough ions in solution to sustain a small amount of current flow between two electrodes submersed in the liquid. The current, induced by an 0.5-V potential applied between two halves of a

PC board grid, is converted to a voltage level by the CA3240E in a circuit similar to that of the on/off touch switch shown in Fig. 26. The changes in voltage for both the upper and lower level sensors are processed by the CA3140 to activate an LED whenever the liquid level is above the upper sensor or below the lower sensor.




Fig. 27 - Dual level detector.




Fig. 28 — Constant-voltage/constant-current power supply.


Constant-Voltage/Constant-Current Power Supply

The constant-voltage/constant-current power supply shown in Fig. 28 uses the CA3240E as a voltage-error and current-sensing amplifier. The CA3240E is ideal for this application because its input common-mode voltage-range includes ground, allowing the supply to adjust from 20 mV to 25 V without requiring an additional negative input voltage. Also, the ground reference capability of the CA-3240E allows it to sense the voltage across

29 shows the transient response of the supply during a 100-mA to 1-A load transition.

Precision Differential Amplifier

Fig. 30 shows the CA3240E in the classical precision differential amplifier circuit. The CA3240E is ideally suited for biomedical applications because of its extremely high input impedance. To insure patient safety, an extremely high electrode series resistance is required to limit any current that might



TOP TRACE: OUTPUT VOLTAGE
(500 mV/cm AND 5 µs/cm)
BOTTOM TRACE COLLECTOR OF LOAD
SWITCHING TRANSISTOR
LOAD=100 mA TO IA
(5 V/cm AND 5 µs/cm)

9205-30034

Fig. 29 - Transient response.

the 1- Ω current-sensing resistor in the negative output lead of the power supply. The CA3086 transistor array functions as a reference for both constant-voltage and constant-current limiting. The 2N6385 power Darlington is used as the pass element and may be required to dissipate as much as 40 W. Fig.

result in patient discomfort in the event of a fault condition. In this case, $10\text{-}\mathrm{M}\Omega$ resistors have been used to limit the current to less than 2 μ A without affecting the performance of the circuit. Fig. 31 shows a typical electrocardiogram waveform obtained with this circuit.





Fig. 30 - Precision differential amplifier.



TYPICAL ELECTROCARDIOGRAM WAVEFORM

VERTICAL: 1.0 mv/DIV
(AMPLIFIER GAIN = 100 X)
(SCOPE SENSITIVITY = 0.1W/DIV.
HORIZONTAL: > 0 2 SEC/DIV (UNCAL)

9208-30033

Fig. 31 - Typical electrocardiogram waveform.

Differential Light Detector

In the circuit shown in Fig. 32, the CA3240E converts the current from two photo diodes to voltage, and applies 1 V of reverse bias to the diodes. The voltages from the CA3240E outputs are subtracted in the second stage

(CA3140) so that only the difference is amplified. In this manner, the circuit can be used over a wide range of ambient light conditions without circuit component adjustment. Also, when used with a light source, the circuit will not be sensitive to changes in light level as the source ages.




Fig. 32 - Differential light detector.



CA3260A CA3260

BiMOS Operational Amplifiers
With MOSFET Input/CMOS Output

August 1991

Features

- MOSFET Input Stage provides
 - ► Very High $Z_I = 1.5T\Omega$ (1.5 x $10^{12}\Omega$) Typ.
 - Very Low I₁ = 5pA Typ. at 15V Operation = 2pA Typ. at 5V Operation
- . Ideal for Single Supply Applications
- Common-Mode Input Voltage Range Includes Negative Supply Rail; Input Terminals Can be Swung 0.5V Below Negative Supply Rail
- CMOS Output Stage Permits Signal Swing to Either (Or Both) Supply Rails

Applications

- Ground Referenced Single Supply Amplifiers
- Fast Sample-Hold Amplifiers
- Long Duration Timers/Monostables
- Ideal Interface with Digital CMOS
- High Input Impedance Wide-band Amplifiers
- Voltage Followers (e.g. Follower for Single Supply D/A Converter)
- Voltage Regulators (Permits Control of Output Voltage Down to Zero Volts)
- Wien-Bridge Oscillators
- Voltage Controlled Oscillators
- Photo Diode Sensor Amplifiers

Description

CA3260A and CA3260 are integrated circuit operational amplifiers that combine the advantage of both CMOS and biploar transistors on a monolithic chip. The CA3260 series circuits are dual versions of the popular CA3160 series.

Gate-protected p-channel MOSFET (PMOS) transistors are used in the input circuit to provide very high input impedance, very low input current, and exceptional speed performance. The use of PMOS field-effect transistors in the input stage results in common-mode input voltage capability down to 0.5 volt below the negative supply terminal, an important attribute in single supply applications.

A complementary symmetry MOS (CMOS) transistor pair, capable of swinging the output voltage to within 10 millivolts of either supply voltage terminal (at very high values of load impedance), is employed as the output circuit.


The CA3260 Series circuits operate at supply voltages ranging from 4 to 16 volts, or ±2 to ±8 volts when using split supplies. The CA3260 Series is supplied in standard 8 lead TO-5 style packages (T suffix) and 8 lead dual-in-line formed lead TO-5 style "DIL-CAN" packages (S suffix). The CA3260 is available in chip form (H suffix).

The CA3260 and CA3260A are also available in the 8 lead dual-in-line plastic package (Mini-DIP E suffix). All types operate over the full military temperature range of -55°C to +125°C. The CA3260A offers superior input characteristics over those of the CA3260.

Pinouts


E SUFFIX

(Pin compatible with the industry standard 1458)
TOP VIEW



S AND T SUFFIXES

(Pin compatible with the industry standard 1458)
TOP VIEW






Fig. 1 - Schematic diagram of CA3260 series.

ELECTRICAL CHARACTERISTICS for Each Amplifier at T_A =25° C, V $^+$ =15 V, V $^-$ =0 V (Unless otherwise specified)

CHARACTERISTIC	CA32	260A (T,S,E)	CA3	CA3260 (T,S,E)			
	Min.	Typ.	Max.	Min.	Тур.			
Input Offset Voltage, VIO , V [±] =±7.5 V	_	2	5	_	6	15	mV	
Input Offset Current,		0.5	20	-	0.5	30	pА	
Input Current, I ₁ V [±] =±7.5 V	_	5	30	-	5	50	pA	
Large-Signal Voltage Gain, AOI	50 k	320 k	_	50 k	320 k		V/V	
V _O =10 V _{p-p} , R _L =10 kΩ	94	110		94	110		dB	
Common-Mode Rejection Ratio, CMRR	80	95	_	70	90	_	dB	
Common-Mode Input Voltage Range, V _{ICR}	0	-0.5 to 12	10	0	-0.5 to 12	10	v	
Power-Supply Rejection Ratio, $\Delta V_{IO}/\Delta V^{\pm}$ V^{\pm} =±7.5 V	_	32	150	-	32	320	μV/V	
Maximum Output Voltage:								
At R _L =10 k Ω $\frac{V_{OM}^{+}}{V_{OM}}$	11	13.3 0.002	0.01	11	13.3 0.002	0.01	\ ,	
At R _L =∞ VOM [†] VOM	14.99	15 0	— 0.01	14.99	15 0	— 0.01	\ \ \	
Maximum Output Current, IOM ⁺ (Source) @ VO=7.5 V	12	22	45	12	22	45	mA	
I _{OM} (Sink) @ V _O =7.5 V	12	20	45	12	20	45		
Total Supply Current, I+ RL=∞ VO(Ampli.A)=7.5 V VO(Ampli.B)=7.5 V		9	15.5		9	15.5	mA	
V _O (Ampli.A)=0 V	_	1.2	3	_	1.2	15.5 3	mA	
VO(Ampli.B)=0 V VO (Ampli.A)=0 V VO(Ampli.B)=7.5 V	_	5	8.5	_	5	8.5		
Input Offset Voltage Temp.Drift, ΔV _{IO} /ΔT	_	6	_	_	8	_	μV/° C	
Crosstalk f=1 kHz		120		_	120		dB	

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY VOLTAGE
(Between V ⁺ and V ⁻ Terminals) 16 V
DIFFERENTIAL-MODE
INPUT VOLTAGE ±8 V
COMMON-MODE DC
INPUT VOLTAGE (V^+ +8 V) to (V^- -0.5 V)
INPUT-TERMINAL CURRENT 1 mA
DEVICE DISSIPATION:
WITHOUT HEAT SINK —
UP TO 55°C
ABOVE 55°C Derate linearly 6.67 mW/°C

WITH HEAT SINK —
UP TO 90° C
ABOVE 90°C Derate linearly 16.7 mW/°C
TEMPERATURE RANGE:
OPERATING (All Types)55 to +125° C
STORAGE (All Types)65 to +150°C
OUTPUT SHORT-CIRCUIT
DURATION*INDEFINITE
LEAD TEMPERATURE
(DURING SOLDERING):
At distance $1/16 \pm 1/32$ in.
(1.59 \pm 0.79 mm) from case
for 10 s max +265° C

^{*}Short circuit may be applied to ground or to either supply.

TYPICAL VALUES INTENDED ONLY FOR DESIGN GUIDANCE

CHARACTERISTIC	TEST	CA3260A	CA3260	
CHARACTERISTIC	CONDITIONS	(T, S, E)	(T, S, E)	UNITS
V ⁺ =+7.5 V, V ⁻	-=-7.5 V, TA=25°C	(Unless Oth	erwise Spe	ecified)
Input Resistance, R _I		1.5	1.5	TΩ
Input Capacitance, C _I	f=1 MHz	4.3	4.3	pF
Unity Gain Crossover		4	4	MHz
Frequency, f _T		4	4	IVITIZ
Slew Rate, SR		10	10	V/μs
Transient Response:	C _L =25 pF			
Rise Time, t _r	RL=2 kΩ	0.09	0.09	μS
Overshoot	(Voltage	10	10	%
Settling Time (4 V _{p-p}	Follower)	1.8	1.8	0
Input to < 0.1%)				μS
V+=5 V, V-	=0 V, T _A =25°C (Ur	less Otherv	vise Specif	ied)
Input Offset Voltage, VIO		2	6	mV
Input Offset Current, I _{IO}		0.1	0.1	pА
Input Current, II		2	2	рA
Common-Mode Rejection		70	60	dB
Ratio, CMRR		10	00	ub .
Large-Signal Voltage	V _O =4 V _{p-p}	100 k	100 k	V/V
Gain, A _{OL}	RL=20 kΩ	100	100	dB
Common-Mode Input		0 to 2.5	0 to 2.5	V
Voltage Range, VICR		0 10 2.3	0 10 2.3	"
	V _O =5 V,	1	1	
Supply Current, I+	RL=∞	'	'	mA.
Cuppiy Current, 1	V _O =2.5 V,	1.2	1.2] '''^
	RL=∞	1.2	1.6	
Power Supply Rejection		200	200	μV/V
Ratio, ΔV _{IO} /ΔV ⁺				1



CA3280A CA3280

Dual Variable Operational Amplifiers

August 1991

Features

- Low Initial Input-Offset Voltage: 500µV Max. (CA3280A)
- Low Offset-Voltage Change vs IABC: <500μV Typ. for All Types
- Low Offset-Voltage Drift: 5μV/C Max. (CA3280A)
- · Excellent Matching of the Two Amplifiers for All Characteristics
- Internal Current-Driven Linearizing Diodes Reduce the External Input Current to an Offset Component

Applications

- Voltage-Controlled Amplifiers
- Voltage-Controlled Oscillators
- Multipliers
- Demodulators
- Sample and Hold
- Instrumentation Amplifiers
- Function Generators
- Triangle Wave-to-Sine Wave Converters
- Comparators
- Audio Preamplifiers

Description


The CA3280 and CA3280A types consist of two variable operational amplifiers that are designed to substantially reduce the initial input offset voltage and the offset-voltage variation with respect to changes in programming current. This design results in reduced "AGC thump," an objectionable characteristic of many AGC systems. Inter-digitation, or crosscoupling, of critical portions of the circuit reduces the amplifier dependence upon thermal and processing variables.

The CA3280 has all the generic characteristics of an operational voltage amplifier except that the forward transfer characteristics is best described by transcondcutance rather than voltage gain, and the output is current, not voltage. The magnitude of the output current is equal to the product of transconductance and the input voltage. This type of operational transconductance amplifier was first introduced in 1969*, and it has since gained wide acceptance as a gateable, gaincontrolled building block for instrumentation and audio applications, such as linearization of transducer outputs, standardization of widely changing signals for data processing, multiplexing, instrumentation amplifiers operating from the nanopower range to high current and highspeed comparators.

The operating-temperature ranges are -55°C to +125°C for the CA3280A, and 0°C to +70°C for the CA3280. The CA3280 and CA3280A are supplied in the 16 lead dual-in-line plastic package (E suffix), in the 16 lead dual-in-line frit-seal ceramic package (F suffix), and in chip form (H suffix).

For additional application information on this device and on OTAs in general, please refer to Application Notes: ICAN-6818, ICAN-6668, and ICAN-6077.

Pinouts E AND F SUFFIX



Functional Diagram




FIGURE 1. FUNCTIONAL DIAGRAM OF 1/2 CA3280

MAXIMUM RATINGS, Absolute-Maximum Values:	
DC SUPPLY VOLTAGE (BETWEEN V+ AND V- TERMINALS)	
DIFFERENTIAL INPUT VOLTAGE	
DC INPUT VOLTAGE RANGE	V+ to V-
INPUT SIGNAL CURRENT AT $I_D = 0$	
AMPLIFIER BIAS CURRENT	
OUTPUT SHORT CIRCUIT DURATION*	
LINEARIZING DIODE BIAS CURRENT, ID	5 mA
PEAK INPUT CURRENT WITH LINEARIZING DIODE	
POWER DISSIPATION, P₀:	
Either Amplifier	600 mW
Total Package	750 mW
Above 55° C	Derate linearly at 6.67 mW/° C
AMBIENT TEMPERATURE RANGE, T _A :	
Operating:	
CA3280	0 to +70° C
CA3280A	+125° C
Storage, All Types	65 to +150° C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm)	
from case for 10 sec. max	+265° C

^{*}Short circuit may be applied to ground or to either supply.

ELECTRICAL CHARACTERISTICS at T_A = 25°C, V[±] = 15 V (Unless Otherwise Stated)
For Equipment Design

For Equipment Desi	gn I				LIMITO		-	
OUADAO					LIMITS			
CHARAC- TERISTIC	TEST.CONDITIONS		CA3280			CA3280		UNITS
		Min.	Тур.	Max.	Min.	Тур.	Max.	
	I _{ABC} =1 mA			3			0.5	
	I _{ABC} =100μA	_	0.7	3	-	0.25	0.5	
Input Offset Volt-	I _{ABC} =10μA	_	_	3			0.5	mV
age, V _{IO}	I _{ABC} =1mA to 10μA T _A =full temp. range	_	0.8	4		0.8	1.5	
Input Offset Volt-	I _{ABC} =1μA to 1mA		0.5	1		0.5	1	mV
age Change, I∆V _{IO} I	I _{ABC} =100μA T _A =full temp. range	-	5	. –	_	3	5	μV/°C
Amplifier Bias Voltage, V _{ABC}	I _{ABC} =100μA	_	1.2	_		1.2	_	٧
Peak Output Voltage: Positive VOM+ Negative VOM-	I _{ABC} =500μΑ	12 12	13.7 -14.3	_	12.5 -13.3	13.7 -14.3	_	V
Positive VOM+	I _{ABC} =5μA	12	13.9	_	12.5	13.9	_	V
Negative VOM-	I ABC-244	12	_14.5	_	-13.5	-14.5	_	
Common-Mode Input Voltage Range, VICR	I _{ABC} =100μA	-13	_	13	-13	_	13	٧
Noise Voltage, e _N : _10 Hz			20			20		nV/ √Hz
1 kHz	I _{ABC} =500μA	_	8	_	-	8	-	nV/ √Hz
10 kHz		_	7	_	_	7	_	nV/ √Hz
Input Offset Current, I _{IO}	I _{ABC} =500μA	_	0.3	0.7	_	0.3	0.7	μΑ
Input Bias	I _{ABC} =500μA	-	1.8	5	_	1.8	5	
Current, I _{IB}	I _{ABC} =500μA T _A =full temp. range		3	8	_	3	8	μΑ
Peak Output Current: Source IOM+ Sink IOM-	¹ ABC ⁼⁵⁰⁰ μA	350 -350	410 -410	650 -650	350 -350	410 -410	650 -650	
Source IOM ⁺	I _{ABC} =5μA	3	4.1	7	3	4.1	7	μΑ
Sink IOM-		-3	-4.1	-7	-3	-4.1	-7	
Sink and Source, IOM ⁻ , IOM ⁺	I _{ABC} =500μA T _A =full temp. range	350	450	550	350	450	550	
Linearization Diodes: Dynamic Impedance	I _D = 100μA	-	700	_	_	700	_	Ω
Offset Current	I _D =100μA	_	10	_	-	10		μΑ
	I _D =10μA	-	0.5	1	. –	0.5	1	

ELECTRICAL CHARACTERISTICS (Cont'd)

	TEST CONDITIONS	LIMITS							
CHARAC-		CA3280			CA3280A			UNITS	
TERISTIC		Min.	Тур.	Max.	Min.	Тур.	Max.		
Diode Network Supply Current	I _{ABC} =100μA	250	400	800	250	400	800	μΑ	
Amplifier Supply Current (Per amplifier)	I _{ABC} =500μA	_	2	2.4	_	2	2.4	mA	
Amplifier Output Leakage Current, IOL	I _{ABC} =0, V _O =0V	_	0.015	0.1	_	0.015	0.1	nA	
Current, IOL	I _{ABC} =0, V _O =30V		0.15	1	_	0.15	1		
Common-Mode Rejection Ratio, CMRR	I _{ABC} =100μA	80	100	-	94	100	-	dB	
Power-Supply Rejection Ratio, PSRR	I _{ABC} =100μA	86	105	-	94	105	-	dB	
Open-Loop Voltage Gain, A _{OL}	I _{ABC} =100μA, R _L =∞, V _O =20 Vp-p	94 50K	100 100K	_	94 50K	100 100K	-	dB V/V	
Forward Transconductance: Large Signal, Gm	I _{ABC} =50μA	_	0.8	1.2	_	0.8	1.2	mmho	
Small Signal, gm	I _{ABC} =1mA	-	16	22	_	16	22		
Input Resistance,R	I _{ABC} =10μA	0.5	_	-	0.5	_	-	МΩ	
Channel Separation	f=1 kHz		94			94	1	dB	
Open-Loop Total Harmonic Distortion	$f=1 \text{ kHz, I}_{ABC}=$ 1.5 mA, $R_L=15$ k Ω , $V_O=$ 20 Vp-p	_	0.4	1	_	0.4	1	%	
Bandwidth	I_{ABC} =1mA, R_L =100 Ω	_	9	-	-	9	-	MHz	
Slew Rate, SR: Open Loop	I _{ABC} =1mA	_	125	-	_	125	_	V/μs	
Capacitance: Input, C _I	I _{ABC} =100μΑ		4.5	_		4.5	_	pF	
Output, CO	700 ,	-	7.5	-	-	7.5	-		
Output Resistance, R _O	I _{ABC} =100μA	-	63	-	_	63	-	МΩ	

Figs. 2 and 3 show the equivalent circuits for the current source and linearization diodes in the CA3280. The current through the linearization network is approximately equal to the programming current. There are several advantages to driving these diodes with a current source. First, only the offset current from the biasing network flows through the input resistor. Second, another input is provided to extend the gain control dynamic range. And third, the input is truly differential and can accept signals within the common-mode range of the CA3280.

The structure of the variable operational amplifier eliminates the need for matched resistor networks in differential to single-ended converters, as shown in Fig. 4. A matched resistor network requires ratio matching of 0.01% or trimming for 80 dB of common-mode rejection. The CA3280, with its excellent common-mode rejection ratio, is capable of converting a small (±25 mV) differential input signal to a single-ended output without the need for a matched resistor network.

Fig. 5 shows the CA3280 in a typical gain-control application. The input-signal range as a function of distortion at various levels of linearization diode current is shown in Fig. 6 This curve shows only the AGC capability of the diode network, but gain control can also be performed with the amplifier bias current (I_{ABC}). With no diode bias current, the gain is merely gmR_L. For example, with an I_{ABC} of 1 mA, the gm is approximately 16 mmhos. With the CA3280 operating into a 5 k Ω resistor, the gain is 80.

The need for external buffers can be eliminated by the use of low-value load resistors, but the resulting increase in the required amplifier bias current reduces the input impedance of the CA3280. The linearization diode impedance also decreases as the diode bias current increases, which further loads the input. The diodes, in addition to acting as a linearization network, also operate as an additional attenuation system to accommodate input signals in the volt range when they are applied through appropriate input resistors.




Fig. 2 — VOA showing linearization diodes and current drive.




Fig. 4 — Differential to single-ended converter.




Fig. 6 - Amplifier gain as a function of frequency.



Fig. 3 - Block diagram of linearized VOA.




Fig. 5 - Typical gain control circuit.





Fig. 7 - Two-channel linear multiplexer.



to provide a function generator with a tunable range of from 2 Hz to 1 MHz.

Fig. 9 shows a triangle wave-to-sine wave converter using the CA3280. Two $100 K\Omega$ resistors are connected between the differential amplifier emitters and V+ to reduce the cur-

rent flow through the differential amplifier. This allows the amplifier to fully cut off during peak input signal excursions. THD is approximately 0.37% for this circuit.




Fig. 9 - Triangle wave-to-sine wave converter.




Fig. 10 - Leakage current test circuit.






Fig. 11 - Channel separation test circuit.

I_{abc} = 650 μA I_D = 200 μA VERT = 200 μA/DIV HOR = I V/DIV

a) With diode programming terminal active





ID = O VERT = 200 μA/DIV HOR = 25 mV/DIV

b) With diode programming terminal cut-off

Fig. 12 - CA3280 transfer characteristics.




Fig. 13 — Supply current as a function of diode current.




Fig. 15 — Input offset voltage as a function of amplifier bias current.




Fig. 14 — Input offset current as a function of amplifier bias current.




Fig. 16 — Peak output voltage as a function of amplifier bias current.




Fig. 17 — Input current as a function of input differential voltage.




Fig. 19 – Amplifier bias voltage as a function of amplifier bias current.




Fig. 21 — Peak output current as a function of amplifier bias current.




Fig. 23 — Amplifier gain as a function of amplifier bias current.




Fig. 18 — Leakage current as a function of temperature.




Fig. 20 - I/F noise as a function of frequency.




Fig. 22 — Diode resistance as a function of diode current.




Fig. 24 — Supply current as a function of amplifier bias current.





Fig. 25 — Input bias current as a function of amplifier bias current.



Dimensions and pad layout for CA3280H.

The photographs and dimensions represent a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are 57° instead of 90° with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils (0.17 mm) larger in both dimensions.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils $(10^{-3} \, \text{inch})$.



CA3420A CA3420

Low-Supply Voltage, Low-Input Current BiMOS Operational Amplifiers

August 1991

Features

- 2V Supply at 300µA Supply Current
- 1pA (Typ.) Input Current (Essentially Constant to 85°C)
- Rail-to-Rail Output Swing (Drive $\pm 2mA$ into $1k\Omega$ Load)
- Pin Compatible with 741 Operational Amplifiers

Applications

- pH Probe Amplifiers
- Picoammeters
- Electrometer (High Z) Instruments
- Portable Equipment
- Inaccessible Field Equipment
- Battery-Dependent Equipment (Medical and Military)


Description

The CA3420A and CA3420* are integrated-circuit operational amplifiers that combine PMOS transistors and bipolar transistors on a single monolithic chip. The CA3420A and CA3420 BiMOS operational amplifiers feature gate-protected PMOS transistors in the input circuit to provide very high input impedance, very low input currents (less than 1pA). The internal bootstrapping network features a unique guardbanding technique for reducing the doubling of leakage current for every 10°C increase in temperature. The CA3420 series operates at total supply voltages from 2 to 20 volts either single or dual supply. These operational amplifiers are internally phase compensated to achieve stable operation in the unity gain follower configuration. Additionally, they have access terminals for a supplementary external capacitor if additional frequency roll-off is desired. Terminals are also provided for use in applications requiring input offset voltage nulling. The use of PMOS in the input stage results in common-mode input voltage capability down to 0.45 volt below the negative supply terminal, an important attribute for single-supply application. The output stage uses a feedback OTA type amplifier that can swing essentially from rail-to-rail. The output driving current of 1.5mA (min) is provided by using non-linear current mirrors.


The CA3420 series has the same 8 lead pin-out used for the industry standard 741. They are supplied in the standard 8 lead TO-5 style package (S suffix, and T suffix); in the standard 8 lead dual-in-line plastic package (Minidip – E suffix), and are also available in chip form (H suffix).

Pinouts

E SUFFIX TOP VIEW



S AND T SUFFIXES TOP VIEW



*Formerly Developement Type No. TA10841

MAXIMUM RATINGS, Absolute-Maximum Values ($T_C \approx 25^{\circ} C$):

DC Supply Voltage
(Between V ⁺ and V Termināls) 22 V
Differntial-Mode
Input Voltage±15 V
Common-Mode DC
Input Voltage (V+ + 8 V) to (V0.5 V)
Input-Terminal Current1 mA
Device Dissipation:
Without Heat Sink —
Up to 55° C 630 mW
Above 55° C Derate linearly 6.67 mW/° C
With Heat Sink -
Up to 110° C 630 mW
Above 110° C Derate linearly 16.7 mW° C

Temperature Range: Operating (All Types)55 to +125° C Storage (All Types)65 to +150° C
Output Short-Circuit
Duration*Indefinite
Lead Temperature
(During Soldering):
At Distance 1/16 \pm 1/32 Inch
(1.59 \pm 0.79 mm) from case
For 10 seconds max +265° C

^{*}Short circuit may be applied to ground or to either supply.

TYPICAL VALUES INTENDED ONLY FOR DESIGN GUIDANCE

Characteristic		Test Conditions V+ = +10V; V- = -10V TA = 25° C		CA3420A (T,S,E)	CA3420 (T,S,E)	Units
Input Resistance	Ri			150	150	ТΩ
Input Capacitance	Cı			4.9	4.9	pF
Output Resistance	Ro			300	300	Ω
Equivalent Input		f = 1 KHz		62	62	
1	en		R _S 100 Ω			nV/√Hz
Noise Voltage		f = 10 KHz		38	38	
Short-Circuit Current Sou	rce					
Source IOM+	l			2.6	2.6	mA
To Opposite Supply						
Sink IOM-				2.4	2.4	mA
Gain-Bandwidth Product	fΤ			0.5	0.5	MHz
Slew Rate	SR			0.5	0.5	V/μs
Transient Response						
Rise Time tr	R _L = 2 K Ω		0.7	0.7	μs	
Overshoot		C _L = 100 pF		15	15	%
Current from Terminal 8						
To V-	lg+			20	20	μΑ
Current from Terminal 8						
To V+	18-			2	2	mA

CA3420A, CA3420

ELECTRICAL CHARACTERISTICS FOR EQUIPMENT DESIGN

At V+ = 1V, V- = -1V, TA = 25°C unless otherwise specified

	Limits						
Characteristic	CA3420A				Units		
	Min	Тур	Max	Min	Тур	Max	
Input Offset Voltage VIO	_	2	5	-	5	10	mV
Input Offset Current IIO *	-	0.01	4		0.01	4	pА
Input Current I +	_	0.02	5		1	5	pA
Large-Signal Voltage Gain	20K	100K	_	10K	100K	_	V/V
AOL (R _L = 10 KΩ)	86	100	_	80	100	-	dB
Common-Mode	_	560	1000		560	1800	μV/V
Rejection Ratio CMRR	60	65	1	55	65		dB
Common-Mode Input VICR +	+0.2	+0.5	_	+0.2	+0.5		٧
Voltage Range VICR -	-1	-1.3	_		-1.3		٧
Power Supply Rejection	_	32	320	_	100	1000	μV/V
Ratio PSRR ΔVIO/ΔV	70	90	_	60	80		dB
Max Output Voltage VOM +	+0.90	+0.95	_	+0.90	+0.95	_	٧
RL = 00 VOM -	-0.85	-0.91	_	-0.85	-0.91	_	٧
Supply Current I+	_	350	650	_	350	650	μΑ
Device Dissipation PD		0.7	1.1	_	0.7	1.1	mW
Input Offset Voltage Temp. Drift ΔVIO/ΔT	_	4	_	_	4	_	μV/°C

ELECTRICAL CHARACTERISTICS FOR EQUIPMENT DESIGN

At V+ = 10V, V- = -10V, TA = 25°C unless otherwise specified

	Limits						
Characteristic	CA3420A				Units		
	Min	Тур	Max	Min	Тур	Max	
Input Offset Voltage VIO	_	2	5	_	5	10	mV
Input Offset Current IO *	_	0.03	4	_	0.03	4	pА
Input Current I +	_	0.05	5	_	0.05	5	pА
Large-Signal Voltage Gain	20K	100K	-	10K	100K	_	V/V
AOL (R _L = 10K Ω)	86	100	1	80	100		dB
Common-Mode		100	320	_	100	320	μV/V
Rejection Ratio CMRR	70	80	-	70	80		dB
Common-Mode Input VICR +	+9.0	+9.3		+8.5	+9.3	_	٧
Voltage Range VICR -	-10	-10.3	1	-10	-10.3		٧
Power Supply Rejection		32	320	_	32	320	μV/V
Ratio PSRR ΔVIO/ΔV	70	90	_	70	90		dB
Max Output Voltage VOM +	+9.7	+9.9	_	+9.7	+9.9	_	٧
RL = 00 VOM -	-9.7	-9.85		-9.7	-9.85		٧
Supply Current I+		450	1000	_	450	1000	μΑ
Device Dissipation PD	_	9	14	_	9	14	mW
Input Offset Voltage Temp. Drift ΔVIO/ΔT	_	4	_	_	4	_	μV/°C
Temp. Dint Avio/Ai						l	

^{*} The maximum limit represents the levels obtainable on high speed automatic test equipment. Typical values are obtained under laboratory conditions.

CA3420A, CA3420




Fig. 1 - Functional diagram for CA3420.




Fig. 3 - Output voltage versus load sourcing current.




Fig. 5 - Input noise voltage versus frequency.




Fig. 2 - Output-voltage-swing and common-mode input-voltage range versus supply voltage.




Fig. 4 - Output voltage versus load sinking current.




Fig. 6 - Open-loop gain and phase-shift response.

CA3420A, CA3420

Application Circuits

Picoameter Circuit

The exceptionally low input current (typically 0.2 pA) makes the CA3420 highly suited for use in a picoameter circuit. With only a single 10K megohm resistor, this circuit covers the range from ± 1.5 pA. Higher current ranges are possible with suitable switching techniques and current scaling resistors. Input transient protection is provided by the 1-megohm resistor in series with the input. Higher current ranges require that this resistor be reduced. The 10-megohm resistor connected to pin 2 of the CA3420 decouples the potentially high input capacitance often associated with lower current circuits and reduces the tendency for the circuit to oscillate under these conditions.

High-Input-Resistance Voltmeter

Advantage is taken of the high input impedance of the CA3420 in a high-input-resistance dc voltmeter. Only two 1.5 V "AA" type penlite batteries power this exceedingly high-input resistance (>1,000,000-megohms) dc voltmeter. Full-scale deflection is ± 500 mV, ± 150 mV, and ± 15 mV. Higher voltage ranges are easily added with external input voltage attenuator networks.

The meter is placed in series with the gain network, thus eliminating the meter temperature coefficient error term.

Supply current in the standby position with the meter undeflected is 300 μ A. At full-scale deflection this current rises to 800 μ A. Carbon-zinc battery life should be in excess of 1.000 hours.




Fig. 7 - Picoameter circuit.




Fig. 8 - High input resistance voltmeter.



CA3440A CA3440

August 1991

Nanopower BiMOS Operational Amp

Features

- Standby Power at V+ = 5V300nW (Typ)
- Supply Current, BW, Slew Rate Programmable Using External Resistor
- 5V to 15V Supply
- Output Drives Typical Bipolar-Type Loads
- Low Cost 8-Lead Mini-DIP, TO-5

Description

The CA3440A and CA3440* are integrated circuit operational amplifiers that combine the advantages of MOS and bipolar transistors on a single monolithic chip.

The CA3440A and CA3440 BiMOS op amps feature gateprotected PMOS transistors in the input circuit to provide very high input impedance and very low input current (10pA). These devices operate at total supply voltage from 5V to 15V and can be operated over the temperature range from -55°C to +125°C. Their virtues are programmability and very low standby power consumption (300nW). These operational amplifiers are internally phase compensated to achieve stable operation in the unity gain follower configuration. Terminals are also provided for use in applications requiring input offset voltage nulling. The use of PMOS in the input stage results in common-mode input voltage capability down to 0.5V below the negative supply terminals, an important attribute for single supply applications. The output stage uses MOS complementary source follower form which permits moderate load driving capability (10KΩ) at very low total standby currents (50nA).

The CA3440A and CA3440 have the same 8-lead terminal pin-out used for "741" and other industry standard op amps with two exceptions: terminals one and five must be connected to the negative supply or to a potentiometer if nulling is required. Terminal 8 must be programmed through an external resistor returned to the negative supply.

These devices are supplied in either the standard 8-lead TO-5 style package (T suffix), 8-lead dual-in-line formed-lead TO-5 style "DIL-CAN" package (S suffix), or in the 8-lead dual-in-line plastic package "Mini-DIP" (E suffix).

E SUFFIX

TOP VIEW

Pinouts

S AND T SUFFIXES TOP VIEW




FIGURE 1.

^{*}Formerly Dev. Type No. TA10590.

CA3440A, CA3440

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY VOLTAGE
(BETWEEN V ⁺ AND V ⁻ TERMINALS)
DIFFERENTIAL-MODE INPUT VOLTAGE
COMMON-MODE DC INPUT VOLTAGE(V ⁺ +8 V) to (V ⁻ -0.5 V)
INPUT-TERMINAL CURRENT
DEVICE DISSIPATION:
WITHOUT HEAT SINK —
UP TO 55°C
ABOVE 55° C
WITH HEAT SINK —
AT 125°C
BELOW 125°C
TEMPERATURE RANGE:
OPERATING
STORAGE65 to +150°C
OUTPUT SHORT-CIRCUIT DURATIONINDEFINITE
LEAD TEMPERATURE (DURING SOLDERING):
AT DISTANCE 1/16 \pm 1/32 IN. (1.59 \pm 0.79 MM) FROM CASE FOR 10 SECONDS MAX

TYPICAL VALUES INTENDED ONLY FOR DESIGN GUIDANCE

	TEST CO					
CHARACTERISTIC	V+=+5 V; V-=-5 V		CA3440A	CA3440	UNITS	
	R _{SET} =10 M	IΩ; T _A =25°C				
Input Resistance, R _I			2	2	TΩ	
Input Capacitance, C _T			3.5	3.5	pF	
Ouput Resistance, R _O			450	450	Ω	
Equivalent Input	f= 1 kHz	D100.0	110	110	nV/√Hz	
Noise Voltage, e _n	f=10 kHz	R _S =100 Ω	110	110	IIV/ \/ FIZ	
Short-Circuit Current						
Source IOM+			15	15		
To Opposite Supply					mA	
Sink IOM [—]			4.5	4.5		
Gain-Bandwidth Product, f _T			63	63	kHz	
Slew Rate, SR			0.03	0.03	V/μs	
Transient Response						
Rise Time, t _r	R _L =	10 kΩ	5.6	5.6	μs	
Overshoot	C _L =100 pF		10	10	%	




Fig. 1 - Output-voltage-swing and common-mode input-voltage range versus supply voltage.




Fig. 2 - Set current versus supply current.

ELECTRICAL CHARACTERISTICS FOR EQUIPMENT DESIGN

At V⁺ = +5 V, V⁻ = -5 V, T_A = 25°C Unless Otherwise Specified, R_{SET}=10 M Ω

	LIMITS						
CHARACTERISTIC	CA3440A				UNITS		
	Min.	Тур.	Max.	Min.	Тур.	Max.	
Input Offset Voltage, VIO	_	2	5	_	5	10	mV
Input Offset Current, IIO	_	2.5	20	_	2.5	30	
Input Current, I	-	10	40		10	50	pΑ
Large-Signal Voltage Gain, AOL	10K	100K	-	10K	100K	_	V/V
(R _L =10 KΩ)	80	100	_	80	100	_	dB
Common-Mode	_	100	320		100	320	μV/V
Rejection Ratio, CMRR	70	80	_	70	80		dB
Common-Mode Input VICR+	+3.5	+3.7		+3.5	+3.7	-	V
Voltage Range, VICR-	-5.0	-5.3	_	-5.0	-5.3		V
Power Supply Rejection Ratio,							
ΔVΙΟ/ΔV		32	320	_	32	320	μ V/V
PSRR	70	90	_	70	90		dB
Maximum Output Voltage,							
VOM+	+3	+3.2		+3	+3.2	_	v
VOM [—]	-3	-3.2	_	-3	-3.2		
Supply Current, I+	_	10	17		10	17	μΑ
Device Dissipation, PD	_	100	170	_	100	170	μW
Input Offset Voltage Temperature Drift, ΔVIΟ/ΔΤ	_	4	_	_	4	_	μV/°C




Fig. 3 – Total harmonic distortion percentage versus load resistance.




Fig. 5 - Output voltage versus sinking load current.




Fig. 4 - Output voltage versus sourcing load current.




Fig. 6 - Input noise voltage versus frequency.

CA3440A, CA3440




Fig. 7 - Bandwidth versus set current.




Fig. 8 - Slew rate versus set current.




Fig. 9 - Nanopower op amp (supply current programmable using RSET) 1-pA typical input bias current, 4.0 to 15-volt supply.




Fig. 10 - Nanopower op amp (usable standby power versus programming resistor R_{SET}).


As RSET is increased, ISET and the standby power decrease while the BW/SR also decreases.

Operating at a ± 5 V single supply, the CA3440 exhibits the following characteristics:

R _{SET}	Standby Power	вw	SR
1 ΜΩ	250 μW	164 kHz	0.17 V/μs
10 MΩ	25 μW	27 kHz	0.017 V/ <i>μ</i> s
100 MΩ	2.5 μW	2.6 kHz	.0017 V/μs
1000 MΩ	250 nW	78 Hz	0.00017 V/us

The CA3440 is pin-compatible with the 741 except that pins 1 and 5 (typical negative nulling pins) must be connected either directly to pin 4 or to a negative nulling potentiometer. In addition, pin 8, the ISET terminal, must be returned to either ground or -V via RSET.

CA3440A, CA3440



APPLICATIONS CIRCUITS




Fig. 12 - High-input impedance amplifier.




Fig. 13 - Micropower bandgap reference.



August 1991

Video Line Driver. **High-Speed Operational Amplifier**

Features

- High Open Loop Gain at Video Frequencies
 - ► AOL > 40 dB at f = 5MHz
- Power Bandwidth of 10MHz; AClosed Loop = 5; $V_{\Omega} = \pm 3.5 V$
- Siew Rate at Full Load 330V/µsec (Ay ≥ 10)
- $f_T = 220 \text{MHz}$; $C_C = 0 \text{pF}$ With a Load of $50 \Omega \parallel 20 \text{pF} \parallel$ 1MΩ (Scope Input)
- VOUT = ± 4.1 V Into 75Ω
- Offset Null Terminals

Applications

- Video Line Driver
- · High-Frequency Unity Gain Buffer
- Pulse Amplifier
- High-Speed Comparator
- High-Frequency Oscillator and Video Amplifiers
- Driver for A/Ds in Video Applications 10MHz BW

Description


The CA3450* is a large signal video line driver and high speed operational amplifier capable of driving 50Ω transmission lines and flash A/Ds. The uncompensated unity gain crossing occurs at 230MHz without load. It can operate dual or single supplies of ±7.25V or 14.5V, respectively. The CA3450 can be compensated with a single capacitor network. It has output drive capability of 75mA SINK or SOURCE. The CA3450 is capable of driving Flash A/D's in video or high-speed instrumentation (accurate) applications with bandwidth up to 10MHz. Offset voltage nulling terminals are also available.

The CA3450 is available in a 16-lead dual-in-line plastic package (E suffix).


*Formerly RCA Development Type No. TA11371A.

Pinout

16 PIN PLASTIC DIP TOP VIEW



Block Diagram



MAXIMUM RATINGS, Absolute-Maximum Values

DC SUPPLY VOLTAGE (BETWEEN V+ AND V- TERMINAL) DIFFERENTIAL INPUT VOLTAGE	
DEVICE DISSIPATION:	
Up to 55°C	1.5 W
Above 55°C	Derate linearly at 16.6 mW/°C
OUTPUT CURRENT (SINK OR SOURCE)	100 mA
TEMPERATURE RANGE	
Operating	
Storage	
MAXIMUM JUNCTION TEMPERATURE	150°C
MAXIMUM THERMAL RESISTANCE	
Junction to Air (θJ-A)	
Junction to Case (θJ-C)	12°C/W
To pins 4, 5, 12, 13 at seat	

ELECTRICAL CHARACTERISTICS, At T_A = 25°C, C_C = 5 pF, V+, V- = 6 V*

				LIMITS			
CHARACTERISTICS	CONDI	MIN.	TYP.	MAX.	UNITS		
STATIC							
Input Offset Voltage, VIO	T _A = 25°C		T-	8	20	mV	
	$T_A = -40^{\circ}C \text{ to } 85^{\circ}C$			10	35]	
Input Bias Current, IIB	T _A = 25°C		_	100	400	nA	
Input Offset Current, IIO	T _A = 25°C		T -	50	200	1	
Open Loop DC Gain, AOL	$V_{OUT} = \pm 2.5 \text{ V; R}_{L} = 50 \Omega$	-40°C to 85°C	55		_		
		25°C	60	70	_]	
Power Supply Rejection Ratio, PSRR	ΔV = ±1 V		55	65	_	dB	
Common-Mode Rejection Ratio, CMRR	V _{ICR} ± = ±3.5 V		50	60	-	7	
Common-Mode Input Range, VICR	T _A = -40°C to 85°C		±3.0	_	_	٧	
	T _A = 25°C		±3.5	±3.7	- T	7	
Supply current, I	$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$			_	50	mA	
	T _A = 25°C			30	40]	

^{*}All test are performed with \pm 6 volts at the terminals of the device.

A 10 ohm, ¼ watt supply decoupling resistor is shown in all application circuits of this device. The resistor serves two purpose, first provides a means of decoupling the IC directly at its terminal without introducing

additional supply resonance due to parallel connected capacitors. Secondly, it also provides protection for the device in event of a substained short circuit applied directly to the output terminals.

ELECTRICAL CHARACTERISTICS, At T_A = 25°C, C_C = 5 pF, V+, V- = 6 V*

				LIMITS		
CHARACTERISTICS		CONDITIONS			MAX.	UNITS
DYNAMIC						
-3 dB Bandwidth	No Load		Τ-	200	_	
A _V = 1 (See Figure 3)	$R_L = 1 M\Omega \parallel 20 pF$	$R_L = 1 M\Omega 20 pF$			_	1
$C_C = 5 pF$	RL = 50 Ohms 20 pi	F		185]
Bandwidth (Unity Gain Crossing)	No Load		210	230	_	}
Ay = Open Loop	$R_L = 20 pF 1 M\Omega$		180	200	_]
C _C = 0 (See Figure 2)	R _L = 50 Ohms 20 pl	F	180	220	-	MHz
Bandwidth (Unity Gain Crossing)	No Load		200	210	_	
$A_V = 10, C_C = 0 pF$	50 Ω		175	190	_	
$R_{\text{Feedback}} = 450 \Omega$	1 M 20 pF		180	195]
RPin 3 - G = 50 Ω (See Figure 3)	50 Ω 1 M 20 pF		170	188		
Transient Response, Overshoot	$A_V = 1, C_C = 5 pF$	$R_L = 50 \Omega \parallel 20 pF$	-	30	-	
		No Load] -	20] %
	$A_V \ge 10$, $C_C = 0$ pF, F	R _L = 50 Ω 20 pF	T -	10	I -	1
Settling Time	2 Volt Step	$A_V = -1$, $C_C = 5$ pF, 0.1%, 10 Bits	T	35	l –	
(See Figure 6)	R _L = 50 Ω 20 pF	A _V = 1, C _C = 5 pF, 0.1%, 10 Bits	T	50	_	1
		$A_V = 10, C_C = 0 pF, 0.1\%, 10 Bits$	T	35		ns
		$A_V = 10, C_C = 0 pF, 1.0\%, 7 Bits$	-	25	_	•
Slew Rate, SR	$A_V = 1, C_C = 5 pF$	No Load	_	220	-	
(See Figure 3)		R _L = 50 Ω 20 pF		160	T -	l
	$A_V \ge 10, C_C = 0 pF$	No Load	370	440		V/μs
		R _L = 50 Ω 20 pF	300	330		
Power Bạndwidth PBW (MHz)	$A_V = 5, C_C = 5 pF$	No Load	 -	10	_	
PBW = SR/π Vpp	V _{OUT} = ±3.5 V	R _L = 50 Ω 20 pF		7.2		MHz
	$A_V \ge 10, C_C = 0 pF$		29	35		MHZ
	V _{OUT} = ±2.0 V	$R_L = 50 \Omega \parallel 20 pF$	24	26	<u> </u>	<u> </u>
Input Noise Voltage e _n	f=1 KHz			12		nV/√Hz
Differential Gain	See Figure 15		T -	0.6	-	%
Differential Phase			_	0.3	_	Degrees
lout	Into +4 V or -4 V		60	75		mA
Output Voltage Swing into 75 Ohms	V _{OM} +		3.9	+4.1	T	V
	V _{OM} -		-3.9	-4.1	-	1
Input Capacitance, C _I	f = 1 MHz		T -	2.2	T	pF
Input Resistance, R _I			1-	1	T -	МΩ
Output Resistance, ROUT	See Figure 13, A = 1,	30 MHz	T_	4	1 -	Ω

^{*}All test are performed with ± 6 volts at the terminals of the device.




Fig. 2 - Open-loop gain versus frequency test circuit.




Fig. 3 - Unity-gain and X10 non-inverting amplifier/and slew rate test circuit.

Transient Response Waveforms




Figure 4 - Transient-response waveform.




Figure 5 - Slew-rate waveform.




Figure 6 - Circuit used to measure settling time.

Figure 8 - Nulling circuit for the CA3450.

Typical Performance Curves




Figure 9 -Bode plot for the CA3450.




Figure 11 - Closed loop gain and phase vs frequency. (A $_V$ = 10)




Figure 13 - Output resistance vs frequency.




Figure 10 - Closed loop gain and phase vs frequency. (A $_V$ = 1)




Figure 12 – Curve showing the equivalent input noise " e_n " of the op amp.




Figure 14 - Output voltage as a function of frequency for the CA3450 3-191 under various loads.




Figure 15 - Configuration used to measure differential gain and phase.




Figure 16 - Typical high-bandwidth X5 amplifier for driving the CA3318 Flash A/D.





Figure 17 - Full schematic diagram of the CA3450.



M-Bonding wire to Chip Mounting Pad. Pins 12 and 13 Connected to Chip Mounting Pad. No Chip Pads for 2, 10, 12, 13, 15

Figure 18 - Dimensions and pad layout for CA3450H.

The photographs and dimensions of each CMOS chip represent a chip when it is part of the wafer. When the wafer is separated into individual chips, the angle of cleavage may vary with respect to the chip face for different chips. The actual dimensions of the isolated chip, therefore, may differ slightly from the nominal dimensions shown. The user should

consider a tolerance of -3 mils to +16 mils applicable to the nominal dimensions shown.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Scale graduations are in mils (10⁻³ inch).



CA5130A CA5130

BiMOS Microprocessor Operational Amplifiers With MOSFET Input/CMOS Output

August 1991

Features

- MOSFET Input Stage
 - ► Very High Z₁...... 1.5 TΩ (1.5 x 10¹²Ω) Typ.
- Ideal for Single-Supply Applications
- Common-Mode Input-Voltage Range Includes Negative Supply Rail; Input Terminals Can Be Swung 0.5V Below Negative Supply Rail
- CMOS Output Stage Permits Signal Swing to Either (or Both) Supply Rails
- CA5130A, CA5130 Have Full Military Temperature Range Guaranteed Specifications for V+ = 5V
- CA5130A, CA5130 Are Guaranteed to Operate Down to V+ = 4.5V for A_{OL}
- CA5130A, CA5130 Are Guaranteed to Operate at ±7.5 CA3130A, CA3130 Specifications

Applications

- Ground-Referenced Single Supply Amplifiers
- Fast Sample-Hold Amplifiers
- Long-Duration Timers/Monostables
- High-Input-Impedance Comparators (Ideal Interface with Digital CMOS)
- High-Input-Impedance Wideband Amplifiers
- Voltage Followers (e.g. Follower for Single-Supply D/A Converter)
- Voltage Regulators (Permits Control of Output Voltage Down to Zero Volts)
- Peak Detectors
- Single-Supply Full-Wave Precision Rectifiers
- Photo-Diode Sensor Amplifiers
- 5V Logic Systems
- Microprocessor Interface

Description

CA5130A and CA5130 are integrated-circuit operational amplifiers that combine the advantage of both CMOS and bipolar transistors on a monolithic chip. They are designed and guaranteed to operate in microprocessors or logic systems that use +5V supplies.

Gate-protected p-channel MOSFET (PMOS) transistors are used in the input circuit to provide very-high-input impedance, very-low-input current, and exceptional speed performance. The use of PMOS field-effect transistors in the input stage results in common-mode input-voltage capability down to 0.5V below the negative-supply terminal, an important attribute in single-supply applications.

A complementary-symmetry MOS (CMOS) transistor-pair, capable of swinging the output voltage to within 10mV of either supply-voltage terminal (at very high values of load impedance), is employed as the output circuit.

The CA5130 Series circuits operate at supply voltages ranging from 4 to 16 volts, or ± 2 to ± 8 volts when using split supplies. They can be phase compensated with a single external capacitor, and have terminals for adjustment of offset voltage for applications requiring offset-null capability. Terminal provisions are also made to permit strobing of the output stage.

The CA5130 Series is supplied in standard 8-lead TO-5 style packages (T suffix) and 8-lead dual-in-line formed lead TO-5 style "DIL-CAN" packages (S suffix). The CA5130 is available in chip form (H suffix). The CA5130 and CA5130A are also available in the 8-lead Small Outline package (M suffix) and in the 8-lead dual-in-line plastic package (Mini-DIP E suffix).

The CA5130A, CA5130 have guaranteed specifications for 5V operation over the full military-temperature range of -55°C to +125°C.

Pinouts

PHASE COMPENSATION TAB STROBE OFFSET 1 7 V+ INV. 2 6 OUTPUT NON - INV. 3 5 OFFSET NULL V AND CASE

S AND T SUFFIXES

OFFSET NULL 1 8 STROBE
INV. 2 7 V+
NON - INV. 3 + 6 OUTPUT
V - 4 5 OFFSET
NULL

FIGURE 1.

CAUTION: These devices are sensitive to electrostatic discharge. Proper I.C. handling procedures should be followed.

Copyright © Harris Corporation 1991

MAXIMUM RATINGS, Absolute-Maximum Values

DC SUPPLY VOLTAGE
(Between V ⁺ and V ⁻ Terminals)
DIFFERENTIAL-MODE INPUT VOLTAGE
COMMON-MODE DC INPUT VOLTAGE (V* +8V) to (V* -0.5V)
INPUT-TERMINAL CURRENT
DEVICE DISSIPATION:
WITHOUT HEAT SINK -
UP TO 55° C
ABOVE 55°C Derate Linearly 6.67 mW/°C
WITH HEAT SINK -
UPTO 90°C
ABOVE 90° C
SMALL OUTLINE PACKAGE
TEMPERATURE RANGE:
OPERATING (all types)55 to +125°C
STORAGE (all types)
OUTPUT SHORT-CIRCUIT DURATION *
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 \pm 1/32 inch (1.59 \pm 0.79 mm) from case for 10 seconds max+265° C

^{*} Short circuit may be applied to ground or to either supply.




Fig. 2 - Schematic diagram of the CA5130 series.

ELECTRICAL CHARACTERISTICS AT TA = 25°C, V+ = 5 V, V- = 0 V

	LIMITS							
CHARACTERISTIC			CA5130A	`		CA5130		UNITS
		MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Input Offset Voltage Vo = 2.5 V	V _{IO}	_	1.5	4	_	2	10	mV
Input Offset Current V ₀ = 2.5 V	lio	_	0.1	5	_	0.1	10	
Input Current Vo = 2.5 V	l ₁	_	2	10	_	2	15	pΑ
Common-Mode Rejection Ratio V _{CM} = 0 to 1 V	Смяя	75	87	_	70	85	_	
V _{CM} = 0 to 2.5 V	C _{MRR}	60	69		60	69	_	dB
Input Common-Mode Voltage Range	V _{ICR} + V _{ICR} -	2.5	2.8	_ 0	2.5	2.8	 0	v
Power-Supply Rejection Ratio	PSRR		0.0	 		1	<u> </u>	
$\Delta^+ = 1 \text{ V}; \ \Delta^- = 1 \text{ V}$	June	60	75	-	55	73	_	
Large-Signal Voltage Gain*	A _{OL}							dB
$V_0 = 0.1 \text{ to } 4.1 \text{ V}$	R _L = ∞	100	105		95	105		}
V _o = 0.1 to 3.6 V	R _L = 10 k	90	97	_	85	95	_]
Source Current Vo = 0 V	Isource	1.0	3.1	4.0	1.0	2.6	4.0	
Sink Current Vo = 5 V	Isink	1.0	1.6	4.0	1.0	1.7	4.0	mA
Output Voltage R _L = ∞	V _{оит} V _{ом} +	4.99	5		4.99	5	_	
	V _{om} -		0	0.01		0	0.01	
R _L = 10 k	V _{om} +	4.4	4.7		4.4	4.7		V
	V _{ом} -		0	0.01		0	0.01	1
R _L = 2 k	V _{om} +	2.5	3.5		2.5	3.5		1
	V _{ом} -		0	0.01		0	0.01	_
Supply Current Vo = 0 V	ISUPPLY		50	100		50	100	
Vo = 2.5 V	ISUPPLY	_	260	400	_	260	400	μΑ

^{*}For V⁺ = 4.5 V and V⁻ = Gnd; V_{OUT} = 0.5 V to 3.2 V at R_L = 10 k.

ELECTRICAL CHARACTERISTICS AT $T_A = -55^{\circ}$ C to $+125^{\circ}$ C, $V^+ = 5$ V, $V^- = 0$ V

		LIMITS						
CHARACTERISTIC		CA5130A			CA5130			имітѕ
		MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Input Offset Voltage	V _{IO}		2	10		3	15	mV
V _o = 2.5 V			-	10			13	1114
Input Offset Current	lio	_	0.1	5		0.1	10	
V _o = 2.5 V			0.1	3		0.1	10	nA
Input Current	l _t		2	10	Ì	2	15	"
V ₀ = 2.5 V				10			15	
Common-Mode Rejection Ratio	C _{MRR}	l	1	l				l
V _{CM} = 0 to 1 V		60	80		60	80		dB
V _{CM} = 0 to 2.5 V	C _{MRR}	55	80		50	80		l ab
Input Common-Mode Voltage Range								
	V _{ICR} +	2.5	2.8		2.5	2.8		_V
	V _{ICR} -	_	-0.5	0	_	-0.5	0	ľ
Power-Supply Rejection Ratio	Pses							
Δ ⁺ = 1 V; Δ ⁻ = 1 V		45	70	_	40	66	_	
Large-Signal Voltage Gain*	Aol							dB
Vo = 0.1 to 4.1 V	R _L = ∞	94	98	-	90	98	_	i
V _o = 0.1 to 3.6 V	R _L = 10 k	80	88	_	75	85		1
Source Current	Isource							
V ₀ = 0 V		0.6	2.2	5.0	0.6	_	5.0	
Sink Current	Isink							mA.
V _o = 5 V		0.6	1.15	5.0	0.6	l –	5.0	
Output Voltage	Vout							
R _L = ∞	V _{om} +	4.99	5	_	4.99	5		
	V _{om} -		0	0.01	T	0	0.01	7
R _L = 10 k	V _{om} +	4.0	4.6	_	4.0	4.6	_	7 v
	V _{OM} -		0	0.01	Γ-	0	0.01	1
R _L = 2 k	V _{om} +	2.0	3.0	T -	2.0	3.0	_	1
	V _{om} -	_	0	0.01	_	0	0.01	1
Supply Current	ISUPPLY			ļ				
V _o = 0 V		_	80	220	_	80	220	
				500			500	μA
$V_0 = 2.5 \text{ V}$	ISUPPLY		300	500		300	500	

^{*}For V $^+$ = 4.5 V and V $^-$ = Gnd; V_{OUT} = 0.5 V to 3.2 V at R_L = 10 k.

ELECTRICAL CHARACTERISTICS AT T_A = 25°C, V⁺ = 15 V, V⁻ = 0 V (Unless otherwise specified)

		LIMITS						
CHARACTERISTIC		CA5130A			CA5130			UNITS
		MIN.	TYP.	MAX.	MIN.	TYP.	MAX.]
Input Offset Voltage $V^{\pm} = \pm 7.5 \text{ V}$	V _{IO}	_	2	5	_	8	15	mV
Input Offset Current $V^{\pm} = \pm 7.5 \text{ V}$	lıo	_	0.5	20	_	0.5	30	pA
Input Current $V^{\pm} = \pm 7.5 \text{ V}$	l ₁	_	5	30	_	5	50	pA
Large-Signal Voltage Gain	Aol	50 k	320 k		50 k	320 k		V/V
V_0 = 10 V_{p-p} , R_L = 2 $k\Omega$		94	110		94	110	_	dB
Common-Mode Rejection Ratio	C _{MRR}	80	90	_	70	90		dB
Common-Mode Input-Voltage Range	V _{ICR}		-0.5			-0.5		
		10	to 12	0	10	to 12	0	V
Power-Supply Rejection Ratio ΔV _{IO} /ΔV± V± = ±7.5 V	P _{SRR}	-	32	150	_	32	320	μV/V
Maximum Output Voltage		1						†
At R _L = 2 k	V _{om} +	12	13.3	_	12	13.3	_	-
ALD.	V _{ом} -	1100	0.002	0.01	-	0.002	0.01	\
At R _L = ∞	V _{OM} +	14.99	15		14.99	15	-	4
	V _{om} -	+	0	0.01	 -	0	0.01	
Maximum Output Current Iom+ (Source) @ Vo = 0 V		12	22	45	12	22	45	
I _{OM} ⁻ (Sink) @ V _O = 15 V		12	20	45	12	20	45	mA
Supply Current	+	12	20	1 45	14	20	1 43	
$V_0 = 7.5 \text{ V}, \text{ R}_L = \infty$	•	l _	10	15	_	10	15	
$V_0 = 0 \text{ V}, R_L = \infty$		+- -	2	3	<u> </u>	2	3	mA
Input Offset Voltage Temp. Drift		_	10	_	_	10	_	μV/°C
ΔV ₁₀ /ΔΤ			<u></u>	<u></u>	L	L	L	

TYPICAL VALUES INTENDED ONLY FOR DESIGN GUIDANCE

CHARACTERISTIC Input Offset Voltage		TEST CONDITIONS	TYPICAL			
		$V^+ = +7.5 \text{ V}$ $V^- = -7.5 \text{ V}$ $T_A = 25^{\circ} \text{ C}$ (Unless otherwise specified)	CA5130A	CA5130	UNITS	
		10 kΩ across	±22	+22	mV	
Adjustment Range		Terms. 4 and 5 or 4 and 1			L	
Input Resistance	Rı		1.5	1.5	ΤΩ	
Input Capacitance	Cı	f = 1 MHz	4.3	4.3	pF	
Equivalent Input Noise		BW = 0.2 MHz		23	μV	
Voltage	en	R _s = 1 MΩ*	23			
Unity Gain Crossover		C _C = 0	15	15	MHz	
Frequency	f _T	C _c = 47 pF	4	4 4		
Slew Rate, SR:						
Open Loop		C _C = 0	30	30		
Closed Loop		C _c = 56 pF	10	10	V/μs	
Transient Response:						
Rise Time	t _r	C _c = 56 pF	0.09	0.09	μs	
Overshoot		C _L = 25 pF	10	10	%	
Settling Time (4 Vp-p Input to		R _L = 2 kΩ	1.0	4.0		
< 0.1%)		(Voltage Follower)	1.2	1.2	μs	

^{*} Although a 1-M Ω source is used for this test, the equivalent input noise remains constant for values of Rs up to 10 M Ω .

CIRCUIT DESCRIPTION


Fig. 3 is a block diagram of the CA5130 Series CMOS Operational Amplifiers. The input terminals may be operated down to 0.5 V below the negative supply rail, and the output can be swung very close to either supply rail in many applications. Consequently, the CA5130 Series circuits are ideal for single-supply operation. Three Class A amplifier stages, having the individual gain capability and current consumption shown in Fig. 3, provide the total gain of the CA5130. A biasing circuit provides two potentials for common use in the first and second stages. Term. 8 can be used both for phase compensation and to strobe the output stage into guiescence. When Term. 8 is tied to the negative supply rail (Term. 4) by mechanical or electrical means, the output potential at Term. 6 essentially rises to the positive supply-rail potential at Term. 7. This condition of essentially zero current drain in the output stage under the strobed "OFF" condition can only be achieved when the ohmic load resistance presented to the amplifier is very high (e.g., when the amplifier output is used to drive CMOS digital circuits in comparator applications).

Input Stages

The circuit of the CA5130 is shown in Fig. 2. It consists of a differential-input stage using PMOS field-effect transistors (Q6, Q7) working into a mirror-pair of bipolar transistors (Q9, Q10) functioning as load resistors together with resistors R3 through R6. The mirror-pair transistors also function as a differential-to-single-ended converter to provide base drive to the second-stage bipolar transistor (Q11). Offset nulling, when desired, can be effected by connecting a 100,000-ohm potentiometer across Terms. 1 and 5 and the potentiometer slider arm to Term. 4. Cascodeconnected PMOS transistors Q2, Q4 are the constantcurrent source for the input stage. The biasing circuit for the constant-current source is subsequently described. The small diodes D5 through D8 provide gate-oxide protection against high-voltage transients, e.g., including static electricity during handling for Q6 and Q7.

Second-Stage

Most of the voltage gain in the CA5130 is provided by the second amplifier stage, consisting of bipolar transistor Q11 and its cascode-connected load resistance provided by PMOS transistors Q3 and Q5. The source of bias potentials



- TOTAL SUPPLY VOLTAGE (FOR INDICATED VOLTAGE GAINS) 15 V WITH INPUT TERMINALS BIASED SO THAT TERM 6 POTENTIAL IS +75 V ABOVE TERM 4
- WITH OUTPUT TERMINAL DRIVEN TO EITHER SUPPLY RAIL

Fig. 3 - Block diagram of the CA5130 series.

for these PMOS transistors is subsequently described. Miller-Effect compensation (roll-off) is accomplished by simply connecting a small capacitor between Terms. 1 and 8. A 47-picofarad capacitor provides sufficient compensation for stable unity-gain operation in most applications.

Bias-Source Circuit

At total supply voltages, somewhat above 8.3 volts, resistor R2 and zener diode Z1 serve to establish a voltage of 8.3 volts across the series-connected circuit, consisting of resistor R1, diodes D1 through D4, and PMOS transistor Q1. A tap at the junction of resistor R1 and diode D4 provides a gate-bias potential of about 4.5 volts for PMOS transistors Q4 and Q5 with respect to Term, 7, A potential of about 2.2 volts is developed across diode-connected PMOS transistor Q1 with respect to Term. 7 to provide gate bias for PMOS transistors Q2 and Q3. It should be noted that Q1 is "mirrorconnected" to both Q2 and Q3. Since transistors Q1, Q2, Q3 are designed to be identical, the approximately 200microampere current in Q1 establishes a similar current in Q2 and Q3 as constant-current sources for both the first and second amplifier stages, respectively.

At total supply voltages somewhat less than 8.3 volts, zenerdiode Z1 becomes non-conductive and the potential, developed across series-connected R1, D1-D4, and Q1, varies directely with variations in supply voltage, Consequently, the gate bias for Q4, Q5 and Q2, Q3 varies in accordance with supply-voltage variations. This variation results in deterioration of the power-supply-rejection ratio (PSRR) at total supply voltages below 8.3 volts. Operation at total supply voltages below about 4.5 volts results in seriously degraded performance.

Output Stage

The output stage consists of a drain-loaded inverting amplifier using CMOS transistors operating in the Class A mode. When operating into very high resistance load, the output can be swung within millivolts of either supply rail. Because the output stage is a drain-loaded amplifier, its gain is dependent upon the load impedance. The transfer characteristics of the output stage for a load returned to the negative supply rail are shown in Fig. 6. Typical op-amp loads are readily driven by the output stage. Because largesignal excursions are non-linear, requiring feed-back for good waveform reproduction, transient delays may be encountered. As a voltage follower, the amplifier can achieve 0.01 percent accuracy levels, including the negative supply rail.




Fig. 4 - Open-loop voltage gain and phase shift vs. frequency for various values of CL, Cc, and RL.




Fig. 5 - Open-loop gain vs. temperature.




Fig. 7 - Quiescent supply current vs. supply voltage.




Fig. 9 - Supply current vs. output voltage.




Fig. 11 - Output swing vs. load resistance.




Fig. 6 - Voltage transfer characteristics of CMOS output stage.




Fig. 8 - Quiescent supply current vs. supply voltage at several temperatures.




Fig. 10 - Output voltage swing vs. load resistance.




Fig. 12 - Output current vs. temperature.

Input Current Variation with Common-Mode Input Voltage

As shown in the Table of Electrical Characteristics, the input current for the CA5130 Series Op-Amps is typically 5 pA at T_A = 25°C when terminals 2 and 3 are at a commonmode potential of +7.5 volts with respect to negative supply Terminal 4. Fig. 15 contains data showing the variation of input current as a function of common-mode input voltage at TA = 25°C. These data show that circuit designers can advantageously exploit these characteristics to design circuits which typically require an input current of less than 1 pA, provided the common-mode input voltage does not exceed 2 volts. As previously noted, the input current is essentially the result of the leakage current through the gate-protection diodes in the input circuit and, therefore, a function of the applied voltage. Although the finite resistance of the glass terminal-to-case insulator of the TO-5 package also contributes an increment of leakage current, there are useful compensating factors. Because the gate-protection network functions as if it is connected to Terminal 4 potential, and the TO-5 case of the CA5130 is also internally tied to Terminal 4, input terminal 3 is essentially "guarded" from spurious leakage currents.

Offset Nulling

Offset-voltage nulling is usually accomplished with a 100,000-ohm potentiometer connected across Terms. 1 and 5 and with the potentiometer slider arm connected to Term. 4. A fine offset-null adjustment usually can be effected with the slider arm positioned in the mid-point of the potentiometer's total range.




Fig. 13 - Voltage across PMOS output transistor (Q8) vs. load current.




Fig. 15 - CA5130 input current vs. common-mode voltage.

Input-Current Variation with Temperature

The input current of the CA5130 Series circuits is typically 5 pA at 25° C. The major portion of this input current is due to leakage current through the gate-protective diodes in the input circuit. As with any semiconductor-junction device, including op amps with a junction-FET input stage, the leakage current approximately doubles for every 10° C increase in temperature. Fig. 16 provides data on the typical variation of input bias current as a function of temperature in the CA5130.

In applications requiring the lowest practical input current and incremental increases in current because of "warm-up" effects, it is suggested that an appropriate heat sink be used with the CA5130. In addition, when "sinking" or "sourcing" significant output current the chip temperature increases, causing an increase in the input current. In such cases, heat-sinking can also very markedly reduce and stabilize input current variations.

Input-Offset-Voltage (V $_{\rm IO}$) Variation with DC Bias vs. Device Operating Life

It is well known that the characteristics of a MOS/FET device can change slightly when a dc gate-source bias potential is applied to the device for extended time periods. The magnitude of the change is increased at high temperatures. Users of the CA5130 should be alert to the possible impacts of this effect if the application of the device involves extended operation at high temperatures with a significant differential dc bias voltage applied across




Fig. 14 - Voltage across NMOS output transistor (Q12) vs. load current.




Fig. 16 - Input current vs. ambient temperature.

Terms. 2 and 3. Fig. 17 shows typical data pertinent to shifts in offset voltage encountered with CA5130 devices (TO-5 package) during life testing. At lower temperatures (TO-5 and plastic), for example at 85°C, this change in voltage is considerably less. In typical linear applications where the differential voltage is small and symmetrical, these incremental changes are of about the same magnitude as those encountered in an operational amplifier employing a bipolar transistor input stage. The two-volt dc differential voltage example represents conditions when the amplifier output stage is "toggled", e.g., as in comparator applications.

Power-Supply Considerations

Because the CA5130 is very useful in single-supply applications, it is pertinent to review some considerations relating to power-supply current consumption under both single- and dual-supply service. Figs. 18a and 18b show the CA5130 connected for both dual- and single-supply operation.

Dual-supply operation: When the output voltage at Term. 6 is zero-volts, the currents supplied by the two power supplies are equal. When the gate terminals of Q8 and Q12 are driven increasingly positive with respect to ground, current flow through Q12 (from the negative supply) to the load is increased and current flow through Q8 (from the positive supply) decreases correspondingly. When the gate terminals of Q8 and Q12 are driven increasingly negative with respect to ground, current flow through Q8 is increased and current flow through Q12 is decreased accordingly.

Single-supply operation: Initially, let it be assumed that the value of R_L is very high (or disconnected), and that the input-terminal bias (Terms. 2 and 3) is such that the output terminal (No. 6) voltage is at V+/2, i.e., the voltage-drops across Q8 and Q12 are of equal magnitude. Fig. 7 shows typical quiescent supply-current vs. supply-voltage for the CA5130 operated under these conditions. Since the output stage is operating as a Class A amplifier, the supply-current will remain constant under dynamic operating conditions as long as the transistors are operated in the linear portion of their voltage-transfer characteristics (see Fig. 6). If either Q8 or Q12 are swung out of their linear regions toward cut-off (a non-linear region), there will be a corresponding reduction in supply-current. In the extreme case, e.g., with Term. 8 swung down to ground potential (or tied to ground), NMOS transistor Q12 is completely cut off and the supplycurrent to series-connected transistors Q8, Q12 goes essentially to zero. The two preceeding stages in the CA5130, however, continue to draw modest supply-current (see the lower curve in Fig. 7) even though the output stage is strobed off. Fig. 14a shows a dual-supply arrangement for the output stage that can also be strobed off, assuming RL = ∞, by pulling the potential of Term, 8 down to that of Term.

Let it now be assumed that a load-resistance of nominal value (e.g., 2 kilohms) is connected between Term. 6 and ground in the circuit of Fig. 18b. Let it further be assumed again that the input-terminal bias (Terms. 2 and 3) is such that the output terminal (No. 6) voltage is a V⁺/2. Since PMOS transistor Q8 must now supply quiescent current to




Fig. 17 - Typical incremental offset-voltage shift vs. operating life.




Fig. 18 - CA5130 output stage in dual and single power-supply operation.

both R_L and transistor Q12, it should be apparent that under these conditions the supply-current must increase as an inverse function of the R_L magnitude. Fig. 9 shows the voltage-drop across PMOS transistor Q8 as a function of load current at several supply-voltages. Fig. 6 shows the voltage-transfer characteristics of the output stage for several values of load resistance.

Wideband Noise

From the standpoint of low-noise performance considerations, the use of the CA5130 is most advantageous in applications where in the source resistance of the input signal is in the order of 1 megohm or more. In this case, the total input-referred noise voltage is typically only 23 µV when the test-circuit amplifier of Fig. 19 is operated at a total supply voltage of 15 volts. This value of total inputreferred noise remains essentially constant, even though the value of source resistance is raised by an order of magnitude. This characteristic is due to the fact that reactance of the input capacitance becomes a significant factor in shunting the source resistance. It should be noted, however, that for values of source resistance very much greater than 1 megohm, the total noise voltage generated can be dominated by the thermal noise contributions of both the feedback and source resistors.

TYPICAL APPLICATIONS

Voltage Followers

Operational amplifiers with very high input resistances, like the CA5130, are particularly suited to service as voltage followers. Fig. 20 shows the circuit of a classical voltage follower, together with pertinent waveforms using the CA5130 in a split-supply configuration.

A voltage follower, operated from a single supply, is shown in Fig. 21, together with related waveforms. This follower circuit is linear over a wide dynamic range, as illustrated by the reproduction of the output waveform in Fig. 21a with input-signal ramping. The waveforms in Fig. 21b show that the follower does not lose its input-to-output phase-sense, even though the input is being swung 7.5 volts below ground potential. This unique characteristic is an important attribute in both operational amplifier and comparator

applications. Fig. 21b also shows the manner in which the CMOS output stage permits the output signal to swing down to the negative supply-rail potential (i.e., ground in the case shown). The digital-to-analog converter (DAC) circuit, described in the following section, illustrates the practical use of the CA5130 in a single-supply voltage-follower application.

9-Bit CMOS DAC

A typical circuit of a 9-bit Digital-to-Analog Converter (DAC)* is shown in Fig. 22. This system combines the concepts of multiple-switch CMOS IC's a low-cost ladder network of discrete metal-oxide-film resistors, a CA5130 op amp connected as a follower, and an inexpensive monolithic regulator in a simple single power-supply arrangement. An additional feature of the DAC is that it is readily interfaced with CMOS input logic, e.g., 10-volt logic levels are used in the circuit of Fig. 22.

The circuit uses an R/2R voltage-ladder network, with the output potential obtained directly by terminating the ladder arms at either the positive or the negative power-supply terminal. Each CD4007A contains three "inverters", each "inverter" functioning as a single-pole double-throw switch to terminate an arm of the R/2R network at either the positive or negative power-supply terminal. The resistor ladder is an assembly of one percent tolerance metal-oxide film resistors. The five arms requiring the highest accuracy are assembled with series and parallel combinations of 806,000-ohm resistors from the same manufacturing lot.

A single 15-volt supply provides a positive bus for the CA5130 follower amplifier and feeds the CA3085 voltage regulator. A "scale-adjust" function is provided by the regulator output control, set to a nominal 10-volt level in this system. The line-voltage regulation (approximately 0.2%) permits a 9-bit accuracy to be maintained with variations of several volts in the supply. The flexibility afforded by the CMOS building blocks simplifies the design of DAC systems tailored to particular needs.

^{*&}quot;Digital-to-Analog Conversion Using the Harris CD4007A CMOS IC", Application Note ICAN-6080.





Fig. 19 - CA5130 test-circuit amplifier (30 -dB gain) used for wideband noise measurements.



Top Trace: Output Bottom Trace: Input

(a) Small-signal response (50 mV/div. and 200 ns/div.)

Top Trace: Output signal (2 V/div. and 5 μ s/div.) Center Trace: Difference signal (5 mV/div. and 5 μ s/div.) Bottom Trace: Input signal (2 V/div. and 5 μ s/div.)

(b) Input-output difference signal showing settling time (Measurement made with Tektronix 7A13 differential amplifier)

Fig. 20 - CA5130 split-supply voltage follower with associated waveforms.

Single-Supply, Absolute-Value, Ideal Full-Wave Rectifier

The absolute-value circuit using the CA5130 is shown in Fig. 23. During positive excursions, the input signal is fed through the feedback network directly to the output. Simultaneously, the positive excursion of the input signal also drives the output terminal (No. 6) of the inverting amplifier in a negative-going excursion such that the 1N914 diode effectively disconnects the amplifier from the signal path. During a negative-going excursion of the input signal, the CA5130 functions as a normal inverting amplifier with a gain equal to -R2/R1. When the equality of the two equations shown in Fig. 23 is satisfied, the full-wave output is symmetrical.

Peak Detectors


Peak-detector circuits are easily implemented with the CA5130, as illustrated in Fig. 24 for both the peak-positive and the peak-negative circuit. It should be noted that with large-signal inputs, the bandwidth of the peak-negative circuit is much less than that of the peak-positive circuit. The second stage of the CA5130 limits the bandwidth in this case. Negative-going output-signal excursion requires a positive-going signal excursion at the collector of transistor Q11, which is loaded by the intrinsic capacitance of the

associated circuitry in this mode. On the other hand, during a negative-going signal excursion at the collector of Q11, the transistor functions in active "pull-down" mode so that the intrinsic capacitance can be discharge more expeditiously.

Error-Amplifier in Regulated-Power Supplies

The CA5130 is an ideal choice for error-amplifier service in regulated power supplies since it can function as an error-amplifier when the regulated output voltage is required to approach zero. Fig. 25 shows the schematic diagram of a 40-mA power supply capable of providing regulated output voltage by continuous adjustment over the range from 0 to 13 volts. Q3 and Q4 in IC2 (a CA3086 transistor-array IC) function as zerners to provide supply-voltage for the CA5130 comparator (IC1). Q1, Q2, and Q5 in IC2 are configured as a low impedance, temperature-compensated source of adjustable reference voltage for the error amplifier.

Transistors Q1, Q2, Q3, and Q4 in IC3 (another CA3086 transistor-array IC) are connected in parallel as the seriespass element. Transistor Q5 in IC3 functions as a current-limiting device by diverting base drive from the series-pass transistors, in accordance with the adjustment of resistor R2.



(a) Output-waveform with input-signal ramping (2 V/div. and 500 μs/div.)

Top Trace: Output (5 V/div. and 200 μ s/div.) Bottom Trace: Input (5 V/div. and 200 μ s/div.)

(b) Output-waveform with ground-reference sine-wave input

Fig. 21 - Single-supply voltage-follower with associated waveforms.

(e.g., for use in single-supply D/A converter; see Fig. 9 in ICAN-6080).

Fig. 26 contains the schematic diagram of a regulated power-supply capable of providing regulated output voltage by continuous adjustment over the range from 0.1 to 50 volts and currents up to 1 ampere. The error amplifier (IC1) and circuitry associated with IC2 function as previously described, although the output of IC1 is boosted by a discrete transistor (Q4) to provide adequate base drive for the Darlington-connected series-pass transistors Q1, Q2. Transistor Q3 functions in the previously described current-limiting circuit.

Multivibrators

The exceptionally high input resistance presented by the CA5130 is an attractive feature for multivibrator circuit design because it permits the use of timing circuits with high R/C ratios. The circuit diagram of a pulse generator (astable multivibrator), with provisions for independent control of the "on"and "off" periods, is shown in Fig. 27, Resistors R1 and R2 are used to bias the CA5130 to the mid-point of the supply-voltage and R3 is the feedback resistor. The pulse repetition rate is selected by positioning S1 to the desired position and the rate remains essentially constant when the resistors which determine "on-period" and "off-period" are adjusted.

Function Generator

Fig. 24 contains a schematic diagram of a function generator using the CA5130 in the integrator and threshold detector


functions. This circuit generates a triangular or squarewave output that can be swept over a 1,000,000:1 range (0.1 Hz to 100 kHz) by means of a single control, R1. A voltagecontrol input is also available for remote sweep-control.


The heart of the frequency-determining system is an operational-transconductance-amplifier (OTA)*, IC1, operated as a voltage-controlled current-source. The output, Ic, is a current applied directly to the integrating capacitor, C1, in the feedback loop of the integrator IC2, using a CA5130, to provide the triangular-wave output. Potentiometer R2 is used to adjust the circuit for slope symmetry of positive-going and negative-going signal excursions.

Another CA5130, IC3, is used as a controlled switch to set the excursion limits of the triangular output from the integrator circuit. Capacitor C2 is a "peaking adjustment" to optimize the high-frequency square-wave performance of the circuit.

Potentiometer R3 is adjustable to perfect the "amplitude symmetry" of the square-wave output signals. Output from the threshold detector is fed back via resistor R4 to the input of IC1 so as to toggle the current source from plus to minus in generating the linear triangular wave.

^{*}See File No. 475 and ICAN-6668.





ALL RESISTANCES IN OHMS

Fig. 22 - 9-bit DAC using CMOS digital switches and CA5130.




Fig. 23 - CA5130 single-supply, absolute-value, ideal full-wave rectifier with associated waveforms.




Fig. 24 - CA5130 peak-detector circuits.






Fig. 25 - CA5130 voltage regulator circuit (0 to 13 V at 40 mA).



HUM AND NOISE OUTPUT: < 250 μ V RMS UP TO 100 kHz

1 µF

4 ms TO 1s



periods.





Fig. 28 - Function generator (frequency can be varied 1,000,000/1 with a single control).

Operation with Output-Stage Power-Booster

The current-sourcing and-sinking capability of the CA5130 output stage is easily supplemented to provide powerboost capability. In the circuit of Fig. 29, three CMOS transistor-pairs in a single CA3600E* IC array are shown parallel connected with the output stage in the CA5130. In the Class A mode of CA3600E shown, a typical device consumes 20 mA of supply current at 15-V operation. This arrangement boosts the current-handling capability of the CA5130 output stage by about 2.5X.

The amplifier circuit in Fig. 29 employs feedback to establish a closed-loop gain of 48 dB. The typical large-signal bandwidth (-3 dB) is 50 kHz.



3-210

booster in the output stage of the CA5130.



CA5160A CA5160

BiMOS Microprocessor Operational Amplifiers With MOSFET Input/CMOS Output

August 1991

Features

- MOSFET Input Stage
 - ► Very High Z_11.5 $T\Omega$ (1.5 x 10¹² Ω) Typ.
 - ► Very Low Ig5pA Typ. at 15V Operation 2pA Typ. at 5V Operation
- Common-Mode Input Voltage Range Includes Negative Supply Rail; Input Terminals Can Be Swung 0.5V Below Negative Supply Rail
- . CMOS Output Stage Permits Signal Swing to Either (or Both) Supply Rails
- CA5160A, CA5160 Have Full Military Temperature Range Guaranteed Specifications for V+ = 5V
- · CA5160A, CA5160 Are Guaranteed to Operate Down to 4.5V for AOL
- CA5160A, CA5160 Are Guaranteed Up To +7.5

Applications

- Ground Referenced Single Supply Amplifiers
- Fast Sample-Hold Amplifiers
- Long Duration Timers/Monostables
- . Ideal Interface With Digital CMOS
- . High Input Impedance Wideband Amplifiers
- · Voltage Followers (e.g. Follower for Single Supply D/A Converter)
- Wien-Bridge Oscillators
- Voltage Controlled Oscillators
- Photo Diode Sensor Amplifiers

INPUT

- 5V Logic Systems
- Microprocessor Interface

Description

CA5160A and CA5160 are integrated circuit operational amplifiers that combine the advantage of both CMOS and bipolar transistors on a monolithic chip. The CA5160 series circuits are frequency compensated versions of the popular CA5130 series. They are designed and guaranteed to operate in microprocessor or logic systems that use +5V supplies.

Gate-protected p-channel MOSFET (PMOS) transistors are used in the input circuit to provide very high input impedance, very low input current, and exceptional speed performance. The use of PMOS field effect transistors in the input stage results in common-mode input voltage capability down to 0.5V below the negative supply terminal, an important attribute in single supply applications.

A complementary symmetry MOS (CMOS) transistor pair. capable of swinging the output voltage to within 10mV of either supply voltage terminal (at very high values of load impedance), is employed as the output circuit.


The CA5160 Series circuits operate at supply voltages ranging from 5V to 16V, or ±2.5V to ±8V when using split supplies, and have terminals for adjustment of offset voltage for applications requiring offset-null capability. Terminal provisions are also made to permit strobing of the output stage.

The CA5160 Series is supplied in standard 8-lead TO-5 style packages (T suffix), 8-lead dual-in-line formed lead TO-5 style "DIL-CAN" packages (S suffix), and 8-lead dual-in-line plastic package (Mini-DIP E suffix). The CA5160 is available in chip form (H suffix). They have quaranteed specifications for 5V operation over the full military temperature range of -55°C to +125°C.

Pinouts

SUPPLEMENTARY COMPENSATION TAB STROBE OFFSET NULL INV. (2 OUTPUT NON - INV. (3) OFFSET

S AND T SUFFIXES TOP VIEW



CA5160 Series devices have an on-chip frequency-compensation network. Supplementary phase-compensation or frequency roll-off (if desired) can be connected externally between terminals 1 and 8.

FIGURE 1.

NULL

AND CASE

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE
(Between V ⁺ and V ⁻ Terminals)
DIFFERENTIAL-MODE
INPUT VOLTAGE ±8 V
COMMON-MODE DC
INPUT VOLTAGE (V ⁺ +8 V) to (V ⁻ -0.5 V)
INPUT-TERMINAL CURRENT 1 mA
DEVICE DISSIPATION:
WITHOUT HEAT SINK -
UP TO 55°C 630 mW
ABOVE 55°C Derate linearly 6.67 mW/°C
WITH HEAT SINK -
UP TO 90°C 1 W
ABOVE 90°C Derate linearly 16.7 mW/°C

TEMPERATURE RANGE:
OPERATING (All Types)55 to +125°C
STORAGE (All Types)65 to +150°C
OUTPUT SHORT-CIRCUIT
DURATION* INDEFINITE
LEAD TEMPERATURE
(DURING SOLDERING):
AT DISTANCE 1/16 \pm 1/32 INCH
(1.59 \pm 0.79 MM) FROM CASE
FOR 10 SECONDS MAX +265°C

*Short circuit may be applied to ground or to either supply.




Fig. 2 — Schematic diagram of the CA5160 Series.

	LIMITS								
CHARACTERISTIC		CA5160A			CA5160			UNITS	
		Min.	Тур.	Max.	Min.	Тур.	Max.		
Input Offset Voltage	Vio		4.5				40		
$V_0 = 2.5 \text{ V}$	1	_	1.5	4	_	2	10	mV	
Input Offset Current	I _{IO}			_					
V _o = 2.5 V	ļ	-	0.1	5	_	0.1	10		
Input Current	J _t		_					pΑ	
V _o = 2.5 V	l	_	2	10	_	2	15		
Common-Mode Rejection Ratio)								
$V_{CM} = 0 \text{ to } 1 \text{ V}$	C _{MRR}	75	87		70	80		dB	
V _{CM} = 0 to 2.5 V	C _{MRR}	60	69		60	69			
Input Common-Mode Voltage F	Range V _{ICR} +	2.5	2.8	3 _ 2.5 2.8 _ v	٠,,				
	V _{ICR}		-0.5	0		-0.5	0	V	
Power-Supply Rejection Ratio $\Delta V^+ = 1 V; \Delta V^- = 1 V$	Psrr	60	75	_	55	67	_	- dB	
Large-Signal Voltage Gain*	A _{OL}								
$V_0 = 0.1 \text{ to } 4.1 \text{ V}$	R _L = ∞	100	117		95	117			
V _o = 0.1 to 3.6 V	R _L = 10k	90	102		85	102			
Source Current Vo = 0 V	Isource	1.0	3.1	4.0	1.0	2.2	4.0	- mA	
Sink Current V ₀ = 5 V	I _{SINK}	1.0	1.6	4.0	1.0	3.4	4.0		
Output Voltage R _L = ∞	V _{оит} V _{ом} +	4.99	5		4.99	5	_		
	V _{om} -		0	0.01		0	0.01		
R _L = 10k	V _{om} ⁺	4.4	4.7		4.4	4.7		,,	
	V _{om} -		0	0.01	_	0	0.01] v	
R _⊾ = 2k	V _{OM} ⁺	2.5	3.3		2.5	3.3			
nt - sv	V _{om} -		0	0.01	-	0	0.01		
Supply Current Vo = 0 V	I _{SUPPLY}	_	50	100	_	50	100		
V _o = 2.5 V	ISUPPLY	_	320	400	_	320	400	μΑ	

^{*}For V* = 4.5 V and V* = GND; V_{OUT} = 0.5 V to 3.2 V at R_L = 10k

ELECTRICAL CHARACTERISTICS at $T_A = -55^{\circ}$ C to $+125^{\circ}$ C, $V^{+} = 5$ V, $V^{-} = 0$ V

				LIM	IITS			
CHARACTERISTIC			CA5160A			CA5160		UNITS
		Min.	Тур.	Max.	Min.	Тур.	Max.	
Input Offset Voltage	Vio		2	10		3	15	mV
$V_0 = 2.5 \text{ V}$		_	2	10	_	3	15	11110
Input Offset Current	l _{io}		0.1	_		0.1	10	
V _o = 2.5 V		_	0.1	5	_	0.1	10	
Input Current) ₁		0	10		0	15	nA
V _o = 2.5 V			2	10	_	2	15	
Common-Mode Rejection Ratio								
V _{CM} = 0 to 1 V	C _{MRR}	60	80		60	80		dB
V _{CM} = 0 to 2.5 V	C _{MRR}	55	80		50	75		
Input Common-Mode Voltage	Range V _{ice} +	2.5	2.8	_	2.5	2.8	_	v
	V _{ICR}		-0.5	0		-0.5	0	1 '
Power-Supply Rejection Ratio	Psar							
$\Delta^+ = V^+ = 2 V$		45	65	_	40	60	_	
Large-Signal Voltage Gain*	A _{OL}							dB
$V_0 = 0.1 \text{ to } 4.1 \text{ V}$	R _L = ∞	94	110		90	110		
V _o = 0.1 to 3.6 V	R _L = 10k	80	100		75	100		
Source Current		0.6	2.2	5.0	0.0		5.0	
$V_0 = 0 V$	ISOURCE	0.6	2.2	5.0	0.6	_	5.0	
Sink Current				5.0				mA .
$V_0 = 5 V$	Isink	0.6	1.15	5.0	0.6	_	5.0	
Output Voltage	V _{OUT}							
R _L = ∞	Vom	4.99	5		4.99	5		1
	V _{om}		0	0.01		0	0.01	-
R _L = 10k	Vom [†]	4.0	4.3		4.0	4.3		
	V _{ом} -		0	0.01		0	0.01	V
D 01	V _{OM} ⁺	2.0	2.5		2.0	2.5		
R _L = 2k	V _{om} -		0	0.01	_	0	0.01	
Supply Current	ISUPPLY							
$V_0 = 0 V$			170	220		170	220	μΑ
V _o = 2.5 V	ISUPPLY	_	410	500	_	410	500	,

^{*}For V $^{+}$ = 4.5 V and V $^{-}$ = GND; V_{OUT} = 0.5 V to 3.2 V at R_{L} = 10k

ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}C$, $V^+ = 15V$, $V^- = 0$ V (Unless Otherwise Specified)

				LIN	IITS				
CHARACTERISTIC			CA5160A			CA5160		UNITS	
		Min.	Тур.	Max.	Min.	Тур.	Max.		
Input Offset Voltage $V^{\pm} = \pm 7.5 \text{ V}$	Viol	_	2	5	_	6	15	mV	
Input Offset Current V [±] = ±7.5 V	اانا	_	0.5	20	_	0.5	30	pA	
Input Current V [±] = ±7.5 V	l ₁	_	5	30	_	5	50	pA	
Large-Signal Voltage Gain	A _{OL}	50k	320k	_	50k	320k	_	V/V	
$V_0 = 10 \ V_{p-p}, \ R_L = 2 \ k\Omega$		94	110	_	94	110	_	dB	
Common-Mode Rejection Ratio	Смяя	80	95	_	70	90	_	dB	
Common-Mode Input Voltage Range	Vice	10	-0.5 to 12	0	10	-0.5 to 12	0	V	
Power-Supply Rejection Ratio, $\Delta V_{10}/\Delta V^{\pm}$ $V^{\pm} = \pm 7.5 \text{ V}$	P _{SRR}	_	32	150	_	32	320	μV/V	
Maximum Output Voltage									
R_L = 2 k Ω	V _{OM} ⁺	12	13.3 0.002	— 0.01	12 —	13.3 0.002	0.01		
	V _{om} ⁺	14.99	15	_	14.99	15	_	\ \	
R _L = ∞	V _{om} -		0	0.01	_	0	0.1	1	
Maximum Output Current									
I_{OM}^+ (Source) @ $V_O = 0 \text{ V}$	l _{oм} ⁺	12	22	45	12	22	45	mA	
I _{OM} (Sink) @	l _{om} -							"	
V _o = 15 V		12	20	45	12	20	45		
Supply Current	I ⁺								
V _o = 7.5 V	R _L = ∞		10	15		10	15	mA	
V _O = 0 V	l ⁺ R _L = ∞		2	3	_	2	3	mA	
Input Offset Voltage Temp. Drift, ΔV _{IO} /ΔΤ		_	6	_	_	8	_	μV/°C	

TYPICAL VALUES INTENDED ONLY FOR DESIGN GUIDANCE

			ST		
CHARACTERISTIC		V ⁻ = T _A = (Unles	+7.5 V -7.5 V 25° C s Other- pecified)	CA5160/ CA5160A	UNITS
Input Offset Voltage Adjustment Range		10 kΩ : Terms or 4 an	4 and 5	±22	mV
Input Resistance	Rı			1.5	ΤΩ
Input Capacitance	Cı	f = 1	MHz	4.3	pF
Equivalent Input Noise Voltage	еn	BW = 0.2 MHz	$R_s = 1 M\Omega$ $R_s = 10 M\Omega$	40 50	μV
Equivalent Input Noise Voltage	en	R _s = 100 Ω	1 kHz 10 kHz	72 30	nV√Hz
Unity Gain Crossover Frequency	f _T			4	MHz
Slew Rate	SR:			10	V/μs
Transient Response: Rise Time	tr		25 pF	0.09	μs
Overshoot		$R_L = 2 k\Omega$ (Voltage		10	%
Setting Time (4 V _{P-P} Input to <0.1%)		,	ower)	1.8	μs

CIRCUIT DESCRIPTION

Fig. 3 is a block diagram of the CA5160 series CMOS Operational Amplifiers. The input terminals may be operated down to 0.5 V below the negative supply rail, and the output can be swung very close to either supply rail in many applications. Consequently, the CA5160 series circuits are ideal for single-supply operation. Three class A amplifier stages, having the individual gain capability and current consumption shown in Fig. 3, provide the total gain of the CA5160. A biasing circuit provides two potentials for common use in the first and second stages. Terminals 8 and 1 can be used to supplement the internal phase compensation network if additional phase compensation or frequency roll-off is desired. Terminals 8 and 4 can also be used to strobe the output stage into a low quiescent current state. When Terminal 8 is tied to the negative supply rail (Terminal 4) by mechanical or electrical means, the output potential at Terminal 6 essentially rises to the positive supply-rail potential at Terminal 7. This condition of essentially zero current drain in the output stage under the strobed "OFF" condition can only be achieved when the ohmic load resistance presented to the amplifier is very high (e.g., when the amplifier output is used to drive CMOS digital circuits in comparator applications).

Input Stages — The circuit of the CA5160 is shown in Fig. 2. It consists of a differential-input stage using PMOS field-effect transistors (Q6, Q7) working into a mirror-pair of bipolar transistors (Q9, Q10) functioning as load resistors together with resistors R3 through R6. The mirror-pair transistors also function as a differential-to-single-ended converter to provide base drive to the second-stage bipolar transistor (Q11). Offset nulling, when desired, can be effected by connecting a 100,000-ohm potentiometer across Terminals 1 and 5 and the potentiometer slider arm to Terminal 4.

9205 - 28573

CA5160A, CA5160

Cascode-connected PMOS transistors Q2, Q4, are the constant-current source for the input stage. The biasing curcuit for the constant-current source is subsequently described. The small diodes D5 through D7 provide gate-oxide protection against high-voltage transients, e.g., including static electricity during handling for Q6 and Q7.

Second-State — Most of the voltage gain in the CA5160 is provided by the second amplifier stage, consisting of bipolar transistor Q11 and its cascode-connected load resistance provided by PMOS transistors Q3 and Q5. The source of bias potentials for these PMOS tranistors is described later. Miller Effect compensation (roll off) is accomplished by means of the 30-pf capacitor and 2-kΩ resistor connected between the base and collector of transistor Q11. These internal components provide sufficient compensation for unity gain operation in most applications. However, additional compensation, if desired, may be used between Terminals 1 and 8.

Bias-Source Circuit — At total supply voltages, somewhat above 8.3 volts, resistor R2 and zener diode Z1 serve to establish a voltage of 8.3 volts across the series-connected circuit, consisting of resistor R1, diodes D1 through D4, and PMOS transistor Q1. A tap at the junction of resistor R1 and diode D4 provides a gate-bias potential of about 4.5 volts for PMOS transistors Q4 and Q5 with respect to Terminal 7. A potential of about 2.2 volts is developed across diodeconnected PMOS transistor Q1 with respect to Terminal 7 to provide gate bias for PMOS transistors Q2 and Q3. It should be noted that Q1 is "mirror-connected" to both Q2 and Q3. Since transistors Q1, Q2, Q3 are designed to be identical, the approximately 200-microampere current in Q1 establishes a similar current in Q2 and Q3 as constant-current sources for both the first and second amplifier stages, respectively.

At total supply voltages somewhat less than 8.3 volts, zener diode Z1 becomes non-conductive and the potential, developed across series-connected R1, D1-D4, and Q1, varies directly with variations in supply voltage. Consequently, the gate bias for Q4, Q5 and Q2, Q3 varies in accordance with supply-voltage variations. This variation results in deterioration of the power-supply-rejection ration (PSRR) at total supply voltages below 8.3 volts. Operation at total supply





Fig. 4 — Open-loop voltage gain and phase shift vs. frequency.

voltages below about 4.5 volts results in seriously degraded performance

Output Stage — The output stage consists of a drain-loaded inverting amplifier using CMOS transistors operating in the Class A mode. When operating into very high resistance loads, the output can be swung within millivolts of either supply rail. Because the output stage is a drain-loaded amplifier, its gain is dependent upon the load impedance. The transfer characteristics of the output stage for a load returned to the negative supply rail are shown in Fig. 6. Typical op-amp loads are readily driven by the output stage. Because large-signal excursions are non-linear, requiring feedback for good waveform reproduction, transient delays may be encountered. As a voltage follower, the amplifier can achieve 0.01 per cent accuracy levels, including the negative supply rail.



- TOTAL SUPPLY VOLTAGE (FOR INDICATED VOLTAGE GAINS) = 15 V WITH INPUT TERMINALS BIASED SO THAT TERM 6 POTENTIAL IS +75 V ABOVE TERM 4
- *WITH OUTPUT TERMINAL DRIVEN TO EITHER SUPPLY RAIL

Fig. 3 — Block diagram of the CA5160 Series.




Fig. 5 — Open-loop gain vs. temperature.




Fig. 6 — Voltage transfer characteristics of CMOS output stage.




Fig. 8 — Quiescent supply current vs. supply voltage at several temperatures.




Fig. 10 — Output voltage swing vs. load resistance.




Fig. 12 — Output current vs. temperature.




Fig. 7 — Quiescent supply current vs. supply voltage.




Fig. 9 — Supply current vs. output voltage.




Fig. 11 — Output swing vs. load resistance.




Fig. 13 — Voltage across PMOS output transistor (Q8) vs. load current.




Fig. 14 — Voltage across NMOS output transistor (Q12) vs. load current.

Offset Nulling

Offset-voltage nulling is usually accomplished with a 100,000ohm potentiometer connected across Terminals 1 and 5 and with the potentiometer slider arm connected to Terminal 4. A fine offset-null adjustment usually can be affected with the slider arm positioned in the mid-point of the potentiometer's total range.

Input Current Variation with Common-Mode Input Voltage

As shown in the Table of Electrical Characteristics, the input current for the CA5160 Series Op-Amps is typically 5 pA at T_A = 25°C when Terminals 2 and 3 are at a common-mode potential of +7.5 volts with respect to negative supply Terminal 4. Fig. 16 contains data showing the variation of input




Fig. 16 — CA5160 input current vs. common-mode voltage.

current as a function of common-mode input voltage at T_A = 25° C. These data show that circuit designers can advantage-ously exploit these characteristics to design circuits which typically require an input current of less than 1 pA, provided the common-mode input voltage does not exceed 2 volts. As previously noted, the input current is essentially the result of the leakage current through the gate-protection diodes in the input curcuit and, therefore, a function of the applied voltage. Although the finite resistance of the glass terminal-to-case insulator of the TO-5 package also contributes an increment of leakage current, there are useful compensating factors. Because the gate-protection network functions as if it is connected to Terminal 4 potential, and the TO-5 case of the CA5160 is also internally tied to Terminal 4, input terminal 3 is essentially "guarded" from spurious leakage currents.

Input-Current Variation with Temperature

The input current of the CA5160 Series circuits is typically 5




Fig. 15 — Equivalent noise voltage vs. frequency.

pA at 25°C. The major portion of this input current is due to leakage current through the gate-protective diodes in the input circuit. As with any semiconductor-junction device, including op amps with a junction-FET input stage, the leakage current approximately doubles for every 10°C increase in temperature. Fig. 17 provides data on the typical variation of input bias current as a function of temperature in the CA5160.




Fig. 17 — Input current vs. ambient temperature.

In applications requiring the lowest practical input current and incremental increases in current because of "warm-up" effects, it is suggested that an appropriate heat sink be used with the CA5160. In addition, when "sinking" or "sourcing" significant output current the chip temperature increases, causing an increase in the input current. In such cases, heat-sinking can also very markedly reduce and stabilize input current variations.

Input-Offset-Voltage (V₁₀) Variation with DC Bias vs. Device Operating Life

It is well known that the characteristics of a MOS/FET device can change slightly when a dc gate-source bias potential is applied to the device for extended time periods. The magnitude of the change is increased at high temperatures. Users of the CA5160 should be alert to the possible impacts of this effect if the application of the device involves extended operation at high temperatures with a significant differential dc bias voltage applied across Terminals 2 and 3. Fig. 18 shows typical data pertinent to shifts in offset voltage encountered with CA5160 devices in TO-5 packages during life testing. At lower temperatures (TO-5 and plastic) for example at 85°C, this change in voltage is considerably less. In typical linear applications where the differential voltage is small and symmetrical, these incremental changes are of about the same magnitude as those encountered in an oper-





Fig. 18 — Typical incremental offset-voltage shift vs. operating life.

ational amplifier employing a bipolar transistor input stage. The two-volt dc differential voltage example represents conditions when the amplifier output state is "toggled", e.g., as in comparator applications.

Power-Supply Considerations

Because the CA5160, is very useful in single-supply applications, it is pertinent to review some considerations relating to power-supply current consumption under both single-and dual-supply service. Figs. 19 (a) and 19 (b) show the CA5160 connected for both dual-and-single-supply operation.






Fig. 19 — CA5160 output stage in dual and single power-supply operation

Dual-supply operation: When the output voltage at Terminal 6 is zero-volts, the currents supplied by the two power supplies are equal. When the gate terminals of Q8 and Q12 are driven increasingly positive with respect to ground, current flow through Q12 (from the negative supply) to the load is increased and current flow through Q8 (from the positive

supply) decreases correspondingly. When the gate terminals of Q8 and Q12 are driven increasingly negative with respect to ground, current flow through Q8 is increased and current flow through Q12 is decreased accordingly.

Single-supply operation: Initially, let it be assumed that the value of R_L is very high (or disconnected), and that the inputterminal bias (Terminals 2 and 3) is such that the output terminal (No. 6) voltage is at V⁺/2, i.e., the voltage-drops across Q8 and Q12 are of equal magnitude. Fig. 7 shows typical quiescent supply-current vs. supply-voltage for the CA5160 operated under these conditions. Since the output stage is operating as a Class A amplifier, the supply-current will remain constant under dynamic operating conditions as long as the transistors are operated in the linear portion of their voltage-transfer characteristics (see Fig. 6). If either Q8 or Q12 are swung out of their linear regions toward cutoff (a non-linear region), there will be a corresponding reduction in supply-current. In the extreme case, e.g., with Terminal 8 swung down to ground potential (or tied to ground), NMOS transistor Q12 is completely cut off and the supply-current to series-connected transistors Q8, Q12 goes essentially to zero. The two preceding stages in the CA5160, however. continue to draw modest supply-current (see the lower curve in Fig. 7) even though the output stage is strobed off. Fig. 15(a) shows a dual-supply arrangement for the output stage that can also be strobed off, assuming $R_L = \infty$, by pulling the potential of Terminal 8 down to that of Terminal 4.

Let it now be assumed that a load-resistance of nominal value (e.g., 2 kilohms) is connected between Terminal 6 and ground in the circuit of Fig. 19(b). Let it further be assumed again that the input-terminal bias (Terminals 2 and 3) is such that the output terminal (No. 6) voltage is V $^{\dagger}/2$. Since PMOS transistor Q8 must now supply quiescent current to both R_L and transistor Q12, it should be apparent that under these conditions the supply-current must increase as an inverse function of the R_L magnitude. Fig. 9 shows the voltage-drop across PMOS transistor Q8 as a function of load current at several supply voltages. Fig. 6 shows the voltage-transfer characteristics of the output state for several values of load resistance.

Wideband Noise

From the standpoint of low-noise performance considerations, the use of the CA5160 is most advantageous in applications where in the source resistance of the input signal is in the order of 1 megohm or more. In this case, the total input-referred noise voltage is typically only 40 μV when the test-circuit amplifier of Fig. 20 is operated at a total supply




Fig. 20 — CA5160 Test-circuit amplifier (30-dB gain) used for wideband noise measurements.

voltage of 15 volts. This value of total input-referred noise remains essentially constant, even though the value of source resistance is raised by an order of magnitude. This characteristic is due to the fact that reactance of the input capacitance becomes a significant factor in shunting the source resistance. It should be noted, however, that for values of source resistance very much greater than 1 megohm, the total noise voltage generated can be dominated by the thermal noise contributions of both the feedback and source resistors.

TYPICAL APPLICATIONS

Voltage Followers


Operational amplifiers with very high input resistances, like the CA5160, are particularly suited to service as voltage followers. Fig. 21 shows the circuit of a classical voltage follower, together with pertinent waveforms using the CA5160 in a split-supply configuration.

A voltage follower, operated from a single-supply, is shown in Fig. 22 together with related waveforms. This follower circuit is linear over a wide dynamic range, as illustrated by the reproduction of the output waveform in Fig. 22b with inputsignal ramping. The waveforms in Fig. 22c show that the follower does not lose its input-to-output phase-sense, even though the input is being swung 7.5 volts below ground potential. This unique characteristic is an important attribute in both operational amplifier and comparator applications. Fig. 22c also shows the manner in which the CMOS output stage permits the output signal to swing down to the negative supply-rail potential (i.e., ground in the case shown). The digital-to-analog converter (DAC) circuit, described in the following section, illustrates the practical use of the CA5160 in a single-supply voltage-follower application.


9-Bit CMOS DAC

A typical circuit of a 9-bit Digital-to-Analog Converter (DAC)* is shown in Fig. 23. This system combines the concepts of multiple-switch CMOS IC's, a low-cost ladder network of discrete metal-oxide-film resistors, a CA5160 op amp connected as a follower, and an inexpensive monolithic regulator in a simple single power-supply arrangement. An additional feature of the DAC is that it is readily interfaced with CMOS input logic, e.g., 10-volt logic levels are used in the circuit of Fig. 23.

*"Digital-to-Analog Conversion Using the Harris CD4007A CMOS IC", Application Note ICAN-6080.



Bottom Trace: Input



(c) Input-Output Difference Signal Showing Setting Time Top Trace: Output Signal

Center Trace: Difference Signal 5 mV/div Bottom Trace: Input Signal




Fig. 21 — Split-supply voltage follower with associated waveforms for CA5160.





Fig. 22 — CA5160 Single-supply voltage-follower with associated waveforms. (e.g., for use in single-supply D/A converter; see Fig. 9 in ICAN-6080.)



92CS-28581R1 (c) Output-Waveform with Ground-Reference Sine-Wave Input Top Trace: Output Bottom Trace: Input




Fig. 23 — 9-bit DAC using CMOS digital switches and CA5160.

The circuit uses an R/2R voltage-ladder network, with the output-potential obtained directly by terminating the ladder arms at either the positive or the negative power-supply terminal. Each CD4007A contains three "inverters", each "inverter" functioning as a single-pole double-throw switch to terminate an arm of the R/2R newtork at either the positive or negative power-supply terminal. The resistor ladder is an assembly of one per cent tolerance metal-oxide film resistors. The five arms requiring the highest accuracy are assembled with series and parallel combinations of 806,000-ohm resistors from the same manufacturing lot.

A single 15-volt supply provides a positive bus for the CA5160 follower amplifier and feeds the CA3085 voltage regulator. A "scale-adjust" function is provided by the regulator output control, set to a nominal 10-volt level in this system. The line-voltage regulation (approximately 0.2%) permits a 9-bit accuracy to be maintained with variations of several volts in the supply. The flexibility afforded by the CMOS building blocks simplifies the design of DAC systems tai-

lored to particular needs.

Error-Amplifier in Regulated Power Supplies

The CA5160 is an ideal choice for error-amplifier service in regulated power supplies since it can function as an error-amplifier when the regulated output voltage is required to approach zero.

The circuit shown in Fig. 24 uses a CA5160 as an error amplifier in a continuously adjustable 1-ampere power supply. One of the key features of this circuit is its ability to regulate down to the vicinity of zero volts with only one dc power supply input.

An RC network, connected between the base of the output drive transistor and the input voltage, prevents "turn-on overshoot", a condition typical of many operational-amplifier regulator circuits. As the amplifier becomes operational, this RC network ceases to have any influence on the regulator performance.




Fig. 24 — CA5160 Voltage regulator circuit (0.1 to 35 V at 1 A).

Precision Voltage-Controlled Oscillator

The circuit diagram of a precision voltage-controlled oscillator is shown in Fig. 25. The oscillator operates with a tracking error in the order of 0.02 percent and a temperature coefficient of 0.01%/°C. A multivibrator (A_1) generates pulses of constant amplitude (V) and width (T_2). Since the output (terminal 6) of A_1 (a CA5130) can swing within about 10 millivolts of either supply-rail, the output pulse amplitude (V) is essentially equal to V+. The average output voltage ($E_{avg} = V T_2/T_1$) is applied to the non-inverting input terminal of comparator A_2 (a CA5160) via an integrating network R_3 , C_2 . Comparator A_2 operates to establish circuit conditions such that $E_{avg} = V1$. This circuit condition is accomplished by feeding an output signal from terminal 6 of A_2 through R_4 , D_4 to the inverting terminal (terminal 2) of A_1 , thereby adjusting

the multivibrator interval, T₃.

Voltmeter With High Input Resistance

The voltmeter circuit shown in Fig. 26 illustrates an application in which a number of the CA5160 characteristics are exploited. Range-switch SW1 is ganged between input and output circuitry to permit selection of the proper output voltage for feedback to Terminal 2 via 10 K Ω current-limiting resistor. The circuit is powered by a single 8.4-volt mercury battery. With zero input signal, the circuit consumes somewhat less than 500 microamperes plus the meter current required to indicate a given voltage. Thus, at full-scale input, the total supply current rises to slightly more than 1500 microamperes.




Fig. 25 — Voltage-controlled oscillator.




Fig. 26 — CA5160A high-input-resistance DC voltmeter




Fig. 27(a) — CA5160 1,000,000/1 single-control function generator — 1 MHz to 1 Hz.

Function Generator

A function generator having a wide tuning range is shown in Fig. 27. The adjustment range, in excess of 1,000,000/1, is accomplished by a single potentiometer. Three operational amplifiers are utilized: a CA5160 as a voltage follower, a CA3080 as a high-speed comparator, and a second CA3080A

as a programmable current source. Three variable capacitors C1, C2, and C3 shape the triangular signal between 500 kHz and 1 MHz. Capacitors C4, C5 and the trimmer potentiometer in series with C5 maintain essentially constant (±10%) amplitude up to 1 MHz.





Fig. 27(b) — Two-tone output signal from the function generator. A square-wave signal modulates the external sweeping input to produce 1 Hz and 1 MHz, showing the 1,000,000/1 frequency range of the function generator.



92 CS-28588

Fig. 27(c) — Triple-trace of the function generator sweeping to 1 MHz. The bottom trace is the sweeping signal and the top trace is the actual generator output. The center trace displays the 1 MHz signal via delayed oscilloscope triggering of the upper swept output signal.

Staircase Generator

Fig. 28 shows a staircase generator circuit utilizing three CMOS operational amplifiers. Two CA5130's are used; one

as a multivibrator, the other as a hysteresis switch. The third amplifier, a CA5160, is used as a linear staircase generator.




Fig. 28(a) — Staircase generator circuit utilizing three CMOS operational amplifiers.

Picoammeter Circuit

Fig. 29 is a current-to-voltage converter configuration utilizing a CA5160 and CA3140 to provide a picoampere meter for ±3 pA full-scale meter deflection. By placing Terminals 2 and 4 of the CA5160 at ground potential, the CA5160 input is operated in the "guarded mode". Under this operating condition, even slight leakage reistance present between Terminals 3 and 2 or between Terminals 3 and 4 would result in zero voltage across this leakage resistance, thus substantially reducing the leakage current.

If the CA5160 is operated with the same voltage on input Terminals 3 and 2 as on Terminal 4, a further reduction in the input current to the less than one picoampere level can be achieved as shown in Fig. 16.

To further enhance the stability of this circuit, the CA5160 can be operated with its output (Terminal 6) near ground, thus markedly reducing the dissipation by reducing the supply current to the device.

The CA3140 stage serves as a X100 gain stage to provide the required plus and minus output swing for the meter and

feedback network. A 100-to-1 voltage divider network consisting of a 9.9-K Ω resistor in series with a 100-ohm resistor sets the voltage at the 10-KM Ω resistor (in series with Terminal 3) to ± 30 mV full-scale deflection. This 30-mV signal results from ± 3 volts appearing at the top of the voltage divider network which also drives the meter circuitry.

By utilizing a switching technique in the meter circuit and in the 9.9 $K\Omega$ and 100-ohm network similar to that used in voltmeter circuit shown in Fig. 26, a current range of 3 pA to 1 nA full scale can be handled with the single 10-KM Ω resistor.




Fig. 28 (b) — Staircase Generator Waveform
Top Trace: Staircase Output
2 Volt Steps
Center Trace: Comparator
Bottom Trace: Oscillator




Fig. 29 — Current-to-voltage converter to provide a picoammeter with \pm 3 pA full-scale deflection.

Single-Supply Sample-and-Hold System

Fig. 30 shows a single-supply sample-and-hold system using a CA5160 to provide a high input impedance and an input-voltage range of 0 to 10 volts. The output from the input buffer integrator network is coupled to a CA3080A. The CA3080A functions as a strobable current source for the CA3140 output integrator and storage capacitor. The CA3140 was chosen because of its low output impedance and constant gain-bandwidth product. Pulse "droop" during the hold

interval can be reduced to zero by adjusting the 100-K Ω bias-voltage potentiometer on the positive input of the CA3140. This zero adjustment sets the CA3080A output voltage at its zero current position. In this sample-and-hold circuit it is essential that the amplifier bias current be reduced to zero to minimize output signal current during the hold mode. Even with 320 mV at the amplifier bias circuit terminal (5) at least \pm 100 pA of output current will be available.






Fig. 30(a) — Single-supply sample-and-hold system input 0-to-10 volts.



(b) — Sample-and-hold waveform. Top Trace: Sampled Output Center Trace: Input Signal Bottom Trace: Sampling Pulses



(c) — Sample-and-hold waveform. Top Trace: Sampled Output Center Trace: Input Bottom Trace: Sampling Pulse

Wien Bridge Oscillator

A simple, single-supply Wien Bridge oscillator using a CA5160 is shown in Fig. 31. A pair of parallel-connected 1N914 diodes comprise the gain-setting network which standardizes the output voltage at approximately 1.1 volts.

The 500-ohm potentiometer is adjusted so that the oscillator will always start and the oscillation will be maintained. Increasing the amplitude of the voltage may lower the threshold level for starting and for sustaining the oscillation, but will introduce more distortion.




Fig. 31 — CA5160 Single-supply Wien Bridge oscillator.

Operation with Output-Stage Power-Booster

The current sourcing and sinking capability of the CA5160 output stage is easily supplemented to provide power-boost capability. In the circuit of Fig. 32, three CMOS transistorpairs in a single CA3600 IC array are shown parallel-connected with the output stage in the CA5160. In the Class A mode of CA3600E shown, a typical device consumes 20 mA of

supply current at 15-V operation. This arrangement boosts the current-handling capability of the CA5160 output stage by about 2.5X.

The amplifier circuit in Fig. 32 employs feedback to establish a closed-loop gain of 20 dB. The typical large-signal-bandwidth (-3 dB) is 190 kHz.




Fig. 32 — CMOS transistor array (CA3600E) connected as power booster in the output stage of the CA5160.



CA5260A CA5260

BiMOS Microprocessor Operational Amplifiers
With MOSFET Input/CMOS Output

August 1991

Features

- MOSFET Input Stage
 - ▶ Very High Z $_1$1.5T Ω (1.5 x 10 $^{12}\Omega$) Typ.
- Ideal for Single-Supply Applications
- Common-Mode Input Voltage Range Includes Negative Supply Rail; Input Terminals Can Be Swung 0.5V Below Negative Supply Rail
- CMOS Output Stage Permits Signal Swing to Either (or Both) Supply Rails
- CA5260A, CA5260 Have Full Military Temperature Range Guaranteed Specifications V+ = 5V
- CA5260A, CA5260 Are Guaranteed to Operate Down to 4.5V for A_{OL}
- Fully guaranteed to operate at -55°C to +125°C at V+ = 5V, V- = Gnd

Applications

- · Ground Referenced Single Supply Amplifiers
- Fast Sample-Hold Amplifiers
- Long Duration Timers/Monostables
- Ideal Interface With Digital CMOS
- High Input Impedance Wideband Amplifiers
- Voltage Followers (e.g. Follower for Single Supply D/A Converter)
- Voltage Regulators (Permits Control of Output Voltage Down to Zero Volts)
- Wien-Bridge Oscillators
- Voltage Controlled Oscillators
- Photo Diode Sensor Amplifiers
- 5V Logic Systems
- Microprocessor Interface

Description

The CA5260A and CA5260 are integrated-circuit operational amplifiers that combine the advantage of both CMOS and bipolar transistors on a monolithic chip. The CA5260 series circuits are dual versions of the popular CA5160 series. They are designed and guaranteed to operate in microprocessor or logic systems that use +5V supplies.


Gate-protected p-channel MOSFET (PMOS) transistors are used in the input circuit to provide very-high-input impedance, very-low-input current, and exceptional speed performance. The use of PMOS field-effect transistors in the input stage results in common-mode input-voltage capability down to 0.5V below the negative-supply terminal, an important attribute in single-supply applications.

A complementary-symmetry MOS (CMOS) transistor-pair, capable of swinging the output voltage to within 10mV of either supply-voltage terminal (at very high values of load impedance), is employed as the output circuit.

The CA5260 Series circuits operate at supply voltages ranging from 4.5V to 16V, or ± 2.25 V to ± 8 V when using split supplies.

The CA5260 Series is supplied in standard 8-lead TO-5 style packages (T suffix) and 8-lead dual-in-line formed lead TO-5 style "DIL-CAN" packages (S suffix). The CA5260 is available in chip form (H suffix). Both devices are also available in 8-lead Mini-DIP (E suffix) and 8-lead Small Outline (M suffix) packages.

The CA5260A, CA5260 have guaranteed specifications for 5V operation over the full military-temperature range of -55°C to +125°C.



MAXIMUM RATINGS, Absolute-Maximum Values

DC SUPPLY VOLTAGE (Between V ⁺ and V ⁻ Terminals)	16.1/
DIFFERENTIAL-MODE INPUT VOLTAGE	
COMMON-MODE DC INPUT VOLTAGE	(V ⁺ +8V) to (V ⁻ -0.5V)
INPUT-TERMINAL CURRENT	1 mA
DEVICE DISSIPATION:	
WITHOUT HEAT SINK -	
UP TO 55°C.	630 mW
ABOVE 55°C	Derate Linearly 6.67 mW/°C
MILL HEAT SINK -	1 14/
UP TO 90° C. ABOVE 90° C.	Derate Linearly 16.7 mW/°C
SMALL OUTLINE PACKAGE	250°/W
TEMPERATURE RANGE:	200 / 11
OPERATING (all types)	
STORAGE (all types)	65 to +150°C
OUTPUT SHORT-CIRCUIT DURATION *	INDEFINITE
At distance 1/16 \pm 1/32 inch (1.59 \pm 0.79 mm) from case for 10 seconds max	+265°C

^{*} Short circuit may be applied to ground or to either supply.

TYPICAL VALUES INTENDED ONLY FOR DESIGN GUIDANCE $V^+ = 5 V$, $V^- = 0 V$, $T_A = 25 ^{\circ} C$ (Unless Otherwise Specified)

CHARACTERICTIC		TEST CONDITIONS	TYPICAL	TYPICAL VALUES			
CHARACTERISTIC		· TEST CONDITIONS	CA5260A	CA5260	UNITS		
Input Resistance	Rı		1.5	1.5	ΤΩ		
Input Capacitance	Cı	f = 1 MHz	4.3	4.3	pF		
Unity Gain Crossover Frequency	fτ		3	3	MHz		
Slew Rate	SR	V _{OUT} = 2.5V _P -p	5	5	V/μs		
Transient Response:	tr						
Rise Time		C _L = 25 pF	0.09	0.09	μs		
Overshoot		R _L = 2 kΩ	10	10	%		
Settling Time (4 V _{p-p} Input to < 0.1%)		(Voltage Follower)	1.8	1.8	μs		

ELECTRICAL CHARACTERISTICS AT TA = 25°C, V+ = 5 V, V- = 0 V

				LIM	ITS			
CHARACTERISTIC		•	CA5260A	4		CA5260		UNITS
		MIN.	TYP.	MAX.	MIN.	TYP.	мах.	
Input Offset Voltage	V ₁₀		1.5	4		2	15	mV
V _O = 2.5 V			1.5	7			10	""
Input Offset Current	lio		1	10		1	10	}
V _o = 2.5 V			<u>'</u>	,,,				pA
Input Current	fi		2	15		2	15) PA
V _o = 2.5 V				10				
Common-Mode Rejection Ratio			1				ļ	1
V _{CM} = 0 to 1 V	C _{MRR}	80	85		70	85		dB
V _{CM} = 0 to 2.5 V	C _{MRR}	50	55		50	55		<u> </u>
Input Common-Mode Voltage Range		}	}					ļ
	V _{ICR} +	2.5	3		2.5	3		V
	V _{ICR} -		-0.5	0		-0.5	0	L
Power-Supply Rejection Ratio	P _{SRR}		1			1	}	ŀ
Δ^+ = 1 V; Δ^- = 1 V		75	84	-	70	84	_	10
Large-Signal Voltage Gain*	Aol							dB
V _o = 0.5 to 4 V	R _L = ∞	107	113	_	105	111	_	1
$V_0 = 0.5 \text{ to } 3.6 \text{ V}$	R _L = 10 k	83	86		80	86	_	1
Source Current	Isource							
$V_0 = 0 V$		1.75	2.2	_	1.75	2.2	-	l^
Sink Current	Isink							mA
V _o = 5 V		1.70	2	_	1.70	2	-	
Output Voltage	Vout							
R _L = ∞	V _{om} +	4.99	5	-	4.99	5	-	İ
	V _{OM} -		0	0.01	_	0	0.01	1
R _L = 10 k	V _{oм} +	4.4	4.7	-	4.4	4.7	_	7 v
	V _{OM} -	_	0	0.01	_	0	0.01	1
R _L = 2 k	V _{om} +	3	3.4	T -	3	3.4	_	1
	V _{OM} -	_	0	0.01	_	0	0.01	1
Supply Current	ISUPPLY							
V _o = 0 V			1.60	2.0		1.60	2.0	
V _o = 2.5 V	I _{SUPPLY}	_	1.80	2.25	_	1.80	2.25	mA

^{*}For V+ = 4.5 V and V- = Gnd; V_{OUT} = 0.5 V to 3.2 V at R_L = 10 k.


ELECTRICAL CHARACTERISTICS AT T_A = -55°C to +125°C, V+ = 5 V, V- = 0 V

				LIM	ITS			
CHARACTERISTIC			CA5260A			CA5260		UNITS
		MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Input Offset Voltage	Vio	_	2	15	_	3	20	mV
V _o = 2.5 V								
Input Offset Current	lio	_	1 1	10	_	1	10	
V _o = 2.5 V								nA
Input Current	lı	_	2	15		2	15	",
V _o = 2.5 V								
Common-Mode Rejection Ratio			Ì					
V _{CM} = 0 to 1 V	C _{MRR}	65	78		60	78		dB
V _{CM} = 0 to 2.5 V	C _{MRR}	50	60		50	60		L GD
Input Common-Mode Voltage Range				1		ĺ		
	V _{ICR} +	2.5	3		2.5	3		v
	V _{ICR} -		-0.5	0		-0.5	0	
Power-Supply Rejection Ratio	Psrr							
Δ^+ = 1 V; Δ^- = 1 V		62	65	_	60	65	_	
Large-Signal Voltage Gain*	Aol							dB
$V_0 = 0.5 \text{ to } 4 \text{ V}$	R _L = ∞	70	78	<u> </u>	70	78		
$V_0 = 0.5 \text{ to } 3.6 \text{ V}$	R _L = 10 k	60	65	_	60	65	_	1
Source Current	Isource							
$V_0 = 0 V$		1.3	1.6	_	1.3	1.6	_	
Sink Current	Isink							mA
V _o = 5 V		1.2	1.4	-	1.2	1.4		
Output Voltage	Vout							
R _L = ∞	V _{om} +	4.99	5	_	4.99	5	_	
	V _{om} -	_	0	0.01		0	0.01	1
R _L = 10 k	V _{om} +	4.2	4.4	_	4.2	4.4		1 v 1
	V _{oм} -		0	0.01		0	0.01	1
R _L = 2 k	V _{om} +	2.5	2.7		2.5	2.7	_	1
	V _{OM} -		0	0.01		0	0.01	1
Supply Current	ISUPPLY							
V _o = 0 V			1.65	2.2		1.65	2.2	
V _o = 2.5 V	ISUPPLY	_	1.95	2.35	_	1.95	2.35	mA

^{*}For V+ = 4.5 V and V- = Gnd; V_{OUT} = 0.5 V to 3.2 V at R_L = 10 k.

ELECTRICAL CHARACTERISTICS for Each Amplifier at TA = 25°C, V+ = 15 V, V- = 0 V (Unless otherwise specified)

					IITS			
CHARACTERISTIC			CA5260	4		CA5260)	UNITS
		MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Input Offset Voltage $V^{\pm} = \pm 7.5 \text{ V}$	V _{IO}	_	2	5	_	6	15	mV
Input Offset Current V± = ±7.5 V	l ₁₀	_	0.5	20	_	0.5	30	pA
Input Current V± = ±7.5 V	lı	_	5	30	_	5	50	pΑ
Large-Signal Voltage Gain	A _{OL}	50 k	320 k		50 k	320 k	_	V/V
$V_O = 10 V_{p-p}$, $R_L = 10 k\Omega$		94	110	_	94	110	_	dB
Common-Mode Rejection Ratio	Смяя	80	95	_	70	90	_	dB
Common-Mode Input Voltage Range	Vice		-0.5			-0.5		
		10	to 12	0	10	to 12	0	V
Power-Supply Rejection Ratio, $\Delta V_{10}/\Delta V \pm V^{\pm} = \pm 7.5 \text{ V}$	P _{SRR}	_	32	150	_	32	320	μV/V
Maximum Output Voltage:		I						
At R_L = 10 $k\Omega$	V _{om} +	11	13.3		11	13.3	_	
	V _{om} -	_	0.002	0.01		0.002	0.01]
At R _L = ∞	V _{om} +	14.99	15		14.99	15		V
	V _{om} -		0	0.01		0	0.01	
Maximum Output Current								
_{lом} + (Source) @ V _o = 7.5 V		12	22	45	12	22	45	
I _{ом} - (Sink) @ V _o = 7.5 V		12	20	45	12	20	45	mA
Total Supply Current	1+)
R _L = ∞		1						
Vo (Ampli. A) = Vo (Ampli. B) = 7.5 V			9	16.5		9	16.5	
V _o (Ampli. A) = V _o (Ampli. B) = 0 V			1.2	4		1.2	4	mA
Vo (Ampli. A) = 0 V, Vo (Ampli. B) = 7.5	5 V		5_	9.5		5	9.5	
Input Offset Voltage Temp. Drift	ΔV10/ΔΤ		6			8		μV/°C
Crosstalk f = 1 kHz		-	120		-	120		dB





CA5420A CA5420

Low-Supply Voltage, Low-Input Current **BiMOS Operational Amplifiers**

August 1991

Features

- . CA5420A, CA5420 at 5V Supply Voltage With Full Military Temperature Range Guaranteed Specifications
- 5420A, CA5420 Guaranteed to Operate From ±1V to ±10V Supplies
- 2V Supply at 300µA Supply Current
- 1pA (Typ.) Input Current (Essentially Constant to +85°C)
- Rail-to-Rail Output Swing (Drive ±2mA Into 1kΩ Load)
- Pin Compatible With 741 Op Amp

Applications

- pH Probe Amplifiers
- Picoammeters
- · Electrometer (High Z) Instruments
- Portable Equipment
- Inaccessible Field Equipment
- Battery Dependent Equipment (Medical and Military)
- 5V Logic Systems
- Microprocessor Interface

Description


The CA5420A and CA5420* are integrated circuit operational amplifiers that combine PMOS transistors and bipolar transistors on a single monolithic chip. They are designed and guaranteed to operate in microprocessor logic systems that use V+ = 5V, V-= Gnd, since they can operate down to $\pm 1V$ supplies. They will also be suitable for 3.3V logic systems.

The CA5420A and CA5420 BiMOS operational amplifiers feature gate-protected PMOS transistors in the input circuit to provide very high input impedance, very low input currents (less than 1pA). The internal bootstrapping network features a unique guardbanding technique for reducing the doubling of leakage current for every 10°C increase in temperature. The CA5420 series operates at total supply voltages from 2V to 20V either single or dual supply. These operational amplifiers are internally phase compensated to achieve stable operation in the unity gain follower configuration. Additionally, they have access terminals for a supplementary external capacitor if additional frequency roll-off is desired. Terminals are also provided for use in applications requiring input offset voltage nulling. The use of PMOS in the input stage results in common-mode input voltage capability down to 0.45V below the negative supply terminal, an important attribute for single supply application. The output stage uses a feedback OTA-type amplifier that can swing essentially from rail-to-rail. The output driving current of 1.0mA (min) is provided by using non-linear current mirrors.

These devices have guaranteed specifications for 5V operation over the full military temperature range of -55°C to +125°C.

The CA5420 series has the same 8-lead pin-out used for the industry standard 741. They are supplied in the standard 8-lead TO-5 style package (S suffix, and T suffix); in the standard 8-lead dual-in-line plastic package (Mini-DIP - E suffix), and are also available in chip form (H suffix).

*Formerly Dev. Type No. TA10841



MAXIMUM RATINGS, Absolute-Maximum Values ($T_c = 25^{\circ} C$):

DC SUPPLY VOLTAGE (BETWEEN V ⁺ AND V ⁻ TERMINALS	22 V
DIFFERENTIAL-MODE INPUT VOLTAGE	±15 V
COMMON-MODE DC INPUT VOLTAGE	(V ⁺ +8 V) to (V ⁻ -0.5 V)
INPUT-TERMINAL CURRENT	1 mA
DEVICE DISSIPATION:	
WITHOUT HEAT SINK	
Up to 55° C	630 mW
Above 55° C	.Derate linearly 6.67 mW/°C
WITH HEAT SINK	
Up to 110°C	630 mW
Above 110° C	.Derate linearly 16.7 mW/°C
TEMPERATURE RANGE:	
OPERATING (ALL TYPES)	55 to +125°C
STORAGE (ALL TYPES)	65 to +150°C
OUTPUT SHORT-CIRCUIT DURATION*	Indefinite
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 \pm 1/32 in. (1.59 \pm 0.79 mm) from case for 10 s max.	+265° C

^{*}Short circuit may be applied to ground or to either supply.

TYPICAL VALUES INTENDED ONLY FOR DESIGN GUIDANCE

CHARACTERISTIC		TEST CONDITIONS $V^+ = +5V; V^- = Gnd$ $T_A = 25^{\circ}C$		CA5420A (T,S,E)	CA5420 (T,S,E)	UNITS	
Input Resistance	RI			150	150	ΤΩ	
Input Capacitance	Cl			4.9	4.9	pF	
Output Resistance	Ro			300	300	Ω	
Equivalent Input		f = 1 kHz		62	62		
	en		$R_S = 100\Omega$		[nV/√Hz	
Noise Voltage	l	f = 10 kHz		38	38	'	
Short-Circuit Current Source							
Source IOM+	}			2.6	2.6	mA.	
To Opposite Supply						1 '''^	
Sink IOM ⁻	l			2.4	2.4	1	
Gain-Bandwidth Product	fΤ			0.5	0.5	MHz	
Slew Rate	SR			0.5	0.5	V/µs	
Transient Response							
Rise Time, t _r		RL=	2 kΩ	0.7	0.7	μs	
Overshoot		CL=	100 pF	15	15	%	
Current from Terminal 8							
To V-	18+			20	20	μА	
Current from Terminal 8							
To V+	l8-			2	2	mA	
Settling Time	.01%	Ay = 1	2V _{p-p} Input	8	8	μs	
	.10%	A _V = 1	2V _{p-p} Input	4.5	4.5	μs	

ELECTRICAL CHARACTERISTICS at TA = 25°C, V+ = 5 V, V- = 0 V

				LIM	ITS			
CHARACTERISTIC			CA5420A	\		CA5420		UNITS
		Min.	Тур.	Max.	Min.	Typ.	Max.	1
Input Offset Voltage	Vio		1	5		1.5	10	mV
V _o = 2.5 V	Vio	_	'	"	_	1.5	,,,	""V
Input Offset Current	lio		0.02	0.5		0.02	1	
V _o = 2.5 V	110		0.02	0.5		0.02		pΑ
Input Current	1 ₁		0.02	1	_	0.02	2	7 2
V _o = 2.5 V			0.02			0.02		
Common-Mode Rejection Ratio	C _{MRR}	75	83		70	80		dB
$V_{CM} = 0$ to 3.7 V; $V_0 = 2.5$ V	OMRR	/3	00		70	- 00		_ ub
Input Common-Mode Voltage Range								
V _o = 2.5 V	V _{ICR} +	3.7	4		3.7	4	_	V
	V _{ICR} -	_	-0.3	0		-0.3	0	
Power-Supply Rejection Ratio	Psan							
Δ ⁺ = 1 V; Δ ⁻ = 1 V		75	83		70	80		
Large-Signal Voltage Gain	Aol							dB
$V_0 = 0.5 \text{ to } 4 \text{ V}$	R _L = ∞	85	87		85	87]
$V_0 = 0.5 \text{ to } 4 \text{ V}$	R _L = 10k	85	87		85	87		_
$V_0 = 0.7 \text{ to } 3 \text{ V}$	R _L ≈ 2k	80	85		80	85		
Source Current	Isource	1.2	2.7		1.2	2.7	_	
V _o = 0 V	ISOURCE	1.2	2.,		1.2	2.7		mA.
Sink Current	Isink	1.2	2.1		1.2	2.1		""
V _o = 5 V		1.2	2.1		1.2	2.1		
Output Voltage	Vout							
R _L = ∞	V _{om} +	4.9	4.94		4.9	4.94		1
	V _{om} -		0.13	0.15		0.13	0.15	
R _L = 10k	V _{om} +	4.7	4.9		4.7	4.9		_ v
	V _{om} -		0.12	0.15		0.12	0.15]
R _L = 2k	V _{om} +	3.5	4.6		3.5	4.6		
	V _{om} -	_	0.1	0.15	_	0.1	0.15	
Supply Current	ISUPPLY		400	500		400	500	
V _o = 0 V			400	300		400	300	μΑ
V _o = 2.5 V	SUPPLY	_	430	550		430	550	




Fig. 2 - Output-voltage-swing and common-mode input-voltage range vs supply voltage.

ELECTRICAL CHARACTERISTICS at TA = -55°C to +125°C, V+ = 5 V, V- = 0 V

				LIM	IITS			
CHARACTERISTIC			CA5420/	1		CA5420		UNITS
		Min.	Тур.	Max.	Min.	Typ.	Max.	T
Input Offset Voltage	V _{IO}		2	10		3	15	mV
V _o = 2.5 V	VIO	_		10	_	3	15	1114
Input Offset Current	110	_	1.5	3	I —	1.5	3	nA
$V_0 = 2.5 \text{ V (Up to T}_A = 85^{\circ} \text{ C)}$	lio	-	2	10	_	2	10	pΑ
Input Current	1, 1	_	2	5		2	5	nA
$V_0 = 2.5 \text{ V (Up to T}_A = 85^{\circ}\text{ C)}$	1,	_	10	15	T -	15	25	pΑ
Common-Mode Rejection Ratio		70	80		65	75		dB
$V_{CM} = 0$ to 3.7 V; $V_O = 2.5$ V	C _{MRR}	1 /0	00	-	65	/3	i —	l ab
Input Common-Mode Voltage Range								
V _o = 2.5 V	V _{ICR} +	3.7	4		3.7	4	l —	\ v
	V _{ICR} -	_	-0.3	0	_	-0.3	0	7
Power-Supply Rejection Ratio	Psar							
Δ^+ = 1 V; Δ^- = 1 V		70	83	-	65	80	l –	
Large-Signal Voltage Gain	AoL							dB
$V_0 = 0.5 \text{ to } 4 \text{ V}$	R _L = ∞	85	87	-	80	85	l —	1
V _O = 0.7 to 4 V	R _L = 10k	80	87	_	80	85	_	1
V _{OUT} = 0.7 to 2.5 V	R _L = 2k	75	80		75	80		1
Source Current		_	0.7			0.7		
V _o = 0 V	Isource	1	2.7	-	1	2.7	_	
Sink Current			2.4			24		- mA
V _o = 5 V	Isink	1	2.1	_	1	2.1	_	
Output Voltage	Vout							
R _L = ∞	V_{OM}^+	4.8	4.9	_	4.8	4.9	_	
	V _{OM} -	_	0.16	0.2		0.16	0.2	7
R _L = 10k	V _{om} +	4.7	4.9		4.7	4.9	_	v
	V _{om} -	_	0.15	0.2		0.15	0.20	1
R _L = 2k	V _{om} +	3	4		3	4	T —	
	V _{om} -		0.14	0.2	_	0.14	0.2	1
Supply Current	Isupply		400	550		400	550	
V _o = 0 V		-	430	550	-	430	550	μA
V _o = 2.5 V	ISUPPLY	_	480	600	_	480	600	1




Fig. 3 - Output voltage vs load sourcing current.




Fig. 4 - Output voltage vs load sinking current.

ELECTRICAL CHARACTERISTICS FOR EQUIPMENT DESIGN At $V^+ = 1 V$, $V^- = -1 V$, $T_A = 25^{\circ} C$ Unless Otherwise Specified

CHARACTERISTIC			LIMITS						T
				CA5420A	1	CA5420			UNITS
			Min.	Тур.	Max.	Min.	Тур.	Max.]
Input Offset Voltage		Vio	T -	2	5		5	10	mV
Input Offset Current		liol	_	0.01	4*	_	0.01	4*	pΑ
Input Current		[4]		0.02	5*		0.02	5*	pΑ
Large-Signal Voltage Gain		AoL	20k	100k		10k	100k		V/V
$R_L = 10 \text{ k}\Omega$			86	100	_	80	100		dB
Common Made Rejection Ratio			_	560	1000	_	560	1800	μV/V
Common-Mode Rejection Ratio		CMRR	60	65		55	65		dB
Input Common-Mode Voltage Range									
		V _{ICR} +	0.2	0.5	_	0.2	0.5	-	V
		V _{ICR} -	-1	-1.3			-1.3		7 V
Power Supply Rejection Ratio		PSRR		32	320		100	1000	μV/V
$\Delta V_{10}/\Delta V$			70	90	_	60	80		dB
Maximum Output Voltage		Vout							
R∟≃∞		V_{OM}^+	0.9	0.95	-	0.9	0.95	-	V
		V _{OM} -	-0.85	-0.91		-0.85	-0.91	_	1 °
Supply Current		SUPPLY		350	650		350	650	μΑ
Device Dissipation		Po		0.7	1.1	_	0.7	1.1	mW
Input Offset Voltage Temp. Drift	ΔV10/ΔΤ			4		_	4		μV/°C



Typical values are obtained under laboratory conditions.

ELECTRICAL CHARACTERISTICS FOR EQUIPMENT DESIGN At V+ = 10 V, V- = -10 V, TA = 25°C Unless Otherwise Specified

			LIMITS						T
CHARACTERISTIC	CHARACTERISTIC			CA5420A			CA5420		
			Min.	Тур.	Max.	Min.	Тур.	Max.	
Input Offset Voltage		Vio	_	2	5	_	5	10	m۷
Input Offset Current	1	lio		0.03	4*	_	0.03	4*	pΑ
Input Current		14		0.05	5*	_	0.05	5*	pΑ
Large-Signal Voltage Gain		Aol	20k	100k	_	10k	100k		V/V
$R_L = 10 \text{ k}\Omega$			86	100	_	80	100	_	dB
Common Mode Rejection Ratio			_	100	320	_	100	320	μV/V
Common-Mode Rejection Ratio C _A		Эмяя	70	80	_	70	80		dB
Input Common-Mode Voltage Range									
	٧	ICR ⁺	9	9.3	_	8.5	9.3		v
	V	ICR-	-10	-10.3	_	-10	-10.3	_]
Power Supply Rejection Ratio	F	SRR	_	32	320		32	320	μV/V
ΔV ₁₀ /ΔV			70	90	_	70	90	_	dB
Maximum Output Voltage	V	out :							
R∟≃∞	٧	′ом+	9.7	9.9	_	9.7	9.9	-	1 v 1
	V	′ом-	-9.7	-9.85	_	-9.7	-9.85	_	1 '
Supply Current	lsı	UPPLY	_	450	1000	_	450	1000	μΑ
Device Dissipation		Po		9	14	_	9	14	mW
Input Offset Voltage Temp. Drift	$\Delta V_{10}/\Delta T$		_	4			4		μV/°C

^{*}The maximum limit represents the levels obtainable on high-speed automatic test equipment.



Typical values are obtained under laboratory conditions.




Fig. 5 - Supply current vs output voltage.




Fig. 6 - Output voltage swing vs load resistance.




Fig. 7 - Input bias current drift ($\Delta I_B/\Delta T$).




Fig. 8 - Input noise voltage vs frequency.




Fig. 9 - Open-loop gain and phase-shift response.

APPLICATION CIRCUITS

Picoammeter Circuit

The exceptionally low input current (typically 0.2 pA) makes the CA5420 highly suited for use in a picoammeter circuit. With only a single 10K-megohm resistor, this circuit covers the range from ± 1.5 pA. Higher current ranges are possible with suitable switching techniques and current scaling resistors. Input transient protection is provided by the 1-megohm resistor in series with the input. Higher current ranges require that this resistor be reduced. The 10-megohm resistor connected to pin 2 of the CA5420 decouples the potentially high input capacitance often associated with lower current circuits and reduces the tendency for the circuit to oscillate under these conditions.




Fig. 10 - CA5420 picoammeter circuit.

High-Input-Resistance Voltmeter

Advantage is taken of the high input impedance of the CA5420 in a high-input-resistance dc voltmeter. Only two 1.5-V "AA" type penlite batteries power this exceedingly high-input-resistance (>1,000,000 megohms) dc voltmeter. Full-scale deflection is ± 500 mV, ± 150 mV, and ± 15 mV. Higher voltage ranges are easily added with external input voltage attenuator networks.

The meter is placed in series with the gain network, thus eliminating the meter temperature coefficient error term.

Supply current in the standby position with the meter undeflected is 300 μ A. At full-scale deflection this current rises to 800 μ A. Carbon-zinc battery life should be in excess of 1.000 hours.




Fig. 11 - CA5420 high-input-resistance voltmeter.



August 1991

Quad Microprocessor BiMOS-E Operational Amplifiers With MOSFET Input/Bipolar Output

Features

- High-Speed CMOS Input Stage Provides
 - Very High Zi......5TΩ (5x10¹²Ω) Typ.
 Very Low I₁......0.5pA (Typ) at 5V Operation
- ESD Protection to 2000V
- 3V to 16V Power Supply Operation
- Fully Guaranteed Specifications Over Full Military Range
- Wide BW (14MHz); High SR (5V/µs) at 5V Supply
- Wide VICR Range From -0.5V to 3.7V (Typ) at 5V Supply
- . Ideally Suited for CMOS and HCMOS Applications
- +5V Characteristics for Microprocessor Applications

Applications

- Bar Code Readers
- Photodiode Amplifiers (IR)
- Microprocessor Buffering
- Ground Reference Single Supply Amplifiers
- Fast Sample and Hold
- Timers
- Voltage Controlled Oscillators
- Voltage Followers
- V to I Converters
- Peak Detectors
- Precision Rectifiers
- 5V Logic Systems
- 3V Logic Systems

Description


The CA5470 series are integrated circuit operational amplifiers that combine the advantages of both high-speed CMOS and bipolar transistors on a single monolithic chip. They are constructed in the BiMOS-E process which adds drain-extension implants to 3µm polygate CMOS, enhancing both the voltage capability and providing vertical bipolar transistors for broadband analog/digital functions. This process lends itself easily to high-speed operational amplifiers, comparators, analog switches and interface peripherals, resulting in twice the speed of the conventional CMOS transistors having similar feature size.

BiMOS-E are broadbased bipolar transistors that have high transconductance, gains more constant with current level, stable "precision" base-emitter offset voltages and superior drive capability. Excellent interface with environmental potentials enable use in 5V logic systems and future 3.3V logic systems.

ESD capability exceeds the standard 2000 volt level. The CA5470 series can operate with single supply voltages from 3V to 16V or ±1.5V to ±8V. They have guaranteed specifications at both 5V and ±7.5V at room temperature as well as over the full -55°C to +125°C military range.

The CA5470 series is supplied in the standard 14 lead dual-in-line plastic package (E suffix) and the 14 lead small outline package (M suffix). The CA5470 is also available in chip form (H suffix).

Pinout



MAXIMUM RATINGS, Absolute-Maximum Values

DC SUPPLY-VOLTAGE
(Between V+ and V- Terminals)
DIFFERENTIAL MODE INPUT VOLTAGE±8 V
COMMON-MODE DC INPUT VOLTAGE(V+ +8 V) to (V0.5V)
INPUT TERMINAL CURRENT
DEVICE DISSIPATION:
WITHOUT HEAT SINK -
up to 55°C
WITH HEAT SINK -
up to 90°C
SMALL OUTLINE PACKAGE -
up to 65°C
above 65°C Derate Linearly at 5.9 mW/°C
TEMPERATURE RANGE:
OPERATING (all types)
STORAGE (all types)65 to +150°C
OUTPUT SHORT-CIRCUIT DURATION*
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 ± 1/32 (1.59 ± 0.79 mm) from case for 10 seconds max

^{*}Short circuit may be applied to ground or to either supply.

TYPICAL VALUES INTENDED ONLY FOR DESIGN GUIDANCE V+=5~V, $V^-=0$, $T_A=25^{\circ}C$ (Unless Otherwise Specified)

CHARACTERISTIC		TEST CONDITIONS	TYPICAL VALUES	UNITS	
Input Resistance	RĮ		5	ТΩ	
Input Capacitance	Cl	f = 1 MHz	3.1	pF	
Unity Gain Crossover Frequency	fŢ		14	MHz	
Slew Rate	SR	$V_{OUT} = 3.65 V_{p-p}$	5	v/µs	
Transient Response:	t _r	C _L = 25 pF			
Rise Time/Fall Time		$R_L = 2 k\Omega$	27/25	ns	
Overshoot		(Voltage Follower)	20	%	
Settling Time (4V _{p-p} Input to < 0.1%)			1	μѕ	
Full Power BW ($V_{OUT} = 3.65V_{D-D}$) SR = 5V/ μ s		A _V = 1	436	kHz	

ELECTRICAL CHARACTERISTICS At $T_A = 25^{\circ}$ C, V+ = 5 V, V- = Gnd

		LIMITS				
CHARACTERISTICS		MIN.	TYP	MAX.	UNITS	
Input Offset Voltage	lv _{IO} I	_	6	22	mV	
Input Offset Current	l _{IO} I		0.5	5	pА	
Input Current	li .	_	0.5	10	pА	
Common-Mode Input Range	VICR	3.5	-0.5 to 3.7	0	V	
Common-Mode Rejection Ratio VICR = 0 to 3.5 V	C _{MRR}	55	70	_	dB	
Power-Supply Rejection Ratio $\Delta V = 2 V$	PSRR	60	75	_	dB	
Positive Output Voltage Swing RL = 2 k to GND	v _{OM} +	4	4.4	_	V	
Negative Output Voltage Swing R _L = 2 k to GND	V _{OM} -	_	0.06	0.10	V	
Total Supply Current VOUT = 2.5 V	ISUPPLY	_	8	10	mA	
Unity Gain Bandwidth Product	fΤ	10	14	_	MHz	
Slew Rate	SR	4	5	_	V/µs	
Output Current						
Source to opposite supply	ISOURCE	4	5.5	_	mA	
Sink to opposite supply	ISINK	0.8	1.2	_	mA	
Open Loop Gain 0.5 V to 3.5 V	R _L = 10k	80	90	_	dB	

ELECTRICAL CHARACTERISTICS At $T_A = -55^{\circ}C$ to $+125^{\circ}C$, V+=5 V, V-= Gnd

		LIMITS		1	
CHARACTERISTICS		MIN.	TYP	MAX.	UNITS
Input Offset Voltage	lv _{IO} I	_	6	25	mV
Input Offset Current	l _{IO} l		550	5500	pA
Input Current	l _l	_	550	11000	pA
Common-Mode Input Range	Vicr	3.5	-0.5 to 3.7	0	V
Common-Mode Rejection Ratio V _{ICR} = 0 to 3.5 V	C _{MRR}	50	65	_	dB
Power-Supply Rejection Ratio $\Delta V = 2 V$	PSRR	58	75	_	dB
Positive Output Voltage Swing RL = 2 k to V-	v _{OM} +	3.8	4.2	_	V
Negative Output Voltage Swing RL = 2 k to V-	V _{OM} -	_	0.08	0.11	V
Total Supply Current VOUT = 2.5 V	ISUPPLY	_	9	11	mA
Unity Gain Bandwidth Product	fτ	8	12	_	MHz
Slew Rate	SR	3	5	_	V/µs
Output Current					
Source to opposite supply	SOURCE	4	5.5	-	mA
Sink to opposite supply	Isink	0.8	1.2	_	mA
Open Loop Gain 0.5 V to 3.5 V	R _L = 10k	80	90	_	dB

ELECTRICAL CHARACTERISTICS At $T_A = 25^{\circ}C$, V+ = 7.5 V, V- = -7.5 V

		LIMITS				
CHARACTERISTICS		MIN.	TYP	MAX.	UNITS	
Input Offset Voltage	lv _{IO} l	_	5	25	mV	
Input Offset Current	l _{IO} l	_	0.5	5	pA	
Input Current	l _i	_	1	10	pA	
Common-Mode Input Range	VICR	5.8	-7.8 to 6.0	-7.5	V	
Common-Mode Rejection Ratio V _{ICR} = 0 to 3.5 V	C _{MRR}	60	70		dB	
Power-Supply Rejection Ratio ΔV = 2 V	PSRR	65	76	_	dB	
Positive Output Voltage Swing RL = 2 k to GND	V _{OM} +	6.3	6.5	_	V	
R _L = 10k to GND		6.4	6.6		1	
Negative Output Voltage Swing RL = 2 k to GND	V _{OM} -	_	-7.47	-7.45	V	
RL = 10k to GND			-7.3	-7.1	1	
Total Supply Current VOUT = GND	SUPPLY	<u> </u>	10	11	mA	
Unity Gain Bandwidth Product	fτ	12	16	_	MHz	
Slew Rate	SR	4	7	_	V/µs	
Output Current Source to opposite supply	ISOURCE	6.2	6.8	-	mA	
Sink to opposite supply	İsink	1	1.4	_	mA	
Open Loop Gain -5 V to +5 V	R _L = 10k	80	90		dB	

ELECTRICAL CHARACTERISTICS At $T_A = 55^{\circ}C$ to $+125^{\circ}C$, V+ = 7.5 V, V- = -7.5 V

		LIMITS			
CHARACTERISTICS	MIN.	TYP	MAX.	UNITS	
Input Offset Voltage	lv _{IO} I	_	5	30	mV
Input Offset Current	امارا	T -	550	5500	pA
Input Current	lj	_	1100	11000	pA
Common-Mode Input Range	V _{ICR}	5.8	-7.8 to 6.0	-7.5	V
Common-Mode Rejection Ratio VICR = 0 to 3.5 V	C _{MRR}	58	70	_	dB
Power-Supply Rejection Ratio ΔV = 2 V	PSRR	60	76	_	dB
Positive Output Voltage Swing R _L = 2 k to V-	V _{OM} +	6	6.2	_	v
R _L = 10k to GND		6.1	6.4	-	1
Negative Output Voltage Swing RL = 2 k to V-	V _{OM} -	_	-7.47	-7.45	V
R _L = 10k to GND		T	-7.3	-7.1]
Total Supply Current V _{OUT} = GND	ISUPPLY	_	11	12	mA
Unity Gain Bandwidth Product	fτ	10	15	_	MHz
Slew Rate	SR	3	7	_	V/µs
Output Current Source to opposite supply	ISOURCE	6.2	6.8	_	mA
Sink to opposite supply	ISINK	1	1.4	-	mA
Open Loop Gain -5 V to +5 V	R _L = 10k	80	90	_	dB






Figure 2 - Block diagram of the CA5470.



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mills (10^{-3} inch). The layout represents a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are 57° instead of 90° with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils (0.17 mm) larger in both dimensions.






Figure 4 - Maximum output voltage swing vs frequency.



HA-2400/04/05

August 1991

PRAM Four Channel Programmable Amplifier

	Fe	at	ur	es
--	----	----	----	----

 Programmability 	1
-------------------------------------	---

- High Rate Slew 30V/μs
- Wide Gain Bandwidth 40MHz
- Low Offset Current 5nA
- Single Capacitor Compensation
- DTL/TTL Compatible Inputs

Description

HA-2400/04/05 comprise a series of four-channel programmable amplifiers providing a level of versatility unsurpassed by any other monolithic operational amplifier channels, any one (or none) of which may be electronically selected and connected to a single output stage through DTL/TTL compatible address inputs. The device formed by the output and the selected pair of inputs is an op amp which delivers excellent slew rate, gain bandwidth and power bandwidth performance. Other advantageous features for these dielectrically isolated amplifiers include high voltage gain and input impedance coupled with low input offset voltage and offset current. External compensation is not required on this device at closed loop gains greater than 10.

Applications

- Thousands of Applications: Program:
 - ► Signal Selection/Multiplexing
 - ► Operational Amplifier Gain
 - ► Oscillator Frequency
 - ► Filter Characteristics
 - ► Add-Subtract Functions
 - Add-Sabiract runctions
 - Integrator Characteristics
 - ► Comparator Levels
- For Further Design Ideas, See App. Note 514.

Each channel of the HA-2400/04/05 can be controlled and operated with suitable feedback networks in any of the standard op amp configurations. This specialization makes these amplifiers excellent components for multiplexing signal selection and mathematical function designs. With 30V/µs slew rate, 40MHz gain bandwidth and 30M ohms input impedance these devices are ideal building blocks for signal generators, active filters and data acquisition designs. Programmability, coupled with 4mV typical offset voltage and 5nA offset current, makes these amplifiers outstanding components for signal conditioning circuits.

HA-2400/04/05 are available in a 16 pin Dual-In-Line package. HA-2400 is specified from -55°C to +125°C. HA-2404 is specified over the -25°C to +85°C range, while HA-2405 operates from 0°C to +75°C.

TRUTH TABLE

				SELECTED
i	D ₁	D _O	EN	CHANNEL
	L	L	Н	1
	L	н	н	2
	н	L	н	3
	н	н	н	4
	x	x	L	NONE

HA-2400 HA-

Diagram Includes: One Input Stage, Decode Control, Bias Network, and Output Stage.

CAUTION: These devices are sensitive to electrostatic discharge. Proper I.C. handling procedures should be followed. Copyright © Harris Corporation 1991

Schematic

Specifications HA-2400/04/05

Absolute Maximum Ratings

Operating Temperature Ranges

Voltage between V+ and V- Terminals	45.0V
Differential Input Voltage	±VSUPPLY
Digital Input Voltage	0.76V to +10.0V
Output Current	. Short Circuit Protected
	$(Isc < \pm 33mA)$

 $\begin{array}{lll} \text{HA-2400-2} & & -55^{\circ}\text{C} \leq \text{T}_{A} \leq +125^{\circ}\text{C} \\ \text{HA-2404-4} & & -25^{\circ}\text{C} \leq \text{T}_{A} \leq +85^{\circ}\text{C} \\ \text{HA-2405-5} & & 0^{\circ}\text{C} \leq \text{T}_{A} \leq +75^{\circ}\text{C} \\ \text{Storage Temperature Range} & & -65^{\circ}\text{C} \leq \text{T}_{A} \leq +150^{\circ}\text{C} \\ \end{array}$

Electrical Specifications Test Conditions: $V_{SUPPLY} = \pm 15.0V$, Unless Otherwise Specified. Digital Inputs: $V_{IL} = +0.5V$, $V_{IH} = +2.4$. Limits apply to each of the four channels, when addressed.


		HA-2400/04 LIMITS			HA-2405 LIMITS			
PARAMETER	TEMP	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS								
Offset Voltage	+25°C	-	4	9	-	4	9	mV
	Full	-	-	11	-	-	11	mV
Bias Current (Note 12)	+25°C	-	50	200	-	50	250	nA
	Full	-	-	400	-	-	500	nA
Offset Current (Note 12)	+25°C	-	5	50	-	5	50	nA
	Full	-	-	100	-	-	100	nA
Input Resistance (Note 12)	+25°C		30	-		30	-	МΩ
Common Mode Range	Full	±9.0	_	<u> </u>	±9.0			V
TRANSFER CHARACTERISTICS								
Large Signal Voltage Gain (Notes 1, 5)	+25°C	50k	150k	-	50k	150k	-	V/V
	Full	25K	-	-	25K	-	-	V/V
Common Mode Rejection Ratio		1		l				l
(Note 2)	Full	80	100	-	74	100	-	dB
Gain Bandwidth (Notes 3, 14)	+25°C	20	40	-	20	40	-	MHz
(Notes 4, 14)	+25°C	4	8		4	8		MHz
OUTPUT CHARACTERISTICS								
Output Voltage Swing (Note 1)	Full	±10.0	±12.0	-	±10.0	±12.0	i -	V
Output Current	+25°C	10	20	-	10	20	-	mA
Full Power Bandwidth (Notes 3, 5, 15)	+25°C	640	950	-	640	950	-	kHz
(Notes 4, 5, 15)	+25°C	200	250	-	200	250		kHz
TRANSIENT RESPONSE								
Rise Time (Notes 4, 6)	+25°C	-	20	45	-	20	50	ns
Overshoot (Notes 4, 6)	+25°C	-	25	40	-	25	40	%
Slew Rate (Notes 3, 7)	+25°C	20	30	-	20	30	-	V/μs
(Notes 4, 7, 14)	+25°C	6	8	-	6	8	-	V/μs
Settling Time (Notes 4, 7, 8, 14)	+25°C		1.5	2.5		1.5	2.5	μs
CHANNEL SELECT CHARACTERISTICS								
Digital Input Current (VIN = 0V)	Full	-	1	1.5	-	1	1.5	mA
Digital Input Current (VIN = +5.0V)	Full	-	5	-	- 1	5	-	nA
Output Delay (Notes 9, 14)	+25°C	-	100	250	-	100	250	ns
Crosstalk (Note 10)	+25°C	-80	-110		-74	-110		dB
POWER SUPPLY CHARACTERISTICS								
Supply Current	+25°C	-	4.8	6.0	-	4.8	6.0	mA
Power Supply Rejection Ratio (Note 11)	Full	74	90	- 1	74	90	-	dB

NOTES:

- 1. R_L = 2kΩ
- 2. $V_{CM} = \pm 5VDC$
- 3. $A_V = +10$, $C_{COMP} = 0$, $R_L = 2k\Omega$, $C_L = 50pF$.
- 4. Av = +1, C_{COMP} = 15pF, R_{L} = 2k Ω , C_{L} = 50pF.
- 5. V_{OUT} = 20V peak to peak.
- 6. V_{OUT} = 200mV peak.
- 7. VOUT = 10.0V peak to peak.
- 8. To 0.1% of final value.
- 9. To 10% of final value; output then slews at normal rate to final value.
- 10. Unselected input to output; $V_{IN} = \pm 10 \text{VDC}$
- 11. VSUPPLY = ±10VDC to ±20VDC
- 12. Unselected channels have approximately the same input parameters.
- 13. Derate by 4.3mW/°C above 105°C.
- 14. Guaranteed by design.
- 15. Full Power Bandwidth based on slew rate measurement using:

$$FPBW = \frac{S.R.}{2\pi V_{PEAK}}; V_{PEAK} = 5V$$


HA-2400/04/05




HA-2400/04/05

Typical Performance Curves (Continued)


OUTPUT VOLTAGE SWING vs. FREQUENCY




INPUT NOISE vs. FREQUENCY



EQUIVALENT INPUT NOISE vs. BANDWIDTH




SLEW RATE AND TRANSIENT RESPONSE




Typical Applications

HA-2400 AMPLIFIER, NONINVERTING PROGRAMMABLE GAIN



HA-2400 SAMPLE AND HOLD



Sample Charging Rate = $\frac{l_1}{C}$ V/Se Hold Drift Rate = $\frac{l_2}{C}$ V/Sec.

 $I_1 \approx 150 \times 10^{-6} A$ $I_2 \approx 200 \times 10^{-9} A @ +25^{\circ} C$ $\approx 600 \times 10^{-9} A @ -55^{\circ} C$ $100 \times 10^{-9} A @ +125^{\circ} C$

Switch Pedestal Error = $\frac{Q}{C}$ Volts

Q ≈ 2 x 10-¹² Coulomb

For More Examples, See Harris Application Note 514



HA-2406

Digitally Selectable Four Channel Operational Amplifier

August 1991

- TTL Compatible Inputs
- Single Capacitor Compensation
- Low Crosstalk....-110dB
 High Slew Rate....20V/us

- High Gain-Bandwidth 30MHz
- ullet High Input Impedance 30M Ω

Applications

- . Digital Control Of:
- ► Analog Signal Multiplexing
- ▶ Op Amp Gains
- ► Oscillator Frequencies
- Filter Characteristics
- ▶ Comparator Levels
- For Further Design Ideas See Application Note 514

Description


The HA-2406 is a monolithic device consisting of four op amp input stages that can be individually connected to one output stage by decoding two TTL lines into four channel select signals. In addition to allowing each channel to be addressed, an enable control disconnects all input stages from the output stage when asserted low.

Each input-output combination of the HA-2406 is designed to be a 20V/ μ s, 30MHz gain-bandwidth amplifier that is stable at a gain of ten but by connecting one external 15pF capacitor all amplifiers are compensated for unity gain operation. The compensation pin may also be used to limit the output swing to TTL levels through suitable clamping diodes and divider networks (see Application Note 514).

Dielectric isolation and short-circuit protected output stages contribute to the quality and durability of the HA-2406. When used as a simple amplifier, its dynamic performance is very good and when its added versatility is considered, the HA-2406 is unmatched in the analog world. It can replace a number of individual components in analog signal conditioning circuits for digital signal processing systems. Its advantages include saving board space and reducing power supply requirements.


The HA-2406 is available in a 16 pin dual-in-line package and is guaranteed for operation over the full commercial temperature range (0°C to +75°C). An SOIC package option is also available with -5 and -9 temperature grades.

Bias Network and Output Stage.



TRUTH TABLE

D1	DO	EN	SEL.ECTED CHANNEL
L	L	Н	1
L	н	Н	2
Н	L	Н	3
н	н	н	4
Х	х	L	NONE



CAUTION: These devices are sensitive to electrostatic discharge. Proper I.C. handling procedures should be followed. Copyright © Harris Corporation 1991

File Number 2892

Specifications HA-2406

Absolute Maximum Ratings

Voltage Between V+ and V- Terminals 45.0V	Internal Pow
Differential Input Voltage ±VSLIPPLY	Operating T
Digital Input Voltage0.76V to +10.0V	HA-2406-
Output Current Short Circuit Protected	HA-2406-
$(I_{SC} < \pm 33 \text{mA})$	Storage Tem

Internal Power Dissipation
HA-2406-50°C < T _Δ < +75°0
HA-2406-940°C < T _A < +85°
Storage Temperature Range65°C ≤ T _A ≤ +150°c

Electrical Specifications

Test Conditions: $V_{SUPPLY} = \pm 15.0V$ Unless Otherwise Specified. Digital Inputs: $V_{IL} = +0.5V$, $V_{IH} = +2.4V$. Limits apply to each of the four channels, when addressed.

		HA-2406-5, -9 LIMITS		9		
PARAMETER	TEMP	MIN	TYP	MAX	UNITS	
INPUT CHARACTERISTICS						
Offset Voltage	+25°C	-	7	10	mV	
	Full	-	ì -	12	mV	
Bias Current (Note 12)	+25°C	-	50	250	nA	
	Full	i -	-	500	nA	
Offset Current (Note 12)	+25°C	-	5	50	nA	
	Full	-	-	100	nA	
Input Resistance (Note 12)	+25°C	-	30	-	MΩ	
Common Mode Range	Full	±9.0			V	
TRANSFER CHARACTERISTICS						
Large Signal Voltage Gain (Notes 1, 5)	+25°C	40K	150K	-	V/V	
	Full	20K	-	-	V/V	
Common Mode Rejection Ratio (Note 2)	Full	74	80		dB	
Gain Bandwidth (Note 3, 15)	+25°C	15	30	-	MHz	
Gain Bandwidth (Note 4, 15)	+25°C	3	6	-	MHz	
OUTPUT CHARACTERISTICS						
Output Voltage Swing (Note 1)	Full	±10.0	±12.0	-	V	
Output Current (Note 13)	+25°C	10	15	-	mA	
Full Power Bandwidth (Notes 3, 5, 14, 15)	+25°C	240	320		kHz	
Full Power Bandwidth (Notes 4, 5, 14)	+25°C	64	95	-	kHz	
TRANSIENT RESPONSE						
Rise Time (Notes 4, 6)	+25°C	-	30	100	ns	
Overshoot (Notes 4, 6)	+25°C	-	25	40	%	
Slew Rate (Notes 3, 7, 15)	+25°C	15	20	-	V/µs	
Slew Rate (Notes 4, 7)	+25°C	4	6	-	V/μs	
Settling Time (Notes 4, 7, 8, 15)	+25°3		2.0	3.5	με	
CHANNEL SELECT CHARACTERISTICS						
Digital Input Current (VIN = 0V)	Full	-	1	1.5	mA	
Digital Input Current (VIN = +5.0V)	Full	-	15	-	nA	
Output Delay (Note 9, 15)	+25°C	-	150	300	ns	
Crosstalk (Note 10)	+25°C	-74	-110	-	dB	
POWER SUPPLY CHARACTERISTICS						
Supply Current	+25°C	-	4.8	7.0	mA	
Power Supply Rejection Ratio (Note 11)	Full	74	90	<u> </u>	dB	

NOTES:

- 1. R_L = 2kΩ
- 2. V_{CM} = ±5VDC
- 3. $A_V = +10$, $C_{COMP} = 0$, $R_L = 2k\Omega$, $C_L = 50pF$.
- 4. $A_V = +1$, $C_{COMP} = 15pF$, $R_L = 2k\Omega$, $C_L = 50pF$.
- 5. VOUT = 20V peak to peak.
- 6. VOUT = 200mV peak to peak.
- 7. VOUT = 10.0V peak to peak.
- 8. To 0.1% of final value.
- 9. To 10% of final value; output then slews at normal rate to final value.
- 10. Unselected input to output; $V_{IN} = \pm 10 \text{VDC}$
- 11. VSUPPLY = ±10VDC to ±20VDC
- 12. Unselected channels have approximately the same input parameters.
- 13. $V_{OUT} = \pm 10V$
- 14. Full power Bandwidth based on slew rate measurement using:


 $FPBW = \frac{S.R.}{2\pi \text{ Vpeak}}$

15. Sample tested.


HA-2406

Typical Performance Curves V+ = 15V D.C., V- = 15V D.C., TA = +25°C Unless Otherwise Stated.


INPUT BIAS CURRENT AND OFFSET CURRENT AS A FUNCTION OF TEMPERATURE




NORMALIZED A. C. PARAMETERS vs TEMPERATURE




POWER SUPPLY CURRENT DRAIN AS A FUNCTION OF TEMPERATURE




OPEN LOOP FREQUENCY AND PHASE RESPONSE




NORMALIZED A. C. PARAMETERS vs SUPPLY VOLTAGE



FREQUENCY RESPONSE vs CCOMP



OPEN LOOP VOLTAGE GAIN vs TEMPERATURE



Typical Performance Curves (Continued) **OUTPUT VOLTAGE SWING vs FREQUENCY EQUIVALENT INPUT NOISE vs BANDWIDTH** OUTPUT SWING VOLTS PEAK-TO-PEAK CCOMP = 0pF ССОМР 20 INPUT NOISE (µV) 10 10 1.0 0.1 100Hz 10kHz 10K 100K UPPER 3dB FREQUENCY FREQUENCY (Hz) LOWER 3dB FREQUENCY-10Hz BROADBAND NOISE CHARACTERISTICS INPUT NOISE vs FREQUENCY SLEW RATE AND TRANSIENT RESPONSE nV/√Hz SELECTED AV= 1 CHANNEL NOISE VOLTAGE OUT - 15.0V 1800Ω 50pF 200Ω FREQUENCY (Hz) Typical Applications HA-2406 HA-2406 AMPLIFIER, NON-INVERTING SAMPLE AND HOLD PROGRAMMABLE GAIN DECODE/ D₁ DECODE/ CONTROL D₁ DIGITAL ENABLE CONTROL ENABLE DIGITAL DIGITAL GROUND INPUT GND COMP COMP 15pF +15V OUTPUT OUTPUT OUTPUT I1 $\approx 150 \times 10^{-6} A$ Sample charging rate = V/sec. $12 \approx 200 \times 10^{-9} \text{A at } +25^{\circ} \text{C}$ Hold drift rate = ≈ 600 x 10⁻⁹A at -55°C ₹500 ≈ 100 x 10⁻⁹A at +125°C Switch pedestal error = Volts $Q \approx 2 \times 10^{-12}$ Coul.

For more examples, see Harris Application Note 514.



HA-2444

Selectable, Four Channel Video Operational Amplifier

August 1991

Features
Digital Selection of Input Channel
Unity Gain Stability
Gain Flatness @ 10MHz 0.1dB
Differential Gain
Differential Phase
• Fast Channel Selection 60ns
Crosstalk Rejection
Description

Applications

- Video Multiplexer
- Programmable Gain Amplifier
- Special Effects Processors
- Video Distribution Systems
- · Heads-up/Night Vision Displays
- Medical Imaging Systems
- Radar Video

Description

The HA-2444 is a channel-selectable video op amp consisting of four differential inputs, a single-ended output, and digital control circuitry allowing two digital inputs to activate one of the four differential inputs. The HA-2444 also includes a high impedance output state allowing the outputs of multiple HA-2444s to be wire-OR'd. Functionally, the HA-2444 is equivalent to four wideband video op amps and a wideband multiplexer.

Unlike similar competitor devices, the HA-2444 is not restricted to multiplexing. Any op amp configuration can be used with any of the inputs, Signal amplification, addition, integration, and more can be put under digital control with broadcast quality performance.

> HA3-2444 (PLASTIC DIP) HA9P2444 (SOIC)

The key video parameters of the HA-2444 have been optimized without compromising dc performance. Gain Flatness, at 10MHz, is only 0.1dB. Differential gain and phase are typically 0.03% and 0.03 degrees, respectively. Laser trimming allows offset voltages in the 4.0mV range and a unique common current source design assures minimal channel-to-channel mismatch, while maintaining 60dB of crosstalk rejection at 5MHz. Open loop gain of 76dB and low input offset and bias currents enhance the performance of this versatile device.

For information about military grade devices, please refer to the HA-2444/883 data sheet. The HA-2444/883 devices are offered in Ceramic DIP and Ceramic Flatpack packages.

Pinout

TOP VIEW GND T 16 D1 DECODE CONTROL EN 2 15 DO + IN2 3 + IN4 - IN4 +IN3- IN1 [- IN3 OUT 8 N/C

Logic Operation

TRUTH TABLE

EN	D1	D0	SELECTED CHANNEL
Н	L	L	1
Н	L	н	2
Н	н	L	3
Н	Н	Н	4
L	х	х	NONE-OUT is set to a high impedance state.

- L = Low State (0.8V Max.)
- H = High State (2.4V Min.)
- X = Don't Care

3-255

Specifications HA-2444

Absolute Maximum Ratings (Note 1) **Operating Temperature Range** Voltage Between V+ and V- Terminals35V (±17.5V) Differential Input Voltage.....±6V Peak (Short Duration) Output Current ±40mA Maximum Junction Temperature +175°C Maximum Junction Temperature (Plastic Packages) +150°C 16 Pin SOIC

$\begin{array}{lll} \text{HA-2444-5} & & \text{0°C} \leq \text{T}_{A} \leq +75\text{°C} \\ \text{HA-2444-9} & & -40\text{°C} \leq \text{T}_{A} \leq +85\text{°C} \\ \end{array}$

26

96

 $\textbf{Electrical Specifications} \ \ V+=+15V, \ V-=-15V, \ \ R_L=1K, \ C_L=10pF, \ V_{IL}=0.8V, \ V_{IH}=2.4V. \ \ Unless \ Otherwise \ Specified.$ Specifications Apply to All Channels.

	i	ŀ	HA-2444-5, -9			
PARAMETER	TEMP	MIN	TYP	MAX	UNITS	
INPUT CHARACTERISTICS						
Input Offset Voltage	+25°C	-	4	7	mV	
	Full	-		15	mV	
Average Input Offset Voltage Drift	Full	-	10	-	μV/°C	
Channel to Channel Offset Voltage Mismatch	+25°C	-	-	5	mV	
	Full	-	-	8	mV	
Input Bias Current	+25°C	-	9	15	μА	
	Full	-	-	20	μA	
Average Input Bias Current Drift	Full	-	0.04	-	μA/°C	
Input Offset Current	+25°C	-	2	4	μA	
	Full	-	-	6	μA	
Average Input Offset Current Drift	Full	-	10	-	nA/°C	
Common Mode Range.	Full	-	±11.5	-	V	
Differential Input Resistance (Note 16)	+25°C	50	90	-	KΩ	
Differential Input Capacitance	+25°C	-	3	-	pF	
Input Noise Voltage Density fo = 1000Hz	+25°C	_	26	-	nV/√Hz	
Input Noise Current Density fo = 1000Hz	+25°C	-	4	-	pA/√Hz	
TRANSFER CHARACTERISTICS						
Large Signal Voltage Gain (Note 3)	+25°C	71	76	_	dB	
	Full	68	-	-	dB	
Common Mode Rejection Ratio (Note 4)	Full	70	80	-	dB	
Minimum Stable Gain	+25°C	+1	-	-	V/V	
Unity Gain Bandwidth (Notes 2, 5)	+25°C	-	45	- 1	MHz	
Gain Bandwidth Product (Note 5)	+25°C	-	50	-	MHz	
Phase Margin (Note 2)	+25°C	-	65	-	Degrees	
Gain Margin (Note 2)	+25°C	-	8.0	-	dB	
OUTPUT CHARACTERISTICS			<u> </u>			
Output Voltage Swing (R _L = 1K Ω)	Full	±10	±11	-	V	
Output Voltage Swing ($R_L = 75\Omega$) (Note 16)	+25°C	±2	-	-	V	
Full Power Bandwidth (Note 6)	Full	3.8	5.1	-	MHz	
Output Current (Note 17)	Full	±25	-	-	mA	
Disabled Output Current (Note 18)	Full	-	-	860	μА	
Output Resistance	+25°C	-	20	-	Ω	
TRANSIENT RESPONSE		·	<u> </u>			
Rise Time (Notes 2, 7)	+25°C	l -	7		ns	
Overshoot (Notes 2, 7)	+25°C	_	10	-	%	
Slew Rate (Notes 2, 9)	Full	120	160	-	V/µs	
Settling Time to 0.1% of ±10V Output (Note 8)	+25°C		120	l _	ns	

Specifications HA-2444

Electrical Specifications V+=+15V, V-=-15V, $R_L=1K$, $C_L=10pF$, $V_{IL}=0.8V$, $V_{IH}=2.4V$. Unless Otherwise Specified. Specifications Apply to All Channels.

			HA-2444-5,-9			
F	PARAMETER	TEMP	MIN	TYP	MAX	UNITS
SWITCHING CHARACTER	ISTICS					
Channel Select Time (Note	10)	0 to +85°C	-	60	100	ns
		-40 to 0°C	-	80	125	ns
Output Enable Time (Note	11)	Full	-	40	100	ns
Digital Input Voltages	V _{IH}	Full	2.4	-	-	v I
	VIL	Full	-	-	8.0	l v
D0/D1 Input Current	$(V_{IL} = 0.0V)$	Full	-	0.7	1	mA
	$(V_{IH} = 5.0V)$	Full	-	-	1.2	μА
EN Input Current	$(V_{IL} = 0.0V)$	Full	-	-	50	μА
	$(V_{IH} = 5.0V)$	Full	-	-	1.2	μА
Crosstalk Rejection (Note 1	12)	+25°C	-	60		dB
VIDEO PARAMETERS						
Differential Phase (Note 14	()	+25°C	-	0.03	-	Degrees
Differential Gain (Note 14)		+25°C	-	0.03	-	%
Gain Flatness (Notes 2, 13)) (10MHz)	+25°C	-	0.1	-	dB
Chrominance to Luminanc	e Gain (Note 14)	+25°C	-	0.1	} -	dB
Chrominance to Luminanc	e Delay (Note 14)	+25°C	-	7	-	ns
POWER SUPPLY						
lcc		Full	-	20	25	mA
IEE		Full	-	20	25	mA
Supply Current (Output Dis	sabled) (Note 19)	Full	-	-	10	mA
PSRR (Note 15)		Full	65	80	-	dB

NOTES:

- Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operation under any of these conditions is not necessarily implied.
- 2. A_V = +1.
- 3. $V_{OUT} = \pm 5V$.
- 4. $V_{CM} = \pm 5V$.
- 5. $V_{OUT} = \pm 100 \text{mV}$.
- 6. Full Power Bandwidth is calculated by: FPBW = Slew Rate, VPEAK = 5V

2πVΡΕΑΚ

- 7. $V_{OUT} = 0$ to ±200mV.
- 8. Settling time to 0.1% with a 10V step. Specified with the channel pre-selected and the output stage enabled. $A_{\rm V}=-1$.
- 9. $V_{OUT} = -5V$ to +5V or +5V to -5V.

- 10. The time required for an enabled HA-2444 to switch from one input channel to another. Measured from the 50% point of the digital input to 50% of the output. A_V = +1 for all channels. V_{OUT} switches from 0V to 5V.
- 11. The time required to enable the output with a channel preselected. Measured from the 50% point of the Enable input to 4V on the output. A_V = +1 for all channels. V_{IN} = 5V for the selected channel.
- 12. $V_{IN}=5Vp-p$, fo = 5MHz, for one of the 3 unselected channels. $V_{IN}=0$ for the selected channel. $A_V=+1$ for all channels.
- 13. VIN = 200mV_{RMS}.
- Tested with a VM700A video tester using a NTC-7 Composite input signal.
- 15. $V_S = \pm 15V$ to $\pm 20V$.
- These parameters are not tested. The limits are guaranteed based on lab characterization and reflect lot to lot variation.
- 17. $V_{OUT} = \pm 10V$, $V_{EN} = 2.4V$, 50% Duty Cycle max.
- 18. $V_{OUT} = \pm 5V$, $V_{EN} = 0.8V$.
- 19. Applies to ICC and IEE. VOUT = 0V, VEN = 0.8V.



HA-2500/02/05

Precision High Slew Rate Operational Amplifiers

August 1991

Features

High Slew Rate	30V/μs
Fast Settling	330ns
Wide Power Bandwidth	500KHz
High Gain Bandwidth	12MHz
High Input Impedance	50ΜΩ
Low Offset Current	10nA

Internally Compensated For Unity Gain Stability

Description

HA-2500/2502/2505 comprises a series of monolithic operational amplifiers whose designs are optimized to deliver excellent slew rate, bandwidth, and settling time specifications. The outstanding dynamic features of this internally compensated device are complemented with low offset yottage and offset current.

These dielectrically isolated amplifiers are ideally suited for applications such as data acquisition, R.F., video, and pulse conditioning circuits. Slew rates of $\pm 30 \text{V/µs}$ and 330ns (0.1%) settling time make these devices excellent components in fast, accurate data acquisition and pulse amplification designs. 12MHz small signal bandwidth and 500kHz power bandwidth make these devices well suited to R.F. and video applications. With 2mV typical offset voltage plus offset trim capability and 10nA offset current,


Applications

- Data Acquisition Systems
- R.F. Amplifiers
- Video Amplifiers
- Signal Generators
- Pulse Amplification

HA-2500/2502/2505 are particularly useful components in signal conditioning designs.

The gain and offset voltage figures of the HA-2500 series are optimized by internal component value changes while the similar design of the HA-2510 series is maximized for slew rate.

The HA-2500 and HA-2502 have guaranteed operation from -55°C to +125°C and are available in Hermetic Metal Can and Ceramic Mini-DIP packages. Both are offered as a /883 military grade part with the HA-2502 also available in LCC package. The HA-2505 has guaranteed operation from 0°C to +75°C and is available in Plastic and Ceramic Mini-DIP and Metal Can packages. Mil-Std-883 product and data sheets are available upon request.



Specifications HA-2500/2502/2505

Absolute Maximum Ratings (Note 6)	Operating Temperature Range
Differential Input Voltage ±15.0V Peak Output Current 50mA Internal Power Dissipation 300mW	$\begin{array}{lll} \text{HA-2500/2502-2} & -55^{\circ}\text{C} \leq \text{T}_{A} \leq +125^{\circ}\text{C} \\ \text{HA-2505-5} & 0^{\circ}\text{C} \leq \text{T}_{A} \leq +75^{\circ}\text{C} \\ \text{HA-2505-9} & -40^{\circ}\text{C} \leq \text{T}_{A} \leq +85^{\circ}\text{C} \\ \text{Storage Temperature Range} & -65^{\circ}\text{C} \leq \text{T}_{A} \leq +150^{\circ}\text{C} \\ \text{Maximum Junction Temperature} & +175^{\circ}\text{C} \\ \end{array}$

Electrical Specifications V+ = +15V DC, V- = -15V DC

	HA-2500-2		HA-2502-2		HA-2505-5, -9						
PARAMETER	TEMP.	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
NPUT CHARACTERISTICS											
Offset Voltage	+25°C Full	-	2	5 8	-	4 -	8 10	- 1	4	8 10	mV mV
Offset Voltage Average Drift	Full	-	20	-	- '	20	-		20	-	μV/ºC
Bias Current	+25°C Full	-	100	200 400	- -	125 -	250 500	-	125 -	250 500	nA nA
Offset Current	+25°C Full	-	10 -	25 50	- -	20 -	50 100	-	20 -	50 100	nA nA
Input Resistance (Note 10)	+25°C	25	50	-	20	50	-	20	50	-	МΩ
Common Mode Range	Full	±10.0	-	1	±10.0	-	-	±10.0	-	-	٧
TRANSFER CHARACTERISTICS											
Large Signal Voltage Gain (Note 1, 4)	+25°C Full	20K 15K	30K -	-	15K 10K	25K -	-	15K 10K	25K -	- -	V/V V/V
Common Mode Rejection Ratio (Note 2)	Full	80	90	-	74	90	-	74	90	-	dB
Gain Bandwidth Product (Note 3)	+25°C		12		<u> </u>	12		-	12	-	MHz
OUTPUT CHARACTERISTICS											
Output Voltage Swing (Note 1)	Full	±10.0	±12.0	-	±10.0	±12.0	-	±10.0	±12.0	-	٧
Output Current (Note 4)	+25°C	±10	±20	-	±10	±20	-	±10	±20	-	mA
Full Power Bandwidth (Notes 4, 11)	+25°C	350	500	-	300	500		300	500		KHz
TRANSIENT RESPONSE											
Rise Time (Notes 1, 5, 7 & 8)	+25°C	-	25	50	-	25	50	-	25	50	ns
Overshoot (Notes 1, 5, 7 & 8)	+25°C	-	25	40	-	25	50	-	25	50	%
Slew Rate (Notes 1, 5, 8 & 12)	+25°C	±25	±30	-	±20	±30	-	±20	±30	-	V/µs
Settling Time to 0.1% (Notes 1, 5, 8 & 12)	+25°C	-	0.33	-	-	0.33	-	-	0.33		μs
POWER SUPPLY CHARACTERISTICS											
Supply Current	+25°C	-	4	6	-	4	6	-	4	6	mA
Power Supply Rejection Ratio (Note 9)	Full	80	90	-	74	90	-	74	90	-	dB

NOTES:


- 1. $R_L = 2K\Omega$
- 2. $V_{CM} = \pm 10V$
- 3. A_V > 10
- 4. $V_0 = \pm 10.0V$
- 5. C_L = 50pF
- Absolute Maximum Ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired.
- 7. $V_0 = \pm 200 \text{mV}$
- 8. See Transient Response Test Circuits and Waveforms.
- 9. $\Delta V = \pm 5.0V$

- This parameter value is based on design calculations.
- Full Power Bandwidth guaranteed based on slew rate measurement using:
 FPBW = S.R./2πVpeak.
- 12. $V_{OUT} = \pm 5V$.


HA-2500/2502/2505

Performance Curves V+ = +15VDC, V- = -15VDC, TA = +25°C, Unless Otherwise Stated


INPUT BIAS AND OFFSET CURRENT vs. TEMPERATURE




EQUIVALENT INPUT NOISE vs. BANDWIDTH (With 10Hz High Pass Filter)




NORMALIZED AC PARAMETERS vs. TEMPERATURE




OPEN-LOOP FREQUENCY AND PHASE RESPONSE



NORMALIZED AC PARAMETERS vs. SUPPLY VOLTAGE AT +25°C




OPEN LOOP FREQUENCY RESPONSE FOR VARIOUS VALUES OF CAPACITORS FROM COMPENSATION PIN TO GROUND




NOTE: External compensation components are not required for stability, but may be added to reduce bandwidth if desired.

OPEN LOOP VOLTAGE GAIN vs. TEMPERATURE




OUTPUT VOLTAGE SWING vs. FREQUENCY AT +25°C




Typical Performance Curves (Continued)





VOLTAGE FOLLOWER PULSE RESPONSE




 $R_L = 2K\Omega$, $C_L = 50pF$ Upper Trace: Input Lower Trace: Output

Vertical = 5V/Div. Horizontal = 200ns/Div. $T_A = +25^{\circ}C$, $V_S = \pm 15.0V$

Test Circuits

SLEW RATE AND SETTLING TIME




TRANSIENT RESPONSE

± 200mV



SLEW RATE AND TRANSIENT RESPONSE




SUGGESTED VOS ADJUSTMENT



NOTE: Measured on Both Positive and Negative Transitions from OV to +200mV and OV to -200mV at the output.

Tested Offset Adjustment Range is $|V_{OS}+1mV|$ minimum referred to output. Typical ranges are $\pm 6mV$ with $R_T=20k\Omega$.

Settling Time Circuit



- Feedback and Summing Resistor Ratios Should be 0.1% matched.
- Clipping Diodes CR1 and CR2 are Optional, HP5082-2810 Recommended.

Die Characteristics

Transistor Count	57 x 65	x 19 mils Inbiased
HA2-Metal Can (-2, -5, -7)	oja 202	ч _ј с 56
HA2-Metal Can (-8, /883)	168	52
HA3-Plastic Mini-DIP (-5)	84	34
HA4-Ceramic LCC (/883)	97	35
HA7-Ceramic Mini-DIP (-8, /883)	138	63
HA7-Ceramic Mini-DIP (-2, -5, -7)	204	112



HA-2510/12/15

August 1991

High Slew Rate Operational Amplifiers

Features

High Slew Rate	60 V /μs
Fast Settling	250ns
Wide Power Bandwidth	1,000kHz
High Gain Bandwidth	12MHz
High Input Impedance	100ΜΩ
e Low Offcet Current	1000

Internally Compensated For Unity Gain Stability

Description

HA-2510/2512/2515 are a series of high performance operational amplifiers which set the standards for maximum slew rate, highest accuracy and widest bandwidths for internally compensated monolithic devices. In addition to excellent dynamic characteristics, these dielectrically isolated amplifiers also offer low offset current and high input impedance.

The ±60V/µs slew rate and 250ns (0.1%) settling time of these amplifiers is ideally suited for high speed D/A, A/D, and pulse amplification designs. HA-2510/2512/2515's superior 12MHz gain bandwidth and 1000kHz power-bandwidth is extremely useful in R.F. and video applications. For accurate

Applications


- Data Acquisition Systems
- R.F. Amplifiers
- Video Amplifiers
- Signal Generators
- Pulse Amplification

signal conditioning these amplifiers also provide 10nA offset current, coupled with 100M Ω input impedance, and offset trim capability.


The HA-2510 and HA-2512 have guaranteed operation from -55°C to +125°C and are available in Metal Can and Ceramic Mini-DIP packages. Both are offered as a /883 military grade part with the HA-2512 also available in LCC package. The HA-2515 has guaranteed operation from 0°C to +75°C and is available in Plastic and Ceramic Mini-DIP and Metal Can packages. Mil-Std-883 product and data sheets are available upon request.

Pinouts HA7-2510/12/15


(CERAMIC MINI-DIP)
HA3-2515 (PLASTIC MINI-DIP)
TOP VIEW



HA2-2510/12/15 (TO-99 METAL CAN) TOP VIEW



Schematic



Specifications HA-2510/2512/2515

Absolute Maximum Ratings (Note 6) O Voltage Between V+ and V- Terminals .40.0V H. Differential Input Voltage ±15.0V H. Peak Output Current .50mA H. Internal Power Dissipation 300mW St Lead Solder Temperature (10 Seconds) +275°C M

Storage Temperature Range-65°C ≤T_A ≤+150°C Maximum Junction Temperature+175°C

Electrical Specifications V+ = +15V DC, V- = -15V DC

		HA-2510-2		HA-2512-2			HA-2515-5, -9				
PARAMETER	TEMP.	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS											
Offset Voltage	+25°C Full	-	4 -	8 11	-	5 -	10 14	-	5 -	10 14	mV mV
Offset Voltage Average Drift	Full	-	20	-	-	25	-	-	30	-	μV/oC
Bias Current	+25°C Full	-	100	200 400	-	125 -	250 500	-	125 -	250 500	nA nA
Offset Current	+25°C Full	-	10 -	25 50	- -	20 -	50 100	- -	20 -	50 100	nA nA
Input Resistance (Note 10)	+25°C	50	100	-	40	100	-	40	100	-	МΩ
Common Mode Range	Full	±10.0	<u> </u>		±10.0	-	_	±10.0	-		V
TRANSFER CHARACTERISTICS											
Large Signal Voltage Gain (Note 1, 4)	+25°C Full	10K 7.5K	15K -	-	7.5K 5K	15K -	-	7.5K 5K	15K -	-	V/V V/V
Common Mode Rejection Ratio (Note 2)	Full	80	90	-	74	90	-	74	90	- 1	dB
Gain Bandwidth Product (Note 3)	+25°C	-	12	-		12	-		12	-	MHz
OUTPUT CHARACTERISTICS											
Output Voltage Swing (Note 1)	Full	±10.0	±12.0	-	±10.0	±12.0	-	±10.0	±12.0	-	٧
Output Current (Note 4)	+25°C	±10	±20	-	±10	±20	-	±10	±20	-	mA
Full Power Bandwidth (Notes 4, 11)	+25°C	750	1000		600	1000		600	1000		kHz
TRANSIENT RESPONSE											
Rise Time (Notes 1, 5, 7 & 8)	+25°C	-	25	50	-	25	50	-	25	50	ns
Overshoot (Notes 1, 5, 7 & 8)	+25°C	-	25	40	-	25	50	-	25	50	%
Slew Rate (Notes 1, 5, 8 & 12)	+25°C	±50	±65	-	±40	±60	-	±40	±60	-	V/μs
Settling Time to 0.1% (Notes 1, 5, 8 & 12)	+25°C	-	0.25	-	-	0.25	1	-	0.25	-	μs
POWER SUPPLY CHARACTERISTICS											
Supply Current	+25°C	-	4	6	-	4	6	-	4	6	mA
Power Supply Rejection Ratio (Note 9)	Full	80	90	-	74	90	-	74	90	- '	dB

NOTES:


- 1. $R_L = 2K\Omega$
- 2. $V_{CM} = \pm 10V$
- 3. A_V > 10
- 4. $V_{O} = \pm 10.0V$
- 5. C_L = 50pF
- Absolute Maximum Ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired.
- 7. $V_0 = \pm 200 \text{mV}$
- 8. See Transient Response Test Circuits and Waveforms.
- 9. $\Delta V = \pm 5.0 V$

- 10. This parameter value is based on design cal-
- Full Power Bandwidth guaranteed based on slew rate measurement using: FPBW = S.R./2πVpeak.
- 12. $V_{OUT} = \pm 5V$.




Typical Performance Curves (Continued)

POWER SUPPLY CURRENT vs TEMPERATURE




VOLTAGE FOLLOWER PULSE RESPONSE



R_L = 2KΩ, C_L = 50pF Upper Trace: Input Lower Trace: Output Vertical = 5V/Div. Horizontal = 200ns/Div. $T_A = +25^{\circ}C$, $V_S = \pm 15.0V$

Test Circuits


SLEW RATE AND SETTLING TIME



TRANSIENT RESPONSE



SLEW RATE AND TRANSIENT RESPONSE




SUGGESTED VOS ADJUSTMENT



NOTE: Measured on Both Positive and Negative Transitions from 0V to +200mV and 0V to -200mV at the output.

Tested Offset Adjustment Range is $|V_{OS}+1mV\>|$ minimum referred to output. Typical ranges are $\pm 6mV$ with $R_T=20k\Omega.$


Settling Time Circuit




- A_V = -1
- Feedback and Summing Resistor Ratios Should be 0.1% matched.
- Clipping Diodes CR1 and CR2 are Optional. HP5082-2810 Recommended.

Die Characteristics


Transistor Count		40
Die Dimensions	57 x 65 :	x 19 mils
Substrate Potential		Inbiased
Process	Bi	polar-DI
Thermal Constants (°C/W)	θ_{ja}	θ_{jC}
HA2-Metal Can (-2, -5, -7)	202	56
HA2-Metal Can (-8, /883)	168	52
HA3-Plastic Mini-DIP (-5)	84	34
HA4-Ceramic LCC (/883)	97	35
HA7-Ceramic Mini-DIP (-8, /883)	138	63
HA7-Ceramic Mini-DIP (-2, -5, -7)	204	112




INPUT BIAS AND OFFSET CURRENT vs. TEMPERATURE




EQUIVALENT INPUT NOISE vs. BANDWIDTH (With 10Hz High Pass Filter)




NORMALIZED AC PARAMETERS vs. TEMPERATURE




OPEN-LOOP FREQUENCY AND PHASE RESPONSE



NORMALIZED AC PARAMETERS vs. SUPPLY VOLTAGE AT +25°C




OPEN LOOP FREQUENCY RESPONSE FOR VARIOUS VALUES OF CAPACITORS FROM COMPENSATION PIN TO GROUND




NOTE: External compensation components are not required for stability, but may be added to reduce bandwidth if desired.

OPEN LOOP VOLTAGE GAIN vs. TEMPERATURE



OUTPUT VOLTAGE SWING vs. FREQUENCY AT +25°C





HA-2520/22/25

August 1991

Features

Uncompensated High Slew Rate Operational Amplifiers

High Slew Rate	120V/μs
Fast Settling	200ns
Wide Power Bandwidth	2,000kHz
 High Gain Bandwidth (Ay ≥ 3) 	20MHz
High Input Impedance	100ΜΩ

Low Offset Current 10nA

- Data Acquisition Systems
- R.F. Amplifiers

Applications

- Video Amplifiers
- Signal Generators
- Pulse Amplification

Description

HA-2520/2522/2525 comprise a series of monolithic operational amplifiers delivering an unsurpassed combination of specifications for slew rate, bandwidth and settling time. These dielectrically isolated amplifiers are controlled at close loop gains greater than 3 without external compensation. In addition, these high performance components also provide low offset current and high input impedance.


120V/µs slew rate and 200ns (0.2%) settling time of these amplifiers make them ideal components for pulse amplification and data acquisition designs. These devices are valuable components for R.F. and video circuitry requiring up to 20MHz gain bandwidth and 2MHz power

OUT

bandwidth. For accurate signal conditioning designs the HA-2520/2522/2525's superior dynamic specifications are complimented by 10nA offset current, 100M Ω input impedance and offset trim capability.

The HA-2520 and HA-2522 have guaranteed operation from -55°C to +125°C and are available in metal can and Ceramic Mini-DIP packages. Both are offered in /883 grade with the HA-2522 also available in LCC package. The HA-2525 has guaranteed operation from 0°C to +75°C and is available in plastic and Ceramic Mini-DIP and metal can packages. Mil-Std-883 product and data sheets are available upon request.

Pinouts HA7-2520/22/25 (CERAMIC MINI-DIP) HA3-2525 (PLASTIC MINI-DIP) TOP VIEW 8 COMP BAL 1 6 OUT + IN 3 5 BAL HA2-2520/22/25 (TO-99 METAL CAN) TOP VIEW COMP



Specifications HA-2520/2522/2525


Absolute Maximum Ratings (Note 13)	Operating Temperature Range
Differential Input Voltage±15.0V	$\begin{array}{lll} \text{HA-2520/2522-2} & -55^{\circ}\text{C} \leq T_{A} \leq +125^{\circ}\text{C} \\ \text{HA-2525-5} & 0^{\circ}\text{C} \leq T_{A} \leq +75^{\circ}\text{C} \\ \text{HA-2525-9} & -40^{\circ}\text{C} \leq T_{A} \leq +85^{\circ}\text{C} \\ \text{Slorage Temperature Range} & -65^{\circ}\text{C} \leq T_{A} \leq +150^{\circ}\text{C} \\ \text{Maximum Junction Temperature} & +175^{\circ}\text{C} \\ \end{array}$

Electrical Specifications V+ = +15V DC, V- = -15V DC

		н	A-2520-	-2	H	A-2522-	-2	HA-	2525-5	, -9	
PARAMETER	TEMP	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS											
Offset Voltage	+25°C Full	-	4 -	8 11	-	5 -	10 14	-	5 -	10 14	mV mV
Offset Voltage Drift	Full	-	20	-	-	25	-	-	30	-	μV/oC
Bias Current	+25°C Full	-	100 -	200 400	-	125 -	250 500	-	125 -	250 500	nA nA
Offset Current	+25°C Full	-	10 -	25 50	-	20 -	50 100	-	20 -	50 100	nA nA
Input Resistance (Note 9)	+25°C	50	100	-	40	100	-	40	100	-	МΩ
Common Mode Range	Full	±10.0	-	-	±10.0	-	-	±10.0	-	-	V
TRANSFER CHARACTERISTICS											
Large Signal Voltage Gain (Notes 1, 4)	+25°C Full	10K 7.5K	15K -	-	7.5K 5K	15K -	-	7.5K 5K	15K -	-	V/V V/V
Common Mode Rejection Ratio (Note 2)	Full	80	90	-	74	90	-	74	90	-	dB
Gain Bandwidth Product (Notes 3, 12)	+25°C	10	20	-	10	20	-	10	20	-	MHz
OUTPUT CHARACTERISTICS		,									
Output Voltage Swing (Note 1)	Full	±10.0	±12.0	-	±10.0	±12.0	-	±10.0	±12.0	-	V
Output Current (Note 4)	+25°C	±10	±20	-	±10	±20	-	±10	±20	-	mA
Full Power Bandwidth (Notes 4, 10)	+25°C	1500	2000	-	1200	2000	-	1200	2000	-	kHz
TRANSIENT RESPONSE (A _V = +3V)											
Rise Time (Notes 1, 5, 6 & 8)	+25°C	-	25	50		25	50	-	25	50	ns
Overshoot (Notes 1, 5, 6, & 8)	+25°C	-	25	40	-	25	50	-	25	50	%
Slew Rate (Notes 1, 5, 8 & 11)	+25°C	±100	±120	-	±80	±120	-	±80	±120	-	V/µs
Settling Time (Notes 1, 5, 8 & 11)	+25°C	-	0.20	-		0.20		-	0.20	-	μѕ
POWER SUPPLY CHARACTERISTIC	s										
Supply Current	+25°C	-	4	6	-	4	6	-	4	6	mA
Power Supply Rejection Ratio (Note 7)	Full	80	90	-	74	90	-	74	90	-	dB


NOTES:

- 1. $R_L = 2k\Omega$
- 2. $V_{CM} = \pm 10V$
- 3. A_V > 10
- 4. $V_O = \pm 10.0V$
- 5. C_L = 50pF
- 6. $V_0 = \pm 200 \text{mV}$
- 7. $\Delta V = \pm 5.0 V$
- 8. See Transient Response Test Circuits and Waveforms.
- 9. This parameter value is based on design calculations.
- 10. Full Power Bandwidth guaranteed based on slew rate measurement using: FPBW = $S.R./2\pi Vpeak$.
- 11. $V_{OUT} = \pm 5V$
- 12. Guaranteed by design.
- 13. Absolute Maximum Ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operation under any of these conditions is not necessarily implied.




Performance Curves (Continued)


POWER SUPPLY CURRENT vs. TEMPERATURE



VOLTAGE FOLLOWER PULSE RESPONSE



POWER SUPPLY REJECTION RATIO vs. FREQUENCY




 $R_L = 2K\Omega$, $C_L = 50pF$

Horizontal = 100ns/Div. $T_A = +25$ °C, $V_S = \pm 15$ V


Upper Trace: Input; 1.67V/Div. Lower Trace: Output; 5V/Div.

Test Circuits


SLEW RATE AND SETTLING TIME



TRANSIENT RESPONSE



SLEW RATE AND TRANSIENT RESPONSE




SUGGESTED VOS ADJUSTMENT



NOTE: Measurement on both positive and negative transitions from OV to +200mV and 0V to -200mV at the output.

Tested Offset Adjustment Range is VOS +1mV | minimum referred to ouput. Typical range is +20mV to -18mV with $R_T = 20k\Omega$.


Settling Time Circuit



- A_V = -3
- Feedback and Summing Resistor Ratios Should be 0.1%
- Clipping Diodes CR1 and CR2 are Optional. HP5082-2810 Recommended.

HA-2520/2522/2525


Typical Application



NOTE: Compensation Circuit for A_V =−1 Slew Rate ≈ 120V/µs Bandwidth ≈ 10MHz

Settling Time (0.1%) ≈ 500ns

Capacitance at pin 8 must be minimized for maximum bandwidth. Tested and functional with supply voltages from ±4V to ±15V.



Die Characteristics

Transistor Count	57 x 65	x 19 mils Inbiased
Thermal Constants (°C/W)	θ_{ja}	θjc
HA2-Metal Can (-2, -5, -7)	206	56
HA2-Metal Can (-8, /883)	168	52
HA3-Plastic Mini-DIP (-5)	90	39
HA4-Ceramic LCC (/883)	99	37
HA7-Ceramic Mini-DIP (-8, /883)	100	28
HA7-Ceramic Mini-DIP (-2, -5, -7)	204	112



HA-2529

August 1991

Faaturaa

Uncompensated, High Slew Rate High Output Current, Operational Amplifier

reatures	
High Slew Rate	150V/μs
Fast Settling	200ns
Wide Power Bandwidth	2MHz
 Wide Gain Bandwidth (Ay ≥ 3) 	20MHz
High Input Impedance	\dots 130M Ω
Low Offset Current	5nA
High Output Current	±30mA

Applications

- Data Acquisition Systems
- · R.F. Amplifiers
- Video Amplifiers
- Signal Generators
- Pulse Amplification

Description

The HA-2529 is a monolithic operational amplifier which typifies excellence of design. With a design based on years of experience coupled with the reliable dielectric isolation process, these amplifiers provide an outstanding combination of DC and AC parameters at closed loop gains greater than 3.

The HA-2529 offers 150V/µs slew rate and fast settling time (200ns), while consuming a mere 6mA of guiesent current, making these amplifiers ideal components for video circuitry and data acquisition designs. With 20MHz gain-bandwidth combined with 7.5kV/V open loop gain, the HA-2529 is an ideal component for demanding signal conditioning designs. These devices provide ±30mA output


current drive with an output voltage swing of ±10V making then suited for pulse amplifier and R.F. amplifier components.

The HA-2529 will upgrade output current, slew rate, offset voltage drift and offset current drift in systems presently using the HA-2520/22/25 or EHA-2520/22/25.


The HA-2529-2 has guaranteed operation over the military temperature range (-55°C to +125°C) and the HA-2529-5 has guaranteed operation over the commercial temperature range (0°C to +75°C). MIL-STD-883 product and data sheets are available upon request.

Pinouts


HA7-2529 (CERAMIC MINI-DIP) HA3-2529 (PLASTIC MINI-DIP) TOP VIEW



HA2-2529 (TO-99 METAL CAN) TOP VIEW



Schematic



3-271

Specifications HA-2529

Absolute Maximum Ratings (Note 1)

Operating Temperature Ranges

Voltage Between V+ and V- Terminals	40.0V
Differential Input Voltage	±15V
Output Current	90mA (Peak)
Internal Power Dissipation (Note 10)	300mW
Maximum Junction Temperature	+175°C

HA-2529-2	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$
HA-2529-5	0°C < T _A < +75°C
Storage Temperature Range	65°C ≤TA ≤+150°C

Electrical Specifications $V_S = \pm 15V$, $C_L = 50pF$, $R_L = 2k\Omega$, Unless Otherwise Specified


		HA-2529-2 -55°C to +125°C			HA-2529-5 0°C to +75°C			
PARAMETER	TEMP	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS								
Offset Voltage (Note 8)	+25°C	-	2	5	-	2	10	mV
	Full	- 1	-	8	-	-	14	mV
Average Offset Voltage Drift (Note 8)	Full	-	10	- 1	- 1	10	-	μV/oC
Bias Current (Note 8)	+25°C	l -	50	200	-	50	250	nA
	Full	-	80	400	-	80	400	nA
Average Bias Current Drift (Note 8)	Full	-	0.2	-	-	0.2		nA/°C
Offset Current (Note 8)	+25°C	-	5	25	-	5	50	nA
	Full	-	10	50	-	10	100	nA
Average Offset Current Drift	Full		0.02	-	-	0.02	-	nA/ºC
Common Mode Range	Full	±10	±13	-	±10	±13	_	V
Differential Input Resistance (Note 11)	+25°C	50	130 3	-	50	130 3	_	MΩ
Differential Input Capacitance Input Noise Voltage (f = 1kHz)	+25°C +25°C		20	_		20		pF nV/√Hz
Input Noise Current (f = 1kHz)	+25°C	_	1.8	_] -	1.8	_	pA/√Hz
TRANSFER CHARACTERISTICS	T23-0	L,	1.0	L	L	1		ρλγγιιΣ
	T							
Large Signal Voltage Gain (Note 3)	+25°C	10	18	-	7.5	18	-	kV/V
Common Mada Balantian Batta (Nata 5)	Full	7.5	15	-	5 74	15	-	kV/V
Common Mode Rejection Ratio (Note 5)	Full +25°C	80 15	100	l	74 15	100	_	dB MHz
Gain-Bandwidth Product (Note 2, 11) Minimum Stable Gain	+25°C	3	20	l :	3	20	_	V/V
	+2500		L -					V/V
OUTPUT CHARACTERISTICS	·							
Output Voltage Swing	Full	±10	±12	-	±10	±12	-	٧
Full Power Bandwidth (Notes 3 & 6)	+25°C	2.1	2.6	-	2.1	2.6	-	MHz
Output Current (Note 8)	+25°C	30	35	-	30	35	-	mA
	Full	25	30	-	25	30	-	mA
Output Resistance (Open Loop)	+25°C		30		<u> </u>	30		Ω
TRANSIENT RESPONSE (A _V = +3)								
Rise Time (Note 2, 7)	+25°C	-	20	45	-	20	50	ns
Overshoot (Note 2, 7)	+25°C	-	10	30	-	10	30	%
Slew Rate (Note 3, 7)	+25°C	135	150	-	135	150	-	V/μs
Settling Time (Note 4, 7)	+25°C	-	200	-	-	200	-	ns
POWER SUPPLY CHARACTERISTICS				4	-			
Supply Current	Full	-	4.5	6	l -	4.5	6	mA
Power Supply Rejection Ratio (Note 12)	Full	80	90] -	74	90	-	dB

NOTE


- Absolute maximum ratings are limiting values, applied individually beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.
- 2. $V_{OUT} = \pm 200 \text{mV}$, $A_V \ge 3$.
- 3. $V_{OUT} = \pm 10V$.
- 4. Settling Time is specified to 0.1% of final value for a 10V output step and $A_V = -1$.
- 5. $\Delta V_{CM} = \pm 10V$.
- 6. Full Power Bandwidth is guaranteed by equation: FPBW = Slew Rate
- 7. See Transient Response and Settling Time Test Circuits.
- 8. Refer to typical performance curve in data sheet.
- 9. $V_{OUT} = \pm 5V$.
- 10. Refer to package thermal constants in Die Information section.
- 11. Parameter is guaranteed by design and characterization data.
- 12. $\Delta V_S = \pm 10V$ to $\pm 20V$.

Test Circuits


SLEW RATE AND SETTLING TIME WAVEFORM




TRANSIENT RESPONSE WAVEFORM



SLEW RATE AND TRANSIENT RESPONSE TEST CIRCUIT



SUGGESTED VOS ADJUSTMENT




NOTE: Measured on both positive and negative transitions from 0 to +200mV and 0 to -200mV.

Tested Offset Adjustment is VOS +1mV minimum referred to output. Typical range is +28mV to -18mV with $R_T = 20k\Omega$.


LARGE SIGNAL RESPONSE

Horizontal Scale: (200ns/Div.) Vertical Scale: (2V/Div. Input) (5V/Div. Output)




SMALL SIGNAL RESPONSE


Horizontal Scale: (200ns/Div.) Vertical Scale: (50mV/Div. Input) (100mV/Div. Output)




Settling Time Circuit





- Feedback and summing resistor ratios should be 0.1% matched.
- · Clipping diodes CR1 and CR2 are optional. HP5082-2810 recommended.





Typical Applications





NOTE: • Compensation Circuit for A_V = -1

- Slew Rate ≈ 120V/µs
- Bandwidth ≈ 10MHz
- Settling Time (0.1%) ≈ 500ns
- Capacitance at pin 8 must be minimized for maximum bandwidth.
- Tested and functional with supply voltages from ±4V to ±15V.

Die Characteristics

Transistor Count		40
Die Dimensions 1660μm x		
Substrate Potential		V-
Process	E	3ipolar-D
Thermal Constants (°C/W)	θ_{ja}	θ_{jc}
HA2-Metal Can (-2, -5, -7)	206	56
HA2-Metal Can (-8, /883)	168	52
HA3-Plastic Mini-DIP (-5)	90	39
HA4-Ceramic LCC (/883)	99	37
HA7-Ceramic Mini-DIP (-8, /883)	140	65
HA7-Ceramic Mini-DIP (-2, -5, -7)	204	112



HA-2539

Very High Slew Rate Wideband Operational Amplifier

August 1991

• Monolithic Bipolar Dielectric Isolation Construction

Description

The Harris HA-2539 represents the ultimate in high slew rate, wideband, monolithic operational amplifiers. It has been designed and constructed with the Harris High Frequency Bipolar Dielectric Isolation process and features dynamic parameters never before available from a truly differential device.

With a 600V/µs slew rate and a 600MHz gain bandwidth product, the HA-2539 is ideally suited for use in video and RF amplifier designs, in closed loop gains of 10 or greater. Full ±10V swing coupled with outstanding A.C. parameters and complemented by high open loop gain makes the devices useful in high speed data acquisition systems.

Applications

- Pulse and Video Amplifiers
- Wideband Amplifiers
- High Speed Sample-Hold Circuits
- RF Oscillators


The HA-2539 is available in 14 pin ceramic and plastic DIP. The HA-2539-2 operates over -55°C to +125°C temperature range while the HA-2539-5 operates over the 0°C to +75°C range. Additionally, SOIC packaging is available in -5 and -9 temperature grades.

For further design assistance please refer to Application Note 541 (Using The HA-2539 Very High Stew Rate Wideband Operational Amplifiers) and Application Note 556 (Thermal Safe-Operating-Areas For High Current Operational Amplifiers).

For military grade product information, the HA-2539/883 data sheet is available upon request.


Pinout

HA1-2539/2539C (CERAMIC DIP) HA3-2539/2539C (PLASTIC DIP) HA9P2539/2539C (SOIC) TOP VIEW



(N.C.) No Connection pins may be tied to a ground plane for better isolation and heat dissipation

Schematic



Specifications HA-2539

Absolute Maximum Ratings (Note 1) Voltage Between V+ and V- Terminals .35V Differential Voltage .±6V Peak Output Current .50mA Continuous Output Current .33mArms Internal Quiescent Power Dissipation (Note 2) .870mW

Operating Temperature Range

HA-2539-2	-55°C < TA < +125°C
HA-2539/2539C-5	0°C ≤ TA ≤ +75°C
HA-2539-9	$-40^{\circ}C \le TA \le +85^{\circ}C$
Storage Temperature Range	-65°C ≤ TA ≤ +150°C
Maximum Junction Temperature	+175°C

 $\textbf{Electrical Specifications} \ \ V_{SUPPLY} = \pm 15 \text{V}, \ R_L = 1 \text{k}\Omega, \ C_L < 10 \text{pF}, \ Unless \ Otherwise \ Specified.}$

		HA-2539-2			HA-2539-5, -9			HA-2539C-5,-9			1
PARAMETER	TEMP	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS											
Offset Voltage	+25°C Full	-	8 13	10 15	-	8 13	15 20	-	8 13	15 20	mV mV
Average Offset Voltage Drift	Full	-	20	-	-	20	-	-	20	-	μV/°C
Bias Current	+25°C Full	- -	5 -	20 25	-	5 -	20 25	-	5 -	20 25	μ Α μ Α
Offset Current	+25°C Full	- -	1 -	6 8	-	1 -	6 8	-	1 -	6 8	μ Α μ Α
Input Resistance	+25°C	- ,	10	-	-	10	-	-	10	-	kΩ
Input Capacitance	+25°C	-	1	-	-	1	-	-	1	-	pF
Common Mode Range	Full	±10	-	-	±10	-	-	±10	-	-	٧
Input Current Noise $(f = 1KHz, R_{SOURCE} = 0\Omega)$	+25°C	-	6	-	-	6	-	-	6	-	pA/√H
Input Voltage Noise (f = 1KHz, RSOURCES = 0Ω)	+25°C	-	6	-	-	6	-	-	6	-	nV/√H
TRANSFER CHARACTERISTICS											
Large Signal Voltage Gain (Note 3)	+25°C Full	10K 5K	15K -	-	10K 5K	15K -	-	7K 5K	10K -	-	V/V V/V
Common-Mode Rejection Ratio (Note 4)	Full	60	72	-	60	72	-	60	72	-	dB
Minimum Stable Gain	+25°C	10	-	-	10	-	-	10	-	-	٧/٧
Gain Bandwidth Product (Notes 5 & 6)	+25°C	-	600	-	-	600	-	-	600	-	MHz
OUTPUT CHARACTERISTICS											
Output Voltage Swing (Note 3, 10)	Full	±10	-	-	±10	-	-	±10	-	-	٧
Output Current (Note 3)	+25°C	±10	±20	-	±10	±20	-	±10	±20	-	mA
Output Resistance	+25°C	-	30	-	-	30	-	-	30	-	Ω
Full Power Bandwidth (Notes 3 & 7)	+25°C	8.7	9.5	-	8.7	9.5	-	8.7	9.5	-	MHz
TRANSIENT RESPONSE (Note 8)											
Rise Time	+25°C	-	7	l -	-	7	T -	-	7	-	ns
Overshoot	+25°C	-	15	-	-	15	-	-	15	-	%
Slew Rate	+25°C	550	600	-	550	600	-	550	600	-	V/µs
Settling Time: 10V Step to 0.1%	+25°C	-	180	-	-	180	-	-	200	-	ns
POWER REQUIREMENTS											
Supply Current	Full	-	20	25	-	20	25	-	20	25	mA
Power Supply Rejection Ratio (Note 9)	Full	60	70	-	60	70	-	60	70	-	dB

NOTES:

- Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.
- 2. This value assumes a no load condition: Maximum power dissipation with load conditions must be designed to maintain the maximum junction temperature below +175°C. By using Application Note 556 on Safe Operating Area equations, along with the packaging thermal resistances listed in the die information section, proper load conditions can be determined. Heat sinking is recommended above +75°C with suggested models:

Thermalloy #6007 (θ_{SA} =40°C/W) or AAVID #5602B (θ_{SA} =16°C/W).


- 3. $R_L = 1k\Omega, V_O = \pm 10V$
- 4. VCM = ±10V
- 5. $V_{O} = 90 \text{mV}$
- 6. A_V = 10.
- 7. Full Power Bandwidth guaranteed based on slew

rate measurement using FPBW =
$$\frac{\text{Slew Rate}}{2\pi V_{\text{PEAK}}}$$

- 8. Refer to Test Circuits section of data sheet.
- 9. V_{SUPPLY} = ±5VDC to ±15VDC
- Guaranteed range for output voltage is ±10V. Functional operation outside of this range is not guaranteed.

Test Circuits


TEST CIRCUIT



 $V_S = \pm 15V$ $A_V = +10$ $C_L \le 10pF$


LARGE SIGNAL RESPONSE

Vertical Scale: A = 0.5V/Div., B = 5.0V/Div. Horizontal Scale: Time: 50ns/Div.




SMALL SIGNAL RESPONSE


Vertical Scale: Input = 10mV/Div., Output = 50mV/Div.
Horizontal Scale: 20ns/Div.



SETTLING TIME TEST CIRCUIT




- A_V = -10
- · Load Capacitance should be less than 10pF.
- It is recommended that resistors be carbon composition and that feedback and summing network ratios be matched to 0.1%.
- SETTLE POINT (Summing Node) capacitance should be less than 10pF.
 For optimum settling time results, it is recommended that the test circuit be constructed directly onto the device pins. A Tektronix 568 Sampling Oscilloscope with S-3A sampling heads is recommended as a settle point monitor.




Typical Performance Curves (Continued)


CLOSED LOOP FREQUENCY RESPONSE FOR VARIOUS CLOSED LOOP GAINS




OUTPUT VOLTAGE SWING vs. FREQUENCY




OUTPUT VOLTAGE SWING vs. LOAD RESISTANCE




NORMALIZED AC PARAMETERS vs. TEMPERATURE



SETTLING TIME FOR VARIOUS OUTPUT STEP VOLTAGES




POWER SUPPLY CURRENT vs. TEMPERATURE AND SUPPLY VOLTAGE




Applications


FREQUENCY COMPENSATION BY OVERDAMPING




STABILIZATION USING ZIN



REDUCING DC ERRORS COMPOSITE AMPLIFIER



DIFFERENTIAL GAIN ERROR (3%) HA-2539 20dB VIDEO GAIN BLOCK



NOTE: No connect pins (NC) on the HA-2539 should be tied to a ground plane

plane.
Refer to Figure 4 in Application Note 541 for detailed Application suggestions.

Die Characteristics

Transistor Count		
Die Dimensions	75 x 61 x 19 mils	
	(1910µm x 1550µm x 483µm)	
Substrate Potential (Power Up)*	V-	
Process	High Frequency Bipolar-DI	
Passivation	Nitride	
Thermal Constants (°C/W)	θ_{ja} θ_{jc}	
HA1-2539/2539C Ceramic DIP	104 48	
HA3-2539/2539C Plastic DIP	95 46	
HA9P2539/2539C SOIC	119 36	

^{*}The substrate may be left floating (Insulating Die Mount) or it may be mounted on conductor at V- potential.



HA-2540

Wideband, Fast Settling Operational Amplifier

August 1991

Features
• Very High Slew Rate 400V/µs
• Fast Settling Time
• Wide Gain-Bandwidth (AV \geq 10) 400MHz
Power Bandwidth
• Low Offset Voltage 8mV
• Input Voltage Noise $6nV/\sqrt{Hz}$
Output Voltage Swing±10V

Monolithic Bipolar Construction

Applications

- Pulse and Video Amplifiers
- Wideband Amplifiers
- . High Speed Sample-Hold Circuits
- Fast, Precise D/A Converters

Description

The Harris HA-2540 is a wideband, very high slew rate, monolithic operational amplifier featuring superior speed and bandwidth characteristics. Bipolar construction coupled with dielectric isolation allows this truly differential device to deliver outstanding performance in circuits where closed loop gain is 10 or greater. Additionally, the HA-2540 has a drive capability of $\pm 10V$ into a $1 \mathrm{K}\Omega$ load. Other desirable characteristics include low input voltage noise, low offset voltage, and fast settling time.


A 400V/µs slew rate ensures high performance in video and pulse amplification circuits, while the 400MHz gain-bandwidth-product is ideally suited for wideband signal amplification. A settling time of 140ns also makes the HA-2540 an excellent selection for high speed Data Acquisition Systems.

The HA-2540-2 is specified over the -55°C to +125°C range while the HA-2540-5 is specified from 0°C to +75°C. The HA-2540 is available in the 14 pin Ceramic and Plastic DIP packages. A SOIC packaging option is also available in -5 and -9 temperature grades.

Refer to Application Note 541 and Application Note 556 for more information on High Speed Op-Amp applications. MIL-STD-883 data sheet is available on request.


Pinout

HA1-2540/2540C (CERAMIC DIP) HA3-2540/2540C (PLASTIC DIP) HA9P2540/2540C (SOIC) TOP VIEW



NC No Connection. These pins may be tied to a ground plane for added isolation and heat dissipation

Schematic



CAUTION: These devices are sensitive to electrostatic discharge. Proper I.C. handling procedures should be followed. Copyright © Harris Corporation 1991

Absolute Maximum Ratings (Note 1)

Voltage Between V+ and V- Terminals 35V Differential Voltage ±6V Output Current 33mArms (Continuous), 50mA (Peak) Internal Power Dissipation (Note 2) 870mW (Cerdip)

Operating Temperature Ranges

HA-2540-2	55°C < T∆ < +125°C
HA-2540/2540C-5	
HA-2540/2540C-9	40°C < TA < +85°C
Storage Temperature Range	65°C < TA < +150°C
Junction Temperature	+175°C

Electrical Specifications $V_{SUPPLY} = \pm 15V$, $R_L = 1k\Omega$, $C_L < 10pF$, Unless Otherwise Specified.

	1	HA-2540-2			HA-2540-5, -9			HA-2540C-5, -9			į į	
PARAMETER	TEMP	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS	
INPUT CHARACTERISTICS												
Offset Voltage	+25°C Full	-	8 13	10 15		8 13	15 20	-	8 13	15 20	mV mV	
Average Offset Voltage Drift	Full	-	20	-	-	20	-	-	20	-	μV/ºC	
Bias Current	+25°C Full	-	5 -	20 25	-	5 -	20 25	-	5 -	20 25	μA μA	
Offset Current	+25°C Full	-	1 -	6 8	-	1 -	6 8	-	1 -	6 8	μΑ μΑ	
Input Resistance	+25°C	-	10	-	-	10	-	-	10	-	kΩ	
Input Capacitance	+25°C	-	1	-	-	1	-	-	1	-	pF	
Common Mode Range	Full	±10	-	-	±10	-	-	±10	-	-	V	
Input Noise Current $(f = 1kHz, R_{SOURCE} = 0\Omega)$	+25°C	-	6	-	-	6	-	-	6	-	pA/√H	
Input Noise Voltage $(f = 1kHz, R_{SOURCES} = 0\Omega)$	+25°C	-	6	-	-	6	-	-	6	-	nV/√H	
TRANSFER CHARACTERISTICS												
Large Signal Voltage Gain (Note 3)	+25°C Full	10K 5K	15K -	-	10K 5K	15K -	-	7K 5K	10K -	-	V/V V/V	
Common-Mode Rejection Ratio (Note 4)	Full	60	72	-	60	72	-	60	72	-	dB	
Minimum Stable Gain	+25°C	10	-	-	10	-	-	10	-	-	V/V	
Gain-Bandwidth-Product (Notes 5 & 6)	+25°C	-	400	-	-	400	-	-	400	-	MHz	
OUTPUT CHARACTERISTICS												
Output Voltage Swing (Note 3, 10)	Full	±10	-	-	±10	-	-	±10	-	-	٧	
Output Current (Note 3)	+25°C	±10	±20	-	±10	±20	-	±10	±20	-	mA	
Output Resistance	+25°C	-	30	-	-	30	-	-	30	-	Ω	
Full Power Bandwidth (Notes 3 & 7)	+25 ⁰ C	5.5	6	-	5.5	6	-	5.5	6	-	MHz	
TRANSIENT RESPONSE (Note 8)												
Rise Time	+25°C	<u> </u>	14	-	-	14	-	-	14	-	ns	
Overshoot	+25°C	-	5	-	-	5	-	-	5	-	%	
Slew Rate	+25°C	320	400	-	320	400	-	320	400	-	V/µs	
Settling Time: 10V Step to 0.1%	+25°C		140	-	-	140	-		140	-	ns	
POWER REQUIREMENTS												
Supply Current	Full	-	20	25	-	20	25	-	20	25	mA	
Power Supply Rejection Ratio (Note 9)	Full	60	70	-	60	70	-	60	70	-	dB	

NOTES:

- Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.
- 2. This value assumes a no load condition: Maximum power dissipation with load conditions must be designed to maintain the maximum junction temperature below +175°C. By using Application Note 556 on Safe Operating Area Equations, along with the packaging thermal resistances listed in the Die Information section, proper load conditions can be determined. Heat sinking is recommended above +75°C with suggested models:

Thermalloy #6007 ($\theta_{SA} \simeq 40^{\circ} \text{C/W}$) or AAVID #5602B ($\theta_{SA} \simeq 16^{\circ} \text{C/W}$).

- 3. $R_1 = 1k\Omega$, $V_0 = \pm 10V$.
- 4. $V_{CM} = \pm 10V$.
- 5. $V_0 = 90 \text{mV}$.
- 6. $A_V = 10V$.
- 7. Full power bandwidth guaranteed based on slew rate

measurement using: FPBW = Slew Rate

2πVΡΕΑΚ


AV = +10

CL < 10pF

- 8. Refer to Test Circuits section of the data sheet.
- 9. $V_{SUPPLY} = \pm 5VDC$ to $\pm 15VDC$.
- Guaranteed range for output voltage is ±10V. Functional operation outside of this range is not guaranteed.


Test Circuits

LARGE AND SMALL SIGNAL RESPONSE TEST CIRCUIT




SMALL SIGNAL RESPONSE

Vertical Scale: Input = 10mV/Div.; Output = 50mV/Div. Horizontal Scale: 20ns/Div.




LARGE SIGNAL RESPONSE

Vertical Scale: (Volts: A = 0.5V/Div., B = 5.0V/Div.)




TURN-ON TIME DELAY TYPICALLY 4ns.

SETTLING TIME TEST CIRCUIT




- A_V = −10.
- Load Capacitance should be less than 10pF. Turn on time delay typically 4ns.
- It is recommended that resistors be carbon composition and that feedback and summing network ratios be matched to 0.1%.
- SETTLE POINT (Summing Node) capacitance should be less than 10pF.
 For optimum settling time results, it is recommened that the test circuit be constructed directly onto the device pins. A Tektronix 568 Sampling Oscilloscope with S-3A sampling heads is recommended as a settle point monitor.






INPUT OFFSET VOLTAGE AND BIAS CURRENT vs. TEMPERATURE




INPUT NOISE VOLTAGE AND NOISE CURRENT vs. FREQUENCY




BROADBAND NOISE (0.1HZ to 1MHz)


Vertical Scale: 10mV/Div. Horizontal Scale: 50ms/Div.




COMMON MODE REJECTION RATIO vs. FREQUENCY



POWER SUPPLY REJECTION RATIO vs. FREQUENCY




OPEN LOOP GAIN/PHASE vs. FREQUENCY HA-2540




Applications

WIDEBAND SIGNAL SPLITTER

With one HA-2540 and two low capacitance switching circuit is most useful for full wave rectification, AM detectors diodes, signals exceeding 10MHz can be seperated. This or sync generation.



BOOTSTRAPPING FOR MORE OUTPUT CURRENT AND VOLTAGE SWING



NOTES:

- 1. Used for experimental purposes. Cf \approx 3pF.
- 2. C₁ is optional (0.001 μ F \rightarrow 0.01 μ F ceramic)
- 3. R_5 is optional and can be utilized to reduce input signal amplitude and/or balance input conditions. R_5 = 500 Ω to 1k Ω .

Refer to Application Note 541 For Further Applications Information.

Die Characteristics

Transistor Count	Thermal Constants (°C/W)
Die Dimensions	HA-2540/2540C Ceramic DIP
(1910µm x 1550µm x 483µm)	HA-2540/2540C Plastic DIP
Substrate Potential (Power Up)*	HA-2540/2540C SOIC
Process High Frequency Bipolar-DI	*The substrate may be left floating (Insu
Passivaton Nitride	mounted on a conductor at V- potential.

(Insulating Die Mount) or it may be mounted on a conductor at V- potential. V- potential.

 θ_{ja}

104

95

119

θjc

48

46

36

DPERATIONAL



Wideband, Fast Settling, Unity Gain Stable, Operational Amplifier

August 1991

Features

Unity Gain Bandwidth 40//	ЛHz
High Slew Rate	//μs
Low Offset Voltage	mV
• Fast Settling Time (0.1%) 9	0ns
Power Bandwidth4	/IHz
Output Voltage Swing (Min) ±	10V

- Unity Gain Stability
- Monolithic Bipolar Dielectric Isolation Construction

Description

The HA-2541 is the first unity gain stable monolithic operational amplifier to achieve 40MHz unity gain bandwidth. A major addition to the Harris series of high speed, wideband op amps, the HA-2541 is designed for video and pulse applications requiring stable amplifier response at low closed loop gains.

The uniqueness of the HA-2541 is that its slew rate and bandwidth characteristics are specified at unity gain. Historically, high slew rate, wide bandwidth and unity gain stability have been incompatible features for a monolithic operational amplifier. But features such as 250V/µs slew rate and 40MHz unity gain bandwidth clearly show that this is not the case for the HA-2541. These features, along with


Applications

- Pulse and Video Amplifiers
- Wideband Amplifiers
- High Speed Sample-Hold Circuits
- Fast, Precise D/A Converters
- · High Speed A/D Input Buffer

90ns settling time to 0.1%, make this product an excellent choice for high speed data acquisition systems.

Packaged in a metal can (TO-8) or 14 pin ceramic DIP, the HA-2541 is pin compatible with the HA-2540 and HA-5190 op amps. The HA-2541-2 is specified over the temperature range of -55°C to $+125^{\circ}\text{C}$. The HA-2541-5 is specified over the temperature range of 0°C to $+75^{\circ}\text{C}$. For the military grade product, refer to the HA-2541 military data sheet.

For further application suggestions on the HA-2541, please refer to Applicaton Note 550 (Using the HA-2541), and Application Note 556 (Thermal Safe-Operating-Areas For High Current Operational Amplifiers). Also see 'Applications' in this data sheet.



CAUTION: These devices are sensitive to electrostatic discharge. Proper I.C. handling procedures should be followed. Copyright

Harris Corporation 1991

Specifications HA-2541

Absolute Maximum Ratings (Note 1) Operating Temperature Range: Voltage Between Vz and V 35V Differential Input Voltage ±6V Peak Output Current 50mA Continuous Output Current 28mArms Maximum Junction Temperature (Note 11) +175°C

Electrical Specifications $V_{SUPPLY} = \pm 15 \text{ Volts}; R_L = 1 \text{k}\Omega, C_L \leq 10 \text{pF}, Unless Otherwise Specified}$

		HA-2541-2 -55°C to +125°C		HA-2541-5 0 ^O C to +75 ^O C				
PARAMETER	TEMP	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS								
Offset Voltage	+25°C Full	-	0.8	2 6	-	1 –	2 6	mV mV
Average Offset Voltage Drift	Full	-	9	-	- 1	9	-	μV/ºC
Bias Current	+25°C Full	-	11 -	35 50	-	11 -	35 50	μA μA
Average Bias Current Drift	Full	-	85	-	-	85	-	nA/ºC
Offset Current	+25°C Full	- -	1 -	7 9	-	1 -	7 9	μA μA
Input Resistance	+25°C	-	100	-	-	100	-	kΩ
Input Capacitance	+25°C	-	1	-	i -	1	-	pF
Common Mode Range	Full	±10	±11	-	±10	±11	-	٧
Input Noise Voltage (f = 1kHz, $R_g = 0\Omega$)	+25°C	-	10	-	-	10	-	nV/√Hz
Input Noise Current ($f = 1kHz$, $R_g = 0\Omega$)	+25°C	-	4	-		4		pA/√Hz
TRANSFER CHARACTERISTICS								
Large Signal Voltage Gain (Note 3)	+25°C Full	10k 5k	16k -	-	10k 5k	16k -	-	V/V V/V
Common-Mode Rejection Ratio (Note 5)	Full	70	90	-	70	90	-	dB
Minimum Stable Gain	+25°C	1	-	- 1	1	-	-	V/V
Unity Gain-Bandwidth (Note 6)	+25°C	-	40	-	-	40	-	MHz
OUTPUT CHARACTERISTICS								
Output Voltage Swing (Note 4)	Full	±10	±11	-	±10	±11	-	V
Output Current (Note 4)	+25°C	±10	±15	-	±10	±15	_	mA
Output Resistance	+25°C	-	2	-	-	2	-	Ω
Full Power Bandwidth (Note 3 & 7)	+25°C	3	4	-	3	4	-	MHz
Differential Gain (Note 2)	+25°C	-	0.1	-	-	0.1	-	%
Differential Phase (Note 2)	+25°C	-	0.2	-	-	0.2	-	Degree
Harmonic Distortion (Note 10)	+25°C		<0.01		-	<0.01		%
TRANSIENT RESPONSE (Note 8)								
Rise Time	+25°C	-	4	-	-	4	-	ns
Overshoot	+25°C	-	40	-	-	40	-	%
Slew Rate	+25°C	200	250	-	200	250	-	V/μs
Settling Time: 10V Step to 0.1% 10V Step to 0.01%	+25°C +25°C	-	90 175	-	<u>-</u>	90 175	-	ns ns
POWER REQUIREMENTS								
Supply Current	+25°C Full	-	29 -	- 40	-	29 -	- 40	mA mA
Power Supply Rejection Ratio (Note 9)	Full	70	80	-	70	78	_	dB

- 1. Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily heilami
- 2. Differential Gain and Phase are measured with a 1 Volt differential voltage at 5MHz.
- 3. $V_0 = \pm 10V$
- 4. $R_L = 1k\Omega$
- 5. $V_{CM} = \pm 10V$
- 6. $V_{O} = 90 \text{mV}$.
- 7. Full Power Bandwidth guaranteed based on slew rate measurement using FPBW = Slew Rate

2π/ΡΕΑΚ

8. Refer to Test Circuits section of this data sheet.

- 9. VSUPPLY = ±5VDC to ±15VDC
- 10. f = 10kHz; $A_V = 5$; $V_O = 14Vp-p$
- 11. This value assumes a no load condition:Maximum power dissipation with load conditions must be designed to maintain the maximum junction temperature below +175°C. By using Application Note 556 on Safe operating Area equations, along with the packaging thermal resistances listed in the Die Characteristics section, proper load conditions can be determined. Heat sinking is recommended above +75°C with suggested models:


14 Lead Ceramic DIP:

Thermalloy #6007 or AAVID #5602B ($0_{Sa} = 16^{\circ}$ C/W).

12 Lead Metal Can (TO-8):


Thermalloy #2240A ($\theta_{Sa} = 27^{\circ}\text{C/W}$) or #2268B ($\theta_{Sa} = 24^{\circ}\text{C/W}$)

Test Circuits




LARGE SIGNAL RESPONSE

Vertical Scale (Volts: 5V/Div.) Horizontal Scale (Time: 50ns/Div.)




SMALL SIGNAL RESPONSE

Vertical Scale ($V_{IN} = 100 \text{mV/Div.}$, $V_{OUT} = 50 \text{mV/Div.}$) Horizontal Scale (Time: 20ns/Div.)



PROPAGATION DELAY

Vertical Scale (Volts: 100mV/Div.) Horizontal Scale (Time: 5ns/Div.)




 $V_S = \pm 15V$, $R_L = 1k\Omega$

T = +25°C

Propagation delay variance is negligible over full temperature range.


Test Circuits (Continued)

SETTLING TIME TEST CIRCUIT



- A_V = −1
- Feedback and Summing Resistors Must Be Matched (0.1%)
- HP5082-2810 Clipping Diodes Recommended
- Tektronix P6201 FET Probe Used At Settling Point.


Suggested Offset Voltage Adjustment




Tested Offset Adjustment Range is $|V_{OS}+1 \text{mV}|$ minimum referred to output. Typical range is $\pm 15 \text{mV}$ for R $_T=5 \text{k}\Omega$

Typical Performance Curves


INPUT RESISTANCE vs. FREQUENCY




NOISE DENSITY vs. FREQUENCY $T_{\mbox{\scriptsize A}} = +25^{\mbox{\scriptsize OC}} \label{eq:tau}$




OFFSET VOLTAGE DRIFT WITH TEMPERATURE Of 6 Representative Units




BIAS CURRENT DRIFT WITH TEMPERATURE Of 6 Representative Units













+/- OPEN LOOP GAIN vs. SUPPLY VOLTAGE Average of 3 Lots Over Temperature




GAIN AND PHASE FREQUENCY RESPONSE


 $V_{\mbox{S}}=\pm 15 \mbox{V}, \mbox{R}_{\mbox{L}}=1 \mbox{k}, \mbox{C}_{\mbox{L}} \leq 10 \mbox{pF}, \mbox{T}_{\mbox{A}}=+25 \mbox{OC}$




SMALL SIGNAL BANDWIDTH vs. SOURCE RESISTANCE $V_S = \pm 15 V, \, R_L = 1 k \Omega$



CLOSE LOOP FREQUENCY RESPONSE vs. TEMPERATURE



Applications (Also See Application Note 550)



APPLICATION 1. DRIVING POWER TRANSISTORS TO GAIN ADDITIONAL CURRENT BOOSTING

APPLICATION 1

High power amplifiers and buffers are in use in a wide variety of applications. Many times the "high power" capability is needed to drive large capacitive loads as well as low value resistive loads. In both cases the final driver stage is usually a power transistor of some type, but because of their inherently low gain, several stages of pre-drivers are often required. The HA-2541, with its 10mA output rating, is powerful enough to drive a power transistor without additional stages of current amplification. This

capability is well demonstrated with the high power buffer circuit in Application 1.


The HA-2541 acts as the pre-driver to the output power transistor. Together, they form a unity gain buffer with the ability to drive three 50 ohm coaxial cables in parallel, each with a capacitance of 2000pF. The total combined load is 16.6 ohms and 6000pF capacitance.

APPLICATION 2

Video

One of the primary uses of the HA-2541 is in the area of video applications. These applications include signal construction, synchronization addition and removal, as well as signal modification. A wide bandwidth device such as the HA-2541 is well suited for use in this class of amplifier. This, however, is a more involved group of applications than ordinary amplifier applications since video signals contain precise DC levels which must be retained.

The addition of a clamping circuit restores D.C. levels at the output of an amplifier stage. The circuit shown in Application 2 utilizes the HA-5320 sample and hold amplifier as the D.C. clamp. Also shown is a 3.57MHz trap in series, which will block the color burst portion of the video signal and allow the D.C. level to be amplified and restored.



APPLICATION 2. VIDEO D.C. RESTORER

Die Characteristics

Transistor Count		41
Die Dimensions	89	x 79 x 19 mils
	(2250µm x 1990	μm x 485μm)
Substrate Potential (Power Up)* .		V-
Process	High Frequency	uency Bipolar
Dielectric Isolation		
Passivation		Silox
Thermal Constants (°C/W)	θ_{ja}	θjc
Ceramic DIP	91	35
Metal Can	66	30

^{*}The substrate may be left floating (Insulating Die Mount) or it may be mounted on a conductor at V- potential.



HA-2542

August 1991

Wideband, High Slew Rate, High Output **Current Operational Amplifier**

Features

- . Stable at Gains of 2 or Greater
- Gain Bandwidth 70MHz

- Power Bandwidth (Typ.) 5.5MHz
- Output Voltage Swing (Min.)±10V
- Monolithic Bipolar Dielectric Isolation Construction

Description

The HA-2542 is a wideband, high slew rate, monolithic operational amplifier featuring an outstanding combination of speed, bandwidth, and output drive capability.

Utilizing the advantages of the Harris D. I. technology this amplifier offers 350V/µs slew rate, 70MHz gain bandwidth, and ±100mA output current. Application of this device is further enhanced through stable operation down to closed loop gains of 2.

For additional flexibility, offset null and frequency compensation controls are included in the HA-2542 pinout.

The capabilities of the HA-2542 are ideally suited for high speed coaxial cable driver circuits where low gain and high output drive requirements are necessary. With 5.5MHz full power bandwidth, this amplifier is most suitable for high

Applications

- Pulse and Video Amplifiers
- Wideband Amplifiers
- Coaxial Cable Drivers
- Fast Sample-Hold Circuits
- High Frequency Signal Conditioning Circuits


frequency signal conditioning circuits and pulse video amplifiers. Other applications utilizing the HA-2542 advantages include wideband amplifiers and fast samplehold circuits.

The HA-2542 is available in ceramic or plastic 14 lead DIP packages, or a 12 lead metal can (TO-8) which is pin compatible with the HA-2541, HA-5190, LH0032 and HOS-050C. The HA-2542-2 is specified over the -55°C to +125°C temperature range and is also offered as a military part. The HA-2542-5 is specified over the commercial temperature range of 0°C to +75°C.


For more information on the HA-2542, please refer to Application Note 552 (Using The HA-2542), or Application Note 556 (Thermal Safe-Operating-Areas For High Current Op Amps).

Pinouts


HA1-2542 (CERAMIC DIP), HA3-2542 (PLASTIC DIP) TOP VIEW



TOP VIEW



Schematic



Specifications HA-2542

Absolute Maximum Ratings (Note 1)	Operating Temperature Range
	$\begin{array}{lll} \text{HA-2542-2} & -55^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq +125^{\circ}\text{C} \\ \text{HA-2542-5} & 0^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq +75^{\circ}\text{C} \\ \text{Storage Temperature Range} & -65^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq +150^{\circ}\text{C} \\ \text{Maximum Junction Temperature (Note 11)} & +175^{\circ}\text{C} \\ \end{array}$

$\textbf{Electrical Specifications} \ \ V_{SUPPLY} = \pm 15 \ \ \text{Volts}; \ \ R_L = 1 \text{k} \Omega, \ C_L \leq 10 \text{pF, Unless Otherwise Specified.}$

		HA-2542-2 -55°C to +125°C		HA-2542-5 0°C to +75°C				
PARAMETER	TEMP	MIN	TYP	мах	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS								
Offset Voltage	+25°C	-	5	10	-	5	10	mV
	Full	-	8	20	-	8	20	mV
Average Offset Voltage Drift	Full	-	14	- '	-	14	-	μV/ºC
Bias Current	+25°C	-	15	35	-	15	35	μΑ
	Full	-	26	50	-	26	50	μΑ
Average Bias Current Drift	Full	-	66	-	-	45	-	nA/°C
Offset Current	+25°C	-	1	7	-	1	7	μΑ
	Full	-	-	9	-	-	9	μА
Input Resistance	+25°C	-	100	-	-	100	-	kΩ
Input Capacitance	+25°C	-	1	-		1	-	pF
Common Mode Range	Full	±10	-	-	±10	-	-	. v
Input Noise Voltage (0.1Hz to 100Hz)	+25°C	-	2.2	-	-	2.2	-	μVp-p
Input Noise Voltage Density (fo = 1kHz, $R_g = 0\Omega$)	+25°C +25°C	-	10 3	-	-	10 3	-	nV/√Hz
Input Noise Current Density (fo = 1kHz, $R_g = 0\Omega$)	+2500	L		L	<u> </u>	3		pA/√Hz
TRANSFER CHARACTERISTICS			т				T	r
Large Signal Voltage Gain (Note 3)	+25°C	10k	30k	-	10k	30k	-	V/V
	Full	5k	15k	-	5k	20k	-	V/V
Common-Mode Rejection Ratio (Note 4)	Full	70	100	-	70	100	-	dB
Minimum Stable Gain	+25°C	2	-	-	2	-	-	V/V
Gain-Bandwidth-Product (Note 5)	+25°C		70		<u> </u>	70		MHz
OUTPUT CHARACTERISTICS			<u></u>		· · · · · · · · · · · · · · · · · · ·			·
Output Voltage Swing (Note 3)	Full	±10	±11	-	±10	±11	-	٧
Output Current (Note 6)	+25°C	100	-	-	100	-	-	mA
Output Resistance	+25°C	-	5	-	-	5	-	Ω
Full Power Bandwidth (Note 3 & 7)	+25°C	4.7	5.5	j -	4.7	5.5	-	MHz
Differential Gain (Note 2)	+25°C	-	0.1	-	-	0.1	-	%
Differential Phase (Note 2)	+25°C	-	0.2	-	-	0.2	[-	Degrees
Harmonic Distortion (Note 10)	+25°C		<0.04			<0.04		%
TRANSIENT RESPONSE (Note 8)								
Rise Time	+25°C	-	4	-	-	4	-	ns
Overshoot	+25°C	-	25	-	-	25	-	%
Slew Rate	+25°C	300	350	-	300	350	-	V/µs
Settling Time: 10V Step to 0.1%	+25°C	-	100	-	-	100	-	ns
10V Step to 0.01%	+25°C		200	<u> </u>		200	-	ns
POWER REQUIREMENTS								
Supply Current	+25°C	-	30	-	-	30	-	mA
	Full	-	31	34.5	-	31	40	mΑ
Power Supply Rejection Ratio (Note 9)	Full	70	79	-	70	79	-	dB

NOTES:

- Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.
- Differential gain and phase are measured at 5MHz with a 1 Volt differential input voltage.
- 3. $R_1 = 1k\Omega, V_0 = \pm 10V$
- 4. $V_{CM} = \pm 10V$
- 5. $A_{VCI} = 100$
- 6. $R_L = 50\Omega$, $V_0 = \pm 5V$
- 7. Full Power Bandwidth guaranteed based on slew rate measurement using FPBW = Slew Rate 2nVpFAK

- 8. Refer to Test Circuits section of this data sheet.
- 9. $V_{SUPPLY} = \pm 5VDC$ to $\pm 15VDC$
- 10. $V_{\text{IN}} = 1V_{\text{RMS}}$; f = 10kHz; $A_{\text{V}} = 10$.
- 11. This value assumes a no load condition: Maximum power dissipation with load conditions must be designed to maintain the maximum junction temperature below +175°C. By using Application Note 556 on Safe Operating Area equations, along with the packaging thermal resistances listed in the Die Characteristics section, proper load conditions can be determined. Heat sinking is recommended above +75°C with suggested models:

14 Lead Ceramic DIP:


Thermalloy #6007 or AAVID #5602B ($\theta_{Sa} = 16^{\circ}$ C/W).

12 Lead Metal Can (TO-8):

Thermalloy #2240A ($\theta_{sa} = 27^{\circ}\text{C/W}$) or #2268B ($\theta_{sa} = 24^{\circ}\text{C/W}$)

Test Circuits


TEST CIRCUIT



 $V_S = \pm 15V$ $A_V = +2$ $C_1 \le 10pF$


LARGE SIGNAL RESPONSE

Vertical Scale (Volts: V_{IN} = 2.0V/Div., V_{OUT} = 5.0V/Div.) Horizontal Scale (Time: 200ns/Div.)




SMALL SIGNAL RESPONSE

Vertical Scale (Volts: 100mV/Div.) Horizontal Scale (Time: 50ns/Div.)



TIME DELAY

Vertical Scale (Volts: 100mV/Div.) Horizontal Scale (Time: 10ns/Div.)




 $V_S = \pm 15V, R_L = 1k\Omega$ T = +25°C

1 = +25°C

Propagation delay variance is negligible over full temperature range.


Test Circuits (Continued)

SETTLING TIME TEST CIRCUIT



- A_V = -2
- · Feedback and summing resistors must be matched (0.1%)
- . HP5082-2810 clipping diodes recommended
- . Tektronix P6201 FET probe used at settling point
- For 0.01% settliing time, heat sinking is suggested to reduce thermal effects and an analog ground plane with supply decoupling is suggested to minimize ground loop errors.

SUGGESTED OFFSET VOLTAGE ADJUSTMENT




Suggested compensation scheme 5-20pF


Tested Offset Adjustment Range is $|V_{OS}+1mV|$ minimum referred to output. Typical range is $\pm 20mV$ with $R_T=5k\Omega$.

Typical Performance Curves


INPUT NOISE VOLTAGE AND INPUT NOISE CURRENT vs. FREQUENCY




OFFSET VOLTAGE DRIFT WITH TEMPERATURE Of Six Representative Units, V_S = ±12V





INPUT RESISTANCE vs. FREQUENCY



BIAS CURRENT DRIFT WITH TEMPERATURE Of Six Representative Units, $V_S = \pm 12V$







Die Characteristics

Transistor Count		43
Die Dimensions	72 x 105	5 x 19 mils
(182	.Oμm x 2670μm	x 485µm)
Substrate Potential*		V-
Process	ligh Frequency I	Bipolar-DI
Passivation		Nitride
Thermal Constants (°C/W)	θ_{ja}	$\theta_{\mathbf{jc}}$
HA1-2542 Ceramic DIP	86.6	32.5
HA3-2542 Plastic DIP	78.8	30.6
HA2-2542 Metal Can	58	29

^{*}The substrate may be left floating (Insulating Die Mount) or it may be mounted on a conductor at V- potential.

Typical Applications

(Refer to Application Note 552 for Further Information)

The Harris HA-2542 is a state of the art monolithic device which also approaches the "ALL-IN-ONE" amplifier concept. This device features an outstanding set of AC parameters augmented by excellent output drive capability providing for suitable application in both high speed and high output drive circuits.

Primarily intended to be used in balanced 50Ω and 75Ω coaxial cable systems as a driver, the HA-2542 could also be used as a power booster in audio systems as well as a power amp in power supply circuits. This device would also be suitable as a small DC motor driver.

The applications shown on the following page demonstrate the HA-2542 at gains of +100 and +2 and as a video cable driver for small signals.

Prototyping Guidelines

For best overall performance in any application, it is recommended that high frequency layout techniques be used. This should include: 1) mounting the device through a ground plane: 2) connecting unused pins (N.C.) to the ground plane: 3) mounting feedback components on Teflon standoffs and or locating these components as close to the device as possible; 4) placing power supply decoupling capacitors from device supply pins to ground.

As a result of speed and bandwidth optimization, the HA-2542 can's case potential, when powered-up, is equal to the V- potential. Therefore, contact with other circuitry or ground should be avoided.

Frequency Compensation

The HA-2542 may be externally compensated with a single capacitor to ground. This provides the user the additional flexibility in tailoring the frequency response of the amplifier. A guideline to the response is demonstrated on the typical performance curve showing the normalized A.C. parameters versus compensation capacitance. It is suggested that the user check and tailor the accurate compensation value for each application. As shown additional phase margin is achieved at the loss of slew rate and bandwidth.

For example, for a voltage gain of +2 (or -1) and a load of 500pF/2k Ω , 20pF is needed for compensation to give a small signal bandwidth of 30MHz with 40° of phase margin. If a full power output voltage of $\pm 10V$ is needed, this same configuration will provide a bandwidth of 5MHz and a slew rate of 200V/us.


If maximum bandwidth is desired and no compensation is needed, care must be given to minimize parasitic capacitance at the compensation pin. In some cases where minimum gain applications are desired, bending up or totally removing this pin may be the solution. In this case, care must also be given to minimize load capacitance.

For wideband positive unity gain applications, the HA-2542 can also be over-compensated with capacitance greater than 30pF to achieve bandwidths of around 25MHz. This over-compensation will also improve capacitive load handling or lower the noise bandwidth. This versatility along with the ± 100 mA output current makes the HA-2542 an excellent high speed driver for many power applications.

-1800

Typical Applications

NONINVERTING CIRCUIT (AVCL = 100)



PHASE MARGIN (0dB) = 40°

(dB)

40

30

20

10

0

PHASE

PHASE

-30°

-45°


-90°


-135°


FREQUENCY (OdB) = 44.9MHz

A_{VCL} = 100 PHASE AND GAIN

NONINVERTING CIRCUIT (AVCL = 2)









A_{VCL} = 2 PHASE AND GAIN

VIDEO CABLE DRIVER (AVCL = 2)





VIDEO CABLE DRIVER PULSE RESPONSE (1V/Div.; 100ns/Div.)



HA-2544

August 1990

Video Operational Amplifier

Gain Flatness at 10MHz...... 0.12dB

Description

The HA-2544 is a fast, unity gain stable, monolithic op amp designed to meet the needs required for accurate reproduction of video or high speed signals. It offers high voltage gain (6kV/V) and high phase margin (65 degrees) while maintaining tight gain flatness over the video bandwidth. Built from high quality Dielectric Isolation, the HA-2544 is another addition to the Harris series of high speed, wideband Op-Amps, and offers true video performance combined with the versatility of an op-amp.

The primary features of the HA-2544 include 50MHz Gain Bandwidth, 150V/µs slew rate, 0.03% differential gain error and gain flatness of just 0.12dB at 10MHz. High performance and low power requirements are met with a supply current of only 10mA.

Applications


- Video Systems
- Video Test Equipment
- Radar Displays
- Imaging Systems
- Pulse Amplifiers
- Signal Conditioning Circuits
- Data Acquisition Systems

Uses of the HA-2544 range from video test equipment, guidance systems, radar displays and other precise imaging systems where stringent gain and phase requirements have previously been met with costly hybrids and discrete circuitry. The HA-2544 will also be used in nonvideo systems requiring high speed signal conditioning such as data acquisition systems, medical electronics, specialized instrumentation and communication systems.


The HA-2544-2 is guaranteed over the military temperature range (-55°C to +125°C); the HA-2544/2544C-5 over the commercial range (0°C to +75°C) and the HA-2544/2544C-9 over the industrial range (-40°C to +85°C). The HA-2544 is available in TO-99 Metal Can, SOIC, and both Plastic and Ceramic Mini-DIP packages. Military (/883) product and data sheets are available upon request.

Pinouts

HA9P2544/2544C (SOIC) HA7-2544 (CERAMIC MINI-DIP) HA3-2544/2544C (PLASTIC MINI-DIP) TOP VIEW




HA2-2544 (TO-99 METAL CAN) TOP VIEW



NOTE: VCASE = V-

Schematic



Specifications HA-2544

Absolute Maximum Ratings (Note 1)	Operating Temperature Range
Differential Input Voltage (Note 11) ±6V Output Current (Peak) ±40mA	$\begin{array}{lll} \text{HA-2544/2544C-5} & 0^{\circ}\text{C} \leq \text{T}_{A} \leq +75^{\circ}\text{C} \\ \text{HA-2544-9} & -40^{\circ}\text{C} \leq \text{T}_{A} \leq +85^{\circ}\text{C} \\ \text{HA-2544-2} & -55^{\circ}\text{C} \leq \text{T}_{A} \leq +125^{\circ}\text{C} \\ \text{Storage Temperature Range} & -65^{\circ}\text{C} \leq \text{T}_{A} \leq +150^{\circ}\text{C} \\ \text{Maximum Junction Temperature} & +175^{\circ}\text{C} \\ \end{array}$

Electrical Specifications $V_S=\pm 15V,\, C_L\leq 10pF,\, R_L=1k\Omega,\, Unless\,\, Otherwise\,\, Specified$

		HA-2544-2/-5		н	A-2544C-	-5		
PARAMETER	TEMP	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS								
Offset Voltage	+25°C	-	6	15	-	15	25	mV
	-2,-5	-	-	20	-	-	40	mV
	-9	-	-	25		-	40	m∨
Average Offset Voltage Drift (Note 9)	Full	-	10	- '	-	10	-	μV/ºC
Bías Current	+25°C	-	7	15	-	9	18	μА
	Full	-	-	20	~	-	30	μΑ
Average Bias Current Drift (Note 9)	Full	-	0.04	-	-	0.04	-	μΑ/ОС
Offset Current	+25°C	-	0.2	2	-	0.8	2	μА
	Full	-	-	3	-	-	3	μА
Offset Current Drift	Full	-	10	-	-	10	-	nA/ºC
Common Mode Range	Full	±10	±11.5	-	±10	±11.5	-	v
Differential Input Resistance	+25°C	50	90	-	50	90	<u> </u>	kΩ
Differential Input Capacitance	+25°C	-	3	-	-	3	-	pF
Input Noise Voltage (f = 1kHz)	+25°C	-	20	-	-	20	-	nV/√Hz
Input Noise Current (f = 1kHz)	+25°C	-	2.4	-	-	2.4	-	pA/√Hz
Input Noise Voltage			ļ	}	[1	1
0.1Hz to 10Hz (Note 9)	+25°C	-	1.5	-	-	1.5	-	μV р-р
0.1Hz to 1MHz	+25°C	-	4.6	-	-	4.6	-	μV r.m.s.
TRANSFER CHARACTERISTICS								
Large Signal Voltage Gain (Notes 4, 9)	+25°C	3.5	6	-	3	6	-	kV/V
	Full	2.5	-	-	2		-	kV/V
Common Mode Rejection Ratio (Notes 6, 9)	-2,-5	75	89	-	70	89	-	dB
	-9	75	89	-	65	89	-	dB
Minimum Stable Gain	+25°C	+1	-	-	+1	-	-	V/V
Unity Gain Bandwidth (Notes 3, 9)	+25°C	-	45	-	_	45	-	MHz
Gain Bandwidth Product (Notes 3, 9)	+25°C	-	50	-	-	50	-	MHz
Phase Margin	+25°C	-	65	-	-	65	-	Degrees

Specifications HA-2544

Electrical Specifications (Continued)

		HA-2544-2/-5		HA-2544C-5				
PARAMETER	TEMP	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
OUTPUT CHARACTERISTICS								
Output Voltage Swing	Full	±10	±11	-	±10	±11	_	V
Full Power Bandwidth (Note 7)	+25°C	3.2	4.2	-	3.2	4.2	-	MHz
Peak Output Current (Note 9)	+25°C	±25	±35	-	±25	±35	-	mA
Continuous Output Current (Note 9)	+25°C	±10	-	-	±10	-	-	mA
Output Resistance (Open Loop)	+25°C	-	20	-	-	20	-	Ω
TRANSIENT RESPONSE								
Rise Time (Note 3)	+25°C	-	7	-	-	7	-	ns
Overshoot (Note 3)	+25°C	-	10	-	-	10	-	%
Slew Rate	+25°C	100	150	-	100	150	-	V/µs
Settling Time (Note 5)	+25°C	-	120	-	-	120	-	ns
VIDEO PARAMETERS $R_L = 1k\Omega$ (Note 10)								
Differential Phase (Note 12)	+25°C	-	0.03	-	-	0.03	-	Degree
Differential Gain (Notes 2, 12)	+25°C	-	0.0026	-	-	0.0026	-	dB
	+25°C	-	0.03	-	-	0.03	-	%
Gain Flatness								
5MHz	+25°C	-	0.10	-	-	0.10	-	dB
10MHz	+25°C	-	0.12	-	-	0.12	-	dB
Chrominance to Luminance Gain (Note 13)	+25°C	-	0.1	-	-	0.1	-	dB
Chrominance to Luminance Delay (Note 13)	+25°C	-	7	-	-	7	-	ns
POWER SUPPLY CHARACTERISTICS								
Supply Current	Full	-	10	12	-	10	15	mA
Power Supply Rejection Ratio (Notes 8, 9)	-2,-5	70	80	-	70	80	-	dB
	-9	65	80	<u> </u>	65	80		dB

NOTES:

 Absolute maximum ratings are limiting values, applied individually beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.

2.
$$A_D(\%) = \left[10 \frac{A_D(dB)}{20} - 1\right] \times 100$$


- 3. V_{OUT} = ±100mV. For Rise Time and Overshoot testing, V_{OUT} is measured from 0 to +200mV and 0 to -200mV.
- 4. VOUT =±5V
- 5. Settling Time is specified to 0.1% of final value for a 10V step and $A_V = -1$
- 6. $\Delta V_{CM} = \pm 10V$
- 7. Full Power Bandwidth is guaranteed by equation:

Full Power Bandwidth =
$$\frac{\text{Slew Rate}}{2\pi \text{ Vpeak}}$$
 (Vpeak used = 5V)

- 8. $\Delta V_S = \pm 10$ to $\pm 20V$
- 9. Refer to typical performance curve in Data Sheet.
- The video parameter specifications will degrade as the output load resistance decreases.
- 11. To achieve optimum AC performance, the input stage was designed without protective diode clamps. Exceeding the maximum differential input voltage results in reverse breakdown of the base-emitter junction of the input transistors and probable degradation of the input parameters especially V_{OS}, I_{OS} and Noise.
- Tested with a VM700A video tester, using a NTC-7 Composite input signal. For adequate test repeatability, a minimum warm-up of 2 minutes is suggested. Ay = +1.
- 13. C-L Gain and C-L Delay was less than the resolution of the test equipment used which is 0.1dB and 7ns, respectively.

Test Circuits

TRANSIENT RESPONSE




 $\begin{array}{l} V_S=\pm 15V\\ A_V=+1\\ R_S=50 \text{ or } 75\Omega \text{ (Optional)}\\ R_L=1k\Omega\\ C_L<10 pF \end{array}$

 V_{IN} for Large Signal = $\pm 5V$ V_{IN} for Small Signal = 0 to ± 200 mV and 0 to ± 200 mV


LARGE SIGNAL RESPONSE

V_{OUT} = 0 to +10V Vertical Scale: (V_{IN} = 5V/Div.; V_{OUT} = 2V/Div.) Horizontal Scale: (100ns/Div.)




SMALL SIGNAL RESPONSE


 $V_{OUT} = 0 \text{ to } +200\text{mV}$ Vertical Scale: $(V_{IN} = 100\text{mV/Div.}; V_{OUT} = 100\text{mV/Div.})$ Horizontal Scale: (100ns/Div.)



SETTLING TIME TEST CIRCUIT





OFFSET VOLTAGE ADJUSTMENT



- A_V = -1
- Feedback and Summing Resistors Must Be Matched (0.1%)
- HP5082-2810 Clipping Diodes Recommended.
- Tektronix P6201 FET Probe Used At Settling Point.


Tested Offset Adjustment Range Is $|V_{OS}| + 1mV$ Minimum Referred To Output, Typical Range For R $_T = 20k\Omega$ Is Approximately $\pm 30mV$






Typical Video Performance

A.C. GAIN VARIATION vs. D.C. OFFSET LEVELS (Differential Gain)




A.C. PHASE VARIATION vs. D.C. OFFSET LEVELS (Differential Phase)




DIFFERENTIAL GAIN

NTSC Method, R_L = 1k Ω Differential Gain < 0.05% at T_A = +75°C No Visual Difference at T_A = -55°C or +125°C




DIFFERENTIAL PHASE

NTSC Method, R_L = 1k Ω Differential Phase < 0.05 Degree at T_A = +75°C No Visual Difference at T_A = -55°C or +125°C




GAIN FLATNESS

 $A_V = +1$, $V_{IN} = \pm 100$ mV $R_L = 1$ K, $C_L < 10$ pF



CHROMINANCE TO LUMINANCE DELAY

NTSC Method, R_L = $1k\Omega$ C-L Delay < 7ns at T_A = $+75^{\circ}$ C No Visual Difference at T_A = -55° C or $+125^{\circ}$ C




Vertical Scale: Input = 100mV/Div.
Output = 50mV/Div.
Horizontal Scale: 500ns/Div.

-18 <u>└</u> 100K

Typical Video Performance Curves (Continued)

 ± 2 VOLT OUTPUT SWING With R_{LOAD} = 75 Ω (Frequency = 5.00MHz)



 $V_{IN} = 2.0V/Div., V_{OUT} = 2.0V/Div.$ Timebase = 50ns/Div.

$A_V = +1, V_S = \pm 15V, R_L = 1k\Omega$ $\begin{array}{c} 13 \\ 9 \\ -10$

BANDWIDTH vs. LOAD CAPACITANCE

Applications And Product Guidelines

The HA-2544 is a true differential op amp that is as versatile as any op amp but offers the advantages of high unity gain bandwidth, high speed and low supply current. More important than its' general purpose applications is that the HA-2544 was especially designed to meet the requirements found in a video amplifier system. These requirements include fine picture resolution and accurate color rendition, and must meet broadcast quality standards.

In a video signal, the video information is carried in the amplitude and phase as well as in the D.C. level. The amplifier must pass the 30Hz line rate luminance level and the 3.58MHz (NTSC) or 4.43MHz (PAL) color band without altering phase or gain. The HA-2544's key specifications aimed at meeting this include high bandwidth (50MHz), very low gain flatness (0.12dB at 10MHz), near unmeasurable differential gain and differential phase (0.03% and 0.03 degrees), and low noise (20NV/ $\sqrt{\text{Hz}}$). The HA-2544 meets these quidelines and are sample tested for /883 grade product at 5 and/or 10MHz. If a customer wishes to 100% test these specifications, arrangement can be made.

The HA-2544 also offers the advantage of a full output voltage swing of $\pm 10V$ into a 1K ohm load. This equates to a full power bandwidth of 2.4MHz for this $\pm 10V$ signal. If video signal levels of $\pm 2V$ maximum is used (with RL = 1K ohm), the full power bandwidth would be 11.9MHz without clipping distortion. Another usage might be required for a direct 50 ohm or 75 ohm load where the HA-2544 will still swing this $\pm 2V$ signal as shown in the above display. One important note that must be realized is that as load resistance decreases the video parameters are also degraded. For optimal video performance a $1k\Omega$ load is recommended.

If lower supply voltage are required, such as ±5V; many of the characterization curves indicate where the parameters vary. As shown the bandwidth, slew rate and supply current are still very well maintained.

Prototyping and PC Board Layout

When designing with the HA-2544 video op amp as with any high performance device, care should be taken to use

high frequency layout techniques to avoid unwanted parasitic effects. Short lead lengths, low source impedance and lower value feedback resistors help reduce unwanted poles or zeros. This layout would also include ground plane construction and power supply decoupling as close to the supply pins with suggested parallel capacitors of $0.1 \mu F$ and $0.001 \mu F$ ceramic to ground.

10M

1M

In the noninverting configuration, the amplifier is sensitive to stray capacitance (<40pF) to ground at the inverting input. Therefore, the inverting node connections should be kept to a minimum. Phase shift will also be introduced as load parasitic capacitance is increased. A small series resistor (20 ohm to 100 ohm) before the capacitance effectively decouples this effect.

Stability/Phase Margin/Compensation


The HA-2544 has not sacrificed unity gain stability in achieving its superb AC performance. For this device, the phase margin exceeds 60 degrees at the unity crossing point of the open loop frequency response. Large phase margin is critical in order to reduce the differential phase and differential gain errors caused by most other op amps. Because this part is unity gain stable, no compensation pin is brought out. If compensation is desired to reduce the noise bandwidth, most standard methods may be used. One method suggested for an inverting scheme would be a series R-C from the inverting node to ground which will reduce bandwidth, but not effect slew rate. If the user wishes to achieve even higher bandwidth (>50MHz), and can tolerate some slight gain peaking and lower phase margin, experimenting with various load capacitance can be done.

Shown in Application 1 is an excellent Differential Input, Unity Gain Buffer which also will terminate a cable to 75 ohm and reject common-mode voltages. Application 2 is a method of separating a video signal up into the Sync. only signal and the Video and Blanking signal. Application 3 shows the HA-2544 being used as a 100kHz High Pass 2-Pole Butterworth Filter. Also shown is the measured frequency response curves.


Typical Application

APPLICATION 1


75Ω Differential Input Buffer




APPLICATION 2
Composite Video Sync. Separator



APPLICATION 3 100kHz High Pass 2-Pole Butterworth Filter



Measured Frequency Response of Application 3



Die Characteristics

Transistor Count		44
Die Dimensions	80 x 65	x 19 mils
(2030	x 1630 >	(485µm)
Substrate Potential*		V-
Process High Freq	juency Bi	polar D.I.
Passivation		. Nitride
Thermal Constants (°C/W)	θ_{ja}	θ_{jC}
Metal Can TO-99, HA2-2544	186	50
Plastic Mini-DIP, HA3-2544/2544C	80	20
Ceramic Mini-DIP, HA7-2544	185	98
SOIC, HA9P2544	160	42

^{*}The substrate may be left floating (Insulating Die Mount) or it may be mounted on a conductor at V- potential.



HA-2548

Precision, High Slew Rate, Wideband Operational Amplifier

August 1991

Features
• High Slew Rate
• Low Offset Voltage
High Open Loop Gain
Gain Bandwidth Product
• Low Voltage Noise @ 1kHz 8.3nV/\sqrt{Hz}
Minimum Gain Stability ≥5

Applications

- High Speed Instrumentation
- Data Acquisition Systems
- . Analog Signal Conditioning
- Precision, Wideband Amplifiers
- Pulse/RF Amplifiers

Description


The HA-2548 is a monolithic op amp that offers a unique combination of bandwidth, slew rate, and precision specifications. These features can eliminate the need for composite op amp designs and external calibration circuitry.

Optimized for gains ≥5, the HA-2548 has a gain-bandwidth product of 150MHz and a slew rate of 120V/µs while maintaining extremely high open loop gain (130dB typ) and low offset voltage (300µV typ). These specifications are achieved through uniquely designed input circuitry and a single ultra-high gain stage that minimizes the AC signal path. Capable of delivering over 30mA of output current, the HA-2548 is ideal for precision, high speed applications such as signal conditioning, instrumentation, video/pulse amplifiers and buffers.


The HA-2548 is offered with a -5 temperature grade guaranteed between 0°C and +75°C and a -9 temperature grade guaranteed between -40°C and +85°C. Both grades are available in either a Ceramic Sidebrazed DIP or a TO-99 Metal Can. The HA-2548 is also available in SOIC packaging with -5 temperature range. For information on the military version of this device please refer to the HA-2548/883 datasheet.

Pinouts


HA7-2548 (CERAMIC SIDEBRAZED DIP) HA9P2548 (SOIC) TOP VIEW



HA2-2548 (TO-99 METAL CAN) TOP VIEW



Schematic (Simplified)



CAUTION: These devices are sensitive to electrostatic discharge. Proper I.C. handling procedures should be followed. Copyright © Harris Corporation 1991

Specifications HA-2548

Absolute Maximum Ratings (Note 1) Operating Temperature Range: Voltage Between V+ and V− Terminals 40V Differential Input Voltage 5V Output Current 40mA Storage Temperature Range -65°C ≤ TA ≤ +150°C Maximum Junction Temperature

fo Input Noise Voltage Density fo fo (Note 2) fo fo Input Noise Current Density fo fo fo Input Noise Current Density fo fo fo fo Input Noise CHARACTERISTIC	ote 12) 0 = 0.1Hz to 10Hz 0 = 0.1Hz to 1MHz	+25°C Full +25°C Full +25°C Full +25°C Full +25°C +25°C +25°C	±7	300 400 4 5 20 5	900 1200 9 50 100	MIN	100 200 3	300 600 7	UNITS μV μV
Input Offset Voltage Average Offset Voltage Drift (No Input Bias Current Input Offset Current Common Mode Range Differential Input Resistance Input Noise Voltage for Input Noise Voltage Density for Input Noise Current D	_O = 0.1Hz to 10Hz _O = 0.1Hz to 1MHz _O =10Hz	Full Full +25°C Full +25°C Full +25°C +25°C +25°C	- - - -	400 4 5 20	1200 9 50	-	200 3	600	
Average Offset Voltage Drift (No Input Bias Current Input Offset Current Common Mode Range Differential Input Resistance Input Noise Voltage fo Input Noise Voltage Density fo (Note 2) fo Input Noise Current Density fo (Note 2) fo TRANSFER CHARACTERISTIC	_O = 0.1Hz to 10Hz _O = 0.1Hz to 1MHz _O =10Hz	Full Full +25°C Full +25°C Full +25°C +25°C +25°C	- - - -	400 4 5 20	1200 9 50	-	200 3	600	
Input Bias Current Common Mode Range Differential Input Resistance Input Noise Voltage Input Noise Voltage Density Input Noise Voltage Density Input Noise Current Densit	_O = 0.1Hz to 10Hz _O = 0.1Hz to 1MHz _O =10Hz	Full +25°C Full +25°C Full +25°C +25°C +25°C	- - - -	4 5 20	9 50	-	3		μV
Input Bias Current Common Mode Range Differential Input Resistance Input Noise Voltage Input Noise Voltage Density Input Noise Voltage Density Input Noise Current Densit	_O = 0.1Hz to 10Hz _O = 0.1Hz to 1MHz _O =10Hz	+25°C Full +25°C Full +25°C +25°C +25°C	- - -	5 20	50			7	
Input Offset Current Common Mode Range Differential Input Resistance Input Noise Voltage Input Noise Voltage Density (Note 2) Input Noise Current Density (Note 2) Input Noise Current Density Input	0 = 0.1Hz to 1MHz 0 =10Hz	Full +25°C Full +25°C +25°C +25°C	- - -	20		-		ı '	μV/00
Common Mode Range Differential Input Resistance Input Noise Voltage fo Input Noise Voltage Density fo (Note 2) fo Input Noise Current Density fo (Note 2) fo Input Noise Current Density fo	0 = 0.1Hz to 1MHz 0 =10Hz	+25°C Full +25°C +25°C +25°C	- -		ا ۱۸۸۰		5	50	nΑ
Common Mode Range Differential Input Resistance Input Noise Voltage fo Input Noise Voltage Density fo (Note 2) fo Input Noise Current Density fo (Note 2) fo Input Noise Current Density fo	0 = 0.1Hz to 1MHz 0 =10Hz	Full +25°C +25°C +25°C	-	5	1 100	-	20	100	nA
Differential Input Resistance	0 = 0.1Hz to 1MHz 0 =10Hz	+25°C +25°C +25°C		ı -	50	-	5	50	nΑ
Differential Input Resistance	0 = 0.1Hz to 1MHz 0 =10Hz	+25°C +25°C	47	20	100	-	20	100	nA
Input Noise Voltage	0 = 0.1Hz to 1MHz 0 =10Hz	+25°C	1 [±] ′	±10	-	±7	±10	-	V
fo Input Noise Voltage Density fo fo (Note 2) fo fo Input Noise Current Density fo fo fo Input Noise Current Density fo fo fo fo Input Noise CHARACTERISTIC	0 = 0.1Hz to 1MHz 0 =10Hz	I .	-	1	-	-	1	-	МΩ
Input Noise Voltage Density fo (Note 2) fo fo fo fo fo fo fo f	0 =10Hz		-	0.2	-	-	0.2	۱ -	μVrm
(Note 2) fo fo fo Input Noise Current Density fo (Note 2) fo TRANSFER CHARACTERISTIC	=	+25°C	-	0.8	-	-	0.8	-	μVrms
f ₀ Input Noise Current Density f ₀ (Note 2) f ₀ TRANSFER CHARACTERISTIC	- =100Hz	+25°C	-	30	-	-	30	-	nV/√H
Input Noise Current Density for (Note 2) for for TRANSFER CHARACTERISTIC	-	+25°C	-	12	-	-	12	-	nV/√F
(Note 2) f ₀ f ₀ TRANSFER CHARACTERISTIC	_o =1000Hz	+25°C	-	8.3	-	-	8.3	-	nV/√F
fo TRANSFER CHARACTERISTIC	-	+25°C	-	1.9	-	-	1.9	-	pA/√F
TRANSFER CHARACTERISTIC	₀ =100Hz	+25°C	-	0.7	-	-	0.7	-	pA/√F
	₀ =1000Hz	+25°C	<u> </u>	0.4			0.4	<u> </u>	pA/√F
Large Signal Voltage Gain (Note	cs								
	Large Signal Voltage Gain (Note 3)		114	130	-	120	130	-	dB
		Full	108	125	- :	118	125	-	dB
Common Mode Rejection Ratio	Full	80	90	-	80	90	-	dB	
Gain Bandwidth Product (Note 5,12) Minimum Stable Gain		+25°C	130	150	-	130	150	-	MHz
		Full	110	125	-	110	125	-	MHz
		Full	5			5	-	<u> </u>	V/V
OUTPUT CHARACTERISTICS									
Output Voltage Swing		Full	±11	±12	-	±11	±12	-	Volts
Output Current (Note 6)		Full	±30	±33		±30	±33	-	mΑ
Output Resistance		+25°C	-	5	-	-	5	-	Ω
Full Power Bandwidth (Note 7,12)		+25°C	-	1.91	-	-	1.91	-	MHz
TRANSIENT RESPONSE									
Slew Rate (Note 8,12) Po	Positive	+25°C	80	120	-	80	120	-	V/µs
		Full	70	105	- 1	70	105	-	V/µs
N	Negative	+25°C	70	110	-	70	110	-	V/µs
		Full	60	105	-	60	105	-	V/µs
Rise Time (Note 9,12)		+25°C	- 1	16.5	20	-	16.5	20	ns
		Full	-	19	23	-	19	23	ns
Fall Time (Notes 9,12)		+25°C	-	16	20	-	16	20	ns
		Full	-	18	23	-	18	23	ns
Overshoot (Note 9,12) Po	Positive	+25°C	-	15	25	۱ -	15	25	%
		Full	-	25	35	-	25	35	%
N	Negative	+25°C	-	8	15	-	8	15	%
		Full	-	20	30	-	20	30	%
Settling Time (Note 10,12)	+25°C	-	200	260	-	200	260	ns	
POWER SUPPLY									
PSRR (Note 11)									
ICC		Full	86	95	1 -	86	95		dB

NOTES:

- Absolute maximum ratings are limiting values, applied individually, beyond which the servicability of the circuit may be impaired. Functional operation under any of these conditions is not nessarily implied.
- 2. Refer to typical performance curve in data sheet.
- 3. $V_{OUT} = \pm 10V$.
- 4. $V_{CM} = \pm 2V$.
- 5. Characterized in an $A_V = -100$ configuration from 100kHz to 10MHz.
- 6. $R_L = 1k\Omega$, $V_{OUT} > 10V$.


7. Full Power Bandwidth is calculated by:

$$FPBW = \frac{Slew Rate}{2\pi V_{peak}}, V_{peak} = 10V$$


- 8. $V_{OUT} = \pm 5V$, $A_V = +5$.
- 9. $V_{OUT} = \pm 100 \text{mV}$, $A_V = +5$.
- 10 Settling time is specified to 0.01% with a 10V step and $A_V = -5$.
- 11. Delta $V_S = \pm 10V$ to $\pm 20V$.
- These parameters are not tested. The limits are guaranteed based on lab characterization and reflect lot to lot variation.

Test Circuits and Waveforms


LARGE AND SMALL SIGNAL RESPONSE CIRCUIT




LARGE SIGNAL RESPONSE $V_{OUT} = \pm 5V$, $A_V = +5$, $R_L = 1K$, $C_L \le 10pF$



SMALL SIGNAL RESPONSE




SETTLING TIME TEST CIRCUIT




- A_V = -5
- Feedback and summing resistors should be 0.1% matched.
- Clipping diodes are optional. HP5082-2810 recommended.


HA-2548 SETTLING TIME


A_V = -5, Output = -10V Output Scale Vertical: 1mV/Div Horizontal: 50ns/Div








Typical Performance Curves (Continued) $V_S = \pm 15V$, $T_A = +25$ °C





















AVOL/V_{OUT} vs R_L $V_{IN} = \pm 3V \text{ For } 100\Omega, \quad V_{IN} = \pm 5V \text{ For } 200\Omega$ $V_{IN} = \pm 10V \text{ For } 600\Omega \text{ to } 10k\Omega$







Typical Performance Curves (Continued) $V_S = \pm 15V$, $T_A = +25^{\circ}C$

INPUT NOISE VOLTAGE DENSITY


40
30
10
10
10
10
10
1K
10K
10K
100K
FREQUENCY (Hz)




PEAK TO PEAK NOISE 0.1HZ TO 10HZ $p\hbox{-}p(RTI) = 691.4nV, \quad rms(RTI) = 116.5nV, \quad A_V = 25000$



PEAK TO PEAK NOISE 0.1HZ TO 1MHZ $p-p(RTI) = 4.004\mu V$, rms(RTI) = 664.5nV, $A_V = 25000$



REJECTION RATIOS vs FREQUENCY $A_V = \pm 10$, $V_{IN} = 300 \text{mVrms}$





HA-2600/02/05

August 1991

Wideband, High Impedance Operational Amplifiers

reatures	
Wide Bandwidth	12MHz
High Input Impedance	500ΜΩ
Low Input Bias Current	1nA
Low Input Offset Current	1nA
 Low Input Offset Voltage 	0.5mV
High Gain	150kV/V
High Slew Rate	7V/µs
Output Short Circuit Protection	·

- Output Short Circuit Protec
- Unity Gain Stable

Description

Pinouts

BAI

HA-2600/2602/2605 are internally compensated bipolar operational amplifiers that feature very high input impedance (500M Ω , HA-2600) coupled with wideband AC performance. The high resistance of the input stage is complemented by low offset voltage (0.5mV, HA-2600) and low bias and offset current (1nA, HA-2600) to facilitate accurate signal processing. Input offset can be reduced further by means of an external nulling potentiometer. 12MHz unity gain-bandwidth, 7V/us slew rate and 150kV/V open-loop gain enables HA-2600/2602/2605 to perform high-gain amplification of fast, wideband signals. These dynamic characteristics, coupled with fast settling times, make these amplifiers ideally suited to pulse amplification designs as well as high frequency (e.g. video) applications. The frequency response of the amplifier can be tailored to exact design requirements by means of an external bandwidth control capacitor.

Applications

- Video Amplifier
- Pulse Amplifier
- Audio Amplifiers and Filters
- High-Q Active Filters
- High-Speed Comparators
- Low Distortion Oscillators

In addition to its application in pulse and video amplifier designs, HA-2600/2602/2605 are particularly suited to other high performance designs such as high-gain low distortion audio amplifiers, high-Q and wideband active filters and high-speed comparators. For more information, please refer to Application Note 515.

The HA-2600 and HA-2602 have guaranteed operation from -55°C to +125°C and are available in Metal Can and Ceramic Mini-DIP packages. Both are offered as /883 Military Grade; product and data sheets are available upon request. The HA-2605 has guaranteed operation from 0°C to +75°C and is available in Plastic and Ceramic Mini-DIP and Metal Can packages. SOIC packaging is also available for the HA-2605 with guaranteed operation from 0°C to +70°C (-5) and -40°C to +85°C (-9).

COMPENSATION

HA9P2605 (SOIC) HA7-2600/02/05 (CERAMIC MINI-DIP) HA3-2605 (PLASTIC MINI-DIP) TOP VIEW BAL 1 8 COMP - IN 2 7 V+ - IN 3 7 V+ - IN 5 BAL HA2-2600/02/05 (TO-99 METAL CAN) TOP VIEW COMP

NOTE: VCASE = V-

٧+

OUT

CAUTION: These devices are sensitive to electrostatic discharge. Proper I.C. handling procedures should be followed. Copyright © Harris Corporation 1991

Schematic

Specifications HA-2600/02/05

Absolute Maximum Ratings (Note 13)	Operating Temperature Ranges						
Voltage Between V+ and V- Terminals	HA-2605-5						


Electrical Specifications $V_S = \pm 15V$ D.C., Unless Otherwise Specified.


		HA-2600-2			HA-2602-2			HA-2605-5			(NOTE 15) HA-2605-9	
PARAMETER	TEMP	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MAX	UNITS
INPUT CHARACTERISTICS												
Offset Voltage	+25°C Full	-	0.5 2	4 6	-	3 -	5 7	-	3 -	5 7	5 7	mV mV
Average Offset Voltage Drift	Full	-	5	- 1	-	5	-	-	5	-	-	μV/ºC
Bias Current	+25°C Full	-	1 10	10 30	-	15 -	25 60] -	5 -	25 40	25 70	nA nA
Offset Current	+25°C Full	-	1 5	10 30	-	5 -	25 60	-	5 -	25 40	25 70	nA nA
Differential Input Resistance (Note 10)	+25°C	100	500	-	40	300	-	40	300	-	-	МΩ
Input Noise Voltage Density $f_0 = 1 \text{kHz}$	+25°C	-	11	-	-	11	-	-	11	-	-	nV/√Hz
Input Noise Current Density $f_0 = 1 \text{kHz}$	+25 ⁰ C	-	0.16	-	-	0.16	-	-	0.16	-	-	pA/√Hz
Common Mode Range	Full	±11	±12	-	±11	±12	-	±11	±12	-	-	V
TRANSFER CHARACTERISTICS							•					
Large Signal Voltage Gain (Notes 1, 4)	+25°C Full	100K 70K	150K -	-	80K 60K	150K -	-	80K 70K	150K	-	-	V/V V/V
Common Mode Rejection Ratio (Note 2)	Full	80	100	-	74	100	-	74	100	-	-	dB
Minimum Stable Gain	+25°C	1	-	-	1	-	-	1	-	-	-	V/V
Gain Bandwidth Product (Note 3)	+25°C		12	-	-	12	-	-	12	-	-	MHz
OUTPUT CHARACTERISTICS												
Output Voltage Swing (Note 1)	Full	±10	±12	_	±10	±12	-	±10	±12	-	-	٧
Output Current (Note 4)	+25°C	±15	±22	-	±10	±18	-	±10	±18	-	-	mA
Full Power Bandwidth (Notes 4, 11)	+25°C	50	75	-	50	75	-	50	75	-	-	kHz
TRANSIENT RESPONSE (Note 8)												
Rise Time (Notes 1, 5, 6 & 7)	+25°C	-	30	60	-	30	60	-	30	60	60	ns
Overshoot (Notes1, 5, 6 & 7)	+25°C	-	25	40	-	25	40	-	25	40	40	%
Slew Rate (Notes 1, 5, 7 & 12)	+25°C	±4	±7	-	±4	±7	-	±4	±7	-	-	V/μs
Settling Time (Notes 1, 5 & 14)	+25°C		1.5		-	1.5	_		1.5	-		μs
POWER SUPPLY CHARACTERISTICS												
Supply Current	+25°C	-	3	3.7	-	3	4	-	3	4	4	mA
Power Supply Rejection Ratio (Note 9)	Full	80	90	1	74	90	-	74	90	-	-	dB


NOTES:

- 1. $R_L = 2k\Omega$
- 2. $V_{CM} = \pm 10V$
- 3. V_{OUT} < 90mV
- 4. $V_{OUT} = \pm 10V$
- 5. C_L = 100pF
- 6. $V_{OUT} = \pm 200 \text{mV}$
- 7. A_V = +1
- 8. See Transient Response Test Circuits & Waveforms.
- 9. $\Delta V_S = \pm 5V$

- 10. This parameter value guaranteed by design calculations.
- 11. Full Power Bandwidth guaranteed by slew rate measurement: FPBW = S.R./ $2\pi V_{PEAK}$.
- 12. $V_{OUT} = \pm 5V$
- 13. Absolute Maximum Ratings are limiting values applied individually beyond which the serviceability of the circuit may be impaired. Functional operation under any of these conditions is not necessarily implied.
- 14. Settling time is characterized at $A_V = -1$ to 0.1% of a 10 Volt step.
- 15. Typical and minimum specifications for -9 are identical to those of -5.








Typical Applications


PHOTO-CURRENT TO VOLTAGE CONVERTER



FEATURES:

- 1. Constant cell voltage
- 2. Minimum bias current error


SAMPLE-AND-HOLD




Drift rate | Ibias |

If C = 1000pF Drift = 0.01V/ms Max.

REFERENCE VOLTAGE AMPLIFIER



VOLTAGE FOLLOWER



FEATURES:

- 1. Minimum bias current in reference cell
- 2. Short circuit protection

- $Z_{IN} = 10^{12}$ Min. $Z_{OUT} = 0.01$ Max. Slew Rate = 4V/ μ s Min. B.W. = 12MHz Typ.

Output Swing = ±10V Min. to 50kHz

Die Characteristics

Transistor Count	73 x !	52 x 19 mils
Thermal Constants (°C/W)	θ_{ja}	$\theta_{ extsf{jc}}$
HA2-Metal Can (-2, -5, -7)	202	55
HA2-Metal Can (-8, /883)	161	48
HA3-Plastic DIP (-5)	83	33
HA4-Ceramic LCC (/883)	96	35
HA7-Ceramic DIP (-2, -5, -7)	204	112
HA7-Ceramic DIP (-8, /883)	100	27
HA9P-SOIC-(-5, -9)	160	42

^{*} A small load capacitance is recommended in all applications where practical to prevent possible high frequency oscillations resulting from external wiring parasitics. Capacitance up to 100pF has negligible effect on the bandwidth or slew rate.



HA-2620/22/25

August 1991

Verv Wideband. **Uncompensated Operational Amplifiers**

Features

- Gain Bandwidth Product (Ay ≥ 5) 100MHz High Input Impedance 500MΩ High Gain150kV/V
- Output Short Circuit Protection

Applications

- Video and R.F. Amplifier
- Pulse Amplifier
- Audio Amplifiers and Filters
- High-Q Active Filters
- High-Speed Comparators
- Low Distortion Oscillators

Description

HA-2620/2622/2625 are bipolar operational amplifiers that feature very high input impedance (500MΩ, HA-2620) coupled with wideband AC performance. The high resistance of the input stage is complemented by low offset voltage (0.5mV, HA-2620) and low bias and offset current (1nA, HA-2620) to facilitate accurate signal processing. Input offset can be reduced further by means of an external nulling potentiometer. 100MHz gain-bandwidth product (HA-2620/2622/2625 are stable for closed loop gains greater than 5), 35V/µs slew rate and 150kV/V open-loop gain enables HA-2620/2622/2625 to perform high-gain amplification of very fast, wideband signals. These dynamic characteristics, coupled with fast settling times, make these amplifiers ideally suited to pulse amplification designs as well as high frequency (e.g. video) applications. The frequency response of the amplifier can be tailored to exact


design requirements by means of an external bandwidth control capacitor.

In addition to its application in pulse and video amplifier designs, HA-2620/2622/2625 is particularly suited to other high performance designs such as high-gain low distortion audio amplifiers, high-Q and wideband active filters and high-speed comparators. For more information. please refer to Application Notes 509, 519 and 546.


The HA-2620 and HA-2622 have guaranteed operation from -55°C to +125°C and are available in Metal Can and Ceramic Mini-DIP packages. Both are offered as /883 Military Grade with the HA-2622 also available in LCC packages, MIL-STD-883 data sheets are available upon request. The HA-2625 has guaranteed operation from 0°C to +75°C and is available in Plastic and Ceramic Mini-DIP and Metal Can packages. Additionally the HA-2625 is available in SOIC packaging with ~5 and ~9 temperature grades.

Pinouts


HA9P2625 (SOIC) HA7-2620/22/25 (CERAMIC MINI-DIP) HA3-2625 (PLASTIC MINI-DIP) TOP VIEW



HA2-2620/22/25 (TO-99 METAL CAN) TOP VIEW



Schematic



CAUTION: These devices are sensitive to electrostatic discharge. Proper I.C. handling procedures should be followed. Copyright @ Harris Corporation 1991

Specifications HA-2620/22/25

Absolute Maximum Ratings (Note 13)

Voltage Between V+ and V- Terminals 45.0V Differential Input Voltage ±12.0V Peak Output Current Full Short Circuit Protection Internal Power Dissipation 300mW Maximum Junction Temperature +175°C

Operating Temperature Ranges

HA-2620/HA-2622-2	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$
HA-2625-5	$0^{\circ}C \le T_{A} \le +75^{\circ}C$
HA-2625-9	$40^{\circ}C \le T_{A} \le +80^{\circ}C$
Storage Temperature Range:	$65^{\circ}C \le T_{A} \le +150^{\circ}C$
Lead Solder Temperature (10 Seconds)	275°C


Electrical Specifications $V_S = \pm 15V$ D.C., Unless Otherwise Specified.


		HA-2620-2		HA-2622-2		HA-2625-5, -9					
PARAMETER	TEMP	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS											
Offset Voltage (Note 1)	+25°C Full	-	0.5 2	4 6	-	3 -	5 7	-	3 -	5 7	mV mV
Average Offset Voltage Drift	Full	-	5	-	-	5	-	-	5	-	μV/ºC
Bias Current	+25°C Full	- -	1 10	15 35	-	5 -	25 60	- -	5 -	25 40	nA nA
Offset Current	+25 ⁰ C Full	-	1 5	15 35	-	5 -	25 60	-	5 -	25 40	nA nA
Differential Input Resistance (Note 11)	+25°C	65	500	-	40	300	-	40	300	-	МΩ
Input Noise Voltage Density f ₀ = 1kHz	+25°C	-	11	-	-	11	-	-	11	-	nV/√Hz
Input Noise Current Density $f_0 = 1 \text{kHz}$	+25°C	-	0.16	-	-	0.16	-	-	0.16	- -	pA/√Hz
Common Mode Range	Full	±11	±12	-	±11	±12	-	±11	±12	-	V
TRANSFER CHARACTERISTICS											
Large Signal Voltage Gain (Notes 2 & 3)	+25°C Full	100K 70K	150K -	-	80K 60K	150K -	-	80K 70K	150K -	-	V/V V/V
Common Mode Rejection Ratio (Note 4)	Full	80	100	-	74	100	-	74	100	-	dΒ
Minimum Stable Gain	+25°C	5	-	-	5	-	-	5	-	-	V/V
Gain Bandwidth Product (Notes 2, 5 & 6)	+25°C	-	100	-	-	100	-	-	100	-	MHz
OUTPUT CHARACTERISTICS	<u> </u>	· · · · · · · · · · · · · · · · · · ·	.	L		·					
Output Voltage Swing (Note 2)	Full	±10	±12	-	±10	±12	-	±10	±12	T -	V
Output Current (Note 3)	+25°C	±15	±22	-	±10	±18	-	±10	±18	-	mA
Full Power Bandwidth (Notes 2, 3, 7 & 12)	+25°C	400	600	-	320	600	-	320	600	-	kHz
TRANSIENT RESPONSE (Note 8)	TRANSIENT RESPONSE (Note 8)										
Rise Time (Notes 2, 7 & 8)	+25°C	-	17	45	-	17	45	-	17	45	ns
Slew Rate (Notes 2, 7, 8 & 10)	+25°C	±25	±35	-	±20	±35	-	±20	±35	-	V/μs
POWER SUPPLY CHARACTERISTICS	*	*	•	•		•					
Supply Current	+25°C	-	3	3.7	-	3	4	-	3	4	mA
Power Supply Rejection Ratio (Note 9)	Full	80	90	-	74	90	-	74	90	-	dΒ

NOTES:


- 1. Offset may be externally adjusted to zero.
- 2. $R_L = 2k\Omega$
- 3. $V_{OUT} = \pm 10.0V$
- 4. $V_{CM} = \pm 10V$
- 5. V_{OUT} < 90mV
- 6. 40dB Gain
- 7. See Transient Response Test Circuits & Waveforms.
- 8. $A_V = 5$ (The HA-2620 family is not stable at unity gain without external compensation.)
- 9. $\Delta V_S = \pm 5V$
- 10. V_{OUT} = ±5V
- 11. This parameter value guaranteed by design calculations.
- 12. Full Power Bandwidth guaranteed by slew rate measurement: FPBW = $S.R./2\pi V_{PEAK}$.
- 13. Absolute Maximum Ratings are limiting values applied individually beyond which the serviceability of the circuit may be impaired. Functional operation under any of these conditions is not necessarily implied.

Typical Performance Curves $V_S = \pm 15V$ D.C., $T_A = +25^{\circ}$ C, Unless Otherwise Specified.












OPEN LOOP FREQUENCY AND PHASE RESPONSE




INPUT IMPEDANCE vs. TEMPERATURE, 100Hz



OUTPUT VOLTAGE SWING vs. FREQUENCY




OPEN LOOP FREQUENCY RESPONSE FOR VARIOUS VALUES OF CAPACITORS FROM COMPENSATION PIN TO GROUND




NOTE: External Compensation is required for closed loop gain < 5. If external compensation is used, also connect 100pF capacitor from output to ground.


Typical Performance Curves (Continued)

COMMON MODE VOLTAGE RANGE AS A FUNCTION OF SUPPLY VOLTAGE



OPEN LOOP VOLTAGE GAIN vs. TEMPERATURE





Test Circuits

INPUT

± 200mV --

OUTPUT


10%

TRANSIENT RESPONSE


Ι Δν/ Δτ

SLEW RATE

SLEW RATE AND TRANSIENT RESPONSE




SUGGESTED V_{OS} ADJUST-MENT AND COMPENSATION HOOK-UP




NOTE: Measured on both positive and negative transistions from 0 to +200mV and 0 to -200mV at output. Tested Offset Adjustment is $\begin{vmatrix} V_{OS} + 1 mV \end{vmatrix} \text{ minimum referred to output. Typical range is } \pm 10 mV \text{ with R}_T = 100 k\Omega.$

Typical Applications


HIGH IMPEDANCE COMPARATOR



FUNCTION GENERATOR



VIDEO AMPLIFIER



* A small load capacitance of at least 30pF (including stray capacitance) is recommended to prevent possible high frequency oscillations.

Die Characteristics

Transistor Count		
Substrate Potential		Unbiased
Thermal Constants (°C/W)	θ_{ja}	θ_{jC}
HA2-Metal Can (-2, -5, -7)	202	55
HA2-Metal Can (-8, /883)	161	48
HA3-Plastic DIP (-5)	83	33
HA4-Ceramic LCC (/883)	96	35
HA7-Ceramic DIP (-2, -5, -7)	204	112
HA7-Ceramic DIP (-8, /883)	81	32



HA-2640/45

August 1991

High Voltage Operational Amplifiers

Features

Output Voltage Swing	±35V
Supply Voltage	±10V to ±40V
Offset Current	5nA
Bandwidth	4MHz
• Slew Rate	5V/μs
Common Mode Input Voltage Swind	ı ±35V

Output Overload Protection

Applications

- Industrial Control Systems
- Power Supplies
- High Voltage Regulators
- Resolver Excitation
- Signal Conditioning

Description

HA-2640 and HA-2645 are monolithic operational amplifiers which are designed to deliver unprecedented dynamic specifications for a high voltage internally compensated device. These dielectrically isolated devices offer very low values for offset voltage and offset current coupled with large output voltage swing and common mode input voltage.

For maximum reliability, these amplifiers offer unconditional output overload protection through current limiting and a chip temperature sensing circuit. This sensing device turns the amplifier "off", when the chip reaches a certain temperature level.


These amplifiers deliver $\pm 35V$ common mode input voltage swing, $\pm 35V$ output voltage swing, and up to $\pm 40V$

supply range for use in such designs as regulators, power supplies, and industrial control systems. 4MHz gain bandwidth and 5V/µs slew rate make these devices excellent components for high performance signal conditioning applications. Outstanding input and output voltage swings coupled with a low 5nA offset current make these amplifiers excellent components for resolver excitation designs.


The HA-2640/2645 are available in Metal Can (TO-99) or Ceramic Mini-DIP and can be used as high performance pin-for-pin replacements for many general performance amplifiers. HA-2640 is specified from -55°C to +125°C and HA-2645 is specified over the 0°C to +75°C range.

Pinouts

HA7-2640/2645 (CERAMIC MINI-DIP) TOP VIEW




HA2-2640/2645 (TO-99 METAL CAN) TOP VIEW



(TO-99 Case Voltage = -V)

Schematic



Specifications HA-2640/2645

Absolute Maximum Ratings (Note 12)	Operating Temperature Ranges
Voltage Between V+ and V- Terminals 100V Input Voltage Range ±10V to ±37V Output Current Full Short Circuit Protection Internal Power Dissipation 680mW * Maximum Junction Temperature +175°C * Derate by 4.6mW/°C above +25°C	


Electrical Specifications $V_{SUPPLY} = \pm 40V$, $R_L = 5k\Omega$, Unless Otherwise Specified.

		HA-2640-2 -55°C to +125°C		HA-2645-5 0°C to + 75°C		_		
PARAMETER	TEMP	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS								
Offset Voltage	+25°C	-	2	4	-	2	6	mV
	Full	-	-	6	-	-	7	mV
Average Offset Voltage Drift	Full	-	15	-	-	15	-	μV/oC
Bias Current	+25°C	-	10	25	-	12	30	nA
	Full	-	-	50	-	-	50	nA
Offset Current	+25°C	-	5	12	-	15	30	nA
	Full	-	-	35	-	-	50	nA
Input Resistance (Note 10)	+25°C	50	250	~	40	200	-	МΩ
Common Mode Range	Full	±35		-	±35		-	V
TRANSFER CHARACTERISTICS								
Large Signal Voltage Gain (Notes 8)	+25°C	100K	200K	-	100K	200K	-	V/V
	Full	75K	-	-	75K	-	-	V/V
Common Mode Rejection Ratio (Note 1)	Full	80	100	-	74	100	-	dB
Minimum Stable Gain	+25°C	1	-	- '	1	-	-	V/V
Unity Gain Bandwidth (Note 2)	+25°C		4		-	4		MHz
OUTPUT CHARACTERISTICS								
Output Voltage Swing	Full	±35	-	-	±35	-	-	٧
Output Current (Note 9)	+25°C	±12	±15	-	±10	±12	-	mA
Output Resistance	+25°C	-	500	-	-	500	-	Ω
Full Power Bandwidth (Notes 3 & 11)	+25°C	-	23	-	- 1	23	-	kHz
TRANSIENT RESPONSE (Note 7)								
Rise Time (Notes 4 & 6)	+25°C	-	60	100	-	60	100	ns
Overshoot (Notes 4 & 6)	+25°C	-	15	30	-	15	40	%
Slew Rate (Note 6)	+25°C	±3	±5	-	±2.5	±5	-	V/µs
POWER SUPPLY CHARACTERISTICS				•			•	
Supply Current	+25°C	-	3.2	3.8	-	3.2	4.5	mA
Supply Voltage Range	Full	±10	-	±40	±10	-	±40	٧
Power Supply Rejection Ratio (Note 5)	Full	80	90	-	74	90	-	dB

NOTES:


- 1. $V_{CM} = \pm 20V$
- 2. VOUT = 90mV
- 3. $V_{OUT} = \pm 35V$
- 4. $V_{OUT} = \pm 200 \text{mV}$
- 5. $V_S = \pm 10V$ to $\pm 40V$
- 6. A_V = +1
- 7. $C_L = 50pF$, $R_L = 5k\Omega$
- 8. $V_{OUT} = \pm 30V$

- 9. $R_L = 1k\Omega$
- 10. This parameter based upon design calculations.
- 11. Full Power Bandwidth guaranteed based upon slew rate measurement: FPBW = S.R./2nVpEAK; VpEAK = 35V.
- 12. Absolute Maximum Ratings are limiting values applied individually beyond which the serviceability of the circuit may be impaired. Functional operation under any of these conditions is not necessarily implied.




Typical Performance Curves (Continued)

OUTPUT VOLTAGE SWING vs. FREQUENCY AT +25°C




OUTPUT CURRENT CHARACTERISTIC




OUTPUT LOAD CURRENT (mA)

SUPPLY CURRENT vs. SUPPLY VOLTAGE




OUTPUT VOLTAGE SWING vs. SUPPLY VOLTAGE




Switching Waveform and Test Circuits

VOLTAGE FOLLOWER PULSE RESPONSE


 $R_L = 5K$, $C_L = 50pF$ $T_A = +25^{\circ}C$ Vertical = 10V/Div. $T_A = \pm 40V$ Horizontal = $5\mu s$ /Div.



SLEW RATE AND TRANSIENT RESPONSE TEST CIRCUIT



SUGGESTED VOS ADJUSTMENT



Tested Offset Adjustment Range is | V $_{OS}$ +1mV | minimum referred to output. Typical range is ±20mV with R $_{T}$ = 10k $\!\Omega_{\rm c}$



PRELIMINARY

May 1991

Very High Slew Rate Wideband **Operational Amplifier**

Features • Very High Slew Rate 625V/µs • Wide Gain-Bandwidth (Ay > 10) 600MHz • RF Oscillators Full Power Bandwidth 10MHz Low Offset Voltage 0.6mV

Applications

- Wideband Amplifiers
- High Speed Sample-Hold Circuits

Enhanced Replacement for EL2039

Description

The HA-2839 is a wideband, very high slew rate, operational amplifier featuring superior speed and bandwidth characteristics. Bipolar construction, coupled with dielectric isolation, delivers outstanding performance in circuits with a closed loop gain of 10 or greater.

A 625V/µs slew rate and a 600MHz gain bandwidth product ensure high performance in video and RF amplifier designs. Differential gain and phase are a low 0.03% and 0.03 degrees respectively, making the HA-2839 ideal for video


applications. A full ±10V output swing, high open loop gain, and outstanding A.C. parameters, make the HA-2839 an excellent choice for high speed Data Acquisition Systems.

The HA-2839 is available in commercial and industrial temperature ranges, and a choice of packages. See the "Ordering Information" section below for more information.

For military grade product, refer to the HA-2839/883 data

Pinout

HA1-2839 (CERAMIC DIP) HA3-2839 (PLASTIC DIP) TOP VIEW



(N.C.) No Connection pins may be tied to a ground plane for better isolation and heat dissipation.

Ordering Information

PART NUMBER	TEMPERATURE RANGE	PACKAGE
HA1-2839-5	0°C to +75°C	14 Pin Ceramic DIP
HA3-2839-5	0°C to +75°C	14 Pin Plastic DIP
HA1-2839-9	-40°C to +85°C	14 Pin Ceramic DIP
HA3-2839-9	-40°C to +85°C	14 Pin Plastic DIP

Absolute Maximum Ratings (Note 1) Voltage Between V+ and V- Terminals 35V Differential Input Voltage ±6V Peak Output Current 50mA Continuous Output Current 33mArms Internal Quiescent Power Dissipation (Note 2) 525mW Maximum Junction Temperature (Note 2) +175°C Maximum Junction Temperature (Plastic Packages) +150°C

Operating Temperature Range

HA-2839-5	$0^{\circ}C \le T_{A} \le +75^{\circ}C$
HA-2839-9	$-40^{\circ}C \le T_{A} \le +85^{\circ}C$
Storage Temperature Range	$-65^{\circ}C \le T_{A} \le +150^{\circ}C$

Electrical Specifications $V_{SUPPLY} = \pm 15V$, $R_L = 1k\Omega$, $C_L \le 10pF$, Unless Otherwise Specified.


		,	HA-2839-5, -	-9	
PARAMETER	TEMP	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS					
Offset Voltage	+25°C	-	0.6	2	mV
	Full	-	2	6	mV
Average Offset Voltage Drift	Full	-	20	-	μV/ºC
Bias Current	+25°C	-	5	14.5	μА
	Full	-	8	20	μА
Offset Current	+25°C	j -	1	4	μА
	Full	-	-	8	μА
Input Resistance	+25°C	-	10	· -	kΩ
Input Capacitance	+25°C	-	1	-	pF
Common Mode Range	Full	±10	- '	-	V
Input Noise Voltage	+25°C	-	6	-	nV/√Hz
$(f = 1 \text{kHz}, R_{\text{SOURCE}} = 0\Omega)$					
Input Noise Current $(f = 1 \text{kHz}, R_{SOURCE} = 10 \text{k}\Omega)$	+25°C	-	6	-	pA√√Hz
TRANSFER CHARACTERISTICS					
Large Signal Voltage Gain (Note 3)	+25°C	20K	25K	-	V/V
	Full	15K	20K	-	V/V
Common-Mode Rejection Ratio (Note 4)	Full	75	80	-	dB
Minimum Stable Gain	+25°C	10	-	-	V/V
Gain Bandwidth Product (Notes 5 & 12)	+25°C	-	600	-	MHz
OUTPUT CHARACTERISTICS	L				
Output Voltage Swing (Note 3)	Full	±10	Τ -	T -	V
Output Current (Note 3)	Full	±10	±20	-	mA
Output Resistance	+25°C	-	30	-	Ω
Full Power Bandwidth (Notes 3 & 7)	+25°C	8.7	10	-	MHz
Differential Gain (Notes 6 & 11)	+25°C	-	0.03	-	%
Differential Phase (Notes 6 & 11)	+25°C	-	0.03	-	Degrees
TRANSIENT RESPONSE (Note 8)				<u> </u>	· · · · · · · · · · · · · · · · · · ·
Rise Time	+25°C	T -	4	-	ns
Overshoot	+25°C	-	20	-	%
Slew Rate (Notes 3 & 10)	+25°C	550	625	_	V/µs
Settling Time: 10V Step to 0.1%	+25°C	-	180	-	ns
POWER REQUIREMENTS			<u> </u>	<u> </u>	.1
Supply Current	Full	-	13	15	mA
Power Supply Rejection Ratio (Note 9)	Full	. 75	90	-	dB

NOTES:


- Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.
- This value assumes a no load condition: Maximum power dissipation
 with load conditions must be designed to maintain the maximum junction
 temperature below +175°C for ceramic packages and below +150°C
 for plastic packages.
- 3. R_L = 1k Ω , V_O = ±10V, 0 to ±10V for slew rate.
- 4. $V_{CM} = \pm 10V$.
- 5. $V_{O} = 90 \text{mV}$.
- 6. $A_V = +10$.

- 7. Full Power Bandwidth guaranteed based on slew rate measurement using FPBW = Slew Rate ; VPEAK = 10V
 - 2πV_{PEAK}
- 8. Refer to Test Circuit section of data sheet.
- 9. VSUPPLY = ±10VDC to ±20VDC.
- This parameter is not tested. The limits are guaranteed based on lab characterization, and reflect lot-to-lot variation.
- Differential gain and phase are measured with a VM700A video tester, using a NTC-7 composite VITS.
- 12. A_V = +100.

Test Circuits



SETTLING TIME TEST CIRCUIT



- AV = -10
- · Load Capacitance should be less than 10pF.
- It is recommended that resistors be carbon composition and that feedback and summing network ratios be matched to 0.1%.
- SETTLING POINT (Summing Node) capacitance should be less than 10pF. For optimum settling time results, it is recommended that the test circuit be constructed directly onto the device pins. A Tektronix 568 Sampling Oscilloscope with S-3A sampling heads is recommended as a settle point monitor.



PRELIMINARY

May 1991

Very High Slew Rate Wideband **Operational Amplifier**

Features

Low Supply Current	13mA
Very High Slew Rate	625V/μs
Open Loop Gain	25kV/V
Wide Gain-Bandwidth (Ay ≥ 10)	600MHz
Full Power Bandwidth	10MHz
Low Offset Voltage	0.6mV
Differential Gain/Phase	.03%/0.030

Enhanced Replacement for AD840 and EL2040

Applications

- Pulse and Video Amplifiers
- Wideband Amplifiers
- High Speed Sample-Hold Circuits
- RF Oscillators

Description

The HA-2840 is a wideband, very high slew rate, operational amplifier featuring superior speed and bandwidth characteristics. Bipolar construction, coupled with dielectric isolation, delivers outstanding performance in circuits with a closed loop gain of 10 or greater.

A 625V/µs slew rate and a 600MHz gain bandwidth product ensure high performance in video and RF amplifier designs. Differential gain and phase are a low 0.03% and 0.03 degrees respectively, making the HA-2840 ideal for video applications. A full ±10V output swing, high open loop gain, and outstanding A.C. parameters, make the HA-2840 an excellent choice for high speed Data Acquisition Systems.

The HA-2840 is available in commercial and industrial temperature ranges, and a choice of packages. See the "Ordering Information" section below for more information.

For military grade product, refer to the HA-2840/883 data sheet.

Pinouts

NC 2

NC 3

6

NC 7


HA1-2840 (CERAMIC DIP) HA3B2840 (PLASTIC DIP) TOP VIEW

12

10

9

8 NC



HA7-2840 (CERAMIC DIP)

HA3-2840 (PLASTIC DIP)

HA9P2840 (SOIC)

TOP VIEW

(N.C.) No Connection pins may be tied to a ground plane for better isolation and heat dissipation.

Ordering Information

PART NUMBER	TEMPERATURE RANGE	PACKAGE
HA1-2840-5	0°C to +75°C	14 Pin Ceramic DIP
HA3B2840-5	0°C to +75°C	14 Pin Plastic DIP
HA7-2840-5	0°C to +75°C	8 Pin Ceramic DIP
HA3-2840-5	0°C to +75°C	8 Pin Plastic DIP
HA9P2840-5	0°C to +75°C	8 Pin SOIC
HA1-2840-9	-40°C to +85°C	14 Pin Ceramic DIP
HA3B2840-9	-40°C to +85°C	14 Pin Plastic DIP
HA7-2840-9	-40°C to +85°C	8 Pin Ceramic DIP
HA3-2840-9	-40°C to +85°C	8 Pin Plastic DIP
HA9P2840-9	-40°C to +85°C	8 Pin SOIC

Absolu	ite Maximum Ratings (Note 1)	Operating Temperature Range
Differentia Peak Out Continuo Internal C Maximum		$\begin{array}{lll} \text{HA-2840-5} & & & & & & & & & \\ \text{HA-2840-9} & & & & & & & & \\ \text{Storage Temperature Range} & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ \end{array}$

Electrical Specifications $V_{SUPPLY} = \pm 15V$, $R_L = 1k\Omega$, $C_L \le 10pF$, Unless Otherwise Specified.

		HA-2840-5, -9			
PARAMETER	TEMP	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS					
Offset Voltage	+25°C	-	0.6	2	mV
	Full	-	2	6	m∨
Average Offset Voltage Drift	Full	-	20	-	μV/ºC
Bias Current	+25°C	-	5	14.5	μА
	Full	-	8	20	μА
Offset Current	+25°C	-	1	4	μА
	Full	-	-	8	μА
Input Resistance	+25°C	-	10	-	kΩ
Input Capacitance	+25°C	-	1	-	ρF
Common Mode Range	Full	±10	-	-	V
Input Noise Voltage (f = 1kHz, RSOURCE = 0Ω)	+25°C	-	6	-	nV/√Hz
Input Noise Current (f = 1kHz, RSOURCE = $10k\Omega$)	+25°C	-	6	-	pA∕√Hz
TRANSFER CHARACTERISTICS		<u> </u>	· L	<u> </u>	<u> </u>
Large Signal Voltage Gain (Note 3)	+25°C	20K	25K	T =	V/V
	Full	15K	20K	ł -	V/V
Common-Mode Rejection Ratio (Note 4)	Full	75	80	l -	dB
Minimum Stable Gain	+25°C	10	-	-	V/V
Gain Bandwidth Product (Notes 5 & 12)	+25°C	-	600	-	MHz
OUTPUT CHARACTERISTICS				<u> </u>	
Output Voltage Swing (Note 3)	Full	±10	-	-	V
Output Current (Note 3)	Full	±10	±20	-	mA
Output Resistance	+25°C	-	30	i -	Ω
Full Power Bandwidth (Notes 3 & 7)	+25°C	8.7	10	· -	MHz
Differential Gain (Notes 6 & 11)	+25°C	-	0.03	-	%
Differential Phase (Notes 6 & 11)	+25°C	-	0.03	-	Degrees
TRANSIENT RESPONSE (Note 8)					
Rise Time	+25°C	-	4	-	ns
Overshoot	+25°C	-	20	-	%
Slew Rate (Notes 3 & 10)	+25°C	550	625	-	V/µs
Settling Time: 10V Step to 0.1%	+25°C	-	180	-	ns
POWER REQUIREMENTS					4
Supply Current	Full	-	13	15	mA
Power Supply Rejection Ratio (Note 9)	Full	75	90	j -	dB

NOTES:

- Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.
- This value assumes a no load condition: Maximum power dissipation
 with load conditions must be designed to maintain the maximum junction
 temperature below +175°C for ceramic packages and below +150°C
 for plastic packages.
- 3. $R_L = 1k\Omega$, $V_O = \pm 10V$, 0 to $\pm 10V$ for slew rate.
- 4. $V_{CM} = \pm 10V$.
- 5. $V_0 = 90 \text{mV}$.
- 6. $A_V = +10$.


7. Full Power Bandwidth guaranteed based on slew rate measurement using FPBW = Slew Rate ; V_{PEAK} = 10V

2πVΡΕΑΚ


- 8. Refer to Test Circuit section of data sheet.
- 9. VSUPPLY = ±10VDC to ±20VDC.
- 10. This parameter is not tested. The limits are guaranteed based on lab characterization, and reflect lot-to-lot variation.
- Differential gain and phase are measured with a VM700A video tester, using a NTC-7 composite VITS.
- 12. A_V = +100.

Test Circuits

TEST CIRCUIT



SETTLING TIME TEST CIRCUIT



- AV = -10
- · Load Capacitance should be less than 10pF.
- It is recommended that resistors be carbon composition and that feed-back and summing network ratios be matched to 0.1%.
- SETTLING POINT (Summing Node) capacitance should be less than 10pF. For optimum settling time results, it is recommended that the test circuit be constructed directly onto the device pins. A Tektronix 568 Sampling Oscilloscope with S-3A sampling heads is recommended as a settle point monitor.



PRELIMINARY

Features

May 1991

Wideband, Fast Settling, Unity Gain Stable, Video Operational Amplifier

Low Supply Current	10mA
Unity Gain Bandwidth	54MHz
High Slew Rate	240V/μs
Low Offset Voltage	1mV
• Fast Settling Time (0.1%)	90ns
• Full Power Bandwidth	3.8MHz
Differential Gain/Phase	0.03%/0.030

Applications

- Pulse and Video Amplifiers
- Wideband Amplifiers
- . High Speed Sample-Hold Circuits
- Fast, Precise D/A Converters
- · High Speed A/D Input Buffer

Description

The HA-2841 is a wideband, unity gain stable, operational amplifier featuring a 54MHz unity gain bandwidth and excellent D.C. specifications.

Enhanced Replacement for AD841 and EL2041


The 240V/µs slew rate and 54MHz gain bandwidth product ensure high performance in video and pulse amplifier design. Differential gain and phase are a low 0.03% and 0.03 degrees respectively, making the HA-2841 an even better choice for video applications. A full ±10V output

swing, high open loop gain, rapid settling time, and outstanding A.C. parameters make the HA-2841 an excellent choice for high speed Data Acquisition Systems.

The HA-2841 is available in commercial and industrial temperature ranges, and a choice of packages. See the "Ordering Information" section below for more information.

For military grade product, refer to the HA-2841/883 data sheet.

Pinouts HA3B2841 (PLASTIC DIP) HA3-2841 (PLASTIC DIP) TOP VIEW TOP VIEW NC 1 14 NC BAL 1 8 BAL 1 8 BAL 1 7 V+



(N.C.) No Connection pins may be tied to a ground plane for better isolation and heat dissipation.

Ordering Information

PART NUMBER	TEMPERATURE RANGE	PACKAGE
HA3B2841-5	0°C to +75°C	14 Pin Plastic DIP
HA3-2841-5	0°C to +75°C	8 Pin Plastic DIP
HA9P2841-5	0°C to +75°C	8 Pin SOIC
HA3B2841-9	-40°C to +85°C	14 Pin Plastic DIP
HA3-2841-9	-40°C to +85°C	8 Pin Plastic DIP
HA9P2841-9	-40°C to +85°C	8 Pin SOIC

Absolute Maximum Ratings (Note 1) Voltage Between V+ and V- Terminals 35V Differential Input Voltage ±6V Peak Output Current 50mA 10mA (50% Duty Cycle) Maximum Junction Temperature (Note 11) +175°C Maximum Junction Temperature (Plastic Packages) +150°C

Operating Temperature Range

HA-2841-5	$0^{\circ}C \le T_{A} \le +75^{\circ}C$
HA-2841-9	$-40^{\circ}C \le T_{A} \le +85^{\circ}C$
Storage Temperature Range	-65°C < TA < +150°C

Electrical Specifications $V_{SUPPLY} = \pm 15V$, $R_L = 1k\Omega$, $C_L \le 10pF$, Unless Otherwise Specified.

		i	HA-2841-5, -9		
PARAMETER	TEMP	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS					
Offset Voltage	+25°C	-	1	3	mV
	Full	-	-	6	mV
Average Offset Voltage Drift	Full	-	14	-	μV/oC
Bias Current	+25°C	-	5	10	μА
	Full	-	8	15	μА
Average Bias Current Drift	Full	-	45	-	nA/ºC
Offset Current	+25°C	-	0.5	1.0	μА
	Full	-	-	1.5	μА
Input Resistance	+25°C	-	170	-	kΩ
Input Capacitance	+25°C	-	1	-	pF
Common Mode Range	Full	±10	-	-	V
Input Noise Voltage (10Hz to 1MHz)	+25°C	-	16	-	μVrms
Input Noise Voltage Density (f = 1kHz, RSOURCE = 0Ω)	+25°C	-	16	-	nV/√Hz
Input Noise Current Density (f = 1kHz, RSOURCE = 10kΩ)	+25°C	-	2	-	pA√Hz
TRANSFER CHARACTERISTICS			L	ــــــ	<u> </u>
Large Signal Voltage Gain (Note 3)	+25°C	25K	50K	T -	T v/v
- inge trigition contage damit (contage)	Full	10K	30K	_	V/V
Common-Mode Rejection Ratio (Note 4)	Full	80	95	_	dB
Minimum Stable Gain	+25°C	1	-	_	V/V
Gain Bandwidth Product (Note 5)	+25°C	_	54	_	MHz
OUTPUT CHARACTERISTICS		<u> </u>	<u> </u>	L	L
Output Voltage Swing	Full	±10	±10.5	T -	V
Output Current (Note 6)	Full	15	30	-	mA
Output Resistance	+25°C	-	8.5	-	Ω
Full Power Bandwidth (Notes 3 & 7)	+25°C	3.2	3.8	-	MHz
Differential Gain (Note 2)	+25°C	-	0.03	-	%
Differential Phase (Note 2)	+25°C	-	0.03	_	Degrees
Harmonic Distortion (Note 10)	+25°C	-	>83	-	dB
TRANSIENT RESPONSE (Note 8)		. L	-l		
Rise Time	+25°C	Τ -	3	<u> </u>	ns
Overshoot	+25°C	-	33	-	%
Slew Rate (Note 12)	+25°C	200	240	-	V/µs
Settling Time: 10V Step to 0.1%	+25°C	-	90	-	ns
POWER REQUIREMENTS			•		
Supply Current	+25°C	 -	10	-	mA
	Full	_	10	11	mA
Power Supply Rejection Ratio (Note 9)	Full	70	80	_	dB

NOTES:

- Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.
- 2. Differential gain and end phase are measured with a VM700A video tester, using a NTC-7 composite VITS. $R_F=R_1=1K,\,R_L=700\Omega.$
- 3. $V_0 = \pm 10V$.
- 4. $V_{CM} = \pm 10V$.
- 5. A_{VCL} = 1000, Measured at unity gain crossing.


2πνρεακ

- 6. $V_O = \pm 10$, R_L unconnected. Output duty cycle must be reduced if $I_{OUT} > 10 \text{mA}$.
- 7. Full Power Bandwidth guaranteed based on slew rate measurement using FPBW = Slew Rate : VPEAK = 10V


- 8. Refer to Test Circuit section of data sheet.
- 9. VSUPPLY = ±10VDC to ±20VDC.
- 10. $V_O = 2Vp-p$; f = 1MHz; $A_V = +1$.
- Maximum power dissipation, including output load, must be designed to maintain the maximum junction temperature below +175°C for ceramic packages, and below +150°C for the plastic packages.
- Ay = +1. This parameter is not tested. The limits are guaranteed based on lab characterization, and reflect lot-to-lot variation.

Test Circuits

TEST CIRCUIT



SETTLING TIME TEST CIRCUIT



- A_V = -1
- · Feedback and summing resistors must be matched (0.1%).
- HP5082-2810 clipping diodes recommended.
- Tektronix P6201 FET probe used at settling point.

Die Characteristics

Transistor Count		43
Die Dimensions	7.7 x 8	81 x 19 mils
	(1960µm x 2060µr	m x 485µm)
Substrate Potential*		V-
Process	High Frequency	y Bipolar-DI:
Thermal Constants (°C/W)	θ _{ja} 89	θ_{ic}
HA3B2841, Plastic DIP	89	28
HA9P2841, SOIC	157	42
HA3-2841, Plastic Mini-D	IP 92°	30

^{*}The substrate may be left floating (Insulating Die Mount) or it may be mounted on a conductor at V- potential:



PRELIMINARY

August 1991

Features

Wideband, High Slew Rate, High Output Current, Video Operational Amplifier

Applications

- Pulse and Video Amplifiers
- Wideband Amplifiers
- Coaxial Cable Drivers
- Fast Sample-Hold Circuits
- High Frequency Signal Conditioning Circuits

Description

The HA-2842 is a wideband, high slew rate, monolithic operational amplifier featuring an outstanding combination of speed, bandwidth, and output drive capability.

Utilizing the advantages of the Harris D. I. technology this amplifier offers 400V/ μ s slew rate, 80MHz gain bandwidth, and ± 100 mA output current. Application of this device is further enhanced through stable operation down to closed loop gains of 2.


For additional flexibility, offset null controls are included in the HA-2842 pinout.

The capabilities of the HA-2842 are ideally suited for high speed coaxial cable driver circuits where low gain and high output drive requirements are necessary. With 6MHz full

power bandwidth, this amplifier is most suitable for high frequency signal conditioning circuits and pulse video amplifiers. Differential gain and phase are a low 0.02% and 0.03 degrees, respectively, making the HA-2842 ideal for video applications.

The HA-2842 is available in a Plastic 14 lead DIP package, which is pin compatible with the HA-2542 and AD842. The HA-2842 is also available in Plastic 8 Lead DIP and SOIC packages. See the "Ordering Information" section below for more information.

For information about using high output current operational amplifiers, please refer to Application Note 556 (Thermal Safe-Operating-Areas For High Current Op Amps). Please refer to the /883 data sheet for military compliant product.



Ordering Information

PART NUMBER	TEMPERATURE RANGE	PACKAGE
HA3B2842-5	0°C to +75°C	14 Pin Plastic DIP
HA3-2842-5	0°C to +75°C	8 Pin Plastic DIP
HA9P2842-5	0°C to +75°C	8 Pin SOIC
HA3B2842-9	-40°C to +85°C	14 Pin Plastic DIP
HA3-2842-9	-40°C to +85°C	8 Pin Plastic DIP
HA9P2842-9	-40°C to +85°C	8 Pin SOIC

Absolute Maximum Ratings (Note 1)	Operating Temperature Range
	$\begin{array}{lll} \text{HA-2842-5} & & & 0^{\circ}\text{C} \leq \text{T}_{A} \leq +75^{\circ}\text{C} \\ \text{HA-2842-9} & & & -40^{\circ}\text{C} \leq \text{T}_{A} \leq +85^{\circ}\text{C} \\ \text{Storage Temperature Range} & & & -65^{\circ}\text{C} \leq \text{T}_{A} \leq +150^{\circ}\text{C} \\ \end{array}$

 $\textbf{Electrical Specifications} \ \ V_{SUPPLY} = \pm 15 \ \ \text{Volts; RL} = 1 \\ \text{k}\Omega, C_L \leq 10 \\ \text{pF, Unless Otherwise Specified.}$

			HA-2842-5/-9	A-2842-5/-9	
PARAMETER	TEMP	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS					
Offset Voltage	+25°C		1	3	mV
-	Full	_	- 1	6	m∨
Average Offset Voltage Drift	Full	-	13	_	μV/oC
Bias Current	+25°C	-	5	10	μА
	Full	-	- 1	15	μА
Average Bias Current Drift	Full	-	20	-	nA/ºC
Offset Current	+25°C	-	0.5	1.0	μА
	Full	-	- 1	1.5	μА
Average Offset Current Drift	Full	-	1.3	-	nA/ºC
Input Resistance	+25°C	<u> </u>	170	-	kΩ
Input Capacitance	+25°C	-	1	-	pF
Common Mode Range	Full	±10	-	-	l v
Input Noise Voltage (10Hz to 1MHz)	+25°C	-	16	-	μVrms
Input Noise Voltage Density (fo = 1kHz, $R_S = 0\Omega$)	+25°C	-	16	-	nV/√Hz
Input Noise Current Density (fo = 1kHz, $R_S = 100k\Omega$)	+25°C	-	2	-	pA√Hz
TRANSFER CHARACTERISTICS					
Large Signal Voltage Gain (Note 3)	+25°C	50k	100k	-	V/V
	Full	30k	60k	-	V/V
Common-Mode Rejection Ratio (Note 4)	Full	80	110	-	dB
Minimum Stable Gain	+25°C	2	-	-	V/V
Gain-Bandwidth-Product (Note 5)	+25°C	-	80	-	MHz
OUTPUT CHARACTERISTICS					
Output Voltage Swing (Note 3)	Full	±10	±11	_	V
Output Current (Note 6)	Full	100	-	-	mA
Output Resistance	+25°C	- 1	8.5	-	Ω
Full Power Bandwidth (Note 3 & 7)	+25°C	5.2	6	-	MHz
Differential Gain (Note 2)	+25°C	-	0.02	-	%
Differential Phase (Note 2)	+25°C	- 1	0.03	_	Degrees
Harmonic Distortion (Note 10)	+25°C	-	>81	-	dB
TRANSIENT RESPONSE (Note 8)					
Rise Time	+25°C	-	4	-	ns
Overshoot	+25°C	-	25	_	%
Slew Rate (Note 12)	+25°C	325	400	_	V/µs
Settling Time: 10V Step to 0.1%	+25°C	-	100		ns
POWER REQUIREMENTS					
Supply Current	+25°C	-	14.2	-	mA
	Full	 -	14.3	15	mA.
Power Supply Rejection Ratio (Note 9)	Full	70	80	_	dB

NOTES:

- Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.
- 2. Differential gain and phase are measured with a VM700A video tester, using a NTC-7 composite VITS. $R_F=R_1=1$ K, $R_L=700\Omega$.
- 3. $R_L = 1k\Omega$, $V_Q = \pm 10V$
- 4. $V_{CM} = \pm 10V$
- 5. A_{VCL} = 100
- 6. V₀ = ±5V, R_L Unconnected
- 7. Full Power Bandwidth guaranteed based on slew rate measurement using FPBW = Slew Rate

- 8. Refer to Test Circuits section of this data sheet.
- 9. VSUPPLY = ±10VDC to ±20VDC

- 10. $V_O = 2V_{p-p}$; f = 1MHz; $A_V = +2$.
- 11. This value assumes a no load condition: Maximum power dissipation, including output load, must be designed to maintain the maximum junction temperature below +175°C for ceramic packages, and below +15°°C for plastic packages. By using Application Note 556 on Safe Operating Area equations, along with the packaging thermal resistances listed in the Die Characteristics section, proper load conditions can be determined. Heat sinking is recommended above +75°C with suggested models:

14 Lead Ceramic DIP:

Thermalloy #6007 or AAVID #5602B ($\theta_{sa} = 16^{\circ}$ C/W).


12 Lead Metal Can (TO-8):

Thermalloy #2240A ($\theta_{Sa} = 27^{\circ}$ C/W) or #2268B ($\theta_{Sa} = 24^{\circ}$ C/W)


 AV = +2. This parameter is not tested. The limits are guaranteed based on lab characterization and reflect lot-to-lot variation.

Test Circuits

TEST CIRCUIT



SETTLING TIME TEST CIRCUIT



- A_V = -2
- Feedback and summing resistors must be matched (0.1%)
- HP5082-2810 clipping diodes recommended
- . Tektronix P6201 FET probe used at settling point
- For 0.01% settliing time, heat sinking is suggested to reduce thermal
 effects and an analog ground plane with supply decoupling is suggested
 to minimize ground loop errors.

Die Characteristics

Die Dimensions
(1960µm x 2060µm x 485µm)
Substrate Potential*V-
Process High Frequency Bipolar-DI
Passivation Nitride
Thermal Constants ($^{\circ}$ C/W) θ_{ia} θ_{ic}
HA3B2842 Plastic DIP 89 28
HA3-2842 Plastic Mini-DIP 92 30
HA9P2842 SOIC 157 42

^{*}The substrate may be left floating (Insulating Die Mount) or it may be mounted on a conductor at V- potential.

Typical Applications

The Harris HA-2842 is a state of the art monolithic device which also approaches the "ALL-IN-ONE" amplifier concept. This device features an outstanding set of AC parameters augmented by excellent output drive capability providing for suitable application in both high speed and high output drive circuits.

Primarily intended to be used in balanced 50Ω and 75Ω coaxial cable systems as a driver, the HA-2842 could also be used as a power booster in audio systems as well as a power amp in power supply circuits. This device would also be suitable as a small DC motor driver.

Prototyping Guidelines

For best overall performance in any application, it is recommended that high frequency layout techniques be used. This should include: 1) mounting the device through a ground plane: 2) connecting unused pins (N.C.) to the ground plane: 3) mounting feedback components on Teflon standoffs and/or locating these components as close to the device as possible; 4) placing power supply decoupling capacitors from device supply pins to ground.



PRELIMINARY

August 1991

Low Power, High Slew Rate, Wideband Operational Amplifier

Features
Low Supply Current
• High Slew Rate 340V/μs
Open Loop Gain
• Wide Gain-Bandwidth (Ay \geq 10) 470MHz
• Full Power Bandwidth 5.4MHz
Low Offset Voltage 0.6mV
• Input Noise Voltage
Differential Gain/Phase0.04%/0.04º
Lower Power Enhanced Replacement for AD840 and

Applications

- Pulse and Video Amplifiers
- Wideband Amplifiers
- . High Speed Sample-Hold Circuits
- Fast, Precise D/A Converters

Description

FL2040

The HA-2850 is a wideband, high slew rate, operational amplifier featuring superior speed and bandwidth characteristics. Bipolar construction, coupled with dielectric isolation, delivers outstanding performance in circuits with a closed loop gain of 10 or greater.

A 340V/µs slew rate and a 470MHz gain bandwidth product ensure high performance in video and wideband amplifier designs. Differential gain and phase are a low 0.04% and 0.04 degrees respectively, making the HA-2850 ideal for video applications. A full ±10V output swing, high open


loop gain, and outstanding A.C. parameters, make the HA-2850 an excellent choice for high speed Data Acquisition Systems.

The HA-2850 is available in commercial and industrial temperature ranges, and a choice of packages. See the "Ordering Information" section below for more information.


For military grade product, refer to the HA-2850/883 data sheet.

Pinouts

HA1-2850 (CERAMIC DIP) HA3B2850 (PLASTIC DIP) TOP VIEW



HA7-2850 (CERAMIC DIP) HA3-2850 (PLASTIC DIP) HA9P2850 (SOIC) TOP VIEW



(N.C.) No Connection pins may be tied to a ground plane for better isolation and heat dissipation.

Ordering Information

PART NUMBER	TEMPERATURE RANGE	PACKAGE
HA1-2850-5	0°C to +75°C	14 Pin Ceramic DIP
HA3B2850-5	0°C to +75°C	14 Pin Plastic DIP
HA7-2850-5	0°C to +75°C	8 Pin Ceramic DIP
HA3-2850-5	0°C to +75°C	8 Pin Plastic DIP
HA9P2850-5	0°C to +75°C	8 Pin SOIC
HA1-2850-9	-40°C to +85°C	14 Pin Ceramic DIP
HA3B2850-9	-40°C to +85°C	14 Pin Plastic DIP
HA7-2850-9	-40°C to +85°C	8 Pin Ceramic DIP
HA3-2850-9	-40°C to +85°C	8 Pin Plastic DIP
HA9P2850-9	-40°C to +85°C	8 Pin SOIC

Absolute Maximum Ratings (Note 1)	Operating Temperature Range
Differential Input Voltage±6V	$\begin{array}{lll} \text{HA-2850-5} & & & 0^{\circ}\text{C} \leq \text{T}_{A} \leq +75^{\circ}\text{C} \\ \text{HA-2850-9} & & -40^{\circ}\text{C} \leq \text{T}_{A} \leq +85^{\circ}\text{C} \\ \text{Storage Temperature Range} & & -65^{\circ}\text{C} \leq \text{T}_{A} \leq +150^{\circ}\text{C} \end{array}$

Electrical Specifications $V_{SUPPLY} = \pm 15V$, $R_L = 1k\Omega$, $C_L \le 10pF$, Unless Otherwise Specified.

		ŀ	HA-2850-5, -9		
PARAMETER	ТЕМР	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS					
Offset Voltage	+25°C	-	0.6	2	mV
	Full	-	2	6	mV
Average Offset Voltage Drift	Full	-	20	-	μV/ºC
Bias Current	+25°C	l -	5	14.5	μА
	Full	-	8	20	μА
Offset Current	+25°C	-	1	4	μА
	Full	-	-	8	μА
Input Resistance	+25°C	-	10	-	kΩ
Input Capacitance	+25°C	-	1	-	pF
Common Mode Range	Full	±10	-	-	V
Input Noise Voltage (fo = 1kHz, $R_{SOURCE} = 0\Omega$)	+25°C	-	11	-	nV/√Hz
Input Noise Current (fo = 1kHz, RSOURCE = $10k\Omega$)	+25°C	-	6	-	pA√√Hz
TRANSFER CHARACTERISTICS		· · · · · · · · · · · · · · · · · · ·		•	
Large Signal Voltage Gain (Note 3)	+25°C	20K	25K	-	V/V
	Full	15K	20K	-	V/V
Common-Mode Rejection Ratio (Note 4)	Full	75	80	-	dB
Minimum Stable Gain	+25°C	10	-	-	V/V
Gain Bandwidth Product (Notes 5 & 11)	+25°C	-	470	-	MHz
OUTPUT CHARACTERISTICS					
Output Voltage Swing (Note 3)	Full	±10	±11	-	٧
Output Current (Note 3)	Full	±10	±20	-	mA
Output Resistance	+25°C	-	30	-	Ω
Full Power Bandwidth (Notes 3 & 7)	+25°C	4.8	5.4	-	MHz
Differential Gain (Notes 2 & 6)	+25°C	-	0.04	-	%
Differential Phase (Notes 2 & 6)	+25°C	-	0.04	-	Degrees
TRANSIENT RESPONSE (Note 8)					
RiseTime	+25°C	-	5	-	ns
Overshoot	+25°C	-	25	-	%
Slew Rate (Notes 3 & 10)	+25°C	300	340	-	V/µs
Settling Time: 10V Step to 0.1%	+25°C	-	200		ns
POWER REQUIREMENTS					
Supply Current	Full	T -	7.5	8.0	mA
Power Supply Rejection Ratio (Note 9)	Full	75	90	-	dB

NOTES:

- Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.
- 2. Differential gain and end phase are measured with a VM700A video tester, using a NTC-7 composite VITS.
- 3. $R_L = 1k\Omega$, $V_O = \pm 10V$, 0 to $\pm 10V$ for slew rate.
- 4. $V_{CM} = \pm 10V$.
- 5. $V_{O} = 90 \text{mV}$.
- 6. $A_V = +10$.


7. Full Power Bandwidth guaranteed based on slew rate measurement using FPBW = Slew Rate . Versus = 10V

Siew Hate
$$\frac{10V}{2\pi V_{PEAK}}$$
; $V_{PEAK} = 10V$


- 8. Refer to Test Circuit section of data sheet.
- 9. $V_{SUPPLY} = \pm 10 VDC$ to $\pm 20 VDC$.
- This parameter is not tested. The limits are guaranteed based on lab characterization, and reflect lot-to-lot variation.
- 11. A_V = +100.

Test Circuits

TEST CIRCUIT



SETTLING TIME TEST CIRCUIT



- AV = -10
- · Load Capacitance should be less than 10pF.
- It is recommended that resistors be carbon composition and that feedback and summing network ratios be matched to 0.1%.
- SETTLING POINT (Summing Node) capacitance should be less than 10pF. For optimum settling time results, it is recommended that the test circuit be constructed directly onto the device pins. A Tektronix 568 Sampling Oscilloscope with S-3A sampling heads is recommended as a settle point monitor.



August 1991

F - - 4 - - - -

Quad Operational Amplifier

reatures	
• Slew Rate	1.6V/μs
Bandwidth	3.5MHz
Input Voltage Noise	9nV/√Hz
Input Offset Voltage	0.5mV
Input Bias Current	60nA
Supply Range	±2V to ±20V

- No Crossover Distortion
- Standard Quad Pinout

Description

HA-4741, which contains four amplifiers on a monolithic chip, provides a new measure of performance for general purpose operational amplifiers. Each amplifier in the HA-4741 has operating specifications that equal or exceed those of the 741-type amplifier in all categories of performance.

HA-4741 is well suited to applications requiring accurate signal processing by virtue of its low values of input offset voltage (0.5mV), input bias current (60nA) and input voltage noise (9nV/√Hz at 1kHz). 3.5MHz bandwidth, coupled with high open-loop gain, allow the HA-4741 to be used in designs requiring amplification of wide band signals, such as audio amplifiers. Audio application is further enhanced by the HA-4741's negligible output crossover distortion.


Applications


- Universal Active Filters
- D3 Communications Filters
- Audio Amplifiers
- Battery-Powered Equipment

These excellent dynamic characteristics also make the HA-4741 ideal for a wide range of active filter designs. Performance integrity of multi-channel designs is assured by a high level of amplifier-to-amplifier isolation (108dB at 10kHz).

A wide range of supply voltages (±2V to ±20V) can be used to power the HA-4741, making it compatible with almost any system including battery-powered equipment.

The HA-4741 is available in plastic or ceramic 14 lead DIP packages. The HA-4741-2 operates from -55°C to +125°C and the HA-4741-5 operates over the 0°C to +75°C temperature range. HA-4741/883 product and data sheets available upon request. This device is also offered in a 16 pin SOIC package with -5 or -9 temperature options.





CAUTION: These devices are sensitive to electrostatic discharge. Proper I.C. handling procedures should be followed. Copyright © Harris Corporation 1991

$\begin{aligned} &\textbf{Absolute Maximum Ratings (Note 13)} \\ &T_A = +25^{\circ}\text{C Unless Otherwise Stated} \\ &\text{Voltage Between V+ and V- Terminals} & 40.0V \\ &\text{Differential Input Voltage} & \pm 30.0V \\ &\text{Input Voltage (Note 1)} & \pm 15.0V \\ &\text{Output Short Circuit Duration (Note 2)} & Indefinite \\ &\text{Power Dissipation For Plastic Package (Note 3)}. & 880\text{mW} \end{aligned}$

Operating Temperature Ranges

HA-4741-2	-55°C ≤ T _A ≤ +125°C
HA-4741-5	$0^{\circ}C \le T_{A} \le +75^{\circ}C$
HA-4741-9	$-40^{\circ}C \le T_{A} \le +85^{\circ}C$
Storage Temperature Range	$-65^{\circ}C \le T_{A} \le +150^{\circ}C$

Electrical Specifications V+ = +15V, V- = -15V, Unless Otherwise Specified.


		HA-4741-2 HA-4741-5		5	(NOTE 14) HA-4741-9				
PARAMETER	TEMP	MIN	TYP	MAX	MIN	TYP	MAX	MAX	UNITS
INPUT CHARACTERISTICS									
Offset Voltage	+25°C	-	0.5	3	-	1	5	5	mV
	Full	-	4	5	-	4	6.5	8.5	mV
Average Offset Voltage Drift	Full	-	5	-	-	5	-	- 1	μV/oC
Bias Current	+25°C	-	60	200	-	60	300	300	nA
	Full	-	-	325	-	-	400	400	nA
Offset Current	+25°C	-	15	30	-	30	50	50	nA
	Full	-	-	75	-	-	100	100	nA
Common Mode Range	Full	±12	-	-	±12	-	-	-	٧
Differential Input Resistance	+25°C	-	0.5	-	-	0.5	-	-	МΩ
Input Voltage Noise (f = 1kHz)	+25°C	-	9	-	<u> </u>	9	-	-	nV/√Hz
TRANSFER CHARACTERISTICS									
Large Signal Voltage Gain (Notes 4)	+25°C	50K	100K	-	25K	50K	-	-	V/V
	Full	25K	- 1	-	15K		-	-	V/V
Common Mode Rejection Ratio	+25°C	80	95	-	80	95	-	-	dB
	Full	74	-	-	74	-	-	-	dB
Channel Separation (Note 5)	+25°C	90	108	-	90	108	-	-	dB
Small Signal Bandwidth	+25°C	2.5	3.5		2.5	3.5		L	MHz
OUTPUT CHARACTERISTICS									
Output Voltage Swing (R _L = 10K)	Full	±12	±13.7	-	±12	±13.7	-	-	٧
$(R_L = 2K)$	Full	±10	±12.5	-	±10	±12.5	-	-	٧
Full Power Bandwidth (Notes 4 & 9)	+25°C	14	25	-	14	25	-	-	kHz
Output Current (Note 6)	Full	±5	±15	-	±5	±15	-	-	mA
Output Resistance	+25°C		300	_	<u> </u>	300		<u> </u>	Ω
TRANSIENT RESPONSE (Note 7 & 10)									
Rise Time (Note 11)	+25°C	-	75	140	-	75	140	140	ns
Overshoot (Note 11)	+25°C	-	25	40	-	25	40	40	%
Slew Rate (Note 12)	+25°C	-	±1.6	-	-	±1.6	-	-	V/μs
POWER SUPPLY CHARACTERISTICS									
Supply Current	+25°C	-	4.5	5	-	5	7	7	mA
Power Supply Rejection Ratio (Note 8)	Full	80	95	-	80	95	-	-	dB

NOTES:

- 1. For supply voltages less than $\pm 15V$, the absolute maximum input voltage is equal to the supply voltage.
- 2. One amplifier may be shorted to ground indefinitely
- 3. Derate 5.8mW/°C above T_A = +25°C
- 4. $V_{OUT} \approx \pm 10$, $R_L = 2K$
- 5. Referred to input; f = 10kHz, $R_S = 1K$
- 6. VOUT = ±10
- 7. See Pulse Response Characteristics
- 8. $\Delta V = \pm 5V$


- Full power bandwidth guaranteed based upon slew rate measurement FPBW = S.R./2π V_{PEAK}
- 10. $R_L = 2K$, $C_L = 50pF$
- 11. $V_{OUT} = \pm 200 \text{mV}$
- 12. $V_{OUT} = \pm 5V$
- 13. Absolute maximum ratings are limiting values, applied individually beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.
- 14. Typical and Minimum specifications for the −9 version are the same as those for the −5 version.






Typical Performance Curves (Continued)


CHANNEL SEPARATION vs. FREQUENCY




MAXIMUM OUTPUT VOLTAGE SWING vs. LOAD RESISTANCE



INPUT BIAS AND OFFSET CURRENT vs. TEMPERATURE




POWER CONSUMPTION vs. TEMPERATURE




Pulse Response


TRANSIENT RESPONSE/SLEW
RATE CIRCUIT



SLEW RESPONSE (Volts: 5V/Div., Time: 5µs/Div.)



TRANSIENT RESPONSE (Volts: 40mV/Div., Time: 100ns/Div.)





Monolithic, Wideband, High Slew Rate, **High Output Current Buffer** August 1991

Features	
Voltage Gain	0.995
High Input Impedance	3000kΩ
Low Output Impedance	3Ω
Very High Slew Rate	1300V/µsec
Very Wide Bandwidth	110MHz
High Output Current	±200mA
Pulsed Output Current	400mA
Monolithic Construction	

Description

The HA-5002 is a monolithic, wideband, high slew rate. high output current, buffer amplifier.

Utilizing the advantages of the Harris D.I. technologies, the HA-5002 current buffer offers 1300V/usec slew rate with 110MHz of bandwidth. The ±200mA output current capability is enhanced by a 3Ω output impedance.

The monolithic HA-5002 will replace the hybrid LH0002 with corresponding performance increases. These characteristics range from the $3000k\Omega$ input impedance to the increased output voltage swing. Monolithic design technologies have

Applications

- Line Driver
- Data Acquisition
- 110MHz Buffer
- High Power Current Booster
- High Power Current Source
- Sample and Holds
- Radar Cable Driver
- Video Products


allowed a more precise buffer to be developed with more than an order of magnitude smaller gain error.

The HA-5002 will provide many present hybrid users with a higher degree of reliability and at the same time increase overall circuit performance.


The HA-5002 is available in an 8 pin SOIC package, an 8 pin Metal Can, and 8 pin Ceramic and Plastic Mini-DIPs. For the military grade product, refer to the HA-5002/883 Data Sheet.

Pinouts

HA9P5002 (SOIC) HA7-5002 (CERAMIC DIP) HA3-5002 (PLASTIC DIP) TOP VIEW




HA2-5002 TO-99 (METAL CAN) TOP VIEW



LCC Package Available for HA-5002/883. See HA-5002/883 Data Sheet

Schematic



Absolute Maximum Ratings (Note 1)	Operating Temperature Range
Voltage Between V+ and V- pins 44V Input Voltage Equal to Supplies Output Current Continuous ±200mA Output Current (50ms On, 1s Off) ±400mA Internal Power Dissipation (Note 2) 1.13W TO-99 (+25°C) 1.22W Plastic DIP (+25°C) 1.88W	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$

 $\textbf{Electrical Specifications} \ \ V_{SUPPLY} = \pm 12 \text{V to } \pm 15 \text{V}, \ R_S = 50 \Omega, \ R_L = 1 \text{k} \Omega, \ C_L = 10 \text{pF}, \ Unless Otherwise Specified}.$

			HA-5002-2		HA-5002-5, -9				
PARAMETE	ER	TEMP	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS									
Offset Voltage		+25°C	-	5	20	-	5	20	mV
Average Office Welliams Date		Full Full	-	10	30	-	10	30	mV
Average Offset Voltage Drift Bias Current		+25°C	_	30 2	7	_	30 2	7	μV/°C μΑ
Dias Garrent		Full	_	3.4	10	_	2.4	10	μA
Input Resistance		Full	1.5	3	-	1.5	3	-	мΩ
Input Noise Voltage (10Hz-1MI	Hz)	+25°C	-	4	-	-	4	-	μVр−р
TRANSFER CHARACTERISTIC	s								
Voltage Gain (Note 7)	$R_L = 100\Omega$	+25°C	-	0.971	-	-	0.971	-	V/V
	$R_L = 1k\Omega$	+25°C		0.995	-		0.995	-	V/V
-3dB Bandwidth (Note 4)	$R_L = 1k\Omega$	Full +25°C	0.990	110	_	0.980	110	-	V/Y MHz
AC Current Gain		+25°C	_	40	_		40	_	A/mA
OUTPUT CHARACTERISTICS		1	L		L	<u> </u>			
Output Voltage Swing	$R_1 = 100\Omega$	+25°C	±10	±10.7		±10	±11.2	_	V
Output voltage Swing	$R_{L} = 100\Omega$ $R_{L} = 1 k\Omega$ (Note 3)	Full	±10	±10.7	_	±10	±11.2 ±13.9	_	v
	$R_{L} = 1k\Omega$ (Note 5)	Full	±10	±10.5	-	±10	±10.5	-	v
Output Resistance	_ , ,	Full	-	3	10	l -	3	10	Ω
Harmonic Distortion (Note 6)		+25°C	-	<0.005		-	<0.005	-	%
TRANSIENT RESPONSE									
Full Power Bandwidth (Note 8)		+25°C	_	41	-	-	41	-	MHz
Rise Time		+25°C	-	3.6	-	-	3.6	-	ns
Propagation Delay		+25°C	-	2	-] -	2	-	ns or
Overshoot Slew Rate		+25°C +25°C	1,0	30 1.3	_	1.0	30 1.3	-	% V/ns
Settling Time to 0.1%		+25°C	-	50	_		50	-	ns
POWER REQUIREMENTS		<u> </u>	L	L	L	_	L	L	
Supply Current		+25°C	_	8.3	-	l -	8.3		mA
		Full	-	-	10	-	-	10	mA
Power Supply Rejection Ratio (Note 9)		Full	54	64	-	54	64	-	dB

NOTES

- Absolute maximum ratings are limiting values, applied individually beyond
 which the serviceability of the circuit may be impaired. Functional
 operability under any of these conditions is not necessarily implied.
- 2. See thermal constants data in Die Characteristics section.
- 3. $V_{SUPPLY} = \pm 15V$
- 4. $V_{IN} = 1V_{p-p}$
- 5. $V_{SUPPLY} = \pm 12V$

- 6. V_{IN} = 1V_{RMS}; f = 10kHz.
- 7. $V_{OUT} = \pm 10V$
- 8. FPBW = Slew Rate $V_P = 5V(10V_P-p)$ $2\pi V_P$
- 9. $\Delta V_{SUPPLY} = 10V$

Operating Instructions

Layout Considerations

The wide bandwidth of the HA-5002 necessitates that high frequency circuit layout procedures be followed. Failure to follow these guidelines can result in marginal performance.

Probably the most crucial of the RF/video layout rules is the use of a ground plane. A ground plane provides isolation and minimizes distributed circuit capacitance and inductance which will degrade high frequency performance.


Other considerations are proper power supply bypassing and keeping the input and output connections as short as possible which minimizes distributed capacitance and reduces board space.

Power Supply Decoupling

For optimal device performance, it is recommended that the positive and negative power supplies be bypassed with capacitors to ground. Ceramic capacitors ranging in value from 0.01 to 0.1µF will minimize high frequency variations in supply voltage, while low frequency bypassing requires larger valued capacitors since the impedance of the capacitor is dependent on frequency.

It is also recommended that the bypass capacitors be connected close to the HA-5002 (preferably directly to the supply pins).

FREE AIR POWER DISSIPATION



$$P_{dmax} = T_{jmax} - T_A$$

Where: $T_{jmax} = Maximum Junction Temperature of the Device$

TA = Ambient


 θ_{i-c} = Junction to Case Thermal Resistance


 θ_{C-S} = Case to Heat Sink Thermal Resistance

 θ_{s-a} = Heat Sink to Ambient Thermal Resistance

Test Circuits


COAXIAL CABLE DRIVER - 50Ω SYSTEM






Test Circuits

LARGE AND SMALL SIGNAL RESPONSE




SMALL SIGNAL WAVEFORMS




 $\begin{array}{l} {\rm R}_{\mbox{S}} = \; 50 \Omega \\ {\rm R}_{\mbox{L}} = 100 \Omega \end{array} \label{eq:RS}$

SMALL SIGNAL WAVEFORMS




 $\begin{aligned} \mathbf{R_S} &= \mathbf{50}\Omega \\ \mathbf{R_L} &= \mathbf{1k}\Omega \end{aligned}$


LARGE SIGNAL WAVEFORMS





LARGE SIGNAL WAVEFORMS



Typical Performance Curves










VOLTAGE GAIN vs. TEMPERATURE


 $V_{CC} = \pm 15V$, $R_{LOAD} = 100\Omega$









OFFSET VOLTAGE vs. TEMPERATURE $V_{CC} = \pm 15V$





BIAS CURRENT vs. TEMPERATURE $V_{CC} = \pm 15V$




MAXIMUM OUTPUT VOLTAGE vs. TEMPERATURE $V_{CC} = \pm 15 V, R_{LOAD} = 100 \Omega$










SUPPLY CURRENT vs. SUPPLY VOLTAGE IOUT = 0mA




INPUT/OUTPUT IMPEDANCE vs. FREQUENCY $V_{CC} = \pm 15V$









PSRR vs. FREQUENCY







GAIN ERROR vs. INPUT VOLTAGE




Typical Applications

OPERATION AT REDUCED SUPPLY LEVELS

The HA-5002 can operate at supply voltage levels as low as ±5V and lower. Output swing is directly affected as well as slight reductions in slew rate and bandwidth.

SHORT CIRCUIT PROTECTION

The Output current can be limited by using the following circuit:



CAPACITIVE LOADING

The HA-5002 will drive large capacitive loads without oscillation but peak current limits should not be exceeded. Following the formula I = $C^{dv}/_{ct}$ implies that the slew rate or the capacitive load must be controlled to keep peak current below the maximum or use the current limiting approach as shown. The HA-5002 can become unstable with small capacitive loads (50pF) if certain precautions are not taken. Stability is enhanced by any one of the following: a source resistance in series with the input of 50 Ω to 1K; increasing capacitive load to 150pF or greater; decreasing CLOAD to 20pF of less; adding an output resistor of 10Ω to 50Ω ; or adding feedback capacitance of 50pF or greater. Adding source resistance generally yields the best results.

Die Characteristics

Transistor Count		27
Die Dimensions	80	x 81 x 19 mils
(2	2030μm x 2050	μm x 480μm)
Substrate Potential*		V ₁ -
Process		Bipolar-DI
Thermal Constants (OC/W)	$\theta_{ extsf{ja}}$	θ_{jc}
HA7-5002 Ceramic Mini-DI	P 122	39
HA3-5002 Plastic DIP	80	20
HA2-5002 Metal Can	103	31
HA9P5002 SOIC	160	42

^{*}The substrate may be left floating (Insulating Die Mount) or it may be mounted on a conductor at V- potential.



HA-5004

August 1991

100MHz Current Feedback Amplifier

Features

Slew Rate	1200V/μs
Output Current	±100m/
• Drives	+0V into 1000

- VSUPPLY±5V to ±18V
- Thermal Overload Protection and Output Flag
- Bandwidth Nearly Independent of Gain
- Output Enable/Disable

Applications

- Unity Gain Video/Wideband Buffer
- Video Gain Block
- · High Speed Peak Detector
- Fiber Optic Transmitters
- Zero Insertion Loss Transmission Line Drivers
- Current to Voltage Converter
- Radar Systems

Description


The HA-5004 current feedback amplifier is a video/ wideband amplifier optimized for low gain applications. The design is based on current-mode feedback which allows the amplifier to achieve higher closed loop bandwidth than voltage-mode feedback operational amplifiers. Since feedback is employed, the HA-5004 can offer better gain accuracy and lower distortion than open loop buffers. Unlike conventional op amps, the bandwidth and rise time of the HA-5004 are nearly independent of closed loop gain. The 100MHz bandwidth at unity gain reduces to only 65MHz at a gain of 10. The HA-5004 may be used in place of a conventional op amp with a significant improvement in speed power product.

Several features have been designed in for added value. A thermal overload feature protects the part against excessive junction temperature by shutting down the output. If this feature is not needed, it can be inhibited via a TTL input (TOI). A TTL chip enable/disable (OE) input is also provided; when the chip is disabled its output is high impedance. Finally, an open collector output flag (TOL) is provided to indicate the status of the chip. The status flag goes low to indicate when the chip is disabled due to either the internal Thermal Overload shutdown or the external disable.

In order to maximize bandwidth and output drive capacity. internal current limiting is not provided. However, current limiting may be applied via the VC+ and VC- pins which provide power separately to the output stage.

The HA-5004 is available in a 14-pin Ceramic DIP and is specified for operation from 0°C to +75°C (HA1-5004-5) and -40°C to +85°C (HA1-5004-9). For Military grade product refer to the HA-5004/883 data sheet.

Pinouts



INP	UTS	TEMP	TOL OUTPUT	
ŌĒ	тоі	TJ	(OPEN COLLECTOR)	OPERATION
0	0	Normal	1	Normal
0	0	High*	0	Auto Shutdown, Hi-Z OUT
0	1	х	1	Normal
1	Х	х	0	Manual Shutdown, Hi-Z OUT

^{*&}gt;180°C Typical

Specifications HA-5004

Absolute Maximum Ratings (Note 1) Operating Temperature Range Supply Voltage ±20V Differential Input Voltage 5V Common Mode Input Voltage ±VSUPPLY Output Current ±120MA Maximum Junction Temperature +175°C

Electrical Specifications $v_{CC} = v_{C+} = +15V$, $v_{EE} = v_{C-} = -15V$, $R_S = 50\Omega$, $R_L = 100\Omega$, $A_V = +1$, $R_F = 250\Omega$, $\overline{OE} = 0.8V$, TOI = 0.8V or 2.0V Unless Otherwise Specified.

,			HA-5004-5, -9			
PARAMETE	R	ТЕМР	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS						
Offset Voltage		+25°C	-	1	5	mV
		Full	-	-	20	mV
Average Offset Voltage Drift	, .	Full	-	10	-	μV/°C
Bias Current (+Input Only) (Note 2)		+25°C	-	2	5	μΑ
		Full	-	-	20	μΑ
Input Resistance (+Input Only) (Note 2)		+25°C	-	3	-	МΩ
Input Capacitance		+25°C	-	3	-	pF
Common Mode Range		Full	±10	-	-	V
DISTORTION AND NOISE						
Total Harmonic Distortion 2V _{D-D} , 200kHz	Avcl=+1		_	-72	_	dBc
	AVCL = +2		-	-70	-	dBc
•	A _{VCL} = +5		-	-68	-	dBc
Input Noise Voltage 10Hz to 1MHz		+25°C	-	15	-	μV _D -p
Input Noise Voltage Density (Note 3)	$f_0 = 10kHz$	+25°C	-	2.2	-	nV/√Hz
	$f_0 = 100 \text{kHz}$	+25°C	-	2.2	 -	nV/√Hz
Input Noise Current Density (Note 3)	f _O = 10kHz	+25°C	_	6	l -	pA/√Hz
	f _O = 100kHz	+25°C	-	4	-	pA/√Hz
DIGITAL I/O CHARACTERISTICS		•			•	
Logic Inputs (OE and TOI)	V _{IH}	Full	2.0	T -	-	V
	Vit	Full		_	0.8	l v
	· -	Full	<u> </u>	_	1	μА
	I _{IH} @ V _I = 2.4V	4	-	1 -		i '
Logic Output (TOL) (Open Collector)	I _{IL} @ V _I = 0.4V	Full Full	_	0.05	10 0.4	μA V
Logic Output (TOL) (Open Collector)	V _O L @ 800μA	I ruii	I	0.05	0.4	<u>`</u>
TRANSFER CHARACTERISTICS		T		r	T	
DC Gain Error	Small Signal (±100mV)	+25°C	-	0.25	0.43	%
		Full	l -	0.25	0.75	%
	Large Signal ($\pm 10V$) (R _L = 1K)	+25°C	-	0.25	0.43	%
		Full	-	0.25	0.75	%
DC Voltage Gain (Note 4)		+25°C	233	400	-	V/V
		Full	133	400	-	V/V
DC Transimpedance (Note 5)		+25°C	-	100	-	V/mA
		Full	33	100	-	V/mA
-3dB Bandwidth A _V = +1 (Note 6)		+25°C	-	100	-	MHz
Gain Flatness	DC to 5MHz	+25°C	-	0.03	-	dB
	DC to 10MHz	+25°C	-	0.05	-	dB
Differential Gain (Notes 6, 7, 8) 3.58MHz	A _{VCL} = +1	+25°C	-	0.035	-	%
	A _{VCL} = +2	+25°C	1 -	0.058	-	%
Differential Gain (Notes 6, 7, 8) 4.43MHz	A _{VCL} = +1	+25°C	-	0.035	-	%
	A _{VCL} = +2	+25°C	-	0.058	-	%
Differential Phase (Note 6, 7) 3.58MHz	AVCL = +1	+25°C	-	0.15	-	Degree
	A _{VCL} = +2	+25°C	-	0.23	-	Degree
Differential Phase (Note 6, 7) 4.43MHz	AVCL = +1	+25°C	-	0.17	-	Degree
	A _{VCL} = +2	+25°C	-	0.24	-	Degree
Common Mode Rejection Ratio (Note 9)		Full	-	58	-	dB
Common Mode nejection natio mote at						


Specifications HA-5004

 $\textbf{Electrical Specifications (Continued)} \ \ V_{CC} = V_{C+} = +15V, \\ V_{EE} = V_{C-} = -15V, \\ R_S = 50\Omega, \\ R_L = 100\Omega, \\ A_V = +1, \\ R_F = 250\Omega, \\ R_{C-} = -15V, \\ R_{C-}$ OE = 0.8V, TOI = 0.8V or 2.0V Unless Otherwise Specified.


			НА	-5004-5,	-9	
PARAMET	ER	TEMP	MIN	TYP	MAX	UNITS
OUTPUT CHARACTERISTICS						
Output Voltage Swing	$(R_L = 100\Omega)$	+25°C	±9.0	±9.5	-	٧
	$(R_L = 1k\Omega)$	+25°C	±11.5	±11.8	-	V
	$(R_L = 100\Omega)$	Full	±8.0	±9.5	-	V
	$(R_L = 1k\Omega)$	Full	±10.5	±11.8	-	٧
Full Power Bandwidth ($A_V = +1$) (Note 10)	+25°C	-	100	-	MHz
Output Resistance, Open Loop		+25°C	-	5	- '	Ω
Output Current		+25°C	±90	±100	-	mA
		Full	±80	±100	-	mA
Output Enable time (Hi Z to ±2V)		Full	-	100	-	ns
Output Disable time (±2V to Hi Z)		Full	-	3	-	μs
Output Leakage (Disabled)		Full	-		1	μΑ
TRANSIENT RESPONSE						
Rise Time/Fall Time		+25°C	-	6.3	-	ns
Propagation Delay (10V Step)		+25°C	-	7	-	ns
Slew Rate		+25°C	-	1200	-	V/μs
Settling Time (0.1%, 10V Step)		+25°C	-	50	-	ns
Overshoot		+25°C	-	10		%
POWER SUPPLY CHARACTERISTICS						
Supply Current	(Enabled)	+25°C	-	12	16	mA
		Full	-	-	22	mA
	(Disabled)	+25°C	-	7	-	mA
Power Supply Rejecton Ratio		Full	50	60	-	dB


NOTES: 1. Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operation under any of these conditions is not necessarily implied.

- 2. Inverting (FB) input is a low impedance point; Bias Current, Offset Current, and Input Resistance are not specified for this terminal.
- 3. See typical performance curves.
- 4. DC Voltage Gain = Gain Error
- 5. DC Transimpedance = $\frac{R_F}{Gain Error}$, $R_F = 250\Omega$
- 6. $V_{IN} = 300 \text{mVp-p}$
- 7. V_{OFFSET} = 1.0V
- 8. Differential Gain (dB) = 0.0869 Differential Gain (%)
- 9. $V_{CM} = \pm 10V$
- 10. Full power bandwidth guaranteed by equation: Full Power Bandwidth = Slew Rate / 2π V_{peak} , V_{peak} = 2V













FREQUENCY RESPONSE vs. C_L V_{CC} = ±15V, A_V = +2, R_L = 1kΩ, Input = 10mV 12 9 4 4 = 0.0pF C = 50pF C = 50pF D = 100pF D = 100pF 1M 10M FREQUENCY (Hz)









 $A_V = +1$, $V_{SUPPLY} = \pm 15V$

Applications Information

Theory of Operation

The HA-5004 is a high performance amplifier that uses current feedback to achieve its outstanding performance. Although it is externally configured like an ordinary op amp in most applications, its internal operation is significantly different.

Inside the HA-5004, there is a unity gain buffer from the non-inverting (+) input to the inverting (FB) input (as suggested by the circuit symbol), and the inverting terminal is a low impedance point. Error currents are sensed at the inverting input and amplified; a small change in input current produces a large change in output voltage. The ratio of output voltage delta due to input current delta is the transimpedance of the device.

Steady state current at the inverting input is very small because the transimpedance is large. The voltage across the input terminals is nearly zero due to the buffer amplifier. These two properties are similar to standard op amps and likewise simplify circuit analysis.

Resistor Selection

The HA-5004 is optimized for a feedback resistor of 250Ω , regardless of gain configuration. It is important to note that this resistor is required even for unity gain applications; higher gain settings use a second resistor like regular op amp circuits as shown in Figure 1 below.




FIGURE 1: TYPICAL APPLICATION CIRCUIT, Av = +2

Power Supplies

The HA-5004 will operate over a wide range of supply voltages with excellent performance. Supplies may be either single-ended or split, ranging from 6V (\pm 3V) to 36V (\pm 18V). Appropriate reduction in input and output signal excursion is necessary for operation at lower supply voltages. Bypass capacitors from each supply to ground are recommended, typically a 0.01 μ F ceramic in parallel with a 4.7 μ F electrolytic.

Current Limit

No internal current limiting is provided for the HA-5004 in order to maximize bandwidth and slew rate. However, power is supplied separately to the output stage via pins 1 (V_C+) and 14 (V_C-) so that external current limiting resistors may be used. If required, 100Ω resistors to each supply rail are recommended.

Enable/Disable and Thermal Overload Operation

The HA-5004 operates normally with a TTL low state on pin 7 ($\overline{\text{OE}}$) but it may be disabled manually by a TTL high state at this input. When disabled, the output and inverting (FB) input go to a high impedance state and the circuit is electrically debiased, reducing supply current by about 5mA. It is important to keep the differential input voltage below the absolute maximum rating of 5V when the device is disabled.

If the power dissipation becomes excessive and chip temperature exceeds approximately 180°C, the HA-5004 will automatically disable itself. The thermal overload condition will be indicated by a low state at the TOL output on pin 10. (TOL is also low for manual shutdown via pin 7). Automatic thermal shutdown can be bypassed by a TTL high state on Thermal Overload Inhibit (TOI) pin 6. See the truth table for a summary of operation.

Offset Adjustment

Offset voltage may be nulled with a $5K\Omega$ potentiometer between pins 3 and 4, center tapped to the positive supply. Setting the slider towards pin 3 (+BAL) increases output voltage; towards pin 4 (-BAL) decreases output voltage. Offset can be adjusted by about \pm 10mV with a 5K pot; this range is extended with a lower resistance potentiometer.

Die Characteristics

Transistor Count		64
Die Dimensions	93 x	63 x 19mils
	(2370 x 160	0 x 480µm)
Substrate Potential		VEE
Process		. Bipolar DI
Thermal Constants (OC/W)	θ_{ia}	θ_{ic}
HA1-Ceramic DIP	107	25



HA-5020

August 1991

100MHz Current Feedback Video Amplifier

Features	
Wide Unity Gain Bandwidth	100MHz
Slew Rate	800V/μs
Output Current	±30mA (Min)
• Drives	3.5V into 75 Ω
Differential Gain	<0.02%
Differential Phase	<0.03%
Low Voltage Noise	4.5nV/√Hz
Low Supply Current	10mA (Max)

Wide Supply Range±5V to ±15V

Applications

- Unity Gain Video/Wideband Buffer
- Video Gain Block
- Video Distribution Amp/Coax Cable Driver
- Flash A/D Driver
- Waveform Generator Output Driver
- Current to Voltage Converter; D/A Output Buffer
- Radar Systems
- Imaging Systems

Output Enable/Disable

• High Performance Replacement for EL2020

Description

The HA-5020 is a wide bandwidth, high slew rate amplifier optimized for video applications and gains between 1 and 10. Manufactured on Harris' Reduced Feature Complementary Bipolar DI process, this amplifier uses current mode feedback to maintain higher bandwidth at a given gain than conventional voltage feedback amplifiers. Since it is a closed loop device, the HA-5020 offers better gain accuracy and lower distortion than open loop buffers.

The HA-5020 features low differential gain and phase and will drive two double terminated 75Ω coax cables to video levels with low distortion. Adding a gain flatness performance of 0.1dB makes this amplifier ideal for demanding video applications. The bandwidth and slew rate of the HA-5020 are relatively independent of closed loop gain. The 100MHz unity gain bandwidth only decreases to 60MHz at a gain of 10. The HA-5020 used in place of a conventional op amp will yield a significant improvement in


the speed power product. To further reduce power, the HA-5020 has a disable function which significantly reduces supply current, while forcing the output to a true high impedance state. This allows the outputs of multiple amplifiers to be wire-OR'd into multiplexer configurations. The device also includes output short circuit protection and output offset voltage adjustment.

The HA-5020 offers significant enhancements over competing amplifiers, such as the EL2020. Improvements include unity gain bandwidth, slew rate, video performance, lower supply current, and superior DC specifications.

The HA-5020 is available in commercial and industrial temperature ranges, and a choice of packages. See the "Ordering Information" section below for more information. For military grade product, please refer to the HA-5020/ 883 data sheet.

Pinout

HA3-5020 (PLASTIC DIP) HA9P5020 (SOIC) TOP VIEW



Ordering Information

PART NUMBER	TEMPERATURE RANGE	PACKAGE
HA3-5020-5	0°C to +75°C	8 Pin Plastic DIP
HA9P5020-5	0°C to +75°C	8 Pin SOIC
HA3-5020-9	-40°C to +85°C	8 Pin Plastic DIP

Specifications HA-5020

Absolute Maximum Ratings (Note 1)	Operating Temperature Range	
Voltage Between V+ and V- Terminals		T _A ≤ +85°C

Electrical Specifications V+ = +15V, V- = -15V, R_F = $1k\Omega$, $A_V = +1$, $R_L = 400\Omega$, $C_L \le 10pF$, Unless Otherwise Specified.

		HA-5020-5, -9		9	
PARAMETER	TEMP	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS					
Input Offset Voltage (Note 2)	+25°C	-	2	8	mV
	Full	-	-	10	m∨
Average Input Offset Voltage Drift	Full	-	20	-	μV/ºC
VIO Common Mode Rejection Ratio (Note 3)	Full	50	58	-	dB
VIO Power Supply Rejection Ratio (Note 4)	+25°C	64	-	-	dB
	Full	60	-	-	dB
Non-Inverting Input (+IN) Current	+25°C	-	3	8	μА
	Full	-	-	20	μА
+IN Common Mode Rejection (Note 3)	Full	-	-	0.5	μA/V
+IN Power Supply Rejection (Note 4)	+25°C	-	-	0.06	μ Α/V
	Full	-	-	0.2	μ Α/V
Inverting Input (-IN) Current	+25°C	-	12	20	μA
	Full	-	25	50	μА
-IN Common Mode Rejection (Note 3)	+25°C	-	-	0.4	μΑ/V
	Full	-	-	0.5	μ Α/V
-IN Power Supply Rejection (Note 4)	+25°C	-	-	0.2	μA/V
	Full	-		0.5	μΑ/V
TRANSFER CHARACTERISTICS					
Transimpedence	+25°C	3500	-	-	V/mA
	Full	1000	-	-	V/mA
Open Loop DC Voltage Gain	+25°C	70	-	-	dB
$R_L = 400\Omega$, $V_{OUT} = \pm 10V$	Full	65	-	-	dB
Open Loop DC Voltage Gain	+25°C	60	-	-	dB
$R_L = 100\Omega$, $V_{OUT} = \pm 2.5V$	Full	55	-	- 1	dB
OUTPUT CHARACTERISTICS					
Ouput Voltage Swing	+25°C to +85°C	±12	±12.7	-	V
	-40°C to 0°C	±11	±11.8	-	v
Output Current	+25°C	±30	±31.7	-	mA
(Guaranteed by Output Voltage Test)	Full	±27.5	-	-	mA
POWER SUPPLY CHARACTERISTICS			-		
Quiescent Supply Current	Full	_	7.5	10	mA
Supply Current, Disabled (Note 5)	Full	-	5	7.5	mA
Disable Pin Input Current (Note 5)	Full	-	1.0	1.5	mA
Minimum Pin 8 Current to Disable (Note 6)	Full	350	-	-	μА
Maximum Pin 8 Current to Enable (Note 7)	Full	-	-	20	μА

Specifications HA-5020

Electrical Specifications (Continued) V+ = +15V, V- = -15V, R_F = 1k Ω , A $_V$ = +1, R $_L$ = 400 Ω , C $_L$ \leq 10pF, Unless Otherwise Specified.

		н	A-5020-5, -	9	
PARAMETER	TEMP	MIN	TYP	MAX	UNITS
A.C. CHARACTERISTICS (A _V = +1)					
Slew Rate (Note 8)	+25°C	600	800	-	V/µs
	Full	500	700		V/µs
Full Power Bandwidth (Note 9)	+25°C	9.6	12.7	-	MHz
(Guaranteed by Slew Rate Test)	Full	8.0	11.1	-	MHz
Rise Time (Note 10)	+25°C	-	5	-	ns
Fall Time (Note 10)	+25°C	-	5	-	ns
Propagation Delay (Note 10)	+25°C	-	6	-	ns
3-dB Bandwidth (Note 11)	+25°C	-	100	-	MHz
Settling Time to 1%, 10V Output Step	+25°C	-	45	-	ns
Settling Time to 0.25%, 10V Output Step	+25°C	-	100	-	ns
A.C. CHARACTERISTICS (AV = +10, RF = 383 Ω)					
Slew Rate (Notes 8, 12)	+25°C	900	1100	-	V/µs
	Full	750	-	-	V/µs
Full Power Bandwidth (Note 9)	+25°C	14.3	17.5	-	MHz
(Guaranteed by Slew Rate Test)	Full	11.9	-	l	MHz
Rise Time (Note 10)	+25°C	-	8	· -	ns
Fall Time (Note 10)	+25°C	-	8	-	ns
Propagation Delay (Note 10)	+25°C	_	9	-	ns
3-dB Bandwidth (Note 11)	+25°C	-	60	-	MHz
Settling Time to 1%, 10V Output Step	+25°C	_	55	_	ns
Settling Time to 0.25%, 10V Output Step	+25°C	-	90	-	ns
HARRIS VALUE ADDED SPECIFICATIONS					
Input Noise Voltage (f = 1kHz)	+25°C		4.5	-	nV/√Hz
+Input Noise Current (f = 1kHz)	+25°C	-	2.5	-	pA√ Hz
-Input Noise Current (f = 1kHz)	+25°C	-	25	-	pA√√Hz
Input Common Mode Range	Full	±10	±12	-	V
-Ibias Adjust Range (Note 2)	Full	±25	±40	-	μА
Overshoot	+25°C	-	30	-	%
Output Current (Short Circuit, Note 13)	Full	±50	±65	-	mA
Output Current (Disabled, Notes 5, 14)	Full	-	-	1	μА
Output Disable Time (Note 15)	+25°C	-	10	_	μs
Output Enable Time (Note 16)	+25°C	-	1	_	μs
Supply Voltage Range	+25°C	5	_	15	v
Output Capacitance (Disabled, Notes 5,17)	+25°C	-	15	_	pF
VIDEO CHARACTERISTICS					
Differential Gain (Note 18)	+25°C] -	0.02	T -	%
Differential Phase (Note 18)	+25°C	1 -	0.03	-	Degrees
Gain Flatness to 5MHz	+25°C	-	0.1	_	dB
Chrominance to Luminance Gain (Note 18)	+25°C	-	0.02	_	dB
Chrominance to Luminance Delay (Note 18)	+25°C	_	0.3	_	ns

NOTES:

- Absolute maximum ratings are limiting values, applied individually, beyond which the servicability of the circuit may be impaired. Functional operation under any of these conditions is not necessarily implied.
- The inverting input current (-Ibias) can be adjusted with an external 10kΩ pot between pins 1 and 5, wiper connected to V+. Since -Ibias flows through the feedback resistor (R_F), the result is an adjustment in offset voltage. The amount of offset voltage adjustment is determined by the value of R_F (ΔVOS = Δ-Ibias*R_F).
- 3. $V_{CM} = \pm 10V$.
- 4. ±4.5V ≤ V_S ≤ ±18V.
- 5. Disable = 0V.
- R_L = 100Ω, V_{IN} = 10V. This is the minimum current which must be pulled out of the Disable pin in order to disable the output. The output is considered disabled when -10mV ≤ V_{OUT} ≤ +10mV.
- V_{IN} = 0V. This is the maximum current that can be pulled out of the Disable pin with the HA-5020 remaining enabled. The HA-5020 is considered disabled when the supply current has decreased by at least 0.5mA.
- 8. V_{OUT} switches from -10V to +10V, or from +10V to -10V. Specification is from the 25% to 75% points.

- 9. FPBW= $\frac{\text{Slew Rate}}{2\pi \text{VpEAK}}$; $\text{VpEAK} \approx 10\text{V}$.
- R_L = 100Ω, V_{OUT} = 1V. Measured from 10% to 90% points for rise/fall times; from 50% points of input and output for propagation delay.
- 11. $R_L = 400\Omega$, $V_{OUT} = 100$ mV.
- 12. This parameter is not tested. The limits are guaranteed based on lab characterization, and reflect lot-to-lot variation.
- 13. $V_{IN} = \pm 10V$, $V_{OUT} = 0V$.
- 14. $V_{OUT} = \pm 10V$.
- 15. $V_{IN}=+10V$, $\overline{Disable}=+15V$ to 0V. Measured from the 50% point of $\overline{Disable}$ to $V_{OUT}=0V$.
- 16. V_{IN} = +10V, Disable = 0V to +15V. Measured from the 50% point of Disable to V_{OUT} = 10V.
- 17. V_{IN} = 0V, Force V_{OUT} from 0V to ±10V, t_r/t_f = 50ns.
- 18. Measured with a VM700A video tester using a NTC-7 composite VITS.
- Maximum power dissipation, including output load, must be designed to maintain junction temperature below +175°C for ceramic packages, and below +150°C for plastic packages.



HA-5033

August 1991 Video Buffer

Features	
Differential Phase Error	0.1 Degree
Differential Gain Error	0.1%
High Slew Rate	1300V/μs
• Wide Bandwidth (Small Signal)	250MHz
Wide Power Bandwidth	DC to 65MHz
• Fast Rise Time	3ns

- High Output Drive±8V With 100Ω Load
 Wide Power Supply Range±5V to ±16V
- · Replace Costly Hybrids

Description

The HA-5033 is a unity gain monolithic I.C. designed for any application requiring a fast, wideband buffer. Featuring a bandwidth of 250MHz and outsanding differential phase/gain characteristics, this high performance voltage follower is an excellent choice for video circuit design. Other features, which include a minimum slew rate of $1000V/\mu s$ and high output drive capability, make the HA-5033 applicable for line driver and high speed data conversion circuits.

Applications


- Video Buffer
- · High Frequency Buffer
- Isolation Buffer
- · High Speed Line Driver
- Impedance Matching
- Current Boosters
- High Speed A/D Input Buffers
- For Further Application Ideas, See App. Note 548

The high performance of this product is a result of the Harris Dielectric Isolation process. A major feature of this process is that it produces both PNP and NPN high frequency transistors which makes wide bandwidth designs, such as the HA-5033, practical. Alternative process methods typically produce a lower AC performance.


The HA-5033 is available in a 12 pin (TO-8) Metal Can or in 8 pin Plastic Mini-DIP and SOIC packages.

Pinouts


HA3-5033-5 (PLASTIC MINI-DIP) HA9P5033-5/-9 (SOIC) TOP VIEW



HA2-5033-2/-5 (TO-8 METAL CAN) TOP VIEW



Schematic



Specifications HA-5033

Absolute Maximum Ratings foltage Between V+ and V- Pins put Voltage put Voltage put Ucurrent (Peak) (50ms On/1 Se nternal Power Dissipation (Note 2) TO-8 (+25°C) Mini-DIP (+25°C) Electrical Specifications VS	cond Off)	ual to Sup ±20 1	. 40V H oplies H OOMA H S .75W M	A-5033-2 A-5033-5 A-5033-9 lorage Ten laximum Ju	nperature unction Te	Range mperature mperature	(Plastic F	55°C ≤ TA ≤ 0°C ≤ TA 40°C ≤ TA 65°C ≤ TA ≤ 2ackages)	≤ +75°C ≤ +85°C ≤ +150°C . +175°C . +150°C
		F	IA-5033-	2	Н	IA-5033-	5	NOTE 10 HA-5033-9	
PARAMETER	TEMP	MIN	TYP	MAX	MIN	TYP	MAX	MAX	UNITS
INPUT CHARACTERISTICS	***								
Offset Voltage	+25°C	T -	5	15	_	5	15	15	mV
	Full	-	6	25	-	6	25	30	mV
Average Offset Voltage Drift	Full	-	33	-	_	33	-	-	μV/ºC
Bias Current	+25°C Full		20 30	35 50		20 30	35 50	35 50	μA μA
Input Resistance	+25°C	_	1.5	-	_	1.5	-	-	MΩ
Input Capacitance	+25°C	-	1.6	- '	-	1.6	-	l -	рF
Input Noise Voltage (Note 3)	+25°C	- 1	20	-	-	20	-	-	μ∨р-р
TRANSFER CHARACTERISTICS		·	·	·	·	· · · · · · · · · · · · · · · · · · ·		*	•
Voltage Gain									
$R_1 = 100\Omega$	+25°C	0.93	-	_	0.93	_	_	1 -	V/V
$R_L = 1k\Omega$	+25°C	0.93	0.99	_	0.93	0.99	۱ -	_	V/V
$R_L = 100\Omega$	Full	0.92	-	-	0.92	-	l -	-	V/V
-3dB Bandwidth	+25°C	l -	250	-	-	250	-	-	MHz
OUTPUT CHARACTERISTICS									-
Output Voltage Swing		1						T	
$R_{\rm I} = 100\Omega$	Full	±8	±10	_	±8	±10	_	1 -	V
$R_L = 1k\Omega$ (Note 4)	Full	±11	±12	-	±11	±12	-] -	V
Output Current	+25°C	±80	±100	-	±80	±100	-	-	mA
Output Resistance	+25°C	-	5	-	- 1	5	-	-	Ω
Full Power Bandwidth		1	į	İ	1				
(Note 5)	+25°C	-	146	-		146	-	-	MHz
(Note 7)	+25°C	15.9	<u> </u>	<u> </u>	15.9	L	<u> </u>	<u> </u>	MHz
TRANSIENT RESPONSE					,				
Rise Time (Note 6)	+25°C	-	3	-	-	3	-	-	ns
Propagation Delay	+25°C	-	1	-	-	1	-	-	ns °
Overshoot	+25°C	1 -	10	_	1	10	_	1 -	% V/po
Slew Rate (Note 7) Settling Time to 0.1%	+25°C +25°C	1 -	1.3 50	_	, , _	1.3 50	-	1 -	V/ns ns
Differential Phase Error (Note 8)	+25°C		0.1] -	0.1	1 -	1 -	Degree
Differential Gain Error (Note 8)	+25°C		0.1	_	_	0.1	-	_	%
POWER SUPPLY CHARACTERIST				<u> </u>	·		·		<u> </u>
		T	0.1	05	1	01	05	05	A
Supply Current	+25°C Full		21 21	25 30		21	25 30	25 30	mA mA
Power Supply Rejection Ratio	Full	54	-	-	54	-	-	-	dB

1. Absolute maximum ratings are limiting values, applied individually beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.

+25°C

- 2. TO-8: $\theta_{ja} = 101^{9}\text{C/M}$, $\theta_{jc} = 33^{9}\text{C/M}$ Recommended heat sinks for the TO-8: Thermalloy 2240A, $\theta_{sa} = 27^{9}\text{C/M}$, IERC Up-TO-8-48CB, $\theta_{sa} = 10^{9}\text{C/M}$. Mini-DIP: $\theta_{ja} = 91^{9}\text{C/M}$, $\theta_{sa} = 40^{9}\text{C/M}$.
- 3. 10Hz to 1MHz
- 4. ±V_{SUPPLY} = ±15V 5. V_{OUT} = 1V_{RMS}, R_L = 1kΩ 6. V_{OUT} = 500mV

Harmonic Distortion (Note 9)

- 7. $\pm V_{SUPPLY} = \pm 15V$, $V_{OUT} = \pm 10V$, $R_L = 1k\Omega$.

8. Differential gain and phase error are non-linear signal distortions found in video systems and are defined as follows: Differential gain error is defined as the change in amplitude at the color subcarrier frequency as the picture signal is varied from blanking to white level. Differential phase error is defined as the change in the phase of the color subcarrier as the picture signal is varied from blanking to white level. Differential gain and phase error were too small to be measured with a Tektronix 520A NTSC Vector Scope.

< 0.1

- 9. VIN = 1VRMS
- 10. Typical and minimum specification for the -9 version are the same as those for the -5 version.

<0.1

Operating Instructions

Layout Considerations

The wide bandwidth of the HA-5033 necessitates that high frequency circuit layout procedures be followed. Failure to follow these guidelines can result in marginal performance.

Probably the most crucial of the RF/video layout rules is the use of a ground plane. A ground plane provides isolation and minimizes distributed circuit capacitance and inductance which will degrade high frequency performance. This ground plane shielding can also incorporate the metal case of the HA-5033 since pin #2 is internally tied to the package. This feature allows the user to make metal to metal contact between the ground plane and the package, which extends shielding, provides additional heat sinking and eliminates the use of a socket, IC sockets contribute inter-lead capacitance which limits device bandwidth and should be avoided.

For the plastic Mini-DIP, pin 6 can be tied to either supply, grounded, or simply not used. But to optimize device

performance and improve isolation, it is recommended that this pin be grounded.

Other considerations are proper power supply bypassing and keeping the input and output connections as short as possible which minimizes distributed capacitance and reduces board space.


Power Supply Decoupling

For optimum device performance, it is recommended that the positive and negative power supplies be bypassed with capacitors to ground. Ceramic capacitors ranging in value from 0.01 to 0.1 μ F will minimize high frequency variations in supply voltage. Solid tantalum capacitors 1μ F or larger will optimize low frequency performance.


It is also recommended that the bypass capacitors be connected close to the HA-5033 (preferably directly to the supply pins).

Test Circuits


SLEW RATE AND SETTLING TIME




TRANSIENT RESPONSE



SETTLING TIME




RISE TIME





NOTE: Measured on both positive and negative transitions.

Test Circuits (Continued)


+10V RESPONSE $T_{A} = +25^{0}\text{C}, \, R_{S} = 50\Omega, \, R_{L} = 100\Omega$








+0.5V PULSE RESPONSE $T_{A}=+25^{o}C,\,R_{S}=50\Omega,\,R_{L}=100\Omega$





Typical Performance Curves


INPUT OFFSET VOLTAGE vs.
TEMPERATURE vs. SUPPLY VOLTAGE





INPUT BIAS CURRENT vs. TEMPERATURE vs. SUPPLY VOLTAGE













Y - PARAMETERS PHASE vs. FREQUENCY




Y - PARAMETER MAGNITUDE vs. FREQUENCY




* Siemens = Ω −1


POWER SUPPLY REJECTION RATIO vs. FREQUENCY




TOTAL HARMONIC DISTORTION vs. FREQUENCY




TOTAL HARMONIC DISTORTION vs. RMS INPUT VOLTAGE




OUTPUT VOLTAGE SWING vs. LOAD RESISTANCE vs. SUPPLY VOLTAGE




OUTPUT SWING vs. FREQUENCY*



MAXIMUM POWER DISSIPATION vs. AMBIENT TEMPERATURE



OUTPUT SWING vs. FREQUENCY*




* This curve was obtained by noting the output voltage necessary to produce an observable distortion for a given frequency. If higher distortion is acceptable, then a higher output voltage for a given frequency can be obtained.


However, operating the HA-5033 with increased distortion (to the right of curve shown), will also be accompanied by an increase in supply current. The resulting increase in chip temperature must be considered and heat sinking will be necessary to prevent thermal runaway.

This characteristic is the result of the output transistor operation. If the signal amplitude or signal frequency or both are increased beyond the curve shown, the NPN, PNP output transistors will approach a condition of being simultaneously on. Under this condition, thermal runaway can occur.

HA-5033 SOA, TO-8, NO SINK
$$T_{J}=+175, I_{CC}=30 \text{mA}, V_{CC}=\pm 15, \theta_{ja}=101^{9} \text{C/W}$$




HA-5033, TO-8, AAVID 5792
$$\theta_{sa} = 25^{\circ}\text{C/W}$$
 TJ = +175, ICC = 30mA, VCC = ± 15 , $\theta_{ic} = 33^{\circ}\text{C/W}$




Typical Applications (Also See Application Note 548)


VIDEO COAXIAL LINE DRIVER - 50V SYSTEM



$$\begin{split} & \text{Positive pulse response} \\ & T_A = +25^{\circ}\text{C}, \, R_S = 50\Omega, \, R_M = R_L = 50\Omega \\ & V_O = V_{IN} \, \left(\frac{R_L}{R_L + R_M} \, \right) = \frac{1}{2} \, V_{IN} \end{split}$$




$$\begin{split} &\text{NEGATIVE PULSE RESPONSE} \\ &T_A = +25^{\circ}\text{C}, \ R_S = 50\Omega, \ R_M = RL = 50\Omega \\ &V_O = V_{IN} \, \left(\frac{R_L}{R_L + R_M} \, \right) = \frac{1}{2} \, V_{IN} \end{split}$$



Typical Applications (Continued)

VIDEO GAIN BLOCK



Die Characteristics

 Transistor Count
 20

 Die Dimensions
 50 x 66 x 19mils (1270 x 1660 x 480µm)

 Substrate Potential*
 V-Process

 High Frequency Bipolar-DI Passivation
 Nitride

*The substrate may be left floating (Insulating Die Mount) or it may be mounted on a conductor at V- potential.

HARRIS

HA-5101/5111

Low Noise, High Performance Operational Amplifiers

August 1991

reatures
• Low Noise
Wide Bandwidth
• High Slew Rate10V/µs (Compensated) 50V/µs (Uncompensated)
• Low Offset Voltage Drift3μV/°C
• High Gain1 x 10 ⁶ V/V
• High CMRR/PSRR100dB
High Output Drive Capability

Applications

- . High Quality Audio Preamplifiers
- High Q Active Filters
- Low Noise Function Generators
- Low Distortion Oscillators
- Low Noise Comparators
- For Further Design Ideas, See App. Note 554

Description

The HA-5101/5111 are dielectrically isolated operational amplifiers featuring low noise and high performance. Both amplifiers have an excellent noise voltage density of $3.3 n V / \sqrt{Hz}$ at 1kHz. The uncompensated HA-5111 is stable at a minimum gain of 10 and has the same DC specifications as the unity gain stable HA-5101. The difference in compensation yields a 100MHz gain-bandwidth product and a 50V/µs slew rate for the HA-5111 versus a 10MHz unity gain bandwidth and a 10V/µs slew rate for the HA-5101.

DC characteristics of the HA-5101/5111 assure accurate performance. The 0.5mV offset voltage is externally adjustable and offset voltage drift is just $3\mu V/OC$. An offset current of only 30nA reduces input current errors and an open loop voltage gain of 1 x $10^6 V/V$ increases loop gain for low distortion amplification.


The HA-5101/5111 are ideal for audio applications, especially low-level signal amplifiers such as microphone, tape head and phono cartridge preamplifiers. Additionally, it is well suited for low distortion oscillators, low noise function generators and high Q filters.

The HA-5101/5111-2 has guaranteed operation from -55°C to +125°C and can be ordered as a military grade part. The HA-5101/5111-5 has guaranteed operation from 0°C to +75°C. All devices are available in Ceramic Mini-DIP and TO-99 Can packages. Additionally, the HA-5101/5111-5 is available in a Plastic Mini-DIP package.


These devices are also available in SOIC packages in both -5 and -9 temperature grades.

Pinouts

HA2-5101/5111 (TO-99 METAL CAN) TOP VIEW



HA3-5101/5111 (PLASTIC MINI-DIP) HA7-5101/5111 (CERAMIC MINI-DIP) HA9P5101/5111 (SOIC) TOP VIEW



*HA-5101 No Connect HA-5111 Compensation

Specifications HA-5101/5111

Absolute Maximum Ratings (Note 1)

TA = +25°C Unless Otherwise Stated Voltage Between V+ and V- Terminals 40.0V Differential Input Voltage ±7V Voltage (at any pin) ±VSUPPLY Output Current Full Short Circuit Protection Junction Temperature +175°C

Operating Temperature

HA-5101/5111-2	-55°C to +125°C
HA-5101/5111-5	0°C to +75°C
HA-5101/5111-9	-40°C to +85°C
Storage Temperature	-65°C to +150°C
Internal Power Dissipation	
(Derate at 5.3mW/°C Above 70°C A	mbient)

Electrical Specifications V+ = +15V, V- = -15V, R_S = 100Ω , R_L = $2k\Omega$, C_L = 50pF, Unless Otherwise Specified.

			-5101-2, -5111-2,		H			
PARAMETER	TEMP	MIN	ТҮР	MAX	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS								
Offset Voltage	+25°C	-	0.5	3	-	0.5	3	mV
	Full	-	-	4	-	-	4	mV
Offset Voltage Drift	Full	-	3	-	-	3	-	μV/ºC
Bias Current	+25°C	-	100	200	-	100	200	nA
	Full	-	- 1	325	-	-	325	nA
Offset Current	+25°C	-	30	75	-	30	75	nA
	Full	-	- '	125	-	-	125	nA
Input Resistance	+25°C	-	500	-	-	500	-	kΩ
Common Mode Range	Full	±12	L	-	±12	-	-	V
TRANSFER CHARACTERISTICS								
Large Signal Voltage Gain (Note 2)	+25°C	-	1000K	-	_	1000K	-	V/V
	Full	100K	250K	-	100K	250K	-	V/V
Common Mode Rejection Ratio (Note 3)	Full	80	100	· -	80	100	-	dB
Small Signal Bandwidth		ł	l		l			
$HA-5101 (A_V = 1)$	+25°C	-	10	-	-	10	-	MHz
Minimum Stable Gain		l	1		ŀ	}		
HA-5101	Full	1	-	-	1	-	-	V/V
HA-5111	Full	10	-	-	10	-	-	V/V
Gain Bandwidth Product HA-5111 (A _V = 10)	+25°C	<u> </u>	100		<u> </u>	100		MHz
OUTPUT CHARACTERISTICS								
Output Voltage Swing								
R _L = 10K	Full	±12	±13	-	±12	±13	-	ν
R _L = 2K	Fuli	±12	±13	-	±12	±13	-	V
$(V_{PS} = \pm 18, R_L = 600)$	+25°C	±15	-	-	±15	-	-	٧
Output Current (Note 4)	+25°C	25	30	-	25	30	-	mA [.]
Full Power Bandwidth (Note 5)			1		l	l		l
HA-5101	+25°C	95	160	-	95	160	-	kHz
HA-5111	+25°C	630	790	-	630	790	-	kHz
Output Resistance	+25°C	-	110	-	-	110	-	Ω
Maximum Load Capacitance	+25°C	-	800	-	-	800	-	pF

Specifications HA-5101/5111

Electrical Specifications (Continued) V+ =15V, V- = -15V, R_S = 100, R_L = 2K, C_L = 50pF Unless Otherwise Specified.

			-5101-2, -5111-2,		} }			
PARAMETER	TEMP	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
TRANSIENT RESPONSE (Note 6)								
Rise Time								
HA-5101	+25°C	-	50	100	-	50	100	ns
HA-5111	+25°C	-	30	60	-	30	60	ns
Overshoot					Ī			l
HA~5101	+25°C	-	20	35	-	20	35	%
HA-5111	+25°C	-	20	40	-	20	40	%
Slew Rate	,		i				i]
HA-5101	+25°C	6	10	-	6	10	-	V/μs
HA-5111	+25°C	40	50	- 1	40	50	-	V/µs
Settling Time (Note 7)				ĺ	l			
HA-5101 0.01%	-	-	2.6	- 1	-	2.6	-	μS
HA-5111 0.01%	-	-	0.5	-	-	0.5	-	μs
NOISE CHARACTERISTICS (Note 8)								
Input Noise Voltage								
f = 10Hz	+25°C	-	7	17	-	7	17	nV/√Hz
f = 1kHz	+25°C	-	3.3	4.5	-	3.3	4.5	nV/√Hz
Input Noise Current					ĺ	•		i
f = 10Hz	+25°C	-	5.1	28	-	5.1	28	pA/√Hz
f = 1kHz	+25°C	-	1.1	3	-	1.1	3	pA/√Hz
Broadband Noise Voltage f ≈ DC to 30kHz	+25°C	-	0.870	-	-	0.870	-	μVrms
POWER SUPPLY CHARACTERISTICS								
Supply Current HA~5101/5111	Full	-	4	6	-	4	7	mA
Power Supply Rejection Ratio (Note 9)	Full	80	100	-	80	100	-	dB

NOTES:


- Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.
- 2. $V_{OUT} = \pm 10V$, $R_L = 2K$.
- 3. $V_{CM} = \pm 10V$.
- 4. Output current is measured with $V_{OUT} = \pm 15V$ with $V_{SUPPLY} = \pm 18V$.
- 5. Full power bandwidth is guaranteed by equation:

Full power bandwidth = $\frac{\text{Slew Rate}}{2\pi\text{V Peak}}$, $\text{V}_{\text{peak}} = \text{10V}$.

- 6. Refer to Test Circuits section of the data sheet.
- 7. Settling time is measured to 0.01% of final value for a 10V output step, and A $_V$ = -10 for HA-5111 and 0.01% of final value for a 10V output step, A $_V$ = -1 for HA-5101.
- 8. Sample Tested.
- 9. Delta VSUPPLY = ±5V.


Test Circuits

HA-5101 LARGE SIGNAL RESPONSE CIRCUIT



HA-5111 LARGE SIGNAL TRANSIENT RESPONSE Ch. 1 = 2.5V/Div.


Timebase = 200ns/Div.




HA-5101 LARGE SIGNAL TRANSIENT RESPONSE

Ch. 1 = 2.5V/Div.


Timebase = 1.00µs/Div.



HA-5111 LARGE AND SMALL SIGNAL RESPONSE CIRCUIT




HA-5101 SMALL SIGNAL RESPONSE CIRCUIT



HA-5111 SMALL SIGNAL TRANSIENT RESPONSE

Ch. 1 = 100 mV/Div.


Timebase = 100ns/Div.




HA-5101 SMALL SIGNAL TRANSIENT RESPONSE

Ch. 1 = 50 mV/Div.


Timebase = 100ns/Div.




SETTLING TIME CIRCUIT




- A_V = -1 (HA-5101), *A_V = -10 (HA-5111)
- Feedback and summing resistors should be 0.1% matched.
- Clipping diodes are optional, HP5082-2810 recommended.






HA-5101 CLOSED-LOOP GAIN AND PHASE AT HIGH AND LOW TEMPERATURE

(Typical Response Of One Amplifier) $V_{CC} = \pm 15V$, AV = 1V/V, $R_L = 2K$, $C_L = 50pF$




HA-5111 REJECTION RATIOS vs. FREQUENCY

 $T_A = +25^{\circ}C$, $V_{CC} = \pm 15V$




HA-5101 CLOSED-LOOP VOLTAGE GAIN vs. FREQUENCY AT DIFFERENT CLOSED-LOOP GAINS

 $T_A = +25$ °C, $V_{CC} = \pm 15$ V, $R_L = 2$ K, $C_L = 5$ 0pF




HA-5101 REJECTION RATIOS vs. FREQUENCY


 $T_A = +25^{\circ}C, V_{CC} = \pm 15V$



HA-5111 SETTLING WAVEFORM 500ns/DIV.



HA-5101 SETTLING WAVEFORM 1.5 μs /DIV.



Applications Information


Operation At ±5V Supply

The HA-5101/11 performs well at $V_{CC} = \pm 5V$ exhibiting typical characteristics as listed below:

Icc	3.7	mA
V _{IO}	0.5	mA
IBIAS	56	nΑ
$A_{VOL}(V_0 = \pm 3V) \dots$	106	KV/V
V _{OUT}	3.7	٧
lout	13	mA
CMRR ($\Delta V_{CM} = \pm 2.5V$)	90	dB
PSRR ($\Delta V_{CC} = 0.5V$)	90	dB
Unity Bandwidth (5101)	10	MHz
GBW (5111)	100	MHz
Slew Rate (5101)	7	V/µs
Slew Rate (5111)	40	V/μs

Offset Adjustment


The following is the recommended V_{IO} adjust configuration:



 Proper decoupling is always recommended, 0.1 µF high quality capacitor should be at or very near the devices's supply pins.

Compensation


An external compensation capacitor can be used with the HA-5111 connected between pin 8 and ground (or V-, V+ not Recommended). A plot of gain bandwidth product vs. compensation capacitor has been included as a design aid. The capacitor should be a high frequency type mounted near the device leads to minimize parasitics.



Input Protection

The HA-5101/11 has built-in back-to-back protection diodes which will limit the differential input voltage to approximately 7V. If the 5101/11 will be used in conditions where that voltage may be exceeded, then current limiting resistors must be used. No more than 25mA should be allowed to flow in the HA-5101/11's input.


Comparator Circuit



Choose RLIM Such That: $\frac{(\Delta V_{IN}MAX - 7V)}{25mA}$ < 2RLIM

Output Saturation

When an op amp is overdriven, output devices can saturate and sometimes take a long time to recover. Saturation can be avoided (sometimes) by using circuits such as:



If saturation cannot be avoided the HA-5101/11 recovers from a 25% overdrive in about 6.5µs (see photos).

Applications Information (Continued)

TOP: Input BOTTOM: Output, 5V/Div., 2µs/Div.

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT


OUTPUT

Output is overdriven negative and recovers in 6µs.

Die Characteristics

(1800 x 1800 x 480µm) Substrate Potential* V- or Float Process Bipolar DI Thermal Constants (°C/W) θ_{ja} θ_{jc} 192 52 HA2-5101/5111 (-2/-5/-7) HA2-5101/5111 (/883) 158 48 80 29 HA3-5101/5111 (-5) HA7-5101/5111 (-2/-5/-7) 190 102 HA7-5101/5111 (/883) 136 61 HA9P5101/5111 (-5/-9) 160 42

^{*} The Substrate may be left floating (Insulating Die Mount) or it may be mounted on a conductor at V- potential.





HA-5102/04/12/14

August 1991

Low Noise High Performance Operational Amplifiers

Features

- Wide Bandwidth 8MHz (Compensated) 60MHz (Uncompensated) High Slew Rate 3V/µs (Compensated)
- 20V/us (Uncompensated) Low Offset Voltage0.5mV
- · Available in Duals or Quads

Applications

- · High Q. Active Filters
- Audio Amplifiers
- Instrumentation Amplifiers
- Integrators
- Signal Generators
- For Further Design Ideas, See App. Note 554.

Description

Low noise and high performance are key words describing HA-5102/04/12/14. These general purpose amplifiers offer an array of dynamic specifications ranging from a 3V/µs slew rate and 8MHz bandwidth (5102/04) to 20V/us slew rate and 60MHz gain-bandwidth-product (HA-5112/14). Complementing these outstanding parameters is a very low noise specification of 4.3nV/\/Hz at 1kHz.

Fabricated using the Harris high frequency DI process, these operational amplifiers also offer excellent input specifications such as a 0.5mV offset voltage and 30nA offset current. Complementing these specifications are 108dB open loop gain and 108dB channel separation. Consuming a very modest amount of power (90mW/ package for duals and 150mW/package for quads), HA-5102/04/12/14 also provide 15mA of output current.

This impressive combination of features make this series of amplifiers ideally suited for designs ranging from audio amplifiers and active filters to the most demanding signal conditioning and instrumentation circuits.

These operational amplifiers are available in dual or quad form with industry standard pinouts allowing for immediate inter-changeability with most other dual and quad operational amplifiers.


HA-5102 Dual, Comp. HA-5112 Dual, Uncomp.

HA-5104 Quad, Comp. HA-5114 Quad, Uncomp.

Each of these products are available in -2 (-55°C to +125°C), -5 (0°C to +75°C), -9 (-40°C to +85°C) or /883 grades. Refer to the /883 data sheet for military


Pinouts

HA3-5102/5112 (PLASTIC MINI-DIP) HA7-5102/5112 (CERAMIC MINI-DIP) TOP VIEW




HA2-5102/5112 (TO-99 METAL CAN) TOP VIEW


product.




HA1-5104/5114 (CERAMIC DIP) HA3-5104/5114 (PLASTIC DIP) TOP VIEW



HA9P5102/5112 (SOIC) TOP VIEW



HA9P5104/5114 (SOIC) TOP VIEW



Specifications HA-5102/04/12/14

Absolute Maximum Ratings (Note 1)

TA = +25°C Unless Otherwise Stated Voltage Between V+ and V- Terminals 40.0V Differential Input Voltage ±7V Input Voltage (Note 2) ±15.0V Output Short Circuit Duration (Note 3) Indefinite Power Dissipation (Note 4) 880mW

Operating Temperature Ranges

HA-5102/5104/5112/5114-2	55°C < T _A < +125°C
HA-5102/5104/5112/5114-5	0°C < T _A < +75°C
HA-5102/5104/5112/5114-9	40°C < T _A ≤ +85°C
Storage Temperature Range	65°C ≤ T _A ≤ +150°C

Electrical Specifications V+ = 15V D.C., V- = -15V D.C., Unless Otherwise Specified

			5102-2 5112-2					-5102 -5112		HA HA				
PARAMETER	TEMP	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	мах	UNITS
INPUT CHARACTERISTICS														
Offset Voltage	+25°C Full		0.5	2.0 2.5	1 1	0.5	2.5 3.0	1.1	0.5 -	2.0 2.5	-	0.5 -	2.5 3.0	mV mV
Offset Voltage Average Drift	Full	-	3	-	- ·	3	-	-	3	-	-	3	-	μV/°С
Bias Current	+25°C Full	-	130 -	200 325		130	200 325	-	130 -	200 500	-	130 -	200 500	nA nA
Offset Current	+25°C Full	-	30 -	75 125	-	30 -	75 125	-	30 -	75 125	-	30 -	75 125	nA nA
Input Resistance	+25°C	-	500	-	-	500	- '	-	500	-	-	500	-	kΩ
Common Mode Range	Full	±12	-	-	±12		-	±12	-	-	±12	_	-	٧
TRANSFER CHARACTERISTICS														
Large Signal Voltage Gain (Note 5)	+25 ^o C Full	100 100	250 -	-	100 100	250 -	-	80 80	250 -	-	80 80	250 ~	-	kV/V kV/V
Common Mode Rejection Ratio (Note 6)	Full	86	95	-	86	95	-	80	95	-	80	95	-	₫B
Small Signal Bandwidth HA-5102/5104 (A _V = 1)	+25°C	-	8	-	-	8	-	-	8	-	-	8	-	MHz
Gain Bandwidth Product HA-5112/5114 (A _V = 10)	+25 ⁰ C	-	60	-	-	60	-	-	60	-	-	60	-	MHz
Channel Separation (Note 7)	+25°C	-	108	-	-	108		-	108	-	-	108	-	dB
OUTPUT CHARACTERISTICS														
Output Voltage Swing (R _L = 10K) (R _L = 2K)	Full Full	±12	±13	-	±12 ±10	±13	-	±12 ±10	±13 ±12	-	±12 ±10	±13 ±12	-	V V
Output Current (Note 8)	Full	±10	±15	-	±10	±15	-	±7	±15	-	±7	±15	-	mA
Full Power Bandwidth (Note 9) HA-5102/5104 HA-5112/5114	+25 ⁰ C +25 ⁰ C	16 191	47 318	-	16 191	47 318	- -	16 191	47 318	-	16 191	47 318	-	kHz kHz
Output Resistance	+25°C	-	110	-		110	<u> </u>		110			110	-	Ω
STABILITY														
Minimum Stable Closed Loop Gain HA-5102/5104 HA-5112/5114	Fuli Fuli	1 10	-	-	1 10		-	1 10			1 10	-		V/V V/V

Specifications HA-5102/04/12/14

Electrical Specifications (Continued) V+ = 15V D.C., V- = -15V D.C., Unless Otherwise Specified


		HA-5102-2, -5 HA-5112-2, -5			HA-5104-2,-5 HA-5114-2,-5			HA-5102-9 HA-5112-9			HA-5104-9 HA-5114-9			
PARAMETER	TEMP	MIN	ТҮР	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
TRANSIENT RESPONSE (Note 10)														
Rise Time HA-5102/5104 HA-5112/5114	+25°C +25°C	-	108 48	200 100	-	108 48	200 100	-	108 48	200 100	-	108 48	200 100	ns ns
Overshoot HA-5102/5104 HA-5112/5114	+25°C +25°C	-	20 30	35 40	- -	20 30	35 40	-	20 30	35 40	- -	20 30	35 40	% %
Slew Rate HA-5102/5104 HA-5112/5114	+25°C +25°C	±1 ±12	±3 ±20	-	±1 ±12	±3 ±20	-	±1 ±12	±3 ±20	 - -	±1 ±12	±3 ±20	-	V/µs V/µs
Settling Time (Note 11) HA-5102/5104 HA-5112/5114	+25°C +25°C	- -	4.5 0.6	-	-	4.5 0.6	- -	- -	4.5 0.6	-	- -	4.5 0.6	- -	ps ps
NOISE CHARACTERISTICS														
Input Noise Voltage (Note 12) f = 10Hz f = 1kHz	+25°C +25°C	-	9 4.3	17 6.0	-	9 4.3	17 6.0	-	9 4.3	17 6.0	-	9 4.3	17 6.0	nV/√ Hz nV/√ Hz
Input Noise Current (Note 12) f = 10Hz f = 1kHz	+25°C +25°C	-	5.1 0.57	12 3	- -	5.1 0.57	12 3	-	5.1 0.57	12 3	- -	5.1 0.57	12 3	pA/√ Hz pA/√ Hz
Broadband Noise Voltage f = DC to 30kHz	+25°C	_	870	-	-	870	-	-	870		-	870	-	nVrms
POWER SUPPLY CHARACTERISTI	cs													
Supply Current HA-5102/5112 HA-5104/5114	+25°C +25°C	-	3.0 5.0	5.0 6.5	-	3.0 5.0	5.0 6.5	- -	3.0 5.0	5.0 6.5	- -	3.0 5.0	5.0 6.5	mA mA
Power Supply Rejection Ratio (Note 6)	Full	86	100	-	86	100	-	80	100	-	80	100	-	dB

NOTES

- Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.
- 2. For supply voltages $< \pm 15V$, the absolute maximum input voltage is equal to the supply voltage.
- 3. Any one amplifier may be shorted to ground indefinitely.
- 4. Derate 9.6mW/ $^{\circ}$ C above $T_{A} = +25^{\circ}$ C.
- 5. $V_{OUT} = \pm 10V$, $R_L = 2K$
- 6. $V_{CM} = \pm 5.0V$
- 7. Channel separation value is referred to the input of the amplifier. Input test conditions are: f = 10kHz; V_{IN} = 200mV peak to peak; R_S = 1k Ω . (Refer to Channel Separation vs. Frequency Curve for test circuits.)

- 8. Output current is measured with $V_{OUT} = \pm 5V$.
- 9. Full power bandwidth is guaranteed by equation: $Full \ power \ bandwidth = \frac{Slew \ Rate}{2\pi \ Vpeak}$
- 10. Refer to Test Circuits section of the data sheet.
- 11. Settling time is measured to 0.1% of final value for a 1 volt input step, and A $_V$ = -10 for HA-5112/5114, and a 10 volt input step, A $_V$ = -1 for HA-5102/5104.
- 12. Sample tested.

HA-5102/04/12/14 Test Circuits LARGE SIGNAL RESPONSE CIRCUIT SMALL SIGNAL RESPONSE CIRCUIT Volts: 5V/Div., Time: $5\mu s/Div.$ (A_V = -1) Volts: 40mV/Div., Time: 50ns/Div. (A_V = +1) HA-5102/5104 HA-5102/5104 OUT 六 50pF ov 200mV -5V +5V ΩV -5V LARGE AND SMALL SIGNAL RESPONSE CIRCUIT $HA-5112/5114 (A_V = +10)$ IN O --o out 1.8kΩ **井 50pF ≨**200Ω +0.5V οv OUTPUT B INPUT A -0.5V +5V INPUT οv OUTPUT B -5V Volts: Input A: 0.5V/Div., Output B: 5V/Div. Volts: Input A: 0.01V/Div., Output B: 50mV/Div. Time: 50ns/Div. Time: 50ns/Div. SETTLING TIME CIRCUIT



- A_V = -1 (HA-5102/5104), *A_V = -10 (HA-5112/5114)
- Feedback and summing resistors should be 0.1% matched.

OUT


50pF

200mV


Clipping diodes are optional, HP5082-2810 recommended.

Typical Performance Curves


INPUT NOISE VOLTAGE DENSITY $V_{CC} = \pm 15V, T_A = +25^{\circ}C$




INPUT NOISE CURRENT DENSITY $V_{CC} = \pm 15V$, $T_A = +25^{\circ}C$




0.1Hz TO 10Hz NOISE






0.1Hz TO 1MHz NOISE


 $V_{CC} = \pm 15V$, $T_A = +25^{\circ}C$ $500\mu V/Div.$, 1s/Div., $A_V = 1000 V/V$ Total Output Noise = 2.075µVp-p



VIO vs. TEMPERATURE $V_{CC} = \pm 15V$




V_{IO} vs. V_{CC} T_A = +25°C




HA-5102/04/12/14

Typical Performance Curves (Continued)

IO vs. TEMPERATURE $V_{CC} = \pm 15V$





IBIAS vs. TEMPERATURE $V_{CC} = \pm 15V$




ICC vs. TEMPERATURE

$$V_{CC} = \pm 15V$$
, $I_{OUT} = 0$







Avol vs. TEMPERATURE $V_{CC} = \pm 15V$, $\Delta V_{O} = \pm 10V$, $R_{L} = 2K$




AVOL vs. LOAD RESISTANCE $V_O = \pm 10V$, $V_{CC} = \pm 15V$, $T_A = +25^{\circ}C$




Typical Performance Curves (Continued)









OUTPUT SHORT-CIRCUIT CURRENT vs. TIME $V_{CC} = \pm 15 \text{V}, \, \text{T}_{A} = +25 \text{°C}$




CMRR vs. FREQUENCY



PSRR vs. FREQUENCY




HA-5104 CHANNEL SEPARATION vs. FREQUENCY $10Hz \leq f \leq 10MHz$



HA-5102/04/12/14


Typical Performance Curves (Continued)

HA-5104/02 UNITY GAIN FREQUENCY RESPONSE $V_{CC} = \pm 15V$, $R_L = 2K$, $C_L = 50pF$




HA-5112/14 FREQUENCY RESPONSE

$$A_{VCL} = 10$$
, $T_A = +25^{\circ}C$, $R_L = 2K$, $C_L = 50pF$




OPEN LOOP GAIN vs. FREQUENCY

$$V_{CC} = \pm 15V$$
, $R_L = 2K$, $C_L = 50pF$, $T_A = +25^oC$




SMALL SIGNAL OVERSHOOT vs. CLOAD

$$V_{CC} = \pm 15V$$
, $T_A = +25^{\circ}C$, $R_L = 2K$




SLEW RATE vs. TEMPERATURE

$$R_L = 2K$$
, $C_L = 50pF$, $V_{CC} = \pm 15V$




RISE TIME vs. TEMPERATURE $R_L = 2K$, $C_L = 50pF$, $V_{CC} = \pm 15V$



HA-5102/04/12/14

Simplified Schematic



Die Characteristics

Transistor Count HA-5102/5112
HA-5104/5114175
Die Dimensions
HA-5102/5112
(2500 x 1710 x 480μm)
HA-5104/511499.6 x 95.3 x 19 mils
(2530 x 2420 x 480μm)
Substrate Potential* V-
Process Bipolar-DI
Passivation Nitride
*The substrate may be left floating (Insulating Die Mount) or it may be

^{*}The substrate may be left floating (Insulating Die Mount) or it may be mounted on a conductor at V- potential.

Thermal Constants (°C/W)	θ_{ja}	θ_{jc}
HA1-5104 (-2, -5, -7)	103	35
HA1-5104 (/883)	78	25
HA2-5102/5112 (-2, -5, -7)	174	48
HA2-5102/5112 (/883)	134	40
HA3-5102/5112 (-5)	80	20
HA3-5104/5114 (-5)	75	23
HA7-5102/5112 (-2, -5, -7)	163	82
HA7-5102/5112 (/883)	124	47
HA9P5102/5112	160	42
HA9P5104/5114	94	26



HA-5127

Ultra-Low Noise Precision Operational Amplifier

August 1991

Features

High Speed	10V/μs
	·
 Wide Unity Gain Bandwidth 	8.5MHz
• Low Noise	. 3nV/√Hz at 1KHz
• Low VOS	10μV
High CMRR	126dB
e High Gain	1800V/mV

Description

The HA-5127 monolithic operational amplifier features an unparalleled combination of precision DC and wideband high speed characteristics. Utilizing the Harris D. I. technology and advanced processing techniques, this unique design unites low noise (3nV/√Hz) precision instrumentation performance with high speed (10V/µs) wideband capability.

This amplifier's impressive list of features include low VOS ($10\mu V$), wide unity gain-bandwidth (8.5 MHz), high open loop gain (1800V/mV), and high CMRR (126dB). Additionally, this flexible device operates over a wide supply range ($\pm 5V$ to $\pm 20V$) while consuming only 140mW of power.

Schematic

Applications

- High Speed Signal Conditioners
- Wide Bandwidth Instrumentation Amplifiers
- Low Level Transducer Amplifiers
- Fast, Low Level Voltage Comparators
- Highest Quality Audio Preamplifiers
- Pulse/RF Amplifiers

Using the HA-5127 allows designers to minimize errors while maximizing speed and bandwidth.

This device is ideally suited for low level transducer signal amplifier circuits. Other applications which can utilize the HA-5127's qualities include instrumentation amplifiers, pulse amplifiers, audio preamplifiers, and signal conditioning circuits.

This device can easily be used as a design enhancement by directly replacing the 725, OP25, OP06, OP07, OP27 and OP37. The HA-5127 is available in TO-99 Metal Can and Ceramic 8 pin Mini-DIPs. For the military grade product, refer to the HA-5127/883 data sheet.

6 OUT 5 NC

- IN 2 + IN 3

TO SHAME THE SHA

Specifications HA-5127

 Voltage Selween V+ allo V- Terriminals
 ±2.2V

 Differential Input Voltage (Note 2)
 ±0.7V

 Internal Power Dissipation
 500mW

 Output Current
 Full Short Circuit Protection

Operating Temperature Ranges

 $\begin{array}{lll} \text{HA-5127/27A-2} & -55^{\circ}\text{C} \leq \text{T}_{A} \leq +125^{\circ}\text{C} \\ \text{HA-5127/27A-5} & 0^{\circ}\text{C} \leq \text{T}_{A} \leq +75^{\circ}\text{C} \\ \text{Storage Temperature Range} & -65^{\circ}\text{C} \leq \text{T}_{A} \leq +150^{\circ}\text{C} \\ \text{Maximum Junction Temperature} & +175^{\circ}\text{C} \end{array}$

Electrical Specifications V+ = 15V, V- = -15V, $C_L < 50 pF$, $R_S < 100 \Omega$

		HA-5127A			HA-5127			
PARAMETER	TEMP	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS								
Offset Voltage	+25°C	-	10	25	-	30	100	μV
	Full	-	30	60	-	70	300	μV
Average Offset Voltage Drift Bias Current	Full +25°C		0.2	0.6	-	0.4	1.8	μV/°C
bias Current	Full	_	±10 ±20	±40 ±60	_	±15 ±35	±80 ±150	nA nA
Offset Current	+25°C	_	7	35		12	75	nA
onost ourion.	Full	_	15	50	l _	30	135	nA
Common Mode Range	Full	±10.3	±11.5	-	±10.3	±11.5	-	ν̈́
Differential Input Resistance (Note 3)	+25°C	1.5	6	-	0.8	4	_	МΩ
Input Noise Voltage 0.1 Hz to 10Hz (Note 4)	+25°C	-	0.08	0.18	-	0.09	0.25	μ∨р-р
Input Noise Voltage Density (Note 5) $f_0 = 10$ Hz	+25°C	-	3.5	5.5		3.8	8.0	nV/√Hz
$f_0 = 30Hz$		-	3.1	4.5	-	3.3	5.6	nV/√Hz
$f_0 = 1000Hz$		-	3.0	3.8	-	3.2	4.5	nV/√Hz
Input Noise Current Density (Note 5) $f_0 = 10Hz$	+25°C	-	1.7	4.0	- 1	1.7	-	pA/√Hz
$f_0 = 30Hz$		-	1.0	2.3	-	1.0	-	pA/√Hz
$f_0 = 1000Hz$	L		0.4	0.6	<u> </u>	0.4	0.6	pA/√Hz
TRANSFER CHARACTERISTICS					,			
Large Signal Voltage Gain (Note 7)	+25°C	1000	1800	-	700	1500	-	V/mV
	Full	600	1200	-	300	800	-	V/mV
Common Mode Rejection Ratio (Note 7)	Full	114	126	-	100	120	-	dB
Minimum Stable Gain	+25°C +25°C	1 5	-	_	1 5	8.5	-	V/V
Unity-Gain-Bandwidth	+25°C	5	8.5		5	8.5		MHz
OUTPUT CHARACTERISTICS								
Output Voltage Swing $R_L = 600\Omega$	+25°C	±10.0	±11.5	-	±10.0	±11.5	-	V
$R_L = 2K\Omega$	Full +25°C	±11.7	±13.8	_	±11.4	±13.5	-	V
Full Power Bandwidth (Note 8) Output Resistance, Open Loop	+25°C	111	160 70	_	111	160 70	_	kHz Ω
Output Current	+25°C	16.5	25	_	16.5	25	_	mA
TRANSIENT RESPONSE (Note 9)	120.0	10.0		L .	10.0			
	+25°C			450	r		450	
Rise Time Slew Rate (Note 11)	+25°C	7	10	150	7	- 10	150	ns V/μs
Settling Time (Note 10)	+25°C	-	1.5	_	l <u>'</u>	1.5	_	μS
Overshoot	+25°C	_	20	40	_	20	40	μs %
POWER SUPPLY CHARACTERISTICS				<u> </u>				
	+25°C	_	3.5	Γ	Γ-	3.5		mA
Supply Current	Full		_	4.0	l -	- 1	4.0	mA.


NOTES:

- Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.
- 2. For differential input voltages greater than 0.7V, the input current must be limited to 25mA to protect the back-to-back input diodes.
- 3. This parameter value is based upon design calculations.
- 4. Refer to Typical Performance section of the data sheet.
- 5. Sample tested.
- 6. $V_{OUT} = \pm 10V$, $R_L = 2K\Omega$


- 7. $V_{CM} = \pm 10V$
- 8. Full power bandwidth guaranteed based on slew rate measurement using: FPBW = Slew Rate


2π VPEAK


- 9. Refer to Test Circuits section of the data sheet.
- 10. Settling time is specified to 0.1% of final value for a 10V output step and $A_V = -1$.
- 11. V_{OUT} = 10V Step
- 12. $V_S = \pm 4V$ to $\pm 18V$





Typical Performance Curves Unless Otherwise Specified: TA = $\pm 25^{\circ}$ C, $V_{SUPPLY} = \pm 15V$































CLOSED LOOP GAIN AND PHASE vs. FREQUENCY




Typical Performance Curves Unless Otherwise Specified: TA = +25°C, VSUPPLY = ±15V


SUGGESTED OFFSET VOLTAGE ADJUSTMENT




Tested Offset Adjustment Range is $|V_{OS}| + 1mV$ minimum referred to output. Typical range is $\pm 4mV$ with $R_T = 10k\Omega$.

LARGE AND SMALL SIGNAL RESPONSE TEST CIRCUITS






LARGE SIGNAL RESPONSE



Vertical Scale: (Volts: Input = 0.5V/Div.) (Output = 5V/Div.) Horizontal Scale: (Time = 1µs/Div.)


SMALL SIGNAL RESPONSE



Vertical Scale: (Volts: 100mV/Div.) Horizontal Scale: (200ns/Div.)


Typical Performance Curves Unless Otherwise Specified: T_A = +25°C, V_{SUPPLY} = ±15V

SETTLING TIME TEST CIRCUIT





- Feedback and summing resistors should be 0.1% matched.
- Clipping diodes are optional. HP5082-2810 recommended

SUGGESTED STABILITY CIRCUITS



Low resistances are preferred for low noise applications as a 1K Ω resistor has 4nV/ $\sqrt{\text{Hz}}$ of thermal noise. Total resistances of greater than 10K Ω on either input can reduce stability. In most high resistance applications, a few \sim picofarads of capacitance across the feedback resistor will improve stability.





Horizontal Scale = 1sec/Div. Vertical Scale = $0.002\mu V/Div$. $0.08\mu Vp-p$

Die Characteristics

Transistor Count		
		m x 480µm)
Substrate Potential*		V-
Process		. Bipolar-DI
Thermal Constants (°C/W)	θ_{ja}	θ_{jC}
HA7-5127 Ceramic Mini-DIP	160	79
HA2-5127 TO-99 Metal Can	172	48
*** Committee to the term of term of term of the term of the term of term of term of term of term of t		

The substrate may be left floating (Insulating Die Mount) or it may be mounted on a conductor at V- potential.



HA-5130/35

August 1991

Precision Operational Amplifier

reatures	
Low Offset Voltage	10μV
Low Offset Voltage Drift	0.4μV/°C
• Low Noise	9nV/√ Hz
Open Loop Gain	140dB
Unity Gain Bandwidth	2.5MHz

Applications

- High Gain Instrumentation
- Precision Data Acquisition
- Precision Integrators
- Biomedical Amplifiers
- Precision Threshold Detectors

Description

All Bipolar Construction

The Harris HA-5130/5135 are precision operational amplifiers manufactured using a combination of key technological advancements to provide outstanding input characteristics.

A Super Beta input stage is combined with laser trimming, dielectric isolation and matching techniques to produce 25μV (Maximum) input offset voltage and 0.4μV/°C input offset voltage average drift. Other features enhanced by this process include 9nV/√Hz (Typ.) Input Noise Voltage, 1nA Input Bias Current and 140dB Open Loop Gain.


These features coupled with 120dB CMRR and PSRR make HA-5130/5135 an ideal device for precision DC

instrumentation amplifiers. Excellent input characteristics in conjunction with 2.5MHz bandwidth and $0.8V/\mu s$ slew rate, make this amplifier extremely useful for precision integrator and biomedical amplifier designs. These amplifiers are also well suited for precision data acquisition and for accurate threshold detector applications.


HA-5130/5135 is packaged in an 8 pin (TO-99) Metal Can and an 8 lead Cerdip and is pin compatible with many existing op amp configurations. It offers added features over the industry standard OP-07 in regards to bandwidth and slew rate specifications. For the military grade product, refer to the HA-5135/883 data sheet.

Pinouts

HA7-5130/5135 (CERAMIC MINI-DIP)
TOP VIEW




HA2-5130/5135 (TO-99 METAL CAN) TOP VIEW



(Both BAL 1 Pins are Connected Together Internally)

Schematic



Specifications HA-5130/5135

Electrical Specifications V+ = +15V, V- = -15V

	ľ	HA-513			НА	-5135-2	-5135-2/-5	
PARAMETER	TEMP	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS								
Offset Voltage	+25°C	l -	10	25	-	10	75	μV
	Full	-	50	60	-	50	130	μV
Average Offset Voltage Drift	Full	- 1	0.4	0.6	-	0.4	1.3	μV/ºC
Bias Current	+25°C	-	±1	±2	-	±1	±4	nA
	Fuil] -] -	±4	-	-	±6	nA
Bias Current Average Drift	Full	-	0.02	0.04	٦ -	0.02	0.04	nA/ºC
Offset Current	+25°C	-	-	2	-	-	4	nA
	Full	-	-	4	-	-	5.5	nA
Offset Current Average Drift	Full	-	0.02	0.04	-	0.02	0.04	nA/ºC
Common Mode Range	Full	±12	-	-	±12	1 -	-	· ·
Differential Input Resistance	+25°C	20	30	-	20	30	-	МΩ
Input Noise Voltage 0.1Hz to 10Hz (Note 3)	+25°C	-	-	0.6	-	-	0.6	μ∨р-р
Input Noise Voltage Density (Note 3)	+25°C	1	ļ					l
$f_0 = 10Hz$		-	13.0	18.0	-	13.0	18.0	nV/√Hz
$f_0 = 100Hz$	1	-	10.0	13.0	-	10.0	13.0	nV/√Hz
$f_0 = 1000Hz$	1	-	9.0	11.0	-	9.0	11.0	nV/√Hz
Input Noise Current 0.1Hz to 10Hz (Note 3)	+25°C	-	15	30	-	15	30	рАр-р
Input Noise Current Density (Note 3)	+25°C							
$f_0 = 10$ Hz	1	-	0.4	0.8	i -	0.4	0.8	pA/√Hz
$f_0 = 100Hz$	l	- 1	0.17	0.23	-	0.17	0.23	pA/√Hz
f ₀ = 1000Hz		<u> </u>	0.14	0.17		0.14	0.17	pA/√Hz
TRANSFER CHARACTERISTICS								
Large Signal Voltage Gain (Note 4)	+25°C	120	140	-	120	140	-	dB
	Full	120	-	-	120	-	-	dB
Common Mode Rejection Ratio (Note 5)	Full	110	120	-	106	120	-	dB
Closed Loop Bandwidth (A _{VCL} = +1)	+25°C	0.6	2.5	L	0.6	2.5		MHz
OUTPUT CHARACTERISTICS								
Output Voltage Swing (Note 6)	+25°C	±10	±12	-	±10	±12	-	٧
	Full	±10	-	-	±10	-	-	V
Full Power Bandwidth (Note 7)	+25°C	8	10	-	8	10	-	kHz
Output Current (Note 8)	+25°C	±15	±20	-	±15	±20	-	mA
Output Resistance (Note 8)	+25°C	-	45	-	l -	45	-	Ω
TRANSIENT RESPONSE (Note 10)								
Rise Time	+25°C	T -	340	I -	-	340	T -	ns
Slew Rate	+25°C	0.5	0.8	-	0.5	0.8	-	V/µs
Settling Time (Note 11)	+25°C	-	11	-	-	11	-	μs
POWER SUPPLY CHARACTERISTICS		<u> </u>	<u> </u>		<u> </u>	<u> </u>		<u> </u>
Supply Current	Full	I -	1.0	1.3	T -	1.0	1.7	mA
Power Supply Rejection Ratio (Note 12)	Full	100	130		94	130	i '''	dB

NOTES:

- Absolute maximum ratings are limiting values, applied individually beyond which the serviceability of the circuit may be impaired. Funtional operability under any of these conditions is not necessarily implied.
- 2. Derate at 6.8mW/°C for operation at ambient temperatures above +75°C.
- 3. Not tested. 90% of units meet or exceed these specifications.
- 4. VOUT = ±10V; RL = 2K.


Gain dB = 20 log₁₀ Av ∴ 120dB = 1MV/V 140dB = 10MV/V

- 5. V_{CM} = ±10V DC
- 6. $R_L = 600 \Omega$.

- R_L = 2K; Full power bandwidth guaranteed based on slew rate measurement using FPBW = SLEW RATE
 - $2\pi V_{PEAK}$
- 8. $V_{OUT} = 10V$
- 9. Output resistance measured under open loop conditions (f = 100Hz).
- 10. Refer to test circuits section of the data sheet.
- 11. Settling time is measured to 0.1% of final value for a 10V output step and $A_V = -1$.
- 12. $V_{SUPPLY} = \pm 5V$ DC to $\pm 20V$ DC.

Test Circuits


SLEW RATE AND TRANSIENT RESPONSE TEST CIRCUIT



SMALL SIGNAL RESPONSE


Vertical Scale: (Volts: 50mV/Div. Output) (Volts: 100mV/Div. Input)

Horizontal Scale: (Time: 1µ/sDiv.)




LARGE SIGNAL RESPONSE


Vertical Scale: (Volts: 5V/Div.) Horizontal Scale: (Time: 5µs/Div.)



SETTLING TIME CIRCUIT




- Av = -1.
- Feedback and summing resistors should be 0.1% matched.
- Clipping diodes are optional. HP5082-2810 recommended.




HA-5130/5135

Typical Performance Curves (Continued)


CLOSED LOOP FREQUENCY RESPONSE FOR VARIOUS CLOSED LOOP GAINS




SMALL SIGNAL BANDWIDTH AND PHASE MARGIN vs. LOAD CAPACITANCE




OUTPUT VOLTAGE SWING vs. FREQUENCY AND SUPPLY VOLTAGE




MAXIMUM OUTPUT VOLTAGE SWING vs. LOAD RESISTANCE AND SUPPLY VOLTAGE




NORMALIZED AC PARAMETERS vs. SUPPLY VOLTAGE



Typical Performance Curves (Continued)




SETTLING TIME FOR VARIOUS OUTPUT STEP VOLTAGES



140 120 100 100 40 20 01 10 100 1K 10K 100K

PSRR vs. FREQUENCY

POWER SUPPLY CURRENT vs. TEMPERATURE AND SUPPLY VOLTAGE




Applying the HA-5130/5135 Operational Amplifiers

- POWER SUPPLY DECOUPLING: Although not absolutely necessary, it is recommended that all power supply lines be decoupled with 0.01 μF ceramic capacitors to ground. Decoupling capacitors should be located as near to the amplifier terminals as possible.
- 2. CONSIDERATIONS FOR PROTOTYPING: The following list of recommendations are suggested for prototyping.
 - Resolving low level signals requires minimizing leakage currents caused by external circuitry. Use of quality insulating materials, thorough cleaning of insulating surfaces and implementation of moisture barriers when required is suggested.
 - Error voltages generated by theromocouples formed between dissimilar metals in the presence of temperature gradients should be minimized. Isolation of low level circuity from heat generating components is recommended.
 - Shielded cable input leads, guard rings and shield drivers are recommended for the most critical applications.


- 3. When driving large capacitive loads (> 500pF), a small value resistor ($\approx 50\Omega$) should be connected in series with the output and inside the feedback loop.
- 4. OFFSET VOLTAGE ADJUSTMENT: A $20k\Omega$ balance potentiometer is recommended if offset nulling is required. However, other potentiometer values such as $10k\Omega$, $50k\Omega$ and $100k\Omega$ may be used. The minimum adjustment range for given values is $\pm 2mV$.
- SATURATION RECOVERY: Input and output saturation recovery time is negligible in most applications. However, care should be exercised to avoid exceeding the absolute maximum ratings of the device.
- DIFFERENTIAL INPUT VOLTAGES: Inputs are shunted with back-to-back diodes for overvoltage protection. In applications where differential input voltages in excess of 1V are applied between the inputs, the use of limiting resistors at the inputs is recommended.

Applications

OFFSET NULLING CONNECTIONS



PRECISION INTEGRATOR




 * Although Rp is shown equal to 20K, other values such as 50K, 100K and 1M may be used. Range of adjustment is approximately ± 2.5 mV. VOS TC of the amplifier is optimized at minimal VOS.


Tested Offset Adjustment is $|V_{OS} + 1mV|$ minimum referred to output.

The excellent input and gain characteristics of HA-5130 are well suited for precision integrator applications. Accurate integration over seven decades of frequency using HA-5130, virtually nullifies the need for more expensive chopper-type amplifiers.


ZERO CROSSING DETECTOR



Low V_{OS} coupled with high open loop Gain, high CMRR and high PSRR make HA-5130 ideally suited for precision detector applications.



PRECISION INSTRUMENTATION AMPLIFIER (AV = 100)





HA - 5134

August 1991

Precision Quad Operational Amplifier

Features

- Low Offset Voltage Max 200 µV
- Low Offset Voltage Drift Max 2μV/°C • Offset Voltage Match (5134A).. Full Temp. Max 250μV
- High Channel Separation120dB

- High CMRR/PSRR (Typ)......120dB
- Dielectric Isolation

Description

The HA-5134 is a precision guad operational amplifier that is pin compatible with the OP-400, LT1014, OP11, RM4156, and LM148 as well as the HA-4741. Each amplifier features guaranteed maximum values for offset voltage of 200 μ V, offset voltage drift of 2μ V/°C, and offset current of 75nA over the full military temperature range while CMRR/PSRR is guaranteed greater than 94dB and AVOL is guaranteed above 750kV/V from -55°C to +125°C.

Precision performance of the HA-5134 is enhanced by a noise voltage density of 7nV/\(\sqrt{Hz} \) at 1kHz, noise current density of 1pA/\(\sqrt{Hz}\) at 1kHz and channel separation of 120dB. Each unity-gain stable guad amplifier is fabricated

Applications


- Instrumentation Amplifiers
- State-Variable Filters
- Precision Integrators
- Threshold Detectors

using the dielectric isolation process to assure performance in the most demanding applications.


The HA-5134 is ideal for compact circuits such as instrumentation amplifiers, state-variable filters, and low-level transducer amplifiers. Other applications include precision data acquisition, precision integrators, and accurate threshold detectors in designs where board space is a limitation.

The HA-5134-2 has guaranteed operation from -55°C to +125°C and can be ordered as a military grade part. The HA-5134-5 is guaranteed from 0°C to +75°C and all devices are available in ceramic dual-in-line packages. For military grade product, refer to the HA-5134/883 Data Sheet.

Pinout



Schematic (Each Amplifier)



CAUTION: These devices are sensitive to electrostatic discharge, Proper I.C. handling procedures should be followed. Copyright @ Harris Corporation 1991

Specifications HA-5134

Operating Temperature Ranges

Electrical Specifications $V_{CC} = \pm 15V$, $R_{LOAD} = 2K$, $C_{LOAD} = 50 pF$, $R_S \le 100 \Omega$ Unless Otherwise Specified


		HA-	5134A-2	/-5	HA-5134-2/-5			İ
PARAMETER	TEMP	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS								
Offset Voltage	+25°C	-	50	100	-	50	200	μ٧
	Full	-	75	250	-	75	350	μV
Average Offset Voltage Drift	Full	-	0.3	1.2	-	0.3	2	μV/°C
Offset Voltage Match	Full	-	-	250	- 1	-	-	μV
Bias Current	+25°C	-	±10	±25	-	±10	±50	nA
	Full	-	±20	±50	l -	±20	±75	. nA
Offset Current	+25°C	- 1	10	25	-	10	50	nA
	Full		15	50	-	15	75	nA
Average Offset Current Drift	Full	-	0.05	-	-	0.05	-	nA/OC
Common Mode Range	Full	±10	-	-	±10	-	-	V
Differential Input Resistance	+25°C	-	30	-	-	30	-	МΩ
Input Noise Voltage (0.1 Hz to 10Hz)	+25°C	-	0.2	-	l -	0.2	-	μVp-p
Input Noise Voltage Density f ₀ = 10Hz	+25°C	- 1	10	-	l -	10	-	nV/√F
$f_0 = 100Hz$	Ì	- 1	7.5	-	-	7.5	-	nV/√F
$f_0 = 1 \text{kHz}$		- 1	7	-	-	7	-	nV/√F
Input Noise Current Density f ₀ = 10Hz	+25°C	l -	3	- 1	-	3	۱ -	pA/√F
$f_0 = 100Hz$		۱ -	1.5	_	-	1.5	_	pA/√F
$f_0 = 1 \text{kHz}$	l l	- 1	1	-	- 1	1	۱ -	pA/√F
TRANSFER CHARACTERISTICS		·	.		.	1	·	1
Large Signal Voltage Gain	+25°C	1500	3000	_	1200	3000		V/mV
(VOLIT = ±10V)	Full	1000	2000	- 1	750	2000	- 1	V/m\
Common Mode Rejection Ratio	+25°C	115	120	۱ ـ	100	120	ـ ا	dB
(V _{CM} = ±10V)	Full	110	115	۱ ـ	94	115	_	dB
Minimum Stable Gain	+25°C	1	'.'		1	'-	_	V/V
Unity-Gain Bandwidth	+25°C	<u> </u>	4		l :	4	_	MHz
OUTPUT CHARACTERISTICS	1 120-0	<u> </u>			L	1	L	1 1411 12
Output Voltage Swing	Full	12	13.5	Г _	12	13.5	Γ_	V
Output Vollage Swing Output Current	+25°C	- '-	20	_	-	20	_	mA
Full Power Bandwidth (Note 4)	+25°C	12	16	_	12	16	_	kHz
Channel Separation (VOLIT = ±10V)	+25°C	120	136] -	120	136	-	dB
TRANSIENT RESPONSE (Note 5)	+2500	120	136	L	120	136	L	I db
						,		·
Rise Time (Note 6)	+25°C	-	200	400	-	200	400	ns
Slew Rate	+25°C	0.75	1.0	-	0.75	1.0	-	V/µs
Overshoot	+25°C	-	20	40	-	20	40	%
Settling Time (Note 7)	+25°C		13	-	_	13	-	μs
POWER SUPPLY CHARACTERISTICS								
Supply Current (All Amps)	Full	_	6.5	8	-	6.5	8	mA
Power Supply Rejection Ratio (Note 8)	+25°C	110	120	-	100	120	-	dB

NOTES:


- Absolute maximum ratings are limiting values, applied individually beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.
- For differential input voltages greater than 6V, the input current must be limited to 25mA to protect the back-to-back input diodes.
- 3. Derate at 10mW/OC for ambient temperatures greater than +95°C.
- 4. Full power bandwidth guaranteed based on slew rate measurement using FPBW = SLEW RATE 27 VPEAK; Vpeak = 10V
- 5. Refer to Test Circuits section of the data sheet.
- 6. Time from 10% to 90% of 200mV output step, $A_V = 1$.
- 7. Specified to 0.01% of a 10V step, $A_V = -1$.
- 8. $V_S = \pm 5V$ to $\pm 18V$.

Test Circuits


SLEW RATE AND TRANSIENT RESPONSE TEST CIRCUIT




SMALL SIGNAL RESPONSE Vertical: 50mV/Div. Horizontal: 200ns/Div. $T_A = +25^{\circ}C$, $V_{CC} = \pm 15V$ $A_V = +1$, $R_L = 2K$, $C_L = 50pF$



LARGE SIGNAL RESPONSE Vertical: 2V/Div. Horizontal: 2μ s/Div. $T_A = +25^{\circ}C$, $V_{CC} = \pm 15V$




SETTLING TIME CIRCUIT




- A_V = -1.
- Feedback and summing resistors should be 0.1% matched.
- Clipping diodes are optional. HP5082-2810 recommended.


PEAK-TO-PEAK NOISE 0.1Hz TO 10Hz $T_A = +25^{\circ}C$, $V_{CC} = \pm 15V$, $A_V = 1000$




 $en_{p-p} = 0.167 \mu V_{p-p}$ 0.05 \(\mu V/Div., 1s/Div. \)


Performance Curves







OFFSET CURRENT vs. TEMPERATURE A_{CL} = +1, V_{CC} = ±15V






REJECTION RATIOS vs. TEMPERATURE







Performance Curves (Continued)


CMRR vs. FREQUENCY







CLOSED-LOOP FREQUENCY RESPONSE vs. TEMPERATURE















SUPPLY CURRENT vs. TEMPERATURE



Performance Curves (Continued)









Applications Information


SMALL SIGNAL TRANSIENT RESPONSE $C_{LOAD} = 1nF$






 $T_A = +25^{\circ}\text{C}$, $V_{CC} = \pm 15\text{V}$, $A_V = 1$, $R_L = 10\text{K}$ 20mV/Div, $1\mu\text{s/Div}$.

TEANSIENT RESPONSE OF APPLICATION CIRCUIT #1



$$\begin{split} V_{OUT} = \pm 10V, \, R_{LOAD} = 50V \\ C_{LOAD} = 0.01mF, \, A_V = 3, \, V_{CC} = \pm 15V \\ \text{Top: Input, 2V/Div., 20µs/Div.} \quad \text{Bottom: Output, 5V/Div, 20µs/Div.} \end{split}$$


APPLICATION CIRCUIT #1: INSTRUMENTATION AMPLIFIER WITH POWER OUTPUT



NOTE: When driving heavy loads the HA-5002 may contribute to thermal errors. Proper thermal shielding is recommended.

Applications Information (Continued)


APPLICATION CIRCUIT #2: PROGRAMMABLE GAIN AMPLIFIER




G ₁	G ₀	Α _V
0	0	-1
o	1	-2
1	0	-4
1	1	-8

High AVOL of HA-5134 reduces gain error. Gain Error \cong 0.004% @ AV = 8

APPLICATION CIRCUIT #3: PRECISION COMPARATOR





 $V_{IN} = \pm 25 \text{mV}, V_{OUT} = \pm 14 \text{V}$

NOTE: If differential input voltages greater than 6V are present, input current must be limited to less than 25mA.

General Considerations

- POWER SUPPLY DECOUPLING: Although not absolutely necessary, it is recommended that all power supply lines be decoupled with 0.01 μF ceramic capacitors to ground. Decoupling capacitors should be located as near to the amplifier terminals as possible.
- 2. CONSIDERATIONS FOR PROTOTYPING: The following list of recommendations are suggested for prototyping.
 - Resolving low level signals requires minimizing leakage currents caused by external circuitry. Use of quality insulating materials, thorough cleaning of insulating surfaces and implementation of moisture barriers when required is suggested.
- Error voltages generated by thermocouples formed between dissimilar metals in the presence of temperature gradients should be minimized. Isolation of low level circuitry from heat generating components is recommended.
- Shielded cable input leads, guard rings and shield drivers are recommended for the most critical applications.



HA-5137

August 1991

Ultra-Low Noise Precision Wideband Operational Amplifier

Features	
High Speed	20V/µs
\bullet Wide Gain Bandwidth (Ay $\geq 5)$	63MHz
Low Noise	. 3nV/ $\sqrt{\rm Hz}$ at 1KHz
• Low VOS	10μV
High CMRR	126dB
High Gain	1800V/mV

Description

The HA-5137 monolithic operational amplifier features an unparalleled combination of precision DC and wideband high speed characteristics. Utilizing the Harris D. I. technology and advanced processing techniques, this unique design unites low noise $(3nV/\sqrt{Hz})$ precision instrumentation performance with high speed $(20V/\mu s)$ wideband capability.

This amplifier's impressive list of features include low V_{OS} ($10\mu V$), wide gain-bandwidth (63MHz), high open loop gain (1800V/mV), and high CMRR (126dB). Additionally, this flexible device operates over a wide supply range ($\pm 5V$ to $\pm 20V$) while consuming only 140mW of power.


Applications

- High Speed Signal Conditioners
- Wide Bandwidth Instrumentation Amplifiers
- Low Level Transducer Amplifiers
- Fast, Low Level Voltage Comparators
- Highest Quality Audio Preamplifiers
- Pulse/RF Amplifiers
- For Further Design Ideas See Application Note 553

Using the HA-5137 allows designers to minimize errors while maximizing speed and bandwidth in applications requiring gains greater than five.

This device is ideally suited for low level transducer signal amplifier circuits. Other applications which can utilize the HA-5137's qualities include instrumentation amplifiers, pulse or RF amplifiers, audio preamplifiers, and signal conditioning circuits.

This device can easily be used as a design enhancement by directly replacing the 725, OP25, OP06, OP07, OP27 and OP37 where gains are greater than five. The HA-5137 is available in TO-99 Metal Can and Ceramic 8 pin Mini- DIPs. For the military grade product, refer to the HA-5137/883 data sheet.



CAUTION: These devices are sensitive to electrostatic discharge. Proper I.C. handling procedures should be followed. Copyright © Harris Corporation 1991

Specifications HA-5137

Absolute Maximum Ratings (Note 1)	Operating Temperature Ranges
	$\begin{array}{lll} \text{HA-5137/37A-2} & -55^{\circ}\text{C} \leq T_{A} \leq +125^{\circ}\text{C} \\ \text{HA-5137/37A-5} & 0^{\circ}\text{C} \leq T_{A} \leq +75^{\circ}\text{C} \\ \text{Storage Temperature Range} & -65^{\circ}\text{C} \leq T_{A} \leq +150^{\circ}\text{C} \\ \text{Maximum Junction Temperature} & +175^{\circ}\text{C} \\ \end{array}$

Electrical Specifications V+ = 15V, V- = -15V, $C_L \le 50 pF, \, R_S \le 100 \Omega$

	HA-5137A			\				
PARAMETER	ТЕМР	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS								
Offset Voltage	+25°C	-	10	25	-	30	100	μV
	Full	-	30	60	-	70	300	μV
Average Offset Voltage Drift	Full	-	0.2	0.6	-	0.4	1.8	μV/°C
Bias Current	+25°C	-	±10	±40	-	±15	±80	nA
	Full	-	±20	±60	-	±35	±150	nA
Offset Current	+25°C	-	7	35	-	12	75	nA
	Full		15	50		30	135	nA
Common Mode Range	Full	±10.3	±11.5	-	±10.3	±11.5	-	V
Differential Input Resistance (Note 3)	+25°C	1.5	6	-	0.8	4		MΩ
Input Noise Voltage 0.1 Hz to 10Hz (Note 4		-	0.08	0.18	-	0.09	0.25	μVp <u>-p</u>
Input Noise Voltage Density (Note 5) f ₀ = 10		-	3.5	5.5	-	3.8	8.0	nV/√Hz
$f_0 = 30$		-	3.1	4.5	-	3.3	5.6	nV/√Hz
$f_0 = 10$		-	3.0	3.8	-	3.2	4.5	nV/√Hz
Input Noise Current Density (Note 5) $f_0 = 10$		1 -	1.7	4.0	-	1.7	_	pA/√Hz
$f_0 = 30$.	- 1	1.0	2.3] _	1.0		nV/√Hz
f _O = 10	DOURZ		0.4	0.6	<u> </u>	0.4	0.6	nV/√Hz
TRANSFER CHARACTERISTICS								
Large Signal Voltage Gain (Note 6)	+25°C	1000	1800	-	700	1500	-	V/mV
	Full	600	1200	-	300	800	-	V/mV
Common Mode Rejection Ratio (Note 7)	Full	114	126	-	100	120	-	dB
Minimum Stable Gain	+25°C	5	-	-	5	- '	-	٧,٧
Gain-Bandwidth-Product $f_0 = 1$		60	80	-	60	80	-	MHz
f ₀ = 1	MHz +25°C		63		<u> </u>	63	L <u>-</u>	MHz
OUTPUT CHARACTERISTICS								
Output Voltage Swing RL = 6		±10.0	±11.5	-	±10.0	±11.5	-	V
R _L =2		±11.7	±13.8	-	±11.4	±13.5	-	٧
Full Power Bandwidth (Note 8)	+25°C	220	320	-	220	320	-	KHz
Output Resistance, Open Loop	+25°C	-	70	-	-	70	-	Ω
Output Current	+25°C	16.5	25		16.5	25		mA
TRANSIENT RESPONSE (Note 9)								
Rise Time	+25°C	-	-	100	_	-	100	ns
Slew Rate (Note 11)	+25°C	14	20	-	14	20	-	V/µs
Settling Time (Note 10)	+25°C	-	1.0	l -	-	1.0	-	μs
Overshoot	+25°C	-	20	40	-	20	40	%
POWER SUPPLY CHARACTERISTICS				-				
Supply Current	+25°C	Γ-	3.5	T -	-	3.5	I -	mA
	Full	i -	_	4.0	-	-	4.0	mA
Power Supply Rejection Ratio (Note 12)	Full	l -	2	4	l -	16	51	μV/V

NOTES:

- 1. Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.
- 2. For differential input voltages greater than 0.7V, the input current must be limited to 25mA to protect the back-to-back input diodes.
- 3. This parameter value is based upon design calculations.
- 4. Refer to Typical Performance section of the data sheet.
- 5. Sample tested.
- 6. $V_{OUT} = \pm 10V$, $R_L = 2k\Omega$ 7. $V_{CM} = \pm 10V$

8. Full power bandwidth guaranteed based on slew rate measurement using: FPBW = Slew Rate


2πV_{Peak}

- 9. Refer to Test Circuits section of the data sheet.
- 10. Settling time is specified to 0.1% of final value for a 10V output step and $A_V = -5$.
- 11. V_{OUT} = 10V Step
- 12. $V_S = \pm 4V$ to $\pm 18V$


Typical Performance Unless Otherwise Specified: TA = +25°C, VSUPPLY = ±15V




TYPICAL DRIFT vs. TEMPERATURE




NOISE CHARACTERISTICS




NOISE vs. SUPPLY VOLTAGE




CMRR vs. FREQUENCY





SUPPLY CURRENT vs. SUPPLY VOLTAGE





BANDWIDTH AND SLEW RATE vs. SUPPLY VOLTAGE






















Typical Performance Curves Unless Otherwise Specified: $T_A = +25^{\circ}C$, $V_{SUPPLY} = \pm 15V$




FREQUENCY (Hz)

SUGGESTED OFFSET VOLTAGE ADJUSTMENT




Test Offset Adjustment Range is | V $_{OS}$ +1mV | minimum referred to output. Typical range is $\pm4mV$ with Rp = 10k $\Omega.$

LARGE AND SMALL SIGNAL RESPONSE TEST CIRCUIT




LARGE SIGNAL RESPONSE




Vertical Scale: (Volts: Input = 1V/Div.) (Volts: Output = 5V/Div.) Horizontal Scale: (Time = 1µs/Div.)

SMALL SIGNAL RESPONSE



Vertical Scale: (Volts: Input = 20mV/Div.)
(Volts: Output = 100mV/Div.)
Horizontal Scale: (Time = 100ns/Div.)


Typical Performance Curves (Continued) Unless Otherwise Specified: T_A = +25°C, V_{SUPPLY} = ±15V SETTLING TIME TEST CIRCUIT




- Feedback and summing resistors should be 0.1% matched.
- Clipping diodes are optional. HP5082-2810 recommended.

SUGGESTED STABILITY CIRCUITS


2kΩ





Low resistances are preferred for low noise applications as a $1 \, \mathrm{K}\Omega$ resistor has $4 \, \mathrm{nV} l / \mathrm{Hz}$ of thermal noise. Total resistances of greater than $10 \, \mathrm{K}\Omega$ on either input can reduce stability. In most high resistance applications, a few picofarads of capacilance across the feedback resistor will improve stability.

0.1Hz TO 10Hz NOISE WITH ACL = 25,000V/V



Horizontal Scale = 1sec/Div. Vertical Scale = 0.002μV/Div. 0.08μVp-p

Die Characteristics

mounted on a conductor at V- potential.

Transistor Count		
		1 x 480µm)
Substrate Potential*		V-
Process		Bipolar-DI
Thermal Constants (OC/W)	θ_{ja}	θ_{jc}
HA7-5137 Ceramic Mini-DIP	160	79
HA2-5137 TO-99 Metal Can	172	48
*The substrate may be left floating (Insulating	Die Mount)	or it may be



HA-5142/44

Dual/Quad Ultra-Low Power Operational Amplifiers

August 1991

Features

- Low Supply Current45μA/Amp
- Wide Supply Voltage Range Single 3V to 30V
 or Dual ±1.5V to ±15V
- Unity Gain Stable
- · Available in Duals and Quads

Description

The HA-5142/44 ultra-low power operational amplifiers provide AC and DC performance characteristics similar to or better than most general purpose amplifiers while only drawing 1/30 of the supply current of most general purpose amplifiers. In applications which require low power dissipation and good A.C. electrical characteristics, this family offers the industry's best speed/power ratio.

The HA-5142/44 provides accurate signal processing by virtue of their low input offset voltage (2mV), low input bias current (45nA), high open loop gain (100kV/V) and low noise, for low power operational amplifiers (20nV/ $\sqrt{\text{Hz}}$). These characteristics coupled with a 1.5V/ μ s slew rate and

Applications


- Portable Instruments
- Meter Amplifiers
- Telephone Headsets
- Microphone Amplifiers
- Instrumentation
- For Further Design Ideas See Application Note 544

a 400kHz bandwidth make the HA-5142/44 ideal for use in low power instrumentation, audio amplifier and active filter designs. The wide range of supply voltages (3V to 30V) also allow these amplifiers to be very useful in low voltage battery powered equipment. These parts are also tested and guaranteed at both ±15V and single ended +5V supplies.

These amplifiers are available in duals (HA-5142, SOIC, Can or Mini-DIP) or quads (HA-5144, SOIC or DIP) with industry standard pinouts which allow the HA-5142/5144's to be interchangeable with most other operational amplifiers. For military grade product refer to the 5142, 5144/883 data sheet.


Pinouts

HA3-5142 (PLASTIC MINI-DIP) HA7-5142 (CERAMIC DIP)




TOP VIEWS

HA2-5142 (TO-99 METAL CAN)



HA1-5144 (CERAMIC DIP) HA3-5144 (PLASTIC DIP)



Specifications HA-5142/44

Absolute Maximum Ratings (Note 1)	Operating Temperature Range
Differential Input Voltage±7V	$\begin{array}{lll} \text{HA-5142/44-5} & \text{O}^{\circ}\text{C} \leq \text{T}_{A} \leq +75^{\circ}\text{C} \\ \text{HA-5142/44-2} & -55^{\circ}\text{C} \leq \text{T}_{A} \leq +125^{\circ}\text{C} \\ \text{HA-5142/44-9} & -40^{\circ}\text{C} \leq \text{T}_{A} \leq +85^{\circ}\text{C} \\ \text{Storage Temperature Range} & -65^{\circ}\text{C} \leq \text{T}_{A} \leq +150^{\circ}\text{C} \\ \text{Maximum Junction Temperature} & +175^{\circ}\text{C} \\ \end{array}$

Electrical Specifications $R_S = 100\Omega$, $C_L \le 10pF$ Unless Otherwise Specified.

		-2, -5 V+=+5V, V-=0V			-2, -5 V+ = +15V, V- = -15V			
PARAMETER	TEMP	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS								
Offset Voltage (Note 11)	+25°C Full	-	2	6 8	1 1	2	6 8	mV mV
Average Offset Voltage Drift	Full	-	3	-	_	3	-	μV/oC
Bias Current (Note 11)	+25°C	-	45	100	-	45	100	nA
	Full	-	-	125	- '	-	125	nA
Offset Current (Note 11)	+25°C	-	0.3	10	-	0.3	10	nA
	Full		-	20		-	20	nA
Common Mode Range	Full	0 to 3	-	-	±10	-	-	V
Differential Input Resistance Input Noise Voltage (f = 1kHz)	+25°C +25°C	-	0.6 20	_	-	0.6 20	_	MΩ nV/√Hz
Input Noise Current (f = 1kHz)	+25°C	[-	0.25	_	_	0.25	_	pA/√Hz
TRANSFER CHARACTERISTICS	1.20 0	<u> </u>	0.20		L		l	Prvvii
Large Signal Voltage Gain (Notes 2, 4)	+25°C	20k	100k		20k	100k	Γ_	
Large Signal Voltage Gaill (Notes 2, 4)	Full	20k 15k	TOOK	_	20k 15k	TOOK	_	V/V
Common Mode Rejection Ratio (Note 7)	Full	77	105	_	77	105	_	dB
Bandwidth (Notes 2, 3)	+25°C	"	0.4	-	- '	0.4	_	MHz
OUTPUT CHARACTERISTICS	<u></u>		<u> </u>			L	l	
Output Voltage Swing (Notes 2, 10)	+25°C	1.0 to 3.8	0.7 to 4.2	-	±10	±13	_	V
	Full	1.2 to 3.5	0.9 to 4.0	-	±10	±13	-	V
Full Power Bandwidth (Notes 2, 4, 8)	+25°C		240	-	-	24	-	kHz
TRANSIENT RESPONSE (Notes 2, 3)								
Rise Time	+25°C	-	600	-	_	600	-	ns
Slew Rate (Note 6)	+25°C	0.8	1.5	-	8.0	1.5	-	V/µs
Settling Time (Note 5)	+25°C	-	10			10	<u> </u>	μs
POWER SUPPLY CHARACTERISTICS								
Supply Current	+25°C	-	45	80	-	100	150	μΑ/Amp
	Full	-	-	100	-	-	200	μA/Amp
Power Supply Rejection Ratio (Note 9)	Full	77	105		77	105	<u> </u>	dB

NOTES

- Absolute maximum ratings are limiting values, applied individually beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.
- 2. $R_L = 50k\Omega$
- 3. $C_L = 50pF$
- 4. V_O = 1.4 to 2.5V for V_{CC} = +5, 0V; V_O = ±10V for V_{CC} = ±15V.
- 5. Settling Time is specified to 0.1% of final value for a 3V output step and $A_V=-1$ for $V_{CC}=\pm 15V$. Output step = 10V for $V_{CC}=\pm 15V$.
- 6. Maximum input slew rate = $10V/\mu s$.
- 7. V_{CM} = 0 to 3V for V_{CC} = +5, 0V; V_{CM} = ±10V for V_{CC} = ±15V
- 8. Full Power Bandwidth is guaranteed by equation: Full Power Bandwidth = Slew Rate

2πV Peak

^{9.} $\Delta V_S = \pm 10V$ for $V_{CC} = \pm 5$, OV; $\Delta V_S = \pm 5V$ for $V_{CC} = \pm 15V$.

^{10.} For $V_{CC} = +5$, 0V terminate R_L at +2.5V. Typical output current is $\pm 3mA$.

^{11.} $V_O = 1.4V$ for $V_{CC} = +5V$, 0V.

Specifications HA-5142/44

Electrical Specifications $R_S = 100\Omega$, $C_L \le 10 pF$ Unless Otherwise Specified.


		-9 V+ = +5V, V- = 0V			V+=	-9 V+=+15V, V-=-15V		
PARAMETER	TEMP	MIN	TYP	МАХ	MIN	TYP	МАХ	UNITS
INPUT CHARACTERISTICS								
Offset Voltage (Note 11)	+25°C	-	2	6	-	2	6	mV
	Full	-	-	8	- 1	-	8	mV
Average Offset Voltage Drift	Full	-	3	-	-	3	-	μV/°C
Bias Current (Note 11)	+25°C	-	45	100	-	45	100	nA
	Full	-	-	125	-	-	125	nA
Offset Current (Note 11)	+25°C	-	0.3	10	-	0.3	10	nA
	Full	-	-	20	-	-	20	nA
Common Mode Range	Full	0 to 3	-	-	±10	-	-	V
Differential Input Resistance	+25°C	-	0.6	-	-	0.6	-	МΩ
Input Noise Voltage (f = 1kHz)	+25°C	-	20	-	-	20	-	nV/√Hz
Input Noise Current (f = 1kHz)	+25°C		0.25	-	<u>-</u>	0.25		pA/√Hz
TRANSFER CHARACTERISTICS								
Large Signal Voltage Gain (Notes 2, 4)	+25°C	20k	100k	-	20k	100k	-	V/V
	Full	12k	-	-	12k	-	-	V/V
Common Mode Rejection Ratio (Note 7)	Full	70	105	-	70	105	-	dB
Bandwidth (Notes 2, 3)	+25°C	-	0.4	-	-	0.4	-	MHz
OUTPUT CHARACTERISTICS								
Output Voltage Swing (Notes 2, 10)	+25°C	1.0 to 3.8	0.7 to 4.2	-	±10	±13	-	٧
	Full	1.2 to 3.5	0.9 to 4.0	-	±10	±13	۱ -	V
Full Power Bandwidth (Notes 2, 4, 8)	+25°C	i -	240	-	-	24	-	kHz
TRANSIENT RESPONSE (Notes 2, 3)							*	
Rise Time	+25°C	-	600	_	-	600	-	ns
Slew Rate (Note 6)	+25°C	0.8	1.5	-	0.8	1.5	-	V/µs
Settling Time (Note 5)	+25°C	-	10	-	-	10	-	μs
POWER SUPPLY CHARACTERISTICS		•			-	•		
Supply Current	+25°C	I -	45	80	Γ-	100	150	µA/Amp
- The A - manner	Full	-	-	100	l -	-	200	µA/Amp
Power Supply Rejection Ratio (Note 9)	Full	70	105	-	70	105	-	dB

NOTE: The notes from the -2, -5 table apply to this -9 table. Absolute maximum ratings and the operating temperature ranges also apply.


SOIC Pinouts

TOP VIEWS

HA9P5144 (SOIC)




HA9P5142 (SOIC)




Test Circuits

SLEW RATE AND TRANSIENT RESPONSE TEST CIRCUIT



LARGE SIGNAL RESPONSE


Vertical Scale: (Volts: Input = 5V/Div.; Output = 2V/Div.) Horizontal Scale: (Time: 2μs/Div.)



 $+V_{SUPPLY} = +15V$, $-V_{SUPPLY} = -15V$

SMALL SIGNAL RESPONSE


Vertical Scale: (Volts: Input = 100mV/Div.; Output = 50mV/Div.)
Horizontal Scale: (Time: 2μs/Div.)



 $+V_{SUPPLY} = +15V$, $-V_{SUPPLY} = -15V$

LARGE SIGNAL RESPONSE


Vertical Scale: (Volts: Input = 2V/Div.; Output = 1V/Div.) Horizontal Scale: (Time: 5µs/Div.)



 $+V_{SUPPLY} = +5V, -V_{SUPPLY} = 0V$

SMALL SIGNAL RESPONSE


Vertical Scale: (Volts: Input = 100mV/Div.; Output = 50mV/Div.) Horizontal Scale: (Time: $5\mu s/Div.$)




 $+V_{SUPPLY} = +5V, -V_{SUPPLY} = 0V$

Performance Curves $V_S = \pm 2.5V$, $T_A = +25^{\circ}C$ Unless Otherwise Specified







INPUT OFFSET CURRENT AND BIAS CURRENT vs. TEMPERATURE




BANDWIDTH AND PHASE MARGIN vs. LOAD CAPACITANCE




NORMALIZED AC PARAMETERS vs. SUPPLY VOLTAGE



OUTPUT VOLTAGE SWING vs. FREQUENCY AND SINGLE SUPPLY VOLTAGE




NORMALIZED AC PARAMETERS vs. TEMPERATURE




Performance Curves (Continued) $V_S = \pm 2.5V$, $T_A = +25^{\circ}C$ Unless Otherwise Specified


INPUT NOISE vs. FREQUENCY




MAXIMUM OUTPUT VOLTAGE SWING vs. LOAD RESISTANCE AND SINGLE SUPPLY VOLTAGE




PSRR AND CMRR vs. FREQUENCY




POWER SUPPLY CURRENT vs. TEMPERATURE AND SINGLE SUPPLY VOLTAGE



CHANNEL SEPARATION vs. FREQUENCY



Schematic



Die Characteristics

Transistor Count		
HA-5142		66
HA-5144		132
Substrate Potential*		V-
Process		. Bipolar-DI
Thermal Constants (°C/W)	$\theta_{ extsf{ja}}$	θ_{jc}
HA1-5144 (-2, -5, -7)	101	33
HA1-5144 (/883)	75	22
HA2-5144 (-2, -5, -7)	206	56
HA2-5142 (-2, -5, -7)	184	50
HA2-5142 (/883)	143	43
HA3-5142 (-5)	80	20
HA3-5144 (-5)	75	20
HA7-5142 (-2, -5, -7)	177	92
HA7-5142 (/883)	80	20
HA9P5142 (-5, -9)	94	26
HA9P5144 (-5, -9)	90	26

^{*}The substrate may be left floating (Insulating Die Mount) or it may be mounted on a conductor at V- potential.

NOTE: Consult Harris for LCC/PLCC information.



HA-5147

Ultra-Low Noise Precision High Slew Rate Wideband Operational Amplifier

August 1991

Features
• High Speed
• Wide Gain Bandwidth (AV \geq 10) 120MHz
• Low Noise
• Low VOS 10 μ V
• High CMRR126dB
• High Gain

Applications

- High Speed Signal Conditioners
- Wide Bandwidth Instrumentation Amplifiers
- Low Level Transducer Amplifiers
- Fast, Low Level Voltage Comparators
- . Highest Quality Audio Preamplifiers
 - Pulse/RF Amplifiers

Description


The HA-5147 monolithic operational amplifier features an unparalleled combination of precision DC and wideband high speed characteristics. Utilizing the Harris D. I. technology and advanced processing techniques, this unique design unites low noise (3nV/ $\sqrt{\text{Hz}}$) precision instrumentation performance with high speed (35V/ μ s) wideband capability.

This amplifier's impressive list of features include low V_{OS} ($10\mu V$), wide gain-bandwidth (120MHz), high open loop gain (1800V/mV), and high CMRR (126dB). Additionally, this flexible device operates over a wide supply range ($\pm 5V$ to $\pm 20V$) while consuming only 140mW of power.

Using the HA-5147 allows designers to minimize errors while maximizing speed and bandwidth in applications requiring gains greater than ten.

This device is ideally suited for low level transducer signal amplifier circuits. Other applications which can utilize the HA-5147's qualities include instrumentation amplifiers, pulse or RF amplifiers, audio preamplifiers, and signal conditioning circuits. Further application ideas are given in Application Note 553.

This device can easily be used as a design enhancement by directly replacing the 725, OP25, OP06, OP07, OP27 and OP37 where gains are greater than ten. The HA-5147 is available in TO-99 Metal Can and Ceramic 8 pin Mini-DIPs. For military grade product, refer to the HA-5147/883 data sheet.



CAUTION: These devices are sensitive to electrostatic discharge. Proper I.C. handling procedures should be followed. Copyright © Harris Corporation 1991

Specifications HA-5147

Absolute Maximum Ratings (Note 1) TA = +25°C Unless Otherwise Stated Voltage Between V+ and V- Terminals ±22V Differential Input Voltage (Note 2) ±0.7V Internal Power Dissipation 500mW Output Current Full Short Circuit Protection

Operating Temperature Ranges

HA-5147/47A-2	-55°C < TA < +125°C
HA-5147/47A-5	0° C < T _A < +75°C
Storage Temperature Range	-65°C < TA < +150°C
Maximum Junction Temperature	+175°C

Electrical Specifications V+ = 15V, V- = -15V, $C_L \le 50 pF$, $R_S \le 100 \Omega$

			HA-5147A	١.		HA-5147		
PARAMETER	ТЕМР	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS								
Offset Voltage	+25°C	-	10	25	-	30	100	μV
	Full] -	30	60	-	70	300	μV
Average Offset Voltage Drift	Full	-	0.2	0.6	-	0.4	1.8	μV/°C
Bias Current	+25°C Full		±10	±40		±15	±80 ±150	nA
Offset Current	+25°C	1	±20	±60 35	_	±35	75	nA nA
Chool Culton	Full	_	15	50	_	30	135	nA
Common Mode Range	Full	±10.3	±11.5	-	±10.3	±11.5	-	V
Differential Input Resistance (Note 3)	+25°C	1.5	6	-	0.8	4	-	МΩ
Input Noise Voltage 0.1 Hz to 10Hz (Note 4)	+25°C	-	0.08	0.18	-	0.09	0.25	μVр−р
Input Noise Voltage Density (Note 5) $f_0 = 1$	0Hz +25°C	-	3.5	5.5	-	3.8	8.0	nV/√Hz
$f_0 = 3$	OHz	l -	3.1	4.5	-	3.3	5.6	nV/√Hz
fo = 1	000Hz	l -	3.0	3.8	_ ·	3.2	4.5	nV/√Hz
Input Noise Current Density (Note 5) f ₀ = 1	1	_	1.7	4.0	_	1.7	_	pA/√Hz
$f_0 = 3$	1	l _	1.0	2.3		1.0	_	pA/√Hz
•	000Hz	_	0.4	0.6	l _	0.4	0.6	pA/√Hz
TRANSFER CHARACTERISTICS	000112	L	1		L			provinz
	1	T	г	Γ	T	Ι	Γ	1
Minimum Stable Gain	+25°C	10	-	-	10	-	-	V/V
Large Signal Voltage Gain (Note 6)	+25°C	1000	1800	-	700	1500	-	V/mV
	Full	600	1200	i -	300	800	-	V/mV
Common Mode Rejection Ratio (Note 7)	Full	114	126	i -	100	120	-	dB
Gain-Bandwidth-Product $f_0 = 1$	0KHz +25°C	120	140	-	120	140	-	MHz
f _O = 1	MHz +25°C	-	120			120	_	MHz
OUTPUT CHARACTERISTICS								
Output Voltage Swing RL =	600Ω +25°C	±10.0	±11.5	-	±10.0	±11.5	-	V
R _L =	2KΩ Full	±11.7	±13.8	-	±11.4	±13.5	-	٧
Full Power Bandwidth (Note 8)	+25°C	445	500	-	445	500	-	KHz
Output Resistance, Open Loop	+25°C	1 -	70	-	-	70	-	Ω
Output Current	+25°C	16.5	25	-	16.5	25	-	mA
TRANSIENT RESPONSE (Note 9)								
Rise Time	+25°C	T -	22	50	-	22	50	ns
Slew Rate (Note 11)	+25°C	28	35	-	28	35	-	V/µs
Settling Time (Note 10)	+25°C	-	400	-	-	400	-	ns
Overshoot	+25°C	-	20	40	-	20	40	%
POWER SUPPLY CHARACTERISTICS			<u> </u>					
Supply Current	+25°C	Τ-	3.5	T -	-	3.5	l -	mA
	Full	_	_	4.0	_	-	4.0	mA
Power Supply Rejection Ratio (Note 12)	Full	l _	2	4	_	16	51	μV/V

NOTES:

- Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.
- For differential input voltages greater than 0.7V, the input current must be limited to 25mA to protect the back-to-back input diodes.
- 3. This parameter value is based upon design calculations.
- 4. Refer to Typical Performance section of the data sheet.
- 5. Sample tested.
- 6. $V_{OUT} = \pm 10V$, $R_L = 2K\Omega$


- 7. $V_{CM} = \pm 10V$
- 8. Full power bandwidth guaranteed based on slew rate measurement using: FPBW = Slew Rate

2πVΡΕΑΚ


- 9. Refer to Test Circuits section of the data sheet.
- 10. Settling time is specified to 0.1% of final value for a 10V output step and $A_V = -10$.
- 11. VOUT = 10V Step
- 12. $V_S = \pm 4V$ to $\pm 18V$

Typical Performance Curves Unless Otherwise Specified: TA = +25°C, VSUPPLY = ±15V


OFFSET VOLTAGE TYPICAL DRIFT vs. TEMPERATURE




NOISE CHARACTERISTICS




NOISE vs. SUPPLY VOLTAGE




CMRR vs. FREQUENCY






Typical Performance Curves (Continued) Unless Otherwise Specified: T_A = +25°C, V_{SUPPLY} = ±15V

CLOSED LOOP GAIN AND PHASE vs. FREQUENCY




SUGGESTED OFFSET VOLTAGE ADJUSTMENT



Tested Offset Adjustment Range is I V $_{OS}$ +1mV I minimum referred to output. Typical range is ± 4 mV with R $_{T}$ = 10k Ω .


LARGE AND SMALL SIGNAL RESPONSE TEST CIRCUIT



IN


OUT

LARGE SIGNAL RESPONSE



Vertical Scale: (Volts: Input = 0.5V/Div.)
(Volts: Output = 5V/Div.)
Horizontal Scale: (Time: 500ns/Div)


SMALL SIGNAL RESPONSE



Vertical Scale: (Volts: Input = 10mV/Div) (Volts: Output = 100mV/Div) Horizontal Scale: (Time: 100ns/Div)


Typical Performance Curves (Continued) Unless Otherwise Specified: T_A = +25°C, V_{SUPPLY} = ±15V


SETTLING TIME TEST CIRCUIT



- A_V = -10
- Feedback and summing resistors should be 0.1%
- Clipping diodes are optional. HP5082-2810 recommended


SUGGESTED STABILITY CIRCUITS





Low resistances are preferred for low noise applications as a $1k\Omega$ resistor has $4nV/\sqrt{Hz}$ of thermal noise. Total resistances of greater than $10k\Omega$ on either input can reduce stability. In most high resistance applications, a few picofarads of capacitance across the feedback resistor will improve stability.

0.1Hz TO 10Hz NOISE WITH ACL = 25,000V/V



Horizontal Scale = 1sec/Div. Vertical Scale = 0.002μV/Div. 0.08μVp-p

Die Characteristics

Transistor Count	65 x 104	.3 x 19 mils
Process		. Bipolar-DI
Thermal Constants (°C/W)	θ_{ja}	θjc
HA7-5147 Ceramic Mini-DIP	160	79
HA2-5147 TO-99 Metal Can	172	48

^{*}The substrate may be left floating (Insulating Die Mount) or it may be mounted on a conductor at V- potential.



HA-5160/62

Wideband, JFET Input High Slew Rate, Uncompensated, Operational Amplifier

August 1991

Features

Applications

- Video and RF Amplifiers
- Data Acquisition
- Pulse Amplifiers
- Precision Signal Generation

Description

The HA-5160 is a wideband, uncompensated, operational amplifier with FET/Bipolar technologies and Dielectric Isolation. This monolithic amplifier features superior high frequency capabilities further enhanced by precision laser trimming of the input stage to provide excellent input characteristics. This device has excellent phase margin at a closed loop gain of 10 without external compensation.

The HA-5160/5162 offers a number of important advantages over similiar FET input op amps from other manufacturers. In addition to superior bandwidth and settling characteristics, the Harris devices have nearly constant slew rate, bandwidth, and settling characteristics over the operating temperature range. This provides the user predictable performance in applications where settling time, full power bandwidth, closed loop bandwidth, or phase shift is critical. Note also that Harris specifies all parameters at ambient (rather than junction) temperature to


provide the designer meaningful data to predict actual operating performance.

Complementing the HA-5160/5162's predictable and excellent dynamic characteristics are very low input offset voltage, very low input bias current, and a very high input impedance. This ideal combination of features make these amplifiers most suitable for precision, high speed, data acquisition system designs and for a wide variety of signal conditioning applications. The HA-5160 provides excellent performance for applications which require both precision and high speed performance. The HA-5162 meets or exceeds the performance specifications of National's hybrid op amp, the LH0062.

The HA2-5160-2 denotes a temperature range of -55°C to +125°C and the HA2-5160/62-5 denotes a 0°C to +75°C range. Military version (/883) data sheets are available upon request.


Pinout

HA2-5160/5162 (TO-99 METAL CAN) TOP VIEW COMPENSATION



Case Connected to V-

Schematic



Specifications HA-5160/5162

Absolute Maximum Ratings 40V 10 10 10 10 10 10 10											≤ +75° ≤ +75° ≤ +150°
lectrical Specifications V+ =	= +15V, V-	= -15	V, Unles	s Othe	rwise S	pecified	l				
			A-5160- C to 12			A-5160- C to +75	-		A-5162- C to +75		
PARAMETER	TEMP	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS											
Offset Voltage	+25°C Full	-	1 3	3 5	-	1 3	3 5	-	3 5	15 20	mV mV
Offset Voltage Average Drift	Full	-	10	-	-	20	- 1	-	20	35	μV/ºC
Bias Current	+25°C Full	- -	20 5	50 10	-	20 5	50 10	-	20 5	65 10	pA nA
Offset Current	+25°C Full	 -	2 2	10 5	- -	2 2	10 5	-	2 2	10 5	pA nA
Input Capacitance	+25°C	-	5	-	-	5	-	-	5	-	pF
Input Resistance	+25°C	-	1012	_	-	1012	-	-	1012	-	Ω
Common Mode Range	Full	±10	±11	-	±10	±11	-	±10	±11	-	v
TRANSFER CHARACTERISTICS											
Large Signal Voltage Gain (Note 3)	+25°C Full	75K 60K	150K 100K	-	75K 60K	150K 100K	-	25K 25K	100K 75K	-	V/V V/V
Common Mode Rejection Ratio (Note 4)	Full	74	80	-	74	80	-	70	80	-	dВ
Minimum Stable Gain	+25°C	10	-	-	10	-	-	10	-	-	٧/٧
Gain Bandwidth Product (Ay ≥ 10)	Full	-	100	-	-	100	-	-	100	-	MHz
OUTPUT CHARACTERISTICS											
Output Voltage Swing (Note 5)	+25°C Full	±10 ±10	±11	-	±10 ±10	±11	-	±10 ±10	±11	-	V V
Output Current (Note 6)	+25°C	±10	±20		±10	±20	-	±10	±20	-	mA
Output Short Circuit Current	+25°C	-	±35	-] -	±35	-	-	±35	-	mA
Full Power Bandwidth (Note 3, 7)	+25°C	1.6	1.9	-	1.6	1.9	-	0.8	1.1	-	MHz
Output Resistance (Note 8)	+25°C	-	50	<u> </u>		50		<u> </u>	.50	-	Ω
TRANSIENT RESPONSE (Note 9)											
Rise Time	+25°C	-	20	-	-	20	-	-	20	-	ns
Slew Rate	+25°C	100	120	-	100	120	-	50	70	-	V/µs
Settling Time (Note 10)	+25°C		280	<u> </u>		280	<u> </u>		400		ns
POWER SUPPLY CHARACTERISTIC	s										
Supply Current	Full	-	8	10	-	8	10	-	8	12	mA
Power Supply Rejection Ratio (Note 11)	+25°C	74	86	-	74	86	-	70	86	-	dB


NOTES:

- Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.
- Derate at 6.8mW/°C for operation at ambient temperatures above +75°C.
- 3. $V_{OUT} = \pm 10V$, $R_L = 2K$
- 4. V_{CM} = ±10V DC
- 5. R_L = 2K
- 6. $V_{OUT} = \pm 10V$

- Full Power Bandwidth guaranteed, based on slew rate measurement using FPWB = Slew Rate / 2nV_{peak}
- 8. Output resistance measured under open loop conditions.
- 9. Refer to Test circuits section of the data sheet, where $A_{V}=+10$.
- 10. Settling Time is measured to 0.2% of final value for a 10 volt output step and $A_V = 10$.
- 11. V_{SUPPLY} = ±10V DC to ±20V DC


Test Circuits

LARGE AND SMALL SIGNAL RESPONSE CIRCUIT




LARGE SIGNAL RESPONSE

Vertical Scale: A = 0.5V/Div., B = 5V/Div. Horizontal Scale: Time = 500ns/Div.




SMALL SIGNAL RESPONSE

Vertical Scale: A = 10mV/Div., B = 100mV/Div. Horizontal Scale: Time = 100ns/Div.



SETTLING TIME CIRCUIT




- $A_V = -10$
- Feedback and summing resistors should be 0.1% matched.
- * Clipping Diodes are optional. HP5082-2810 recommended.


HA-5160/5162

Typical Performance Curves


INPUT OFFSET VOLTAGE AND BIAS CURRENT vs. TEMPERATURE




OPEN LOOP FREQUENCY RESPONSE



OUTPUT VOLTAGE SWING vs. FREQUENCY




OPEN LOOP FREQUENCY RESPONSE FOR VARIOUS BANDWIDTH CONTROL CAPACITANCES




Typical Performance Curves (Continued)


INPUT NOISE VOLTAGE AND NOISE CURRENT vs. FREQUENCY




NORMALIZED AC PARAMETERS vs. TEMPERATURE



OUTPUT VOLTAGE SWING vs. LOAD RESISTANCE




SETTLING TIME FOR VARIOUS OUTPUT STEP VOLTAGES




Typical Performance Curves (Continued)


COMMON MODE REJECTION RATIO vs. FREQUENCY



POWER SUPPLY REJECTION RATIO vs. FREQUENCY



POWER SUPPLY CURRENT vs. TEMPERATURE



Die Characteristics

	82
	None
Bipo	olar/JFET DI
θ_{ja}	θ_{jc}
103	31
146	38
	131 x΄ (3330 x 183


Applying the HA-5160/5162

- POWER SUPPLY DECOUPLING: Although not absolutely necessary, it is recommended that all power supply lines be decoupled with 0.01 μF ceramic capacitors to ground. Decoupling capacitors should be located as near to the amplifier terminals as possible.
- STABILITY: The phase margin of the HA-5160/5162 will be improved by connecting a small capacitor (>10pF) between the output and the inverting input of
- the device This small capacitor compensated for the input capacitance of the FET.
- CAPACITIVE LOADS: When driving large capacitive loads (>100pF), it is suggested that a small resistor (≈100Ω) be connected in series with the output of the device and inside the feedback loop.
- POWER SUPPLY MINIMUM: The absolute supply minimum is ±6V and the safe level is ±7V.


Applications

Suggested Compensation For Unity Gain Stability*

INVERTING UNITY GAIN CIRCUIT




INVERTING UNITY GAIN PULSE RESPONSE




Vertical Scale: (Volts: 2V/Div.) Horizontal Scale: (Time: 500ns/Div.)

NONINVERTING UNITY GAIN CIRCUIT



NONINVERTING UNITY GAIN PULSE RESPONSE



Vertical Scale: (Volts: 2V/Div.) Horizontal Scale: (Time: 500ns/Div.)

* Values Were Determined Experimentally For Optimum Speed and Settling Time.



HA-5170

Precision JFET Input Operational Amplifier

August 1991

Features

• Low Offset Voltage	100μV
• Low Offset Voltage Drift	2μV/°C
• Low Noise	10nV/√Hz
High Open Loop Gain	600K V/V
Wide Bandwidth	8MHz
Unity Gain Stable	

Description

The Harris HA-5170 is a precision, JFET input, operational amplifier which features low noise, low offset voltage and low offset voltage drift. Constructed using FET/Bipolar technology, the Harris Dielectric Isolation (DI) process, and laser trimming this amplifier offers low input bias and offset currents. This operational amplifier design also completely eliminates the troublesome errors due to warm-up drift.

Complementing these excellent input characteristics are dynamic performance characteristics never before available from precision operational amplifiers. An 8V/µs slew rate and 8MHz bandwidth allow the designer to extend precision instrumentation applications in both speed and

Applications


- High Gain Instrumentation Amplifiers
- Precision Data Acquisition
- Precision Integrators
- Precision Threshold Detectors
- For Further Design Ideas, Refer to App. Note 540.

bandwidth. These characteristics make the HA-5170 well suited for precision integrator amplifier designs.


The superior input characteristics also make the HA-5170 ideally suited for transducer signal amplifiers, precision voltage followers and precision data acquisition systems. For application assistance, please refer to Application Note 540 addressing specifically this device.

The HA-5170 is available in Metal Can (TO-99) and Ceramic Mini-DIP packages. HA-5170-2 denotes a -55°C to +125°C temperature range and HA-5170-5 denotes the 0°C to +75°C range. Military version (/883) product and data sheets available upon request.


Pinouts



HA2-5170 (TO-99 METAL CAN) TOP VIEW



Schematic



Specifications HA-5170

Absolute Maximum Ratings (Note)

Operating Temperature Ranges

HA-5170-2	55°C ≤TA ≤+125°C
HA-5170-5	$0^{\circ}C \le T_{A} \le +75^{\circ}C$
Storage Temperature Range	$65^{\circ}C \le T_{A} \le +150^{\circ}C$

Electrical Specifications V+=+15V, V-=-15V, Unless Otherwise Specified.

		HA-5170-2 -55°C to +125°C				HA-5170-5 C to + 75 ⁰		
PARAMETER	TEMP	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS								
Offset Voltage	+25°C	-	0.1	0.3	-	0.1	0.3	mV
A Off11/-11 B-15/Al-10	Full	- 1	-	0.5	_	-	0.5	mV
Average Offset Voltage Drift (Note 3) Bias Current	Full +25°C	_	2	5	_	2	5	μV/°C
Bias Current	Full	_	20 3	100 30	<u> </u>	20 0.1	100 2	pA nA
Bias Current Average Drift	Full	1 .	3	-	1 -	3	_	pA/°C
Offset Current	+25°C		3	30	i	3	60	pΑ
Oliset Gullent	Full	l -	-	5	_	-	0.1	nA
Offset Current Average Drift (Note 3)	Full	_	0.3	1	l _	0.3	1	pA/°C
Common Mode Range	Full	±10	+15.1	<u> </u>	±10	+15.1		ľv
			-12			-12		v
Differential Input Capacitance	+25°C	-	80	100	1 -	80	100	pF
Differential Input Resistance (Note 3)	+25°C	1x10 ¹⁰	6x1010	-	1x10 ¹⁰	6x10 ¹⁰	-	Ω
Input Capacitance (Single Ended)	+25°C	-	12	-	-	12	-	pF
Input Noise Voltage	+25°C	-	0.5	5	l -	0.5	5	μV _{p-p}
0.1Hz to10Hz (Note 3)	1	l		1	1		1	1
Input Noise Voltage Density (Note 3)	1	•			ł	ł	ř	l
$f_0 = 10Hz$	+25°C	-	20	150	-	20	150	nV/√ <u>Hz</u>
$f_0 = 100Hz$	+25°C	1 -	12	50	-	12	50	nV/√ <u>Hz</u>
f ₀ = 1000Hz	+25°C	-	10	25	-	10	25	nV/√Hz
Input Noise Current Density (Note 3)		l _		1	l			/11
$f_0 = 10$ Hz	+25°C +25°C		0.05	-	-	0.05	-	pA/√Hz
$f_0 = 100$ Hz $f_0 = 1000$ Hz	+25°C	-	0.01 0.01	0.1		0.01 0.01	0.1	pA√Hz pA/√Hz
TRANSFER CHARACTERISTICS	T25°C	<u> </u>	0.01	0.1	L	0.01	0.1	PAVVIIZ
								r
Large Signal Voltage Gain (Notes 4)	+25°C	300K	600K	-	300K	600K	-	V/V
	Full	200K	l . <u>-</u> _	! -	250K	l	-	٧,٧
Common Mode Rejection Ratio (Note 5)	Full	85	100	-	90	100	-	dB
Minimum Stable Gain	+25°C +25°C	1 4	8	_	1 4	8	1 -	V/V MHz
Closed Loop Bandwidth (A _{VCL} = +1)	+2500	<u> </u>	<u> </u>	L	1 4	<u> </u>	L	MITZ
OUTPUT CHARACTERISTICS				·				
Output Voltage Swing (Note 6)	+25°C	±10	±12	-	±10	±12	-	.v
Full Power Bandwidth (Note 7)	+25°C	80	120	1 -	80	120	-	kHz
Output Current (Note 8)	+25°C	±10	±15	l . .	±10	±15	1	mA
Output Resistance (Note 3 & 9)	+25°C	<u> </u>	45	100	<u> </u>	45	100	Ω
TRANSIENT RESPONSE				,		,		
Rise Time	+25°C	-	45	100	-	45	100	ns
Slew Rate	+25°C	5	8	-	5	8	-	V/μs
Settling Time (Notes 3 & 10)	+25°C		1	5		1	5	μs
POWER SUPPLY CHARACTERISTICS								
Supply Current	Full	-	1.9	2.5	_	1.9	2.5	mA
Power Supply Rejection Ratio (Note 11)	Full	85	105	-	90	105	-	dB


NOTES

- Absolute maximum ratings are limiting values, applied individually beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.
- 2. Derate at 6.8 mW/°C for operation at ambient temperatures above +75°C.
- 3. Parameter is not 100% tested. 90% of all units meet or exceed these specifications.
- 4. $V_{OUT} = \pm 10$, $R_L = 2k\Omega$.
- 5. $\Delta V_{CM} = \pm 10V D.C.$
- 6. $R_L = 2k\Omega$.

- 7. R_L = $2k\Omega$; Full power bandwidth guaranteed based on slew rate measurement using FPBW = $\frac{\text{SLEW RATE}}{2\pi V \text{PEAK}}$
- 8. V_{OUT} = ±10V. I_{SC} turns on at ≅ 23mA.
- 9. Output resistance measured under open loop conditions (f = 100Hz).
- 10. Settling time is measured to 0.1% of final value for a 10V output step and AV = ~1.
- 11. $\Delta V_{SUPPLY} = \pm 10V D.C.$ to $\pm 20V D.C.$


Test Circuits

VOS ADJUSTMENT




Tested Offset Adjustment Range is V_{OS} +1mV minimum referred to output. Typical range is ± 5 mV with R_T = 1k Ω and ± 15 mV with R_T = 100k Ω .

LARGE AND SMALL SIGNAL RESPONSE CIRCUIT




LARGE SIGNAL RESPONSE


Vertical Scale: 5V/Div. Horizontal Scale: 1µs/Div.




SMALL SIGNAL RESPONSE Vertical Scale: 10mV/Div. Horizontal Scale: 100ns/Div.



LOW FREQUENCY NOISE TEST CIRCUIT




HA-5170 LOW FREQUENCY NOISE (0.1Hz TO 10Hz) Vertical Scale: 200nV/Div. (Noise Referred to Input) 5mV/Div. at Output, A_{VCL} = 25,000. Horizontal Scale: 1 Sec./Div.




Typical Performance Curves


INPUT VOLTAGE NOISE vs. FREQUENCY




SETTLING TIME FOR VARIOUS OUTPUT STEP VOLTAGES




POWER SUPPLY CURRENT vs. SUPPLY VOLTAGE AND TEMPERATURE




POWER SUPPLY REJECTION RATIO vs. FREQUENCY




OFFSET VOLTAGE vs. TEMPERATURE DRIFT OF REPRESENTATIVE UNITS




BIAS CURRENT vs. TEMPERATURE



COMMON MODE REJECTION RATIO vs. FREQUENCY







HA-5177

August 1991

Ultra-Low Offset Voltage Operational Amplifier

Features

۰	Low Offset Voltage	10μν
a	Low Offset Voltage Drift	0.1μV/°C
•	High Voltage Gain	150dB
0	High CMRR	140dB
•	High PSRR	135dB
a	Low Noise	8.8nV/√Hz
•	Low Power Consumption	51mW Max.

Applications

- . High Gain Instrumentation Amplifiers
- Precision Control Systems
- Precision Integrators
- High Resolution Data Converters
- Precision Threshold Detectors
- Low Level Transducer Amplifiers

Description

The HA-5177 is a monolithic, all bipolar, precision operational amplifier, utilizing Harris dielectric isolation and advance processing techniques. This design features a combination of precision input characteristics, wide bandwidth (2MHz) and high speed (0.8V/µs).


The HA-5177 uses advanced matching techniques and laser trimming to produce low offset voltage (10μ V) and low offset voltage drift (0.1μ V/OC). This design also features low voltage noise (8.8nV/ \sqrt{Hz}), low current noise (0.32pA/ \sqrt{Hz}), nanoamp input currents, and 120dB minimum gain.

These outstanding features along with high CMRR (140dB) and high PSRR (135dB) make this unity gain stable amplifier ideal for high resolution data acquisition systems, precision integrators, and low level transducer amplifiers.


The HA-5177 can be used as a direct replacement for the OP05, OP07, and OP77 while offering higher bandwidth and slew rate. The HA-5177 is packaged in an 8 pin (TO-99) Metal Can and Ceramic 8 pin Mini-DIP and is pin compatible with many existing op amps. See the HA-5177/883 data sheet for military grade parts and LCC package.

Pinouts


HA7-5177 (CERAMIC MINI-DIP) TOP VIEW



HA2-5177 (TO-99 METAL CAN) TOP VIEW



Schematic



Specifications HA-5177

Absolute Maximum Ratings (Note 1)

Voltage Between V+ and V- Terminals 44V Differential Input Voltage ±15V Output Current Short Circuit Protected

Operating Temperature Ranges

HA-5177A/5177-2	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$
HA-5177A/5177-5	$0^{\circ}C \le T_A \le +75^{\circ}C$
Storage Temperature Range	-65°C ≤ TA < +150°C
Maximum Junction Temperature	+175°C

Electrical Specifications V+ = +15V, V- = -15V, Unless Otherwise Specified


PARAMETER		1	HA-5177A		HA-5177			
	TEMP	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS								
Offset Voltage	+25°C	-	10	25	_	20	60	μV
	Full	-	25	60	-	40	100	μV
Average Offset Voltage Drift	Full	-	0.1	0.3	-	0.2	0.6	μV/°C
Bias Current	+25°C	-	1.2	2	-	1.2	6	nA
D. D D	Full	-	2.4	4	-	2.4	8	nA
Bias Current Average Drift	Full	-	8	25	-	15	35	pA/°C
Offset Current	+25°C	-	0.6	2	-	0.6	6	nA
O#10 D.'#	Full		1.0	4	_	1.0	8	nA
Offset Current Average Drift	Full		1.5	25		1.5	50 _	pA/°C
Common Mode Range	Full +25°C	±12		-	±12		_	V
Differential Input Resistance	+25°C] [47	-	-	47		MΩ
Input Noise Voltage 0.1Hz to 10Hz	+2500	l -	0.35	0.6	-	0.35	0.6	μV _{p-p}
Input Noise Voltage Density		i	١				٠	/57
f ₀ = 10Hz	+25°C	_	13	18	-	13	18	nV/√H
$f_0 = 100$ Hz $f_0 = 1000$ Hz	+25°C +25°C	l -	10 8.8	13 11		10 8.8	13 11	nV/√H nV/√H
Input Noise Current 0.1 Hz to 10Hz	+25°C		14	45	_	14	45	
-	1 +25°C	l -	'4	45	_	'4	45	pA _{p-p}
Input Noise Current Density		l	١	١.				
f ₀ = 10Hz	+25°C] [1.1	4	-	7.1	10	pA/√H
$f_0 = 100Hz$ $f_0 = 1000Hz$	+25°C +25°C		0.55 0.32	2.3	_	3.3 1.2	5 2	pA/√H pA/√H
TRANSFER CHARACTERISTICS	1 120 0	<u> </u>	1 0.02	<u> </u>	<u> </u>	<u> </u>	<u> </u>	I Provi
			т	r				
Large Signal Voltage Gain (Note 2)	+25°C	134	150	-	126	150	-	dB
0	Full	126	140	-	120	140	-	dB
Common Mode Rejection Ratio (Note 3)	Full	120	140	-	110	140	-	dB
Closed Loop Bandwidth (A _{VCL} = +1)	+25°C	0.6	2	l	0.6	2	L	MHz
OUTPUT CHARACTERISTICS			т					
Output Voltage Swing $R_L = 600\Omega$	+25°C	±10	±12.5	-	±10	±12.5	-	V.
$R_L = 2K$	+25°C	±12	±13	i -	±12 ±12	±13 ±12.5	1 -	l v
RL = 2K	Full	±12	±12.5	_			_	
Full Power Bandwidth (Note 5)	+25°C	8	10	_	8	10	_	kHz
Output Current (Note 6) Output Resistance	+25°C +25°C	15	20	-	15	20 60	-	mA Ω
TRANSIENT RESPONSE	+2500	L	60		L	60	L	l
	T	·	T			T		T
Rise Time (Note 10)	+25°C	l	310	420	I	310	420	ns
Slew Rate (Note 11)	+25°C	0.5	0.8	-	0.5	0.8	-	V/µs
Settling Time (Notes 7, 8)	+25°C	-	14	-	-	14	-	μs
Overshoot (Note 10)	+25°C		10	40		10	40	%
POWER SUPPLY CHARACTERISTICS								
Supply Current	Full	-	1.2	1.7	-	1.2	1.7	mA
Power Supply Rejection Ratio (Note 9)	Full	110	135	-	110	135	- 1	dB


NOTES:

- Absolute maximum ratings are limiting values, applied individually beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.
- 2. $V_{OUT} = \pm 10V$, $R_L = 2k\Omega$
- 3. $\Delta V_{CM} = \pm 10V$ D.C.
- 4. R_L = 2K


- 5. Full power bandwidth guaranteed based on slew rate measurement using FPBW = $\frac{\text{Slew Rate}}{2\pi V_{\text{PEAK}}}$, $V_{\text{PEAK}} = 10V$.
- 6. $V_{OUT} = \pm 10$.
- 7. Refer to test circuits section of the data sheet.
- 8. Settling time is measured to 0.1% of final value for a 10V output step and $\mbox{A}_{V}=+1.$
- 9. ΔV_{SUPPLY} = ±10V D.C. to ±20V D.C.
- 10. $A_V = 1$, $R_L = 2K$, $V_{OUT} = \pm 200$ mV 11. $A_V = 1$, $R_L = 2K$, $V_{OUT} = 0$ to ± 3 V

SLEW RATE AND TRANSIENT RESPONSE TEST CIRCUIT IN O OUT 2k 50pF







LARGE SIGNAL RESPONSE Vertical Scale: (Volts: 5V/Div.) Horizontal Scale: (Time: 5µs/Div.)





SETTLING TIME CIRCUIT




- A_V = -1
- Feedback and summing resistors should be 0.1% matched.
- Clipping diodes are optional. HP5082-2810 recommended.










10K 100K FREQUENCY (Hz)











CLOSED LOOP GAIN AND PHASE vs. FREQUENCY




Typical Performance Curves $V_S = \pm 15V$, $T_A = +25$ °C


SLEW RATE vs. SUPPLY VOLTAGE




BIAS CURRENT vs. DIFFERENTIAL INPUT VOLTAGE




SUPPLY CURRENT vs. SUPPLY VOLTAGE




OUTPUT VOLTAGE vs. FREQUENCY



OUTPUT VOLTAGE vs. LOAD RESISTANCE $A_V = -1$, $V_{IN} = 100$ Hz, $C_L = 50$ pF




OVERSHOOT vs. LOAD CAPACITANCE




Typical Performance Curves $V_S = \pm 15V$, $T_A = +25$ °C


SMALL SIGNAL BANDWIDTH AND PHASE MARGIN vs. LOAD CAPACITANCE




PEAK-TO-PEAK NOISE 0.1Hz TO 10Hz $A_V = 25,\!000,\,0.22\mu V_{p-p} \; RTI$




OPEN LOOP GAIN vs. TEMPERATURE



OPEN LOOP GAIN vs. SUPPLY VOLTAGE



OUTPUT SHORT CIRCUIT CURRENT vs. TIME



Applications Information


Operation Below ±5V Supply

The HA-5177 performs well down to ±5V supplies.

At $\pm 5V$ supplies there is a slight degradation of slew rate and open loop gain. There is very little change in bias currents and offset voltage.


Offset Adjustment

The following is the recommended V_{IO} adjust configuration:



Input Protection

The HA-5177 input stage has built in back-to-back protection diodes with series current limiting resistors.



The Bias currents will increase when a differential voltage of 0.7 volts is exceeded.

The internal current limiting resistors sufficiently limit current therefore, no external resistors are required.

Refer to the "Bias Current vs. Differential Input Voltage" curve Setting Rp = 20K will give an adjustment range of $\pm 2.6mV$. in the Typical Performance Curves section.

Die Characteristics

Transistor Count		71
Die Dimensions	102 x 71.7 (2590 x 1820)	
Substrate Potential*		V-
Process	. High Frequency I	Bipolar D
Passivation		Silox
Thermal Constants (°C/W)	θ_{ja}	θ_{jc}
Ceramic Mini-DIP, HA7-5177	154	74
Metal Can TO-99, HA2-5177	124	38

The substrate may be left floating (insulating Die Mount) or it may be mounted on a conductor at V- potential.

HARRIS

HA-5190/95

August 1991

Wideband, Fast Settling Operational Amplifier

Features

- Fast Settling Time (0.1%) 70ns
 Very High Slew Rate 200V/ μ s
 Wide Gain-Bandwidth (A $_V \ge 5$) 150MHz
 Power Bandwidth 6.5MHz
 Low Offset Voltage 3mV
 Input Noise Voltage 6nV/ $\sqrt{\text{Hz}}$
- . Monolithic Bipolar D.I. Construction

Description

HA-5190/5195 are monolithic operational amplifiers featuring an ultimate combination of speed, precision, and bandwidth. Employing monolithic bipolar construction coupled with Dielectric Isolation, these devices are capable of delivering an unparalleled 200V/µs slew rate with a settling time of 70ns (0.1%, 5V output step). These truly differential amplifiers are designed to operate at gains ≥ 5 without the need for external compensation. Other oustanding HA-5190/5195 features are 150MHz gain-bandwidth-product and 6.5MHz full power bandwidth. In addition to these dynamic characteristics, these amplifiers also have excellent input characteristics such as 3mV offset voltage and 6.0nV/√Hz input voltage noise at 1kHz.

Applications


- Fast, Precise D/A Converters
- . High Speed Sample-Hold Circuits
- Pulse and Video Amplifiers
- WideBand Amplifiers
- Replace Costly Hybrids

With 200V/µs slew rate and 70ns settling time, these devices make ideal output amplifiers for accurate, high speed D/A converters or the main components in high speed sample/hold circuits. The 5190/5195 are also ideally suited for a variety of pulse and wideband video amplifiers. Please refer to Application Notes 525 and 526 for some of these application designs.

The HA-5190 is specified over the -55°C to +125°C range while the HA-5195 is specified from 0°C to +75°C. The HA-5190/5195 are available in 12 pin Metal Can (TO-8) and 14 pin Ceramic DIP packages. The HA-5195 is also available in SOIC packaging. At temperatures above +75°C a heat sink is required for the HA-5190 (see Note 2 and Application Note 556). For military versions, please request the HA-5190/883 data sheet.

Pinouts TOP VIEWS HA1-5190/5195 (CERAMIC DIP) 14 NC NC 2 13 NC NC 3 12 NC + IN 5 10 001 9 NC HA9P5195 (SOIC) + IN 1 14] IN NC 2 13 NC NC 3 12 NC NC 4 11 NC NC 5 10 NC NC 6 9 V+ HA2-5190/5195 (TO-8 METAL CAN) Case Tied To V-

Schematic



CAUTION: These devices are sensitive to electrostatic discharge, Proper I.C. handling procedures should be followed.

Copyright © Harris Corporation 1991

Specifications HA-5190/5195

Absolute Maximum Ratings (Note 1)

Operating Temperature Ranges

Voltage Between V+ and V- Terminals	35V
Differential Input Voltage	±6V
Output Current	50mA (Peak)
Internal Power Dissipation (Note 2)	870mW (Cerdip);
	1W (TO-8) Free Air

 $\begin{array}{lll} \text{HA-5190-2} & & -55^{\circ}\text{C} \leq \text{T}_{A} \leq +125^{\circ}\text{C} \\ \text{HA-5195-5} & & 0^{\circ}\text{C} \leq \text{T}_{A} \leq +75^{\circ}\text{C} \\ \text{Storage Temperature Range} & & -65^{\circ}\text{C} \leq \text{T}_{A} \leq +150^{\circ}\text{C} \\ \end{array}$

Maximum Junction Temperature (Note 2) +175°C

Electrical Specifications $V_{SUPPLY} = \pm 15V$; $R_L = 200\Omega$, Unless Otherwise Specified.

PARAMETER		HA-5190-2		HA-5195-5				
	TEMP	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS								
Offset Voltage	+25°C	-	3	5	-	3	6	mV
	Full	-	-	10	-	- '	10	mV
Average Offset Voltage Drift	Full	-	20	-	-	20	-	μV/ºC
Bias Current	+25°C	-	5	15	-	5	15	μА
	Full	-	-	20	-	-	20	μA
Offset Current	+25°C	-	1	4	-	1	4	μА
	Full	l -	-	6	-	-	6	μΑ
Input Resistance	+25°C	-	10	-	-	10	-	kΩ
Input Capacitance	+25°C	l	1	-		1	-	pF
Common Mode Range	Full	±5	-	-	±5	-	-	\ \v
Input Noise Current (f = 1kHz, Rg = 0Ω)	+25°C	-	5	-	-	5	-	pA/√H
Input Noise Voltage (f = 1kHz, Rg = 0Ω)	+25°C	<u> </u>	6	L	L	6		nV/√H
TRANSFER CHARACTERISTICS								
Large Signal Voltage Gain (Notes 3)	+25°C	15K	30K	,-	10K	30K	-	V/V
	Full	5K	-	-	5K	-	-	٧/٧
Common Mode Rejection Ratio (Note 4)	Full	74	95	-	74	95	-	dB
Minimum Stable Gain	+25°C	5	-	-	5	-	-	V/V
Gain-Bandwidth-Product (Notes 5 & 6)	+25°C		150		<u> </u>	150		MHz
OUTPUT CHARACTERISTICS								
Output Voltage Swing (Note 3)	Full	±5	±8	_	±5	±8	-	٧
Output Current (Note 3)	+25°C	±25	±30	-	±25	±30	-	mA
Output Resistance	+25°C	-	30	-	- 1	30	ì -	Ω
Full Power Bandwidth (Note 3 & 7)	+25°C	5	6.5	-	5	6.5	-	MHz
TRANSIENT RESPONSE (Note 8)								
Rise Time	+25°C	-	13	18	-	13	18	ns
Overshoot	+25°C	- 1	8	-	- 1	8	۱ -	%
Slew Rate	+25°C	160	200	-	160	200	- 1	V/µs
Settling Time:		l	1			1	!	l .
5V Step to 0.1%	+25°C	-	70	-	-	70	-	ns
5V Step to 0.01%	+25°C	-	100		- 1	100	-	ns
2.5V Step to 0.1%	+25°C	-	50	-	-	50	-	ns
2.5V Step to 0.01%	+25°C	-	80	-	- 1	80	-	ns
POWER SUPPLY CHARACTERISTICS								
Supply Current	Full	-	19	28	l -	19	28	mA
Power Supply Rejection Ratio (Note 9)	Full	70	90	-	70	90	- 1	· dB

NOTES:

- Absolute Maximum Ratings are limiting values applied individually beyond which the serviceability of the circuit may be impaired. Functional operation under any of these conditions is not necessarily implied.
- Recommended heat sinks: For TO-8 Metal Can, Thermalloy #2240A (195A = 27°C/W) or #2268B (195A = 24°C/W). For 14 pin Ceramic DIP: AAVID #5602B (195A = 16°C/W). See Die Characteristics Section for 191A*061c values.
- 3. $R_L = 200\Omega$, $C_L < 10pF$, $V_{OUT} = \pm 5V$.


- 4. $\Delta V_{CM} = \pm 5V$.
- 5. V_{OUT} = 90mV.
- 6. A_V = 10.
- 7. Full power bandwidth guaranteed based on slew rate measurement using FPBW = $\frac{\text{Slew Rate}}{}$

2πV_{PEAK}

- 8. Refer to Test Circuits section of data sheet.
- 9. $\Delta V_{SUPPLY} = \pm 10V$ D.C. to $\pm 20V$ D.C.

Test Circuits


LARGE AND SMALL SIGNAL RESPONSE TEST CIRCUIT*



A_V = 5 * C_L < 10pF


LARGE SIGNAL RESPONSE

Vertical Scale: (Volts: A = 2.0V/Div., B = 4.0/Div.) Horizontal Scale: (Time: 100ns/Div.)




SMALL SIGNAL RESPONSE

Vertical Scale: (Volts: A = 50mV/Div., B = 100mV/Div.) Horizontal Scale: (Time: 100ns/Div.)




SETTLING TIME TEST CIRCUIT




- A_V = -5
- . Load Capacitance should be less than 10pF.
- It is recommended that resistors be carbon composition and that feedback and summing network ratios be matched to 0.1%.
- Settle Point (Summing Node) capacitance should be less than 10pF. For optimum settling time results, it is recommended that the test circuit be constructed directly onto the device pins. A Tektronix 568 Sampling Oscilloscope with S-3A sampling heads is recommended as a settle point monitor.

HA-5190/5195




Typical Performance Curves (Continued)


OUTPUT VOLTAGE SWING vs. LOAD RESISTANCE




SETTLING TIME FOR VARIOUS OUTPUT STEP VOLTAGES




COMMON MODE REJECTION RATIO vs. FREQUENCY



POWER SUPPLY REJECTION RATIO vs. FREQUENCY



POWER SUPPLY CURRENT vs. TEMPERATURE




Applying the HA-5190/5195

- POWER SUPPLY DECOUPLING: Although not absolutely necessary, it is recommended that all power supply lines be decoupled with 0.01 μF ceramic capacitors to ground. Decoupling capacitors should be located as near to the amplifier terminals as possible.
- STABILITY CONSIDERATIONS: HA-5190/5195 is stable at gains > 5. Gains < 5 are covered elsewhere in this data sheet. Feedback resistors should be of carbon composition located as near to the input terminals as possible.
- WIRING CONSIDERATIONS: Video pulse circuits should be built on a ground plane. Minimum point to point connections directly to the amplifier terminals


- should be used. When ground planes cannot be used, good single point grounding techniques should be applied.
- OUTPUT SHORT CIRCUIT: HA-5190/5195 does not have output short circuit protection. Short circuits to ground can be tolerated for approximately 10 seconds. Short circuits to either supply will result in immediate destruction of the device.
- HEAVY CAPACITIVE LOADS: When driving heavy capacitive loads (> 100pF) a small resistor (100Ω) should be connected in series with the output and inside the feedback loop.


Typical Applications (Also see Application Notes 525 and 526)

SUGGESTED COMPENSATION FOR UNITY GAIN STABILITY: NONINVERTING




Vertical Scale: (Volts: 2V/Div.)
Horizontal Scale: (Time: 100ns/Div.)






Vertical Scale: (Volts: 2V/Div.)
Horizontal Scale: (Time: 100ns/Div.)



Vertical Scale: (Volts: 2V/Div.)

INVERTING


INO $1k\Omega$ 200Ω




^{*} Values were determined experimentally for optimum speed and settling time. R1 and C1 should be optimized for each particular application to ensure best overall frequency response.

Typical Applications (Continued)


VIDEO PULSE AMPLIFIER/75 Ω COAXIAL DRIVER




VIDEO PULSE AMPLIFIER COAXIAL LINE DRIVER



FAST DAC OUTPUT BUFFER



Vertical Scale: (Volts: 2V/Div.)
Horizontal Scale: (Time: 50ns/Div.)
B = VOUT C = Digital Input



* Time delay between B and C represents total time delay for 0V to +5V full scale coded change.

Die Characteristics

^{*}The substrate may be left floating (Insulating Die Mount) or it may be mounted on a conductor at V- potential.



HA-5221/22

August 1991

Faaturaa

Low Noise, Wideband **Precision Operational Amplifier**

reatures
Gain Bandwidth Product 100MHz
Unity Gain Bandwidth 35MHz
• High Slew Rate 25V/µs
Low Offset Voltage
High Open Loop Gain128dB
Channel Separation @ 10kHz110dB
• Low Noise Voltage @ 1kHz 3.4nV/ $\sqrt{\text{Hz}}$
High Output Current 56mA
Low Supply Current per Amplifier

Applications

- Precision Test Systems
- Active Filtering
- Small Signal Video
- Accurate Signal Processing
- RF Signal Conditioning

Description

The HA-5221/5222 are single and dual high performance dielectrically isolated, monolithic op amps, featuring precision DC characteristics while providing excellent AC characteristics. Designed for audio, video, and other demanding applications, noise (3.4nV/\/Hz @ 1kHz), total harmonic distortion (<0.005%), and DC errors are kept to a minimum.


The precision performance is shown by low offset voltage (0.3mV), low bias currents (40nA), low offset currents (15nA), and high open loop gain (128dB). The combination of these excellent DC characteristics with the fast settling time (0.4µs) make the HA-5221/5222 ideally suited for precision signal conditioning.

The unique design of the HA-5221/5222 gives them outstanding AC characteristics not normally associated with precision op amps, high unity gain bandwidth (35MHz) and high slew rate (25V/µs). Other key specifications include high CMRR (95dB) and high PSRR (100dB). The combination of these specifications will allow the HA-5221/5222 to be used in RF signal conditioning as well as video amplifiers.


The performance of the HA-5221/5222-9 is guaranteed from -40°C to +85°C, while the HA-5221/5222-5 is quaranteed from 0°C to +75°C. The HA-5221 is available in 8 pin Ceramic Mini-DIP and 8 pin Metal Can (TO-99) and the HA-5222 is available in the 8 pin Ceramic Mini-DIP. For MIL-STD-883C compliant product and Ceramic LCC packaging, consult the HA-5221/5222/883C data sheet.

Pinouts


HA7-5221 (CERAMIC MINI-DIP) TOP VIEW



HA7-5222 (CERAMIC MINI-DIP) TOP VIEW



HA2-5221 (TO-99 METAL CAN) TOP VIEW



Specifications HA-5221/22

Absolute Maximum Ratings (Note 1)	Operating Temperature Ranges
Differential Input Voltage (Note 14) 5V	$\begin{array}{lll} \text{HA-5221/5222-9} & -40^{\circ}\text{C} \leq \text{T}_A \leq +85^{\circ}\text{C} \\ \text{HA-5221/5222-5} & 0^{\circ}\text{C} \leq \text{T}_A \leq +75^{\circ}\text{C} \\ \text{Storage Temperature Range} & -65^{\circ}\text{C} \leq \text{T}_A \leq +150^{\circ}\text{C} \\ \text{Maximum Junction Temperature} & +175^{\circ}\text{C} \\ \end{array}$

Electrical Specifications V+ = 15V, V- = -15V, Unless Otherwise Specified

	1	HA-5221-9 & HA-5222-9		HA-5221-5 & HA-5222-5			l	
PARAMETER	TEMP	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS								
Input Offset Voltage	+25°C	-	0.30	0.75	-	0.30	0.75	mV
	Full] -	0.35	1.5	-	0.35	1.5	mV
Average Offset Voltage Drift	Full	-	0.5	-	-	0.5	-	μV/°C
Input Bias Current	+25°C	-	40	80	-	40	100	nA
	Full	-	70	200	_	70	200	nA
Input Offset Current	+25°C		15	50	-	15	100	nA
	Full	-	30	150	-	30	150	nA
Input Offset Voltage Match	+25°C	-	400	750	-	400	750	μ∨
	Full	_	_	1500	-	-	1500	μ۷
Common Mode Range	+25°C	±12		_	±12	-	_	·v
Differential Input Resistance	+25°C		70	_	_	70	_	kΩ
Input Noise Voltage $f_0 = 0.1$ Hz to 10Hz	+25°C	-	0.25	_	l -	0.25	_	μVр−р
Input Noise Voltage $f_0 = 10$ Hz	+25°C	_	6.2	10		6.2	10	nV/√Hz
Density (Note 2, 15) f ₀ = 100Hz	+25°C	_	3.6	6	l _	3.6	6	nV/√Hz
$f_0 = 1000 \text{Hz}$	+25°C	-	3.4	4.0		3.4	4.0	nV/√Hz
Input Noise Current $f_0 = 10Hz$	+25°C	-	4.7	8.0	l _	4.7	8.0	pA/√Hz
Density (Note 2, 15) $f_0 = 100$ Hz	+25°C	l -	1.8	2.8	_	1.8	2.8	pA/√Hz
$f_0 = 1000 \text{Hz}$	+25°C	-	0.97	1.8	l -	0.97	1.8	pA/√Hz
THD+N (Note 3)	+25°C		<0.005	1.0		<0.005	1.0	βΑ/Υ 112 %
	1 +23-0		1 < 0.003		L	<0.003		70
TRANSFER CHARACTERISTICS								
Large Signal Voltage Gain (Note 4)	+25°C	106	128	-	106	128	-	dB
	Full	100	120	-	100	120	-	dB
Common Mode Rejection Ratio (Note 5)	Full	86	95	-	86	95	-	dB
Unity Gain Bandwidth (-3dB)	+25°C	-	35	_	- 1	35	-	MHz
Gain Bandwidth Product (1kHz to 400kHz)	+25°C		100	_	-	100	_	MHz
Minimum Stable Gain	Full	1 1	-	-	1	-	-	V/V
OUTPUT CHARACTERISTICS			L				L	
Output Voltage Swing $R_{I} = 333\Omega$	Full	±10	T -		±10			V
R _L = 1K	+25°C	±12	±12.5	_	±12	±12.5	_	ĺ
R _L = 1K	Full	±11.5	±12.1	_	±11.5	±12.1	_	ĺ v
Output Current (Note 6)	Full	±30	±56	_	±30	±56	_	mA
Output Resistance	+25°C	±30	10	_	±30	10	_	Ω
		-		_	-	1	_	
Full Power Bandwidth (Note 7)	+25°C	238	398	-	238	398	-	kHz
Channel Separation (Note 8)	+25°C		110		L	110		dB
TRANSIENT RESPONSE (Note 13)								
Slew Rate (Note 9, 15)	Full	15	25	-	15	25	-	V/µs
Rise Time (Note 10, 15)	Full	-	13	20	-	13	20	ns
Overshoot (Note 10, 15)	Full	-	28	50	-	28	50	%
Settling Time (Note 11) 0.1%	+25°C	_	0.4	_	- 1	0.4	_	μS
0.01%	+25°C	-	1.5	-	-	1.5	-	μs
POWER SUPPLY			<u> </u>				L	
PSRR (Note 12)	Full	86	100		86	100		dB

- 1. Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operation under any of these conditions is not necessarily implied.
- 2. Refer to typical performance curve in data sheet.
- 3. AvcL = 10, f_0 = 1kHz, V_0 = 5Vrms, R_L = 600 Ω , 10Hz to 100kHz, Minimum resolution of test equipment is 0.005%.
- 4. V_{OUT} = 0 to ±10V, R_L = 1K, C_L = 50pF.

- 4. VOUT = 0 to 104, N_L = 100.

 5. V_{CM} = ±10V.


 6. V_{OUT} = ±10V.

 7. Full Power Bandwidth is calculated by: FPBW = Slew Rate, V_{PEAK} = 10V. 2π VPEAK
- 8. HA-5222 only, $f_0 = 10kHz$, $R_L = 1K$, $C_L = 50pF$. 9. $V_{OUT} = \pm 2.5V$, $R_L = 1K$, $C_L = 50pF$. 10. $V_{OUT} = \pm 100mV$, $R_L = 1K$, $C_L = 50pF$.

- 11. Settling time is specified for a 10V step and $A_V = -1$.
- 12. $V_S = \pm 10V$ to $\pm 20V$.
- 13. See Test Circuits.
- 14. Input is protected by back-to-back zener diodes. See applications section.
- 15. Guaranteed by characterization.


Test Circuits

TRANSIENT RESPONSE TEST CIRCUIT




LARGE SIGNAL RESPONSE

V_{OUT} = ±2.5V Vertical Scale: 2V/div Horizontal Scale: 200ns/div




SMALL SIGNAL RESPONSE

 $V_{OUT} = \pm 100 \text{mV}$ Vertical Scale: 100 mV/div Horizontal Scale: 200 ns/div



SETTLING TIME TEST CIRCUIT




- A_V = -1
- Feedback and summing resistors must be matched (0.1%).
- HP5082-2810 clipping diodes recommended.
- Tektronix P6201 FET probe used at settling point.

Typical Performance Curves VS = ±15V, TA = 25°C


OPEN LOOP GAIN AND PHASE VS FREQUENCY

 $R_L = 1K$, $C_L = 50pF$




CLOSED LOOP GAIN vs FREQUENCY

 $A_V = +1$, $R_L = 1K$, $C_L = 50pF$




CLOSED LOOP GAIN vs FREQUENCY

 $A_V = -1$, $R_L = 1K$, $C_L = 50pF$




VARIOUS CLOSED LOOP GAINS vs FREQUENCY

 $R_L = 1K, C_L = 50pF$





CMRR vs FREQUENCY


 $A_V = +1, R_L = 1K$



PSRR vs FREQUENCY $A_V = +1, R_L = 1K$









Typical Performance Curves VS = ±15V, TA = 25°C


BANDWIDTH AND PHASE MARGIN vs LOAD CAPACITANCE






0.1Hz TO 10Hz NOISE


Vertical Scale: 1mV/div Horizontal Scale: 1 S/div $A_V = +25,000 (0.168 \mu Vp-p RTI)$





0.1Hz TO 1Hz 1MHz


Vertical Scale: 10mV/div Horizontal Scale: 1 S/div $A_V = +25,000 (1.5 \mu Vp - p RTI)$
















SUPPLY CURRENT/AMPLIFIER vs TEMPERATURE



CHANNEL SEPARATION vs FREQUENCY (HA-5222 only)




Applications Information

Operation at Various Supply Voltages

The HA-5221/5222 operates over a wide range of supply voltages with little variation in performance. The supplies may be varied from ±5 volts to ±15 volts. See typical performance curves for variations in supply current, slew rate and output voltage swing.

Offset Adjustment

The following diagram shows the offset voltage adjustment configuration for the HA-5221. By moving the potentiometer wiper towards pin 8 (+BAL), the op amps output voltage will increase; towards pin 1 (-BAL) decreases the output voltage.



A $20k\Omega$ trim pot will allow an offset voltage adjustment of about 10mV.

Capacitive Loading Considerations


When driving capacitive loads >80pF, a small resistor, 50 to 100Ω , should be connected in series with the output and inside the feedback loop.

Saturation Recovery

When an op amp is over driven, output devices can saturate and sometimes take a long time to recover. By clamping the input, output saturation can be avoided. If output saturation can not be avoided, the maximum recovery time when overdriven into the positive rail is 10.6µs. When driven into the negative rail the maximum recovery time is 3.8µs.

Input Protection

The HA-5221/5222 has built in back-to-back protection diodes which limit the maximum allowable differential input voltage to approximately 5 volts. If the HA-5221/5222 will be used in circuits where the maximum differential voltage may be exceeded, then current limiting resistors must be used. The input current should be limited to a maximum of 10mA.



PC Board Layout Guidelines

When designing with the HA-5221 or the HA-5222, good high frequency (RF) techniques should be used when building a p.c. board. Use of ground plane is recommended. Power supply decoupling is very important. A 0.01 μ f to 0.1 μ f high quality ceramic capacitor at each power supply pin with a 2.2 μ f to 10 μ f tantalum close by will provide excellent decoupling. Chip capacitors produce the best results due to ease of placement next to the op amp and basically no lead inductance. If leaded capacitors are used, the leads should be kept as short as possible to minimize lead inductance.

Die Characteristics

Transistor Count HA-5221HA-5222		
Die Dimensions		
HA-5221 94	x 72 x	19mils
(2400 x 1	840 x	480µm)
HA-5222 185	x 78 x	19mils
(4690 x 1	980 x	480µm)
Substrate Potential*		V-
Process High Frequer	icy, Bip	olar, DI
Passivation		Silox
Thermal Constants (OC/W)	θ_{ja}	θ_{jc}
HA2-5221	163	36
HA7-5221	152	76
HA7-5222	134	59

*The substrate may be left floating (Insulating Die Mount) or it may be on a conductor at V- potential.



PRELIMINARY

August 1991

HA-5232 HA-5234

Low Cost Precision Operational Amplifiers

Features

Low Offset Voltage	300μV (Max)
Low Offset Drift	2μV/°C
Low Supply Current	<1mA/Amp

. High Gain, CMRR and PSRR

Applications

- Audio Amplifiers
- Low Impedance Sensors
- Universal Active Filters
- Process Control Equipment

Description

The HA-5232 and HA-5234 are dual and quad precision bipolar-input op amps. They are intended for use in multichannel data acquisition systems where moderate-to-high level of accuracy is required. This relatively high level of accuracy is maintained across temperature with an Average Offset Drift of 2µV/OC for the high grade parts.

The HA-5232 and HA-5234 were designed to offer a solution between the lower performance parts like the HA-4741 or CA324 and the higher priced precision multiple op amps like the OP-400. These parts will allow the designer to get a relatively high level of precision in his transducer preamp without having to worry about offset trimming.


Large volume applications will be in process control and environment monitoring where many low impedance sensors such as thermocouples, thermistors, strain gauges, and pressure transducers are used to assess the state of the system. Other systems with similar requirements include mainframe computers, aircraft, and semiconductor fab and test equipment.

The HA-5232 and HA-5234 are available in commercial and industrial temperature ranges, and a choice of packages. See the "Ordering Information" section below for more information.


For military grade product, refer to the HA-5232/883 and HA-5234/883 data sheet.

Pinouts


HA9P5232 (8 PIN SOIC) HA3-5232 (8 PIN PLASTIC DIP) TOP VIEW



HA3-5234 (14 PIN PLASTIC DIP)




HA9P5234 (16 PIN SOIC) TOP VIEW



The functional pinouts will comply to the JEDEC standards for dual and quad op amps as shown above.

Ordering Information

PART NUMBER	TEMPERATURE RANGE	PACKAGE
HA3-5232-5/A-5	0°C to +70°C	8 Pin Plastic DIP
HA9P5232-5/A-5	0°C to +70°C	8 Pin SOIC
HA3-5234-5/A-5	0°C to +70°C	14 Pin Plastic DIP
HA9P5234-5/A-5	0°C to +70°C	16 Pin SOIC
HA3-5232-9/A-9	-40°C to +85°C	8 Pin Plastic DIP
HA9P5232-9/A-9	-40°C to +85°C	8 Pin SOIC
HA3-5234-9/A-9	-40°C to +85°C	14 Pin Plastic DIP
HA9P5234-9/A-9	-40°C to +85°C	16 Pin SOIC



Specifications HA-5232 HA-5234

Absolute Maximum Ratings

Operating Temperature Ranges

Voltage Between V+ and V	36V
Common Mode Voltage	VSUPPLY
Differential Input Voltage	
Output Current Short Circuit	

 $\begin{array}{lll} \text{HA}-5232-5, \text{HA}-5234-5 & & \text{O}^{\circ}\text{C} \leq \text{T}_{A} \leq +75^{\circ}\text{C} \\ \text{HA}-5232-9, \text{HA}-5234-9 & & -40^{\circ}\text{C} \leq \text{T}_{A} \leq +85^{\circ}\text{C} \\ \text{Storage Temperature Range} & & -65^{\circ}\text{C} \leq \text{T}_{A} \leq +150^{\circ}\text{C} \\ \text{Maximum Junction Temperature} & & & +175^{\circ}\text{C} \\ \end{array}$

Electrical Specifications $V_{SUPPLY} = \pm 15V$, $R_L = 100k\Omega$, $C_L = 20pF$ Unless Otherwise Specified

			HA-5232A-5 or A-9 HA-5234A-5 or A-9		HA-5232-5 or -9 HA-5234-5 or -9				
Р	ARAMETER	TEMP	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Offset Voltage		+25°C	-	100	200		100	500	μV
		Full	-	_	300	-	-	725	μV
Average Offset	Drift	Full	-	-	2	-	-	5	μV/ ^O C
Input Bias Curre	ent	+25°C	-	-	5	-	-	10	nA
		Full	-	-	10	-	-	15	nA
Input Offset Cur	rrent	+25°C	-	-	3.5	-	-	10	nA
		Full	-	-	6	-	-	15	nA
Common Mode	Range	Full	12	-	-	12	-	-	٧
CMRR (Note 1)		+25°C	110 '	_	-	100	-	-	dB
		Full	105	-	-	100	-	-	dB
Input Capacitar	ice	+25°C	-	3	-	-	3	-	pF
Input Noise Vol	Input Noise Voltage 0.1Hz - 10Hz		-	0.5	-	-	0.5	-	μV _{p-p}
	f _O = 1kHz	+25°C	-	11	-	-	11	_	nV/√Hz
Input Noise Cur	rent 0.1Hz - 10Hz	+25°C	-	15	-	-	15	-	pA _{p-p}
	f _O = 1kHz	+25°C	-	0.4	-	-	0.4	-	pA/√Hz
Large Signal Ga	ain (Note 2)	+25°C	1000	-	-	250	-	-	KV/V
		Full	1000	-	-	250	-	-	KV/V
Unity Gain Ban	dwidth	+25°C	-	0.5	-	-	0.5	-	MHz
Minimum Stable	e Gain	Full	1	-	-	1	-	-	V/V
Output Swing (Note 2)	+25°C	12	-	-	12	-	-	V
		Full	12	-	-	12	-	-	٧
Short Circuit Cu	ırrent	Full	-	-	50	-	-	50	mA
Slew Rate (Note	e 3)	+25°C	-	0.15	-	-	0.15	-	V/µs
PSRR (Note 4)		+25°C	105	-	-	100	-	-	dB
		Full	100	-	-	100	-	-	dB
Icc	HA-5232	+25°C	-	-	1.45	-	-	1.45	mA
		Full	-	-	1.55	-	-	1.55	mA
	HA-5234	+25°C	T -	-	2.9	-	-	2.9	mA
		Full	-	-	3.1	-	-	3.1	mA

NOTES:

^{1.} $V_{CM} = \pm 10V$

^{2.} $R_L = 2K$

^{3.} $R_L = 2K$, $C_L = 100pF$, $V_{OUT} = \pm 10V$, $A_V = +1$

^{4.} $|V_S| = 3V$ to 18V



PRELIMINARY

August 1991

HA-7712 HA-7713

Low Power Precision BiMOS **Operational Amplifiers**

Features • Low Power: HA-7712 150μΑ ΗΑ-7713 15μΑ B Grade 500μV Wide Operating Voltage Range...... 4V to 16V Low Input Bias Current • Common Mode Range Includes the Negative Rail

• High Input Impedance 10¹²

Output Voltage Swing to ±100mV of Supplies

- . High Gain, CMRR and PSRR

Applications

- Portable Instruments
- Telephone Headsets
- Hearing Aid/Microphone Amplifiers
- Medical Instrumentation
- Meter Amplifiers
- High Performance Buffers
- Hand-Held Instrumentation

Description

The HA-7712/13 are monolithic single operational amplifiers which use Harris' new BiMOS process. They offer precision performance and low power consumption, with quiescent currents of 150µA for the HA-7712 and 15µA for the HA-7713. These op amps have an input offset voltage of less than 250 µV, an input offset current below 10pA, and an open-loop gain of 115dB.

The HA-7712/13 will operate at supply voltages ranging from ±2V to ±8V. The wide common mode voltage range. which includes the negative supply, allows for amplification of signals including ground in a single supply application.


The HA-7712/13 are available in commercial and industrial temperature ranges. The high performance and low power consumption make the HA-7712/13 ideal for industrial applications.

Pinouts

OUTLINE DRAWING OUTLINE DRAWING OUTLINE DRAWING 8-PIN MINIDIP 8-PIN SOIC 8-PIN TO-99 TOP VIEW TOP VIEW TOP VIEW NC 8 NC OFFSET 1 8 NC OFFSET 1 OFFSET(1 - IN 2 7 V+ - IN 2 OUTPUT 6 ООТРОТ 6 OUTPUT + IN 3 OFFSET 5 OFFSET 5 OFFSET

3-481

Block Diagram



Detailed Description

Overview

The HA-7712/13 BiMOS op amps are pin compatible with the ICL-7611 CMOS op amp, however pin 8 on the HA-7712/13 is not connected (pin 8 on the ICL-7611 is the IQ set pin , which is not required for the HA-7712/13). The HA-7712 has a quiescent current of 150μA, and the HA-7713 has a quiescent current of 15μA.

These op amps operate with supply voltages of $\pm 2V$ to $\pm 8V$. They have very low offset voltages: $250\mu V$ for the A grade and $500\mu V$ for the B grade. The HA-7712/13 op amps offer high open-loop gain, CMRR, PSRR, slew rate and unity-gain bandwidth. They also have excellent noise performance due to p-channel inputs and NPN loads. The common mode voltage range of the HA-7712/13 op amps include the negative supply rail which allows for amplication of signals including ground in a single supply application.

Static Protection

All devices are static protected by the use of input protection diodes. However, strong static fields should be avoided, as it is possible for the strong fields to cause degraded diode junction characteristics, which may result in increased input leakage currents.

Latchup Avoidance

Junction-isolated BiMOS circuits employ configurations which produce a parasitic 4-layer (p-n-p-n) structure. The 4-layer structure has characteristics similar to an SCR and under certain circumstances may be triggered into a low impedance state resulting in excessive supply current. To

avoid this condition, no voltage greater than 0.3V beyond the supply rails may be applied to any pin. In general, the op amp supplies must be established simultaneously with, or before any input signals are applied. If this is not possible, the drive circuits must limit input current flow to 2mA to prevent latchup.

Output Stage and Load Driving Considerations

The HA-7712/13 op amps consist of three gain stages: input stage, intermediate stage and output stage. The quiescent current flows primarily in the intermediate and output stages. The intermediate stage is for level shifting and the output stage consists of a common source p-channel device for sourcing current and a common emitter NPN for sinking current. The outputs swing to almost the supply rails for output loads of $1 M \Omega$ for the HA-7713 and $100 k \Omega$ for the HA-7712. The gain of the op amp is directly proportional to the load impedance.

Input Offset Nulling

Offset nulling may be achieved by connecting a $20k\Omega$ pot between the OFFSET terminals with the wiper connected to V-. If offset nulling is not required, the OFFSET terminals should be left open.

Frequency Compensation

The HA-7712/13 are internally compensated and are stable for closed loop gains as low as unity with capacitive loads up to 100pF.

Specifications HA-7712 HA-7713

Absolute Maximum Ratings	
$ \begin{array}{llllllllllllllllllllllllllllllllllll$	Storage Temperature Range
Plastic Package	
SOIC Package 200mW	
TO 00	

Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Electrical Specifications Test Conditions: V+ = +5V, V- = -5V, $T_A = +25^{\circ}C$ Unless Otherwise Specified.

		1	НА	-7712/13	за	НА	-7712/13	3B	
PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Input Offset Voltage	vos	$HA-7712 R_L = 100 kΩ$ $HA-7713 R_L = 1 MΩ$							
		T _A = +25°C	-	-	250	-	-	500	μV
		$0^{\circ}C \le T_{A} \le +70^{\circ}C$	-	-	350	-	-	650	μV
		$-40^{\circ}\text{C} \le \text{T}_{A} \le +85^{\circ}\text{C}$	-	-	400	-	-	700	μV
Average Temperature Coefficient of Input Offset Voltage	ΔV _{OS} /ΔΤ	$HA-7712 R_L = 100kΩ$ $HA-7713 R_L = 1 MΩ$	-	2	-	1	2	-	μV/ ^O C
Change in Input Offset With Time (Note 3)	ΔV _{OS} /Δt	$HA-7712 R_L = 100kΩ$ $HA-7713 R_L = 1MΩ$	-	2	-	1	2	-	μV/month
Input Offset Current	los	$T_A = +25^{\circ}C$	-	-	10	_	-	10	ρA
l (-) - I(+) (Note 1)		$0^{\circ}C \le T_{A} \le +70^{\circ}C$	-	-	25	-	-	25	pΑ
		$-40^{\circ}C \le T_{A} \le +85^{\circ}C$		-	40	-	-	40	Aq
Input Bias Current	IBIAS	$T_A = +25^{\circ}C$	-	-	20	-	-	20	pΑ
I(+) , I(-) (Note 1)		$0^{\circ}C \le T_{A} \le +70^{\circ}C$	-	1	50	-	1	50	Aq
		-40°C < T _A < +85°C	-	1	80	-	1	80	pA
Output Voltage Swing	Vout	$HA-7712 R_L = 100 kΩ$ $HA-7713 R_L = 1 MΩ$							l I
		$T_A = +25^{\circ}C$	±4.95	-	-	±4.95		-	V
		$T_{MIN} \le T_A \le T_{MAX}$	±4.9		-	±4.9		-	V
Input Resistance	R _{IN}		-	1012			10 ¹²	-	Ω
Large Signal Voltage Gain	AVOL	$HA-7712 R_L = 100kΩ$ $HA-7713 R_L = 1MΩ$							
		$T_A = +25^{\circ}C$	108	115	-	100	110	-	dB
		$0^{\circ}C \le T_{A} \le +70^{\circ}C$	103	-	-	95	-	-	dB
		$-40^{\circ}C \le T_{A} \le +85^{\circ}C$	98	-	-	90	-	-	dB
Unity Gain Bandwidth	GBW	$HA-7712 R_L = 100 kΩ$	-	1000	-	-	1000	_	kHz
		$HA-7713 R_{L} = 1M\Omega$	-	120	-	-	120	-	kHz

Specifications HA-7712 HA-7713

Electrical Specifications (Continued) Test Conditions: V+ = +5V, V- = -5V, TA = +25°C, Unless Otherwise Specified.

			HA-7712/13A		HA-7712/13B			1	
PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Common Mode Voltage Range	CMVR	HA-7712 R _L = 100kΩ HA-7713 R _L = 1MΩ	-5	-	4	-5	-	4	٧
Common Mode	CMRR	HA-7712 R _L = 100kΩ	90	105	-	80	100	-	dB
Rejection Ratio		$HA-7713R_L = 1M\Omega$	90	105	-	80	100	-	dB
Power Supply	PSRR	HA-7712 R _L = 100kΩ	90	105	-	80	100	-	dB
Rejection Ratio		$HA-7713R_L = 1M\Omega$	90	105	-	80	100	-	dB
Positive Short Circuit	+losc	HA-7712	-	25	-	-	25	-	mA
Ouput Current		HA-7713	-	10	-	-	10	-	mA
Negative Short Circuit	-losc	HA-7712	-	25	-	-	25	-	mA
Ouput Current	1	HA-7713	-	10	-	-	10	-	mA
Input	eN	$R_S = 100\Omega$, $f = 1kHz$							
Noise Voltage		$HA-7712 R_L = 100 kΩ$	-	30	-	-	30	-	nV/√Hz
		$HA-7713R_L = 1M\Omega$	-	60	-	-	60	-	nV/√Hz
Input Noise Current	IN	$R_S = 100\Omega$, $f = 10$ kHz	_	0.001	-	-	0.001	-	pA/√Hz
Slew Rate	SR	$HA-7712 R_L = 100kΩ$	-	0.45	-	-	0.45	-	V/µs
		$HA-7713R_L = 1M\Omega$	-	0.04	-	-	0.04	-	V/µs
Rise Time	t _R	$HA-7712 R_L = 100kΩ$	-	0.35	-	-	0.35	-	μs
		$HA-7713R_L = 1M\Omega$	-	2.5	-	-	2.5	-	μs
Over Shoot		HA-7712 R _L = 100kΩ	-	7	-	-	7	-	%
		$HA-7713R_L = 1M\Omega$	-	17	-	-	17	-	%
Operating Supply Range	V+ to V-		4	-	16	4	-	16	٧
Supply Current	ls	$HA-7712 R_L = 100kΩ$	-	150	200	-	150	200	μА
		$HA-7713R_L = 1M\Omega$	-	15	30	-	15	30	μА

NOTES:

Parameter guaranteed by design and characterization, and is not production tested.
 Vos vs time over extended periods after the first 24 hours of operation.

Ordering Information

PART	TEMPERATURE RANGE	PACKAGE
HA3-7712A-5	0°C to +70°C	8-Pin Plastic DIP
HA3-7712B-5		8-Pin Plastic DIP
HA9P7712B-5		8-Pin SOIC
HA2-7712A-5		8-Pin TO-99
HA2-7712B-5		8-Pin TO-99
HA3-7712A-9	-40°C to +85°C	8-Pin Plastic DIP
HA3-7712B-9		8-Pin Plastic DIP
HA9P7712B-9		8-Pin SOIC
HA2-7712A-9		8-Pin TO-99
HA2-7712B-9		8-Pin TO-99

PART	TEMPERATURE RANGE	PACKAGE
HA3-7713A-5	0°C to +70°C	8-Pin Plastic DIP
HA3-7713B-5		8-Pin Plastic DIP
HA9P7713B-5		8-Pin SOIC
HA2-7713A-5		8-Pin TO-99
HA2-7713B-5		8-Pin TO-99
HA3-7713A-9	-40°C to +85°C	8-Pin Plastic DIP
HA3-7713B-9		8-Pin Plastic DIP
HA9P7713B-9		8-Pin SOIC
HA2-7713A-9		8-Pin TO-99
HA2-7713B-9		8-Pin TO-99

^{2.} Typical values are guaranteed by design and characterization, and are not production tested.



HFA-0001

August 1991

Ultra High Slew Rate Operational Amplifier

Features

 Unity Gain Bandwidth 	350MHz
 Full Power Bandwidth 	53MHz
High Slew Rate	1000V/μs
High Output Drive	+50mA

Monolithic Construction

Applications

- RF/IF Processors
- Video Amplifiers
- . High Speed Cable Drivers
- Pulse Amplifiers
- High Speed Communications
- Fast Data Acquisition Systems


Description

The HFA-0001 is an all bipolar op amp featuring high slew rate (1000V/ μs), and high unity gain bandwidth (350MHz). These features combined with fast settling time (25ns) make this product very useful in high speed data acquisition systems as well as RF, video, and pulse amplifier designs. Other outstanding characteristics include low bias currents (15μA), low offset current (18μA), and low offset voltage (6mV).


The HFA-0001 offers high performance at low cost. It can replace hybrids and RF transistor amplifiers, simplifying designs while providing increased reliability due to monolithic construction. To enhance the ease of design, the HFA-0001 has a $500\,\pm20\%$ resistor connected from the output of the op amp to a separate pin. This can be used when driving 50Ω strip line, microstrip, or coax cable.

The performance of the HFA-0001-9 is guaranteed from -40°C to +85°C, while the HFA-0001-5 is guaranteed from 0°C to +75°C. The HFA-0001 is available in 16 pin SOIC, 8 pin Plastic Mini-Dip and 14 pin Sidebraze packages. For MIL-STD-883 compliant product and Ceramic LCC package consult the HFA-0001/883 datasheet.


Pinouts




HFA1-0001-5/-9 (CERAMIC SIDEBRAZE DIP)



HFA9P0001-5 (WIDE BODY SOIC) TOP VIEW



Simplified Schematic



CAUTION: These devices are sensitive to electrostatic discharge. Proper I.C. handling procedures should be followed. Copyright © Harris Corporation 1991

Specifications HFA-0001

Absolute Maximum Ratings (Note 1) Operating Temperature Range Voltage Between V+ and V− Terminals 12V Differential Input Voltage 5V Common Mode Input Voltage ±4V Output Current 60mA Maximum Junction Temperature -65°C ≤ TA ≤ +15°C Maximum Junction Temperature +175°C

Electrical Specifications V+ = +5V, V- = -5V, Unless Otherwise Specified

			HFA-0001-9		HFA-0001-5				
PARAI	METER	TEMP	MIN	ТҮР	MAX	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTIC	S								
Offset Voltage		+25°C	-	6	30	-	6	30	mV
		High	-	4.5	30	-	4.5	30	mV
		Low	-	12.5	50	-	12.5	35	mV
Average Offset Voltage Dr	ift	High	_	50	-	-	50	-	μ V/ ºC
		Low	-	100	-	-	100	-	μV/°C
Bias Current	,	+25°C	-	15	100	-	15	100	μА
		Full	-	20	100	-	20	100	μА
Offset Current		+25°C	-	18	50	-	18	50	μА
		Full	-	22	50	-	22	50	μА
Common Mode Range		+25°C	±3	- 1	-	±3	-	-	V
Differential Input Resistan	ce	+25°C	-	10	-	۱ -	10	-	ΚΩ
Input Capacitance		+25°C	-	2	-	-	2	-	pF
Input Noise Voltage	0.1 Hz to 10Hz	+25°C	-	3.5	-	-	3.5	-	μVrms
	10Hz to 1MHz	+25°C	-	6.7	-] -	6.7	-	μVrms
Input Noise Voltage	$f_0 = 10Hz$	+25°C	٠-	640	-	-	640	-	nV/√F
	f ₀ = 100Hz	+25°C	-	170	-		170	-	nV/√F
	f ₀ = 1000Hz	+25°C	-	43	-	-	43	-	nV/√F
Input Noise Current	f ₀ = 10Hz	+25°C	-	2.35	-	-	2.35	-	nA√√F
	$f_0 = 100Hz$	+25°C	-	0.57	-	-	0.57	-	nA/√F
	$f_0 = 1000Hz$	+25°C	-	0.16	-	-	0.16	-	nA/√F
TRANSFER CHARACTER	RISTICS				***********				
Large Signal Voltage Gair	(Note 2)	+25°C	150	200	-	150	200	-	V/V
		High	150	170	-	100	170	-	V/V
		Low	150	220	-	150	220	-	V/V
Common Mode Rejection	Ratio (Note 3)	+25°C	45	47	-	42	47	-	dB
		High	40	45	-	40	45	-	dB
		Low	45	48	-	42	48	-	dB
Unity Gain Bandwidth		+25°C	-	350	-	-	350	-	MHz
Minimum Stable Gain		Full	1	-	_	1	_		V/V
OUTPUT CHARACTERIS	TICS								
Output Voltage Swing	$R_L = 100\Omega$	+25°C	-	±3.5	-	T -	±3.5	-	٧
	$R_L = 1k$	+25°C	±3.5	±3.7	-	±3.5	±3.7	-	ν
		High	±3.0	±3.6	-	±3.0	±3.6	-	V
		Low	±3.5	±3.7	-	±3.5	±3.7	-	V
Full Power Bandwidth (Note 5)		+25°C	-	53	-	-	53	-	MHz
Output Resistance, Open	Loop	+25°C	-	3	-	-	3	-	Ω
Output Current		Full	±30	±50	-	±30	±50	_	mA

Specifications HFA-0001

Electrical Specifications (Continued) V+ = +5V, V- = -5V, Unless Otherwise Specified

			HFA-0001-9		HFA-0001-5				
PARAMETER		TEMP	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
TRANSIENT RESPONSE									
Rise Time (Note 4, 6)		+25°C	-	480	-	-	480	-	ps
Slew Rate (Note 4, 7)	$R_L = 1K$	+25°C	-	1000	-	-	1000	-	V/µs
	$R_L = 100\Omega$	+25°C	-	875	-	-	875	-	V/µs
Settling Time (3V Step)	0.1%	+25°C	-	25	-	-	25	-	ns
Overshoot (Note 4, 6)		+25°C	-	36	-	-	36	-	%
POWER SUPPLY CHARAC	TERISTICS								
Supply Current		Full	-	65	75	-	65	75	mA
Power Supply Rejection Ra	tio (Note 8)	+25°C	40	42	-	37	42	-	dΒ
		High	35	41	-	35	41	-	dB
		Low	40	42	-	37	42	-	dB

NOTES:


- 1. Absolute maximum ratings are limiting values, applied individually, 5. Full Power Bandwidth is calculated by equation: beyond which the serviceability of the circuit may be impaired. Functional operation under any of these conditions is not necessarily implied.
- 2. $V_{OUT} = 0$ to $\pm 2V$, $R_L = 1K$
- 3. $\Delta V_{CM} = \pm 2V$
- 4. $R_1 = 100\Omega$

$$FPBW = \frac{Slew Rate}{2\pi Vpeak}, Vpeak = 3.0V$$

- 6. VOUT = ±200mV, AV = +1
- 7. $V_{OUT} = \pm 3V$, $A_V = +1$
- 8. $\Delta V_S = \pm 4V$ to $\pm 6V$


Test Circuits

LARGE SIGNAL RESPONSE TEST CIRCUIT




LARGE SIGNAL RESPONSE

 $V_{OUT} = 0$ to 3V




SMALL SIGNAL RESPONSE TEST CIRCUIT



SMALL SIGNAL RESPONSE

 $V_{OUT} = 0$ to 200mV


Vertical Scale: 100mV/Div. Horizontal Scale: 2ns/Div.



NOTE: Initial step in output is due to fixture feedthrough


Test Circuits (Continued)

SETTLING TIME SCHEMATIC



PROPAGATION DELAY


Vertical Scale: 500mV/Div. Horizontal Scale: 2ns/Div. $A_V = +1, \, R_L = 100\Omega, \, V_{OUT} = 0 \,\, \text{to} \,\, 3V$




NOTE: Test Fixture delay of 450ps is included

Typical Performance Curves VS = ±5V, TA = +25°C, Unless Otherwise Specified


OPEN LOOP GAIN AND PHASE VS FREQUENCY




CLOSED LOOP GAIN VS FREQUENCY




CLOSED LOOP GAIN vs FREQUENCY





CLOSED LOOP GAIN vs FREQUENCY





HFA-0001




















HFA-0001


Typical Performance Curves (Continued) $V_S = \pm 5V$, $T_A = +25$ °C, Unless Otherwise Specified








TEMPERATURE (°C)































Typical Performance Curves (Continued) VS = ±5V, TA = +25°C, Unless Otherwise Specified

INPUT VOLTAGE NOISE 0.1Hz to 10Hz A_V = 50, Noise Voltage = 1.605μV_{rms} (RTI) Noise Voltage = 10.12μVp-p



INPUT NOISE VOLTAGE 10Hz to 1MHz A_V = 50, Noise Voltage = 5.36μV_{rms} (RTI) Noise Voltage = 29.88μV_P-p



Applications Information


Offset Adjustment

When applications require the offset voltage to be as low as possible, the figure below shows two possible schemes for adjusting offset voltage.

Adjustment Range $\simeq \pm V$ R₁

FIGURE 1. INVERTING GAIN

For a voltage follower application, use the circuit in Figure 2 without R2 and with Ri shorted. R1 should be $1M\Omega$ to $10M\Omega$, the adjustment resistors will cause only a very small gain error.



Adjustment Range $\simeq \pm V$ $\frac{R_2}{R_1}$ $\frac{R_2}{R_1}$ $\frac{R_1}{R_1 + R_2}$

FIGURE 2. NON-INVERTING GAIN


PC Board Layout Guidelines

When designing with the HFA-0001, good high frequency (RF) techniques should be used when making a PC board. A massive ground plane should be used to maintain a low impedance ground. Proper shielding and use of short interconnection leads are also yerv important.

To achieve maximum high frequency performance, the use of low impedance transmission lines with impedance matching is recommended: 50Ω lines are common in communications and 75Ω lines in video systems. Impedance matching is important to minimize reflected energy therefore minimizing transmitted signal distortion. This is accomplished by using a series matching resistor (50Ω or 75Ω), matched transmission line (50Ω or 75Ω), and a matched terminating resistor, as shown in the figure below. Note that there will be a 6dB loss from input to output. The HFA-0001 has an integral 50Ω ±20% resistor connected to the op amps output with the other end of the resistor pinned out. This 50Ω resistor can be used as the series resistor instead of an external resistor.

Applications Information (Continued)

PC board traces can be made to look like a 50Ω or 75Ω transmission line, called microstrip. Microstrip is a PC board trace with a ground plane directly beneath, on the opposite side of the board, as shown below.



When manufacturing pc boards, the trace width can be calculated based on a number of variables. The following equation is reasonably accurate for calculating the proper trace width for a 50Ω transmission line.

$$Z_0 = \ \, \frac{87}{\sqrt{E_r + 1.41}} \quad \text{In} \ \, \left(\frac{5.98h}{0.8\,w + t}\right) \Omega$$

Power supply decoupling is essential for high frequency op amps. A 0.01 μ f high quality ceramic capacitor at each supply pin in parallel with a 1 μ f tantalum capacitor will provide excellent decoupling as shown in Figure 3. Chip capacitors produce the best results due to ease of placement next to the op amp and they have negligible lead inductance. If leaded capacitors are used, the leads should be kept as short as possible to minimize lead inductance. The figures below illustrate two different decoupling schemes. Figure 4 improves the PSRR because the resistor and capacitors create low pass filters. Note that the supply current will create a voltage drop across the resistor.

Saturation Recovery

When an op amp is over driven output devices can saturate and sometimes take a long time to recover. By clamping the


> 1.0μF 0.01μF 0.01μF 1.0μF

FIGURE 3. POWER SUPPLY DECOUPLING

input to safe levels, output saturation can be avoided. If output saturation cannot be avoided, the recovery time from 25% over-drive is 20ns and 30ns from 50% over-drive.

Thermal Management

The HFA-0001 can sink and source a large amount of current making it very useful in many applications. Care must be taken not to exceed the power handling capability of the part to insure proper performance and maintain high reliability. The following graph shows the maximum power handling capability of the HFA-0001 without exceeding the maximum allowable junction temperature of 175°C. The curves also show the improved power handling capability when heatsinks are used based on AVVID heatsink #5801B for the 8 pin Plastic DIP and IERC heatsink #PEP50AB for the 14 pin Sidebraze DIP. These curves are based on natural convection. Forced air will greatly improve the power dissipation capabilities of a heatsink.



Thermal Constants (°C/W)	θ_{ja}	θ_{jc}
HFA1-0001-5/-9	75	13
HFA3-0001-5	98	36
HFA9P-0001-5/-9	96	27




FIGURE 4. IMPROVED DECOUPLING/CURRENT LIMITING



HFA-0002

Low Noise Wideband Operational Amplifier

August 1991

<i>Features</i>	
Wide Gain Bandwidth Product	1GHz
High Slew Rate	250V/μs
High Open Loop Gain	105V/mV
Low Offset Voltage	0.6mV
Low Power Consumption	143mW
Low Input Voltage Noise @ 1KHz	2.7nV/√ Hz
Monolithic Construction	

Applications

- RF/IF Processors
- Video Amplifiers
- Radar Systems
- Pulse Amplifiers
- High Speed Communications
- Fast Data Acquisition Systems

Description


The HFA-0002 is a very wideband, high slew rate, op amp, featuring precision DC characteristics. Stable in gains of 10 or greater this all bipolar op amp offers a combination of AC and DC performance never seen before in monolithic form.

The high gain bandwidth product (1GHz) and high slew rate (250V/ μ s) make this op amp ideal for use in video and RF circuits. The low offset voltage (0.6mV), low bias current (0.23 μ A), and low voltage noise (2.7nV/ $\sqrt{\rm Hz}$) specifications combined with the excellent AC characteristics make this op amp ideal for high speed data acquisition systems with high accuracy.


The HFA-0002-9 operates over the -40°C to +85°C temperature range, while the HFA-0002-5 operates over 0°C to +75°C. The HFA-0002 is available in 8 pin SOIC, 8 pin Ceramic Sidebraze DIP, 8 pin Plastic DIP, and 8 pin TO-99 Metal Can packages. For MIL-STD-883 compliant product and Ceramic LCC package consult the HFA-0002/883 datasheet.

Pinouts


HFA9P0002-5/-9 (SOIC) HFA7-0002-5/-9 (CERAMIC SIDEBRAZE DIP) HFA3-0002-5/-9 (PLASTIC MINI-DIP) TOP VIEW



HFA2-0002-5/-9 (TO-99 METAL CAN) TOP VIEW



Simplified Schematic



Specifications HFA-0002

Absolute Maximum Ratings (Note 1)	Operating Temperature Range
Differential Input Voltage .5V Common Mode Input Voltage ±5V	$\begin{array}{lll} \text{HFA-0002-9} & -40^{\text{O}}\text{C} \leq \text{T}_{\text{A}} \leq +85^{\text{O}}\text{C} \\ \text{HFA-0002-5} & 0^{\text{O}}\text{C} \leq \text{T}_{\text{A}} \leq +75^{\text{O}}\text{C} \\ \text{Storage Temperature} & -65^{\text{O}}\text{C} \leq \text{T}_{\text{A}} \leq +150^{\text{O}}\text{C} \\ \text{Maximum Junction Temperature} & +175^{\text{O}}\text{C} \\ \end{array}$

Electrical Specifications +V = +5V, -V = -5V, Unless Otherwise Specified

			H				
PARA	METER	TEMP	MIN TYP		MAX	UNITS	
INPUT CHARACTERISTIC	cs					'	
Offset Voltage		+25°C	_	0.6	1	mV	
		Full	-	1.2	2	mV	
Average Offset Voltage Di	rift	Full	-	2.0	-	μV/ºC	
Bias Current		+25°C	-	0.23	1.0	μА	
		High	-	0.1	1.0	μА	
		Low	-	0.32	2.0	μА	
Offset Current		+25°C	-	0.12	1.0	μА	
		Full	-	0.16	1.0	μА	
Common Mode Range		Full	±2.5	-	-	V	
Differential Input Resistan	ice	+25°C	-	1	-	МΩ	
Input Capacitance		+25°C	-	2	-	pF	
Input Noise Voltage	0.1Hz to 10Hz	+25°C	-	5.1	-	nVrms	
	10Hz to 1MHz	+25°C	-	375	-	nVrms	
Input Noise Voltage	f ₀ = 10Hz	+25°C	-	8.9	-	nV/√H:	
	$f_0 = 100Hz$	+25°C	-	3.7	-	nV/√Hz	
In a d Materia Comment	$f_0 = 1000Hz$	+25°C	-	2.7	-	nV/√Hz	
Input Noise Current	f _o = 10Hz	+25°C	-	25	-	pA/√H	
	f ₀ = 100Hz	+25°C +25°C	-	8.4 4.5	{	pA/√Hz pA/√Hz	
TRANSFER CHARACTER	f ₀ = 1000Hz	+25°C		4.5	L	PAV	
Large Signal Voltage Gair		Full	80	105	Γ -	V/mV	
Common Mode Rejection	• • •	+25°C	100	110	_	dB	
Common Mode Hejection	11440 (14010 0)	Full	90	108	l _	dB	
Gain Bandwidth Product	$f_0 = 1MHz$	+25°C	-	1] _	GHz	
Minimum Stable Gain	.02	Full	10		j _	V/V	
OUTPUT CHARACTERIS	TICS			L	L	L	
Output Voltage Swing (No	ote 4)	Full	±3.5	±3.9	_	V	
Full Power Bandwidth (No	ote 5)	+25°C	10.6	13.3	-	MHz	
Output Resistance, Open	Loop	+25°C	-	5	-	Ω	
Output Current		Full	±10	±12	-	mA	
TRANSIENT RESPONSE						,	
Rise Time (Note 4, 6)		+25°C	-	3.2	-	ns	
Slew Rate (Note 4, 7, 10)		+25°C	200	250	-	V/µs	
Settling Time (Note 4, 7)		+25°C	-	50	-	ns	
Overshoot (Note 4, 6)		+25°C	-	30		%	
POWER SUPPLY CHARA	CTERISTICS	T					
Supply Current	Patio (Nato 9)	Full Full	- 90	14 99	20	mA dB	
Power Supply Rejection F	ומווט (ואטופ ס)	l Luii	90	99	l <u> </u>	l ub	

Specifications HFA-0002

NOTES:


- Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operation under any of these conditions is not necessarily implied.
- 2. $V_{OUT} = \pm 3V$
- 3. $\Delta V_{CM} = \pm 2V$
- 4. R_L = 5K, C_L = 20pF
- 5. Full Power Bandwidth is guaranteed by equation:

$$FPB = \frac{Slew Rate}{2\pi Vpeak}, Vpeak = 3.0V$$

- 6. $V_{OUT} = \pm 100 \text{mV}$, $A_V = +10$
- 7. $V_{OUT} = \pm 3V$, $A_V = +10$
- 8. $\Delta V_S = \pm 4V$ to $\pm 6V$
- 9. $V_{OUT} = \pm 3.5V$
- This parameter is not tested. This limit is gauranteed based on lot characterization and reflects lot to lot variation.


Test Circuits

LARGE & SMALL SIGNAL RESPONSE TEST CIRCUIT





LARGE SIGNAL RESPONSE Input: 0.2V/Div. Output: 2V/Div.

Horizontal Scale: 20ns/Div.




SMALL SIGNAL RESPONSE Input: 10mV/Div. Output: 100mV/Div.







• A_V = -1


- Feedback and summing resistors must be matched (0.1%)
- HP5082-2810 clipping diodes recommended
- . Tektronix P6201 FET probe used at settling point











FREQUENCY (Hz)













HFA-0002






Applications Information

Offset Voltage Adjustment

The HFA-0002, due to its low offset voltage, will typically not require any external offset adjustment. If certain applications do require lower offset, the following diagram shows one possible configuration.



The power supply lines must be well decoupled to filter any power supply noise. A 20K trim pot will allow an offset adjustment of about 3mV, referred to input.

PC Board Layout Guidelines

When designing with the HFA-0002, good high frequency (RF) techniques should be used when doing pc board layouts. A massive ground plane should be used to maintain a low impedance ground. PC board traces should be kept as short as possible and kept wide to minimize trace inductance and impedance. Stray capacitance at the op amps

output and at the high impedance inputs should be kept to a minimum, to prevent any unwanted phase shift and bandwidth limiting.

When breadboarding remember to keep feedback resistor values low $(\leq\!5\mathrm{k}\Omega)$ for optimum performance. The use of metal film resistors for values over 200Ω and carbon film resistors under 200Ω typically gives the best performance. Remember to keep all lead lengths as short as possible to minimize lead inductance.

Sockets will add parasitic capacitance and inductance and therefore can limit AC performance as well as reduce stability. If sockets must be used, a low profile socket with minimum pin to pin capacitance will minimize any performance degradation.

Power supply decoupling is essential for high frequency op amps. A 0.01 μF high quality ceramic capacitor at each supply pin in parallel with a $1\,\mu F$ tantalum capacitor will provide excellent decoupling. Chip capacitors produce the best results due to the ease of placement next to the op amp and they have negligible lead inductance. If leaded capacitors are used, again the lead lengths should be kept to a minimum.

Saturation Recovery

When an op amp is over driven output devices can saturate and sometime take a long time to recover. By clamping the input to safe levels, output saturation can be avoided. If output saturation cannot be avoided, the recovery time for an input sine wave at 25% overdrive is 100ns.

Thermal Constants (°C/W)	θja	θјс
HFA2-0002-5/-9	117	36
HFA3-0002-5/-9	96	34
HFA7-0002-5/-9	75	13
HFA9P-0002-5/-9	158	43



HFA-0005

August 1991

High Slew Rate Operational Amplifier

Features

• Unity Gain Bandwidth .	300MHz
• Full Power Bandwidth .	22MHz
High Slew Rate	420V/μs
High Output Drive	±50mA

• Monolithic Bipolar Construction

Applications

- RF/IF Processors
- Video Amplifiers
- Radar Systems
- Pulse Amplifiers
- High Speed Communications
- Fast Data Acquisition Systems

Description

The HFA-0005 is an all bipolar op amp featuring high slew rate (420V/µs), and high unity gain bandwidth (300MHz). These features combined with fast settling time (20ns) make this product very useful in high speed data acquisition systems as well as RF, video, and pulse amplifier designs.


Other outstanding characteristics include low bias currents ($15\mu A$), low offset current ($6\mu A$), and low offset voltage (6mV). These high performance characteristics are achieved with only 40mA of supply current.

The HFA-0005 offers high performance at low cost. It can replace hybrids and RF transistor amplifiers, simplifying designs while providing increased reliability due to monolithic construction. To enhance the ease of design, the HFA-0005 has a 50 Ω $\pm 20\%$ resistor connected from the output of the op amp to a separate pin. This can be used when driving 50Ω strip line, microstrip, or coax cable.


The performance of the HFA-0005-9 is guaranteed from -40°C to +85°C, while the HFA-0005-5 is guaranteed from 0°C to +75°C. The HFA-0005 is available in 8 pin SOIC, 8 pin Sidebraze, 8 pin Plastic Mini-Dip, and 8 pin TO-99 Metal Can packages. For MIL-STD-883 compliant product and Ceramic LCC package consult the HFA-0005/883 datasheet.

Pinouts


HFA9P0005-5/-9 (SOIC) HFA7-0005-5/-9 (CERAMIC SIDEBRAZE DIP) HFA3-0005-5/-9 (PLASTIC MINI-DIP) TOP VIEW



HFA2-0005 (TO-99 METAL CAN) TOP VIEW



Simplified Schematic



Specifications HFA-0005

Absolute Maximum Ratings (Note 1)	Operating Temperature Range
Differential Input Voltage	$\begin{array}{lll} \text{HFA-0005-9} & -40^{\text{O}}\text{C} \leq \text{T}_{\text{A}} \leq +85^{\text{O}}\text{C} \\ \text{HFA-0005-5} & 0^{\text{O}}\text{C} \leq \text{T}_{\text{A}} \leq +75^{\text{O}}\text{C} \\ \text{Storage Temperature} & -65^{\text{O}}\text{C} \leq \text{T}_{\text{A}} \leq +150^{\text{O}}\text{C} \\ \text{Maximum Junction Temperature} & +175^{\text{O}}\text{C} \\ \end{array}$

Electrical Specifications V+ = +5V, V- = -5V, Unless Otherwise Specified

			HFA-0005-9			н			
PARAM	METER	TEMP	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTIC	S								
Offset Voltage		+25°C	-	6	15	-	6	30	mV
		Full	-	11	45	-	11	35	mV
Average Offset Voltage Dri	ift	Full	-	100	-	~	100	-	μV/00
Bias Current		+25°C	-	15	50	-	15	100	μА
		Full	-	20	50	-	20	100	μА
Offset Current		+25°C	-	6	25	-	6	50	μА
		Full	-	12	50	-	12	50	μА
Common Mode Range		Full	±3	-	-	±3	-	-	V
Differential Input Resistant	се	+25°C	-	10	-	-	10	-	ΚΩ
Input Capacitance		+25°C	-	2	-	-	2	-	pF
Input Noise Voltage	0.1Hz to 10Hz	+25°C	- '	2.5	-	- 1	2.5	-	μVrm
	10Hz to 1MHz	+25°C	-	5.8	-	-	5.8	-	μVrm
Input Noise Voltage	$f_0 = 10Hz$	+25°C	-	450	-	- 1	450	-	nV/√l
	$f_0 = 100Hz$	+25°C	-	160	-	-	160	-	nV/√l
	$f_0 = 1000Hz$	+25°C	-	40	-	-	40	-	nV/√i
Input Noise Current	$f_0 = 10Hz$	+25°C	-	2.0	-	-	2.0	-	nA/√l
	$f_0 = 100Hz$	+25°C	-	0.57	-	-	0.57	-	nA/√
	$f_0 = 1000Hz$	+25°C	-	0.11	-	-	0.11	-	nA/√
TRANSFER CHARACTER	ISTICS								
Large Signal Voltage Gain	(Note 2)	+25°C	150	230	-	150	230	-	V/V
		High	150	180	-	150	180	-	V/V
		Low	150	250	-	150	250	-	V/V
Common Mode Rejection	Ratio (Note 3)	Full	45	47	-	42	45	-	dB
Unity Gain Bandwidth		+25°C	-	300	-	-	300	-	мн
Minimum Stable Gain		Full	1	-	-	1	-	-	V/V
OUTPUT CHARACTERIST	rics								
Output Voltage Swing	$R_L = 100\Omega$	+25°C	-	±3.5	-	-	±3.5	-	٧
	$R_L = 1K$	Full	±3.5	±4.0	-	±3.5	±4.0	-	V
Full Power Bandwidth (No	te 5)	+25°C	-	22	-	-	22	-	мн
Output Resistance, Open	Loop	+25°C	-	3.0	-	-	3.0	-	Ω
Output Current		Full	±25	±50	-	±25	±50	-	mA
TRANSIENT RESPONSE									
Rise Time (Note 4, 6)		+25°C	-	480	-	-	480	-	ps
Slew Rate (Note 7)		+25°C	-	420	-	-	420	-	V/µs
Settling Time (3V Step) 0.1	%	+25°C	-	20	-	-	20	-	ns
Overshoot (Note 4, 6)		+25°C	-	30			30	_	%
POWER SUPPLY CHARA	CTERISTICS								
Supply Current		+25°C	-	35	40	-	35	40	mA
		Full	-	37	40	-	37	45	mA
Power Supply Rejection Ra	atio (Note 8)	+25°C	40	42	-	37	40	-	dB

Specifications HFA-0005

NOTES:


- 1. Absolute maximum ratings are limiting values, applied individually, 5. Full Power Bandwidth is calculated by equation: beyond which the serviceability of the circuit may be impaired. Functional operation under any of these conditions is not necessarily implied.
- 2. $V_{OUT} = 0$ to $\pm 2V$, $R_L = 1K$
- 3. $\Delta V_{CM} = \pm 2V$
- 4. $R_{I} = 100\Omega$

FPBW =
$$\frac{\text{Slew Rate,}}{2\pi \text{ Vpeak}} \text{ Vpeak = 3.0V}$$

- 6. $V_{OUT} = \pm 200 \text{mV}, A_V = +1$
- 7. $V_{OUT} = \pm 3V$, $A_V = +1$
- 8. $\Delta V_S = \pm 4V$ to $\pm 6V$


Test Circuits

LARGE SIGNAL RESPONSE TEST CIRCUIT




LARGE SIGNAL RESPONSE

 $V_{OUT} = 0 \text{ to } 3V$ Vertical Scale: 1V/Div. Horizontal Scale: 5ns/Div.




SMALL SIGNAL RESPONSE TEST CIRCUIT



SMALL SIGNAL RESPONSE


 $V_{OUT} = 0$ to 200mV

Vertical Scale: 100mV/Div. Horizontal Scale: 2ns/Div.




NOTE: Initial step in output is due to fixture feedthrough

SETTLING TIME SCHEMATIC




PROPAGATION DELAY

Vertical Scale: 500mV/Div. Horizontal Scale: 5ns/Div. $A_V = +1$, $R_L = 1K$, $V_{OUT} = 0$ to 3V



*NOTE: Test fixture delay of 450ps is included.

HFA-0005




HFA-0005


Typical Performance Curves (Continued) VS = ±5V, TA = +25°C, Unless Otherwise Specified


OFFSET VOLTAGE vs TEMPERATURE
3 Representative Units


20
15
10
- 5
- 60 - 40 - 20 0 20 40 60 80 100 120


TEMPERATURE (°C)
















Typical Performance Curves (Continued) $V_S = \pm 5V$, $T_A = 25^{\circ}C$, Unless Otherwise Specified















HFA-0005



Applications Information

Offset Adjustment

When applications require the offset voltage to be as low as possible, the figure below shows two possible schemes for adjusting offset voltage.

Adjustment Range
$$\simeq \pm V$$
 $\left(\frac{R_2}{R_1}\right)$

FIGURE 1. INVERTING GAIN

For a voltage follower application, use the circuit in Figure 2 without R2 and with Ri shorted. R1 should be 1MV to 10MV. the adjustment resistors will cause only a very small gain error.

$$\begin{array}{c|c}
\downarrow^{V} & R_1 & V_{OUT} \\
\downarrow^{100K} & R_i & V_{OUT} \\
\downarrow^{100K} & R_i & R_i
\end{array}$$


$$\begin{array}{ll} \mbox{Adjustment} & \\ \mbox{Range} \simeq \pm V & \left(\frac{\mbox{R}_2}{\mbox{R}_1} \right) & \mbox{Gain} \simeq 1 + \\ \end{array} \left(\frac{\mbox{R}_f}{\mbox{R}_i + \mbox{R}_2} \right)$$

FIGURE 2. NON-INVERTING GAIN


PC Board Layout Guidelines

When designing with the HFA-0005, good high frequency (RF) techniques should be used when making a PC board. A massive ground plane should be used to maintain a low impedance ground. Proper shielding and use of short interconnection leads are also very important.

To achieve maximum high frequency performance, the use of low impedance transmission lines with impedance matching is recommended: 50Ω lines are common in communications and 75Ω lines in video systems. Impedance matching is important to minimize reflected energy therefore minimizing transmitted signal distortion. This is accomplished by using a series matching resistor (50 or 75Ω), matched transmission line (50 or 75Ω), and a matched terminating resistor, as shown in the figure below. Note that there will be a 6dB loss from input to output. The HFA-0005 has an integral 50Ω ±20% resistor connected to the op amps output with the other end of the resistor pinned out. This 50Ω resistor can be used as the series resistor instead of an external resistor.



PC board traces can be made to look like a 50 or 75Ω transmission line, called microstrip. Microstrip is a PC board trace with a ground plane directly beneath, on the opposite side of the board, as shown below.



Applications Information (Continued)

When manufacturing pc boards the trace width can be calculated based on a number of variables.

The following equation is reasonably accurate for calculating the proper trace width for a 50Ω transmission line.

$$Z_0 = \frac{87}{\sqrt{E_\Gamma + 1.41}}$$
 In $\left(\frac{5.98h}{0.8 \text{ w} + t}\right)\Omega$

Power supply decoupling is essential for high frequency op amps. A 0.01µf high quality ceramic capacitor at each supply pin in parallel with a 1µf tantalum capacitor will provide excellent decoupling. Chip capacitors produce the best results due to ease of placement next to the op amp and they have negligible lead inductance. If leaded capacitors are used, the leads should be kept as short as possible to minimize lead inductance. The figures below illustrate two different decoupling schemes. Figure 4 improves the PSRR because the resistor and capacitors create low pass filters. Note that the supply current will create a voltage drop across the resistor.




FIGURE 3.

Saturation Recovery

When an op amp is over driven output devices can saturate and sometimes take a long time to recover. By clamping the input to safe levels, output saturation can be avoided. If output saturation cannot be avoided, the recovery time from 25% over-drive is 20ns and 30ns from 50% over-drive.

Thermal Constants (°C/W)	θ_{ja}	θ_{jc}
HFA2-0005-5/-9	120	37
HFA3-0005-5	98	36
HFA7-0005-5/-9	75	13
HFA9P-0005-5/-9	158	43




FIGURE 4.





ICL76XX

ICL76XX Series Low Power **CMOS Operational Amplifiers**

August 1991

Features

- Wide Operating Voltage Range ±1V to ±8V
- High Input Impedance $10^{12}\Omega$
- Programmable Power Consumption Low as 20μW
- . Input Current Lower Than BIFETs Typ 1pA
- · Available as Singles, Duals, and Quads
- . Output Voltage Swings to Within Millivolts of V- and V+
- Low Power Replacement for Many Standard Op Amps
- Compensated and Uncompensated Versions
- Input Common Mode Voltage Range Greater Than Supply Rails (ICL7612)

Description

The ICL761X/762X/764X series is a family of monolithic CMOS operational amplifiers. These devices provide the designer with high performance operation at low supply voltages and selectable quiescent currents, and are an ideal design tool when ultra low input current and low power dissipation are desired.

The basic amplifier will operate at supply voltages ranging from ±1V to ±8V, and may be operated from a single Lithium cell.

A unique quiescent current programming pin allows setting of standby current to 1mA 100µA, or 10µA, with no external components. This results in power consumption as low as 20µW. Output swings range to within a few millivolts of the supply voltages.

Applications

- Portable Instruments
- Telephone Headsets
- Hearing Aid/Microphone Amplifiers
- Meter Amplifiers
- Medical Instruments
- · High Impedance Buffers

Of particular significance is the extremely low (1pA) input current, input noise current of .01pA/ $\sqrt{\text{Hz}}$, and 10¹² Ω input impedance. These features optimize performance in very high source impedance applications.

The inputs are internally protected. Outputs are fully protected against short circuits to ground or to either supply.

AC performance is excellent, with a slew rate of 1.6V/µs, and unity gain bandwidth of 1MHz at $I_{O} = 1mA$.

Because of the low power dissipation, operating temperatures and drift are quite low. Applications utilizing these features may include stable instruments, extended life designs, or high density packages.

Selection Guide

DEVICE NOMENCLATURE

ICL76XX PACKAGE CODE TV - TO-99, 8 pin PA - Plastic 8 pin Mini-DIP PD - 14 pin Plastic DIP PE - 16 pin Plastic DIP BA -8 pin SOIC **TEMPERATURE RANGE** $C = 0^{\circ}C \text{ to } +70^{\circ}C$ $M = -55^{\circ}C \text{ to } +125^{\circ}C$ VOS SELECTION

A = 2mV

B = 5mV

C = 10mV

SPECIAL FEATURE CODES

C = Internally Compensated

H = High Quiescent Current (1mA)

L = Low Quiescent Current (10µA)

M = Medium Quiescent Current (100μA)

O = Offset Null Capability

P = Programmable Quiescent Current

V = Extended CMVR

D = 15mV


E = 20mV

ORDERING INFORMATION


	Number of	Package Type and Suffix									
Basic Part	OP-AMPS in Package, and 8-Lead TO-99 MI				8-Pin SOIC	Plastic DIP (1)					
Number	Special Features (SEE CODES)	0°C to + 70°C	−55°C to +125°C	0°C to + 70°C	0°C to + 70°C	0°C to + 70°C					
ICL7611 ICL7612	SINGLE OP-AMP: C, O, P C, O, P, V	ACTV BCTV DCTV	AMTV BMTV DMTV	ACPA BCPA DCPA	DCBA-T DCBA						
ICL7621	DUAL OP-AMP: C, M	ACTV BCTV DCTV	AMTV BMTV DMTV	ACPA BCPA DCPA	DCBA DCBA-T						
ICL7641 ICL7642	QUAD OP-AMP: C, H C, L					CCPD ECPD					

NOTES: 1. Quads are only available in 14 pin DIP package.
2. Ordering code must consist of basic part number and package suffix, e.g., ICL7611BCPA.

ICL7611XCPA ICL7611XCTV ICL7611XMTV ICL7611XCBA ICL7612XCPA ICL7612XCTV ICL7612XCBA ICL7612XCBA ICL7612XCBA ICL7612XCBA ICL7612XCBA ICL7612XCBA ICL7612XCBA ICL7612XCBA ICL7612XCBA ICL7612XCBA ICL7612XCBA ICL7612XCBA ICL7612XCBA ICL7612XCBA ICL7612XCBA Internal compensation, plus (outline dwg TV) ICL7611XCBA ICL7612XCBA ICL7612XCBA ICL7612XCBA ICL7612XCBA ICL7612XCBA Internal compensation, plus offset null capability and external I _Q control Internal compensation, plus offset null capability and external I _Q control ICL7611XCBA ICL7611XCBA ICL7611XCBA ICL7612XC	Device	Description	Pin Assig	nments
8 PIN SOIC (TOP VIEW) (outline dwg BA) OFFSET	ICL7611XCTV ICL7611XMTV ICL7611XCBA ICL7612XCPA ICL7612XCTV ICL7612XMTV	Internal compensation, plus offset null capability	TO-99 (TOP VIEW) (outline dwg TV) OFFSET 1 8 7 V* -IN 2 6 OUTPUT +IN 3 4 5 OFFSET *Pin 7 connected to case. 8 PIN SOIC (outline continue of the continue	8 PIN DIP (TOP VIEW) (outline dwg PA) OFFSET 1 1 8 10 SET TOP VIEW) dwg BA) 10 SET 7 10 V 10 SET 7 10 V 10 SET



ICL76XX



ABSOLUTE MAXIMUM RATINGS

Total Supply Voltage V+ to V	18V
Input Voltage	
Differential Input Voltage[1] . ± [(\	$V^{+} + 0.3) - (V^{-} - 0.3)$
Duration of Output Short Circuit ^[2]	Unlimited

Continuous Power Dissipation

	@25°C	Above 25°C
	@25 C	derate as below:
TO-99	250mW	2mW/°C
8 Lead Minidip	250mW	2mW/°C
14 Lead Plastic	375mW	3mW/°C
14 Lead Cerdip	500mW	4mW/°C

Storage Temperature Range	-65° C to $+150^{\circ}$ C
Operating Temperature Range	
ICL76XXM	-55°C to +125°C
ICL76XXC	0°C to +70°C
Lead Temperature (Soldering, 10sec)	300°C

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

NOTE 1. Long term offset voltage stability will be degraded if large input differential voltages are applied for long periods of time.

2. The outputs may be shorted to ground or to either supply. for V_{SUPP} ≤ 10V. Care must be taken to insure that the dissipation rating is not exceeded.

ELECTRICAL CHARACTERISTICS (7611/12 and 7621 ONLY)

(V_{SUPPLY} = \pm 5.0V, T_A = 25°C, unless otherwise specified.)

Symbol	Parameter	Test Conditions	7	6XX	A	7	6XX	3	7	Units		
Symbol		rest conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Uiilis
Vos	Input Offset Voltage	$R_S \le 100 k\Omega$, $T_A = 25^{\circ}C$ $T_{MIN} \le T_A \le T_{MAX}$			2 3			5 7			15 20	mV
ΔV _{OS} /ΔΤ	Temperature Coefficient of VOS	R _S ≤100kΩ		10			15			25		μV/°C
los	Input Offset Current	$T_A = 25^{\circ}C$ $\Delta T_A = C_{(2)}$ $\Delta T_A = M_{(2)}$		0.5	30 300 800		0.5	30 300 800		0.5	30 300 800	pА
I _{BIAS}	Input Bias Current	$T_A = 25$ °C $\Delta T_A = C$ $\Delta T_A = M$		1.0	50 400 4000		1.0	50 400 4000		1.0	50 400 4000	pА
V _{CMR}	Common Mode Voltage Range (Except ICL7612)	$I_Q = 10 \mu A^{(1)}$ $I_Q = 100 \mu A$ $I_Q = 1 m A^{(1)}$	± 4.4 ± 4.2 ± 3.7			± 4.4 ± 4.2 ± 3.7			±4.4 ±4.2 ±3.7			٧
V _{CMR}	Extended Common Mode	I _Q = 10μA	±5.3			±5.3			±5.3			
	Voltage Range (ICL7612 Only)	Ι _Q = 100μΑ	+5.3 -5.1			+5.3 -5.1			+5.3 -5.1			v
		I _Q =1mA	+5.3 -4.5			+5.3 -4.5			+5.3 -4.5			
V _{OUT} Output Voltage Swing	Output Voltage Swing	(1) $I_Q = 10\mu A$, $R_L = 1M\Omega$ $T_A = 25^{\circ}C$ $\Delta T_A = C$ $\Delta T_A = M$	± 4.9 ± 4.8 ± 4.7			± 4.9 ± 4.8 ± 4.7			± 4.9 ± 4.8 ± 4.7			
		$\begin{aligned} &I_Q \!=\! 100 \mu A, R_L \!=\! 100 k \Omega \\ &T_A \!=\! 25^{\circ} C \\ &\Delta T_A \!=\! C \\ &\Delta T_A \!=\! M \end{aligned}$	± 4.9 ± 4.8 ± 4.5			± 4.9 ± 4.8 ± 4.5			± 4.9 ± 4.8 ± 4.5			V
		(1) $I_Q = 1 \text{mA}$, $R_L = 10 \text{k}\Omega$ $T_A = 25^{\circ}\text{C}$ $\Delta T_A = \text{C}$ $\Delta T_A = \text{M}$	± 4.5 ± 4.3 ± 4.0			± 4.5 ± 4.3 ± 4.0			± 4.5 ± 4.3 ± 4.0			

ELECTRICAL CHARACTERISTICS (7611/12 and 7621 ONLY) (Continued)

($V_{SUPPLY} = \pm 5.0V$, $T_A = 25$ °C, unless otherwise specified.)

Symbol	Parameter	Test Conditions		76XX/	A		76XXI	3		76XXI	Units	
-		1001 001101110110	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	00
Avol	Large Signal Voltage Gain	$V_O = \pm 4.0V, R_L = 1M\Omega$ $I_Q = 10 \mu A^{(1)}, T_A = 25^{\circ}C$ $\Delta T_A = C$ $\Delta T_A = M$	86 80 74	104		80 75 68	104		80 75 68	104		
		$V_O = \pm 4.0 \text{V}, R_L = 100 \text{k}\Omega$ $I_Q = 100 \mu \text{A}, T_A = 25^{\circ}\text{C}$ $\Delta T_A = \text{C}$ $\Delta T_A = \text{M}$	86 80 74	102		80 75 68	102		80 75 68	102		dB
		$\begin{split} &V_O=\pm 4.0 \text{V}, \text{R}_L=10 \text{k}\Omega \\ &I_Q=1 \text{mA} \text{(1)}, \text{T}_A=25 ^{\circ}\text{C} \\ &\Delta \text{T}_A=\text{C} \\ &\Delta \text{T}_A=\text{M} \end{split}$	80 76 72	83		76 72 68	83		76 72 68	83		
GBW	Unity Gain Bandwidth	$I_Q = 10 \mu A^{(1)}$ $I_Q = 100 \mu A$ $I_Q = 1 m A^{(1)}$		0.044 0.48 1.4			0.044 0.48 1.4			0.044 0.48 1.4		MHz
R _{IN}	Input Resistance			1012			1012			1012		Ω
CMRR	Common Mode Rejection Ratio	$\begin{array}{l} R_S \! \leq \! 100 k \Omega, I_Q \! = \! 10 \mu A^{(1)} \\ R_S \! \leq \! 100 k \Omega, I_Q \! = \! 100 \mu A \\ R_S \! \leq \! 100 k \Omega, I_Q \! = \! 1 m A^{(1)} \end{array}$	76 76 66	96 91 87		70 70 60	96 91 87		70 70 60	96 91 87		dB
PSRR	Power Supply Rejection Ratio V _{SUPPLY} = ±8V to ±2V	$R_S \le 100 k\Omega$, $I_Q = 10 \mu A^{(1)}$ $R_S \le 100 k\Omega$, $I_Q = 100 \mu A$ $R_S \le 100 k\Omega$, $I_Q = 1 m A^{(1)}$	80 80 70	94 86 77		80 80 70	94 86 77		80 80 70	94 86 77		dB
e _n	Input Referred Noise Voltage	$R_S = 100\Omega$, $f = 1$ kHz		100			100			100		nV/√Hz
in	Input Referred Noise Current	$R_S = 100\Omega$, $f = 1kHz$		0.01			0.01			0.01		pA/√Hz
ISUPPLY	Supply Current (Per Amplifier)	No Signal, No Load I_Q SET = $+5V(1)$ Low Bias I_Q SET = $0V$ Medium Bias I_Q SET = $-5V(1)$ High Bias		0.01 0.1 1.0	0.02 0.25 2.5		0.01 0.1 1.0	0.02 0.25 2.5		0.01 0.1 1.0	0.02 0.25 2.5	
V _{O1} /V _{O2}	Channel Separation	A _V =100		120			120			120		dB
SR	Siew Rate	$\begin{aligned} &A_V \! = \! 1, C_L \! = \! 100 p F \\ &V_{IN} \! = \! 8 V p \! - \! p \\ &I_Q \! = \! 10 \mu A(1), R_L \! = \! 1 M \Omega \\ &I_Q \! = \! 100 \mu A, R_L \! = \! 100 k \Omega \\ &I_Q \! = \! 1 m A(1), R_L \! = \! 10 k \Omega \end{aligned}$		0.016 0.16 1.6			0.016 0.16 1.6			0.016 0.16 1.6		V/µs
t _r	Rise Time	$\begin{split} &V_{IN}\!=\!50\text{mV},C_L\!=\!100\text{pF}\\ &I_Q\!=\!10\mu\text{A}^{(1)},R_L\!=\!1\text{M}\Omega\\ &I_Q\!=\!100\mu\text{A},R_L\!=\!100\text{k}\Omega\\ &I_Q\!=\!1\text{mA}^{(1)},R_L\!=\!10\text{k}\Omega \end{split}$		20 2 0.9			20 2 0.9			20 2 0.9		μs
	Overshoot Factor	$\begin{split} &V_{IN}\!=\!50\text{mV},C_L\!=\!100\text{pF}\\ &I_Q\!=\!10\mu\text{A}^1,R_L\!:\!1M\Omega\\ &I_Q\!=\!100\mu\text{A},R_L\!:\!100\text{k}\Omega\\ &I_Q\!=\!1\text{mA}^1,R_L\!:\!10\text{k}\Omega \end{split}$		5 10 40			5 10 40			5 10 40		%

NOTES: 1. ICL7611, 7612 only.

^{2.} C=Commercial Temperature Range: 0°C to +70°C M=Military Temperature Range: -55°C to +125°C

ELECTRICAL CHARACTERISTICS (7611/12 A AND B GRADES ONLY)

(V_{SUPPLY} = \pm 1.0V, I_Q = 10 μ A, T_A = 25°C, unless otherwise specified.)

Symbol	Parameter	Test Conditions	ļ 	76XXA			Units		
Oymbo:		1001 00114110110	Min	Тур	Max	Min	Тур	Max	Ointo
Vos	Input Offset Voltage	$R_S \le 100k\Omega$, $T_A = 25^{\circ}C$ $T_{MIN} \le T_A \le T_{MAX}$			2 3			5 7	mV
ΔV _{OS} /ΔT	Temperature Coefficient of VOS	R _S ≤100kΩ		10			15		μV/°C
los	Input Offset Current	$T_A = 25^{\circ}C$ $\Delta T_A = C$		0.5	30 300		0.5	30 300	pА
I _{BIAS}	Input Bias Current	$T_A = 25^{\circ}C$ $\Delta T_A = C$		1.0	50 500		1.0	50 500	pА
V _{CMR}	Common Mode Voltage Range (Except ICL7612)		±0.6			±0.6			٧
V _{CMR}	Extended Common Mode Voltage Range (ICL7612 Only)		+ 0.6 to - 1.1			+0.6 to -1.1			٧
V _{OUT}	Output Voltage Swing	$R_L = 1M\Omega$, $T_A = 25$ °C $\Delta T_A = C$		±0.98 ±0.96			±0.98 ±0.96		V
A _{VOL}	Large Signal Voltage Gain	$V_O = \pm 0.1V$, $R_L = 1M\Omega$ $T_A = 25^{\circ}C$ $\Delta T_A = C$		90 80			90 80		dB
GBW	Unity Gain Bandwidth	1		0.044					MHz
R _{IN}	Input Resistance			1012			10 ¹²		Ω
CMRR	Common Mode Rejection Ratio	R _S ≤100kΩ		80			80		dB
PSRR	Power Supply Rejection Ratio	R _S ≤100kΩ		80			80		dB
e _n	Input Referred Noise Voltage	$R_S = 100\Omega$, $f = 1kHz$		100			100		nV/√Hz
in	Input Referred Noise Current	$R_S = 100\Omega$, $f = 1kHz$		0.01			0.01		pA/√Hz
ISUPPLY	Supply Current (Per Amplifier)	No Signal, No Load		6	15		6	15	μΑ
SR	Slew Rate	$A_V = 1, C_L = 100pF$ $V_{IN} = 0.2Vp-p$ $R_L = 1M\Omega$		0.016			0.016		V/µs
t _r	Rise Time	V_{IN} =50mV, C_L =100pF R_L =1M Ω		20			20		μS
	Overshoot Factor	$V_{IN} = 50 \text{mV}, C_L = 100 \text{pF}$ $R_L = 1 \text{M}\Omega$		5			5		%

NOTE: C=Commercial Temperature Range (0°C to +70°C) M=Military Temperature Range (-55°C to +125°C).



ELECTRICAL CHARACTERISTICS (7641/42 ONLY)

($V_{SUPPLY} = \pm 5.0V$, $T_A = 25$ °C, unless otherwise specified.)

Symbol	Parameter	Test Conditions	7	6XXC (6	5)	7	6XXE (3)	Units
Cymbol	r al ametei	rest conditions	Min	Тур	Max	Min	Тур	Max	Units
Vos	Input Offset Voltage	$R_S \le 100 k\Omega$, $T_A = 25$ °C $T_{MIN} \le T_A \le T_{MAX}$			10 15			20 25	mV
ΔV _{OS} /ΔΤ	Temperature Coefficient of VOS	R _S ≤100kΩ (Note 5)		20			30		μV/°C
los	Input Offset Current	$T_A = 25$ °C $\Delta T_A = C$ $\Delta T_A = M$		0.5	30 300 800		0.5	30 300 800	pΑ
I _{BIAS}	Input Bias Current	$T_A = 25$ °C $\Delta T_A = C$ $\Delta T_A = M$		1.0	50 500 4000		1.0	50 500 4000	рA
V _{CMR}	Common Mode Voltage Range	$I_Q = 10 \mu A^{(1)}$ $I_Q = 100 \mu A^{(3)}$ $I_Q = 1 m A^{(2)}$	±4.4 ±4.2 ±3.7			±4.4 ±4.2 ±3.7			v
V _{OUT}	Output Voltage Swing	$\begin{split} &I_Q \!=\! 10 \mu A^{(1)}, H_L \!=\! 1 M \Omega \\ &T_A \!=\! 25^{\circ} C \\ &\Delta T_A \!=\! C \\ &\Delta T_A \!=\! M \end{split}$	±4.9 ±4.8 ±4.7			±4.9 ±4.8 ±4.7			
		I_Q = 100 μA(3), R_L = 100kΩ T_A = 25°C ΔT_A = C	±4.9 ±4.8 ±4.5	:		±4.9 ±4.8 ±4.5			v
		$ \begin{aligned} &I_{Q}\!=\!1\text{mA}(2),R_{L}\!=\!10\text{k}\Omega\\ &T_{A}\!=\!25^{\circ}\text{C}\\ &\Delta T_{A}\!=\!C\\ &\Delta T_{A}\!=\!M \end{aligned} $	±4.5 ±4.3 ±4.0			±4.5 ±4.3 ±4.0			
A _{VOL}	Large Signal Voltage Gain	$V_O = \pm 4.0V$, $R_L = 1M\Omega^{(1)}$ $I_Q = 10\mu A^{(1)}$, $T_A = 25^{\circ}C$ $\Delta T_A = C$ $\Delta T_A = M$	80 75 68	104		80 75 68	104		
		$V_O = \pm 4.0V$, $R_L = 100k\Omega^{(3)}$ $I_Q = 100\mu A^{(3)}$, $T_A = 25^{\circ}C$ $\Delta T_A = C$ $\Delta T_A = M$	80 75 68	102		80 75 68	102		dB
		$V_Q = \pm 4.0V$, $R_L = 10k\Omega(2)$ $I_Q = 1mA(2)$, $T_A = 25^{\circ}C$ $\Delta T_A = C$ $\Delta T_A = M$	76 72 68	98		76 72 68	98		
GBW	Unity Gain Bandwidth	$I_Q = 10 \mu A(1)$ $I_Q = 100 \mu A(3)$ $I_Q = 1 m A(2)$		0.044 0.48 1.4			0.044 0.48 1.4		MHz
RIN	Input Resistance			1012			1012		Ω
CMRR	Common Mode Rejection Ratio	$\begin{array}{l} R_S\!\leq\!100k\Omega, I_Q\!=\!10\mu A^{(1)} \\ R_S\!\leq\!100k\Omega, I_Q\!=\!100\mu A \\ R_S\!\leq\!100k\Omega, I_Q\!=\!1mA^{(2)} \end{array}$	70 70 60	96 91 87		70 70 60	96 91 87		dB

ELECTRICAL CHARACTERISTICS (7641/42 ONLY) (Continued)

 $(V_{SUPPLY} = \pm 5.0V, T_A = 25^{\circ}C, unless otherwise specified.)$

Symbol	Parameter	Test Conditions	76XXC (6)		76XXC (6)		76XXE	(6)	Units
Symbol		1 cot containons	Min	Тур	Max	Min	Тур	Max	
PSRR	Power Supply Rejection Ratio $V_{SUPPLY} = \pm 8V$ to $\pm 2V$	$R_S \le 100k\Omega$, $I_Q = 10\mu A^{(1)}$ $R_S \le 100k\Omega$, $I_Q = 100\mu A$ $R_S \le 100k\Omega$, $I_Q = 1mA^{(2)}$	80 80 70	94 86 77		80 80 70	94 86 77		dB
e _n	Input Referred Noise Voltage	$R_S = 100\Omega$, $f = 1kHz$		100			100		nV/√Hz
l _n	Input Referred Noise Current	$R_S = 100\Omega$, $f = 1kHz$		0.01			0.01		pA/√Hz
ISUPPLY	Supply Current (Per Amplifier)	No Signal, No Load 7642 ONLY $I_Q = 10 \mu A(1)$ Low Bias $I_Q = 100 \mu A$ Medium Bias $I_Q = 1 m A(2)$ High Bias		0.01 0.01 0.1 1.0	0.03 0.022 0.25 2.5		0.01 0.01 0.1 1.0	0.03 0.022 0.25 2.5	mA
V _{O1} /V _{O2}	Channel Separation	A _V =100		120			120		dB
SR	Slew Rate	$A_V = 1$, $C_L = 100 pF$ $V_{IN} = 8 Vp - p$ $I_Q = 10 \mu A(1)$, $R_L = 1 M \Omega$ $I_Q = 100 \mu A$, $R_L = 100 k \Omega$ $I_Q = 1 m A(2)$, $R_L = 10 k \Omega$		0.016 0.16 1.6		,	0.016 0.16 1.6		V/µs
t _r	Rise Time	$\begin{split} &V_{\text{IN}}\!=\!50\text{mV},C_{\text{L}}\!=\!100\text{pF}\\ &I_{\text{Q}}\!=\!10\mu\text{A}^{(1)},R_{\text{L}}\!=\!1\text{M}\Omega\\ &I_{\text{Q}}\!=\!100\mu\text{A},R_{\text{L}}\!=\!100\text{k}\Omega\\ &I_{\text{Q}}\!=\!1\text{mA}^{(2)},R_{\text{L}}\!=\!10\text{k}\Omega \end{split}$		20 2 0.9			20 2 0.9		μs
	Overshoot Factor	$V_{IN} = 50 \text{mV}, C_L = 100 \text{pF}$ $I_Q = 10 \mu \text{A}^{(1)}, R_L = 1 \text{M} \Omega$ $I_Q = 100 \mu \text{A}, R_L = 100 \text{k} \Omega$ $I_Q = 1 \text{mA}^{(2)}, R_L = 10 \text{k} \Omega$		5 10 40			5 10 40		%

NOTES: 1. Does not apply to 7641.

2. Does not apply to 7642.

For Test Conditions:

C=Commercial Temperature Range: 0°C to +70°C M=Military Temperature Range: -55°C to +125°C

ELECTRICAL CHARACTERISTICS (7642 ONLY)

 $(V_{SUPPLY} = \pm 1.0V, I_Q = 10\mu A, T_A = 25^{\circ}C, unless otherwise specified.)$

Symbol	Parameter	Test Conditions	76XXC			Units
Gymbol	raiameter	rest conditions	Min	Тур	Max	Oille
V _{OS}	Input Offset Voltage	$R_S \le 100 k\Omega$, $T_A = 25$ °C $T_{MIN} \le T_A \le T_{MAX}$			10 12	mV
ΔV _{OS} /ΔT	Temperature Coefficient of VOS	R _S ≤100kΩ		20		μV/°C
los	Input Offset Current	T _A =25°C ΔT _A =C		0.5	30 300	pА
IBIAS	Input Bias Current	T _A =25°C ΔT _A =C		1.0	50 500	pA
V _{CMR}	Common Mode Voltage Range		±0.6			٧

ICL76XX


ELECTRICAL CHARACTERISTICS (7642 ONLY) (Continued) (VSUPPLY = \pm 1.0V, IQ = 10μ A, TA = 25° C, unless otherwise specified.)

Symbol	Parameter	Test Conditions		76XXC		Units
Symbol	raidilletei	rest conditions	Min	Тур	Max	Oilles
V _{OUT}	Output Voltage Swing	$R_L = 1M\Omega, T_A = 25^{\circ}C$ $\Delta T_A = C$		±0.98 ±0.96		٧
A _{VOL}	Large Signal Voltage Gain	$V_O = \pm 0.1V$, $R_L = 1M\Omega$ $T_A = 25$ °C $\Delta T_A = C$		90 80		dB
GBW	Unity Gain Bandwidth			0.044		MHz
R _{IN}	Input Resistance			10 ¹²		Ω
CMRR	Common Mode Rejection Ratio	R _S ≤100kΩ		80		dB
PSRR	Power Supply Rejection Ratio			80		dB
e _n	Input Referred Noise Voltage	$R_S = 100\Omega$, $f = 1$ kHz		100		nV/√ Hz
in	Input Referred Noise Current	$R_S = 100\Omega$, $f = 1kHz$		0.01		pA/√ Hz
ISUPPLY	Supply Current (Per Amplifier)	No Signal, No Load		6	15	μΑ
V _{01/V02}	Channel Separation	A _V =100		120		dB
SR	Slew Rate	$A_V = 1, C_L = 100pF$ $V_{1N} = 0.2Vp-p$ $R_L = 1M\Omega$		0.016		V/µs
t _r	Rise Time	$V_{IN} = 50 \text{mV}, C_L = 100 \text{pF}$ $R_L = 1 \text{M}\Omega$	į	20		μs
	Overshoot Factor	$V_{IN} = 50 \text{mV}, C_L = 100 \text{pF}$ $R_L = 1 \text{M}\Omega$		5		%


NOTE: C=Commercial Temperature Range (0°C to +70°C)

TYPICAL PERFORMANCE CHARACTERISTICS


SUPPLY CURRENT PER AMPLIFIER AS A FUNCTION OF SUPPLY VOLTAGE



SUPPLY CURRENT PER AMPLIFIER AS A FUNCTION OF FREE-AIR TEMPERATURE




INPUT BIAS CURRENT AS A FUNCTION OF TEMPERATURE



0307-14


0307-12

LARGE SIGNAL DIFFERENTIAL VOLTAGE GAIN AS A FUNCTION OF FREE-AIR TEMPERATURE




LARGE SIGNAL DIFFERENTIAL VOLTAGE GAIN AND PHASE SHIFT AS A FUNCTION OF FREQUENCY


0307-13




COMMON MODE REJECTION RATIO AS A FUNCTION OF FREE-AIR TEMPERATURE




POWER SUPPLY REJECTION RATIO AS A FUNCTION OF FREE-AIR TEMPERATURE



EQUIVALENT INPUT NOISE VOLTAGE AS A FUNCTION OF FREQUENCY



PEAK-TO-PEAK OUTPUT VOLTAGE AS A FUNCTION OF FREQUENCY




0307-20


TYPICAL PERFORMANCE CHARACTERISTICS

0307-21


MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE AS A FUNCTION OF FREQUENCY



MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE AS A FUNCTION OF SUPPLY VOLTAGE




MAXIMUM PEAK-TO-PEAK VOLTAGE AS A FUNCTION OF FREE-AIR TEMPERATURE



0207 22


MAXIMUM OUTPUT SOURCE CURRENT AS A FUNCTION OF




MAXIMUM OUTPUT SINK CURRENT AS A FUNCTION OF SUPPLY VOLTAGE

0307-22

0307-25




MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE AS A FUNCTION OF LOAD RESISTANCE




0307-26


VOLTAGE FOLLOWER LARGE SIGNAL PULSE RESPONSE



VOLTAGE FOLLOWER LARGE SIGNAL PULSE RESPONSE



VOLTAGE FOLLOWER LARGE SIGNAL PULSE RESPONSE



0307-29

0307-27

DETAILED DESCRIPTION

Static Protection

All devices are static protected by the use of input diodes. However, strong static fields should be avoided, as it is possible for the strong fields to cause degraded diode junction characteristics, which may result in increased input leakage currents

Latchup Avoidance

Junction-isolated CMOS circuits employ configurations which produce a parasitic 4-layer (p-n-p-n) structure. The 4-layer structure has characteristics similar to an SCR, and under certain circumstances may be triggered into a low impedance state resulting in excessive supply current. To avoid this condition, no voltage greater than 0.3V beyond the supply rails may be applied to any pin. In general, the op-amp supplies must be established simultaneously with, or before any input signals are applied. If this is not possible, the drive circuits must limit input current flow to 2mA to prevent latchup.

Choosing the Proper Io

Each device in the ICL76XX family has a similar I_Q set-up scheme, which allows the amplifier to be set to nominal quiescent currents of $10\mu A$, $100\mu A$ or $10\mu A$. These current settings change only very slightly over the entire supply voltage range. The ICL7611/12 have an external I_Q control terminal, permitting user selection of each amplifiers' quiescent current. (The 7621 and 7641/42 have fixed I_Q settings – refer to selector guide for details.) To set the I_Q of programmable versions, connect the I_Q terminal as follows:

$$I_{\Omega} = 10 \mu A - I_{\Omega}$$
 pin to V⁺

 $l_Q=100\mu A-l_Q$ pin to ground. If this is not possible, any voltage from V $^+$ -0.8 to V $^-$ +0.8 can be used.

$$I_Q = 1 \text{ mA} - I_Q \text{ pin to V}^-$$

NOTE: The output current available is a function of the quiescent current setting. For maximum p-p output voltage swings into low impedance loads, I_Q of 1mA should be selected.

Output Stage and Load Driving Considerations

Each amplifiers' quiescent current flows primarily in the output stage. This is approximately 70% of the I_O settings.

This allows output swings to almost the supply rails for output loads of $1M\Omega$, $100k\Omega$, and $10k\Omega$, using the output stage in a highly linear class A mode. In this mode, crossover distortion is avoided and the voltage gain is maximized. However, the output stage can also be operated in Class AB for higher output currents. (See graphs under Typical Operating Characteristics). During the transition from Class A to Class B operation, the output transfer characteristic is non-linear and the voltage gain decreases.

Input Offset Nulling

For those models provided with OFFSET NULLING pins, nulling may be achieved by connecting a 25K pot between the OFFSET terminals with the wiper connected to V+. At quiescent currents of 1mA and 100 μA , the nulling range provided is adequate for all V $_{OS}$ selections; however with I $_{Q}\!=\!10\mu\text{A}$, nulling may not be possible with higher values of V $_{OS}$.

Frequency Compensation

The ICL76XX are internally compensated, and are stable for closed loop gains as low as unity with capacitive loads up to 100pF

Extended Common Mode Input Range

The ICL7612 incorporates additional processing which allows the input CMVR to exceed each power supply rail by 0.1 volt for applications where $V_{SUPP} \ge \pm 1.5V$. For those applications where $V_{SUPP} \le \pm 1.5V$, the input CMVR is limited in the positive direction, but may exceed the negative supply rail by 0.1 volt in the negative direction (eg. for $V_{SUPP} = \pm 1.0V$, the input CMVR would be ± 0.6 volts to ± 1.1 volts).

OPERATION AT $V_{SUPP} = \pm 1.0 \text{ VOLTS}$


Operation at $V_{SUPP}=\pm 1.0V$ is guaranteed at $I_Q=10\mu A$ for A and B grades only. This applies to those devices with selectable I_Q , and devices that are set internally to $I_Q=10\mu A$ (i.e., ICL7611, 7612, 7642).


Output swings to within a few millivolts of the supply rails are achievable for $R_L\!\ge\!1 M\Omega.$ Guaranteed input CMVR is $\pm\,0.6V$ minimum and typically $+\,0.9V$ to $-\,0.7V$ at $V_{SUPP}\!=\!\pm\,1.0V.$ For applications where greater common mode range is desirable, refer to the description of ICL7612 above.


The user is cautioned that, due to extremely high input impedances, care must be exercised in layout, construction, board cleanliness, and supply filtering to avoid hum and noise pickup.


APPLICATIONS


Note that in no case is I_Q shown. The value of I_Q must be chosen by the designer with regard to frequency response and power dissipation.













0.2μF 0.2μF 30k 160k 680k 1006 51k 1CL7621 360 INPUT لب 0.1μF 0.2µF 0.1µF + OUTPUT **≨** 360k 1m €

The low bias currents permit high resistance and low capacitance values to be used to achieve low frequency cutoff. $f_c = 10$ Hz, $A_{VCL} = 4$, Passband ripple = 0.1dB

Figure 8: Fifth Order Chebyshev Multiple Feedback Low Pass Filter





^{*}Note that small capacitors (25-50pF) may be needed for stability in some cases.



ICL7650S Super Chopper-Stabilized **Operational Amplifier**

GENERAL DESCRIPTION

The ICL7650S Super Chopper-Stabilized Amplifier offers exceptionally low input offset voltage and is extremely stable with respect to time and temperature. It is a direct replacement for the industry-standard ICL7650 offering improved input offset voltage, lower input offset voltage temperature coefficient, reduced input bias current, and wider common mode voltage range. All improvements are highlighted in bold italics in the Electrical Characteristics section. Critical parameters are quaranteed over the entire commercial, industrial and military temperature ranges.

Harris' unique CMOS chopper-stabilized amplifier circuitry is user-transparent, virtually eliminating the traditional chopper amplifier problems of intermodulation effects, chopping spikes, and overrange lock-up.

The chopper amplifier achieves its low offset by comparing the inverting and non-inverting input voltages in a nulling amplifier, nulled by alternate clock phases. Two external capacitors are required to store the correcting potentials on the two amplifier nulling inputs; these are the only external components necessary.

The clock oscillator and all the other control circuitry is entirely self-contained. However the 14-lead version includes a provision for the use of an external clock, if required for a particular application. In addition, the ICL7650S is internally compensated for unity-gain operation.

FEATURES

- Guaranteed Max Input Offset Voltage for All Temperature Ranges
- Low Long-Term and Temperature Drifts of Input Offset Voltage
- Guaranteed Max Input Bias Current-10 pA
- Extremely Wide Common Mode Voltage Range— +3.5 to -5V
- Reduced Supply Current—2 mA
- Guaranteed Minimum Output Source/Sink Current
- Extremely High Gain-150 dB
- Extremely High CMRR and PSRR—140 dB
- High Slew Rate—2.5V/µs
- Wide Bandwidth—2 MHz
- Unity-gain Compensated
- Clamp Circuit to Avoid Overload Recovery Problems and Allow Comparator Use
- Extremely Low Chopping Spikes at Input and Output
- Characterized Fully Over All Temperature Ranges
- Improved, Direct Replacement for Industry-Standard ICL7650 and other Second-Source Parts

ORDERING INFORMATION

Part	Temperature Range	Package
ICL7650SCPA-1	0°C to +70°C	8-Pin Plastic
ICL7650SCPD		14-Pin Plastic
ICL7650SCTV-1		8-Pin TO-99
ICL7650SIPA-1	-25°C to +85°C	8-Pin Plastic
ICL7650SIPD		14-Pin Plastic
ICL7650SIJD		14-Pin CERDIP
ICL7650SITV-1		8-Pin TO-99
ICL7650SMJD	-55°C to +125°C	14-Pin CERDIP
ICL7650SMTV-1		8-Pin TO-99

ICL7650S

ABSOLUTE MAXIMUM RATINGS

Total Supply Voltage (V $^+$ to V $^-$)	
Voltage on Oscillator Control PinsV+ to V-	
Duration of Output Short Circuit Indefinit	е
Current into Any Pin	
Continuous Total Power Dissipation (T _A = 25°C)	
CERDIP Package500 mV	Ν
Plastic Package375 mV	N
TO-99250 mV	Ν

Storage Temperature Range	-55°C to 150°C
• .	
Lead Temperature (Soldering, 10 sec).	+300°C
Operating Temperature Range	
ICL7650SC	0°C to +70°C
ICL7650SI	25°C to +85°C
ICL7650SM	55°C to +125°C

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

Test Conditions: $(V^+ = +5V, V^- = -5V, T_A = +25^{\circ}C, Test Circuit as in Fig. 3 (unless otherwise specified)$

Symbol	Parameter	Test Conditions		Limits			
Symbol	Farameter	rest conditions	Min	Тур	Max	Units	
v _{os}	Input Offset Voltage	$T_A = +25^{\circ}C$		± 0.7	±5		
	(Note 2)	$0^{\circ}C \le T_{A} \le +70^{\circ}C$		± 1	± 8	μ∨	
		$-25^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$		±2	± 10	μV	
		-55°C ≤ T _A ≤ +125°C		± 4	± 20		
$\Delta V_{OS}/\Delta T$	Average Temperature	0°C ≤ T _A ≤ +70°C		0.02			
	Coefficient of Input Offset Voltage (Note 2)	$-25^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$		0.02		μV/°C	
	vonage (Note 2)	$-55^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$		0.03	0.1		
ΔV _{OS} /Δt	Change in Input Offset with Time			100		nV/√month	
I _{bias}	Input Bias Current (+) , (-)	T _A = 25°C		4	10		
		$0^{\circ}C \le T_{A} \le +70^{\circ}C$		5	20		
		$-25^{\circ}C \le T_{A} \le +85^{\circ}C$		20	50	pΑ	
		$-55^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$		20	50		
		+85°C ≤ T _A ≤ +125°C		100	500		
los	Input Offset Current	T _A = 25°C		8	20		
	(-)- (+)	0°C ≤ T _A ≤ +70°C		10	40		
!		$-25^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$		20	40	pА	
		$-55^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$		20	40		
		+85°C ≤ T _A ≤ +125°C		20	50		
R _{IN}	Input Resistance			1012		Ω	
A _{VOL}	Large Signal Voltage Gain	$R_L = 10 \text{ k}\Omega, V_O = \pm 4V, T_A = 25^{\circ}\text{C}$	135	150			
	(Note 2)	0°C ≤ T _A ≤ +70°C	130			dB	
		$-25^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$	130				
		-55°C ≤ T _A ≤ +125°C	120				
V _{OUT}	Output Voltage Swing	$R_L = 10 k\Omega$	±4.7	± 4.85		V	
	(Note 3)	$R_L = 100 \text{ k}\Omega$		± 4.95		1	

ELECTRICAL CHARACTERISTICS (Continued)

Test Conditions: (V $^+$ = +5V, V $^-$ = -5V, T $_A$ = +25°C, Test Circuit as in Fig. 3 (unless otherwise specified)

Symbol	Parameter	Test Conditions		Limits		Units
Cymbol	1 drameter	rest conditions	Min	Тур	Max	Omis
CMVR	Common Mode Voltage Range	T _A = 25°C	-5	-5.2 to +4	+ 3.5	
	(Note 2)	$0^{\circ}C \le T_{A} \le +70^{\circ}C$	-5		+ 3.5	v
	·	-25°C ≤ T _A ≤ +85°C	-5		+ 3.5	•
		-55°C ≤ T _A ≤ +125°C	-5		+ 3.5	
CMRR	Common Mode Rejection Ratio	CMVR = $-5V \text{ to } +3.5V, T_A = 25^{\circ}C$	120	140		
	(Note 2)	$0^{\circ}C \le T_{A} \le +70^{\circ}C$	120			dB
		25°C ≤ T _A ≤ +85°C	115			l ub
		-55°C ≤ T _A ≤ +125°C	110			
PSRR	Power Supply Rejection Ratio	$V+, V-=\pm 3V \text{ to } \pm 8V$	120	140		dB
en	Input Noise Voltage	$R_S = 100\Omega$, $f = DC$ to 10 Hz		2		μ∨р-р
in	Input Noise Current	f = 10 Hz		0.01		pA/√Hz
GBW	Gain Bandwidth Product			2		MHz
SR	Slew Rate	$C_L = 50 \text{ pF}, R_L = 10 \text{ k}\Omega$		2.5		V/μs
t _r	Rise Time			0.2		μs
	Overshoot			20		%
V+ to V-	Operating Supply Range		4.5		16	٧
I _{supp}	Supply Current	No Load, T _A = 25°C		2	3	3
		$0^{\circ}C \le T_{A} \le +70^{\circ}C$			3.2	mA
		$-25^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$			3.5	1117
		$-55^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$			4	
l _O source	Output Source Current	T _A = 25°C	2.9	4.5		
		$0^{\circ}C \le T_{A} \le +70^{\circ}C$	2.3			mA
		$-25^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$	2.2			1
		$-55^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$	2			1
l _{O sink}	Output Sink Current	T _A = 25°C	25	30		
	[0°C ≤ T _A ≤ +70°C	20			mA
		$-25^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$	19			1111
		-55°C ≤ T _A ≤ +125°C	17			
f _{ch}	Internal Chopping Frequency	Pins 12 & 14 Open	120	250	375	Hz
	Clamp ON Current (Note 4)	$R_L = 100 \text{ k}\Omega, T_A = 25^{\circ}\text{C}$	25	70		μΑ
	Clamp OFF Current	$-4V \le V_{out} \le +4V$, $T_A = 25$ °C		0.001	5	
	(Note 4)	0°C ≤ T _A ≤ +70°C			10	nA
		$-25^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$			10] ''^
		-55°C ≤ T _A ≤ +125°C			15	1


NOTE 1: Limiting input current to 100 μ A is recommended to avoid latchup problems. Typically 1 mA is safe, however this is not guaranteed.


^{2:} These parameters are guaranteed by design and characterization, but not tested at temperature extremes because thermocouple effects prevent precise measurement of these voltages in automatic test equipment.

^{3:} OUTPUT CLAMP not connected. See typical characteristic curves for output swing vs. clamp current characteristics.

^{4:} See OUTPUT CLAMP under detailed description.


^{5:} All significant improvements over the industry-standard ICL7650 are highlighted in *bold italics*.








ICL7650S


TYPICAL PERFORMANCE CHARACTERISTICS














Clock Ripple Referred to the Input vs. Temperature



10Hz P-P Noise Voltage vs. Chopping Frequency




Input Offset Voltage Change




Input Offset Voltage vs. Chopping Frequency

0089-7

0089-10




Output with Zero Input; Gain = 1000; Balanced Source Impedance = 10 $k\Omega$




0089-11

TYPICAL PERFORMANCE CHARACTERISTICS (Continued)




Open Loop Gain and Phase Shift vs. Frequency




0089-13

Voltage Follower Large Signal Pulse Response*




Voltage Follower Large Signal Pulse Response*




0089-14

0089-15






P-Channel Clamp Current vs. Output Voltage



0089-16

0089-17

OPERATIONAL AMPLIFIERS



DETAILED DESCRIPTION Amplifier

The functional diagram shows the major elements of the ICL7650S. There are two amplifiers, the main amplifier, and the nulling amplifier. Both have offset-null capability. The main amplifier is connected continuously from the input to the output, while the nulling amplifier, under the control of the chopping oscillator and clock circuit, alternately nulls itself and the main amplifier. The nulling connections, which are MOSFET gates, are inherently high impedance, and two external capacitors provide the required storage of the nulling potentials and the necessary nulling-loop time constants. The nulling arrangement operates over the full common-mode and power-supply ranges, and is also independent of the output level, thus giving exceptionally high CMRR, PSRR, and AyOI.

Careful balancing of the input switches, and the inherent balance of the input circuit, minimizes chopper frequency charge injection at the input terminals, and also the feedforward-type injection into the compensation capacitor, which is the main cause of output spikes in this type of circuit.

Intermodulation

Previous chopper-stabilized amplifiers have suffered from intermodulation effects between the chopper frequency and input signals. These arise because the finite AC gain of the amplifier necessitates a small AC signal at the input. This is seen by the zeroing circuit as an error signal, which is chopped and fed back, thus injecting sum and difference frequencies and causing disturbances to the gain and phase vs. frequency characteristics near the chopping frequency. These effects are substantially reduced in the ICL7650S by feeding the nulling circuit with a dynamic current, corresponding to the compensation capacitor current, in such a way as to cancel that portion of the input signal due to finite AC gain. Since that is the major error contribution to the ICL7650S, the intermodulation and gain/phase disturbances are held to very low values, and can generally be ignored.

Capacitor Connection

The null/storage capacitors should be connected $^{\prime\prime}$, the C_{EXTA} and C_{EXTB} pins, with a common connection to the C_{RETN} pin. This connection should be made directly by either a separate wire or PC trace to avoid injecting load current IR drops into the capacitive circuitry. The outside foil, where available, should be connected to C_{RETN}.

Output Clamp

The OUTPUT CLAMP pin allows reduction of the overload recovery time inherent with chopper-stabilized amplifiers. When tied to the inverting input pin, or summing junction, a current path between this point and the OUTPUT pin occurs just before the device output saturates. Thus uncontrolled input differential inputs are avoided, together with the consequent charge build-up on the correction-storage capacitors. The output swing is slightly reduced.

Clock

The ICL7650S has an internal oscillator, giving a chopping frequency of 200 Hz, available at the CLOCK OUT pin on the 14-pin devices. Provision has also been made for the use of an external clock in these parts. The INT/EXT pin has an internal pull-up and may be left open for normal operation, but to utilize an external clock this pin must be tied to V- to disable the internal clock. The external clock signal may then be applied to the EXT CLOCK IN pin. An internal divide-by-two provides the desired 50% input switching duty cycle. Since the capacitors are charged only when EXT CLOCK IN is high, a 50%-80% positive duty cycle is recommended, especially for higher frequencies. The external clock can swing between V+ and V-. The logic threshold will be at about 2.5V below V+. Note also that a signal of about 400 Hz, with a 70% duty cycle, will be present at the EXT CLOCK IN pin with INT/EXT high or open. This is the internal clock signal before being fed to the divider.


In those applications where a strobe signal is available, an alternate approach to avoid capacitor misbalancing during overload can be used. If a strobe signal is connected to EXT CLK IN so that it is low during the time that the overload signal is applied to the amplifier, neither capacitor will be charged. Since the leakage at the capacitor pins is quite low at room temperature, the typical amplifier will drift less than $10~\mu\text{V/sec}$, and relatively long measurements can be made with little change in offset.

BRIEF APPLICATION NOTES Component Selection

The two required capacitors, C_{EXTA} and C_{EXTB} , have optimum values depending on the clock or chopping frequency. For the preset internal clock, the correct value is $0.1~\mu\text{F}$, and to maintain the same relationship between the chopping frequency and the nulling time constant this value should be scaled approximately in proportion if an external clock is used. A high-quality film-type capacitor such as mylar is preferred, although a ceramic or other lower-grade capacitor may prove suitable in many applications. For quickest setting on initial turn-on, low dielectric absorption capacitors (such as polypropylene) should be used. With ceramic capacitors, several seconds may be required to settle to 1 μV .

Static Protection

All device pins are static-protected by the use of input diodes. However, strong static fields and discharges should be avoided, as they can cause degraded diode junction characteristics, which may result in increased input-leakage currents.



Latchup Avoidance

Junction-isolated CMOS circuits inherently include a parasitic 4-layer (p-n-p-n) structure which has characteristics similar to an SCR. Under certain circumstances this junction may be triggered into a low-impedance state, resulting in excessive supply current. To avoid this condition, no voltage greater than 0.3V beyond the supply rails should be applied to any pin. In general, the amplifier supplies must be established either at the same time or before any input signals are applied. If this is not possible, the drive circuits must limit input current flow to under 1 mA to avoid latchup, even under fault conditions.

Output Stage/Load Driving

The output circuit is a high-impedance type (approximately 18 kΩ), and therefore with loads less than this value, the chopper amplifier behaves in some ways like a transconductance amplifier whose open-loop gain is proportional to load resistance. For example, the open-loop gain will be 17 dB lower with a 1 kΩ load than with a 10 kΩ load. If the amplifier is used strictly for DC, this lower gain is of little consequence, since the DC gain is typically greater than 120 dB even with a 1 kΩ load. However, for wideband applications, the best frequency response will be achieved with a load resistor of 10 kΩ or higher. This will result in a smooth 6 dB/octave response from 0.1 Hz to 2 MHz, with phase shifts of less than 10° in the transition region where the main amplifier takes over from the null amplifier.

Thermo-Electric Effects

The ultimate limitations to ultra-high precision DC amplifiers are the thermo-electric or Peltier effects arising in thermocouple junctions of dissimilar metals, alloys, silicon, etc. Unless all junctions are at the same temperature, thermoelectric voltages typically around 0.1 $\mu\text{V/}^{\circ}\text{C}$, but up to tens of $\mu\text{V/}^{\circ}\text{C}$ for some materials, will be generated. In order to

realize the extremely low offset voltages that the chopper amplifier can provide, it is essential to take special precautions to avoid temperature gradients. All components should be enclosed to eliminate air movement, especially that caused by power-dissipating elements in the system. Low thermoelectric-efficient connections should be used where possible and power supply voltages and power dissipation should be kept to a minimum. High-impedance loads are preferable, and good separation from surrounding heat-dissipating elements is advisable.

Guarding

Extra care must be taken in the assembly of printed circuit boards to take full advantage of the low input currents of the ICL7650S. Boards must be thoroughly cleaned with TCE or alcohol and blown dry with compressed air. After cleaning, the boards should be coated with epoxy or silicone rubber to prevent contamination.

Even with properly cleaned and coated boards, leakage currents may cause trouble, particularly since the input pins are adjacent to pins that are at supply potentials. This leakage can be significantly reduced by using guarding to lower the voltage difference between the inputs and adjacent metal runs. Input guarding of the 8-lead TO-99 package is accomplished by using a 10-lead pin circle, with the leads of the device formed so that the holes adjacent to the inputs are empty when it is inserted in the board. The guard, which is a conductive ring surrounding the inputs, is connected to a low impedance point that is at approximately the same voltage as the inputs. Leakage currents from high-voltage pins are then absorbed by the quard.

The pin configuration of the 14-pin dual in-line package is designed to facilitate guarding, since the pins adjacent to the inputs are not used (this is different from the standard 741 and 101A pin configuration, but corresponds to that of the LM108).


Pin Compatibility

The basic pinout of the 8-pin device corresponds, where possible, to that of the industry-standard 8-pin devices, the LM741, LM101, etc. The null-storing external capacitors are connected to pins 1 and 8, usually used for offset null or compensation capacitors, or simply not connected. In the case of the OP-05 and OP-07 devices, the replacement of the offset-null pot, connected between pins 1 and 8 and V+, by two capacitors from those pins to pin 5, will provide easy compatibility. As for the LM108, replacement of the compensation capacitor between pins 1 and 8 by the two capacitors to pin 5 is all that is necessary. The same operation, with the removal of any connection to pin 5, will suffice for the LM101, μ A748, and similar parts.

The 14-pin device pinout corresponds most closely to that of the LM108 device, owing to the provision of "NC" pins for guarding between the input and all other pins. Since this device does not use any of the extra pins, and has no provision for offset-nulling, but requires a compensation capacitor, some changes will be required in layout to convert it to the ICL7650S.

TYPICAL APPLICATIONS

Clearly the applications of the ICL7650S will mirror those of other op amps. Anywhere that the performance of a circuit can be significantly improved by a reduction of input-offset voltage and bias current, the ICL7650S is the logical choice. Basic non-inverting and inverting amplifier circuits are shown in Figures 5 and 6. Both circuits can use the output clamping circuit to enhance the overload recovery performance. The only limitations on the replacement of other op amps by the ICL7650S are the supply voltage (\pm 8V max.) and the output drive capability (10 k Ω load for full swing). Even these limitations can be overcome using a simple booster circuit, as shown in Figure 7, to enable the full output capabilities of the LM741 (or any other standard device) to be combined with the input capabilities of the ICL7650S. The pair form a composite device, so loop gain stability, when the feedback network is added, should be watched carefully.









Figure 8 shows the use of the clamp circuit to advantage in a zero-offset comparator. The usual problems in using a chopper stabilized amplifier in this application are avoided, since the clamp circuit forces the inverting input to follow the input signal. The threshold input must tolerate the output clamp current $\approx V_{IN}/R$ without disturbing other portions of the system.





Normal logarithmic amplifiers are limited in dynamic range in the voltage-input mode by their input-offset voltage. The built-in temperature compensation and convenience features of the ICL8048 can be extended to a voltage-input dynamic range of close to 6 decades by using the ICL7650S to offset-null the ICL8048, as shown in Figure 9. The same concept can also be used with such devices as the HA2500 or HA2600 families of op amps to add very low offset voltage capability to their very high slew rates and bandwidths. Note that these circuits will also have their DC gains, CMRR, and PSRR enhanced.

ICL7650S



FOR FURTHER APPLICATIONS ASSISTANCE, SEE A053 AND R017

Operational Amplifiers Glossary of Terms

AVERAGE INPUT OFFSET CURRENT DRIFT - The average change in offset current between room (+25°C) and high temperature (+125°C, +85°C or +75°C) or between room temperature and low temperature (0°C, -25°C or -55°C) divided by the temperature difference.

AVERAGE OFFSET VOLTAGE DRIFT - The average change in offset voltage between room (+25°C) and high temperature (+125°C, +85°C or +75°C) or between room temperature and low temperature (0°C, -25°C or -55°C) divided by the temperature difference.

CHANNEL SEPARATION - The ratio of the output of a driven amplifier to the output (referred to input) of an adjacent undriven amplifier.

COMMON MODE INPUT VOLTAGE (V_{IC}) - The average of the voltages present at the differential input terminals.

COMMON MODE INPUT VOLTAGE RANGE (VICR) - The range of voltage that if exceeded at either input terminal will cause the amplifier to cease operating properly.

COMMON MODE REJECTION RATIO (CMRR) - The ratio of change in input offset voltage to change in input common-mode voltage, expressed in dB.

$$CMRR = 20 \times log_{10} \frac{VIO}{VCM}$$

COMMON MODE RESISTANCE (ric) - The ratio of change in input common-mode voltage to the resulting change in input current.

DIFFERENTIAL INPUT RESISTANCE (r_{id}) - The ratio of change in input differential voltage (small-signal, assumes amplifier operating linearly) to the resulting change in differential input current.

FULL POWER BANDWIDTH (FPBW) - The maximum frequency at which a full scale undistorted (THD < 1%) sine wave can be obtained at the output of the amplifier.

GAIN BANDWIDTH (GBW) - The open-loop gain of an op amp (in V/V) at a mid-band, linear-region frequency (usually between 1KHz and 10KHz) times that frequency (in Hz). GBW = [AVOL] • f

INPUT BIAS CURRENT (IBIAS) - The average of the currents flowing into or out of the input terminals when the output is at zero volts.

INPUT CAPACITANCE (CIN) - The equivalent capacitance seen looking into either input terminal.

INPUT NOISE CURRENT (in) - The input noise current that would reproduce the noise seen at the output if all amplifier noise sources were set to zero and the source impedances were large compared to the optimum source impedance.

INPUT OFFSET CURRENT (IOS) - The difference in the currents flowing into the two input terminals when the output is at zero volts.

INPUT OFFSET VOLTAGE (VOS) - The differential D.C. voltage required to zero the output voltage with no input signal or load. Input offset voltage may also be defined for the case where two equal resistances are inserted in series with the input leads.

INPUT NOISE VOLTAGE (e_n) - The input noise voltage that would reproduce the noise seen at the output if all the amplifier noise sources and source resistances were set to zero.

LARGE SIGNAL VOLTAGE GAIN (A_V) - The ratio of the peak to peak output voltage swing (over a specified range) to the change in input voltage required to drive the output.

OUTPUT CURRENT (IOUT) - The output current available from the amplifier at some specified output voltage.

OUTPUT RESISTANCE (RO) - The ratio of the change in output voltage to the change in output current.

OUTPUT SHORT CIRCUIT CURRENT (ISC) - The output current available from the amplifier with the output shorted to ground (or other specified potential).

OUTPUT VOLTAGE SWING (V_{OUT}) - The maximum output voltage swing, referred to ground, that can be obtained under specified loading conditions.

OVERSHOOT - Peak excursion above final value of an output step response.

POWER SUPPLY REJECTION RATIO (PSRR) - The ratio of the change in input offset voltage to the change in power supply voltage producing it.

RISE TIME (t_r) - The time required for an output voltage step to change from 10% to 90% of its final value, when the input is subjected to a small-signal voltage pulse.

SETTLING TIME (t_{set.}) - The time required, after application of a step input signal, for the output voltage to settle and remain within a specified error band around the final value.

SLEW RATE (SR) - The rate of change of the output under large-signal conditions. Slew rate may be specified separately for both positive and negative going changes.

SUPPLY CURRENT (Is) - The current required from the power supply to operate the amplifier with no load and the output at zero volts.

SUPPLY VOLTAGE RANGE - The range of power supply voltage over which the amplifier may be safely operated.

UNITY GAIN BANDWIDTH - The frequency range from D.C. to that frequency where the amplifiers open loop gain is unity.

LINEAR

4

COMPARATORS

		PAGE
SELECTION GUID	E	4-2
COMPARATORS D	ATA SHEETS	
CA 139, A	Quad Voltage Comparators	4-3
CA 239, A	Quad Voltage Comparators	4-3
CA 339, A	Quad Voltage Comparators	4-3
CA 3098	Programmable Schmitt Trigger-With Memory	4-8
CA 3290, A	BiMOS Dual Voltage Comparators	4-15
HA 4900, 02, 05	Precision Quad Comparators	4-24
HFA 0003, 3L	Ultra-High Speed Precision Comparator	4-31
LM 339, A	Quad Voltage Comparator	4-3

NOTE: Bold type designates a new product from Harris.

Selection Guide

COMPARATORS

General Purpose Electrical Characteristics, $T_A = +25^{\circ}C$

TYPE	VIO MAX mV	l _I MAX nA	j+ MAX Ma	MAX V+, V-	A _{OL} (MIN) dB	RESPONSE TIME	PIN COUNT AND PKG TYPE	
Dual-Unit	Types							
CA3290	20	50pA	3	±18	88	(1)	8E, S, T	
CA3290A	10	40pA	3	±18	88		14E1	
Quad-Uni	t Type	s						
CA139	5	100	8	±18	1	(2)	14E	
CA139A	2	100	8	±18	94		14E	
CA239	5	250	2	±18	-		14E	
CA239A	2	250	2	±18	94		14E	
CA339	5	250	2	±18	94		14E	
CA339A	2	250	2	±18	94		14E	

TYPE	V _{IO}	I _{IO}	COMMENTS	RE- SPONSE TIME	PIN CT AND PKG TYPE
HA-4900	2	10	Single or dual supply.	130ns	16
HA-4902	2	10	Analog and logic supplies separated for	130ns	16
HA-4905	4	25	easier interface and noise immunity	130ns	16

Response Time:

(1) - tr = 1.2 μ s, tf = 200 ns (2) - tr = 1.3 μ s, tf = 300 ns

Ultra High Speed Comparators

TYPE	PROPAGATION DELAY ns	TRACKING BANDWIDTH MHz	V _{IO} mV	LARGE SIGNAL VOLTAGE GAIN V/V	COMMENTS
HFA-0003	2.0	270	1	3100	Direct Output Version
HFA-0003L	2.1	270	1	3100	Latched Output Version with User Programmable Hysteresis Control

^{*}See Packaging and Ordering Information in Section 12.



Quad Voltage Comparators For Industrial, Commercial and Military Applications

August 1991

Features

- . Operation from Single or Dual Supplies
- Common Mode Input Voltage Range to GND
- Output Voltage Compatible with TTL, DTL, ECL, MOS and CMOS
- . Differential Input Voltage Range Equal to the Supply Voltage
- Maximum Input Offset Voltage (Vio):

 - ► CA139, CA239, CA3395mV
- Replacement for Industry Types 139, 239, 339, 139A. 239A, and 339A

Applications

- Square Wave Generators
- . Time Delay Generators
- Pulse Generators
- Multivibrators
- . High Voltage Digital Logic Gates
- A/D Converters
- MOS Clock Timers

Description

The CA139, CA239, CA339, CA139A, CA239A, and CA339A types consist of four independent single or dual supply voltage comparators on a single monolithic substrate. The common mode input voltage range includes ground even when operated from a single supply, and the low power supply current drain makes these comparators suitable for battery operation. These types were designed to directly interface with TTL and CMOS.

Types CA139A, CA239A, and CA339A have all the features and characteristics of their prototype counterparts CA139. CA239, and CA339 plus an even lower input offset voltage characteristic. These devices are supplied in a 14-lead Small Outline package (M suffix), in a 14-lead dual-in-line plastic package (E suffix) and in a 14-lead dual-in-line hermetic (frit- seal) ceramic package (F suffix). The CA339 is also available in chip form (H suffix).

Functional Diagram




FIGURE 1.



^{*} Technical Data on LM Branded types is identical to the corresponding CA Branded types

MAXIMUM RATINGS, Absolute-Maximum Values at $T_A = 25^{\circ}C$:

36 V or ±18 V
±36 V
-0.3 V to +36 V
50 mA
Continuous
750 mW
derate linearly at 6.67 mW/°C
–55 to +125°C
-65 to +150°C
+265°C.

 $^{^{*}}$ Inputs must not go more negative than -0.3 V.




Fig. 2-Schematic diagram.

ELECTRICAL CHARACTERISTICS

'	TEST CONDI	L							
CHARACTERISTIC	V ⁺ = 5 V		CA139				CA13	9A	UNITS
	Unless otherwise indicated		Min.	Тур.	Max.	Min.	Тур.	Max.	
Input Offset		25°C	_	2	5	_	1	2	
Voltage (V _{IO}) At Output Switch Point V ≅ 1.4 V	V _{REF} = 1.4 V,R _S = 0		_	J	9	_	_	4	mV
Differential Input Voltage (V _{ID})	Keep all input for V [—] (If use Notes 1, 2		ı	ı	36	ı	_	36	٧
Saturation Voltage	V _I = 1 V, V _I ⁺ = 0 V,	25°C	_	250	400		250	400	,,
(V _{sat})	I _{SINK} ≤ 4 mA	Note 1	_	1	700	ı	_	700	mV
Common-Mode Input Voltage Range (V _{ICR})	Note 3	25°C Note 1	0	-	V ⁺ -1.5	0		V ⁺ -1.5 V ⁺ -2	V
Input Offset		25°C	_	3	25	_	3	25	nA
Current (I _{IO})		Note 1			100			100	
Input Bias Current (I _{IB})	I _I ⁺ or I _I with Output in Linear Range	25°C	_	25	100	_	25	100	пA
		Note 1	_	_	300	-	_	300	
Total Supply Current (I ⁺)	$R_L = \infty$ on all parators, $T_A =$		-	0.8	2	-	8.0	2	mA
Output Leakage	V ₁ ⁺ ≥1 V, V ₁ ⁻ = 0, V _O = 5 V	25°C	_	0.1	_	_	0.1	_	пA
Current	$V_1^+ \ge 1 \text{ V},$ $V_1^- = 0,$ $V_0 = 30 \text{ V}$	Note 1	-	_	1	_	-	1	μΑ
Output Sink Current	$V_1^- \ge 1 \text{ V},$ $V_1^+ = 0,$ $V_0 \le +1.5 \text{ V},$ $T_A = 25^{\circ}\text{C}$		6	16		6	16	_	mA
Voltage Gain (A _{OL})	R _L ≥15 kΩ,V T _A = 25 ^o C	⁺ =15 V,	_	200	_	50	200	_	V/mV
Large Signal Response Time	V_I = TTL Logic Swing, V_{REF} = +1.4 V, V_{RL} = 5.0 V, R_L = 5.1 k Ω , T_A = 25°C		_	300	_	_	300	_	ns
Response Time See Figs. 5 & 6	$V_{RL} = 5 V,$ $R_{L} = 5.1 k\Omega,$ $T_{A} = 25^{\circ}C$		_	1.3	_	_	1.3	_	μs

Note 1: Ambient Temperature (T_A) applicable over operating temperature range as shown below. CA139 (-55 to +125°C) CA239 (-25 to +85°C) CA339 (0 to +70°C) CA339A

Note 2: The comparator will provide a proper output state even if the positive swing of the inputs exceeds the power supply voltage level, if the other input remains within the common-mode voltage range. The low input voltage state must not be less than -0.3 V (or 0.3 V below the magnitude of the negative power supply, if used).

Note 3: The upper end of the common-mode voltage range is $(V^+) - 1.5 \text{ V}$, but either or both inputs can go to +30 V without damage.



ELECTRICAL CHARACTERISTICS

	TEST CONDITIONS		LIMITS						
CHARACTERISTIC	V ⁺ = 5 V		C	A239 ,	CA339	CA23	39A, C	A339A	UNITS
	Unless othe indicate		Min.	Тур.	Max.	Min.	Тур.	Max.	
Input Offset Voltage (V _{IO})		25°C	_	2	5	-	1	2	
At Output Switch Point V ≅ 1.4 V.	V _{REF} = 1.4 V,R _S = 0	Note 1	_	-	9	_	_	4	mV
Differential Input Voltage (V _{ID})	Keep all input V for V ⁻ (If the Notes 1, 2		_	-	36	ı	ı	36	٧
Saturation Voltage	V _I ⁻ = 1 V, V _I ⁺ = 0 V,	25°C	_	·250	400	-	250	400	mV
(V _{sat})	I _{SINK} ≤ 4 mA	Note 1	_	_	700	-	-	700	,
Common-Mode Input Voltage	Note 3	25°C	0	_	V ⁺ –1.5	0	-	V ⁺ –1.5	v
Range (V _{ICR})	Note 5	Note 1	0	_	V ⁺ -2	0	-	V ⁺ –2	
Input Offset	11+-11-	25°C	_	5	50	_	5	50	пA
Current (I _{IO})		Note 1			150			150	
Input Bias Current	I _I ⁺ or I _I with Output in Linear Range	25°C		25	250	_	25	250	nA
(I _{IB})		Note 1	_	_	400	_	-	400	""
Total Supply Current (I+)	$R_L = \infty$ on all parators, $T_A = \infty$		_	0.8	2	_	0.8	2	mA
Output Leakage	$V_{I}^{+} \ge 1 \text{ V},$ $V_{I}^{-} = 0,$ $V_{O} = 5 \text{ V}$	25°C	_	0.1	_	_	0.1	_	nA
Current	$V_1^+ \ge 1 \text{ V},$ $V_1^- = 0,$ $V_0 = 30 \text{ V}$	Note 1	-	-	1	-	_	1	μΑ
Output Sink Current	$V_1^- \ge 1 \text{ V},$ $V_1^+ = 0,$ $V_0 \le +1.5 \text{ V},$ $T_A = 25^{\circ}\text{C}$		6	16	_	6	16	_	mA
Voltage Gain (A _{OL})	R _L ≥15 kΩ,V T _A = 25°C	′ ⁺ =15 V,	-	200	_	50	200	-	V/mV
Large Signal Response Time	V_I = TTL Logic Swing, V_{REF} = +1.4 V, V_{RL} = 5.0 V, R_L = 5.1 k Ω , V_A = 25°C		_	300	-	_	300	_	ns
Response Time See Figs. 5 & 6	V _{RL} = 5 V, R _L = 5.1 kΩ, T _A = 25 ^o C		_	1.3		-	1.3	_	μs

Note 1: Ambient Temperature (T_A) applicable over operating temperature range as shown below. CA139 (-55 to +125°C) CA239 (-25 to +85°C) CA339 (0 to +70°C) CA339A

Note 2: The comparator will provide a proper output state even if the positive swing of the inputs exceeds the power supply voltage level, if the other input remains within the common-mode voltage range. The low input voltage state must not be less than -0.3 V (or 0.3 V below the magnitude of the negative power supply, if used).

Note 3: The upper end of the common-mode voltage range is $(V^{+}) - 1.5 \text{ V}$, but either or both inputs can go to +30 V without damage.

TYPICAL CHARACTERISTICS




Fig. 3-Supply current vs. supply voltage.




Fig. 4-Input current vs. supply voltage.




Fig. 5—Response time for various input overdrives—negative transition.




Fig. 6—Response time for various input overdrives—positive transition.





Fig. 7-Output saturation voltage vs. output sink current.

Chip Version (CA339H)



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch) .



Programmable Schmitt Trigger - With Memory Dual-Input Precision Level Detectors

August 1991

Features

- Programmable Operating Current
- Micropower Standby Dissipation
- Low Input On/Off Current of Less Than 1nA for Programmable Bias Current of 1μA
- Built-in Hysteresis......20mV (Max)

Applications

- Control of Relays, Heaters, LEDs, Lamps, Photosensitive Devices, Thyristors, Solenoids, etc.
- · Signal Reconditioning
- Phase and Frequency Modulators
- · On/Off Motor Switching
- · Schmitt Triggers, Level Detectors
- Time Delays
- Overvoltage, Overcurrent, Overtemperature Protection
- Battery-Operated Equipment
- . Square and Triangular-Wave Generators


Description

The CA3098 Programmable Schmitt Trigger is a monolithic silicon integrated circuit designed to control high-operating-current loads such as thyristors, lamps, relays, etc. The CA3098 can be operated with either a single power supply with maximum operating voltage of 16V, or a dual power supply with maximum operating voltage of ±8V. It can directly control currents up to 150mA and operates with microwatt standby power dissipation when the current to be controlled is less than 30mA. The CA3098 contains the following major circuit-function features (see Figure 1):

- 1. Differential amplifiers and summer: the circuit uses two differential amplifiers, one to compare the input voltage with the "high" reference, and the other to compare the input with the "low" reference. The resultant output of the differential amplifiers actuates a summer circuit which delivers a trigger that initiates a change in state of a flip-flop.
- Flip-flop: the flip-flop functions as a bistable "memory" element that changes state in response to each trigger command.
- Driver and output stages: these stages permit the circuit to "sink" maximum peak load currents up to 150mA at terminal 3.
- Programmable operating current: the circuit incorporates access at terminal 2 to permit programming the desired quiescent operating current and performance parameters.

The CA3098 is supplied in the 8 lead dual-in-line plastic package ("Mini-DIP", E suffix), and in chip form (H suffix).

For information on another Harris Dual-Input Precision Level Detector, see the data bulletin for the Harris CA3099E, File No. 620.



ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}C$ Unless Otherwise Specified

CHARACTERISTIC	TEST CONDITIONS	Fig.		UNITS		
		No.	Min.	Тур.	Max.	011170
Input Offset Voltage: "Low" Ref., VIO(LR)	V _{LR} = Gnd, V _{HR} = 3 V I _{BIAS} = 100 μA	5	-15	-3	6	mV
"High" Ref., V _{IO(HR)}	V_{HR} = Gnd, V_{LR} = $-3 V$ I_{BIAS} = 100 μ A	6	-10	±10	10	
Temp. Coeff: "Low" Ref. "High" Ref.	−55 °C to + 125 °C −55 °C to + 125 °C	7 8	-	4.5 ±8.2	_	μV/°C
Min. Hysteresis Voltage V _{IO(HR-LR)} :	$V_{REG} = 6 \text{ V}, V^{+} = 12 \text{ V}$ $I_{BIAS} = 100 \mu A$	9	-	3	20	mV
Temp. Coeff.	−55°C to + 125 °C	· 10	1	6.7		μV/°C
Output Saturation Voltage, $V_{CE}(SAT)$	$V_1 = 4 \text{ V}, V_{REG} = 6 \text{ V}, V^+ = 12 \text{ V}, I_{BIAS} = 100 \mu\text{A}$	11,12	-	0.72	1.2	٧
Total Supply Current, ITOTAL: "ON"	V _I = 4 V, V _{REG} = 6 V; V ⁺ = 12 V, I _{BIAS} = 100 μA	13,14	500	710	800	μΑ
"OFF"	V _I = 8 V, V _{REG} = 6 V V ⁺ = 12 V, I _{BIAS} = 100 μA		400	560	750	μΑ
Input Bias Current, I _{IB} : I _B (p-n-p)	V _I = 4 V, V _{REG} = 6 V V ⁺ = 12 V, I _{BIAS} = 100 μA	15	-	42	100	nA
IB(n-p-n)	$V_1 = 8 \text{ V}, V_{REG} = 6 \text{ V}$ $V^+ = 12 \text{ V}, I_{BIAS} = 100 \mu\text{A}$		_	28	100	nA
Output Leakage Current, ICE(OFF)	Current from Term. 3 when Q46 is "OFF"		_	_	10	μΑ
Switching Times: Delay, t _d	I _C = 100 μA		_	600	_	ns
Fall, t _f	I _{BIAS} = 100 μA	18	-	50	-	ns
Rise, t _r	V ⁺ = 5 V		_	500	-	ns
Storage, t _S	V _{REG} = 2.5 V		_	4.5	-	μs
Output Current, IO	$V^{+} = 12 \text{ V}, I_{BIAS} = 50 \mu A$	_	100	-	-	mA

Maximum Ratings, Absolute-Maximum Values at $T_A = 25^{\circ}C$:	
Supply Voltage Between Terminals 6 and 4,	5 V
Output Voltage Between Terminals 7 and 4, and 3 and 4	i v
Differential Input Voltage Between Terminals 8 and 1, and	
Terminals 7 and 8	V
Operating Voltage Range:	
Term. 8	V^- to V^+
Term. 7 (V plus 2.0	
Term. 1 (V ⁻) to (V ⁺ min	us 2.0 V)
Load Current (Term. 3)	mA
Input Current to Voltage Regulator (Term. 5)	mA.
Programmable Bias Current (Term. 2)	mΑ
Output Current Control (Term. 5)	mA
Power Dissipation:	
Up to $T_A = 55^{\circ}C$	
Above $T_A = 55^{\circ}C$ Derate linearly at	mW/°C
Ambient Temperature Range (All Packages):	
Operating	o +125 °C
Storage—65 t	o +150 °C
Lead Temperature (During Soldering):	
At distance $1/16 \pm 1/32$ inch $(1.59 \pm 0.79 \text{ mm})$	
from case for 10 seconds max	5 °C




Fig. 2 - Schematic diagram of CA3098.

General Description of Circuit Operation (Refer to Figs. 2, 3, 4)

When the signal-input voltage of the CA3098 is equal to or less than the "low" reference voltage (LR), current flows from an external power supply through a load connected to terminal 3 ("sink" output). This condition is maintained until the signal-input voltage rises to or exceeds the "high" reference voltage (HR), thereby effecting a change in the state of the flip-flop (memory) such that the output stage interrupts current flow in the external load. This condition, in turn, is maintained until such time as the signal again becomes equal to or less than the "low" reference voltage (VR).

HIGH REFERENCE (6) 3 EO

Fig. 3 - Basic hysteresis switch (Schmitt trigger).

The CA3098 comparator is unique in that it contains circuit provisions to permit programmability. This feature provides flexibility to the designer to optimize quiescent power consumption, input-circuit characteristics, hysteresis, and additionally permits independent control of the comparator, namely, pulsing, strobing, keying, squelching, etc. Programmability is accomplished by means of the bias current (I_{bias}) supplied to terminal 2.

An auxiliary means of controlling the magnitude of loadcurrent flow at terminal 3 is provided by "sinking" current into terminal 5. Figs 3 and 4 highlight the operation of the CA3098 when connected as a simple hysteresis switch (Schmitt trigger).

Sequence	Input Signal Level	Output Voltage (V) (Term. 3)
1	4≥E _{IN} >0	0
2	$4 \ge E_{IN} > 0$ $8 \ge E_{IN} > 4$	0
3	E _{IN} >8	12
2	$8 \ge E_{IN} > 4$ $4 \ge E_{IN} > 0$	12
1	4≥E _{IN} >0	0

Fig. 4 - Resultant output states of the CA3098, shown in Fig. 3 as a function of various input signal levels.

TYPICAL CHARACTERISTIC CURVES




Fig. 5 - Input-offset voltage ("low" reference) vs. programming bias current.




Fig. 7 - Input-offset voltage ("low" reference) vs. ambient temperature.




Fig. 6 - Input-offset voltage ("high" reference) vs. programming bias current.




Fig. 8 - Input-offset voltage ("high" reference) vs. ambient temperature.

TYPICAL CHARACTERISTIC CURVES (Cont'd)




Fig. 9 - Min. hysteresis voltage vs. programming bias current.




Fig. 11 - Output saturation voltage vs. output sink current.




Fig. 13 - Total supply current vs. programming bias current.




Fig. 10 - Min. hysteresis voltage vs. ambient temperature.




Fig. 12 - Output saturation voltage vs. ambient temperature.




Fig. 14 - Total supply current vs. ambient temperature.





Fig. 15 - Input bias current vs. programming bias current.

COMPARATORS

CA3098

TEST CIRCUITS



VI UND CASO98

VI VREG

WYSTERESIS VOLTAGE*VI "OFF"—VI"ON"

Fig. 16 - Input-offset voltage test circuit.

Fig. 17 - Min. hysteresis voltage, total supply current, and input-bias-current test circuit.





Fig. 18 - Switching time test circuit.

TYPICAL APPLICATIONS






Fig. 19 - Time delay circuit: Terminal 3 "sinks" after τ seconds.

Fig. 20 - Time delay circuit: "sink" current interrupted after τ seconds.






Fig. 21 - Sine-wave to square-wave converter with duty-cycle adjustment (V₁ and V₂).

TYPICAL APPLICATIONS (Cont'd)





Notes (a) Motor pump is "ON" when water level rises above thermistor TH₂.

- (b) Motor pump remains "ON" until water level falls below thermistor TH₁.
- (c) Thermistors, operate in self-heating mode.

Fig. 22(a) - Water-level control.




Fig. 22(b) - Water level diagram for circuit of Fig. 22(a).




Fig. 23 - OFF/ON control of triac with programmable hysteresis.




Fig. 24 - One-shot multivibrator.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10⁻³ inch).

The layout represents a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are 57° instead of 90° with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils (0.17 mm) larger in both dimensions.

Dimensions and pad layout for the CA3098H.



CA3290A CA3290

BiMOS Dual Voltage Comparator With MOSFET Input, Bipolar Output

August 1991

Features

- MOSFET Input Stage
- ► Very High Input Impedance (Z_{IN})..... 1.7 TΩ (Typ)
- ► Very Low Input Current @ V+ = +5V.... 3.5pA (Typ)
- Wide Common Mode Input Voltage Range (VICR) can be Swung 1.5V (Typ) Below Negative Supply -Voltage Rail
- Virtually Eliminates Errors Due to Flow of Input Currents
- Output Voltage Compatible with TTL, DTL, ECL, MOS, and CMOS Logic Systems in Most Applications

Applications

- High Source Impedance Voltage Comparators
- . Long Time Delay Circuits
- Square Wave Generators
- A/D Converters

NON - INV. INPUT

Window Comparators


Description

The CA3290A and CA3290 types consist of a dual voltage comparator on a single monolithic chip. The common mode input voltage range includes ground even when operated from a single supply. The low supply current drain makes these comparators suitable for battery operation; their extremely low input currents allow their use in applications that employ sensors with extremely high source impedances. Package options are shown in the table below.

Selection Chart

	СН	ARAC	TERIS	пс	PACKAGE AND SUFFIX				
}	MAX	MAX			TO-5		PLAS	STIC	
SELECTION	VIO	lj (pA)	MIN AOL	V+ (V)	STD	DIL- CAN	8- LEAD	14- LEAD	
CA3290A	10	40	25K	36	Т	s	E	E1	
CA3290	20	50	25K	36	T S		E	E1	

The CA3290 is also available in chip form (H suffix)



Basic CA3290 Comparator




FIGURE 1.

NON - INV INPLIT

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY VOLTAGE:
Single Supply:
CA3290A, CA3290
Dual Supply:
CA3290A, CA3290
DIFFERENTIAL INPUT VOLTAGE
(whichever is less
COMMON-MODE INPUT VOLTAGE
DEVICE DISSIPATION:
Up to 55 ^o C
Above 55°C Derate linearly at 6.67 mW/°C
OUTPUT-TO-V SHORT CIRCUIT DURATION* CONTINUOUS
TEMPERATURE RANGE, ALL TYPES:
Operating
Storage
INPUT TERMINAL CURRENT
LEAD TEMPERATURE (DURING SOLDERING):
AT DISTANCE $1/16 \pm 1/32$ INCH (1.59 ± 0.79 MM)
FROM CASE FOR 10 SECONDS MAX

^{*}Short circuits from the output to V⁺ can cause excessive heating and eventual destruction of the device.




Fig. 2 – Schematic diagram of CA3290 (only one is shown).

CIRCUIT DESCRIPTION

The Basic Comparator

Fig. 1 shows the basic circuit diagram for one of the two comparators in the CA3290. It is generically similar to the industry-type "139" comparators, with PMOS transistors replacing p-n-p transistors as input stage elements. Transistors Q1 through Q4 comprise the differential input stage, with Q5 and Q6 serving as a mirror-connected active load and differential-to-single-ended converter. The differential input at Q1 and Q4 is amplified so as to toggle Q6 in accordance with the input-signal polarity. For example, if +VIN is greater than -VIN, Q1, Q2, and current mirror transistors Q5 and Q6 will be turned off; transistors Q3, Q4, and Q7 will be turned on, causing Q8 to be turned off. The output is pulled positive when a load resistor is connected between the output and V^{+} .

In essence, Q1 and Q4 function as source-followers to drive Q2 and Q3, respectively, with zener diodes D1 through D4 providing gate-oxide protection against input voltage transients (e.g., static electricity). The current flow in Q1 and Q2 is established at approximately 50 microamperes by constant-current sources I1 and I3, respectively. Since Q1 and Q4 are operated with a constant current load, their gate-to-source voltage drops will be effectively constant as long as the input voltages are within the common-mode range.

As a result, the input offset voltage (V_{GS(Q1)} + VBE(Q2)-VBE(Q3)-VGS(Q4)) will not be degraded when a large differential dc voltage is applied to the device for extended periods of time at high temperatures.

Additional voltage gain following the first stage is provided by transistors Q7 and Q8. The collector of Q8 is open, offering the user a wide variety of options in applications. An additional discrete transistor can be added if it becomes necessary to boost the output sink-current capability.

The detailed schematic diagram for one comparator and the common current-source biasing is shown in Fig. 2. PMOS transistors Q9 through Q12 are the current-source elements identified in Fig. 1 as I₁ through I₄, respectively. Their gate-source potentials (VGS) are supplied by a common bus from the biasing circuit shown in the right-hand portion of the Fig. 2. The currents supplied by Q10 and Q12 are twice those supplied by Q9 and Q11. The transistor geometries are appropriately scaled to provide the requisite currents with common VGS applied to Q9 through Q12.

ELECTRICAL CHARACTERISTICS at $T_A = -55$ to +125°C

	TEST							
CHARACTERISTIC	CONDITI	ONS	CA3290A		CA3	290	UNITS	
		V ⁺	Тур.	Max.	Тур.	Max.		
Input Offset Voltage, V _{IO}	V _{CM} =1.4 V, V _O =1.4 V	5 V	4.5	_	8.5	_	mV	
	V _{CM} =0 V, V _O =0 V	±15 V	8.5	_	8.5		111 \$	
Temp. Coefficient of Input Offset Voltage, $\Delta V_{1O}/\Delta T$			8	_	8	-	μV/ ^O C	
Input Offset	V _{CM} =1.4 V	5 V	2	28	2	32	пA	
Current, I _{IO}	V _{CM} =0 V	±15 V	7	28	7	32		
Input Current, I	V _{CM} =1.4 V	5 V	2.8	45	2.8	55	. nA	
impat carrent, ij	V _{CM} =0 V	±15 V	13	45	13	55	''^	
Supply Current, I ^{+*}	R∟≃∞	5 V	0.85	1	0.85	1.6	mΑ	
Supply Current, I		30 V	1.62	3	1.62	3.5	""	
Valtage Coin A	$R_1 = 15 k\Omega$	+15 \/	150		150	_	V/mV	
Voltage Gain, A _{OL}	U[-10 K75	±15 V	103		103		dB	
Saturation	V ⁺ =5 V,	+125 ^o C	0.22	0.7	0.22	0.7	V	
Voltage ^I SINK ^{= 4} mA	+V _I =0 V, -V _I =1 V	−55°C	0.1	-	0.1	_		
Output Leakage		15 V	65	_	65	_		
Current, IOL		36 V	130	1k	130	1k	nA	
${}^{\blacktriangle}_{At} T_{A} = +125^{\circ}C$ ${}^{*}_{At} T_{A} = -55^{\circ}C$								

ELECTRICAL CHARACTERISTICS AT TA = 25°C

	TEST		LIMITS						
CHARACTERISTIC	COND.	C	A3290A			CA3290			
	V ⁺	Min.	Тур.	Max.	Min.	Тур.	Max.	s	
Input Offset Voltage, V _{IO} V _{CM} =1.4 V V _O =1.4 V	5 V	_	4	10	_	7.5	20	mV	
V _{CM} =0 V	±15 V	_	4	10	_	7.5	20	1111	
Input Current, I _I V _{CM} =1.4 V	5 V	_	3.5	40	_	3.5	50	pΑ	
V _{CM} =0 V	±15 V		12	40	_	12	50		
Input Offset Current, I _{IO} V _{CM} =1.4 V	5 V		2	25	_	2	30	pΑ	
V _{CM} =0 V	±15 V		7	25	_	7	30		
Common-Mode Input- Voltage Range, V _{ICR} V _O =1.4 V	5 V	V ⁺ -3.5 V ⁻	V ⁺ -3.1 V ⁻ -1.5	_	V ⁺ -3.5 V ⁻	V ⁺ -3.1 V ⁻ -1.5	_	\ \ \	
V ^O =0 V	±15 V	V ⁺ -3.8 V ⁻	V ⁺ -3.4 V ⁻ -1.6	-	V ⁺ -3.8 V ⁻	V ⁺ -3.4 V ⁻ -1.6	_	V	
Supply Current, I ⁺	30 V		1.35	3	_	1.35	3	mA	
R _L =∞	5 V	_	0.8	1.4	-	0.8	1.4	TmA	
Voltage Gain, A _{OL}	±15 V	25	800	_	25	800	_	V/mV	
R _L =15 kΩ	13 V	88	118	-	88	118		dB	
Output Sink Current V _O =1.4 V	5 V	6	30	_	6	30	_	mA	
Saturation Voltage $+V_1=0 V$, $-V_1=1 V$, $I_{SINK}=4 \text{ mA}$	5 V	_	0.12	0.4		0.12	0.4	V	
Output Leakage Current,	15 V		100	_	_	100		-pA	
OL	36 V		500		-	500	_	J	
Response Time R_L =5.1 k Ω Rising Edge	15 V		1.2		_	1.2	_	μs	
Falling Edge			200			200		ns	
Common-Mode Rejection	±15 V		44	562		44	562	μν/ν	
Ratio, CMRR	5 V		100	562		100	562	<u> </u>	
Power-Supply Rejection Ratio, PSRR	±15 V	_	15	316	-	15	316	μV/V	
Large-Signal Response	15 V	_	500	_	_	500	_		
Time $R_L=5.1 \text{ k}\Omega$	5 V	_	400	_	_	400	_	ns	




Fig. 3 — Supply current as a function of supply voltage (both amplifiers).




Fig. 4 — Input current as a function of input common-mode voltage.




Fig. 5 — Input current as a function of input common-mode voltage.




Fig. 6 — Positive common-mode input voltage range as a function of supply voltage.




Fig. 7 — Negative common-mode input voltage range as a function of supply voltage.




Fig. 8 — Input current as a function of ambient temperature.




Fig. 12 — Inverting comparator response-time test circuit and waveforms.

OPERATING CONSIDERATIONS

Input Circuit

The use of MOS transistors in the input stage of the CA3290 series circuits provides the user with the following features for comparator applications:

- 1. Ultra-high input impedance (\cong 1.7 T Ω);
- The availability of common-mode rejection for input signals at potentials below that of the negative power-supply rail:
- Retention of the in-phase relationship of the input and output signals for input signals below the negative rail.

Although the CA3290 employs rugged bipolar (zener) diodes for protection of the input circuit, the input-terminal currents should not exceed 1 mA. Appropriate series-connected limiting resistors should be used in circuits where greater current flows might exist, allowing the signal input voltage to be greater than the supply voltage without damaging the circuit.

Output Circuit

The output of the CA3290 is the open collector of an n-p-n transistor, a feature providing flexibility in a broad range of comparator applications. An output ORing function can be implemented by parallel-connection of the open collectors. An output pull-up resistor can be connected to a power supply having a voltage range within the rating of the particular CA3290 in use; the magnitude of this voltage may be set at a value which is independent of that applied to the V⁺ terminal of the CA3290.

Parasitic Oscillations

The ideal comparator has, among other features, ultra-high input impedance, high gain, and wide bandwidth. These desirable characteristics may, however, produce parasitic oscillations unless certain precautions are observed to minimize the stray capacitive

coupling between the input and output terminals. Parasitic oscillations manifest themselves during the output voltage transition intervals as the comparator switches states. For high source impedances, stray capacitance can induce parasitic oscillations. The addition of a small amount (1 to 10 mV) of positive feedback (hysteresis) produces a faster transition, thereby reducing the likelihood of parasitic oscillations. Furthermore, if the input signal is a pulse waveform, with relatively rapid rise and fall times, parasitic tendencies are reduced.

When dual comparators, like the CA3290, are packaged in an 8-lead configuration, the output terminal of each comparator is adjacent to an input terminal. The lead-to-lead capacitance is approximately 1 pF, which may be sufficient to cause undesirable feedback effects in certain applications. Circuit factors such as impedance levels, supply voltage, toggling rate, etc., may increase the possibility of parasitic oscillations. To minimize this potential oscillatory condition, its recommended that for source impedances greater than 1 k Ω a capacitor (\geqslant 1-2 pF) be connected between the appropriate input terminal and the output terminal. (See Fig. 10

The CA3290A and CA3290 are also supplied in a 14-lead dual-in-line plastic package. To minimize the possibility of parasitic oscillations the input and output terminals are positioned on opposite sides of the package. In addition, there are two leads between the output terminal of each comparator and its corresponding inverting input terminal, reducing the input/output coupling significantly. These leads (8, 9, 13, 14) should be tied to either the V⁺ or V⁻ supply rail. If either comparator is unused, its input terminals should also be tied to either the V⁺ or V⁻ supply rail.

TYPICAL APPLICATIONS

Light-Controlled One-Shot Timer

In Fig. 13 one comparator (A1) of the CA3290 is used to sense a change in photo diode current. The other comparator (A2) is configured as a one-shot timer and is triggered by the output of A1. The output of the circuit will switch to a low state for approximately 60 seconds after the light source to the photo diode has been interrupted. The circuit operates at normal room lighting levels. The sensitivity of the circuit may be adjusted by changing the values of R1 and R2. The ratio of R1 to R2 should be

constant to insure constant reverse voltage bias on the photo diode.

Low-Frequency Multivibrator

In this application, one-half of the CA3290 is used as a conventional multivibrator circuit. Because of the extremely high input impedance of this device, large values of timing resistor (R1) may be used for long time delays with relatively small leakage timing capacitors. The second half of the CA3290 is used as an output buffer to insure that the multivibrator frequency will not be affected by output loading.






Fig. 13 - Light-controlled one-shot timer.




Fig. 14 - Low-frequency multivibrator.

Window Comparator

Both halves of the CA3290 can be used in a high input-impedance window comparator as shown in Fig. 15. The LED will be

turned "on" whenever the input signal is above the lower limit (V_L) but below the upper limit (V_U), as determined by the R1/R2/R3 resistor divider.




Fig. 15 - Window comparator.

LED Bar Graph Driver

The circuit in Fig. 16 demonstrates the use of the CA3290 in a bar graph display. The non-inverting inputs of both comparators are tied to the voltage divider reference and the input signal is applied to both of the

inverting inputs. The LED for a particular comparator will be turned "on" when the input voltage reaches the voltage on the resistor divider reference. The CA3290 is ideal for this application where input-signal loading is critical even though many comparator inputs are driven in parallel.





Fig. 16 - LED bar-graph driver.



Dimensions and pad layout for the CA3290H.

The photographs and dimensions of each chip represent a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are 57° instead of 90° with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils (0.17 mm) larger in both dimensions.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils $(10^{-3} \, \text{inch})$.



HA-4900/02/05

May 1990

Precision Quad Comparator

_						
_	n	-	•	,,	re	•
	c	a		u	, ,	

•	Fast Response Time	130ns
•	Low Offset Voltage	2.0mV
•	Low Offset Current	. 10nA

- Single or Dual-Voltage Supply Operation
- Selectable Output Logic Levels
- Active Pull-Up/Pull-Down Output Circuit-No External Resistors Required

Applications

- Threshold Detector
- Zero-Crossing Detector
- Window Detector
- Analog Interfaces for Microprocessors
- High Stability Oscillators
- Logic System Interfaces

Description

The HA-4900 series are monolithic, quad, precision comparators offering fast response time, low offset voltage, low offset current and virtually no channel-to-channel crosstalk for applications requiring accurate, high speed, signal level detection. These comparators can sense signals at ground level while being operated from either a single +5 volt supply (digital systems) or from dual supplies (analog networks) up to ±15volts. The HA-4900 series contains a unique current driven output stage which can be connected to logic system supplies (VLogic + and VLogic -) to make the output levels directly compatible (no external components needed) with any standard logic or special system logic levels. In combination analog/digital systems.

the design employed in the HA-4900 series input and output stages prevents troublesome ground coupling of signals between analog and digital portions of the system.

These comparators' combination of features makes them ideal components for signal detection and processing in data acquisition systems, test equipment and micro-processor/analog signal interface networks.

All devices are available in 16 pin dual-in-line ceramic packages. The HA-4900/4902-2 operates from -55°C to +125°C and the HA-4905-5 operates over a 0°C to +75°C temperature range. For military grade product, refer to the HA-4902/883 data sheet.

HA-4900/02/05

Absolute Maximum Ratings (Note 1)	Operating Temperature Ranges
Differential Input Voltage	$\begin{array}{lll} \text{HA-4900-2} & & -55^{\circ}\text{C} \leq \text{T}_{A} \leq +125^{\circ}\text{C} \\ \text{HA-4902-2} & & -55^{\circ}\text{C} \leq \text{T}_{A} \leq +125^{\circ}\text{C} \\ \text{HA-4905-5} & & 0^{\circ}\text{C} \leq \text{T}_{A} \leq +75^{\circ}\text{C} \\ \text{Storage Temperature Range:} & -65^{\circ}\text{C} \leq \text{T}_{A} \leq +150^{\circ}\text{C} \\ \end{array}$

$\textbf{Electrical Specifications} \quad \text{V+} = +15 \text{V}, \, \text{V-} = -15 \text{V}, \, \text{V}_{\text{Logic}} \, \text{(+)} = 5 \text{V}, \, \text{V}_{\text{Logic}} \, \text{(-)} = \text{GND}.$


			IA-4900 PC to +1			A-4902 C to +1		HA-4905-5 0°C to +75°C			
PARAMETER	TEMP	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS											
Offset Voltage (Note 2)	+25°C		2	3		2	5		4	7.5	mV
	Full	İ	1	4			8			10	mV
Offset Current	+25°C		10	25		10	35		25	50	nA
	Full			35			45			70	nA
Bias Current (Note 3)	+25°C	}	50	75		50	150		100	150	nA
	Full	i		150	1	}	200			300	nA
Input Sensitivity (Note 4)	+25°C	ł		V _{IO} +.3			V _{IO} +.5			V _{IO} +.5	mV
	Full	ł		V _{IO} +.4			V _{IO} +.6			V _{IO} +.7	mV
Common Mode Range	Full	ν-		(V+)-2.4	٧-		(V+)-2.6	V-		(V+)-2.4	v
Differential Input Resistance	+25°C	l	250			250			250		МΩ
TRANSFER CHARACTERISTICS				·		•		<u> </u>			·
Large Signal Voltage Gain	+25°C		400K			400K			400K		V/V
Response Time (Tpd0) (Note 5)	+25°C	1	130	200	ŀ	130	200		130	200	ns
Response Time (Tpd1) (Note 5)	+25°C		180	215	l	180	215		180	215	ns
OUTPUT CHARACTERISTICS			************			***************************************			4		
Output Voltage Level											Π
Logic "Low State" (VOL) (Note 6)	Full	ł	0.2	0.4	ŀ	0.2	0.4		0.2	0.4	v
Logic "High State" (VOH) (Note 6)	Full	3.5	4.2		3.5	4.2		3.5	4.2	ļ	V
Output Current	1	ł			l					į	
¹ Sink	Full	3.0			3.0			3.0			mA
Source	Full	3.0		1	3.0	ł	1	3.0		1	mA
POWER SUPPLY CHARACTERISTIC	s										
Supply Current, Ips (+)	+25°C		6.5	20		6.5	20		7	20	mA
Supply Current, Ips (-)	+25°C		4	8	I	4	8	l	5	8	mA
Supply Current, Ips (Logic)	+25°C	1	3.5	4	Ī	3.5	4	I	3.5	4	mA
Supply Voltage Range	}	l				}					
V _{Logic} (+) (Note 7)	Full	0		+15.0	0		+15.0	0		+15.0	V
V _{Logic} (-) (Note 7)	Full	-15.0		o	-15.0		0	-15.0		0	V


NOTES:


- Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.
- 2. Minimum differential input voltage required to ensure a defined output state.
- 3. Input bias currents are essentially constant with differential input voltages up to ± 9 volts. With differential input voltages from ±9 to ±15 volts, bias current on the more negative input can rise to approximately 500µA. This will also cause higher supply currents.
- 4. R_S ≤ 200Ω V_{IN} ≤ Common Mode Range. Input sensitivity is the worst case minimum differential input voltage required to guarantee a given output logic state. This parameter includes the effects of offset voltage, offset current, common mode rejection, and voltage gain.
- 5. For $T_{pd}(1)$; 100mV input step, -10mV overdrive. For $T_{pd}(0)$; -100mV

- input step, 10mV overdrive. Frequency \approx 100Hz; Duty Cycle \approx 50%; Inverting input driven. See Test Circuit below. All unused inverting inputs tie to +5V.
- 6. For V_{OH} and V_{OL}: I_{Sink} = I_{Source} = 3.0mA. For other values of V_{Logic}; V_{OH} (min.) = V_{Logic} + -1.5V.
- 7. Total Power Dissipation (T.P.D.) is the sum of individual dissipation contributions of V+, V- and V_{Logic} shown in curves of Power Dissipation vs. Supply Voltages (see Performance Curves). The calculated T.P.D. is then located on the graph of Maximum Allowable Package Dissipation vs. Ambient Temperature to determine ambient temperature operating limits imposed by the calculated T.P.D. (See Performance Curves). For instance, the combination of +15V, -15V, +5V, 0V (V+, V-, V_{Logic}+, V_{Logic}-) gives a T.P.D. of 350mW, the combination +15V, -15V, 0V gives a T.P.D. of 450mW.
- B. Derate By 5.8mW/ $^{\circ}$ C above T_A = +75 $^{\circ}$ C. θ_{ja} = 75 $^{\circ}$ C/W, θ_{jc} = 20 $^{\circ}$ C/W.

Test Circuits









For input and output voltage waveforms for various input overdrives see Performance Curves.


$\begin{tabular}{ll} \textbf{Typical Performance Curves} & V+=15V, V_{Logic} \ (+)=5V, V_{Logic} \ (-)=0V, T_A=+25^{o}C, \\ Unless Otherwise Specified. \end{tabular}$




INPUT OFFSET CURRENT vs. TEMPERATURE




INPUT BIAS CURRENT vs. COMMON MODE INPUT VOLTAGE



SUPPLY CURRENT vs. TEMPERATURE FOR ±15V SUPPLIES AND ± 5V LOGIC SUPPLY





SUPPLY CURRENT vs. TEMPERATURE FOR SINGLE +5V OPERATION




Typical Performance Curves (Continued) V+ = 15V, V_{Logic} (+) = 5V, V_{Logic} (-) = 0V, T_A = +25°C, Unless Otherwise Specified.








MAXIMUM PACKAGE DISSIPATION vs. TAMBIENT




MAXIMUM POWER DISSIPATION vs. SUPPLY VOLTAGE (NO LOAD CONDITION)



Applying the HA-4900 Series Comparators

- 1. SUPPLY CONNECTIONS: This device is exceptionally versatile in working with most available power supplies. The voltage applied to the V+ and V- terminals determines the allowable input signal range; while the voltage applied to the VL+ and VL- determines the output swing. In systems where dual analog supplies are available, these would be connected to V+ and V-, while the logic supply and return would be connected to VLogic+ and VLogic-. The analog and logic supply commons can be connected together at one point in the system, since the comparator is immune to noise on the logic supply ground. A negative output swing may be obtained by connecting VL+ to ground and VL- to a negative supply. Bipolar output swings (15V P-P, max.) may be obtained using dual supplies. In systems where only a single logic supply is available (+5V to 15V), V+ and VLogic+ may be connected together to the positive supply while V- and VLogic- are grounded. If an input signal could swing negative with respect the Vterminal, a resistor should be connected in series with the input to limit input current to < 5mA since the C-B junction of the input transistor would be forward biased.
- UNUSED INPUTS: Inputs of unused comparator sections should be tied to a differential voltage source to prevent output "chatter".
- 3. CROSSTALK: Simultaneous high frequency operation of all other channels in the package will not affect the output logic state of a given channel, provided that its differential input voltage is sufficient to define a given logic state ($\Delta V_{IN} \geq \pm V_{OS}$). Low level or high impedance input lines should be shielded from other signal sources to reduce crosstalk and interference.
- POWER SUPPLY DECOUPLING: Decouple all power supply lines with .01μF ceramic capacitors to ground line located near the package to reduce coupling between channels or from external sources.
- RESPONSE TIME: Fast rise time (< 200ns) input pulses of several volts amplitude may result in delay times somewhat longer than those illustrated for 100mV steps. Operating speed is optimized by limiting the maximum differential input voltage applied, with resistor-diode clamping networks.

Typical Applications




Data Acquisition System


In this circuit the HA-4900 series is used in conjunction with a D to A converter to form a simple, versatile, multi-channel analog input for a data acquisition system. In operation the processor first sends an address to the D to A, then the processor reads the digital word generated by the comparator outputs.

To perform a simple comparision, the processor sets the D to A to a given reference level, then examines one or more

comparator outputs to determine if their inputs are above or below the reference. A window comparison consists of two such cycles with 2 reference levels set by the D to A. One way to digitize the inputs would be for the processor to increment the D to A in steps. The D to A address, as each comparator switches, is the digitized level of the input. While stairstepping the D to A is slower than successive approximation, all channels are digitized during one staircase ramp.



TTL TO CMOS




Logic Level Translators

The HA-4900 series comparators can be used as versatile logic interface devices as shown in the circuits above. Negative logic devices may also be interfaced with appropriate supply connections.


If separate supplies are used for V- and $V_{\mbox{Logic-}}$, these logic level translators will tolerate several volts of ground line differential noise.

Typical Applications (Continued)




RS-232 To CMOS Line Receiver

This RS-232 type line receiver to drive CMOS logic uses a Schmitt trigger feedback network to give about 1 volt input hysteresis for added noise immunity. A possible problem in an interface which connects two equipments, each plugged into a different AC receptacle, is that the power line voltage may appear at the receiver input when the interface connection is made or broken. The two diodes and a 3 watt input resistor will protect the inputs under these conditions.




Oscillator/Clock Generator

This self-starting fixed frequency oscillator circuit gives excellent frequency stability. R_1 and C_1 comprise the frequency determining network while R_2 provides the regenerative feedback. Diode D_1 enhances the stability by compensating for the difference between V_{OH} and V_{Supply} . In applications where a precision clock generator up to 100kHz is required, such as in automatic test equipment, C_1 may be replaced by a crystal.




Window Detector

The high switching speed, low offset current and low offset voltage of the HA-4900 series makes this window detector circuit extremely well suited to applications requiring fast, accurate, decision-making. The circuit above is ideal for industrial process system feedback controllers or "out-of-limit" alarm indicators.



Schmitt Trigger (Zero Crossing Detector With Hysteresis)

This Circuit has a 100mV hysteresis which can be used in applications where very fast transition times are required at the output even though the signal input is very slow. The hysteresis loop also reduces false triggering due to noise on the input. The waveforms below show the trip points developed by the hysteresis loop.





HFA-0003 HFA-0003L

PRELIMINARY

August 1991

Ultra-High Speed Comparator

r	e	a	t	и	r	e	S

 Low Propagation Delay (0003/0003L) 	2.0/2.1ns
Low Latch Set-up Time	0.8ns
Low Offset Voltage, Drift Coefficient	1.0mV, 4μV/°C
Wide Common Mode Range	+5.2/-2.8V
Low Power Dissipation	200mW
Large Differential Input Resistance	1ΜΩ

- Complementary ECL Outputs; 50Ω Driving Capability
- Resistor Programmable Hysteresis with '0003L
- Pin Compatible with MAX9690/9685 & AD96685
- Available in SOIC

Applications

- Window Detector
- High Speed Peak Detector
- · High Speed Threshold Detector
- . High Speed Data Acquisition Systems
- Fiber Optic Decision Circuits
- High Speed Phase Detector
- Frequency Counter

Description

The HFA-0003/0003L are monolithic, ultra high speed, voltage comparators. These comparators combine a low input offset voltage (1.0mV) with a low propagation delay (2.0ns) to achieve a large dynamic input range. The low offset voltage also makes these comparators ideally suited for high speed, precision analog-to-digital processing applications. The circuits have differential analog inputs, and provide complementary, ECL compatible (10K and 100K) logic outputs. The outputs are capable of supplying the current required by terminated 50Ω transmission lines. Both outputs are open emitter structures, requiring external pull-down resistors. The recommended circuit is 50Ω connected to -2.0V, but any equivalent ECL termination circuit may be used.

The HFA-0003L is a latched version of the HFA-0003. The latch function allows the HFA-0003L to operate in sample-hold or track-hold modes, when synchronous detection is required. The Latch Enable (LE) input can be driven by a standard ECL gate. See the Applications section on page 4 for more information on this feature.


The HFA-0003L also has an additional feature, user programmable hysteresis. By connecting a resistor from the HYS pin to GND the user can select up to 20mV of input hysteresis. See the Applications section on page 4 for more information on this feature.

The HFA-0003 is pin compatible with the MAX9690, and SP9680 while providing improved performance. The HFA-0003L is pin compatible with the MAX9685, AD96685, SP9685, HCMP96850, and the VC7695 while providing improved performance.


The performance of the HFA-0003/0003L-9 is guaranteed from -40°C to +85°C, while the HFA-0003/0003L-5 is guaranteed from 0°C to +75°C. The HFA-0003 is available in 8 pin Plastic DIP, Ceramic Sidebraze DIP, and SOIC. The HFA-0003L is available in 16 pin Plastic DIP, Ceramic Sidebraze DIP, SOIC, and a TO-100 Metal Can package. Refer to the /883 datasheets for military compliant product.

Pinouts


HFA7-0003-5/-9 (CERAMIC SIDEBRAZE DIP) HFA3-0003-5/-9 (PLASTIC MINI-DIP) HFA9P0003-5/-9 (SOIC) TOP VIEW



HFA1-0003L-5/-9 (CERAMIC SIDEBRAZE DIP) HFA3-0003L-5/-9 (PLASTIC DIP) HFA9P0003L-5/-9 (SOIC) TOP VIEW



HFA2-0003L-5/-9 (TO-100 METAL CAN) TOP VIEW



Specifications HFA-0003/HFA-0003L

Absolute Maximum Ratings (Note 1)	Operating Temperature Range		
Voltage Between V+ and V- Terminals 20V Supply Voltage (GND to V+) 8V Supply Voltage (GND to V-) 18V Differential Input Voltage 5.5V Common Mode Voltage ±5V Differential Ground Voltage (GND1 to GND2) ±1V Peak (Short Duration) Output Current (Note 2) -35mA Maximum Junction Temperature +175°C Maximum Junction Temperature (Plastic Packages) +150°C	HFA-0003/HFA-0003L-9 HFA-0003/HFA-0003L-5 Slorage Temperature Range Thermal Package Characteristics 8 Pin Ceramic Sidebrazed DIP 8 Pin SOIC 16 Pin Ceramic Sidebrazed DIP 16 Pin Plastic DIP 16 Pin Plostic DIP 17 D-100 Metal Can	0°C ≤	≤T _A ≤ +75°C

Electrical Specifications V+ = 5V, V- = -5.2V, R_L = 50Ω to -2V, Unless Otherwise Specified

		HFA	\-0003-5	3-5/-9 HFA-0003L-5/-9		5/-9		
PARAMETER	TEMP	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS								
Input Offset Voltage (VOS)	+25°C	-	1	3	-	1	3	mV
	Full	-	-	4	-	-	4	mV
Average Offset Voltage Drift (Note 8)	Full	-	-	4	-	-	4	μV/°C
Input Bias Current	+25°C	-	5	8	-	5	8	μА
	Full	- 1	8	13	-	8	13	μА
Input Offset Current	+25°C	-	0.15	0.2	-	0.15	0.2	μА
	Full	-	-	0.3	-	-	0.3	μΑ
Common Mode Range	Full	-2.8	-	+5.2	-2.8	-	+5.2	٧
Differential Input Resistance	+25°C	-	1	-		1	-	МΩ
Common Mode Input Resistance	+25°C	-	9.5	-	-	9.5	-	МΩ
Input Capacitance	+25°C	-	1			1		pF
TRANSFER CHARACTERISTICS								
Large Signal Voltage Gain	+25°C	- 1	3100	-	-	3100	-	V/V
	Full	-	1200	-	-	1200	-	V/V
Common Mode Rejection Ratio (Note 3)	+25°C	70	75	-	70	75	-	dB
	Full	70	-	-	70	-	-	dB
Tracking Bandwidth (Note 4)	+25°C	-	270	-	-	270	-	MHz
SWITCHING CHARACTERISTICS								
Propagation Delay Input to Output (tpd)	+25°C		2.0	2.4	-	2.1	2.6	ns
(Notes 5, 8, 9)	Full	-	-	2.8	-	-	3.0	ns
Maximum Dispersion (Notes 6, 8)	Full		-	200		-	200	ps
OUTPUT CHARACTERISTICS								
Output Voltage Level								
Logic Low (VOL)	+25°C	-	-1.83	-1.65	-	-1.83	-1.65	V
	Full	-	-1.83	-1.57	-	-1.83	-1.57	٧
Logic High (V _{OH})	+25°C	-0.938	-0.85	-	-0.938	-0.85	-	V
	Full	-1.05	-0.96	-	-1.05	-0.96	-	V
Continuous Output Current (Note 2)	Full	-30	-	-	-30	-	-	mA

Specifications HFA-0003/HFA-0003L

Electrical Specifications (Continued) V+ = 5V, V- = -5.2V, R_L = 50Ω to -2V, Unless Otherwise Specified

		HFA	A-0003-5	/-9	HFA			
PARAMETER	TEMP	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
LATCH CHARACTERISTICS (HFA-0003L ONL	Y)							
LE Input Voltage Level								
Logic Low (V _{IL})	Full	-	-	-	-	-	-1.475	V
Logic High (V _{IH})	Full	-	-	-	-1.105	-	- 1	V
LE Input Current Level		1	ł	}				
Logic Low $(V_{IL} = -1.85V)$	Full	-	-	-	-	0.06	0.5	μА
Logic High (V _{IH} = -0.81V)	Full	-	-	-	-	11	20	μА
Propagation Delay from LE to Output (tpdL)	+25°C	-	-	-	- 1	2.2	2.7	ns
(Notes 5, 8, 9)	Full	-	-	-	-	2.6	3.1	ns
Minimum Set-Up Time (t _S) (Notes 8, 9)	+25°C	-	-	 -	-	0.8	1.2	ns
	Full	- 1	-	-	- 1	-	1.5	ns
Minimum Hold Time (th) (Notes 8, 9)	Full	-	-	[-	-	0.5	1.0	ns
Minimum LE Pulse Width (tpw) (Notes 8, 9)	+25°C	-	-	i -	-	0.9	0.95	ns
	Full	<u> </u>	-		-	-	1.1	ns
POWER SUPPLY								
PSRR (Note 7)	+25°C	70	80	-	70	80		dB
	Full	65	-	-	65	-	-	dB
Icc	Fulk	-	11	13	-	11	13	mA
IEE	Full	-	19	22	-	19	22	mA
Power Dissipation	Full	<u> </u>		200			200	mW

NOTES

- Absolute maximum ratings are limiting values, applied individually, beyond which the servicability of the circuit
 may be impaired. Functional operation under any of these conditions is not necessarily implied. Exposure to
 absolute maximum rating conditions may affect device reliability.
- 2. Outputs have no sink current (+I) capability, since they are open emitter NPN transistors.
- 3. $-2.0V \le V_{CM} \le +4.0V$.
- 4. Tracking Bandwidth (TBW) is defined as the maximum input frequency at which the outputs still switch between V_{OL} and V_{OH} . $V_{IN} = 15 m V_{p-p}$ sinewave centered on OV.
- 5. $V_{\mbox{\scriptsize IN}}$ = 100mV. $V_{\mbox{\scriptsize OD}}$ is the amount of input overdrive.
- 6. Dispersion is defined as the change in propagation delay for input overdrives between 0.1V and 1.0V.
- 7. $+4.0V \le V+ \le +5.5V$ or $-6.2V \le V- \le -4.7V$.
- 8. This parameter is not tested. It is guaranteed by design, and by device characterization.
- 9. $V_{OD} = 10 \text{mV}$.

Applications Information

HFA-0003L Latch Functionality

The Latch Enable (LE) pin of the '0003L controls the function of the on chip latch. When the LE input is at an ECL Logic 1, the latch is open (transparent) and the comparator functions normally. When the LE input switches to a Logic 0, the outputs are latched in unambiguous states dependant on the current input state, providing the set-up and hold times are met. If the latch function is not utilized, the LE input must be connected to an ECL Logic 1 (e.g. GND).

HFA-0003L Hysteresis Functionality

To improve performance in systems with slow transition times, and/or high noise levels, the HFA-0003L allows the user to easily set the amount of input hysteresis. The hysteresis level is set by the current flowing into the HYS input; the larger the current the larger the level of hysteresis. This current is provided by connecting a resistor (RH) between the HYS pin and GND, and it is recommended that the input


current not exceed 1mA. The input current can be approximated from the following formula:

$$I_{H} = \frac{GND-(V-)-0.7V}{R_{H}}$$

The table below gives approximate levels of hysteresis for some values of I_{H_1} at $T_A = +25^{\circ}C$.

If the hysteresis function isn't used, the HYS input may be left floating, or may be connected to V-. The HYS input MUST NEVER BE CONNECTED directly to GND or V+, as device damage will occur. Before inserting an HFA-0003L into a competitor socket, the user must ensure that the corresponding socket pin is a true no-connect (i.e. is floating).

Timing Diagram



LINEAR

5

SAMPLE AND HOLD AMPLIFIERS

		PAGE
SELECTION GU	IIDE	5-2
SAMPLE AND H	OLD DATA SHEETS	
HA 2420, 25	Fast Sample and Hold Amplifier	5-3
HA 5320	High Speed Precision Monolithic Amplifier	5-10
HA 5330	Very High Speed Monolithic Amplifier	5-17
HA 5340	High Speed, Low Distortion, Monolithic Amplifier	5-21

Selection Guide

SAMPLE-AND-HOLD AMPLIFIERS

TYPE	SAMPLE/HOLD TYPE	TEMPERATURE RANGE	PACKAGE*	ACQUISITION TIME (TO 0.01%) TYP, +25°C	CHARGE TRANSFER TYP, +25°C	APERTURE TIME TYP, +25°C	GAIN BANDWIDTH PRODUCT TYP, +25°C
HA1-2420-2 HA1-2420-8 HA1-2425-5 HA1-2425-7 HA3-2425-5 HA4-2420/883 HA4P2425-5	Low Droop Rate	-55°C to +125°C -55°C to +125°C 0°C to +75°C 0°C to +75°C 0°C to +75°C 0°C to +75°C -55°C to +125°C 0°C to +75°C	14-Pin Cerdip 14-Pin Cerdip 14-Pin Cerdip 14-Pin Cerdip 14-Pin Epoxy 20-Pin LCC Ceramic 20-Pin PLCC Epoxy	3.2µs (С _Н =1,000pF)	10pC	30ns	2.5MHz
HA1-5320-2 HA1-5320-5 HA1-5320-7 HA1-5320-8 HA3-5320-5 HA4-5320-8	High Speed Low Charge Transfer Precision Complete-Includes Hold Capacitor	-55°C to +125°C 0°C to +75°C 0°C to +75°C -55°C to +125°C 0°C to +75°C -55°C to +125°C	14-Pin Cerdip 14-Pin Cerdip 14-Pin Cerdip 14-Pin Cerdip 14-Pin Plastic DIP 20-Pin LCC Ceramic	1μs (C _H = Internal)	0.1pC	25ns	2.0MHz C _H = 100pF
HA1-5330-5 HA1-5330-4 HA1-5330-2 HA1-5330/883 HA4-5330/883	Very High Speed Precision Monolithic Complete-Includes Hold Capacitor	0°C to +75°C -25°C to +85°C -55°C to +125°C -55°C to +125°C -55°C to +125°C	14-Pin Cerdip 14-Pin Cerdip 14-Pin Cerdip 14-Pin Cerdip 20-Pin LCC Ceramic	500ns	0.05pC	20ns	4.5MHz
HA1-5340-5 HA1-5340-9	High Speed Low Distortion- Includes Hold Capacitor	0°C to +75°C -40°C to +85°C	14-Pin Cerdip 14-Pin Cerdip	700ns	0.5pC	15ns	іомни

^{*} See Packaging and Ordering Information in Section 12

-IARRIS

August 1991

Fast Sample and Hold

Features

- Maximum Acquisition Time (10V Step to 0.1%) ... $4\mu s$
- Low Droop Rate ($C_H = 1000pF$) $5\mu V/ms$ (Typ.)
- Gain Bandwidth Product 2.5MHz (Typ.)
- Low Effective Aperture Delay Time 30ns (Typ.)
- TTL Compatible Control Input
- ±12V to ±15V Operation

Description

The HA-2420/2425 is a monolithic circuit consisting of a high performance operational amplifier with its output in series with an ultra-low leakage analog switch and MOSFET input unity gain amplifier.

With an external holding capacitor connected to the switch output, a versatile, high performance sample-and-hold or track-and-hold circuit is formed. When the switch is closed, the device behaves as an operational amplifier, and any of the standard op amp feedback networks may be connected around the device to control gain, frequency response, etc. When the switch is opened the output will remain at its last

Performance as a sample-and-hold compares very favorably with other monolithic, hybrid, modular, and discrete circuits. Accuracy to better than 0.01% is achievable over

Applications


- 12-Bit Data Acquisition
- . Digital to Analog Deglitcher
- · Auto Zero Systems
- Peak Detector
- Gated Operational Amplifier

the temperature range. Fast acquisition is coupled with superior droop characteristics, even at high temperatures. High slew rate, wide bandwidth, and low acquisition time produce excellent dynamic characteristics. The ability to operate at gains greater than 1 frequently eliminates the need for external scaling amplifiers.


The device may also be used as a versatile operational amplifier with a gated output for applications such as analog switches, peak holding circuits, etc. For more information, please see Application Note 517.

The HA-2420/25 is offered in a 14 pin Ceramic or Plastic DIP and a 20 pad Ceramic LCC or 20 pad PLCC. The MIL-STD-883 data sheet for this device is available on request.

Pinouts 14 PIN CERAMIC/PLASTIC DIP TOP VIEW



Functional Diagram



CAUTION: These devices are sensitive to electrostatic discharge. Proper I.C. handling procedures should be followed. Copyright @ Harris Corporation 1991

Specifications HA-2420/2425

Absolute Maximum Ratings Voltage Between V+ and V- Terminals 40V Differential Input Voltage..... ±24V Digital Input Voltage (Sample and Hold Pin) +8V, -15V

Operating Temperature Range

HA-2420-2/-8.....-55°C≤T_A≤+125°C HA-2425-5/-7......0°C ≤T_A ≤ +75°C Storage Temperature Range-65°C ≤ T_A ≤ +150°C

Output Current Short Circuit Protected

Electrical Specifications Test Conditions (Unless Otherwise Specified) VSUPPLY = ±15.0V; CH = 1000pF; Digital Input: $V_{IL} = +0.8V$ (Sample), $V_{IH} = +2.0V$ (Hold), Unity Gain Configuration (Output tied to -Input)

		НА	-2420-2/	/-8	НА	-2425-5/	'-7	[
PARAMETER	TEMP	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS								
nput Voltage Range	Full	±10	-	-	±10	-	-	٧
Offset Voltage	+25°C	-	2	4	-	3	6	mV
3ina Cumant	Full +25°C	_	3 40	6 200	-	4 40	8 200	mV
Bias Current	Full	_	40	400	_	40	400	nA nA
Offset Current	+25°C	_	10	50	_	10	50	nA
onot current	Full	_	-	100	_	_	100	nA
Input Resistance	+25°C	5	10	-	5	10	-	МΩ
Common Mode Range	Full	±10	-	-	±10	۱ -	-	V
TRANSFER CHARACTERISTICS								
Large Signal Voltage Gain (Notes 1, 4)	Full	25K	50K	_	25K	50K	_	٧/٧
Common Mode Rejection (Note 2)	Full	-80	-90	-	-74	-90	-	dB
-lold Mode Feedthrough Attenuation (Note 3)	Full	-	-76	-	-	-76	-	dB
Gain Bandwidth Product (Note 3)	+25°C	-	2.5	-		2.5	-	MHz
OUTPUT CHARACTERISTICS								
Output Voltage Swing (Note 1)	Full	±10	-	-	±10	_	-	٧
Output Current	+25°C	±15	-	-	±15	-	-	mΑ
Full Power Bandwidth (Notes 3, 4)	+25°C	-	100	-	-	100	-	kHz
Output Resistance (D.C.)	+25°C		0.15			0.15		Ω
TRANSIENT RESPONSE								
Rise Time (Notes 3, 5)	+25°C	-	75	100	1 -	75	100	ns
Overshoot (Notes 3, 5)	+25°C	-	25	40	-	25	40	%
Slew Rate (Notes 3, 6)	+25°C	3.5	5	- '	3.5	5	<u> </u>	V/µs
DIGITAL INPUT CHARACTERISTICS								
Digital Input Current (V _{IN} = 0V)	Full	-	-	-0.8	-	-	-0.8	mA
Digital Input Current ($V_{IN} = +5.0V$)	Full	-	-	20	-	-	20	μA
Digital Input Voltage (Low)	Full	-	-	0.8	-	-	0.8	V
Digital Input Voltage (High)	Full	2.0	<u> </u>	<u> </u>	2.0	<u> </u>	<u> </u>	V
SAMPLE AND HOLD CHARACTERISTICS			,			,		
Acquisition Time to 0.1% 10V Step (Note 3)	+25°C	-	2.3	4	-	2.3	4	μs
Acquisition Time to 0.01% 10V Step (Note 3)	+25°C	-	3.2	6	-	3.2	6	μs
Aperture Time (Note 9)	+25°C	-	30	-	-	30	-	ns
Effective Aperture Delay Time	+25°C	-	30		-	30	-	ns
Aperture Uncertainty	+25°C	-	5		-	5	-	ns
Drift Current (Notes 3, 7)	+25°C Full	_	5 1.8	10	1	5	-	pA
HA1-2420, HA4-2420 HA1-2425	Full		1.0	l "	l -	0.1	1.0	nA nA
HA3-2425, HA4P2425	Full	-			_	7.5	10.0	nA
Hold Step Error (Note 7)	+25°C	_	10	20] -	10	20	mV
POWER SUPPLY CHARACTERISTICS			<u> </u>			<u> </u>		
Supply Current (+)	+25°C		3.5	5.5	-	3.5	5.5	mA
Supply Current (-)	+25°C	-	2.5	3.5	-	2.5	3.5	mA
Power Supply Rejection	Full	-80	-90	_	-74	-90	l _	dB


NOTES: 1. $R_L = 2k\Omega$.

4. VOUT = 20V peak-to-peak.

7. $V_{IN} = 0V$.

 1.0×10^{-2} V_{CM} = ±10VDC. 5. V_{OUT} = 200mV peak-to-peak. 3. A_V = ±1, R_L = 2k Ω , C_L = 50pF. 6. V_{OUT} = 10.0V peak-to-peak.

8. f_{IN} ≤ 100kHz.
9. Derived from computer simulation only; not tested.



10

100

1K

100K 1M


FREQUENCY Hz

10M

100M

Offset and Gain Adjustment

HOLD STEP vs. INPUT VOLTAGE



OFFSET ADJUSTMENT

The offset voltage of the HA-2420/2425 may be adjusted using a $100 k\Omega$ trim pot, as shown in Figure 6. The recommended adjustment procedure is:

- Apply zero volts to the sample-and-hold input, and a square wave to the S/H control.
- Adjust the trim pot for zero volts output in the hold mode.

INVERTING CONFIGURATION




FIGURE 2.

GAIN ADJUSTMENT

The linear variation in pedestal voltage with sample-and-hold input voltage causes a -0.06% gain error (C $_{\mbox{H}}=1000\mbox{pF}$). In some applications (D/A deglitcher, A/D converter) the gain error can be adjusted elsewhere in the system, while in other applications it must be adjusted at the sample-and-hold. The two circuits shown below demonstrate how to adjust gain error at the sample-and-hold.

The recommended procedure for adjusting gain error is:

- 1. Perform offset adjustment.
- Apply the nominal input voltage that should produce a +10V output.
- 3. Adjust the trim pot for +10V output in the hold mode.
- Apply the nominal input voltage that should produce a -10V output.
- Measure the output hold voltage (V-10 NOMINAL).
 Adjust the trim pot for an output hold voltage of

NONINVERTING CONFIGURATION




FIGURE 3.

Test Circuits

HOLD STEP ERROR AND DRIFT CURRENT





FIGURE 4.

HOLD STEP ERROR TEST

DRIFT CURRENT TEST

- forms:
- 1. With a D.C. input voltage, observe the following wave-
 - S/H CONTROL OUTPUT VSTEP
- 1. With a D.C. input voltage, observe the following waveforms:



- 2. Set rise/fall times of \overline{S}/H Control to approximately 20ns.
- 2. Measure the slope of the output during hold, $\Delta V/\Delta t$, and compute drift current from: $I_D = C_H \Delta V/\Delta t$.

HOLD MODE FEEDTHROUGH ATTENUATION





FIGURE 5.

NOTE: Compute hold mode feedthrough attenuation from the formula: Feedthrough Attenuation = 20 Log VOUT HOLD VIN HOLD

Where VOUT HOLD = Peak-to-Peak value of output sinewave during the hold mode.



Applications




FIGURE 6.

GUARD RING LAYOUT BOTTOM VIEW




FIGURE 7.

NOTES:

- Figure 6 shows a typical unity gain circuit, with Offset Zeroing. All of the other normal op amp feedback configurations may be used with the HA-2420/2425. The input amplifier may be used as a gated amplifier by utilizing Pin 11 as the output. This amplifier has excellent drive capabilities along with exceptionally low switch leakage.
- The method used to reduce leakage paths on the P.C. board and the device package is shown in Figure 7. This guard ring is recommended to minimize the drift during hold mode.
- The holding capacitor should have extremely high insulation resistance and low dielectric absorption. Polystyrene (below +85°C), Teflon, or Parlene types are recommended.

For more applications, consult Harris Application Note 517, or factory applications group.

Glossary of Terms:

ACQUISITION TIME:

The time required following a "sample" command, for the output to reach its final value within $\pm 0.1\%$ or $\pm 0.01\%$. This is the minimum sample time required to obtain a given accuracy, and includes switch delay time, slewing time and settling time.

APERTURE TIME:

The time required for the sample-and-hold switch to open, independent of delays through the switch driver and input amplifier circuitry. The switch opening time is that interval between the conditions of 10% open and 90% open.

EFFECTIVE APERTURE DELAY TIME (EADT):

The difference between the digital delay time from the Hold command to the opening of the S/H switch, and the propagation time from the analog input to the switch.

EADT may be positive, negative or zero. If zero, the \overline{S}/H amplifier will output a voltage equal to V_{IN} at the instant the Hold command was received. For negative EADT, the

output in Hold (exclusive of pedestal and droop errors) will correspond to a value of V_{IN} that occurred before the Hold command.

APERTURE UNCERTAINTY:

The range of variation in Effective Aperture Delay Time. Aperture Uncertainty (also called Aperture Delay Uncertainty, Aperture Time Jitter, etc.) sets a limit on the accuracy with which a waveform can be reconstructed from sample data.

DRIFT CURRENT:

The net leakage current from the hold capacitor during the hold mode. Drift current can be calculated from the droop rate using the formula:

$$I_D (pA) = C_H (pF) \times \frac{\Delta V}{\Delta T}$$
 (Volts/sec)

Die Characteristics

Trai	sistor Count	78
	0imensions	
Sub	trate Potential	VSUPPLY
Pro	ess	Bipolar DI

Thermal Constants (°C/W)	θ_{ja}	$\theta_{ extsf{jc}}$
Ceramic DIP	94	39
Ceramic LCC	88	28



HA-5320

High Speed Precision Monolithic Sample and Hold Amplifier

August 1991

Features

• Gain, D.C	2 x 10 ⁶ V/V
Aquisition Time	
Droop Rate	0.08μV/μs (+25°C)
17 μV/μs	(Full Temperature)
Aperture Time	25ns
• Hold Step Error (See Glossary)	1.0mV
. 1.1	

- Internal Hold Capacitor
- Fully Differential Input
- TTL Compatible

Description

The HA-5320 was designed for use in precision, high speed data acquisition systems.

The circuit consists of an input transconductance amplifier capable of providing large amounts of charging current, a low leakage analog switch, and an output integrating amplifier. The analog switch sees virtual ground as its load; therefore, charge injection on the hold capacitor is constant over the entire input/output voltage range. The pedestal voltage resulting from this charge injection can be adjusted to zero by use of the offset adjust inputs. The device includes a hold capacitor. However, if improved droop rate is


Applications

- Precision Data Acquisition Systems
- Digital to Analog Converter Deglitcher
- Auto Zero Circuits
- Peak Detector

required at the expense of acquisition time, additional hold capacitance may be added externally.

This monolithic device is manufactured using the Harris Dielectric Isolation Process, minimizing stray capacitance and eliminating SCR's. This allows higher speed and latchfree operation. The HA-5320 is available in a Ceramic 14-pin DIP, a Plastic 14-pin DIP, and a Ceramic 20-pin LCC package. For further information, please see Application Note 538. The Mil-Std-883 data sheet for this device is available on request.

Pinouts 14 PIN PLASTIC DIP 14 PIN CERAMIC DIP TOP VIEW 14 SAH CONTROL - INPUT 13 SUPPLY GND. + INPUT T2 12 N.C. OFFSET ADJUST 13 II EXTERNAL HOLD CAP. OFFSET ADJUST 4 10 N.C. 9 V+ SIG. GND. 6 8 INTEGRATOR OUTPUT 7 20 PIN CERAMIC LCC TOP VIEW 3 2 1 20 19 OFFSET ADJUST N.C. N.C. N.C. OFFSET ADJUST EXT. HOLD CAP. N.C. N.C.



CAUTION: These devices are sensitive to electrostatic discharge. Proper I.C. handling procedures should be followed. Copyright © Harris Corporation 1991

Specifications HA-5320

Absolute Maximum Ratings (Note 1)	Operating Temperature Range
Differential Input Voltage ±24V	

Sain Bandwidth Product (Ay = +1)	HA-5320	1	HA-5320-2/-8		İ			
Input Voltage Range	MIN TYP	N	мах	P	TYP	MIN	TEMP	PARAMETER
Input Resistance								PUT CHARACTERISTICS
Input Capacitance	±10 -	1	-		-	±10	Full	iput Voltage Range
Offset Voltage +25°C - 0.2 - - Bias Current +25°C - 70 200 - Full - - 200 - Full - - 200 - Common Mode Range Full - - 100 - CMRR (Note 3) +25°C 80 90 - 72 00fset Voltage T.C. Full - 5 15 - 72 00fset Voltage T.C. Full - 5 15 - 72 00fset Voltage T.C. Full - 5 15 - 72 00fset Voltage T.C. Full - 5 15 - 72 00fset Voltage T.C. Full - 5 15 - 72 00fset Voltage T.C. - 15 15 - - 72 00fset Voltage T.C. - 10 - - 12 00 - - - 12 00 -	1 5	1	-	1	5	1	+25°C	put Resistance
Full	- -		3	- 1	-	-	+25°C	put Capacitance
Harmonia Harmonia	- 0.5	ı	-	:	0.2	-	+25°C	offset Voltage
Full	- -	1	2.0	- 1	-	- 1	Full	
Common Mode Range	- 100	1	200	١ ١	70	- {	+25°C	ias Current
Full	- -	1	200	- 1	l -	-	Full	
Common Mode Range	- 30	1	100	١.	30	-	+25°C	offset Current
CMRR (Note 3) +25°C 80 90 - 72 Offset Voltage T.C. Full - 5 15 - TRANSFER CHARACTERISTICS Gain, D.C. (Note 12) +25°C 106 2x106 - 3x105 2 Gain Bandwidth Product (Ay = +1) +25°C - - 2.0 - - - (Note 5) CH = 100pF - - 2.0 - <td></td> <td></td> <td>100</td> <td>- 1</td> <td> -</td> <td>-]</td> <td>Full</td> <td></td>			100	- 1	-	-]	Full	
Offset Voltage T.C. Full - 5 15 - TRANSFER CHARACTERISTICS Gain, D.C. (Note 12) +25°C 10 ⁶ 2x10 ⁶ - 3x10 ⁵ 2x10 ⁶ - 3x10 ⁵ 2x10 ⁶ - 3x10 ⁵ 2x10 ⁶ - 3x10 ⁵ 2x10 ⁶ - 3x10 ⁵ 2x10 ⁶ - 3x10 ⁵ 2x10 ⁶ - 3x10 ⁵ 2x10 ⁶ - 3x10 ⁵ 2x10 ⁶ - 3x10 ⁵ 2x10 ⁶ - - 3x10 ⁵ 2x10 ⁶ - 3x10 ⁵ 2x10 ⁶ - -	±10 -	=	-		l -	±10	Full	ommon Mode Range
TRANSFER CHARACTERISTICS Gain, D.C. (Note 12)	72 90	1	-		90	80	+25°C	MRR (Note 3)
Cain, D.C. (Note 12)	- 5	-	15		5	- 1	Full	offset Voltage T.C.
Sain Bandwidth Product (Ay = +1)							•	RANSFER CHARACTERISTICS
Sain Bandwidth Product (Ay = +1)	3x10 ⁵ 2x10	T ₃	_	6	2x106	106	+25°C	iain, D.C. (Note 12)
Note 5		1						
CH = 1000pF - - 0.18 - - OUTPUT CHARACTERISTICS Output Voltage Full ±10 - - ±10 Output Current ±25°C ±10 - - ±10 Full Power Bandwidth (Note 4) ±25°C - 600 - - Output Resistance (Hold Mode) ±25°C - 1.0 - - Total Output Noise, D.C. to 10MHz ** ** 200 - Sample ±25°C - 125 200 - Hold ±25°C - 125 200 - TRANSIENT RESPONSE ** ** ** ** Rise Time (Note 5) ±25°C - 150 - - Overshoot (Note 5) ±25°C - 15 - - Slew Rate (Note 6) ±25°C - 45 - - DIGITAL INPUT CHARACTERISTICS Input Voltage (High), V _{IH}	- 2.0	1		,	2.0	- 1	_	* * *
OUTPUT CHARACTERISTICS Output Voltage Output Current +25°C ±10 ±10 Full Power Bandwidth (Note 4) +25°C - 600 Output Resistance (Hold Mode) +25°C - 1.0 Total Output Noise, D.C. to 10MHz Sample +25°C - 125 200 - Hold +25°C - 125 200 - TRANSIENT RESPONSE Rise Time (Note 5) +25°C - 100 Overshoot (Note 5) +25°C - 15 Slew Rate (Note 6) +25°C - 45 DIGITAL INPUT CHARACTERISTICS Input Voltage (High), VIH Full 2.0 2.0			_	- 1	1	- 1	- 1	• • •
Output Current								DUTPUT CHARACTERISTICS
Output Current	±10 -	Τ.			T -	±10	Full	Output Voltage
Output Resistance (Hold Mode) +25°C - 1.0 - - Total Output Noise, D.C. to 10MHz +25°C - 125 200 - Bold +25°C - 125 200 - TRANSIENT RESPONSE Rise Time (Note 5) +25°C - 100 - - Overshoot (Note 5) +25°C - 15 - - Slew Rate (Note 6) +25°C - 45 - - DIGITAL INPUT CHARACTERISTICS Input Voltage (High), VIH Full 2.0 - - 2.0	±10 -		_	- 1	-	±10	+25°C	-
Total Output Noise, D.C. to 10MHz Sample Hold +25°C - 125 200 - 12	- 600		-	5 l	600	- 1	+25°C	ull Power Bandwidth (Note 4)
Sample	- 1.0	ł	_	, I	1.0	-	+25°C	Output Resistance (Hold Mode)
Hold		ı		- 1	ĺ		- 1	· ·
TRANSIENT RESPONSE Rise Time (Note 5)	- 125	ł	200	5	125	-	+25°C	Sample
Rise Time (Note 5)	- 125	1	200	5	125	-	+25°C	Hold
Rise Time (Note 5)								RANSIENT RESPONSE
Overshoot (Note 5) +25°C - 15 - - Slew Rate (Note 6) +25°C - 45 - - DIGITAL INPUT CHARACTERISTICS Input Voltage (High), VIH Full 2.0 - - 2.0	- 100	Т		o T	100	_	+25°C	
Slew Rate (Note 6)		1	_	- 1		_		, ,
Input Voltage (High), VIH Full 2.0 2.0		1	_			- 1		· ·
	LL	_!_			L			· · · · · · · · · · · · · · · · · · ·
	2.0 -	Т		\neg	_	2.0	Full	nout Voltage (High), VIII
Input Voltage (Low), V _{IL} Full 0.8 -	1	1	0.8		_			
Input Current ($V_{II} = 0V$) Full 4 -		-		ł	_	_		
Input Current (V _{IH} = +5V) Full 0.1 -	_ _	-		ŀ	l -	_		

Specifications HA-5320

Electrical Specifications (Continued)

		HA-5320-2/-8		HA-5320-5/-7				
PARAMETER	TEMP	MIN	TYP	MAX	MIN	TYP	мах	UNITS
SAMPLE AND HOLD CHARACTERISTICS								
Acquisition Time to 0.1% (Note 7)	+25°C	-	0.8	1.2	-	0.8	1.2	μѕ
Acquisition Time to 0.01% (Note 7)	+25°C	-	1.0	1.5	-	1.0	1.5	μs
Aperture Time (Note 8)	+25°C	-	25	-	-	25	-	ns
Effective Aperture Delay Time (See Glossary)	+25°C	-50	-25	0	-50	-25	0	ns
Aperture Uncertainty	+25°C	-	0.3	-	-	0.3	-	ns
Droop Rate	+25°C	-	0.08	0.5	-	0.08	0.5	μV/μs
	Full	-	17	100	-	1.2	100	μV/μs
Drift Current (Note 9)	+25°C	-	8	50	-	8	50	pА
	Full	-	1.7	10	-	0.12	10	nΑ
Charge Transfer (Note 9)	+25°C	-	0.1	0.5	-	0.1	0.5	рC
Hold Mode Settling Time 0.01%	Full	-	165	350	-	165	350	ns
Hold Mode Feedthrough (10V _{p-p} , 100kHz)	Full	-	2	-	_	2	-	mV
POWER SUPPLY CHARACTERISTICS								
Positive Supply Current (Note 10)	+25°C	-	11	13	-	11	13	mA
Negative Supply Current (Note 10)	+25°C	-	-11	-13	-	-11	-13	mA
Power Supply Rejection V+	Full	80	-	-	80	-	-	dB
(Note 11) V-	Full	65	-	-	65	-	-	dB

NOTES

- Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operation under any of these conditions is not necessarily implied.
- 2. Internal Power Dissipation may limit Output Current below 20mA.
- 3. $V_{CM} = \pm 5V D.C.$
- 4. $V_O = 20V_{p-p}$; $R_L = 2k\Omega$; $C_L = 50pF$; unattenuated output.
- 5. $V_O = 200 \text{mV}_{p-p}$; $R_L = 2 \text{k}\Omega$; $C_L = 50 \text{pF}$.

- 6. $V_O = 20V$ Step; $R_L = 2k\Omega$; $C_L = 50pF$.
- 7. $V_O = 10V$ Step; $R_L = 2k\Omega$; $C_L = 50pF$.
- 8. Derived from computer simulation only; not tested.
- 9. $V_{IN} = 0V$, $V_{IH} = +3.5V$, $t_r < 20$ ns (V_{IL} to V_{IH}).
- Specified for a zero differential input voltage between +IN and -IN.
 Supply current will increase with differential input (as may occur in the Hold mode) to approximately ±46mA at 20V.
- 11. Based on a one volt delta in each supply, i.e. 15V \pm 0.5V D.C.
- 12. RL = 1K, CL = 30pF

Applying the HA-5320

The HA-5320 has the uncommitted differential inputs of an op amp, allowing the Sample and Hold function to be combined with many conventional op amp circuits. See the Harris Application Note 517 for a collection of circuit ideas.

LAYOUT

A printed circuit board with ground plane is recommended for best performance. Bypass capacitors (0.01 to $0.1 \mu F$, ceramic) should be provided from each power supply terminal to the Supply Ground terminal on pin 13.

The ideal ground connections are pin 6 (SIG. Ground) directly to the system Signal Ground, and pin 13 (Supply Ground) directly to the system Supply Common.

HOLD CAPACITOR

The HA-5320 includes a 100pF MOS hold capacitor, sufficient for most high speed applications (the Electrical Specifications section is based on this internal capacitor).

Additional capacitance may be added between pins 7 and 11. This external hold capacitance will reduce droop rate at the expense of acquisition time, and provide other tradeoffs as shown in the Performance Curves.

If an external hold capacitor CHEXT is used, then a noise bandwidth capacitor of value 0.1 CHEXT should be connected from pin 8 to ground. Exact value and type are not critical.

The hold capacitor CHEXT should have high insulation resistance and low dielectric absorption, to minimize droop errors. Polystyrene dielectric is a good choice for operating temperatures up to +85°C. Teflon⊚ and glass dielectrics offer good performance to +125°C and above.

The hold capacitor terminal (pin 11) remains at virtual ground potential. Any PC connection to this terminal should be kept short and "guarded" by the ground plane, since nearby signal lines or power supply voltages will introduce errors due to drift current.

®Teflon is a registered Trademark of Dupont Corporation.

Applications

Figure 1 shows the HA-5320 connected as a unity gain noninverting amplifier — its most widely used configuration. As an input device for a fast successive — approximation A/D converter, it offers very high throughput rate for a monolithic IC sample/hold amplifier. Also, the HA-5320's hold step error is adjustable to zero using the Offset Adjust potentiometer, to deliver a 12-bit accurate output from the converter.

The application may call for an external hold capacitor $C_{\mbox{\scriptsize HEXT}}$ as shown. As mentioned earlier, 0.1 $C_{\mbox{\scriptsize HEXT}}$ is then

recommended at pin 8 to reduce output noise in the Hold mode.

The HA-5320 output circuit does not include short circuit protection, and consequently its output impedance remains low at high frequencies. Thus, the step changes in load current which occur during an A/D conversion are absorbed at the S/H output with minimum voltage error. A momentary short circuit to ground is permissible, but the output is not designed to tolerate a short of indefinite duration.





FIGURE 1.


TYPICAL HA-5320 CONNECTIONS; NONINVERTING UNITY GAIN MODE

NOTE: Pin Numbers Refer to DIP Package Only.




Test Circuits

CHARGE TRANSFER AND DRIFT CURRENT




CHARGE TRANSFER TEST

1. Observe the "hold step" voltage Vp:




DRIFT CURRENT TEST

1. Observe the voltage "droop", $\Delta V_O/\Delta T$:



- 2. Compute charge transfer: Q = VpCH
- 2. Measure the slope of the output during hold, $\Delta V_O/\Delta T$, and compute drift current: $I_D=C_H~\Delta V_O/\Delta T$.

HOLD MODE FEED THROUGH ATTENUATION



Feedthrough in dB = 20 Log
$$\frac{V_{OUT}}{V_{IN}}$$
 where:

 $V_{OUT} = Volts_{p-p}$, Hold Mode, $V_{IN} = Volts_{p-p}$.

Glossary of Terms

ACQUISITION TIME:

The time required following a "sample" command, for the output to reach its final value within $\pm 0.1\%$ or $\pm 0.01\%$. This is the minimum sample time required to obtain a given accuracy, and includes switch delay time, slewing time and settling time.

CHARGE TRANSFER:

The small charge transferred to the holding capacitor from the inter-electrode capacitance of the switch when the unit is switched to the HOLD mode. Charge transfer is directly proportional to sample-to-hold offset pedestal error, where:

Charge Transfer (pC) = CH (pF) x Offset Error (V)

APERTURE TIME:

The time required for the sample-and-hold switch to open, independent of delays through the switch driver and input amplifier circuitry. The switch opening time is the interval between the conditions of 10% open and 90% open.

HOLD STEP ERROR:

Hold Step Error is the output error due to Charge Transfer (see above). It may be calculated from the specified parameter, Charge Transfer, using the following relationship: HOLD STEP (V) = CHARGE TRANSFER (pC)

HOLD CAPACITANCE (pF)

EFFECTIVE APERTURE DELAY TIME (EADT):

The difference between the digital delay time from the Hold command to the opening of the S/H switch, and the propagation time from the analog input to the switch.

EADT may be positive, negative or zero. If zero, the \$\overline{S}\$/H amplifier will output a voltage equal to \$V_{IN}\$ at the instant the Hold command was received. For negative EADT, the output in Hold (exclusive of pedestal and droop errors) will correspond to a value of \$V_{IN}\$ that occurred before the Hold command.

APERTURE UNCERTAINTY:

The range of variation in Effective Aperture Delay Time. Aperture Uncertainty (also called Aperture Delay Uncertainty, Aperture Time Jitter, etc.) sets a limit on the accuracy with which a waveform can be reconstructed from sample data.

DRIFT CURRENT:

The net leakage current from the hold capacitor during the hold mode. Drift current can be calculated from the droop rate using the formula:

$$I_D (pA) = C_H (pF) \times \frac{\Delta V}{\Delta T}$$
 (Volts/sec)

See Performance Curves. Die Characteristics

Transistor Count	Thermal Constants (C/W)	θ_{ia}	θ_{ic}
Die Dimensions	Ceramic DIP	75	15
Substrate PotentialVSUPPLY	Ceramic LCC	76	19
Process Bipolar DI			



HA-5330

Very High Speed Precision Monolithic Sample and Hold

August 1991

Features

%)
%)
/μ s
mV
/μ s

Wide Supply Range±11V to ±18V

- Internal Hold Capacitor
- Fully Differential Input
- TTL/CMOS Compatible

Description

The HA-5330 is a very fast sample and hold amplifier designed primarily for use with high speed A/D converters. It utilizes the Harris Dielectric Isolation process to achieve a 500ns acquisition time to 12-bit accuracy and a droop rate of $0.01\,\mu\text{M}/\mu\text{s}$. The circuit consists of an input transconductance amplifier capable of producing large amounts of charging current, a low leakage analog switch, and an integrating output stage which includes a 90pF hold capacitor.

The analog switch operates into a virtual ground, so charge injection on the hold capacitor is constant and independent of

Applications

- Precision Data Acquisition Systems
- D/A Converter Deglitching


Functional Diagram

- Auto-Zero Circuits
- Peak Detectors

 V_{IN} . Charge injection is held to a low value by compensation circuits and, if necessary, the resulting 0.5mV hold step error can be adjusted to zero via the Offset Adjust terminals. Compensation is also used to minimize leakage currents which cause voltage droop in the Hold mode.

The HA-5330 will operate at reduced supply voltages (to ±11V) with a reduced signal range. This monolithic device is available in a 14 pin Ceramic DIP and a 20 pad LCC package. The MIL-STD-883 data sheet for this device is available on request.

Pinouts 14 PIN CERAMIC DIP TOP VIEW + IN 1 14 - IN 13 NC OFFSET ADJ. 3 SIGNAL GND. OFFSET ADJ. 4 11 SUPPLY GND. 10 V+ 9 NC NC 6 OUTPUT 7 8 S/H CONTROL 20 PAD (LCC) TOP VIEW 2 Z 2 Z 2 3 2 1 20 19 OFFSET ADJ. SIGNAL GND. NC NC OFFSET ADJ. SUPPLY GND. NC



Specifications HA-5330

Absolute Maximum Ratings (Note 1)

Voltage between V+ and SUPPLY/SIG GND +20V Voltage between V- and SUPPLY/SIG GND -20V Voltage between SUPPLY GND and SIG GND ±2.0V Differential Input Voltage ±24V Voltage between S/H Control and SUPPLY/SIG GND +8V,-6V Output Current, Continuous ±17mA (Note 2) Junction Temperature +175°C

Operating Temperature Range

HA-5330-2	55°C to +125°C
HA-5330-4	25°C to +85°C
HA-5330-5	0°C to +75°C
Storage Temperature Range	65°C to +150°C

 $\begin{tabular}{ll} \textbf{Electrical Specifications} & \textbf{Test Conditions Unless Otherwise Specified: $V_{SUPPLY} = \pm 15V;$ & S/H Control $V_{IL} = +0.8V$ (Sample): $V_{IH} = +2.0V$ (Hold); $SIG GND = SUPPLY GND, Unity Gain Configuration (Output tied to -Input) $V_{IL} = \pm 15V;$ (Sample): $V_{IH} = \pm 1.5V;$$

		HA-5330-2,-4			HA-5330-5			
PARAMETER	TEMP	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS								
Input Voltage Range	Full	±10	-	-	±10	-	_	٧
Input Resistance (Note 3)	+25°C	5	15	-	5	15	-	МΩ
Input Capacitance	+25°C	-	3	-	-	3	-	pF
Offset Voltage	+25°C	-	0.2	-	-	0.2	-	mV
	Full	-	-	2.0	-	-	1.5	mV
Offset Voltage Temperature Coefficient	Full	l -	1	10	-	1	10	μV/°C
Bias Current	+25°C	-	±20	-	-	±20	-	nA
	Full	-	-	±500	-	-	±300	nΑ
Offset Current	+25°C	-	20	-	-	20	-	nA
	Full	-	-	500	-	-	300	nA
Common Mode Range	Full	±10	-	-	±10	-	-	٧
CMRR (Note 4)	Full	86	100	-	86	100	-	dB
TRANSFER CHARACTERISTICS								
Gain, DC	Full	2 x 10 ⁶	2 x 10 ⁷	-	2 x 10 ⁶	2 x 10 ⁷	-	V/V
Gain Bandwidth Product (Note 12)	+25°C	-	4.5	-	-	4.5	-	MHz
OUTPUT CHARACTERISTICS								
Output Voltage	Full	±10	-	-	±10	-	_	v
Output Current	Full	±10	-	-	±10	-	-	mA
Full Power Bandwidth (Note 6)	+25°C	l -	1.4	-	-	1.4	-	MHz
Output Resistance Hold Mode	+25°C	-	0.2	-	-	0.2	-	Ω
Sample Mode	+25°C	-	10-5	0.001	-	10 ⁻⁵	0.001	Ω
Total Output Noise, DC to 4.0MHz Sample Mode	+25°C	-	230	-	-	230	-	μV RMS
Hold Mode	+25°C	-	190	-	-	190	-	μV RMS

Die Characteristics

Transistor Count		205
Die Dimensions	99 x	166 x 19 mils
Substrate Potential		SIG. GND
Process		Bipolar-DI
Thermal Constants (°C/W)	θ_{ja}	θ_{jc}
Ceramic DIP	75	15
Ceramic LCC	76	19

Specifications HA-5330

Electrical Specifications (Continued)

		НА	-5330-2,	-4	Н	IA-5330-	5	
PARAMETER	TEMP	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
TRANSIENT RESPONSE								
Rise Time (Note 5) Overshoot (Note 5) Slew Rate (Note 7)	+25°C +25°C +25°C	- - -	70 10 90		1 1 1	70 10 90	1 1	ns % V/μs
DIGITAL INPUT CHARACTERISTICS								
Input Voltage (High), V _{IH} Input Voltage (Low), V _{IL} Input Current (V _{IL} = OV) Input Current (V _{IH} = +5V)	Full Full Full Full	2.0 - - -	- - 10 10	- 0.8 40 40	2.0 - - -	- - 10 10	- 0.8 40 40	V V μΑ μΑ
SAMPLE/HOLD CHARACTERISTICS								
Acquisition Time (Note 8) (0.1%) (0.01%) Aperture Time (Note 3) Effective Aperture Delay Time (See Glossary) Aperture Uncertainty Droop Rate (Note 9) Hold Step Error (Note 10) Hold Mode Settling Time (0.01%) Hold Mode Feedthru 20V _{p-p} , 100kHz	+25°C Full +25°C Full +25°C +25°C +25°C +25°C Full +25°C Full	- - - - -50 - - - -	350 - 500 - 20 -25 0.1 0.01 - 0.5 100 -88	- 500 - 900 - 0 - 100 - 200	- - - - -50 - - - -	350 - 500 - 20 -25 0.1 0.01 - 0.5 100 -88	- 500 - 900 - 0 - 10 - 200	ns ns ns ns ns ns ns ns ns pV/ps pV/ps mV ns dB
POWER SUPPLY CHARACTERISTICS								
Positive Supply Current Negative Supply Current Power Supply Rejection, V+, V- (Note 11)	Full Full Full	- - 86	18 19 100	22 23 -	- 86	18 19 100	24 25 -	mA mA dB

NOTES:

- Absolute maximum ratings are limiting values, applied individually, beyond which serviceability of the circuit may be impaired. Functional operation under any of these conditions is not necessarily implied.
- 2. Internal Power Dissipation may limit Output Current below ±17mA.
- 3. Derived from computer simulation only; not tested.
- 4. $+V_{CM} = \pm 10V$ DC.
- 5. $V_i = 200$ mV Step; $R_L = 2$ K; $C_L = 50$ pF
- 6. Full power bandwidth based on slew rate measurement using FPBW = SLEW RATE
 2π Vpeak

Distortion of wave shape occurs beyond 100KHz due to slew rate enhancement circuitry

- 7. V₀ = 20V Step; R_L = 2K; C_L = 50pF.
- 8. $V_0 = 10V \text{ Step; } R_L = 2K; C_L = 50pF.$
- This parameter is measured at ambient temperature extremes in a high speed test environment. Consequently, steady state heating effects from internal power dissipation are not included.
- 10. $V_{IN} = 0V$; $V_{IH} = +3.5V$; $t_r = 22ns$ (V_{IL} to V_{IH}). See graph.
- 11. Based on a three volt delta in each supply, i.e. $15V = \pm 1.5V$ DC.
- 12. $V_{OUT} = 200 \text{mV}_{p-p}$, $R_L = 2K$, $C_L = 50 \text{pF}$.

Applying the HA-5330

The HA-5330 has the uncommitted differential inputs of an op amp, allowing the Sample/Hold function to be combined with many conventional op amp circuit ideas. See the Harris Application Note 517 for a collection of circuit ideas.

Layout

A printed circuit board with ground plane is recommended for best performance. Bypass capacitors (0.01 to $0.1 \mu F$, ceramic) should be provided from each power supply terminal to the Supply GND Terminal on pin 11.

Applications

The HA-5330 is configured as a unity gain noninverting amplifier by simply connecting the output (pin 7) to the inverting input (pin 14). As an input device for a fast successive – approximation A/D converter, it offers an extremely high throughput rate. Also, the HA-5330's pedestal error is adjustable to zero by using an Offset Adjust potentiometer (10K to 50K) center tapped to V-.

The ideal ground connections are pin 11 (Supply Ground) directly to the system Supply Common, and pin 12 (Signal Ground) directly to the system Signal Ground (Analog Ground).


Hold Capacitor

The HA-5330 includes a 90pF MOS hold capacitor, sufficient for most high speed applications (the Electrical Specifications section is based on the internal capacitor).

Output Stage

The HA-5330 output circuit does not include short circuit protection, and consequently its output impedance remains low at high frequencies. Thus, the step changes in load current which occur during an A/D conversion are absorbed at the \$\overline{S}\$/H output with minimum voltage error. A momentary short circuit to ground is permissible, but the output is not designed to tolerate a short of indefinite duration.

MAGNITUDE AND PHASE RESPONSE (Closed Loop Gain = 100)



Glossary of Terms

Acquisition Time:

The time required following a "sample" command, for the output to reach its final value within $\pm 0.1\%$ or $\pm 0.01\%$. This is the minimum sample time required to obtain a given accuracy, and includes switch delay time, slewing time and settling time.


Aperture Time:

The time required for the sample-and-hold switch to open, independent of delays through the switch driver and input amplifier circuitry. The switch opening time is that interval between the conditions of 10% open and 90% open.

Hold Step Error:

Hold step error is the output shift due to charge transfer from the sample to the hold mode. It is also referred to as "offset step" or "pedestal error".

HOLD STEP ERROR vs. S/H CONTROL RISE TIME



Effective Aperture Delay Time (EADT):

The difference between the digital delay time from the Hold command to the opening of the S/H switch, and the propagation time from the analog input to the switch.

EADT may be positive, negative or zero. If zero, the \$\overline{S}\$/H amplifier will output a voltage equal to \$V_{IN}\$ at the instant the Hold command was received. For negative EADT, the output in Hold (exclusive of pedestal and droop errors) will correspond to a value of \$V_{IN}\$ that occurred before the Hold command.

Aperture Uncertainty:

The range of variation in Effective Aperture Delay Time. Aperture Uncertainty (also called Aperture Delay Uncertainty, Aperture Time Jitter, etc.) sets a limit on the accuracy with which a waveform can be reconstructed from sample data.



HA-5340

August 1991

High Speed, Low Distortion, Precision Monolithic Sample and Hold Amplifier

Features

- Fast Acquisition Time (0.01%) 700ns
- Fast Hold Mode Settling Time (0.01%) 200ns
- Low Distortion (Hold Mode)-72dBc
 (V_{IN} = 200kHz, Fs = 450kHz, 5Vp-p)
- Bandwidth Minimally Affected By External CH
- Fully Differential Analog Inputs
- . Built-in 135pF Hold Capacitor
- Pin Compatible with HA-5320

Applications

- High Bandwidth Precision Data Acquisition Systems
- Inertial Navigation and Guidance Systems
- Ultrasonics
- SONAR
- RADAR

Ordering Information

MODEL NUMBER	OPERATING TEMPERATURE RANGE	PRODUCT DESCRIPTION
HA1-5340-5	0°C to +75°C	14 Pin Ceramic DIP
HA1-5340-9	-40°C to +85°C	14 Pin Ceramic DIP

Description

The HA-5340 combines the advantages of two sample/hold architectures to create a new generation of monolithic sample/hold. High amplitude, high frequency signals can be sampled with very low distortion being introduced. The combination of exceptionally fast acquisition time and specified/characterized hold mode distortion is an industry first. Additionally, the AC performance is only minimally affected by additional hold capacitance.


To achieve this level of performance, the benefits of an integrating output stage have been combined with the advantages of a buffered hold capacitor. To the user this translates to a front-end stage that has high bandwidth due

to charging only a small capacitive load and an output stage with constant pedestal error which can be nulled out using the offset adjust pins. Since the performance penalty for additional hold capacitance is low, the designer can further minimize pedestal error and droop rate without sacrificing speed.

Low distortion, fast acquisition, and low droop rate are the result, making the HA-5340 the obvious choice for high speed, high accuracy sampling systems.


For a Military temperature range version request the HA-5340/883 data sheet.

Pinout



HA1-5340 (CERAMIC DIP)

Functional Diagram



CAUTION: These devices are sensitive to electrostatic discharge. Proper I.C. handling procedures should be followed. Copyright © Harris Corporation 1991

File Number 2859

Specifications HA-5340

Electrical Specifications Test Conditions (Unless Otherwise Specified) $V_{SUPPLY} = \pm 15.0V$; $C_H = Internal = 135pF$; Digital Input: $V_{IL} = +0.8V$ (Sample), $V_{IH} = +2.0V$ (Hold). Non-Inverting Unity Gain Configuration (Output tied to Input), $R_L = 2K$, $C_L = 60pF$

		HA-5340-9 HA-5340-5			
PARAMETER	TEMP	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS					
Input Voltage Range	Full	-10	-	+10	V
Input Resistance (Note 2)	+25°C	-	1	-	МΩ
Input Capacitance	+25°C	-] -	3	pF
Input Offset Voltage	+25°C	-	l -	1.5	mV
	Full	-	1 -	3.0	mV
Offset Voltage Temperature Coefficient	Full	-	} -	30	μV/°C
Bias Current	+25°C	-	±70	-	nA
	Full	-	-	±350	nA
Offset Current	+25°C	-	±50	-	nA
	Full	-	-	±350	nA
Common Mode Range	Full	-10	-	+10	V
CMRR (±10 Vdc) (Note 3)	+25°C	-	83	-	dB
	Full	72	-	-	dB
TRANSFER CHARACTERISTICS					
Gain, DC	+25°C	110	140	-	dB
Gain Bandwidth Product CH External = OpF	Full	-	10	-	MHz
$C_H External = 100pF$	Full	-	9.6	-	MHz
C _H External = 1000pF	Full	-	6.7		MHz
TRANSIENT RESPONSE					
Rise Time (200mV step)	+25°C	-	20	30	ns
Overshoot (200mV step)	+25°C	-	35	50	%
Slew Rate (10V step)	+25°C	40	60	-	V/µs
DIGITAL INPUT CHARACTERISTICS					
Input Voltage (High), VIH	Full	2.0	T -		V
Input Voltage (Low), VIL	Full	-	-	0.8	V
Input Current V _{IL} = 0V I _{IL}	Full	-	7	40	μА
Input Current VIH = 5V IIH	Full	-	4	40	μA
OUTPUT CHARACTERISTICS					
Output Voltage	Full	-10	-	+10	V
Output Current	Full	-10	-	+10	mA
Full Power Bandwidth (Slew Rate Limited) (Note 4)	Full	0.6	0.9	-	MHz
Output Resistance - Hold Mode	+25°C	-	0.05	0.1	Ω
	Full		0.07	0.15	Ω
TOTAL OUTPUT NOISE, D.C. TO 10MHz					
Sample Mode	+25°C	-	325	400	μVrms
Hold Mode	+25°C	_	325	400	μVrms

Specifications HA-5340

Electrical Specifications Test Conditions (Unless Otherwise Specified) $V_{SUPPLY} = \pm 15.0V$; $C_H = Internal = 135pF$; Digital Input: $V_{IL} = +0.8V$ (Sample), $V_{IH} = +2.0V$ (Hold). Non-Inverting Unity Gain Configuration (Output tied to Input), $P_{IL} = 2K$, $P_{IL} = 60pF$

				HA-5340-9 HA-5340-5		
PARAME	TEMP	MIN	TYP	MAX	UNITS	
DISTORTION CHARACTERISTICS	3					
SAMPLE MODE						
Signal to Noise Ratio (RMS Signal to RMS noise) Total Harmonic Distortion	V _{IN} = 200kHz (20Vp-p)	Full	-	115	-	dB
	V _{IN} = 200kHz, 5Vp-p	Full	-90	~100	-	dBc
	V _{IN} = 200kHz, 10Vp-p	Full	-76	-82	-	dBc
	V _{IN} = 200kHz, 20Vp-p	Full	-70	-74	-	dBc
	V _{IN} = 500kHz, 5Vp-p	Full	-66	-75	-	dBc
Intermodulation Distortion	(4 00111-40 04111-)	F0	70	00		J.D.
$V_{IN} = 10Vp-p$	(f1 = 20kHz, f2 = 21kHz)	Full	-78	-83	_	dBc
HOLD MODE (50% Duty Cycle : Signal to Noise Ratio (RMS Signal to RMS noise)	S/H)					
Fs = 450kHz	V _{IN} = 200kHz, 5Vp-p	+25°C	-	76	-	dB
	V _{IN} = 200kHz, 10Vp-p	+25°C	-	76	-	dB
Total Harmonic Distortion	}		l			į
Fs = 450kHz	V _{IN} = 200kHz, 5Vp-p	+25°C	-	-72	-	dBc
	$V_{IN} = 200kHz$, $10Vp-p$	+25°C	-	-66	-	dBc
	$V_{IN} = 200kHz, 20Vp-p$	+25°C	-	-56	-	dBc
Fs = 450kHz	V _{IN} = 100kHz, 5Vp-p	+25°C	-	-84	-	dBc
	V _{IN} = 100kHz, 10Vp-p	+25°C	-	-71	-	dBc
	V _{IN} = 100kHz, 20Vp-p	+25°C	_	-61	-	dBc
$Fs = 2f_{IN}(Nyquist)$	V _{IN} = 20kHz, 5Vp-p	+25°C	-	-95	-	dBc
	V _{IN} = 50kHz, 5Vp-p	+25°C	-	-91	-	dBc
Intermodulation Distortion	V _{IN} = 100kHz, 5Vp-p	+25°C	-	-82	_	dBc
Fs = 450kHz	V _{IN} = 10Vp-p (f1 = 20kHz, f2 = 21kHz)	+25 ⁰ C	_	-79	_	dBc
SAMPLE/HOLD CHARACTERIST	ics			<u> </u>	<u></u>	·
Acquisition Time	10V Step to 0.01%	+25°C		700		ns
Acquisition Time	101 6165 10 6.01 %	Full	_	'-	900	ns
	10V Step to 0.1%	+25°C	-	430	600	ns
Droop Rate (CH = Internal)		+25°C	} _	0.1	_	μV/μs
•		Full	-	-	95	μV/μs
Hold Step Error ($V_{IL} = 0V, V_{IH} = 4$.0V, t _r = 5ns)	+25°C	-	15	-	mV
Hold Mode Settling Time (to ±1 m)	•	Full		200	300	ns
Hold Mode Feedthrough (20Vp-p,	Full	-	-76	-	dB	
EADT (Effective Aperture Delay Tir	+25°C	-	-15	-	ns	
Aperture Uncertainty		+25°C	<u> </u>	0.2	<u>-</u>	ns
POWER SUPPLY CHARACTERIS	HCS					
Positive Supply Current		Full	j -	19	25	mA
Negative Supply Current		Full	-	19	25	mA
PSRR (V or -V, 10% delta)		Full	75	82		dB

- NOTES: 1. Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operation under any of these conditions is not necessarily implied.
- 2. Derived from Computer Simulation only, not tested.
- 3. +CMRR is measured from OV to +10V, -CMRR is measured from OV to -10V $\,$
- 4. Based on the calculation FPBW = Slew Rate/ 2π Vpeak (Vpeak = 10V).

Applying the HA-5340

The HA-5340 has the uncommitted differential inputs of an op amp, allowing the Sample and Hold function to be combined with many conventional op amp circuits. See the Harris Application Note 517 for a collection of circuit ideas.

LAYOUT

A printed circuit board with ground plane is recommended for best performance. Bypass capacitors (0.01 to $0.1\mu F$, ceramic) should be provided from each power supply terminal to the Supply Ground terminal on pin 13.

The ideal ground connections are pin 6 (SIG. Ground) directly to the system Signal Ground, and pin 13 (Supply Ground) directly to the system Supply Common.

HOLD CAPACITOR

The HA-5340 includes a 135pF MOS hold capacitor, sufficient for most high speed applications (the Electrical Specifications section is based on this internal capacitor).

Additional capacitance may be added between pins 7 and 11. This external hold capacitance will reduce droop rate at the expense of acquisition time, and provide other tradeoffs as shown in the Performance Curves.

The hold capacitor C_H should have high insulation resistance and low dielectric absorption, to minimize droop errors. Teflon®, polystyrene and polypropylene dielectric capacitor types offer good performance over the specified operating temperature range.

The hold capacitor terminal (pin 11) remains at virtual ground potential. Any PC connection to this terminal should be kept short and "guarded" by the ground plane, since nearby signal lines or power supply voltages will introduce errors due to drift current.

®Teflon is a registered Trademark of Dupont Corporation.

Applications

Figure 1 shows the HA-5340 connected as a unity gain noninverting amplifier — its most widely used configuration. As an input device for a fast successive — approximation A/D converter, it offers very high throughput rate for a monolithic IC sample/hold amplifier. Also, the HA-5340's hold step error is adjustable to zero using the Offset Adjust potentiometer, to deliver a 12-bit accurate output from the converter.

The HA-5340 output circuit does not include short circuit protection, and consequently its output impedance remains low at high frequencies. Thus, the step changes in load current which occur during an A/D conversion are absorbed at the S/H output with minimum voltage error. A momentary short circuit to ground is permissible, but the output is not designed to tolerate a short of indefinite duration.





FIGURE 1.

TYPICAL HA-5340 CONNECTIONS; NONINVERTING UNITY GAIN MODE

NOTE: Pin Numbers Refer to DIP Package Only.

Test Circuits

HOLD STEP ERROR AND DROOP RATE




HOLD STEP ERROR

1. Observe the "hold step" voltage Vp:

S/H CONTROL HOLD (4.0V) VO VP


DROOP RATE TEST

1. Observe the voltage "droop", $\Delta V_O/\Delta T$:



- 2. Measure the slope of the output during hold, $\Delta V_O/\Delta T$.
- Droop can be positive or negative usually to one rail or the other not to GND.


HOLD MODE FEED THROUGH ATTENUATION



Feedthrough in dB = 20 Log $\frac{V_{OUT}}{V_{IN}}$ where:


 $V_{OUT} = Volts_{p-p}$, Hold Mode,

 $V_{IN} = Volts_{p-p}$




Performance Curves (Continued) $V_S = \pm 15V$, $T_A = +25^{\circ}C$, unless otherwise specified.

HOLD STEP ERROR vs. T_{RISE}
C_H = Internal; Temperature = +25°C




HOLD STEP ERROR vs. HOLD CAPACITANCE

TRISE = 5ns; Temperature = +25°C




HOLD STEP ERROR vs. TEMPERATURE $V_{IH} = 4V, C_H = 470 pF$



HOLD STEP ERROR vs. TEMPERATURE


EXTERNAL HOLD CAPACITANCE (pF)

V_{IH} = 4V, C_H = Internal t_r=5ns, 10ns, 20ns




Performance Curves (Continued) $V_S = \pm 15V$, $T_A = +25^{\circ}C$, unless otherwise specified.

CLOSED LOOP PHASE/GAIN Av = +100, ±15V and ±12V Supplies*



^{* ±15}V and ±12V supplies trace the same line within the width of the line, therefore only one line is shown.

10M



Die Characteristics

10K

1K

Die Size	139 x 84 x 19 mils
Thermal Impedance:	
θ_{ja}	75 ⁰ C/W
θ _{jc}	15 ⁰ C/W
Tie Substrate to:	
Process	Bipolar-DI

1M

100K

LINEAR

DIFFERENTIAL AMPLIFIERS

		PAGE
SELECTION GU	IDE	6-2
DIFFERENTIAL	AMPLIFIERS DATA SHEETS	
CA 3028A, B	Differential/Cascode Amplifier	6-3
CA 3049	Dual High-Frequency Differential Amplifier	6-14
CA 3053	Differential/Cascode Amplifier	6-3
CA 3054	Transistor Array-Dual Differential Amplifier	6-19
CA 3102	Dual High-Frequency Differential Amplifier	6-14

Selection Guide

DIFFERENTIAL AMPLIFIERS

TYPE	DESCRIPTION	FEATURES	FREQ. RANGE DC TO MHz	A (TYP) dB	BW (3dB POINT) (TYP) MHz	1/F NF (TYP) dB	AGC RANGE (TYP) dB	PIN CT AND PKG TYPE*
CA3028A	Differential	Balanced differential-amplifier configuration	120	40□	_	7.2	62	8E, M,
CA3028B	/Cascode Amplifiers	with controlled constant-current source RF, IF, and video frequency capability Balanced agc capability Operation from DC to 500MHz CA3028B is controlled for input offset voltage, current, and input bias current, and is intended for "balance" requirements Push-pull inputs and outputs CA3028 and CA3053 are identical except for	120	40	8	7.2	62	S, T
CA3049	Dual High Frequency		500	22	1.35▲	53	75	12T
CA3053	Differential /Cascode Amplifier		120	40 .	Recommended for IF Amplifier Applications			8E, M, S, T
CA3054	Dual Independent	100MHz noise specification	120	32	550†	3.25	75	14E, M
CA3102	Dual High- Frequency		500	22	1.35▲	1.5	7.5	14E, M

^{*}See Packaging and Ordering Information in Section 12 \blacktriangle GHz \dagger f_T (MHz) \Box Gp Min. at 100MHz: Cascode = 16dB; Diff Ampl. = 14dB. CA3028B: V_{OUT} = 11.5V_{p-p}. T_A Range: -55 to +125°C except for type CA3054 (0 to +85°C)



HARRIS CA3028A, CA3028B CA3053

Differential/Cascode Amplifiers For Commercial & Industrial Equipment from DC to 120MHz

August 1991

Features

- · Controlled for Input Offset Voltage, Input Offset Current and Input Bias Current (CA3028 Series Only)
- Balanced Differential Amplifier Configuration with Controlled Constant-Current Source
- Single-Ended and Dual-Ended Operation

Applications

- RF and IF Amplifiers (Differential or Cascode)
- . DC, Audio and Sense Amplifiers
- · Converter in the Commercial FM Band
- Oscillator
- · Mixer
- Limiter
- · Companion Application Note, ICAN 5337 "Application of the CA3028 Integrated Circuit Amplifier in the HF and VHF Ranges." This note covers characteristics of different operating modes, noise performance, mixer, limiter, and amplifier design considerations.

Description

The CA3028A and CA3028B are differential/cascode amplifiers designed for use in communications and industrial equipment operating at frequencies from DC to 120MHz.

The CA3028B is like the CA3028A but is capable of premium performance particularly in critical DC and differential amplifier applications requiring tight controls for input offset voltage, input offset current, and input bias current.

The CA3053 is similar to the CA3028A and CA3028B but is recommended for IF amplifier applications.

The CA3028A, CA3028B, and CA3053 are available in 8lead packages as shown below. When ordering these devices, it is important to add the appropriate suffix letter to the device.

Package/Lead Options

SMALL OUTLINE (150 MIL)	STRAIGHT LEAD TO-5	DUAL-IN-LINE FORMED- LEAD TO-5	DUAL-IN-LINE PLASTIC (MINI-DIP)
CA3028AM	CA3028A*	CA3028AS	CA3028AE
CA3028BM	CA3028B*	CA3028BS	CA3028BE
CA3053M	CA3053*	CA3053S	CA3053E

^{*}Most types in a straight-lead TO-5 package carry a "T" suffix. This one does not. Order type number as shown.

Schematic Diagram




FIGURE 1. CA3028A, CA3028B AND CA3053

ABSOLUTE MAXIMUM RATINGS at TA = 25° C

DISSIPATION At T _A Up to 85° C (CA3028A, CA3028B, CA3053)	450 mW
At T _A 85° C (CA3028A, CA3028B, CA3053)	
AMBIENT-TEMPERATURE RANGE	·
Operating	55°C to +125°C
Storage	65° C to +150° C
LEAD TEMPERATURE (DURING SOLDERING)	
At distance 1/16 ± 1/32 (1.59 · 0.79 mm) from case for 10 seconds max	+265° C

MAXIMUM VOLTAGE RATINGS at TA = 25°C

TERM- INAL No.	1	2	3	4	5	6	7	8	This chart gives the range of voltages which can be applied to the
-1		0 to -15▲	0 to -15▲	0 to -15▲	+ 5 to -5	*	*	+20** to 0	terminals listed horizontally with re- spect to the terminals listed vertical- ly. For example, the voltage range of
2			+5 to -11	+ 5 to -1	+15.0 to 0	*	+15 to 0	*	the horizontal terminal 4 with respect to terminal 2 is -1 to +5 volts.
3 [‡]				+10 to 0	+15 [©] to 0	+30● to 0	+15 to 0	+30 ● to 0	Terminal #3 is connected to the substrate and case.
4					+15 [©] to 0	*	*	*	 Voltages are not normally applied between these terminals. Voltages
5						+20⊕ to 0	*	*	appearing between these termi- nals will be safe, if the specified voltage limits between all other
6							*	*	terminals are not exceeded. A Limit is -12V for CA3053.
7								*	 ⊕ Limit is +15V for CA3053. ∳ Limit is +12V for CA3053.
8									 Limit is +24V for CA3028A and +18V for CA3053.

MAXIMUM TINGS

ι	JRREI	NT R	ATIN
	TERM- INAL No.	I _{IN} mA	IOUT mA
	1	0.6	0.1
	2	4	0.1
	3	0.1	23
	4	20	0.1
	5	0.6	0.1
	6	20	0.1
	7	4	0.1
	8	20	0.1

ELECTRICAL CHARACTERISTICS at TA = 25°C

	SYMBOL	TEST CIR- CUIT Fig.	SPECIAL TEST CONDITIONS		LIMITS TYPE CA3028A Min. Typ. Max.			LIMITS TYPE CA3028B Min. Typ. Max.			LIMITS TYPE CA3053 Min. Typ. Max.			UNITS	TYPICAL CHARAC- TERISTICS CURVES Fig.
STATIC CHARACTERISTICS															
		L	^{+V} cc	-VEE											
Input Offset Voltage	V ₁₀	2	6V 12V	6V 12V	-	-	-	1	0.98 0.89	5 5	-	-	-	mV	4
Input Offset Current	I ₁₀	3a	6V 12V	6V 12V	-		1 1		0.56 1.06	5 6		1 1	-	μΑ	4
	IŢ	3a	6V 12V	6V 12V	-	16.6 36	70 106		16.6 36	40 80	-	-	-	μ A	5a
Input Bias Current		3b	9V 12V	-					, ,	-	-	29 36	85 125		5b
Quiescent Operating	I ₆ or I ₈	3a	6V 12V	6V 12V	0.8 2	1.25 3.3	2 5	1 2.5	1.25 3.3	1.5 4	:	-	-	mA	6a 7
Current		3b	9V 12V	,	-	-	-		-	-	1.2 2.0	2.2 3.3	3.5 5.0		6b
AGC Bias Current (Into Constant-Current Source Terminal No.7)	I ₇	8a	12V 12V	V _{AGC} =+9 V _{AGC} = +12		1.28 1.65	, ,	-	1.28 1.65	-	-	-	-	mA	8b
		-	9V 12V	-	-	-	-	-	-	-		1.15 1.55	-		-
Input Current (Terminal No.7)	I ₇	-	6V 12V	6V 12V	0.5 1	0.85 1.65	1 2.1	0.5 1	0.85 1.65	1 2.1	-	-	-	mA	-
Device Dissipation	P _T	3a	6V 12V	6V 12V	24 120	36 175	54 260	24 120	36 175	42 220	-	-	-	mW	9
		3b	9V 12V	-		:	-	:	-] :	:	50 100	80 150		-

ELECTRICAL CHARACTERISTICS at TA = 25°C (cont'd)

CHARACTERISTIC S		SYMBOL		SPECIAL TEST			LIMITS TYPE CA3028A			LIMITS	LIMITS TYPE CA3053			UNITS	TYPICAL CHARAC- TERISTICS CURVE	
DVNIAMI	C CHARACTE	DICTION	Fig.	l		Min	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	l	Fig.
DINAMI	C CHARACTE	KISTICS	10-	f = 100 tur										_	r	
			10a	f = 100 MHz	Cascode	16	20	· ·	16	20			-	ļ:	dB	10b
Power Gain	aın	Gp	11a.u	$V_{CC} = +9V$ f = 10.7 MHz	DiffAmpl Cascode	35	17 39	·	14	17	-	<u>.</u>	-	 		11b,e
			11a	V _{CC} = +9V	DiffAmpl	28	39	 	35	39 32	╙	35	39	<u> </u>	dB	10b ≭
			10a	f = 100 MHz	Cascode	- 28	7.2		28			28		ļ.	<u> </u>	11b *
Noise Figure		NF		V _{CC} =+9V	DiffAmpl	-	6.7	9	-	7.2 6.7	9	\vdash		ļ <u>. </u>	dB	10c
			110,0	VCC = 19V	Cascode	<u> </u>	6.7	9			9	<u> </u>	-	1:-		11c,e
Input Admittance		Y11	 -		Diff. Ampl	0.6 + j 1.6 -			mmho -	12						
			-	ł	Cascode	ĺ			-	0.5 + 1 0.5	Ŀ	4			 	13
Reverse Transfer Admittance		Y12	<u> </u>	f = 10.7 MHz	Diff -Ampl.	1				0 0003 - j0 -		Į.			mmho	14
		-	<u> </u>	1		 -				0.00 ,0.0002	⊢	├		→		15
Forward Transfer Admittance		Y ₂₁	 	V _{CC} = +9V	Diff -Ampl.	l			ŀ÷	99 - 118	·			,	mmho	16
Aumitta	ance ,		-		Cascode	ŀ				-37 + 10 5	<u> </u>					17
Output Admittance		Y ₂₂	-		Diff -Ampl	i			i .	0 + 10 08	Ŀ	1			mmho	18
Aumitta			<u> </u>		1				·	0 04 + 10.23	١.				L	19
Power Or (Untune		Po	20a	f = 10 7 MHz	Diff -Ampl 50 Ω Input- Output		5 7	ŀ		5.7		Ŀ	-	-	μW	20b
AGC Rar (Max.Pi to Ful	nge ower Gain II Cutoff)	AGC	21a	V _{CC} = +9V	DiffAmpl.		62			62					dB	21b
Voltage Gain	at	Α	22a	f = 10.7 MHz	Cascode		40	T .		40	1.		40	1.		22b
	f = 10.7 MHz		22c	$V_{CC} = +0V$ $R_1 = 1 k\Omega$	Diff · Ampl.	-	30	 -	-	30	-	ļ -	30	1-	dB	22 d
						<u> </u>		<u> </u>			└	ļ			!	
	Differential at		23	$V_{CC} = +6V$, $R_L = 2 k\Omega$	V _{EE} = -6V.				35	38	42			-	dB	
	f=1 kHz			$V_{CC} = +12V$. $R_L = 1.6 \text{ k}\Omega$	V _{EE} = -12V		-	-	40	42.5	45		-			
Max Peak-to-Pe Output Voltage at f = 1 kHz		age V _s (P-P)	23	$V_{CC} = +6V$, $R_1 = 2 k\Omega$	V _{EE} = -6V.		-		7	11.5					V _{Р-Р}	-
	kHz			$V_{CC} = +12V$. $R_L = 1.6 \text{ k}\Omega$			-		15	23			-			
Bandwidth		nt BW	23	$V_{CC} = .6V$, $R_L = 2 k\Omega$	V _{EE} = -6V,				-	7.3	-			-	MHz	
at -3 dB point	$V_{CC} = +12V$, $R_L = 1.6 \text{ k}\Omega$			V _{EE} = -12V,					8	-						
Common-Mode Input-Voltage Range		V _{CMR}	24	V _{CC} = +6V, V _{CC} = +12V,	V _{EE} = ·6V V _{EE} = ·12V				-2.5 -5	(-3.2 - 4.5) (-7 - 9)	4 7	-		-	v	-
Common-Mode Rejection Ratio		CMR	24	$V_{CC} = +6V,$ $V_{CC} = +12V,$	V _{EE} = ·6V V _{EE} = ·12V		:		60 60	110 90	-		-	-	dB	-
Input Impedance at f = 1 kHz		Z _{IN}		$V_{CC} = +6V,$ $V_{CC} = +12V,$	V _{FF} = -6V		-	ŀ	· -	5.5 3			-	-	kΩ	-
Peak-to-Peak Output Current		! _{Р.Р}		V _{CC} = +9V	f = 10.7 MHz	2	4	7	2.5	4	6	2	4	7	mA	
				$V_{CC} = +12V$	e _{in} = 400 mV DiffAmpl.	3.5	6	10	4.5	6	8	3.5	6	10] ""	

^{*} Does not apply to CA3053

DEFINITION OF TERMS

AGC Bias Current

The current drawn by the device from the AGC-voltage source, at maximum AGC voltage.

AGC Range

The total change in voltage gain (from maximum gain to complete cutoff) which may be achieved by application of the specified range of dc voltage to the AGC input terminal of the device

Common-Mode Rejection Ratio

The ratio of the full differential voltage gain to the common-mode voltage gain.

Device Dissipation

The total power drain of the device with no signal applied and no external load current.

Input Bias Current

The average value (one-half the sum) of the currents at the two input terminals when the quiescent operating voltages at the two output terminals are equal.

Input Offset Current

The difference in the currents at the two input terminals when the quiescent operating voltages at the two output

terminals are equal.

Input Offset Voltage

The difference in the dc voltages which must be applied to the input terminals to obtain equal quiescent operating voltages (zero output offset voltage) at the output terminals.

Noise Figure

The ratio of the total noise power of the device and a resistive signal source to the noise power of the signal source alone, the signal source representing a generator of zero impedance in series with the source resistance.

Power Gain

The ratio of the signal power developed at the output of the device to the signal power applied to the input, expressed in dB

Quiescent Operating Current

The average (dc) value of the current in either output terminal.

Voltage Gain

The ratio of the change in output voltage at either output terminal with respect to ground, to a change in input voltage at either input terminal with respect to ground, with the other input terminal at ac ground.




Fig. 2 - Input offset voltage test circuit for CA3028B.




Fig. 3a - Input offset current, input bias current, device dissipation, and quiescent operating current test circuit for CA3028A and CA3028B.




Fig. 3b - Input bias current, device dissipation and quiescent operating current test circuit for CA3053.




Fig. 4 - Input offset voltage and input offset current for CA3028B.

TYPICAL CHARACTERISTICS




Fig. 5a - Input bias current vs. ambient temperature for CA3028A and CA3028B.




Fig. 5b - Input bias current vs. ambient temperature for CA3053.




Fig. 6a – Quiescent operating current vs. ambient temperature for CA3028A and CA3028B.




Fig. 6b – Quiescent operating current vs. ambient temperature for CA3053.

TYPICAL CHARACTERISTICS (Continued)




Fig. 7 - Operating current vs. V_{EE} voltage for CA3028A and CA3028B.

TYPICAL CHARACTERISTICS AND TEST CIRCUITS




Fig. 8a - AGC bias current test circuit (differential-amplifier configuration) for CA3028A and CA3028B.




Fig. 9 - Device dissipation vs. temperature for CA3028A and CA3028B.




Fig. 8b - AGC bias current vs. bias volts (terminal No. 7) for CA3028A and CA3028B.





Fig. 10a - Power gain and noise figure test circuit (cascode configuration) for CA3028A, CA3028B and CA3053*

^{* 10.7} MHz Power Gain Test Only.

TYPICAL CHARACTERISTICS AND TEST CIRCUITS (Continued)







Fig. 10b - Power gain vs. frequency (cascode configuration) for CA3028A and CA3028B.

Fig. 10c - 100 MHz noise figure vs. collector supply volts (cascode configuration) for CA3028A and CA3028B

TYPICAL NOISE FIGURE AND POWER GAIN TEST CIRCUITS AND CHARACTERISTICS






Fig. 11a - Power gain and noise figure test circuit (differentialamplifier configuration and terminal No. 7 connected to V_{cc}) for CA3028A, CA3028B and CA3053*.

* 10.7 MHz Power Gain Test Only.

Fig. 11b - Power gain vs. frequency (differential-amplifier configuration) for CA3028A and CA3028B.




Fig. 11c - 100 MHz noise figure vs. collector supply voltage (differential-amplifier configuration) for CA3028A and CA3028B

Fig. 11d - Power gain and noise figure test circuit (differentialamplifier configuration) for CA3028A and CA3028B.

TYPICAL NOISE FIGURE AND POWER GAIN TEST CIRCUITS AND CHARACTERISTICS (Continued)




Fig. 11e - 100 MHz noise figure and power gain vs. base-toemitter bias (terminal No. 7) for CA3028A and CA3028B.

TYPICAL ADMITTANCE PARAMETERS




Fig. 12 - Input admittance (Y₁₁) vs. frequency (cascode configuration) for CA3028A, CA3028B and CA3053.




Fig. 14 - Reverse transadmittance (Y₁₂) vs. frequency (cascode configuration) for CA3028A, CA3028B and CA3053.




Fig. 13 - Input admittance (Y₁₁) vs. frequency (differentialamplifier configuration) for CA3028A, CA3028B and CA3053.




Fig. 15 - Reverse transadmittance (Y₁₂) vs. frequency (differential-amplifier configuration) for CA3028A, CA3028B and CA3053.

TYPICAL ADMITTANCE PARAMETERS (Continued)




Fig. 16 - Forward transadmittance (Y₂₁) vs. frequency (cascode configuration) for CA3028A, CA3028B and CA3053.




Fig. 18 - Output admittance (Y22) vs. frequency (cascode configuration) for CA3028A, CA3028B and CA3053.




Fig. 17 - Forward transadmittance (Y₂₁) vs. frequency (differential-amplifier configuration) for CA3028A, CA3028B and CA3053.




Fig. 19 - Output admittance (Y22) vs. frequency (differentialamplifier configuration) for CA3028A, CA3028B and CA3053.

TYPICAL TEST CIRCUITS AND CHARACTERISTICS




Fig. 20a - Output power test circuit for CA3028A and CA3028B.





Fig. 20b - Output power vs. frequency - 50 Ω input and 50 Ω output (differential-amplifier configuration) for CA3028A and CA3028B.

TYPICAL TEST CIRCUITS AND CHARACTERISTICS (Continued)







Fig. 21a - AGC range test circuit (differential amplifier) for CA3028A and CA3028B.

Fig. 21b - AGC characteristics for CA3028A and CA3028B.

TEST CIRCUITS AND TYPICAL CHARACTERISTICS




CASCODE CONFIGURATION
AMBIENT TEMPERATURE (TA) 25°C
FREQUENCY (f) = 10.7 MHz INPUT VOLTS (vin)

Fig. 22a - Transfer characteristic (voltage gain) test circuit (10.7 MHz) cascode configuration for CA3028A, CA3028B and CA3053.

Fig. 22b - Transfer characteristics (cascode configuration) for CA3028A, CA3028B and CA3053.

VOLTS (vo)

TUMTUO




INPUT VOLTS (VIA) Fig. 22c - Transfer characteristic (voltage gain) test circuit (10.7

MHz) differential-amplifier configuration for CA3028A, CA3028B and CA3053.


Fig 22d - Transfer characteristics (differential-amplifier configuration) for CA3028A, CA3028B and CA3053.

TEST CIRCUITS AND TYPICAL CHARACTERISTICS (Continued)



* For R = 1.6 k() - (V_{CC} = 12V, V_{EE} = -12V) For R = 2 k() - (V_{CC} = 6V, V_{EE} = -6V)

Fig. 23 - Differential voltage gain, maximum peak-to-peak output voltage, and bandwidth test circuit for CA3028B.



For CMR test: S1 to ground

For input common-mode voltage range test: S1 to VX

Common mode rejection ratio = 20 log $_{10} \frac{(A^*) (2) (0.3)}{V_{DIFF} (RMS)}$

* A = Single-ended voltage gain.

Fig. 24 - Common-mode rejection ratio and common-mode input-voltage range test circuit for CA3028B.



CA3049 CA3102

Dual High-Frequency Differential Amplifiers For Low-Power Applications Up to 500MHz

August 1991

Features

- Power Gain 23dB (Typ) 200MHz
- Noise Figure 4.6dB (Typ) 200MHz
- Two Differential Amplifiers on a Common Substrate
- Independently Accessible Inputs and Outputs
- Full Military Temperature Range... -55°C to +125°C

Applications

- VHF Amplifiers
- VHF Mixers
- Multifunction Combinations RF/Mixer/Oscillator; Converter/IF
- IF Amplifiers (Differential and/or Cascode)
- Product Detectors
- Doubly Balanced Modulators and Demodulators
- Balanced Quadrature Detectors
- Cascade Limiters
- Synchronous Detectors
- Balanced Mixers
- Synthesizers
- Balanced (Push-Pull) Cascode Amplifiers
- Sense Amplifiers

Description


The CA3049T and CA3102* consist of two independent differential amplifiers with associated constant-current transistors on a common monolithic substrate. The six transistors which comprise the amplifiers are general-purpose devices which exhibit low l/f noise and a value of fT in excess of 1GHz. These features make the CA3049T and CA3102 useful from DC to 500MHz. Bias and load registers have been omitted to provide maximum application flexibility.


The monolithic construction of the CA3049T and CA3102 provides close electrical and thermal matching of the amplifiers. This feature makes these devices particularly useful in dual-channel applications where matched performance of the two channels is required.

The CA3102 is like the CA3049T except that it has a separate substrate connection for greater design flexibility. The CA3049T is supplied in the 12-lead TO-5 package; the CA3102, in the 14-lead plastic dual-in-line package (E suffix) and in the 14-lead Small Outline package (M suffix).


* Formerly Developmental No. TA6228.

Pinouts






Schematic Diagrams



CA3102E, CA3102M



CA3049T

MAXIMUM RATINGS, ABSOLUTE-MAXIMUM VALUES, $ATT_A = 25^{\circ}C$

Power Dissipation, P:	CA3049T	CA3102E
Any one transistor	300	300 mW
Total package	600	750 mW
For $T_A > 55^{\circ}C$ Derate at:	5	6.67 mW/°C
Temperature Range:		
Operating	-55 to + 125	-55 to + 125 °C
Storage	-65 to + 150	–65 to + 150 °C

The following ratings apply for each transistor in the devices

Collector-to-Emitter Voltage, V _{CEO}	15	٧
Collector-to-Base Voltage, V _{CBO}	20	٧
Collector-to-Substrate Voltage, VCIO*	20	V
Emitter-to-Base Voltage, V _{EBO}	5	٧
Collector Current, I _C		mΑ

^{*}The collector of each transistor of the CA3049T and CA3102 is isolated from the substrate by an integral diode. The substrate (terminal 9) must be connected to the most negative point in the external circuit to maintain isolation between transistors and to provide for normal transistor action.

ELECTRICAL CHARACTERISTICS at TA = 25°C

SYMBOLS	TEST COND	ITIONS	TEST CIR- CUIT	MIN.	CA3102 LIMIT	rs MAX.	MIN.	CA3049T LIMI	rs	UNITS	TYPICAL CHARAC- TERISTICS CURVES FIG.
	L		1	1		1	1		1	1 0	L
VIO	I		1		0.25	5		0.25		mV	-4
10	13 = 19 = 2 mA		1		0.3	3		0.3		μА	
I _{IB}			1		13.5	33	 	13.5	33	μА	5
ΔΤ			1		1.1	-		1,1		μV/°C	4
								<u> </u>			·
VBE	V _{CE} = 6 V I _C = 1 mA			674	774	874		774		mV	6
ΔV _{BE}	V _{CE} = 6 V, I _C =	1 mA			-0.9			-0.9		mV/°C	6
СВО	VCB = 10 V, IE	= 0	1		0.0013	100		0.0013	100	nΑ	7
V _{(BR)CEO}	I _C = 1 mA, I _B =	0		15	24		15	24		٧	
V _{(BR)CBO}	IC = 10 μA, IE	= 0		20	60		20	60		V	
V _(BR) CIO	IC = 10 μA, IB	0, 1E = 0		20	60		20	60		V	
V(BR)EBO	1E = 10 μA, IC	= 0	<u> </u>	5	7		5	7		V	
NF	f = 100 KHz, R	s = 500 Ω			1.5			1.5		dB	12
^f T	V _{CE} = 6 V, I _C =	5 mA			1.35			1.35		GH₂	11
ССВ	1c = 0	V _{CB} = 5V	· ·		0.28 0.15			0.28 0.28		pF pF	8
CCI	1c ≈ 0	V _{Cl} = 5V			1.65		•	1.65		ρF	8
			,								
AGC			2		75			75		dB	
<u> </u>	f = 10 MHz		2	18	22			22		dB	9, 10
~ <u>~</u> 2											
NF.										uo uo	
Y11	Configuration.	Cascode Diff Amn			1.5 + j 2.45			1.5 + j 2.45 0.878 + j 1.3		mmho	14, 16, 18 15, 17, 19
Y12	For Diff. Amplifier	Cascode			0 - j 0.008			0 - j 0.008		mmho	
		Diff Amn			0 - 1 0 013			0 - 10 013			
Y ₂₁	(each	Cascode			17.9 - j 30.7			17.9 - j 30.7		mmho	26, 28, 30
		Diff. Amp.			- 10.5 + i 13			- 10.5 + i 13			27, 29, 31
Y ₂₂		Cascode Diff.Amp.			- 0.503 - j 15 0.071 + j 0.62	==		- 0.503 - j 15 0.071 + j 0.62		mmho	20, 22, 24
	VIO	V _{1O} I _{1D} I ₂ = I ₉ = 2 mA I _{1B} I ₂ I ₃ I ₄ I ₂ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	SYMBOLS TEST CONDITIONS CIRCUIT	SYMBOLS TEST CONDITIONS CIR CUIT FIG. MIN.	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	SYMBOLS TEST CONDITIONS CIT CA3102 LIMITS CA3102 LI	SYMBOLS TEST CONDITIONS CIT CA3102 LIMITS CA3049T LIMITS FIG. MIN. TYP. MAX. MIN. TYP.		$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	

^{*} Terminals 1 & 14 or 7 & 8. (CA3102) 1 & 12 or 6 & 7 (CA3049T)
** Terminals 13 & 4, or 6 & 11. (CA3102) 10 & 11 or 4 & 5 (CA3049T)




Fig.1-Static characteristics test circuit for CA3102





Fig.2-AGC range and voltage gain test circuit for CA3102



 L_1 , L_2 — Approx. 1/2 Turn #18 Tinned Copper Wire, 5/8" Dia. C_1 , C_2 — 15 pF Variable Capacitors (Hammarlund, MAC-15; or Equivalent)

All Capacitors in μF Unless Otherwise Indicated All Resistors in Ohms Unless Otherwise Indicated

Fig.3-200 MHz cascode power gain and noise figure test circuit.

Typical Characteristics for CA3049T and CA3102




Fig. 4-Input offset voltage vs. emitter current.




Fig. 6-Base-to-emitter voltage vs. collector current.




Fig. 5-Input bias current vs. emitter current.




Fig. 7—Collector-cutoff current vs. temperature.

Typical Characteristics for CA3049T and CA3102 (cont'd)




Fig. 8-Capacitance vs. dc bias voltage.




Fig. 9-Voltage gain vs. dc bias voltage.




Fig. 10-Voltage gain vs. frequency.




Fig. 11—Gain-bandwidth product vs. collector current.




Fig. 12-1/f noise figure vs. collector current.





Fig. 13-1/f noise figure vs. collector current.

Typical Input Admittance Characteristics for CA3049T and CA3102






Fig. 14-Input admittance (Y11) vs. frequency.

Fig. 15—Input admittance (Y_{11}) vs. frequency.

Fig. 16—Input admittance (Y₁₁) vs. collector supply voltage.




Fig. 17—Input admittance (Y₁₁) vs. collector supply voltage.




Fig. 18—Input admittance (Y₁₁) vs. emitter current.






Fig. 19—Input admittance (Y₁₁) vs. emitter current.

Typical Output Admittance Characteristics for CA3049T and CA3102










Fig. 20-Output admittance (Y22) vs. frequency. Fig. 21-Output admittance (Y22) vs. frequency.

Fig. 22-Output admittance (Y22) vs. collector supply voltage.








Fig. 23-Output admittance (Y₂₂) vs. collector supply voltage.

Fig. 24-Output admittance (Y₂₂) vs. emitter current.


Fig. 25-Output admittance (Y₂₂) vs. emitter current.


Typical Forward Transfer Characteristics for CA3049T and CA3102

CONDUCTANCE (921) (621) - MILLIMHOS

OIFFERENTIAL AMPLIFIER
COLLECTOR SUPPLY VOLTS (V_{CC}) = +12
EMITTER MILLIAMPERES (I₃=I₉) * 4
AMBIENT TEMPERATURE (I_A) * 25°C

b21








Fig. 26-Forward transfer admittance (Y21) vs. frequency.

vs. frequency.

Fig. 28-Forward transfer admittance (Y21) vs. collector supply voltage.




Fig. 29-Forward transfer admittance (Y21) vs. collector supply voltage.




Fig. 30-Forward transfer admittance (Y21) vs. emitter current.




Fig. 31-Forward transfer admittance (Y21) vs. emitter current.



Transistor Array - Dual Independent Differential Amplifier For Low Power Applications from DC to 120MHz

August 1991

Features

- Two Differential Amplifiers on a Common Substrate
- . Independently Accessible Inputs and Outputs
- Maximum Input Offset Voltage ±5mV
- Temperature Range0°C to +85°C

Applications

- Dual Sense Amplifiers
- Dual Schmitt Triggers
- Multifunction Combinations RF/Mixer/Oscillator; Converter/IF
- IF Amplifiers (Differential and/or Cascode)
- Product Detectors
- Doubly Balanced Modulators and Demodulators
- Balanced Quadrature Detectors
- Cascade Limiters
- Synchronous Detectors
- Pairs of Balanced Mixers
- Synthesizer Mixers
- · Balanced (Push-Pull) Cascode Amplifiers

Description

The CA3054 consists of two independent differential amplifiers with associated constant-current transistors on a common monolithic substrate. The six n-p-n transistors which comprise the amplifiers are general-purpose devices which exhibit low 1/f noise and a value of f_T in excess of 300MHz. These features make the CA3054 useful from DC to 120MHz. Bias and load resistors have been omitted to provide maximum application flexibility.

The monolithic construction of the CA3054 provides close electrical and thermal matching of the amplifiers. This feature makes these devices particularly useful in dual-channel applications where matched performance of the two channels is required.

The CA3054 is supplied in a 14-lead plastic dual-in-line package and a 14-lead small outline package (M suffix) with a limited temperature range. The availability of extra terminals allows the introduction of an independent substrate connection for maximum flexibility.

Pinout

CA3054, CA3054M TOP VIEW

Schematic Diagram




FIGURE 1.

CAUTION: Substrate MUST be maintained negative with respect to all collector terminals of this device. See Maximum Voltage Ratings chart.

MAXIMUM RATINGS, ABSOLUTE-MAXIMUM VALUES, AT TA = 25°C

POWER DISSIPATION, P:	CA3054		The following ratings apply for each transistor in the	e device).
Any one transistor	300	mW	COLLECTOR-TO-EMITTER VOLTAGE, VCEO	15	V
Total package		mW	COLLECTOR-TO-BASE VOLTAGE, VCBO	20	v
For T _A > 55°C TEMPERATURE RANGE:	6.67	mW/°C	COLLECTOR-TO-SUBSTRATE VOLTAGE, VCIO*	20	ν
Operating	0 to +85	oC	EMITTER-TO-BASE VOLTAGE, VEBO	5	٧
Storage		oC	COLLECTOR CURRENT, IC	50	mA

LEAD TEMPERATURE (During Soldering)

integral diode. The substrate must be connected to a voltage which is more negative than any collector voltage in order to maintain isolation between

*The collector of each transistor of the CA3054 is isolated from the substrate by an transistors and provide for normal transistor action. The substrate should be maintained at signal (AC) ground by means of a suitable grounding capacitor, to avoid undesired coupling between transistors.

Maximum Voltage Ratings

The following chart gives the range of voltages which can be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range between vertical terminal 2 and horizontal terminal 4 is +15 to -5 volts.

CA3054 → Terminal No. 13 14 2 3 4 6 7 8 9 11 12 5 13 0 +5 +15 -20 -5 -5 14 +20 +20 0 0 1 +20 +20 +20 O 0 0 2 +15 * -5 3 +1 -5 4 * * * * * 6 0 +5 +15 -20 -5 -5 7 +20 0 8 +20 +20 0 0 9 +15 -5 -1 11 -5 12 5 Ref Sub-

*Voltages are not normally applied between these terminals. Voltages appearing between these terminals will be safe if the specified limits between all other terminals are not exceeded.

Maximum Current Ratings

CA3054 Terminal No.•	I _{IN} mA	lOUT mA
13	5	0.1
14	50	0.1
1	50	0.1
2	5	0.1
3	5	0.1
4	0.1	50
6	5	0.1
7	50	0.1
8	50	0.1
9	5	0.1
11	5	0.1
12	0.1	50

Terminal No. 10 of CA3054 is not used.

strate

ELECTRICAL CHARACTERISTICS at TA = 25°C

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	TEST CIR- CUIT		CA3054 LIMITS			TYPICAL CHARAC- TERISTICS CURVES
			FIG.	MIN.	TYP.	MAX.	UNITS	FIG.
STATIC CHARACTERISTICS					***************************************		,	
For Each Differential Amplifier								
Input Offset Voltage	V ₁₀		-		0.45	5	mV	6
Input Offset Current	110		-		0.3	2	μΑ	7
Input Bras Current	I _I	$V_{CB} = 3 V$	-		10	24	μA	3
Qurescent Operating Current Ratio	$\frac{I_{C(Q_1)}}{I_{C(Q_2)}} \circ I_{C(Q_6)}$	$I_{E(Q3)} = I_{E(Q4)} = 2 \text{ mA}$	-	•	0.98 to 1.02			3
Temperature Coefficient Magnitude of Input-Offset Voltage			-	-	1.1	-	μV/ ⁰ C	5
For Each Transistor								
DC Forward Base-to- Emitter Voltage	v _{BE}	$V_{CB} = 3 V$ $\begin{cases} I_{C} = 50, A \\ 1 \text{ mA} \\ 3 \text{ mA} \\ 10 \text{ mA} \end{cases}$	- -		0.630 0.715 0.750 0.800	0.700 0.800 0.850 0.900	V	6
Temperature Coefficient of Base- to-Emitter Voltage	ΔV _{BE} ΔT	V _{CB} = 3 V, I _C = 1 mA	-		-1.9	-	μV/ºC	4
Collector-Cutoff Current	I _{CBO}	$V_{CB} = 10 \text{ V. } I_E = 0$		-	0.002	100	nA	2
Collector-to-Emitter Breakdown Voltage	V _{(BR)CEO}	$I_C = 1 \text{ mA}, I_B = 0$	-	15	24	-	٧	-
Collector-to-Base Breakdown Voltage	V _{(BR)CBO}	$I_C = 10 \mu\text{A}, I_E = 0$	1	20	60	-	٧	-
Collector-to-Substrate Breakdown Voltage		$I_C = 10 \mu\text{A}, I_{Cl} = 0$	-	20	60	-	٧	-
Emitter-to-Base Breakdown Voltage	V _{(BR)EBO}	$I_E = 10 \mu\text{A}, I_C = 0$	-	5	7	-	٧	•
DYNAMIC CHARACTERISTICS								
Common-Mode Rejection Ratio For Each Amplifier	CMR		8a	-	100	-	dB	8b
AGC Range, One Stage	AGC	$V_{CC} = 12 V$	9a		75		dB	9b
Voltage Gain, Single Stage Double-Ended Output	А	$V_{CC} = 12 \text{ V}$ $V_{EE} = -6 \text{ V}$ $V_x = -3.3 \text{ V}$ $f = 1 \text{ kHz}$	9a		32	-	dB	9b
AGC Range, Two Stage	AGC	1 =1 KHZ	10a	-	105	-	dB	10b
Voltage Gain, Two Stage Double-Ended Output	A		10a	-	60	-	dB	10b
Low-Frequency, Small-Signal Equivalent-Circuit Characteristics: (For Single Transistor)								
Forward Current-Transfer Ratio	h _{fe}		-	·	110		·	11
Short-Circuit Input Impedance	h _{ie}			·	3.5		kΩ	11
Open-Circuit Output Impedance	h _{oe}	$f = 1 \text{ kHz}, V_{CE} = 3 \text{ V},$	-	Ŀ	15.6	·	μmho	11
Open-Circuit Reverse Voltage- Transfer Ratio	h _{re}	I _C = 1 mA	-		1.8 x 10 ⁻⁴			11

DYNAMIC CHARACTERISTICS CONT	'n.							
1/f Noise Figure (For Single Transistor)	NF	f = 1 kHz, V _{CE} = 3 V	-	-	3.25	•	dB	•
Gain-Bandwidth Product (For Single Transistor)	f _T	V _{CE} = 3 V, I _C = 3 mA	-	-	550	-	MHz	12
Admittance Characteristics; Differential Circuit Configuration: (For Each Amplifier)		-						
Forward Transfer Admittance	y ₂₁	V _{CB} = 3 V	-	-	-20+j0	-	mmho	13a
Input Admittance	y ₁₁	Each Collector	-	-	0.22+j0.1	•	mmho	13b
Output Admittance	У22	$I_{C} \approx 1.25 \text{ mA}$ $I_{C} \approx 1.85 \text{ mA}$		-	0.01+j0	-	mmho	13c
Reverse Transfer Admittance	y ₁₂	1	-		-0.003 +j0	-	mmho	13d
Admittance Characteristics; Cascode Circuit Configuration: (For Each Amplifier)								
Forward Transfer Admittance	y ₂₁	V _{CB} = 3 V	-	-	68-j0		mmho	14a
Input Admittance	y ₁₁	Total Stage	-		0.55+j0	-	mmho	14b
Output Admittance	y ₂₂	$-1_{\text{C}} \approx 2.5 \text{ mA}$ f = 1 MHz	-	-	0+j0.02	-	mmho	14c
Reverse Transfer Admittance	y ₁₂	1	-	-	0.004-j0.005	-	μmho	14d
Noise Figure	NF	f = 100 MHz	-	-	8	-	dB	-

TYPICAL STATIC CHARACTERISTICS






Fig. 2 - Collector-to-base cutoff current vs ambient temperature for each transistor.





Fig.3 - Input bias current characteristic vs collector current for each transistor.


TYPICAL STATIC CHARACTERISTICS



COLLECTOR-TO-BASE VOLTS (VCB) = 3 VBE1-VBE2 MILLIVOLTS 075 OFFSET 0:20 AMBIENT TEMPERATURE (TA)-C *

Fig.4 - Base-to-emitter voltage characteristic for each transistor vs ambient temperature.

Fig.5 - Offset voltage characteristic vs ambient temperature for differential pairs.







Fig.6 - Static base-to-emitter voltage characteristic and input offset voltage for differential pairs vs emitter current.

Fig.7 - Input offset current for matched differential pairs vs collector current.

TYPICAL DYNAMIC CHARACTERISTICS







Fig.8


(b) Characteristic

TYPICAL DYNAMIC CHARACTERISTICS (cont'd)

SINGLE-STAGE VOLTAGE GAIN



TWO-STAGE VOLTAGE GAIN



TYPICAL DYNAMIC CHARACTERISTICS FOR EACH TRANSISTOR




Fig.11 - Forward current-transfer ratio (h_{fe}), short-circuit input impedance (h_{ie}), open-circuit output impedance (h_{oe}), and open-circuit reverse voltage-transfer ratio (h_{re}) vs collector current for each transistor.





Fig.12 - Gain-bandwidth product (fT) vs collector current.


TYPICAL DYNAMIC CHARACTERISTICS FOR EACH DIFFERENTIAL AMPLIFIER



ONDOCTANCE (19) OR OTHER PROPERTY OF THE PROPE

Fig.13(a) - Forward transfer admittance (Y21) vs frequency.

Fig.13(b) - Input admittance (Y₁₁).







Fig.13(c) - Output admittance (Y22) vs frequency.

Fig. 13(d) - Reverse transfer admittance (Y12) vs frequency.

TYPICAL DYNAMIC CHARACTERISTICS FOR EACH CASCODE AMPLIFIER







Fig. 14(a) - Forward transfer admittance (Y21) vs frequency.

Fig.14(b) - Input admittance (Y11) vs frequency.

TYPICAL CHARACTERISTICS FOR EACH CASCODE AMPLIFIER (cont'd)






Fig.14(c) - Output admittance (Y22) vs frequency.

Fig. 14(d) - Reverse transfer admittance (Y_{12}) vs frequency.

7 ` s,

LINEAR

7

ARRAYS

		PAGE				
SELECTION GU	IIDE	7-2				
ARRAY DATA S	ARRAY DATA SHEETS					
CA 3018, A	General-Purpose Transistor Array	7-5				
CA 3039	Diode Array	7-11				
CA 3045	General-Purpose N-P-N Transistor Array	7-15				
CA 3046	General-Purpose N-P-N Transistor Array	7-15				
CA 3081	General-Purpose High-Current N-P-N Array	7-21				
CA 3082	General-Purpose High-Current N-P-N Array	7-21				
CA 3083	General-Purpose High-Current N-P-N Array	7-24				
CA 3086	General-Purpose N-P-N Transistor Array	7-28				
CA 3096, A, C	N-P-N/P-N-P Transistor Array	7-33				
CA 3127	High-Frequency N-P-N Transistor Array	7-43				
CA 3141	High-Voltage Diode Array	7-48				
CA 3146, A	High-Voltage Transistor Array	7-51				
CA 3183, A	High-Voltage Transistor Array	7-51				
CA 3227	High-Frequency N-P-N Transistor Array	7-58				
CA 3246	High-Frequency N-P-N Transistor Array	7-58				

Selection Guide

TRANSISTOR ARRAYS

Electrical Characteristics at T_A = 25°C

Type	Description	V _(BR) CEO (Min.) V	V _(BR) CBO (Min.) V	hFE (Min.)	IC (Max.) mA	Pin Count & Package Type*
CA3018	Two Isolated Transistors plus a Darlington Pair	15	20	30	50	12T
CA3018A		15				
		h _{FE} matched Operation from	nd ±5mV max.			
CA3045	Three Transistors plus a Differential Pair	15	20	40	50	14D, 14F
CA3046		15	20	40	50	14E, 14M
	1	f _t > 300MHz.	2 matched pair	s±5mV		
CA3081	General-Purpose n-p-n High-Current Transistors	16	20	40	100	16E, 16F,
		Seven Commo	on-Emitter			16M
CA3082		16	20	40	100	16E, 16F
		Seven Commo	on-Collector			16M
CA3083		15	20	40	100	16E, 16F,
		Five independent transistors. Q ₁ and Q ₂ matched: I _{IO} (at 1 mA) 2.5 μA maximum.				16M
CA3086	Three Isolated Transistors plus a Differential Pair	15	20	40	50	14E, 14F,
		f _T > 550MHz	typ. Operation	from DC to 120	MHz	14M
CA3127	Five Independent Transistors	15	20	40	20	16E, 16F,
		f _T > 1 GHz. O	peration from D	C to 500MHz.		16M
CA3146	Three Transistors plus a Differential Pair	30	40	30	50	14E, 14M
CA3146A		40	50	30	50	1
	1	f _T > 500MHz	typ. Operation	from DC to 120	MHz.	1
CA3183	Five High-Current Transistors	30	40	40	75	16E, 16M
CA3183A		40	50	40	75	1
-		High-voltage versions of CA3083 Transistors Q1 and Q2 matched at 1mA.				
CA3227	Five Independent Transistors	8	12	40	20	16E,16M
	1	f _T = 3GHz typ	. Operation fro	m DC to 1.5GH	z.	1
CA3246	Three Independent Transistors plus a Differential Pair	8	12	40	20	14E, 14M
	1	f _T = 3GHz typ	. Operation fro	m DC to 1.5GH	Z.	1

^{*} See Packaging and Ordering Information in Section 12.

Selection Guide

TRANSISTOR ARRAYS (Continued)

Electrical Characteristics at $T_A = 25^{\circ}C$

Туре	Description	V _(BR) CEO (Min.) V n-p-n/p-n-p	V _(BR) CBO (Min.) V n-p-n/p-n-p	h _{FE} (Min) n-p-n/p-n-p	IC (Max.) n-p-n/p-n-p	Pin Count and Package Type*
CA3096	Five Independent Transistors, 3 n-p-n, 2 p-n-p	35/-40	45/-40	150/20	50/-10	16E, 16M
CA3096A		35/-40	45/-40	150/20	50/-10	
CA3096C		24/-24	30/-24	100/15	50/-10	
		n-	n-p-n		p-n-p	
		V _{IO} = 5mV max. I _{IO} = 0.6 μA max.		5mV	max.	
				0.25 μ		

DIODE ARRAYS

Electrical Characteristics at $T_A = 25$ °C. Apply for each Diode

Туре	Description	V _(BR) R (Min.) V	I _R (Max.) μA	C _D (Typ.) pF	V _{F1} - V _{F2} (Max.) mV	Pin Count & Package Type*	
CA3039	6 Individual	5	0.1	0.65	5 (l _F = 1 mA)	12T, 14M	
	<u> </u>	Ultra-fast I	Ultra-fast low-capacitance matched diodes				
CA3141	10 High Reverse Breakdown Voltage Diodes	30	0.1	0.3	0.55 (typ. ea. diode pr.)	16E	
		Low-noise Low-leaka					

^{□□} Six connected to form 3 common-cathode diode pairs. Four connected to form 2 common-anode diode pairs.

^{*} See Packaging and Ordering Information in Section 12.



CA3018 CA3018A

August 1991

General-Purpose Transistor Arrays Range

Features

- Matched Monolithic General Purpose Transistors
- HFE Matched..... ±10%
- . Operation From DC to 120MHz
- Wide Operating Current Range
- CA3018A Performance Characteristics Controlled from 10μA to 10mA
- Low Noise Figure 3.2dB Typical at 1KHz
- Full Military Temperature Range ... -55°C to +125°C

Applications

- Two Isolated Transistors and a Darlington-Connected Transistor Pair for Low-Power Applications at Frequencies from DC Through the VHF Range
- Custom Designed Differential Amplifiers
- Temperature Compensated Amplifiers
- See Application Note, ICAN-5296 "Application of the CA3018 Integrated-Circuit Transistor Array" for Suggested Applications

Description

The CA3018 and CA3018A consist of four general purpose silicon n-p-n transistors on a common monolithic substrate.

Two of the four transistors are connected in the Darlington configuration. The substrate is connected to a separate terminal for maximum flexibility.


The transistors of the CA3018 and the CA3018A are well suited to a wide variety of applications in low-power systems in the DC through VHF range. They may be used as discrete transistors in conventional circuits but in addition they provide the advantages of close electrical and thermal matching inherent in integrated circuit construction.

The CA3018A is similar to the CA3018 but features tighter control of current gain, leakage, and offset parameters making it suitable for more critical applications requiring premium performance.

Both devices are supplied in a 12-lead TO-5 style can package (T suffix).

Pinout

CA3018T, CA3018AT 12 LEAD METAL CAN TOP VIEW



Schematic




FIGURE 1. SCHEMATIC FOR CA3018 AND CA3018A

CA3018, CA3018A

Maximum Ratings, Absolute-Maximum Values, at TA=25°C The following ratings apply for each transistor in the device:

	CA3018	CA3018A	
Power Dissipation, P:			
Any one transistor	300	300 mV	V
Total package	450	450 mV	V
Derate at 5 mW/ $^{\circ}$ C for $T_{A} > 85 ^{\circ}$ C			
Temperature Range:			
Operating	-55 to + 125	-55 to + 125°C	:
Storage	-65 to + 150	-65 to + 150°C	2

C	A30 18	CA3018	١.
Collector-to-Emitter Voltage, VCEO	15	15	v
Collector-to-Base Voltage, VCBO	20	30	v
Collector-to-Substrate Voltage, VCIO*	20	40	v
Emitter-to-Base Voltage, VEBO	5	5	v
Collector Current, IC	50	50	m A

*The collector of each transistor of the CA3018 and CA3018A is isolated from the substrate by an integral diode. The substrate (terminal 10) must be connected to the most negative point in the external circuit to maintain isolation between transistors and to provide for normal transistor action.

LEAD TEMPERATURE (During Soldering) At distance $1/16 \pm 1/32$ inch $(1.59 \pm 0.79$ mm) from case for 10 seconds max.

Characteristics apply for each transistor in the CA3018 and CA3018A as specified.

ELECTRICAL CHARACTERISTICS at T _A = 25°C	SYMBOLS SPECIAL TEST CONDITIONS		CA3018 LIMITS			CA3018A LIMITS			Units	CHARAC- TERISTIC CURVES
			Mın.	Тур.	Max.	Min.	Min. Typ. Max.			Fig.
STATIC CHARACTERISTICS										
Collector-Cutoff Current	I _{CB0}	V _{CB} =10V,I _E =0	-	0.002	100	-	0.002	40	nA	2
Collector-Cutoff Current	¹ CEO	V _{CE=} 10V,I _B =0	-	See Curve	5	-	See Curve	0.5	μA	3
Collector-Cutoff Current Darlington Pair	^I CEOD	V _{CE} =10V,I _B =0	-	-	-	-	-	5	μΑ	-
Collector-to-Emitter Breakdown Voltage	V(BR)CEO	1 _C =1mA,1 _B =0	15	24	1	15	24	-	٧	-
Collector-to-Base Breakdown Voltage	V _{(BR)CB0}	I _C =10µA,I _E =0	20	60	-	30	60	-	٧	-
Emitter-to-Base Breakdown Voltage	V _{(BR)EBO}	1E=10trV'1C=0	5	7	-	5	7	-	ν	-
Collector-to-Substrate Breakdown Voltage	V _{(BR)CIO}	1C=10trV'1C1=0	20	60	-	40	60	-	٧	-
Collector-to-Emitter Saturation Voltage	v _{CES}	18=1mA'1C=10mV	-	0.23	-	-	0.23	0.5	٧	-
Static Forward Current Transfer Ratio (Note 1)	h _{FE}	$V_{CE}=3V, \begin{cases} I_{C}=10mA \\ I_{C}=1mA \\ I_{C}=10 \mu A \end{cases}$	- 30 -	100 100 54	200 -	50 60 30	100 100 54	200 -	-	4
Magnitude of Static-Beta Ratio (Isolated Transistors Q ₁ and Q ₂)		V _{CE} =3V,I _{C1} =I _{C2} =1mA	0.9	0.97	-	0.9	0.97	-	-	4
Static Forward Current Transfer Ratio Darlington Pair (Q ₃ & Q ₄)	h _{FED}	ACE=3A { IC=100℃V	1500 -	5400 -	- 1	2000 1000	5400 2800	-	-	5
Base-to-Emitter Voltage	v _{BE}	V _{CE} =3V I _E =1mA I _E =10mA	-	0.715 0.800	-	0.600	0.715 0.800	0.800 0.900	٧	6
Input Offset Voltage	V _{BE 1}	V _{CE} =3V,I _E =1mA	-	0.48	5	-	0.48	2	mV	6,8
Temperature Coefficient: Base-to-Emitter Voltage Q ₁ ,Q ₂	<u> ∆v_{BE} </u> ∆t	V _{CE} =3V,I _E =1mA	-	-1.9	-	-	-1.9	-	™V/°C	7
Base (Q ₃)-to-Emitter (Q ₄) Voltage-Darlington Pair	V _{BED} (V ₉₋₁)	V _{CE} =3V I _E =10mA	-	1.46 1.32	-	1.10	1.46 1.32	1.60 1.50	٧	9
Temperature Coefficient: Base-to-Emitter Voltage Darlington Pair-Q ₃ ,Q ₄	∆v _{BED} ∆T	V _{CE} =3V,I _E =1mA	-	4.4	-	-	4.4	-	m√°C	10
Temperature Coefficient: Magnitude of Input-Offset Voltage	V _{BE1} -V _{BE2}	V _{CC} =+6V,V _{EE} =-6V, I _{C1} =I _{C2} =1mA	-	10	-	_	10	-	^{μν} / _° c	-

CA3018, CA3018A

ELECTRICAL CHARACTERISTICS, (CONT'D)

Low Frequency Noise Figure	NF	f=1 KHz,V _{CE} =3V,I _C =100μA Source resistance=1 KΩ	-	3.25	-	-	3.25	-	dB	11(b)
Low-Frequency,Small-Signal Equivalent-Circuit Characteristics:										
Forward Current-Transfer Ratio	h _{fe}	1	-	110	-	-	110	-	-	12
Short-Circuit Input Impedance	hie	7	-	3.5	-	-	3.5	-	ΚΩ	12
Open-Circuit Output Impedance	h _{oe}	f=1kHz,V _{CE} =3V,I _C =1mA		15.6	1	1	15.6		μ mho	12
Open-Circuit Reverse Voltage-Transfer Ratio	h _{re}		-	1.8x10-4	-	-	1.8x10-4	_	-	12
Admittance Characteristics:										
Forward Transfer Admittance	Yfe	1	T-	31-j1.5	-	-	31-j1.5	_	mmho	13
Input Admittance	Yie	7	-	0.3+j0.04	-	-	0.3+j0.04	-	mmho	14
Output Admittance	Yoe	f=1MHz,V _{CE} =3V,I _C =1mA	-	0.001+j0.03	-	-	0.001+j0.03	-	mmho	15
Reverse Transfer Admittance	Yre	7	See Curve			See Curve			mmho	16
Gain-Bandwidth Product	f _T	V _{CE} =3V,I _C =3mA	300	500	-	300	500	_	MHz	17
Emitter-to-Base Capacitance	CEB	V _{EB} =3V,I _E =0	-	0.6	-	-	0.6	-	pF	
Collector-to-Base Capacitance	ССВ	V _{CB} =3V,I _C =0] -	0.58	-	1	0.58	-	pF	-
Collector-to-Substrate Capacitance	c _{CI}	V _{C1} =3V,1 _C =0	_	2.8	_	-	2.8	-	pF	_

NOTES:

STATIC CHARACTERISTICS




Fig.2 - Typical Collector-To-Base Cutoff Current vs Ambient Temperature for Each Transistor.




Fig.3 - Typical Collector-To-Emmiter Cutoff Current vs Ambient Temperature for Each Transistor.

^{1.} Actual forcing current is via the emitter for this test.




Fig.4 - Typical Static Forward Current-Transfer Ratio and Beta Ratio for Transistors Q, and Q₂ vs Emitter Current.




Fig.6 - Typical Static Base-to-Emitter Voltage Characteristic and Input Offset Voltage for Q₁ and Q₂ vs Emitter Current.




Fig.8 - Typical Offset Voltage Characteristic vs Ambient Temperature




Fig.5 - Typical Static Forward Current - Transfer Ratio for Darlington-connected Transisters Q₃ and Q_A vs Emitter Current.




Fig.7 - Typical Base-To-Emitter Voltage Characteristic for Each Transistor vs Ambient Temperature




Fig.9 - Typical Static Input Voltage Characteristic for Darlington Pair (Q₃ and Q₄) vs Emitter Current




Fig. 10 - Typical Static Input Voltage Characteristic for Darlington Pair (Q₃ and Q₄) vs
Ambient Temperature.

TYPICAL DYNAMIC CHARACTERISTICS FOR EACH TRANSISTOR




Fig.11(a) - Noise Figure vs Collector Current, $R_{\rm S}$ = 500 Ω .




Fig.11(c) - Noise Figure vs Collector Current, $R_S = 10 \text{ K}\Omega$.




Fig.11(b) - Noise Figure vs Collector Current, $R_S = 1 \text{ K}\Omega$.





Fig. 12 - Forward Current-Transfer Ratio (h_{fe}), Short-Circuit Input Impedance (h_{ie}), Open-Circuit Output Impedance (h_{oe}), and Open-Circuit Reverse Voltage-Transfer Ratio (h_{re}) vs Collector Current


CA3018, CA3018A

TYPICAL DYNAMIC CHARACTERISTICS FOR EACH TRANSISTOR



COMMON-EMITTER CIRCUIT BASE INPUT.
AMBIENT TEMPERATURE (Ta)=25°C
COLLECTOR—TO—EMITTER VOLTS(VCE)=3
GCOLLECTOR—TO—EMITTER
Fig. 13 - Forward Transfer Admittance (Yfe)

Fig.14 - Input Admittance (Yie)






Fig. 15 - Output Admittance (Yoe)

Fig.16 - Reverse Transfer Admittance (Yre)




Fig. 17 - Typical Gain-Bandwidth Product (f_T) vs Collector Current



August 1991

Diode Array

Features

- Six Matched Diodes on a Common Substrate
- Excellent Reverse Recovery Time 1ns Typical
- Matched Monolithic Construction V_F Matched Within 5mV
- Low Diode Capacitance $C_D = 0.65 pF$ Typical at $V_B = -2V$

Applications

- Ultra-Fast Low-Capacitance Matched Diodes for Applications in Communications and Switching Systems
- Balanced Modulators or Demodulators
- Ring Modulators
- . High Speed Diode Gates
- Analog Switches

Description


The CA3039 consists of six ultra-fast, low capacitance diodes on a common monolithic substrate. Integrated circuit construction assures excellent static and dynamic matching of the diodes, making the array extremely useful for a wide variety of applications in communication and switching systems.


Five of the diodes are independently accessible, the sixth shares a common terminal with the substrate.

For applications such as balanced modulators or ring modulators where capacitive balance is important, the substrate should be returned to a DC potential which is significantly more negative (with respect to the active diodes) than the peak signal applied.

The CA3039 is available in a 12-lead TO-5 style can package and in a 14-lead Small Outline package (M suffix).

Pinouts





Schematic




FIGURE 1. SCHEMATIC DIAGRAM FOR CA3039

ABSOLUTE MAXIMUM RATINGS at $T_A = 25$ °C

	Peak Inverse Voltage, PIV for: D ₁ -D ₅ 5 V
Dissipation:	$D_6 \dots 0.5 V$
Any one diode unit	Peak Diode-to-Substrate Voltage, V_{DI} for D_1 - D_5 (term. 1,4,5,8 or 12 to term. 10) +20, -1 V DC Forward Current, I_F
Operating55 to +125 °C	Peak Recurrent Forward Current, $I_f \ldots 100$ mA
Storage65 to +150°C	Peak Forward Surge Current, I $_{\mathbf{f}}$ (surge) 100 mA
LEAD TEMPERATURE (During Soldering)	
At distance $1/16 \pm 1/32$ inch $(1.59 \pm 0.79$ mm) from case for 10 seconds max.	+ 265 °C

ELECTRICAL CHARACTERISTICS, at $T_A = 25^{\circ}$ C

Characteristics apply for each diode unit, unless otherwise specified.

CHARACTERISTICS	SYMBOLS	SPECIAL TEST CONDITIONS		LIMITS		UNITS	CHARAC- TERISTIC CURVES
			MIN.	TYP.	MAX.		FIG.
·		I _F = 50 μA		0.65	0.69	V	
DC Forward Voltage Drop	V _F	1 mA 3 mA		0.73 0.76	0.78	V	2
	·	10 mA	_	0.78	0.90	V	
DC Reverse Breakdown Voltage	V _{(BR)R}	$I_R = -10 \mu$ A	5	7	_	٧	-
DC Reverse Breakdown Voltage Betweén any Diode Unit and Substrate	V _{(BR)R}	I _R = –10 μA	20	_	-	٧	_
DC Reverse (Leakage) Current	I _R	V _R = -4 V	_	0.016	100	nA	3
DC Reverse (Leakage) Current Between any Diode Unit and Substrate	I _R	V _R = -10 V	-	0.022	100	nA	4
Magnitude of Diode Offset Voltage (Difference in DC Forward Voltage Drops of any Two Diode Units)	V _{F1 -} V _{F2}	IF = 1 mA	_	0.5	5	mV	2
Temperature Coefficient of VF1 - VF2	$\frac{\triangle V_{F_1} - V_{F_2} }{\triangle T}$	IF = 1 mA	-	1	_	μ V /ºC	5
Temperature Coefficient of Forward Drop	<u>Δ V_F</u> ΔΤ	I _F = 1 mA	-	-1.9	_	mV∕ºC	6
DC Forward Voltage Drop for Anode-to-Substrate Diode (D _S)	۷ _F	I _F = 1 mA	-	0.65	-	٧	-
Reverse Recovery Time	t _{rr}	$I_F = 10 \text{ mA}, I_R = 10 \text{ mA}$	-	1	-	ns	-
Diode Resistance	RD	f = 1 kHz, I _F = 1 mA	25	30	45	Ω	7
Diode Capacitance	C _D	V _R = -2 V, I _F = 0	-	0.65	-	pF	8
Diode-to-Substrate Capacitance	C _{DI}	V _{DI} = +4 V, I _F = 0	-	3.2	-	pĖ	9

TYPICAL CHARACTERISTICS





Fig. 2 - DC forward voltage drop (any diode) and diode offset voltage vs DC forward current

Fig. 5 - Diode offset voltage (any diode) vs temperature







Fig. 3 - DC reverse (leakage) current (diodes 1,2,3,4,5) vs temperature

Fig. 6 - DC forward voltage drop (any diode) vs temperature






Fig. 4 - DC reverse (leakage) current between diodes (1,2,3,4,5) and substrate vs temperature

Fig. 7 - Diode resistance (any diode) vs DC forward current

TYPICAL CHARACTERISTICS




Fig. 8 - Diode capacitance (diodes 1,2,3,4,5) vs reverse voltage




Fig. 9 - Diode-to-substrate capacitance vs reverse voltage



CA3045 CA3046

General Purpose N-P-N Transistor Arrays

August 1991

Features

- Two Matched Transistors: V_{BE} Matched ±5mV; Input Offset Current 2μA Max at I_C = 1mA
- 5 General Purpose Monolithic Transistors
- . Operation From DC to 120MHz
- Wide Operating Current Range
- Low Noise Figure 3.2dB Typical at 1KHz
- Full Military Temperature Range ... -55°C to +125°C

Applications

- Three Isolated Transistors and One Differentially Connected Transistor Pair for Low-Power Applications at Frequencies from DC through the VHF Range
- Custom Designed Differential Amplifiers
- · Temperature compensated amplifiers
- See Application Note, ICAN-5296 "Application of the CA3018 Integrated-Circuit Transistor Array" for Suggested Applications

Description

The CA3045 and CA3046 each consist of five general purpose silicon n-p-n transistors on a common monolithic substrate. Two of the transistors are internally connected to form a differentially-connected pair.


The transistors of the CA3045 and CA3046 are well suited to a wide variety of applications in low power systems in the DC through VHF range. They may be used as discrete transistors in conventional circuits. However, in addition, they provide the very significant inherent integrated circuit advantages of close electrical and thermal matching.

The CA3045 is supplied in a 14-lead dual-in-line hermetic (welded-seal) ceramic package and the CA3045F in a 14-lead dual-in-line hermetic (frit-seal) ceramic package.

The CA3046 is electrically identical to the CA3045 but is supplied in a 14-lead dual-in-line plastic package (no suffix) and in 14-lead Small Outline package (M suffix).

Packaging Information

PACKAGE	SUFFIX	CA3045	CA3046
14-Lead Dual-In-Line Plastic	None		V
14-Lead Dual-In-Line Ceramic	None	V	
14-Lead Dual-In-Line Frit-Seal Ceramic	F	~	
Chip	Н		~
14-Lead Small Outline	М		✓



Schematic Diagram




FIGURE 1.

CA3045, CA3046

ABSOLUTE MAXIMUM RATINGS AT $T_A = 25^{\circ}C$	CA3	045	CA3046, (
	Each Transistor	Total Package	Each Transistor	Total Package	
Power Dissipation:					
T _A up to 55 ^o C	_	_	300	750	mW
T _A > 55°C	-	_	Derate a	t 6.67	mW/°C
T _A up to 75°C	300	750	_	_	mW
T _A > 75°C	Derate	at 8	_	_	mW/°C
Collector-to-Emitter Voltage, V _{CEO}	15	_	15	_	V
Collector-to-Base Voltage, V _{CBO}	20	_	20	_	V
Collector-to-Substrate Voltage, VCIO*	20	_	20	_	V
Emitter-to-Base Voltage, V _{EBO}	5	_	5	-	V
Collector Current	50	_	50	_	mA
Temperature Range:					
Operating	-55 to	+125	−55 to	+125	°C
Storage	−65 to	+150	−65 to	+150	°C
Lead Temperature (During Soldering):					
At distance 1/16 ±1/32" (1.59 ±0.79 mm)					
from case for 10 seconds max	+26	35	+20	35	°C
*The collector of each transistor of the CA304 CA3046 is isolated from the substrate by an ir diode. The substrate (terminal 13) must be com	ntegral main nected for n		ive point in the between transi or action.		

ELECTRICAL CHARACTERISTICS, at T_A = 25°C Characteristics apply for each transistor in the CA3045 and CA3046 as specified.

	SYMBOLS			LIMITS		CHARAC-	
CHARACTERISTICS		SPECIAL TEST CONDITIONS	Type CA3045 Type CA3046			UNITS	TERISTIC CURVES
			MIN.	TYP.	MAX.	1	FIG.
STATIC CHARACTERISTICS							
Collector-to-Base Breakdown Voltage	V _{(BR)CB0}	$I_C = 10 \mu A, I_E = 0$	20	60	-	٧	•
Collector-to-Emitter Breakdown Voltage	V _{(BR)CE0}	$I_C = 1 \text{ mA}, I_B = 0$	15	24	-	٧	
Collector-to-Substrate Breakdown Voltage	V _{(BR)CIO}	$I_{C} = 10 \mu A, I_{CI} = 0$	20	. 60	-	٧	•
Emitter-to-Base Breakdown Voltage	V _{(BR)EB0}	$I_E = 10 \mu\text{A}, I_C = 0$	5	7	-	٧	-
Collector-Cutoff Current	СВО	$V_{CB} = 10 \text{ V}, I_E = 0$		0.002	40	nΑ	2
Collector-Cutoff Current	CEO	$V_{CE} = 10 \text{ V}, I_{B} = 0$	-	See curve	0.5	μ A	3
Static Forward Current-Transfer Ratio (Static Beta) (Note 1)	h _{FE}	$V_{CE} = 3 \text{ V} \begin{cases} I_{C} = 10 \text{ mA} \\ I_{C} = 1 \text{ mA} \\ I_{C} = 10 \mu\text{A} \end{cases}$	- 40 -	100 100 54	-		4
Input Offset Current for Matched Pair Q_1 and Q_2 . $ 1_{10_1} - 1_{10_2} $ (Note 1)		V _{CE} = 3 V, I _C = 1 mA	-	0.3	2	μÀ	5
Base-to-Emitter Voltage (Note 1)	v _{BE}	$V_{CE} = 3 V \begin{cases} I_{E} = 1 \text{ mA} \\ I_{E} = 10 \text{ mA} \end{cases}$	-	0.715 0.800	-	٧	6
Magnitude of Input Offset Voltage for Differential Pair VBE ₁ - VBE ₂ (Note 1)		V _{CE} = 3 V, I _C = 1 mA		0.45	5	mV	6,8
Magnitude of Input Offset Voltage for Isolated Transistors VBE3 - VBE4 VBE5 - VBE3 (Note 1)		V _{CE} = 3 V, I _C = 1 mA	-	0.45	5	mV	6,8
Temperature Coefficient of Base-to-Emitter Voltage	ΔV _{BE}	V _{CE} = 3 V, I _C = 1 mA	-	-1.9	-	mV/ºC	7
Collector-to-Emitter Saturation Voltage	V _{CES}	$I_B = 1 \text{ mA}, I_C = 10 \text{ mA}$		0.23	-	٧	-
Temperature Coefficient; Magnitude of Input-Offset Voltage	<u> Δ V₁₀ </u> Δ T	V _{CE} = 3 V, I _C = 1 mA	-	1.1	-	μV/ºC	8

CA3045, CA3046

ELECTRICAL CHARACTERISTICS (Cont'd.)

DYNAMIC CHARACTERISTICS							
Low-Frequency Noise Figure	NF	$f = 1 \text{ kHz}, V_{CE} = 3 \text{ V}, I_{C} = 100 \mu \text{A}$ Source Resistance = 1 kΩ	-	3.25	-	dB	9(b)
Low-Frequency, Small-Signal Equivalent-Circuit Characteristics:							
Forward Current-Transfer Ratio	h _{fe}	<u>†</u>		110	•		
Short-Circuit Input Impedance	h _{ie}	f = 1 kHz, V _{CE} = 3 V, I _C = 1 mA	•	3.5	-	kΩ	10
Open-Circuit Output Impedance	h _{oe}			15.6	-	/4mho	
Open-Circuit Reverse Voltage-Transfer Ratio	h _{re}		-	1.8×10 ⁻⁴	-	-	
Admittance Characteristics:							
Forward Transfer Admittance	Y _{fe}	1		1.5ر-31			11
Input Admittance	Y _{ie}]	-	0.3+j0.04	-		12
Output Admittance	Y _{oe}	f = 1 MHz, V _{CE} = 3 V, I _C = 1 mA		0.001 +j0.03	-	-	13
Reverse Transfer Admittance	Y _{re}]	-	See curve			14
Gain-Bandwidth Product	f _T	V _{CE} = 3 V, I _C = 3 mA	300	550		MHz	15
Emitter-to-Base Capacitance	CEB	V _{EB} = 3 V, I _E = 0	-	0.6	-	ρF	
Collector-to-Base Capacitance	ССВ	V _{CB} = 3 V, I _C = 0		0.58		pF	-
Collector-to-Substrate Capacitance	CCI	$V_{CS} = 3 \text{ V, } I_{C} = 0$	-	2.8	•	pF	-

NOTES:

1. Actual forcing current is via the emitter for this test.

STATIC CHARACTERISTICS




Fig.2 - Typical collector-to-base cutoff current vs ambient temperature for each transistor.




Fig.3 - Typical collector-to-emitter cutoff current vs ambient temperature for each transistor.

STATIC CHARACTERISTICS




Fig.4 - Typical static forward current-transfer ratio and beta ratio for transistors \mathbf{Q}_1 and \mathbf{Q}_2 vs emitter current.




Fig.6 - Typical static base-to-emitter voltage characteristic and input offset voltage for differential pair and paired isolated transistors vs emitter current.




Fig.8 - Typical input offset voltage characteristics for differential pair and paired isolated transistors vs ambient temperature.




Fig.5 - Typical input offset current for matched transistor pair Q₁Q₂ vs collector current.




Fig.7 - Typical base-to-emitter voltage characteristic vs ambient temperature for each transistor.




Fig.9(a) - Typical noise figure vs collector current.

CA3045, CA3046

DYNAMIC CHARACTERISTICS FOR EACH TRANSISTOR




Fig.9(b) - Typical noise figure vs collector current.




Fig.10 - Typical normalized forward current-transfer ratio, short-circuit input impedance, open-circuit output impedance, and open-circuit reverse voltage-transfer ratio vs collector current.




Fig.12 - Typical input admittance vs frequency.




Fig.9(c) - Typical noise figure vs collector current.




Fig.11 - Typical forward transfer admittance vs frequency.




Fig.13 - Typical output admittance vs frequency.

CA3045, CA3046

DYNAMIC CHARACTERISTICS FOR EACH TRANSISTOR




Fig.14 - Typical reverse transfer admittance vs frequency.




Fig.15 - Typical gain-bandwidth product vs collector current.



CA3081 CA3082

General-Purpose High-Current N-P-N Transistor Arrays

August 1991

Features

- CA3081 Common-Emitter Array
- CA3082 Common-Collector Array
- Directly Drive 7-Segment Incandescent Displays and Light-Emitting-Diode (LED) Display
- 7 Transistors Permit a Wide Range of Applications in Either a Common-Emitter (CA3081) or Common-Collector (CA3082) Configuration
- High I_C 100mA Max

Applications

- Drivers for
 - ► Incandescent Display Devices
 - ► LED Displays
 - ► Relay Control
 - ► Thyristor Firing

Description


CA3081 and CA3082 consist of seven high-current (to 100mA) silicon n-p-n transistors on a common monolithic substrate. The CA3081 is connected in a common-emitter configuration and the CA3082 is connected in a common-collector configuration.

The CA3081 and CA3082 are capable of directly driving seven-segment displays, and light-emitting diode (LED) displays. These types are also well-suited for a variety of other drive applications, including relay control and thyristor firing.

The CA3081 and CA3082 are supplied in a 16-lead Small Outline package (M suffix), in a 16-lead dual-in-line plastic package (no suffix), and in a 16-lead dual-in-line frit-seal ceramic package (F suffix), which include a separate substrate connection for maximum flexibility in circuit design. Both types are also available in chip form.

Functional Diagrams

CA3081 COMMON-EMITTER CONFIGURATION



CA3082 COMMON-COLLECTOR CONFIGURATION




FIGURE 1. FUNCTIONAL DIAGRAMS OF TYPES CA3081 AND CA3082

7-21

CA3081, CA3082

MAXIMUM RATINGS, Absolute-Maximum Values at $T_{\Lambda} = 25^{\circ}C$

Power Dissipation:		
Any one transistor	500 750 6.67	mW mW mW/ ^O C
Ambient Temperature Range:	0.07	, 0
Operating	⊦125	°С

οс

Lead Temperature (During Soldering):

At distance 1/16" ±1/32" (1.59 mm ±0.79 mm)

from case for 10 seconds max.

The following ratings apply for each transistor in the device: Collector-to-Emitter Voltage (V_{CFO}) Collector-to-Base Voltage (V_{CBO})..... 20 ٧ Collector-to-Substrate Voltage (V_{CIO}) *..... 20 100 mΑ Base Current (IB)..... 20

provide normal transistor action. To avoid undesired coupling between transistors, the substrate terminal (5) should be maintained at either DC or signal (AC) ground. A suitable bypass capacitor can be used to establish a signal ground.

mΑ

oc.

265

ELECTRICAL CHARACTERISTICS at TA = 25°C For Equipment Design

		TEST CONDITIONS					
CHARACTERISTIC	SYMBOL		Typ. Char. Curve Fig. No.	Min.	Тур.	Max.	UNITS
Collector-to-Base Breakdown Voltage	V(BR)CBO	IC = 500 μA, IE = 0	_	20	60	_	٧
Collector-to-Substrate Breakdown Voltage	V _(BR) CIO	ICI = 500 μA, IB = 0	-	20	60	_	V
Collector-to-Emitter Breakdown Voltage	V _(BR) CEO	I _C = 1 mA, I _B = 0		16	24	_	V
Emitter-to-Base Breakdown Voltage	V _{(BR)EBO}	I _C = 500 μA	_	5	6.9	-	V
DC Forward-Current Transfer Ratio	hFE	$V_{CE} = 0.5 \text{ V, } I_{C} = 30 \text{ mA}$	_	30	68	· –	
De l'orward durient Transier Hatio	''FE	V _{CE} = 0.8 V, I _C = 50 mA	_	40	70	_	
Base-to-Emitter Saturation Voltage	VBE sat	IC = 30 mA, IB = 1 mA	3	_	0.87	1.2	V
Collector-to-Emitter Saturation Voltage:							
CA3081, CA3082	VCE sat	IC = 30 mA, IB = 1 mA		_	0.27	0.5	V
CA3081	· CL sat	IC = 50 mA, IB = 5 mA	4		0.4	0.7	_ `
CA3082		IC = 50 mA, IB = 5 mA	4	-	0.4	0.8	
Collector-Cutoff-Current	ICEO	V _{CE} = 10 V, I _B = 0	_	_	_	10	μΑ
Collector-Cutoff Current	ІСВО	V _{CB} = 10 V, I _E = 0		_	_	1	μΑ

^{*} The collector of each transistor of the CA3081 and CA3082 is isolated from the substrate by an integral diode. The substrate must be connected to a voltage which is more negative than any collector voltage in order to maintain isolation between transistors and

CA3081, CA3082

TYPICAL STATIC CHARACTERISTICS FOR EACH TRANSISTOR OF TYPES CA3081 AND CA3082




Fig. 2-hFE vs. IC




Fig. 4-V_{CEsat} vs. I_C at T_A = 25°C

TYPICAL READ-OUT DRIVER APPLICATIONS




Fig.6—Schematic diagram showing one transistor of the CA3081 driving one segment of an incandescent display.




Fig. 3-VBEsat vs. IC





Fig. 5-VCEsat vs. IC at TA = 70°C



*THE RESISTANCE FOR R IS DETERMINED BY THE RELATIONSHIP

 $R = \frac{v_p - v_{BE} - v_F(LED)}{I \; (LED)} \qquad \qquad \text{WHERE: } v_P * \text{INPUT PULSE} \\ v_P = 0 \; \text{FOR } v_P = v_{BE} + v_F(LED) \qquad \qquad v_F = rogen \text{ARMAD} \; \text{VOLTAGE} \\ v_P = v_{BE} + v_F(LED) \qquad \qquad v_{BE} + v_F(LED) \\ v_{BE} = v_F + v_F + v_F(LED) \\ v_{BE} = v_F + v_F + v_F + v_F + v_F + v_F + v_F + v_F + v_F + v_F + v_F + v_F + v_F +$

Fig.7—Schematic diagram showing one transistor of the CA3082 driving a light-emitting diode (LED).



General-Purpose High-Current N-P-N Transistor Array

August 1991

Features

• 5 Independent Transistors Plus Separate Substrate Connection

Applications

- Signal Processing and Switching Systems Operating from DC to VHF
- Lamp and Relay Driver
- Differential Amplifier
- Temperature-Compensated Amplifier
- Thyristor Firing
- See Application Note, ICAN-5296 "Application of the CA3018 Circuit Transistor Array" for Suggested Applications

Description

The CA3083 is a versatile array of five high-current (to 100mA) n-p-n transistors on a common monolithic substrate. In addition, two of these transistors (Q1 and Q2) are matched at low currents (i.e. 1mA) for applications in which offset parameters are of special importance.

Independent connections for each transistor plus a separate terminal for the substrate permit maximum flexibility in circuit design. The CA3083 is supplied in a 16-lead dual-in-line frit-seal ceramic package (F suffix), a 16-lead Small Outline package (M suffix), and a 16-lead dual-in-line plastic package (no suffix). The CA3083 is also available in chip form.

Functional Diagram




FIGURE 1.

MAXIMUM RATINGS, Absolute-Maximum Values at T_A = 25°C

Any one transistor	mW mW
	mW
Total package	
Above 55°C Derate linearly 6.67	mW/ ^o C
Ambient Temperature Range:	
Operating	٥С
Storage	°c
Lead Temperature (During Soldering):	
At distance 1/16" ±1/32" (1.59 mm ±0.79 mm)	
from case for 10 seconds max	°C
The following ratings apply for each transistor in the device:	
Collector-to-Emitter Voltage (V _{CEO})	V
Collector-to-Base Voltage (V _{CBO})	V
Collector-to-Substrate Voltage (V _{CIO})	V
Emitter-to-Base Voltage (V _{EBO})	V
Collector Current (I _C)	mA

Base Current (I_B)..... The collector of each transistor of the CA3083 is isolated from the substrate by an integral diode. The substrate must be connected to a voltage which is more negative than any collector voltage in order to maintain isolation between transistors and provide normal transistor action. To avoid undesired coupling between transistors, the substrate terminal (6) should be maintained at either DC or signal (AC) ground. A suitable bypass capacitor can be used to establish a signal ground.

20

mΑ


ELECTRICAL CHARACTERISTICS at T $_{\mbox{\scriptsize A}}$ = 25 $^{\mbox{\scriptsize O}}$ C For Equipment Design

		TEST CONDITIONS LIMITS					
CHARACTERISTICS	SYMBOL		Typ. Char. Curve Fig. No.	Min.	Тур.	Max.	UNITS
For Each Transistor:							
Collector-to-Base Breakdown Voltage	V _{(BR)CBO}	$I_C = 100\mu A, I_E = 0$	_	20	60	-	٧
Collector-to-Emitter Breakdown Voltage	V _{(BR)CEO}	I _C = 1mA, I _B = 0	-	15	24	-	٧
Collector-to-Substrate Breakdown Voltage	V _{(BR)CIO}	i _{Cl} = 100μA, i _B = 0, i _E = 0	_	20	60	-	v
Emitter-to-Base Breakdown Voltage	V _{(BR)EBO}	I _E = 500μA, I _C = 0	-	5	6.9	-	٧
Collector-Cutoff-Current	^I CEO	V _{CE} = 10V, I _B = 0	-	-	-	10	μΑ
Collector-Cutoff-Current	^I CBO	V _{CB} = 10V, I _E = 0	-	-	-	1	μΑ
DC Forward-Current Transfer Ratio (Note 1)	h _{FE}	V _{CE} = 3V I _C = 10mA	2	40 40	76 75	_	
Base-to-Emitter Voltage	v _{BE}	V _{CE} = 3V, I _C = 10mA	. 3	0.65	0.74	0.85	٧
Collector-to-Emitter Saturation Voltage	V _{CEsat}	I _C = 50mA, I _B = 5mA	4, 5	-	0.40	0.70	٧
Gain-Bandwidth Product	fΤ	V _{CE} = 3 V I _C = 10 mA		_	450	_	MHz
For Transistors Q1 and Q2	2 (As a Differe	ential Amplifier):					
Absolute Input Offset Voltage	Iviol	V _{CF} = 3V, I _C = 1mA	7	-	1.2	5	mV
Absolute Input Offset Current	اماا	GE 7 C	8	_	0.7	2.5	μА

NOTES:

^{1.} Actual forcing current is via the emitter for this test.

TYPICAL STATIC CHARACTERISTICS FOR EACH TRANSISTOR







Fig.2 - h_{FE} vs I_C

Fig.3 - V_{BE} vs I_C






Fig.4 - V_{CEsat} vs I_C at 25°C

Fig.5 - V_{CEsat} vs I_C at 70°C





Fig.6 - V_{BEsat} vs I_C

TYPICAL STATIC CHARACTERISTICS FOR DIFFERENTIAL AMPLIFIER



COLLECTOR MILLIAMPERES (IC)

Fig.7 — V_{10} vs I_{C} (transistors Q1 and Q2 as a differential amplifier).

Fig.8 – I $_{10}$ vs I $_{\rm C}$ (transistors Q1 and Q2 as a differential amplifier).



General Purpose N-P-N Transistor Array

August 1991

Applications

- Three Isolated Transistors and One Differentially Connected Transistor Pair For Low-Power Applications from DC to 120MHz
- General-Purpose Use in Signal Processing Systems Operating in the DC to 190MHz Range
- Temperature Compensated Amplifiers
- See Application Note, ICAN-5296 "Application of the CA3018 Integrated-Circuit Transistor Array" for Suggested Applications

Description

The CA3086 consists of five general-purpose silicon n-p-n transistors on a common monolithic substrate. Two of the transistors are internally connected to form a differentially-connected pair.

The transistors of the CA3086 are well suited to a wide variety of applications in low-power systems at frequencies from DC to 120 MHz. They may be used as discrete transistors in conventional circuits. However, they also provide the very significant inherent advantages unique to integrated circuits, such as compactness, ease of physical handling and thermal matching.

The CA3086 is supplied in a 14-lead dual-in-line plastic package. The CA3086F is supplied in a 14-lead dual-in-line hermetic (frit-seal) ceramic package. The CA3086M is supplied in a 14-lead Small Outline package.

Functional Diagram




FIGURE 1.

MAXIMUM RATINGS, Absolute-Maximum Values at $T_A = 25^{\circ}C$

DISSI	PAT	ION:

DISSIPATION:
Any one transistor
Total package up to T _A = 55°C
Above T _A = 55°C Derate linearly 6.67 mW/°C
AMBIENT TEMPERATURE RANGE:
Operating55 to +125 °C
Storage65 to +150 °C
LEAD TEMPERATURE (DURING SOLDERING):
At distance $1/16 \pm 1/32$ inch $(1.59 \pm 0.79 \text{ mm})$
From case for 10 seconds max+265°C
The following ratings apply for each transistor in the device:
COLLECTOR-TO-EMITTER VOLTAGE, VCEO 15 V
COLLECTOR-TO-BASE VOLTAGE, VCBO 20 V
COLLECTOR-TO-SUBSTRATE VOLTAGE, VCIO* 20V

^{*}The collector of each transistor in the CA3086 is isolated from the substrate by an integral diode. The substrate (terminal 13) must be connected to the most negative point in the external circuit to maintain isolation between transistors and to provide for normal transistor action. To avoid undesirable coupling between transistors, the substrate (terminal 13) should be maintained at either DC or signal (AC) ground. A suitable bypass capacitor can be used to establish a signal ground.

ELECTRICAL CHARACTERISTICS at T $_{A} = 25^{\circ}$ C For Equipment Design

	I	TEST CONDITION					
CHARACTERISTICS	SYMBOLS		Typ. Charac- teristic		3	UNITS	
			Curves Fig. No.	Min.	Тур.	Max.	
Collector-to-Base Breakdown Voltage	V _{(BR)CBO}	$I_C = 10 \mu A, I_E = 0$	-	20	60	-	٧
Collector-to-Emitter Breakdown Voltage	V _{(BR)CEO}	Ic = 1mA, IB = 0	-	15	24	_	٧
Collector-to-Substrate Breakdown Voltage	V _{(BR)CIO}	$I_C = 10 \mu\text{A}, I_{CI} = 0$		20	60	-	٧
Emitter-to-Base Breakdown Voltage	V _{(BR)EBO}	$I_E = 10 \mu\text{A}, I_C = 0$	-	5	7	-	٧
Collector-Cutoff Current	I _{СВО}	V _{CB} = 10 V, I _E = 0	2	-	0.002	100	nA
Collector-Cutoff Current	I _{CEO}	V _{CE} = 10V, I _B = 0	3	_	See Curve	5	μΑ
DC Forward-Current Transfer Ratio	h _{FE}	V _{CE} = 3V, I _C = 1mA	4	40	100	_	

TYPICAL STATIC CHARACTERISTICS FOR EACH TRANSISTOR




Fig.2- I_{CBO} vs T_A.





Fig.3 - I_{CEO} vs T_A.

ELECTRICAL CHARACTERISTICS at T_A = 25°C Typical Values Intended Only for Design Guidance

		Т	EST CONDITIONS				
CHARACTERISTICS	SYMBOL			Typ. Chara- teristics Curves Fig. No.	TYPICAL VALUES	UNITS	
DC Forward-Current Transfer Ratio	h _{FE}	V _{CE} = 3 V	I _C = 10 mA I _C = 10 μA	4	100 54		
			1C - 10 MA	5	0.715	V	
Base-to-Emitter Voltage	V _{BE}	V _{CE} = 3 V	I _E = 1 mA I _E = 10 mA	5	0.800	V	
V _{BE} Temperature Coefficient	Δν _{ΒΕ} /ΔΤ	V _{CE} = 3V,	L	6	-1.9	mV/ ^O C	
Collector-to-Emitter Saturation Voltage	V _{CEsat}	I _B = 1mA,	I _C = 10mA	-	0.23	٧	
Noise Figure (low frequency)	NF	f = 1kHz, V I _C = 100μA		_	3.25	dB	
Low-Frequency, Small-Signal Equivalent-Circuit Characteristics: Forward Current-Transfer Ratio	h.			7	100	_	
Short-Circuit Input Impedance	h _{fe}	f = 1647 V	- 2V - 1mA	7	3.5	kΩ	
	h _{ie}	1 - 1KH2, V	CE = 3V, I _C = 1mA	7	15.6	μmho	
Open-Circuit Output Impedance Open-Circuit Reverse-Voltage Transfer Ratio	h _{oe}			7	1.8 X 10 ⁻⁴	μιιιιο _	
Admittance Characteristics: Forward Transfer Admittance	y _{fe}			8	31 — j1.5	mmho	
Input Admittance	y _{ie}	f= 1MHz, V	'CE = 3V, I _C = 1mA	9	0.3 + j0.04	mmho	
Output Admittance	y _{oe}			10	0.001 + j0.03	mmho	
Reverse Transfer Admittance	Y _{re}			11	See Curve	_	
Gain-Bandwidth Product	f _T	V _{CE} = 3V,	C = 3mA	12	550	MHz	
Emitter-to-Base Capacitance	C _{EBO}	V _{EB} = 3V,	i _E = 0	-	0.6	pF	
Collector-to-Base Capacitance	ССВО	V _{CB} = 3V,	C = 0	-	0.58	pF	
Collector-to-Substrate Capacitance	c _{CIO}	V _{CI} = 3V, I	C = 0	-	2.8	pF	

TYPICAL STATIC CHARACTERISTICS FOR EACH TRANSISTOR



OB COLLECTOR - TO - EMITTER VOLTS(VCE) * 3
AMBIENT TEMPERATURE (TA) * 25 °C

OF COLLECTOR - TO - EMITTER VOLTS(VCE) * 3
AMBIENT TEMPERATURE (TA) * 25 °C

NBC

OF COLLECTOR - TO - EMITTER VOLTS(VCE) * 3
AMBIENT TEMPERATURE (TA) * 25 °C

OF COLLECTOR - TO - EMITTER VOLTS(VCE) * 3

AMBIENT TEMPERATURE (TA) * 25 °C

OF COLLECTOR - TO - EMITTER VOLTS(VCE) * 3

AMBIENT TEMPERATURE (TA) * 25 °C

OF COLLECTOR - TO - EMITTER VOLTS(VCE) * 3

AMBIENT TEMPERATURE (TA) * 25 °C

OF COLLECTOR - TO - EMITTER VOLTS(VCE) * 3

AMBIENT TEMPERATURE (TA) * 25 °C

OF COLLECTOR - TO - EMITTER VOLTS(VCE) * 3

OF COLLECTOR - TO - EMITTER VOLTS(VCE) * 3

OF COLLECTOR - TO - EMITTER VOLTS(VCE) * 3

OF COLLECTOR - TO - EMITTER VOLTS(VCE) * 3

OF COLLECTOR - TO - EMITTER VOLTS(VCE) * 3

OF COLLECTOR - TO - EMITTER VOLTS(VCE) * 3

OF COLLECTOR - TO - EMITTER VOLTS(VCE) * 3

OF COLLECTOR - TO - EMITTER VOLTS(VCE) * 3

OF COLLECTOR - TO - EMITTER VOLTS(VCE) * 3

OF COLLECTOR - TO - EMITTER VOLTS(VCE) * 3

OF COLLECTOR - TO - EMITTER VOLTS(VCE) * 3

OF COLLECTOR - TO - EMITTER VOLTS(VCE) * 3

OF COLLECTOR - TO - EMITTER VOLTS(VCE) * 3

OF COLLECTOR - TO - EMITTER VOLTS(VCE) * 3

OF COLLECTOR - TO - EMITTER VOLTS(VCE) * 3

OF COLLECTOR - TO - EMITTER VOLTS(VCE) * 3

OF COLLECTOR - TO - EMITTER VOLTS(VCE) * 3

OF COLLECTOR - TO - EMITTER VOLTS(VCE) * 3

OF COLLECTOR - TO - EMITTER VOLTS(VCE) * 3

OF COLLECTOR - TO - EMITTER VOLTS(VCE) * 3

OF COLLECTOR - TO - EMITTER VOLTS(VCE) * 3

OF COLLECTOR - TO - EMITTER VOLTS(VCE) * 3

OF COLLECTOR - TO - EMITTER VOLTS(VCE) * 3

OF COLLECTOR - TO - EMITTER VOLTS(VCE) * 3

OF COLLECTOR - TO - EMITTER VOLTS(VCE) * 3

OF COLLECTOR - TO - EMITTER VOLTS(VCE) * 3

OF COLLECTOR - TO - EMITTER VOLTS(VCE) * 3

OF COLLECTOR - TO - EMITTER VOLTS(VCE) * 3

OF COLLECTOR - TO - EMITTER VOLTS(VCE) * 3

OF COLLECTOR - TO - EMITTER VOLTS(VCE) * 3

OF COLLECTOR - TO - EMITTER VOLTS(VCE) * 3

OF COLLECTOR - TO - EMITTER VOLTS(VCE) * 3

OF COLLECTOR - TO - EMITTER VOLTS(VCE) * 3

OF COLLECTOR - TO - EMITTER VOLTS(VCE) * 3

OF

Fig.4 - h_{FE} vs I_E.

Fig.5- V_{BE} vs I_E.




Fig.6- V_{BE} vs T_A.




Fig.7 - Normalized h fe' hie, hoe, hre vs IC.




Fig.9 - y ie vs f.




Fig. 11 $- y_{re} vs f$.




Fig.8 - y_{fe} vs f.




Fig. 10 - y_{oe} vs f.




Fig. 12-fT vs IC.



August 1991

N-P-N/P-N-P Transistor Arrays

Applications

- Five-Independent Transistors
 - ► Three N-P-N and
 - ► Two P-N-P
- Differential Amplifiers
- DC Amplifiers
- Sense Amplifiers
- Level Shifters
- Timers
- · Lamp and Relay Drivers
- . Thyristor Firing Circuits
- Temperature-Compensated Amplifiers
- Operational Amplifiers

Description

The CA3096C, CA3096, and CA3096A are general purpose high-voltage silicon transistor arrays. Each array consists of five independent transistors (two p-n-p and three n-p-n types) on a common substrate, which has a separate connection. Independent connections for each transistor permit maximum flexibility in circuit design.

Types CA3096A, CA3096, and CA3096C are identical, except that the CA3096A specifications include parameter matching and greater stringency in ICBO, ICEO, and VCE(SAT). The CA3096C is a relaxed version of the CA3096.

The CA3096C, CA3096, and CA3096A are supplied in 16-lead dual-in-line plastic packages (E-suffix), and in 16-lead Small Outline packages (M suffix). The CA3096 is also available in chip form (H suffix).

CA3096A, CA3096, CA3096C Essential Differences

CHARACTERISTIC	CA3096A	CA3096	CA3096C
V _{(BR)CEO} (V) Min. n-p-n	35	35	24
p-n-p	-40	-40	-24
V _{(BR)CBO} (V) Min. n-p-n	45	45	30
р-п-р	-40	-40	-24
hFE @ 1 mA n-p-n	150-500	150-500	100-670
p-n-p	20-200	20-200	15-200
h _{FE} @ 100 μA p-n-p	40-250	40-250	30-300
I _{CBO} (nA) Max. n-p-n	40	100	100
p-n-p	-40	-100	-100
I _{CEO} (nA) Max. n-p-n	100	1000	1000
p-n-p	-100	-1000	-1000
V _{CE} (SAT) (V) Max. n-p-n	0.5	0.7	0.7
V _{IO} I(mV) Max. n-p-n	5	_	_
p-n-p	5	-	-
I _{IO} (µA) Мах. n-p-n	0.6	-	
p-n-p	0.25	_	-

Schematic Diagram

FIGURE 1.

MAXIMUM RATINGS, Absolute-Maximum Values:

	EACH N-P-N	EACH P-N-P
COLLECTOR-TO-EMITTER VOLTAGE, VCEO:		
CA3096A , CA3096	35	40 V
CA3096C	24	24 V
COLLECTOR-TO-BASE VOLTAGE, V _{CBO} :		
CA3096A , CA3096	45	-40 V
CA3096C	30	−24 V
COLLECTOR-TO-SUBSTRATE VOLTAGE, VCIO:		
CA3096A , CA3096	45	~ · v
CA3096C	30	– v
EMITTER-TO-SUBSTRATE VOLTAGE, V _{EIO} :		
CA3096A , CA3096	_	-40 V
CA3096C		−24 V
EMITTER-TO-BASE VOLTAGE, V _{EBO} :		
CA3096A , CA3096	6	−40 V
CA3096C	6	−24 V
COLLECTOR CURRENT, IC (All Types)	50	-10 mA
POWER DISSIPATION, PD:		
Up to $T_{\Delta} = 55^{\circ}C$:		
Device (Total)		750 mW
Each Transistor		200 mW
Above T _A = 55°C derate linearly at		6.67 mW/°C
AMBIENT-TEMPERATURE RANGE, TA:		
Operating		55 to +125°C
Storage		65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):		
At distance 1/16 ± 1/32 inch (1.59 ± 0.79 mm)		
from case for 10 s max.		265°C

STATIC ELECTRICAL CHARACTERISTICS at T_A = 25°C For Equipment Design

For Equipment Design											
CHARAC-	TEST	LIMITS									
TERISTIC	CONDITIONS	С	CA3096A CA3096 CA3096C			3096A CA3096 CA3096C			UNITS		
		Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	
For Each n-p-n Transistor											
ІСВО	V _{CB} = 10 V, I _E = 0	_	0.001	40	-	0.001	100	1	0.001	100	nA
^I CEO	V _{CE} = 10 V, I _B = 0	-	0.006	100	-	0.006	1000	-	0.006	1000	nΑ
V _(BR) CEO	I _C = 1 mA, I _B = 0	35	50	-	35	50	-	24	35	-	٧.
V _(BR) CBO	I _C = 10 μA, I _E = 0	45	100	-	45	100	-	30	80	_	٧
V _{(BR)CIO}	I _{CI} = 10 μA, I _B = I _E = 0	45	100	-	45	100	-	30	80	-	٧
V _{(BR)EBO}	I _E = 10 μA, I _C = 0	6	8	_	6	8	-	6	8	_	٧
٧z	I _Z = 10μA	6	7.9	9.8	6	7.9	9.8	6	7.9	9.8	٧
V _{CE(SAT)}	I _C = 10 mA, I _B = 1 mA	-	0.24	0.5	-	0.24	0.7	-	0.24	0.7	٧
VBE(Note 1) l _C = 1 mA,	0.6	0.69	0.78	0.6	0.69	0.78	0.6	0.69	0.78	٧
hFE(Note 1)	V _{CE} = 5 V	150	390	500	150	390	500	100	390	670	
∆V _R	I _C = 1 mA, V _{CE} = 5 V	_	1.9	-	-	1.9	_	_	1.9	_	mV/°C

STATIC ELECTRICAL CHARACTERISTICS at $\rm T_{\mbox{\scriptsize A}} = 25^{\circ} \mbox{\scriptsize C}$ (Cont'd) For Equipment Design

CHARAC-	TEST	LIMITS									
TERISTIC	CONDITIONS	DITIONS CA3096A			CA3096			CA3096C			UNITS
		Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	
For Each p	For Each p-n-p Transistor										
^I СВО	V _{CB} = -10 V, I _E = 0	1	-0.006	- 40	_	-0.06	-100	ı	-0.06	-100	nA
ICEO	V _{CE} = -10V, I _B = 0	-	-0.12	-100	-	-0.12	-1000	-	-0.12	-1000	nA
V _{(BR)CEO}	$I_C = -100 \mu\text{A},$ $I_B = 0$	-40	-75	_	-40	-75	-	-24	-30		٧
V _(BR) CBO	I _C = -10 μA, I _E = 0	-40	-80	-	-40	-80	-	-24	-60		٧
V(BR)EBO	I _E = -10 μA, I _C = 0	-40	-100	-	-40	-100	-	-24	-80	-	V
V _{(BR)EIO}	$I_{EI} = 10 \mu\text{A},$ $I_{B} = I_{C} = 0$	-40	-100	-	-40	-100	-	-24	-80	_	٧
V _{CE} (SAT)	I _C = -1 mA, I _B = -100 μA	-	-0.16	-0.4	_	-0.16	-0.4	-	-0.16	-0.4	V
V _{BE} (Note 1)	I _C = -100 μA, V _{CE} = -5 V	-0.5	-0.6	-0.7	-0.5	-0.6	-0.7	-0.5	-0.6	-0.7	٧
hFF	I _C = -100 μA, V _{CE} = -5 V	40	85	250	40	85	250	30	85	300	
(Note 1)	I _C = -1 mA, V _{CE} = -5 V	20	47	200	20	47	200	15	47	200	
D-2	I _C = -100 μA, V _{CE} = -5 V	_	2.2	_	_	2.2	-	_	2.2	_	mV/°C

^I CBO	Collector-Cutoff Current	v_z	Emitter-to-Base Zener Voltage
ICEO	Collector-Cutoff Current	V _{CE(SAT)}	Collector-to-Emitter Saturation
V _{(BR)CEO}	Collector-to-Emitter Breakdown		Voltage
	Voltage	V_{BE}	Base-to-Emitter Voltage
V(BR)CBO	Collector-to-Base Breakdown Voltage	hFE	DC Forward-Current Transfer Ratio
V _{(BR)CIO}	Collector-to-Substrate Break- down Voltage	∆V _{BE} /∆T	Magnitude of Temperature Coefficient: (for each transistor)
V _{(BR)EBO}	Emitter-to-Base Breakdown		

NOTES:

1. Actual forcing current is via the emitter for this test.

Voltage

STATIC ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}C$ (CA3096A Only) For Equipment Design

	TEST									
CHARACTERISTIC	CONDITIONS	CA	3096	A	UNITS					
		Min.	Тур.	Max.						
For Transistors Q1 and Q2 (as a Differential Amplifier)										
Absolute Input Offset Voltage,	(V _{IO} I		-	0.3	5	mV				
Absolute Input Offset Current,	I ₁₀	V _{CE} = 5 V, I _C = 1 mA	_	0.07	0.6	μΑ				
Absolute Input Offset Voltage Temperature Coefficient,	$\frac{ \Delta V_{\text{IO}} }{\Delta T}$		-	1.1	_	μV/°C				
For Transistors Q4 and Q5 (As a	a Differer	ntial Amplifier)								
Absolute Input Offset Voltage,	V _{IO}		_	0.15	5	mV				
Absolute Input Offset Current,	1101	$V_{CE} = -5 \text{ V, I}_{C} = -100 \mu\text{A}$ $R_{S} = 0$	_	2	250	nΑ				
Absolute Input Offset Voltage Temperature Coefficient,	$\frac{ \Delta V_{\text{IO}} }{\Delta T}$	R _S = 0	_	0.54	_	μV/°C				




Fig. 1 — Base-to-emitter zener characteristic (n-p-n).




Fig. 2 — Collector cut-off current (I_{CEO}) as a function of temperature (n-p-n).




Fig. 3 — Collector cut-off current (I_{CBO}) as a function of temperature (n-p-n).




Fig. 4 — Transistor (n-p-n) h_{FE} as a function of collector current.

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25°C Typical Values Intended Only for Design Guidance

CHARACTERISTICS	TEST CONDITIONS	TYPICAL VALUES	UNITS	
For Each n-p-n Transistor				
Noise Figure (low frequency), NF	$f = 1 \text{ kHz}, V_{CE} = 5 \text{ V},$ $I_{C} = 1 \text{ mA}, R_{S} = 1 \text{ k}\Omega$	2.2	dB	
Low-Frequency, Input Resistance, Ri	$f = 1.0 \text{ kHz}, V_{CE} = 5 \text{ V},$	10	kΩ	
Low-Frequency Output Resistance, Ro	I _C = 1 mA	80	kΩ	
Admittance Characteristics:				
Forward Transfer Admittance, 9fe		7.5	mmho	
Yfe bfe		−j13		
9 _{ie}	f = 1 MHz, V _{CE} = 5 V, I _C = 1 mA	2.2		
Input Admittance, Yie bie	I _C = 1 mA	j3.1	mmho	
Output Admittance,		0.76	mmho	
Output Admittance,		j2.4		
Gain-Bandwidth Product, f _T	$V_{CE} = 5 \text{ V, } I_{C} = 1.0 \text{ mA}$	280	MHz	
·	$V_{CE} = 5 \text{ V, I}_{C} = 5 \text{ mA}$	335		
Emitter-to-Base Capacitance, C _{EB}	V _{EB} = 3 V	0.75	рF	
Collector-to-Base Capacitance, C _{CB}	V _{CB} = 3 V	0.46	pF	
Collector-to-Substrate Capacitance, CCI	V _{CI} = 3 V	3.2	pF	
For Each p-n-p Transistor				
Noise Figure (Iow frequency), NF	f = 1 kHz, $I_C = 100 \mu A$, $R_S = 1 kΩ$	3	dB	
Low-Frequency Input Resistance, Ri	f = 1 kHz, V _{CE} = 5 V,	27	kΩ	
Low-Frequency Output Resistance, R _o	I _C = 100 μA	680	kΩ	
Gain-Bandwidth Product, f _T	$V_{CE} = 5 V, I_{C} = 100 \mu A$	6.8	MHz	
Emitter-to-Base Capacitance, C _{EB}	V _{EB} = −3 V	0.85	pF	
Collector-to-Base Capacitance, C _{CB}	V _{CB} = -3 V	2.25	pF	
Base-to-Substrate Capacitance, C _{B1}	V _{BI} = 3 V	3.05	pF	





Fig. 5 - V_{BE} (n-p-n) as a function of collector current.



20 40 60 80

TEMPERATURE → c

Fig. 6 − V_{BE} (n·p·n) as a function of temperature.




Fig. 7 - $V_{CE}(SAT)$ (n-p-n) as a function of collector current.




Fig. 9 — Collector cut-off current (I_{CBO}) as a function of temperature (p-n-p).




Fig. 11 — Transistor (p-n-p) h_{FE} as a function of temperature.




Fig. 13 – V_{BE} (p-n-p) as a function of tempera-




Fig. 8 — Collector cut-off current (I_{CEO}) as a function of temperature (p-n-p).




Fig. 10 — Transistor (p-n-p) h_{FE} as a function of collector current.




Fig. 12 — V_{BE} (p-n-p) as a function of collector current.




Fig. 14 — Magnitude of input offset voltage $|V_{10}|$ as a function of collector current for n-p-n transistor $Q_1 - Q_2$:




Fig. 15 – Magnitude of input offset voltage $|V_{IO}|$ as a function of collector current for p-n-p transistor Q_4 – Q_5




Fig. 17 — Noise figure as a function of frequency for n-p-n transistors.




Fig. 19 — Noise figure as a function of frequency for n-p-n transistors.




Fig. 21 — Capacitance as a function of bias voltage (n-p-n).




Fig. 16 — Noise figure as a function of frequency for n-p-n transistors.




Fig. 18 — Noise as a function of frequency for n-p-n transistors.




Fig. 20 — Gain-bandwidth product as a function of collector current (n-p-n).





Fig. 22 – Input resistance as a function of collector current.






Fig. 25 — Input admittance as a function of frequency.

FREQUENCY (1) - MHz




Fig. 27 — Noise figure as a function of frequency (p-n-p).




Fig. 29 — Noise figure as a function of frequency (ρ-n-p).




Fig. 24 — Forward transconductance as a function of frequency.




Fig. 26 — Output admittance as a function of frequency.




Fig. 28 — Noise figure as a function of frequency (p-n-p).




Fig. 30 — Gain-bandwidth product as a function of collector current (p-n-p).




Fig. 31 — Capacitance as a function of bias voltage (p-n-p).




Fig. 32 — Frequency comparator using CA3096




Fig. 33 - Line-operated level switch using CA3096A or CA3096




Fig. 34 — Frequency comparator characteristics.





Fig. 35 – One-minute timer using CA3096A and a MOS/FET.








Fig. 36 - CA3096A small-signal zero-voltage detector having noise immunity.



70 60 60 80 50 10 20 10 1 2 4 6 8 10 2 4 6 8 100 2 4 6 8 1000 FREQUENCY(1)—AHZ

Fig. 37 — Ten-second timer operated form 1.5-volt supply using CA3096


Fig. 38 - Gain-frequency characteristics.



Features:

- 1. Can be operated with either dual supply or single supply.
- 2. Wide-input common-mode range +5 V to -5 V.
- 3. Low bias current: $<1 \mu A$.

Fig. 39 - Cascade of differential amplifiers using CA3096A



CA3096H

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch).

The photographs and dimensions represent a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are 57° instead of 90° with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils (0.17 mm) larger in both dimensions.



High-Frequency N-P-N
Transistor Array

August 1991

Features

- Gain-Bandwidth Product (f_T)>1GHz
- Power Gain30dB (Typ) at 100MHz
- Noise Figure 3.5dB (Typ) at 100MHz
- Five Independent Transistors on a Common Substrate

Applications

- VHF Amplifiers
- Multifunction Combinations RF/Mixer/Oscillator
- Sense Amplifiers
- Synchronous Detectors
- VHF Mixers
- IF Converter
- IF Amplifiers
- Synthesizers
- Cascade Amplifiers

Description

The CA3127* consists of five general-purpose silicon n-p-n transistors on a common monolithic substrate. Each of the completely isolated transistors exhibits low 1/f noise and a value of f_T in excess of 1GHz, making the CA3127 useful from DC to 500MHz. Access is provided to each of the terminals for the individual transistors and a separate substrate connection has been provided for maximum application flexibility. The monolithic construction of the CA3127 provides close electrical and thermal matching of the five transistors.

The CA3127 is supplied in the 16-lead Small Outline package (M suffix), 16-lead dual-in-line plastic package (E suffix), 16-lead dual-in-line frit-seal ceramic package (F suffix), and is also available in clip form (H suffix). It operates over the full military temperature range of -55°C to +125°C.

* Formerly RCA Dev. No. TA6206.

Schematic Diagram




FIGURE 1.

MAXIMUM RATINGS, Absolute-Maximum Values:

POWER DISSIPATION, PD:
Any one transistor
Total Package:
For T _A up to 75°C
For T _A > 75°C Derate Linearly at 6.67 mW/°C
AMBIENT TEMPERATURE RANGE:
Operating55°C to +125°C
Storage65°C to +150°C
LEAD TEMPERATURE (DURING SOLDERING):
At distance $1/16 \pm 1/32$ inch $(1.59 \pm 0.79 \text{ mm})$ from case for
10 seconds max
The following ratings apply for each transistor in the device:
COLLECTOR-TO-EMITTER VOLTAGE, VCEO 15 V
COLLECTOR-TO-BASE VOLTAGE, VCBO 20 V
COLLECTOR-TO-SUBSTRATE VOLTAGE, VCIO+ 20 V
COLLECTOR CURRENT, IC

[†] The collector of each transistor of the CA3127 is isolated from the substrate by an integral diode. The substrate (terminal 5) must be connected to the most negative point in the external circuit to maintain isolation between transistors and to provide for normal transistor action.

CA3127 STATIC ELECTRICAL CHARACTERISTICS at TA = 25°C

CHARACTERISTICS	TEST C		LIMITS				
			Min.	Тур.	Max.		
For Each Transistor:							
Collector-to-Base Breakdown Voltage	I _C = 10 μA, I _E	= 0	20	32		V	
Collector-to-Emitter Breakdown Voltage	I _C = 1 mA, I _B =	= 0	15	24	_	٧	
Collector-to-Substrate Breakdown Voltage	I _{C1} = 10 μA, I _E	3 = 0, I _E = 0	20	60	_	٧	
Emitter-to-Base Breakdown Voltage*	I _E = 10 μA, I _C	4	5.7	_	٧		
Collector-Cutoff-Current	V _{CE} = 10 V, I _E	-	-	0.5	μΑ		
Collector-Cutoff-Current	V _{CB} = 10 V, I _E	= 0		_	40	nA	
DC Forward-Current		IC = 5 mA	35	88	_		
Transfer Ratio	V _{CE} = 6 V	IC = 1 mA	40	90			
		IC = 0.1 mA	35	85	-		
		IC = 5 mA	0.71	0.81	0.91		
Base-to-Emitter Voltage	VCE = 6 V	Ic = 1 mA	0.66	0.76	0.86	V	
		IC = 0.1 mA	0.60	0.70	0.80		
Collector-to-Emitter Saturation Voltage	IC = 10 mA, IB	_	0.26	0.50	٧		
Magnitude of Difference in VBE	Q ₁ & Q ₂ Match	_	0.5	5	mV		
Magnitude of Difference in IB	V _{CE} = 6 V, IC	= 1 mA	_	0.2	3	μΑ	

^{*}When used as a zener for reference voltage, the device must not be subjected to more than 0.1 millijoule of energy from any possible capacitance or electrostatic discharge in order to prevent degradation of the junction. Maximum operating zener current should be less than 10 mA.

DYNAMIC CHARACTERISTICS at T_A = 25°C

CHARACTERISTICS	TEST CONDITIONS		UNITS		
		Min.	Тур.	Max.	Citi
I/F Noise Figure	$f = 100 \text{ kHz}, R_S = 500 \Omega, I_C = 1 \text{ mA}$		1.8	_	dB
Gain-Bandwidth Product	V _{CE} = 6 V, I _C = 5 mA	-	1.15	_	GHz
Collector-to-Base Capacitance	V _{CB} = 6 V, f = 1 MHz	_	See	_	pF
Collector-to-Substrate Capacitance	V _{Cl} = 6 V, f = 1 MHz	_	Fig.	_	pF
Emitter-to-Base Capacitance	V _{BE} = 4 V, f = 1 MHz	-	5	_	pF
Voltage Gain	$V_{CE} = 6 \text{ V, f} = 10 \text{ MHz}$ $R_L = 1 \text{ k}\Omega, I_C = 1 \text{ mA}$	_	28	_	dB
Power Gain	Cascode Configuration f = 100 MHz, V ⁺ = 12 V	27	30	_	dB
Noise Figure	IC = 1 mA	-	3.5	-	dB
Input Resistance	Common-Emitter	_	400	_	Ω
Output Resistance	Configuration	_	4.6	_	kΩ
Input Capacitance	VCE = 6 V		3.7	_	pF
Output Capacitance	IC = 1 mA	_	2	-	pF
Magnitude of Forward Transadmittance	f = 200 MHz	_	24		mmho




Fig. 2 – 1/f noise figure as a function of collector current at R_{SOURCE} = 500 Ω .




Fig. 4 — Gain-bandwidth product as a function of collector current.




Fig. 6(a) — Capacitance as a function of bias voltage for Q_2 .




Fig. 7 — Voltage gain as a function of frequency at R_L = 100 Ω .




Fig. 3 – 1/f noise figure as a function of collector current at R_{SOURCE} = 1 $k\Omega$.




Fig. 5 — Base-to-emitter voltage as a function of collector current.

Capacitance (pF)										
_	c	в	CCE		CEB		CCI			
Transistor	Pkg.	Total	Pkg.	Total	Pkg.	Total	Pkg.	Total		
Bias Voltage	-	6 V	-	6 V	-	4 V	-	6 V		
Q1	0 025	0 190	0 090	0 125	0.365	0 610	0 475	1 65		
Q2	0 015	0 170	0 225	0.265	0 130	0 360	0 085	1.35		
Q3	0 040	0 200	0 215	0 240	0 360	0 625	0 210	1 40		
Q4	0 040	0 190	0.225	0 270	0 365	0 610	0 085	1 25		
Q5	0 0 1 0	0 165	0 095	0 115	0.140	0 365	0 090	1 35		

Fig. 6(b) — Typical capacitance values at f = 1 MHz.

Three terminal measurement. Guard
all terminals except those under test.




Fig. 8 — Voltage gain as a function of frequency at R_L = 1 k Ω .




Fig. 9 — DC forward-current transfer ratio as a function of collector current.




Fig. 11 — Input admittance (Y₁₁) as a function of collector current.




Fig. 13 — Output admittance (Y₂₂) as a function of collector current.




Fig. 15 — Forward transadmittance (Y₂₁) as a function of frequency.




Fig. 10 — Input admittance (Y₁₁) as a function of frequency.




Fig. 12 — Output admittance (Y₂₂) as a function of frequency.




Fig. 14 — Forward transadmittance (Y₂₁) as a function of collector current.




Fig. 16 – Reverse transadmittance (Y₁₂) as a function of collector current.




Fig. 17 — Reverse transadmittance (Y₁₂) as a function of frequency.





Fig. 18 — Voltage-gain test circuit using currentmirror biasing for Q₂.



This circuit was chosen because it conveniently represents a close approximation in performance to a properly unilateralized single transistor of this type. The use of Q3 in a current-mirror configuration facilitates simplified biasing. The use of the cascode circuit in no way implies that the transistors cannot be used individually.

Fig. 19 - 100-MHz power-gain and noise-figure test circuit.




Fig. 20 - Block diagrams of power-gain and noise-figure test set-ups.



August 1991

High-Voltage Diode Array For Commercial, Industrial & Military Applications

Features

- Matched Monolithic Construction V_F for Each Diode Pair Matched to Within 0.55mV (Typ) at I_F = 1mA
- Low Diode Capacitance 0.3pF (Typ) at VR = 2V
- High Diode-to-Substrate Breakdown Voltage... 30V
 (Min)
- Low Reverse (Leakage) Current 100nA (Max)

Applications

- . Balanced Modulators of Demodulators
- Analog Switches
- High-Voltage Diode Gates
- Current Ratio Detectors

Description

The CA3141E High Voltage Diode Array Consists of ten general purpose high reverse breakdown diodes. Six diodes are internally connected to form three common cathode diode pairs, and the remaining four diodes are internally connected to form two common anode diode pairs. Integrated circuit construction assures excellent static and dynamic matching of the diodes, making the CA3141 extremely useful for a wide variety of applications in communications and switching systems.

The CA3141 is supplied in the 16-lead dual-in-line plastic package (E suffix), and in chip form (H suffix).

Pinout

CA3141 16 PIN PLASTIC DIP TOP VIEW




FIGURE 1.

MAXIMUM RATINGS, Absolute-Maximum Values:

PEAK INVERSE VOLTAGE (PIV) 30V PEAK DIODE-TO-SUBSTRATE VOLTAGE 30V PEAK FORWARD SURGE CURRENT [IF (SURGE)] 100mA DC FORWARD CURRENT (IF) 25mA
DISSIPATION:
Any one diode unit50mW
Total Package:
Up to 55°C 650mW
For T _A > 55°C Derate linearly at 6.67mW/°C
AMBIENT TEMPERATURE RANGE:
Operating55°C to +125°C
Storage65°C to +150°C
LEAD TEMPERATURE (During Soldering):
At distance $1/16 \pm 1/32$ inch $(1.59 \pm 0.79$ mm) from case for

ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}C$

	TEST		UNIT			
CHARACTERISTIC	CONDITIO	Min.	Тур.	Max.	UNIT	
DC Forward Voltage Drop, V _F	I _F (Anode)	100 μA 1 mA 10 mA	 	0.7 0.78 0.93	0.9 1 1.2	٧
DC Reverse Breakdown Voltage, V _(BR) R	I _F = -10 μA		30	50	_	٧
DC Breakdown Voltage Between Any Diode and Substrate, V(BR)DI	I _{DI} = 10 μA		30	50	_	V
DC Reverse (Leakage) Current,IR	V _F = -20 V	_	_	_	100	nA
DC Reverse (Leakage) Current Between Any Diode and Substrate, I _{DI}	V _{DI} = 20 V		_	_	100	nA
Magnitude of Diode Offset Voltage Between Diode Pairs	V _{DI} = 20 V I _{FA} = 1 mA		_	0.55	_	mV
Temperature Coefficient of Forward Voltage Drop, $\Delta V_{F/} \Delta T$	I _F = 1 mA		_	-1.5	_	mV/°C
Reverse Recovery Time, t _{rr}	I _F = 2 mA, I _R =	2 mA	_	50	-	ns
Diode Capacitance, C _D				See Fig	. 5	pF
Diode Anode-to-Substrate Capacitance, C _{DAI}				See Fig.	6	pF
Diode Cathode-to-Substrate Capacitance, C _{DCI}				See Fig.	7	pF
Magnitude of Cathode-to-Anode Current Ratio, I _{FC} /I _{FA}	I _{FA} = 1 mA, V	_{DS} = 10 V	0.9	0.96	-	




Fig. 2 – DC forward voltage drop vs. forward current.




Fig. 3 – DC forward voltage drop vs. ambient temperature.




Fig. 4 — Diode offset voltage vs. magnitude of anode current.




Fig. 6 — Diode anode-to-substrate capacitance vs. reverse voltage.






Fig. 8 – Forward (cathode) current vs. forward (anode) current.



CATHODE-TO-ANODE DC REVERSE VOLTAGE (VR)-V

Fig. 5 — Diode capacitance vs. cathode-toanode reverse voltage.



CATHODE-TO-SUBSTRATE DC REVERSE VOLTAGE (VR)-V

Fig. 7 — Diode cathode-to-substrate capacitance vs. cathode-to-substrate DC reverse voltage.




Fig. 9 — DC leakage current vs. ambient temperature.



August 1991

High-Voltage Transistor Arrays


Features

- Matched General-Purpose Transistors
- VBE Matched ±5mV Max
- Operation from DC to 120MHz (CA3146, A)
- Low-Noise Figure: 3.2dB Typ at 1 kHz (CA3146, A)
- High Ic: 75mA Max (CA3183, A)

Applications

- General Use in Signal Processing Systems in DC Through VHF Range
- Custom Designed Differential Amplifiers
- Temperature Compensated Amplifiers
- · Lamp and Relay Drivers (CA3183, A)
- Thyristor Firing (CA3183, A)

Pinouts



Description

The CA3146A, CA3146, CA3183A, and CA3183* are general-purpose high-voltage silicon n-p-n transistor arrays on a common monolithic substrate.

Types CA3146A and CA3146 consist of five transistors with two of the transistors connected to form a differentially-connected pair. These types are recommended for low-power applications in the DC through VHF range. Both types are supplied in 14-lead dual-in-line plastic (E suffix) and 14-lead small outline (M suffix) packages and operate over the ambient temperature range of -40°C to +85°C. (CA3146A and CA3146 are high-voltage versions of the popular predecessor type CA3046.)

Types CA3183A and CA3183 consist of five high-current transistors with independent connections for each transistor. In addition two of these transistors (Q1 and Q2) are matched at low-current (i.e. 1 mA) for applications where offset parameters are of special importance. A special substrate terminal is also included for greater flexibility in circuit design. Both types are supplied in 16-lead dual-in-line plastic (E suffix) and 16-lead small outline (M suffix) packages and operate over the ambient temperature range of -40°C to +85°C. (CA3183A and CA3183 are high-voltage versions of the popular predecessor type CA3083.)

The types with an "A" suffix are premium versions of their non-"A" counterparts and feature tighter control of breakdown voltages making them more suitable for higher voltage applications.

For detailed application information, see companion Application Note, ICAN-5296 "Application of the CA3018 Integrated Circuit Transistor Array."

*Formerly Developmental Types Nos.

CA3146A - TA6084 CA3146 - TA6181 CA3183A - TA6094 CA3183 - TA6183


					V _{CE} sat.	hFE	DIFF. PAI	PAIR AT 1mA	
TYPE	P _T ° MAX. mW	I _C MAX. mA	V _{CEO} MAX. V	V _{CBO} MAX. V	at 10 mA TYP. V	at 1 mA, & V _{CE} = 5 V TYP.	VIO MAX. mV	l _{IO} MAX. μΑ	T _A Range (OPERATING) ^O C
VALUES APPI	Y FOR EA	CH TRANSI	STOR						
CA3146A	300	50	40	50	0.33	100	±5	2	-40 - +85
CA3146	300	50	30	40	0.33	100	±5	2	-40 - +85
CA3183A	500	75	40	50	0.16	75	±5	2.5	-40 - +85
CA3183	500	75	30	40	0.16	75	±5	2.5	-40 - +85

Caution on Total Package Power Dissipation: The maximum total package dissipation rating for the CA3146 and CA3183 Series circuits is 750 mW at temperatures up to +55°C, then derate linearly at 6.67 mW/°C.

MAXIMUM RATINGS, Absolute-Maximum Values at TA = 25°C

POWER DISSIPATION: Any one transistor –	
CA3146A, CA3146	w
CA3183A, CA3183	
Total package -	
Up to 55°C (CA3146A, CA3146, CA3183A, CA3183)	W
Above to 55°C (CA3146A, CA3146, CA3183A, CA3183)	Ċ
AMBIENT TEMPERATURE RANGE:	
Operating –	
CA3146A, CA3146, CA3183A, CA318340 to +85º	
Storage (all types) -65 to +1500	,C
The following ratings apply for each transistor in the device:	
COLLECTOR-TO-EMITTER VOLTAGE (VCEO):	
CA3146A, CA3183A	ı۷
CA3146, CA3183	V
COLLECTOR-TO-BASE VOLTAGE (VCBO):	
CA3146A, CA3183A	
CA3146, CA3183	, ,
CA3146A, CA3183A	
CA3146, CA3183	
EMITER-TO-BASE VOLTAGE (VFBO) all types	
COLLECTOR CURRENT -	, •
CA3146A, CA3146. 50 m	nΔ
CA3183	
BASE CURRENT (I _B) - CA3183A, CA3183	

[■] The collector of each transistor is isolated from the substrate by an integral diode. The substrate must be connected to a voltage which is more negative than any collector voltage in order to maintain isolation between transistor action. To avoid undesired coupling between transistors, the substrate terminal should be maintained at either DC or signal (AC) ground. A suitable bypass capacitor can be used to establish a signal ground.



CA3146A, CA3146

CA3183A, CA3183

Figure 1 - Schematic diagrams of high-voltage arrays.

COMPARISON OF RELATED PREDECESSOR TYPE WITH TYPES IN THIS DATA BULLETIN

	DATA FILE NO.	V _{CEO} MIN.	V _{CBO} MIN.	V _{CE} sat. TYP. V	V _{BE} TYP. V	I _C MAX. mA	C _{CB} TYP. pF	C _{Cl} TYP. pF	C _{EB} TYP. pF
				I _C = 10 mA	I _C = 1 mA				
CA3046	341	15	20	0.23	0.715	50	0.58	2.8	0.6
CA3146A		40	50	0.33	0.730	50	0.37	2.2	0.7
CA3146		30	40	0.33	0.730	50	0.37	2.2	0.7
				I _C = 50 mA	I _C = 10 mA				
CA3083	481	15	20	0.4	0.74	100	_	_	_
CA3183A	1	40	50	1.7	0.75	75	_	_	l –
CA3183	1	30	40	1.7	0.75	75	<u> </u>	-	-

STATIC ELECTRICAL CHARACTERISTICS - CA3146 Series

CHARACTERISTICS		TEST CONDITIONS LIMITS							1		
	SYMBOL	T _A = 25°C		Тур.	CA3146A		CA3146			j	
CHARACTERISTICS				Char. Curve Fig. No.	Min.	Тур.	Max.	Min.	Тур.	Max.	UNITS
For Each Transistor:											
Collector-to-Base Breakdown Voltage	V _{(BR)CBO}	I _C = 10	uΑ, I _E = 0	-	50	72	-	40	72	-	٧
Collector-to-Emitter Breakdown Voltage	V _{(BR)CEO}	I _C = 1mA, I _B = 0		_	40	56	-	30	56	-	V
Collector-to-Substrate Breakdown Voltage	V _{(BR)CIO}	I _{CI} = 10μΑ, I _B = 0 I _E = 0		-	50	72	-	40	72	-	v
Emitter-to-Base Breakdown Voltage	V _{(BR)EBO}	I _E = 10μΑ, I _C = 0		-	5	7	-	5	7	-	٧
Collector-Cutoff Current	ICEO	V _{CE} = 1	0V, I _B = 0	2	_	see curve	5	-	see curve	5	μΑ
Collector-Cutoff Current	ГСВО	V _{CB} = 1	0V, I _E = 0	3	_	0.002	100	-	0.002	100	nA
DC Forward-Current Transfer Ratio	pE	V _{CE} =5V	I _C =10 mA	4		85	-	-	85	-	-
				4	30	100		30	100	-	
			I _C =10μA	4		90	-	-	90	-	
Base-to-Emitter Voltage	VBE	V _{CE} = 3	IV, I _C = 1 mA	5	0.63	0.73	0.83	0.63	0.73	0.83	V
Collector-to-Emitter Saturation Voltage	V _{CEsat}	I _C = 10r	mA, I _B = 1 mA	6	-	0.33	_	-	0.33		V
For transistors Q3 and Q4 (D	arlington Con	figeration):									
Base-to-Emitter Vpc	v _{BE}	Vc=5V	I _E = 10mA	8	-	1.46			1.46	-	V
(Q3 to Q4)	, BE	·CE or	IE = 1 mA	8,9	-	1.32	_		1.32	-	
Magnitude of Base-to- Emitter Temperature Coefficient	∆VBE △T	V _{CE} = 5	V, I _E = 1 mA	-	-	4.4	_	<u>-</u>	4.4	-	mV/ºC
For transistors Q1 and Q2 (A	S a Differenti	al Amplifier):									
Magnitude of Input Offset Voltage VBE1 = VBE2	[V10]	V _{CE} = 5V, I _E = 1 mA		10,11	-	0.48	5	-	0.48	5	mV
Magnitude of Base-to- Emitter Temperature Coefficient	∆V _{BE}	V _{CE} = 5		-	-	1.9	-	-	1.9	~	mV/°C
Magnitude of V _{IO} (V _{BE1} - V _{BE2}) Temperature Coefficient	$\left \frac{\Delta V_{10}}{\Delta T} \right $	V _{CE} = 5V, I _{C1} = I _{C2} = 1 mA		-	_	1.1	-	-	1.1	-	μV/°C
Magnitude of Input Offset and Current CA3146	ارا	V _{CE} = 5	eV, ₂ = 1 mA	12	_	0.3	2	_	0.3	2	μΑ

DYNAMIC ELECTRICAL CHARACTERISTICS - CA3146 Series

		TEST CONDITIO								
CHARACTERISTICS	SYM- BOL	T _A = 25°C	Typ. Char. Curve		CA3146A			CA3146		
			Fig.No.	Min.	Тур.	Max.	Min.	Тур.	Max.	Ì
Low Frequency Noise Figure	NF	$f = 1kHz$, $V_{CE} = 5V$, $I_{C} = 100 \mu A$, Source resistance = 1 k Ω	14	-	3.25	-	-	3.25	_	dB
Low-Frequency, Small-Signal										
Equivalent-Circuit	Į.		ļ		1				1	i
Characteristics:					i					l
Foward-Current Transfer Ratio	hfe	f = 1kHz, V _{CE} = 5V, I _C = 1mA	16	1	100	-	-	100	-	-
Short-Circuit Input Impedance	h _{ie}		16	-	2.7	-	-	3.5	-	kΩ
Open-Circuit Output Impedance	hoe		16	-	15.6	-	-	15.6	-	μmho
Open-Circuit Reverse – Voltage Transfer Ratio	h _{re}		16	-	1.8×10 ⁻⁴	-	-	1.8×10 ⁻⁴	-	-
Admittance Characteristics:										
Foward Transfer Admittance	Yfe		17	-	31-j1.5	-	. –	31-j1.5	-	mmho
Input Admittance	Yie	f = 1MHz, V _{CE} = 5V,	18	_	0.35+j0.04	-		0.3+j0.04	-	mmho
Output Admittance	Yoe	I _C = 1mA	19	-	0.001+j0.03	-	-	0.001+j0.03	-	mmho
Reverse Transfer Admittance	Yre	1	20		See curve			See curve		mmho
Gain-Bandwidth Product	f _T	V _{CE} = 5V, I _C = 3mA	21	300	500	-	300	500	-	MHz
Emitter-to-Base Capacitance	CEB	VEB = 5V, IE = 0	22	-	0.70	-	-	0.70		pF
Collector-to-Base Capacitance	ССВ	V _{CB} = 5V, I _C = 0	22	-	0.37	-	-	0.37	-	ρF
Collector-to-Substrate Capacitance	CCI	V _{CI} = 5V, I _C = 0	22	-	2.2	-	-	2.2	-	pF

STATIC ELECTRICAL CHARACTERISTICS - CA3183 Series

CHARACTERISTICS	SYMBOL	TEST CONDITIONS		LIMITS						
		T _A = 25°C	Typ. Char Curve	CA3183A			CA3183			UNITS
			Fig. No.	Min.	Тур.	Max.	Min.	Тур.	Max.	
For Each Transistor:										
Collector-to-Base Breakdown Voltage	V _{(BR)CBO}	I _C =100μΑ, I _E =0	_	50	-	-	40	-	-	v
Collector-to-Emitter Breakdown Voltage	V _{(BR)CEO}	I _C =1mA, I _B =0	-	40	-	_	30	_	-	٧
Collector-to-Substrate Breakdown Voltage	V(BR)CIO	I _{CI} =100μA, I _B =0, I _E = 0	-	50	-	-	40	-	-	v
Emitter-to-Base Breakdown Voltage	V _{(BR)EBO}	I _E = 500μA, I _C = 0	-	5	_	-	5	-	-	V
Collector-Cutoff Current	CEO	V _{CE} = 10V, I' _B = 0	23	-	-	10	-	-	10	μΑ
Collector-Cutoff Current	ICBO	V _{CB} = 10V, I _E = 0	24	-	-	1	-	_	1	μΑ
DC Forward-Current	hFE	V _{CE} = 3 V, I _C = 10mA	25,26	40	-	-	40	_	_	-
Transfer Ratio		V _{CE} = 5V, I _C = 50mA	-	40	-	_	40	-	_	
Base-to-Emitter Voltage	VBE	V _{CE} = 3V, I _C = 10mA	27	0.65	0.75	0.85	0.65	0.75	0.85	V
Collector-to-Emitter Saturation Voltage	*V _{CEsat}	I _C = 50mA, I _B = 5mA	28	-	1.7	3.0	-	1.7	3.0	٧
For Transistors Q1 and Q2 (As a Differential Amplifier):										
Absolute Input Offset Voltage	Vio	V _{CE} = 3V, I _C = 1mA	29	-	0.47	5	-	0.47	5	mV
Absolute Input Offset Current	100		30		0.78	2.5	_	0.78	2.5	μΑ

[•] A maximum dissipation of 5 transistors x 150mW = 750mW is possible for a particular application.

TYPICAL STATIC CHARACTERISTICS CURVES - CA3146 SERIES




Fig. 2 – I_{CEO} vs. T_A for any transistor.




Fig. 3 – I_{CBO} vs. T_A for any transistor.




Fig. $4 - h_{FE}$ vs. I_C for any transistor.




Fig. 5 – V_{BE} vs. T_A for any transistor.




Fig. 6 – V_{CE} sat vs. I_C for any transistor.




Fig. $10 - V_{10}$ vs. T_A for Q1 and Q2.




Fig. $11 - V_{BE}$ and V_{IO} vs. I_E for Q1 and Q2.




Fig. 12 — I/O vs. IC (Q1 and Q2) for types CA3146A and CA3146

CA3146, CA3146A, CA3183, CA3183A

TYPICAL DYNAMIC CHARACTERISTICS CURVES (FOR ANY TRANSISTOR) - CA3146 SERIES




Fig. 13 – NF vs. $I_{C} @ R_{S} = 500 \Omega$.




Fig. 14 – NF vs. $I_{\mathcal{C}} @ R_{\mathcal{S}} = 1k \Omega$.




Fig. 15 – NF vs. $I_{\mathcal{C}} @ R_{\mathcal{S}} = 10k \Omega$.




Fig. $16 - h_{fe}$, h_{ie} , h_{oe} , h_{re} vs. I_{C} .




Fig. $17 - y_{fe}$ vs. f.




Fig. 18 - yie vs. f.




Fig. $19 - y_{0\theta}$ vs. f.




Fig. $20 - y_{re}$ vs. f.




Fig. $21 - f_T vs. I_C$.




Fig. 22 - C_{EB}, C_{CB}, C_{CI} vs. bias voltage

CA3146, CA3146A, CA3183, CA3183A

TYPICAL STATIC CHARACTERISTICS CURVES - CA3183 SERIES




Fig. 23 - I_{CEO} vs. T_A for any transistor.




Fig. 24 – I_{CBO} vs. T_A for any transistor.




Fig. $25 - h_{FE} vs. T_A$ for any transistor.




Fig. 26 — h_{FE} vs. I_C for any transistor.




Fig. 27 - VBE vs. IC for any transistor.





Fig. $28 - V_{CE}$ sat vs. I_C for any transistor.






Fig. 29 - $|V_{IO}|$ vs. I_C for differential amplifier (Q1 and Q2). Fig. 30 - $|I_{IO}|$ vs. I_C for differential amplifier (Q1 and Q2).



CA3227 CA3246

High-Frequency N-P-N Transistor Arrays For Low-Power Applications at Frequencies Up to 1.5GHz

August 1991

Features

- Gain-Bandwidth Product (fT)>3GHz
- Five Transistors on a Common Substrate

Applications

- VHF Amplifiers
- VHF Mixers
- Multifunction Combinations-RF/Mixer/Oscillator
- IF Converter
- IF Amplifiers
- Sense Amplifiers
- Synthesizers
- Synchronous Detectors
- Cascade Amplifiers

Description

The CA3227 and CA3246* consist of five general purpose silicon n-p-n transistors on a common monolithic substrate. Each of the transistors exhibits a value of f_T in excess of 3GHz, making them useful from DC to 1.5GHz. The monolithic construction of these devices provides close electrical and thermal matching of the five transistors.

The CA3227 is supplied in a 16-lead Small Outline package (M suffix) and in 16-lead dual-in-line plastic package (E suffix). The CA3246 is supplied in a 14-lead Small Outline package (M suffix) and in a 14-lead dual-in-line plastic package (E suffix).

Schematic Diagrams




FIGURE 1. SCHEMATIC DIAGRAM OF CA3227




FIGURE 2. SCHEMATIC DIAGRAM OF CA3246

MAXIMUM RATINGS, Absolute-Maximum Values at $T_A = 25^{\circ}C$

POWER DISSIPATION, PD:
Any one transistor 85mW
Total Package:
For T _A up to 75°C425mW
For T _A > 75°C Derate Linearly at 6.67mW/°C
AMBIENT TEMPERATURE RANGE:
Operating
Storage65°C to +150°C
LEAD TEMPERATURE (DURING SOLDERING):
At distance $1/16 \pm 1/32$ in. $(1.59 \pm 0.79 \text{ mm})$ from case for
10 seconds max+265°C
The following ratings apply for each transistor in the device:
COLLECTOR-TO-EMITTER VOLTAGE VOEC

^{*}Formerly RCA Development Nos. TA10854 and TA10855, respectively.

[§]The collector of each transistor of these devices is isolated from the substrate by an integral diode. The substrate (terminal 5/CA3227E and terminal 13/CA3246E) must be connected to the most negative point in the external circuit to maintain isolation between transistors and to provide for normal transistor action.

CA3227, CA3246

STATIC ELECTRICAL CHARACTERISTICS at TA=25°C

				LIMITS			
CHARACTERISTIC	SYMBOL	TEST CONDITIONS		Min.	Тур.	Max.	UNITS
For Each Transistor:							· · · · · · · · · · · · · · · · · · ·
Collector-to-Base Breakdown Voltage	V(BR)CBO	IC=10 /	IC=10 μA, IE=0		20	_	v
Collector-to-Emitter Breakdown Voltage	V(BR)CEO	IC=1 m	I _C =1 mA, I _B =0		10	-	V
Collector-to-Substrate Breakdown Voltage	V(BR)CIO	I _{C1} =10 μA, I _B =0, I _F =0		20	_	_	V
Emitter-Cutoff-Current®	IEBO	V _{EB} =4.5 V, 1 _C =0		_	_	10	μΑ
Collector-Cutoff-Current	ICEO	V _{CE} =5	V _{CE} =5 V, I _B =0			1	μΑ
Collector-Cutoff-Current	ІСВО	V _{CB} =8	V _{CB} =8 V, I _E =0			100	nA
DC Forward-Current			I _C =10 mA		110		
Transfer Ratio	hFE	VCE=6 V	IC=1 mA	40	150		
Transier natio			I _C =0.1 mA		150	_	
Base-to-Emitter Voltage	VBE	VCE=6 V	IC=1 mA	0.62	0.71	0.82	٧
Collector-to-Emitter Saturation Voltage	V _{CE} (sat)	IC=10 mA, IB=1 mA		_	0.13	0.50	v
Base-to-Emitter Saturation Voltage	V _{BE} (sat)	IC=10 mA, IB=1 mA		0.74	_	0.94	V

On small-geometry, high-frequency transistors, it is very good practice never to take the Emitter Base Junction into reverse breakdown. To do so may permanently degrade the hFE. Hence, the use of IEBO rather than V(BR)EBO. These devices are also susceptible to damage by electrostatic discharge and transients in the circuits in which they are used. Moreover, CMOS handling procedures should be employed.

CA3227, CA3246

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A=25^{\circ}$ C, 200 MHz, Common Emitter Typical Values Intended Only for Design Guidance

CHARACTERISTIC		TEST CONDITIONS	TYPICAL VALUES	UNITS	
For Each Transistor					
Input Admittance,	Y ₁₁ b ₁₁		4	mmho	
mput Admittance,	911		0.75		
Output Admittance,	Y ₂₂ b ₂₂	IC=1 mA,	2.7	mmho	
Output Admittance,	922	V _{CE} =5 V	0.13	""""	
Forward Transfer Admittance.	Va. Y21		29.3	mmho	
Forward Transfer Admittance,	$Y_{21} = \frac{121}{\theta_{21}}$		-33	degrees	
Reverse Transfer Admittance,	Y. 12		0.38	mmho	
neverse transfer Admittance,	$Y_{12} = \frac{12}{\theta_{12}}$		-97	degrees	
Input Admittance.	V., b11		4.8		
Output Admittance,	Y ₁₁ 9 ₁₁		2.85		
	b22		2.75	mmho	
Output Admittance,	Y ₂₂ 922	IC=10 mA,	0.9	1	
Forward Transfer Admittance.	V Y21	V _{CE} =5 V	95	mmho	
Forward Transfer Admittance,	$Y_{21} = \frac{1}{\theta_{21}}$		-62	degrees	
Reverse Transfer Admittance,	V Y12		0.39	mmho	
neverse transier Admittance,	$Y_{12} = \frac{12}{\theta_{12}}$	Γ	-97	degrees	
		IC=1 mA,	7.1		
Small-Signal Forward Current Transfer Ratio	hou	V _{CE} =5 V	7.1		
Small-Signal Polward Current Transfer Hatto	h ₂₁	I _C =10 mA,	17		
		V _{CE} =5 V			
Typical Capacities @ 1 MHz, Three-Terminal Meas	surement				
Collector-to-Base Capacitance, CCB		V _{CB} =6 V	0.3	pF	
Collector-to-Substrate Capacitance, CCI		VCI=6 V	1.6	pF	
Collector-to-Emitter Capacitance, CCE		V _{CE} =6 V	0.4	pF	
Emitter-to-Base Capacitance, CEB		VEB=3 V	0.75	pF	

LINEAR



SPECIAL ANALOG CIRCUITS

		PAGE
SPECIAL ANALO	OG CIRCUITS DATA SHEETS	
CA 555, C	Timer	8-3
CA 1391	TV Horizontal Processors	8-9
CA 1394	TV Horizontal Processors	8-9
CA 3089	FM IF System	8-14
CA 3126	TV Chroma Processor	8-20
CA 3189	FM IF System	8-27
CA 3194	Single Chip PAL Luminance/Chroma Processor	8-33
CA 3217	Single Chip TV Chroma/Luminance Processor	8-41
CA 3256	BiMOS Analog Video Switch and Amplifier	8-50
CD 22402	Sync Generator	8-62
HA 2546	Two Quadrant, Voltage Output Multiplier	8-69
HA 2547	Two Quadrant, Current Output Multiplier	8-79
HA 2556	Wideband Four Quadrant Voltage Output Analog Multiplier	8- 86
HA 2557	Wideband Four Quadrant Current Output Analog Multiplier	8-89
ICL 8013	Four Quadrant Analog Multiplier	8-92
ICL 8038	Precision Waveform Generator/VCO	8-101
ICL 8048	Log Amplifier	8-110
ICL 8049	Antilog Amplifier	8-110
ICM 7242	Long-Range Fixed Timer	8-120
ICM 7555	General Purpose Timer	8-126
ICM 7556	Dual General Purpose Timer	8-126
LM 555C	Timer	8-3

NOTE: Bold type designates a new product from Harris.

-



CA555, CA555C, LM555C*

Timers For Timing Delays & Oscillator Applications in Commercial, Industrial & Military Equipment

August 1991

Features

- Accurate Timing from Microseconds Through Hours
- · Astable and Monostable Operation
- Adjustable Duty Cycle
- Output Capable of Sourcing or Sinking up to 200mA
- Output Capable of Driving TTL Devices
- Normally ON and OFF Outputs
- High-Temperature Stability 0.005%/°C
- Directly Interchangeable with SE555, NE555, MC1555, and MC1455

Applications

- Precision Timing
- Sequential Timing
- · Time-Delay Generation
- Pulse Generation
- Pulse-Width and Position Modulation
- Pulse Detector

Description

The CA555 and CA555C are highly stable timers for use in precision timing and oscillator applications. As timers, these monolithic integrated circuits are capable of producing accurate time delays for periods ranging from microseconds through hours. These devices are also useful for astable oscillator operation and can maintain an accurately controlled free–running frequency and duty cycle with only two external resistors and one capacitor.

The circuits of the CA555 and CA555C may be triggered by the falling edge of the wave-form signal, and the output of these circuits can source or sink up to a 200-milliampere current or drive TTL circuits.

The CA555 and CA555C are supplied in standard 8-lead TO-5 style packages (T suffix), 8-lead TO-5 style packages with dual-in-line formed leads (DIL-CAN, S suffix), 8-lead Small Outline package (M suffix), 8-lead dual-in-line plastic packages (MINI-DIP, E suffix), and in chip form (H suffix). These types are direct replacement for industry types in packages with similar terminal arrangements e.g. SE555 and NE555, MC1555 and MC1455, respectively. The CA555 type circuits are intended for applications requiring premium electrical performance. The CA555C type circuits are intended for applications requiring less stringent electrical characteristics.

Pinouts

8 PIN MINI-DIP TOP VIEW

GND 1 8 V+

TRIGGER 2 7 DISCHARGE


OUTPUT 3 6 THRESHOLD

RESET 4 5 CONTROL


VOLTAGE

CA555, CA555C, LM555C

TO-5 Style Package with Formed Leads



Functional Diagram



Specifications CA555, CA555C, LM555C

Electrical Characteristics $T_A = +25$ °C, $V_{+} = 5$ V to 15V Unless Otherwise Specified

		LIMITS						
			CA555			CA555C		
CHARACTERISTICS	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
DC Supply Voltage, V+		4.5	-	18	4.5	-	16	٧
DC Supply Current	V+ = 5V, R _L = ∞	-	3	5	-	3	6	mA
(Low State), Note 1, I+	V+ = 15V, R _L = ∞	-	10	12	-	10	15	mA
Threshold Voltage, V _{TH}		-	(2/3)V+	-	-	(2/3)V+	-	٧
Trigger Voltage	V+ = 5V	1.45	1.67	1.9	-	1.67	-	V
	V+ = 15V	4.8	5	5.2	-	5	_	٧
Trigger Current		-	0.5	-	-	0.5	-	μА
Threshold Current, Note 2, I _{TH}		-	0.1	0.25	-	0.1	0.25	μА
Reset Voltage		0.4	0.7	1.0	0.4	0.7	1.0	V
Reset Current		-	0.1	-	-	0.1	-	mA
Control Voltage Level	V+ - 5V	2.9	3.33	3.8	2.6	3.33	4	٧
	V+ = 15V	9.6	10	10.4	9	10	11	٧
Output Voltage Drop:	V+ = 5V, I _{SINK} = 5mA	-	-	-	-	0.25	0.35	V
Low State, VOL	ISINK = 8mA	-	0.1	0.25	-	-	-	٧
	V+ = 15V, I _{SINK} = 10mA	-	0.1	0.15	-	0.1	0.25	٧
	ISINK = 50mA	-	0.4	0.5	-	0.4	0.75	V
	I _{SINK} = 100mA	-	2.0	2.2	-	2.0	0.5	٧
	I _{SINK} = 200mA	-	2.5	-	-	2.5	-	٧
Output Voltage Droop: High State, V _{OH}	V+ = 5V, ISOURCE =100mA	3.0	3.3	-	2.75	3.3	-	٧
	V+ = 15V, ISOURCE =100mA	13.0	13.3	_	12.75	13.3	-	٧
	ISOURCE = 200mA	-	12.5	-	-	12.5	-	V
Timing Error (Monostable):	$R_1, R_2 = 1k\Omega$ to $100k\Omega$,	-	0.5	2	-	1	_	%
Frequency Drift with Temperature	$C = 0.1 \mu F$ Tested at V+ = 5V, V+ = 15V	-	30	100	-	50	_	p/m/°C
Drift with Supply Voltage		-	0.05	0.2	-	0.1	-	%/V
Ouput Rise Time, t _r		-	100	-	-	100	-	ns
Ouput Fall Time, tf		-	100	-	-	100	-	ns

NOTES:

When the output is in a high state, the DC supply current is typically 1mA less than the low-state value.

^{2.} The threshold current will determine the sum of the values of R₁ and R₂ to be used in Figure 15 (astable operation); the maximum total R₁ + R₂ = $20M\Omega$.

CA555, CA555C, LM555C




FIGURE 1. MINIMUM PULSE WIDTH vs MINIMUM TRIGGER VOLTAGE

FIGURE 2. SUPPLY CURRENT vs SUPPLY VOLTAGE




FIGURE 3. SCHEMATIC DIAGRAM OF THE CA555 AND CA555C

CA555, CA555C, LM555C




FIGURE 4. OUTPUT VOLTAGE DROP (HIGH STATE) vs SOURCE CURRENT




FIGURE 6. OUTPUT VOLTAGE-LOW STATE vs SINK CURRENT AT V+ = 10V




FIGURE 8. DELAY TIME VS SUPPLY VOLTAGE




FIGURE 5. OUTPUT VOLTAGE-LOW STATE vs SINK CURRENT AT V+ = 5V




FIGURE 7. OUTPUT VOLTAGE-LOW STATE vs SINK CURRENT AT V+ = 15V




FIGURE 9. DELAY TIME vs TEMPERATURE





FIGURE 10. PROPAGATION DELAY TIME vs TRIGGER VOLTAGE

Typical Applications

Reset Timer (Monostable Operation)

Figure 11 shows the CA555 connected as a reset timer. In this mode of operation capacitor C_T is initially held discharged by a transistor on the integrated circuit. Upon closing the "start" switch, or applying a negative trigger pulse to terminal 2, the integral timer flip-flop is "set" and releases the short circuit across C_T which drives the output voltage "high" (relay energized). The action allows the voltage across the capacitor to increase exponentially with the constant $t = R_1C_T$. When the voltage across the capacitor equals 2/3 V+, the comparator resets the flip-flop which in turn discharges the capacitor rapidly and drives the output to its low state.



ALL RESISTANCE VALUES ARE IN OHMS

FIGURE 11. RESET TIMER (MONOSTABLE OPERATION)

Since the charge rate and threshold level of the are both directly proportional to V+, the timing interval is relatively independent of supply voltage variations. Typically, the timing varies only 0.05% for a 1V change in V+.

Applying a negative pulse simultaneously to the reset terminal (4) and the trigger terminal (2) during the timing cycle discharges C_T and causes the timing cycle to restart. Momentarily closing only the reset switch during the timing interval discharges C_T, but the timing cycle does not restart.

Figure 12 shows the typical waveforms generated during this mode of operation, and Figure 13 gives the family of time delay curves with variations in R₁ and C_T.

Repeat Cycle Timer (Astable Operation)

Figure 14 shows the CA555 connected as a repeat cycle timer. In this mode of operation, the total period is a function of both R1 and R2.




FIGURE 12. TYPICAL WAVEFORMS FOR RESET TIMER




FIGURE 13. TIME DELAY VS RESISTANCE AND CAPACITANCE





FIGURE 14. REPEAT CYCLE TIMER
(ASTABLE OPERATIONAL)

$$T = 0.693 \, (R_1 + 2R_2) \, C_T = t_1 + t_2$$
 where $t_1 = 0.693 \, (R_1 = R_2) \, C_T$ and $t_2 = 0.693 \, (R_2) \, C_T$ the duty cycle is:

$$\frac{t_2}{t_1 + t_2} = \frac{R_2}{R_1 + 2R_2}$$

Typical waveforms generated during this mode of operation are shown in Figure 15. Figure 16 give the family of curves of free running frequency with variations in the value of (R $_1$ + 2R $_2$) and C $_T$.

CA555, CA555C, LM555C



Top Trace: Output voltage (2V/div. and 0.5 ms/div.)

Bottom Trace: Capacitor voltage (1 V/div. and 0.5 ms/div.)

FIGURE 15. TYPICAL WAVEFORMS FOR REPEAT CYCLE TIMER




FIGURE 16. FREE RUNNING FREQUENCY OF REPEAT CYCLE TIMER WITH VARIATION IN CAPACITANCE AND RESISTANCE



CA1391 CA1394

August 1991

TV Horizontal Processors

Features

- CA1391E Positive Horizontal Sawtooth Input
- CA1394E Negative Horizontal Sawtooth Input
- Internal Shunt Regulator
- Linear Balanced Phase Detector
- Preset Hold Control Capability
- Pull-In ±300Hz (Typ.)
- Low Thermal Frequency Drift
- Small Static Phase Error
- Variable Output Duty Cycle
- Adjustable DC Loop Gain

Description

The Harris CA1391E and CA1394E are monolithic integrated circuits designed for use in the low-level horizontal section of monochrome or color television receivers. Functions include a phase detector, an oscillator, a regulator, and a pre-driver.

The CA1391E and CA1394E are electrically equivalent and pin compatible with industry types 1391 and 1394 in similar packages.

These types are supplied in an 8-lead dual-in-line plastic (Mini-DIP) package, and operate over an ambient temperature range of 0 to +85°C.

Pinout

CA1391E, CA1394E (PLASTIC MINI-DIP) TOP VIEW



Functional Block Diagram





FIGURE 1. FUNCTIONAL BLOCK DIAGRAM OF THE CA1391E, CA1394E

CA1391, CA1394






Fig.2 - Schematic diagram of CA1391E, CA1394E.

CA1391, CA1394





Fig.3 - DC test circuit.



92CM-28750R2

Fig.4 - Typical circuit application.

Specifications CA1391, CA1394

Absolute Maximum Ratings $T_A = 25^{\circ}C$, Unless Otherwise Specified.

DC Supply Current	
DC Output Voltage	
DC Output Current	
Sync Input Voltage	
Sawtooth Input Voltage	
Device Dissipation:	• •
Up to T _A = 25°C	625mW
Above T _A = 25°C Derate Linearly	
Ambient Temperature Range:	*
Operating	0 to +85°C
Storage	65 to +150°C
Lead Temperature (During Soldering):	
At Distance $1/16 \pm 1/32$ in. $(1.59 \pm 0.79$ mm) from Case for 10 Seconds Max	+260°C
Thermal Resistance	200°C/W

ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}$ C (See Fig.3)

CHARACTERICTIC	HARACTERISTIC TEST CONDITIONS		LIMITS			
CHARACTERISTIC	1591 COMPLITONS	Min.	Тур.	Max.	UNITS	
Supply Voltage	\$1, \$5, \$6 = 2 \$2, \$3, \$4, \$7, \$8 = 1 Measure term. 6 to Gnd	8		9	V	
Free-Running Frequency	S1, S5, S6 = 2 S2, S3, S4, S7, S8 = 1 Counter to term. 1	14734	-	16734	Hz	
Output Leakage	S2, S3, S6, S8 = 1 S1, S4, S5, S7 = 2 Measure term. 1 to 25 V	-	10	_	mV	
Output Saturation	S2, S3, S5, S6, S8 = 1 S1, S4, S7 = 2 Measure term, 1 to Gnd		60	_	mV	
Phase Detector Bias	S2, S5, S6, S8 = 1 S1, S3, S4, S7 = 2 Measure term. 3 to Gnd	_	1.9	-	٧	
· Phase Detector Leak	S5, S8 = 1 S1, S2, S3, S4, S6, S7 = 2 Measure term. 5 to +4 V	-2	ı	+2	mV	
Phase Detector Low	S1, S5, S8 = 1 S2, S3, S4, S6, S7 = 2 Measure term. 5 to +4 V	-0.55*	1	_	٧	
Phase Detector High	S1, S5, S6, S8 = 1 S2, S3, S4, S7 = 2 Measure term. 5 to +4 V	+0.55*	-	_	V	
Phase Detector Balance	VDET2 + VDET3	-100	_	+100	mV	
Sync Diode	S1, S2, S3, S4, S6, S7 = 1 S5, S8 = 2	0.3	_	1.2	V	
Static Phase Error		_	0.5	_	μs	
Oscillator Pull-in Range	See Fig.4		±300		Hz	
Oscillator Hold-in Range			±900		Hz	

^{*} Polarity reversed in the CA1391.

SPECIAL CANALOG CIRCUITS

CIRCUIT OPERATION (See schematic diagram, Fig.2)

The CA1391 and CA1394 contain the oscillator, phase detector, and predriver sections necessary for the television horizontal oscillator and AFC loop.

The oscillator is an RC type with terminal 7 used to control the timing. If it is assumed that Q7 is initially off, then an external capacitor connected from terminal 7 to ground charges through an external resistance connected between terminals 6 and 7. As soon as the voltage at terminal 7 exceeds the potential set at the base of Q8 by resistors R11 and R12, Q7 turns on, and Q6 supplies base current to Q5 and Q10. Transistor Q5 discharges the capacitor through R4 until the base bias of Q7 falls below that of Q8, at which time, Q7 turns off, and the cycle repeats.

The sawtooth generated at the base of Q4 appears across R3 and turn off Q3 whenever the sawtooth voltage rises to a value that exceeds the bias set at terminal 8. By adjusting the potential at terminal 8, the duty cycle at the pre-drive output (terminal 1) may be changed.

The phase detector is isolated from the remainder of the circuit by R31, Z2, Q15 and Q16. The phase detector consists of the comparator Q22 and Q23, and the gated current source Q18. Negative-going sync pulses at terminal 3 turn off Q17, and the current division between Q22 and Q23 is then determined by the phase relationship of the sync and the sawtooth waveform at terminal 4, which is derived from the horizontal flyback pulse. If there is no phase difference between the sync and sawtooth. equal currents flow in the collectors of Q22 and Q23 during each half of the sync pulse period. The current in Q22 is turned around by current mirror Q20 and Q21 so that there is no net output current at terminal 5 for balanced conditions. When a phase offset occurs, current flows either in or out of terminal 5. In circuit applications, this terminal is connected to terminal 7 through an external low-pass filter, thereby controlling the oscillator.

Shunt regulation for the circuit is obtained by using a VBE and zener multiplier. Resistors R13 and R14 multiply the VBE of O11, and the ratio of R15 and R16 multiplies the voltage of the zener diode Z1.




Fig.5 — Duty cycle at the pre-drive output (term.1) as it is affected by the input at term. 8.



August 1991

FM IF System

Features

- For FM IF Amplifier Applications in High-Fidelity, Automotive, and Communications Receivers
- Includes: IF Amplifier, Quadrature Detector, AF Preamplifier, and Specific Circuits for AGC, AFC, Muting (Squelch), and Tuning Meter
- Exceptional Limiting Sensitivity 12μV (Typ.)
 a -3dB Point
- Low Distortion: (with Double-Tuned Coil) 0.1% (Typ.)
- . Single-Coil Tuning Capability
- High Recovered Audio400mV (Typ.)
- Provides Specific Signal for Control of Interchannel Muting (Squelch)
- Provides Specific Signal for Direct Drive of a Tuning Meter
- Provides Delayed AGC Voltage for RF Amplifier
- Provides a Specific Circuit for Flexible AFC
- Internal Supply-Voltage Regulators

Description


Harris CA3089E is a monolithic integrated circuit that provides all the functions of a comprehensive FM-IF system. Figure 1 is a block diagram showing the CA3089E features, which include a three-stage FM-IF amplifier/limiter configuration with level detectors for each stage, a doubly-balanced quadrature FM detector and an audio amplifier that features the optional use of a muting (squelch) circuit.

The advanced circuit design of the IF system includes desirable deluxe features such as delayed AGC for the RF tuner, and AFC drive circuit, and an output signal to drive a tuning meter and/or provide stereo switching logic. In addition, internal power supply regulators maintain a nearly constant current drain over the voltage supply range of +8.5 to +16 volts.

The CA3089E is ideal for high-fidelity operation. Distortion in a CA3089E FM-IF System is primarily a function of the phase linearity characteristic of the outboard detector coil.

The CA3089E utilizes the 16-lead dual-in-line plastic package and can operate over the ambient temperature range of -40°C to +85°C.

Pinout Block Diagram CA3089E (PLASTIC DIP) TOP VIEW ALL RESISTANCE VALUES ARE IN OHMS L TUNES WITH 100oF (C) AT 10.7MHz QO = 75 (G.L EX22741 OR EQUIVALENT.) 16 NC 15 DELAYED AGC 14 SUBSTRATE IF AMPLIFIER O AFC 13 TUNING METER OUT 1ST IF \odot MUTE 5 12 MUTE LOGIC AUDIO OUTPUT 11 V+ AUDIO OUT 6 AUDIO MUTE SQUELCI AFC OUT 7 10 REF BIAS LEVEL DETECTOR LEVEL DETECTO QUADRATURE INPUT IF OUT B MUTE (SQUELCH DRIVE CIRCUIT TUNING METER CIRCUIT FIGURE 1. BLOCK DIAGRAM OF THE CA3089E



LEVEL DETECTOR & METER CIRCUIT

Fig. 2 - Schematic diagram of the CA3089E (cont'd on next page).




Fig. 2 - Schematic diagram of the CA3089E (cont'd from previous page).

Specifications CA3089

MAXIMUM RATINGS, Absolute Maximum Values

DC Supply Voltage:		
Between Terminals 11 and 4	16	V
Between Terminals 11 and 14	16	V
DC Current (out of Terminal 15)	2	mA
Device Dissipation:		
Up to $T_{\Delta} \approx 60^{\circ}$ C	600	mW
Above $T_{\Delta} = 60^{\circ}C$ derate linearly	6.7	mW/°C
Ambient Temperature Range:		
Operating	-40 to + 8	5 °C
Storage	-65 to +15	0 °C
Lead Temperature (During Soldering):		
At distance not less than 1/32" (0.79mm) from case for 10 seconds max	+265	°c

ELECTRICAL CHARACTERISTICS, at $T_A = 25^{\circ}C$, V+ = 12 Volts (See Figs. 5 and 6)

CHARACTERISTIC	TEST CONDITIONS		LIMITS			_ZC
3	1201 00110			Тур.	Max.	Ť
Static (DC) Characteristics						
Quiescent Circuit Current	No signal input, Non muted		16	23	30	mA
DC Voltages: Terminal 1 (IF Input)			1.2	1.9	2.4	>
Terminal 2 (AC Return to Input)			1.2	1.9	2.4	>
Terminal 3 (DC Bias to Input)			1.2	1.9	2.4	V
Terminal 6 (Audio Output)			5.0	5.6	6.0	٧
Terminal 10 (DC Reference)			5.0	5.6	6.0	٧
Dynamic Characteristics						
Input Limiting Voltage (-3 dB point), V ₁ (lim)	_		_	12	25	μ∨
AM Rejection (Term. 6), AMR	V _{IN} = 0.1V,		45	55	_	dB
Recovered AF Voltage (Term. 6) VO (AF)	AM Mod. = 30%	f _O = 10.7 MHz,	300	400	500	mV
Total Harmonic Distortion, THD:* Single Tuned (Term. 6)	V _{IN} = 0.1 V	f _{mod.} [≕] 400 Hz,	_	0.5	1.0	%
Double Tuned (Term. 6)]	Deviation =	_	0.1	_	%
Signal plus Noise to Noise Ratio (Term. 6)]	±75 kHz	60	67	_	dB

^{*}THD characteristics are essentially a function of the phase characteristics of the network connected between terminals 8,9, and 10.




Fig. 3 — AFC characteristics (current at Term.7) as a function of change in frequency. (See test circuit Fig. 5.)




Fig. 4 — Muting action, tuner AGC, and tuning meter output as a function of input signal voltage. (See test circuit Fig.5.)




Fig. 5 - Test circuit for CA3089E using a singletuned detector coil.

- LL RESISTANCE VALUES ARE IN OHMS

 "T PRI -0₆ (UNLOADEDID) a 75 (TUNES WITH 100 pF (CI) 201 OF 34e ON 77.32" DIA FORM
 SEC -0₆ (UNLOADEDID) a 75 (TUNES WITH 100 pF (C2) 201 OF 34e ON 77.32" DIA FORM
 KOJEPRACENT OF CRITICAL COUPLING) a 70'k
 (ADJUSTED FOR COIL VOLTAGE V_C) 1150 mV

 ABOVE MULUES PERMIT PROPER OPERATION OF MUTE (SOUELCH) CIRCUIT
 "E" TYPE SLUGS, SPACING 4 mm

 92CM 101-44"

Fig. 6 - Test circuit for CA3089E using a doubletuned detector coil.





Fig. 7 - Actual size photographs of the CA3089E and outboard components mounted on a printed-circuit board.



Performance data at f_0 = 98 MHz, f_{MOD} = 400 Hz, Deviation = ±75 kHz: eviation = 4 5 km $_{2}$:
-3dB Limiting Sensitivity ... 2μ V (Antenna Level)
-20dB Quieting Sensitivity ... 1μ V (Antenna Level)
-30dB Quieting Sensitivity ... 15μ V (Antenna Level)

Fig. 8 - Typical FM tuner using the CA3089E with a single-tuned detector coil.



August 1991

TV Chroma Processor

Features

- Phase-Locked Subcarrier Regeneration Utilizes Sample-and-Hold Techniques
- Automatic Chrominance Control (ACC)/Killer Detector Employs Sample-and-Hold:Techniques
- Supplementary ACC with an Overload Detector to Prevent Oversaturation of this Picture Tube
- Sinusoidal Subcarrier Output
- Keyed Chroma Output
- Emitter-Follower Buffered Outputs for Low Output Impedance
- Linear DC Saturation Control


Description


Harris CA3126 is a monolithic silicon integrated circuit designed for chroma processing applications in color TV receivers. It is compatible with the CA3067 chroma demodulator as well as other chroma demodulators.

The CA3126 is supplied in a 16-lead dual-in-line plastic package (E Suffix) and in a 16-lead quad-in-line plastic package (Q Suffix).

Pinout

CA3126E (PLASTIC DIP)
CA3126Q QUAD IN-LINE PLASTIC
TOP VIEW





Specifications CA3126

MAXIMUM RATINGS, Absolute-Maximum Values at T _A = 25° C
DEVICE DISSIPATION:
Up to T _A = 55° C 750 mW Above T _A = 55° C derate linearly 7.9 mW/° C
Above T _A = 55° C derate linearly 7.9 mW/° C
DC SUPPLY VOLTAGE (Across Terms. 5 and 12)*
DC CURRENT:
Into Term. 12
Into Term. 14
DC VOLTAGE (Terminal 9):
Negative Rating
Positive Rating
AMBIENT TEMPERATURE RANGE:
Operating -40 to +85° C Storage -65 to +150° C
LEAD TEMPERATURE (During Soldering):
At a distance not less than 1/32 in (0.79 mm)
from case for seconds max +265° C

[▲]This rating does not apply when using the internal zener reference in conjunction with an external pass transistor.

ELECTRICAL CHARACTERISTICS

Test Conditions: T_A = 25°C, chroma control at maximum position for all characteristics tests except for chroma output test.

For this test, control should be set at minimum position. Electrical characteristics referenced to test circuit, Fig.2.

CHARACTERISTIC	TERMINAL, MEASURE- MENT, AND	SWITC	CH POS.	CHROMA INPUT		UNITS		
	SYMBOL	S1	\$2	TP1	Min.	Тур.	Max.	
Static Characteristics								
Voltage Regulator	V ₁₂	2	2	0	10.1	11.2	12.1	V
Supply Current	112	2	2	0	16	25	38	mA
Dynamic Characteristics (Se	e Note 1)							
Pull-in Range*	V ₈	*	2	0.5 V _{p-p}	±250	_	-	Hz
Oscillator Output	V ₈	2	2	0	0.6	1.0	-	V _{p-p}
100% Chroma Output	V ₁₅	1	2	0.5 V _{p-p}	1.4	2.7	-	V _{p-p}
Overload Detector	V ₁₅	1	1	0.5 V _{p-p}	0.4	_	0.7	V _{p-p}
Minimum Chroma Output	V ₁₅	1	2	0.5 V _{p-p}	_	_	20	mV _{p-p}
200% Chroma Output	V ₁₅	1	2	1 V _{p-p}	70	100	140	% of
20% Chroma Output	V ₁₅	1	2	0.1 V _{p-p}	40	_	105	100% reading
Kill Level	V _{TP1}	1	2	vary	5	-	60	mV _{p-p}

Note 1: Except for pull-in range testing, tune oscillator trimmer capacitor for free-running frequency of 3.579545 MHz \pm 10 Hz.

^{*}Set Switch 1 to Position 2, detune oscillator \pm 250 Hz, set Switch 1 to Position 1, and check for oscillator pull-in.




Fig. 2- Schematic diagram of the CA3126.




Fig. 2 — Schematic diagram of the CA3126 (cont'd).




Fig. 3 — Test circuit for CA3126.

CIRCUIT DESCRIPTION

The following paragraphs briefly describe the circuit operation of the CA3126 (shown in Figs. 1 and 2). A detailed description of the operation of various portions of the CA3126 is given in ICAN-6247, "Application of the CA3126 Chroma-Processing IC Using Sample-and-Hold Techniques".

The chroma input is applied to Terminal 1 through the desired band-shaping network. A 2,450-ohm resistor should be placed in series with Terminal 1 to minimize oscillator pickup in the first chroma amplifier. This amplifier supplies signals to the second chroma amplifier and to the ACC and AFPC detectors. The first chroma amplifier is gain-controlled by the ACC amplifier.

A horizontal keying pulse is applied to Terminal 9. This pulse must be present to ensure proper operation of the oscillator circuit. The subcarrier burst is sampled during the keying interval in the AFPC detector. The error voltage, produced at Terminal 2 and proportional to the burst phase, is compared to the quiescent bias voltage at Terminal 3 by the sample-and-hold circuitry. This "compared" voltage controls the phase-shifting network in the phase-locked loop. The operation of the AFPC loop is independent of any external adjustments or voltages except for an initial capacitor adjustment to set the free-running frequency.

The regenerated oscillator signal at Terminal 8 is applied internally to the AFPC and ACC detectors through +45- and -45-degree phase-shifter networks to establish the proper phase relationship for these detectors. The ACC detector, which also samples the burst during the keying interval, produces a correction voltage proportional to the burst amplitude. The correction voltage is compared to the quiescent bias level using sample-and-hold circuitry similar to that used in the AFPC portion of the circuit. The "compared" voltage is applied internally to the ACC amplifier and killer amplifier. Because the amplifier gains and killer threshold are determined by the ratios of the internal resistors, these functions are independent of external voltages or controls.

The attenuated chroma signal is fed to the second chroma amplifier, where the burst is removed by keyer action. The killer amplifier, the chroma gain control, and the overload detector control the action of the second chroma amplifier, whose gain is proportional to the dc voltage at Terminal 16. The overload detector (Terminal 13) receives a sample of the chroma output (Terminal 15) and detects the peak of the signal. The detected voltage is stored in an external capacitor connected to Terminal 16. This stored voltage on Terminal 16 affects the gain of the second chroma in the same manner as the chroma gain control.

APPLICATIONS INFORMATION

General Considerations

The block diagram shown in Fig. 1 is typical of the type of circuit used in the practical application of the CA3126. Several items are critical for proper operation of the circuit.

- A series resistor of approximately 2,450 ohms (or high source impedance) must be used at the chroma input, Terminal 1. This high impedance minimizes pickup of unbalanced currents, particularly of the subcarrier oscillator signal.
- When the overload detector is used, a large resistor (nominally 47,000 ohms) must be placed in series with Terminal 16 to set the required RC time constant. The same RC network series serves to set the killer time constant.
- The setting of the free-running oscillator frequency requires the presence of the keying pulse. The free-running frequency will be erroneous if Terminal 1 is do shorted during the setting operation because of the do offset voltage introduced to the AFPC detector.
- Care must be taken in PC board designs to provide reasonable isolation between the oscillator portion of the circuit (Terminals 6, 7, and 8) and the chroma input (Terminal 1).

Overload Detector

The overload detector accomplishes two purposes:

- It prevents oversaturation due to low burst-to-chroma ratios
- 2. It prevents overload conditions due to noise.

Both of these conditions are discussed in more detail in ICAN-6247. The extent to which the overload detector is used depends upon the individual receiver design goals. If greater than 0.5-volt peak-to-peak output is desired, the chroma output at Terminal 15 can be tapped to yield any desired degree of overload detector action.

Chroma Gain Control

The chroma gain control operates by varying the base bias on current source transistor Q25. To ensure proper temperature tracking of the chroma gain control, it is essential that the control be operated from a supply source derived from the reference voltage at Terminal 12. Because the control operates from a current source, chroma gain is much more predictable and far less temperature sensitive than controls that steer current by means of a differential amplifier. The typical chroma gain characteristic for the CA3126 is shown in Fig. 4.




Fig. 4-Chroma gain control.

Subcarrier Regenerator Oscillator

The oscillator filter consists of a 3.579545-MHz crystal, a 680-ohm resistor, and a 10-pF capacitor connected in series across Terminals 6 and 7. A 33-pF capacitor, shunt connected from Terminal 7 to ground, rolls off higher-order harmonics, thereby preventing oscillation at the crystal third-harmonic frequency. A curve of the typical static phase error as a function of the free-running oscillator frequency is shown in Fig. 5. It should be noted that the slope of the curve determines the dc gain of the phase-locked loop, i.e., 40 Hz per degree.




Fig. 5-Static phase error.

Thermal Considerations

The circuit of the CA3126 is thermally compensated to achieve the optimal operating characteristics over the normal operating temperature range of TV receivers. Figs. 6 and 7 show the oscillator- and chroma-output amplitudes and phases as a function of temperature (Terminals 8 and 15), respectively.

Both the oscillator- and chroma-output amplitudes and phases are measured relative to the chroma-input phase. The performance of the oscillator free-running frequency as a function of temperature is shown in Fig. 8. All the temperature plots are characteristic of the test circuit with the indicated component types and values given in Fig. 3.




Fig. 6—Amplitude and phase variations of oscillator output vs. temperature.




Fig. 7—Amplitude and phase variations of chroma output vs. temperature.




Fig. 8-Variation of oscillator free-running frequency vs. temperature.



August 1991

FM IF System

Features

- Includes IF Amplifier, Quadrature Detector, AF Preamplifier, and Specific Circuits for AGC, AFC, Tuning Meter, Deviation-Noise Muting, and ON Channel Detector
- For FM IF Amplifier Applications in High-Fidelity. Automotive, and Communications Receivers
- Exceptional Limiting Sensitivity 12μV (Typ.) @-3dB Point
- (with Double-Tuned Coil)
- Single-Coil Tuning Capability
- Improved S + N/N Ratio
- Externally Programmable Recovered Audio Level
- Provides Specific Signal for Control of Interchannel Muting (Squelch)
- Provides Specific Signal for Direct Drive of a Tuning
- On Channel Step for Search Control
- Provides Programmable AGC Voltage for RF Amplifier
- Provides a Specific Circuit for Flexible Audio Output
- Internal Supply-Voltage Regulators
- Externally Programmable "On" Channel Step Width, and Deviation at Which Muting Occurs

Description

The Harris CA3189E* is a monolithic intergrated circuit that provides all the functions of a comprehensive FM-IF system. Figure 1 shows a block diagram of the CA3189E. which includes a three-stage FM-IF amplifier/limiter configuration with level detectors for each stage, a doubly-balanced quadrature FM detector and an audio amplifier that features the optional use of a muting (squelch) circuit.

The advanced circuit design of the IF system includes desirable deluxe features such as programmable delayed AGC for the RF tuner, an AFC drive circuit, and an output signal to drive a tuning meter and/or provide stereo switching logic. In addition, internal power-supply regulators maintain a nearly constant current drain over the voltage supply range of +8.5 to +16 Volts.

The CA3189E is ideal for high-fidelity operation. Distortion in a CA3189E FM-IF System is primarily a function of the phase linearity characteristic of the outboard detector coil.


The CA3189E has all the features of the CA3089E plus additions. See CA3189E features compared to the CA3089E in Table 1.

The CA3189E utilizes the 16-lead dual-in-line plastic package and can operate over the ambient temperature range of -40°C to +85°C.

*Formerly Developmental Type No. TA10038.

Pinout

CA3189E (PLASTIC DIP) TOP VIEW



Absolute Maximum Ragings T_A = 25°C

Abootato maximum nagingo A – Lo o
DC Supply Voltage
(Between Terms. 11 and 4)16V
(Between Terms. 11 and 14)
DC Current (Out of Term. 15) 2mA
Device Dissipation:
Up to T _A = 85°C 640mW
Above T _A = 85°CDerate Linearly at 9.9mW/°C
Ambient Temperature Range
Operating40 to +85°C
Storage65 to +150°C
Lead Temperature (During Soldering):
At Distance Not Less Than 1/32 Inch (0.79mm)
from Case for 10s Max+265°C

Specifications CA3189

ELECTRICAL CHARACTERISTICS, at $T_A = 25^{\circ}C$, $V^+ = 12$ Volts

		TEST	CONDITION	L				
CHARAC- TERISTIC	SYMBOL			Circuit or Fig. No.	Min.	Тур.	Max.	UNITS
Static (DC) Characteris	tics			· · · · · · · · · · · · · · · · · · ·				
Quiescent Circuit Current	l ₁₁				20	31	40	mA
DC Voltages: Terminal 1 (IF Input)	٧1				1.2	1.9	2.4	V
Terminal 2 (AC Return to Input)	V ₂	_	al input,	3,4	1.2	1.9	2.4	v
Terminal 3 (DC Bias to Input)	٧3	Non mu	ited		1.2	1.9	2.4	v
Terminal 15 (RF AGC)	V ₁₅				7.5	9.5	11	v
Terminal 10 (DC Reference)	V ₁₀				5	5.6	6	v
Dynamic Characteristic	es	_						
Input Limiting Voltage (-3 dB point)	V _I (lim)				_	12	25	μ∨
AM Rejection (Term. 6)	AMR	V _{IN} = 0.1 V,		3,4	45	55	_	dB
Recovered AF Voltage (Term. 6)	V _O (AF)	AM Mod. = 30%	f _O = 10.7 MHz,		325	500	650	mV
Total Harmonic Distortion:* Single Tuned (Term. 6)	THD	V _{IN} = . 0.1 V	f _{mod} . = 400 Hz,	3	_	0.5	1	%
Double Tuned (Term. 6)	THD		Deviation	4	-	0.1	_	%
Signal plus Noise to Noise Ratio (Term. 6)	S + N/N		±75 kHz	3,4	65	72		dB
Deviation Mute Frequency	fDEV.		f _{mod.} = 0	3,6,7	_	±40	-	kHz
RF AGC Threshold	V ₁₆			3,4	-	1.25	-	٧
On Channel Step	V ₁₂	V _{IN} = 0.1 V	f _{DEV} . < ±40 kHz	3	_	0		v
	-		f _{DEV} . > ±40 kHz		_	5.6		

^{*}THD characteristics are essentially a function of the phase characteristics of the network connected between terminals 8, 9, and 10.




Fig. 1 – Block diagram of the CA3189E.




Fig. 2 - Schematic diagram of the CA3189E (cont'd on next page).

TABLE I - CA3189E Features Compared to CA3089E

FEATURES				CA3189E	CA3089E
Low Limiting Sensitivity (12 μV typ.) .				Yes	Yes
Low Distortion				Yes	Yes
Single-coil Tuning Capability				Yes	Yes
Programmable Audio Level				Yes	No
S/N Mute				Yes	Yes
Deviation Mute				Yes	No
Flexible AFC				Yes	Yes
Programmable AGC Threshold and Voltage				Yes	No
Typical S + $N/N > 70 dB$				Yes	No
Meter Drive Voltage Depressed at Very-					
Low Signal Levels				Yes	No
On-Channel Step Control Voltage				Yes	No






Fig. 2 - Schematic diagram of the CA3189E (cont'd from previous page).



- ALL RESISTANCE VALUES ARE IN OHMS
 *L TUNES WITH IOO pF (C) AT IO.7 MHz
- QO(UNLOADED)≅75 (TOKO No KACS K586HM OR EQUIVALENT)
- **C=0.01 µF FOR 50 µs DEEMPHASIS (EUROPE) =0.015 µF FOR 75 µs DEEMPHASIS (USA)

2CM-29953

Fig. 3 — Test circuit for CA3189E using a singletuned detector coil.



ALL RESISTANCE VALUES ARE IN OHMS

- *T:PRI.-Q₀(UNLOADED)≅ 75(TUNES WITH IOO pF (CI) 201 OF 34e ON 7/32" DIA. FORM
 - SEC. -Q₀(UNLOADED)≅ 75 (TUNES WITH 100 pF (C2) 201 OF 34e ON 7/32" DIA FORM

kQ(PERCENT OF CRITICAL COUPLING) \cong 70 % (ADJUSTED FOR COIL VOLTAGE V_C)=150 mV

ABOVE VALUES PERMIT PROPER OPERATION OF MUTE (SQUELCH) CIRCUIT "E" TYPE SLUGS, SPACING 4mm

**C=0.01 µF FOR 50 µs DEEMPHASIS (EUROPE)
=0.015 µF FOR 75 µs DEEMPHASIS (USA)

Fig. 4 — Test circuit for CA3189E using a doubletuned detector coil.




Fig. 5 – Muting action, tuner AGC, and tuning meter output as a function of input signal voltage.




Fig. 6 – AFC characteristics (current at Term. 7 as a function of change in frequency).




Fig. 7 — Deviation mute threshold as a function of load resistance (between Term. 7 and Term. 10).




Fig. 8 — Typical limiting and noise characteristics.




Fig. 9 - Complete FM IF system for high-quality receivers.



August 1991

Single Chip PAL Luminance/Chroma Processor

Features

- All PAL Luminance and Chrominance Processing Circuitry on a Single Chip in a 24-Lead Plastic Package
- Phase-Locked Subcarrier Regeneration Utilizing Sample-and-Hold
- DC Controls for Brightness, Contrast, and Color-Saturation Functions
- Input for Average Beam-Current Limiting
- Contrast Control Having Excellent Tracking of Luma and Chroma Channels
- Low-Impedance RGB Outputs with Excellent Tracking for Direct Coupling to Video Driver Circuitry

Description

The Harris CA3194E* is a silicon monolithic integrated circuit designed to perform all of the signal processing functions for both the chroma and luminance signals of PAL color television receivers.


This circuit performs all the functions needed between the video detector and the video RGB output stages. DC contrast, brightness, and saturation controls and average beam limiting functions are included. The RGB buffer stages are capable of delivering 5mA of current into the video output stages.

The CA3194E is supplied in the 24-lead dual-in-line plastic package.

* Formerly RCA Dev. No. TA10313.

Pinout

CA3194E (PLASTIC DIP) TOP VIEW



TERMINAL VOLTAGE AND CURRENT RATINGS

	VOLTA	GE* - V	CURREN	NT - mA
TERMINAL	MIN.	MAX.	IIN	^I OUT
1		-	-	-
2	0	13	0	30
2 3	0	8	10	-
4	0	5	-	_
5	0	Note	-	-
6	-	-	0.1	0.5
7	0	Note	-	-
8	0	Note	-	-
9	0	8	-	-
10	0	8	-	0.7
11	0	13	-	10
12	0	13	-	-
13	0	12	-	-
14	0	5	-	1.5
15	0	5	-	1.5
. 16	0	13	-	10
17	0	13	-	10
18	0	13	-	10
19	0	Note	-	-
20	0	5	-	_
21	0	Note	-	-
22	0	8	-	-
23	0	5	-	-
24	0	12	-	-

NOTE: The maximum should not exceed the V_{CC} voltage. Voltage with respect to Terminal 1 for V_{CC} (Terminal 12) of 12V ±10%.

Circuit Description (See Figures 1 and 6)

The chroma signal is externally separated from the video signal by means of a bandpass or high-pass filter and applied to pin 4. The burst is separated in the first chroma stage and applied to ;the synchronous detector which procides information to sample-and-hold circuits for APC (phase-locked loop), ACC (automatic chroma gain control) and identification and killing. The 4.43-MHz crystal oscillator is phase-locked to the burst and provides 0° and 90° (via an external phase shifter) carriers to the chroma demodulators. The burst and chroma amplitued at the output of the first chroma amplifier is kept constant by the automatic gain control.

The second chroma stage provides saturation control (pin 3) which tracks the contrast control in the luminance channel. This stage is also used for color killing.

A buffer stage drivers the external PAL delay line. The separated U and V signals are applied to pins 14 and 15, respectively, and demodulated. A standard G-Y matrix is included on the chip.

The luminance signal passes through the subcarrier trap and through the luminance delay line and enters the chip at pin 20. Contrast and brightness control is provided before the luminance signal is combined with the color difference signals in the Y matrix. Average and peak beam limiting circuits are controlled from pins 24 and 19.




Fig. 1 - Block diagram.

Specifications CA3194

Absolute Maximum Ratings

DC Supply Voltage and Current:	
Pin 12 Voltage Range	11 Min. to 13 Max. V
Pin 12 Current Range	44 (Typ.) to 60 Max. mA
Device Dissipation:	
Up to T _A = 25°C	825mW
Above T _A = 25°C	Derate Linearly @ 8.7mW/°C
θ _{JC} Max. = 115°C/W, T _J Max. = 150°C	
Ambient Temperature Range:	
Operating	40 to +85°C
Storage	65 to +150°C
Lead Temperature (During Soldering):	
At Distance $1/16 \pm 1/32$ in. $(1.59 \pm 0.79$ mm) from Case for 10 Seconds Max	+265°C

CHARACTERISTIC	TEST CONDITIONS	TYPICAL VALUE	UNITS
LUMINANCE SECTION			
Input Impedance-Term. 20		6 5	kΩ pF
Luminance Channel Input Voltage	Luma Input Signal=30% Sync	0.5	V _{p-p}
Bandwidth of Luminance Channel	Luma Input Signal: 0.5 V _{p-p} (30% Sync) modulated CW Adj. modulation frequency for -3 dB at color outputs	8	MHz
Brightness Control Range-Term. 23	For control characteristics, See Fig. A	0 - 3.5	V dc
Output Black Level: Range Offset	Luma Input Signal: 0.5 V _{p-p} (30% Sync) V _B 0 - 5 V Measured at Pin 18 black level. See Fig. A.	5.9 - 9.7 0.6 Max.	V dc
Contrast Control Range-Term. 22	Luminance input: 0.5 V _{p-p} (30% Sync), for control characteristics. See Fig. B.	0 - 5	V dc
Luminance Gain Control Range	Luminance Input: 0.5 V _{p-p} (30% Sync), V _C =0.5 - 5 V measure Pin 18 black level to maximum white level. See Fig. C.	32	dB
RGB Output Swing	Luminance Input: 0.5 V_{p-p} (30% Sync), V_{C} =5 V, read black level to peak white. See Fig. D.	4	V _{p-p}
CHROMINANCE SECTION			
Input Impedance-Term. 4	See Fig. E.	4.5 5	kΩ pF
Chroma Channel Input Voltage	Chroma	220	mV _{p-p}
	Burst	100	mV _{p-p}
ACC Range		+620	dB
Input Burst Level for Kill	Adjust chroma input Pin 4 until Pin 2 ≤ 25 mV _{p-p} . Measure Burst level at Pin 4.	10*	mV _{p−p}
Contrast Control Chroma/Luma Tracking	Chroma Input: Burst=100 mV _{p-p} Chroma=220 mV _{p-p} Luminance Input: 0.35 V _{p-p} V _S adjusted for Chroma at Pin 18=2 V _{p-p} V _C is adjusted for luminance at Pin 18=2 V _{p-p} . V _C is again adjusted for luminance of +6 and -9 dB. Then read chroma percentage difference. See Fig. F.	±5	%
Saturation Control Range-Term. 3	For control characteristic, see Fig. G.	0 - 5	V dc
Max. Chroma Output Voltage-Term. 2	Chroma Input: Burst=100 mV _p -p Chroma=220 mV _p -p. Adjust V _C and V _S for max. Pin 2 output.	2.5	V _{p-p}

^{*}If a different value is desired, see the Threshold Adjustment Circuit of Fig. 3.

Specifications CA3194

CHARACTERISTIC	TEST CONDITIONS	TYPICAL VALUE	UNITS
OSCILLATOR SECTION			
Pull-In Range	Chroma Input: Burst=100 mV _{p-p} Chroma=220 mV _{p-p} . Adjust C _X for HI/LO f _{OSC} without Chroma signal. Apply signal to lock.	±500	Hz
Static Phase Error		2	DEG/100 Hz
DEMODULATOR SECTION			
R-Y Demodulator Conversion Gain	Chroma Input: Burst=100 mV Chroma=220 mV _{p-p} , Vφ. Adjust V _C for V18=1 V. Read V ₁₅ . Calculate V18/V15.	10	Ratio
B-Y Demodulator Conversion Gain	Chroma Input: Burst≒100 mV _{p-p} , U <i>φ</i> . Read V16 and V14. Calculate V/16/V14. V _C remains as for R-Y gain	18	Ratio
G-Y/B-Y Matrix Ratio	Chroma Input: Burst=100 mV _{p-p} , Chroma=220 mV _{p-p} , Uφ read V17 and V16. Calculate V17/16. V _C remains as above.	0.2	Ratio
G-Y/R-Y Matrix Ratio	Chroma Input: Burst=100 mV _{p-p} Chroma=220 mV _{p-p} , Vφ. Read V17 and V18. Calculate V17/18. V _C remains as above.	0.5	Ratio
Sub-Carrier and Harmonic Content at Outputs	No Chroma or Luma Input. Read residual carrier at outputs.	30	mV _{p-p}
SANDCASTLE PULSE			
Horizontal and Vertical Blanking Pedestal		2 - 5	٧
Burst Gate Pulse		6.5 - V _C C	V


NOTE:

Use of the circuit of Fig. 4 is suggested to prevent increased color saturation at low level RF signals.

The reference voltage can be adjusted by changing the values of the voltage divider.

TYPICAL CHARACTERISTICS (Refer to Fig. 5 for Test Circuit)

A. BRIGHTNESS CONTROL (VB)




Measured at Pin 18 output terminal.

4 V_S = 2.85 V V V_{CC} = 12 V V V_{CC} = 12 V V V_{CC} = 12 V V V_{CC} = 12 V V V_{CC} = 12 V V V_{CC} = 12 V V_C


Measured at 2nd chroma amplifier output terminal.

TYPICAL CHARACTERISTICS (Cont'd)

B. CONTRAST CONTROL (Vc)




C. LUMA GAIN VS. SUPPLY VOLTAGE (VCC)




Measured at luma amplifier output terminal.

D. LINEAR OPERATING RANGE AS A FUNCTION OF $V_{\hbox{\scriptsize CC}}$

Measured at Pin 18 output terminal.




Measured at Pin 16 output terminal.




Measured at Pin 18 output terminal.

E. ACC CHARACTERISTICS




Measured at Pin 2 output terminal.



Measured at Pin 18 output terminal.


TYPICAL CHARACTERISTICS (Cont'd)

F. LUMA/CHROMA TRACKING WITH CONTROL




Measured at Pin 18 output terminal.

G. SATURATION CONTROL (VS)




Measured at chroma amplifier output terminal Pin 2.

H. DIFFERENTIAL BLACK-LEVEL TRACKING




Measured at RGB output terminals.

I. PIN 18 OUTPUT VS. PIN 2 VOLTAGE




Measured at chroma output terminals and R output.


J. AVERAGE BEAM LIMITER (VAB)



Measured at Pin 18 output.



Measured at Pin 18 output.



Measured at Pin 18 output.





Fig. 2 - Sandcastle input waveform.



KILLER THRESHOLD LEVEL CONTROL 92CS-34516




Fig. 4 - External overload detector.




Fig. 5 - Test circuit.




Fig. 6 - Application circuit for PAL M.



August 1991

Single Chip TV Chroma/Luminance Processor

Features

- All Chroma Processing and Demodulating Circuitry on a Single Chip in a 28-Lead Plastic Package
- Phase-Locked Subcarrier Regeneration Utilizing Sample-and-Hold Techniques
- Supplementary ACC with Overload Detector to Prevent Over Saturation of the Picture Tube
- . Linear DC Controls for Chroma Gain and Tint
- Dynamic "Flesh Correction" Corrects Purple and Green Flesh Colors without Affecting Primary Colors
- Balanced Chroma Demodulators with Low Output Impedance for Direct Coupling
- Internal RF Filtering
- Requires Few External Components
- Automatic Beam Limiter
- Chroma Luminance Tracking Picture Control

Description

The Harris CA3217E* is a monolithic silicon integrated circuit. It contains all the required circuit functions between the video detector and the picture tube RGB driver stages of a color television receiver. The CA3217E decodes the chrominance signals and then produces three different color signals that are internally combined with the luminance to develop the RGB signals. The picture saturation, hue and brightness DC controls are externally adjustable by the viewers. The AFPC, ACC, Dynamic flesh control, Beam limiting and Gate black level (Brightness) control are servo loops used to stabilize the RGB output and reduce frequent manual adjustment. The automatic beam limiter circuit reduces picture contrast and brightness to prevent excessive drive output at the picture tube.

The CA3217E is supplied in a 28-lead dual-in-line plastic package.

* Formerly RCA Dev. Type No. TA10806.

Pinout

CA3217E (PLASTIC DIP) TOP VIEW 28 BEAM LIMITER CHROMA OUT T CHROMA CONTROL 2 LUMINANCE CHROMA INPUT 3 PICTURE CONTROL OVERLOAD FILTER 4 25 LOW PASS FILTER 24 BRIGHT CONTROL ACC, KILLER FILTER -23 VCC 22 BLUE SANDCASTLE PULSE 21 RED GND 8 20 GREEN APC FILTER -19 Q CARRIER IN 18 I CARRIER IN OOO NI BOTA LUDEO 17 DEMODULATOR CHROMA IN OSCILLATOR IN 180º 12 OSCILLATOR OUT 13 16 OVERLOAD, FLESH DISABLE 15 CARRIER OUT TINT CONTROL 14

Absolute Maximum Ratings

DC Supply Voltage
Between Terms 23 and 8 14.0V
Device Dissipation:
Up to T _A = 55°C1.27W
Above T _A = 55°C Derate Linerally at 13.3mW/°C
Ambient Temperature Range:
Operating40 to +85°C
Storage65 to +150°C
Lead Temperature (During Soldering):
At Distance $1/16 \pm 1/32$ Inch $(1.59 \pm 0.79$ mm)
from Case for 10 Seconds Max +265°C

Specifications CA3217

ELECTRICAL CHARACTERISTICS at TA = 25°C

CHAR- ACTER-	R-											LIMITS			
ISTIC	Test	S ₂	S ₃	S ₄	S ₅	S ₆	mV _{p-p} Chroma	mV _{p-p} Burst in		Relays Energized	Note	Min.	Тур.	Max.	
STATIC (Te	est 1-5)														,
Dissipation	Pin 23	6.3 V	11.2 V	4.0 V	6.3 V	11.2 V						30	48	66	mA
Pin 1 Bal	XPT1	1.2 V	11.2 V	4.0 V		11.2 V	 						10.5	-33	
Pin 3 Bal	XPT1	1.2 V	11.2 V	4.0 V	6.3 V	11.2 V							2.2		Vdc
Pin 17 Bal	XPT9	1.2 V	11.2 V	4.0 V	6.3 V	11.2·V							3.0		Vac
Pin 13 Bal	XPT13	1.2 V	11.2 V	4.0 V	6.3 V	11.2 V							7.5		
DYNAMIC (Test 6-2	26)								, =					
Oscillator				l											
Pull-In	"D"	6.3 V	11.2 V	4.0 V	6.3 V	11.2 V	25	25		K4, K7	1	-350		+350	Hz
Oscillator															
Level	"D"	6.3 V	11.2 V			11.2 V	0	0		K7			0.7		V _{p-p}
100% Acc	P21	Vary	11.2 V	4.0 V		11.2 V	125	125	L	K4. K7	2		1.5		
200% Acc	P21	T8	11.2 V			11.2 V	250	250		K4, K7	3	ļ	100	ļ	- %
20% Acc	P21 S5	T8	11.2 V	4.0 V		11.2 V	25	25	ļ	K4, K7	3		90		17.7-
Tint Center R-Y	35	Vary	11.2 V	4.0 V	Vary	11.2 V	250	125	 	K4, K7	4		6.5		Vdc
Maximum	P21	11.2 V	11.2 V	6.0 V	T11	11.2 V	250	125		K1, K4, K7			6.0		v
Unkill	P21	11.2 V	11.2 V	4.0 V	T11	11.2 V	25	12.5		K4, K7			4.5	-	V _{p-p}
Kill	P21	11.2 V	11.2 V	4.0 V	T11	11.2 V	25	2.5		K4, K7				150	mV/p-p
Chroma				1		11									
Reserver	P21	11.2 V	11.2 V	4.0 V	T11	11.2 V	12.5	125	1	K2, K4, K7	1		2.0]	
Maximum										, , , , , , , , , , , , , , , , , , , ,					V _{p-p}
Luma	P21	11.2 V	11.2 V	4.0 V	T11	11.2 V		1	125	K1, K3, K7	5		2.2		
Luma Ratio	P21	11.2 V	6.3 V	4.0 V	T11	11.2 V			125	K1, K3, K7	6		50		%
Linearity	P21	11.2 V	Vary	3.0	T11	11.2 V			425	K3, K7	7		4		V _{p-p}
T19 = T19/T18	P21	11.2 V	T18	3.0	T11	11.2 V			212.5	K3, K7			50		%
4.78 MHz		,,,,,,	- 110	J.0		-11:2.4			2 12.0	10, 10					
Response	P21	11.2 V	11.2 V	4.0 V	T11	11.2 V			125	K3, K6, K7	8	-3		3	dB
Contrast									 -	110,110,111					
Limit 1	P24	11.2 V	11.2 V	4.0 V	T11	11.2 V		L	250	K3, K5, K7	9		3.9		
Contrast					· ·										
Limit 2	P26	11.2 V	11.2 V	4.0 V	T11	11.2 V			250	K3, K5, K7	9		8.2		Vdc
Bright															Vuc
Limit 1	P24	11.2 V	11.2 V	4.0 V	T11	11.2 V			250	K3, K5, K7	10		3.1		
Bright					l			[050		4.0				
Limit 2	P26	11.2 V	11.2 V	4.0 V	T11	11.2 V		105	250	K3, K5, K7	10		5.6		
G-Y Ratio B-Y Ratio	P20 P22	Vary T25	11.2 V 11.2 V	4.0 V 4.0 V	T11	11.2 V 11.2 V	250 250	125 125			11		0.33 1.20		R

Notes:

- With K7 energized and frequency counter at D vary C1 for 3.579175 MHz. Then with K4 energized, check for pull-in. Repeat for frequency tuned to 3.579875 MHz. For all other tests tune to 3.579545 MHz ±10 Hz.
- 2. Vary S2 for 1.5 V_{p-p} at Pin 21.
- % of 100% ACC
- 4. Adjust C1 for 3.579545 MHz ±10 Hz. Adjust S2 for 1.6V V_{p-p} at Pin 22 and 0 reference; then adjust 35 for minimum at P21. Read and record S5 voltage
- 5. Black to White.

- 5. Diabot to Willie.
 6. T17 = T17/T16.
 7. Adjust S3 for 4.0 V_{p-p}.
 8. AC amplitude = 50 mV_{p-p} reference 15 kHz.
 9. Adjust beam limiter to 10.7 V.
- 10. Adjust beam limiter to 9.8 V.
- 11. Adjust S2 for 1.5 V_{p-p} at Pin 21, then calculate P20/P21 and P22/P21.

TYPICAL PERFORMANCE OF THE CA3217E

Function	Typical Data	
Nominal Cumply		
Nominal Supply	11.2V	
Nominal Dissipation	500 mW	
Oscillator Stability	1	
Supply Variation 10 ⁻¹⁴ V Variation with Temperature	5 Hz	
Variation with Temperature	•	
$(\Delta T = 50^{\circ}C)$	25 Hz	
AFPC Characteristics		
dc Loop Gain	33 Hz/degree	
Pull-in Range	±500 Hz	
ACC Characteristic		·
100% Chroma Input Level	250 mV _{p-p} on red b	ar
3-dB Point	at 20% nominal inc	out level
Hue-Control Range	100°	
Saturation-Control Range	40 dB min	
Demodulator Characteristics:	Relative Amplitude	Angle
R — Y B — Y G — Y	1.0	93°
B — Y	1.2	2°
G — Y	0.3	258°
Bandwidth (Chroma)	900 kHz	
Flesh Control	Primary control in	the +1 half-plane
Chroma Overload Control	Two levels	
Picture Control	40 dB	
Brightness Control	Black level clamped	d on 3 V to 5 V level
Beam Limiting	On picture and bri	
Luma Bandwidth	5 MHz min	<u> </u>
Sandcastle Input		
1.2 — 2.3 V	Blanking	
>3.3 V	Burst gate	
Maximum Linear Output		
	1 5 V	
R G	3 V	
В	3.7 V	





Fig. 1 - Functional block diagram of the CA3217E.







Fig. 2 - Schematic diagram of the CA3217E. (Cont'd from previous page).

92CL-34643

92CM-34647



HUE Fig. 3 - Typical application circuit.

SAT




Fig. 4 - Test circuit for the CA3217E.




Fig. 5 - Test signals for the CA3217E.




Fig. 6 - Typical P21 black level versus brightness control.




Fig. 8 - Typical beam limiter versus contrast and brightness.




Fig. 7 - Typical P21 luminance output versus contrast control.




Fig. 9 - Typical P1 chroma output versus saturation control.




Fig. 10 - Typical P1 chroma output versus contrast control.




Fig. 11 - Typical luma/chroma track.



BiMOS Analog Video Switch and Amplifier

March 1991

Features

- 5 Multiplex Video Channels
 - ▶ 1 Independent Channel
 - ▶ 4 Channels with Enable
- 4 LED Channel Indicator Outputs
- Wideband Video Amplifier 25MHz Unity Gain
- Adjustable Video Amplifier Gain
- . High Signal-Drive Capability

Applications

- Video Multiplex Switch
- 75Ω Video Amplifier/Line Driver
- Video Signal-Level Control
- Monitor Switching Control
- TV/CATV Audio/Video Switch
- Video Signal Adder/Fader Control

Description

The CA3256 BiMOS analog video switch has five channels of CMOS multiplex switching for general-purpose video-signal One of four CMOS channels may be selected in parallel with channel 5. The CMOS switches are inputs to the video amplifier but may be used in bilateral switching between channels 1 to 4 and channel 5. The analog switches of channels 1 to 4 are digitally controlled with logiclevel conversion and binary decoding to select 1 of 4 channels. The enable function controls channels 1 to 4 but does not affect channel 5. LED output drivers are selected with the channel 1-to-4 switch selection to indicate the ON-channel. Channel 5 may be used as a monitor output for data or signal information on channels 1 to 4. The transmission gate switches shown in the block diagram of the CA3256 are configured in a "T" design to minimize feedthrough. When the switch is off, the shunt or center of the "T" is grounded.

The amplifier has high input impedance to minimize the RON transmission gate insertion loss. The amplifier output impedance is typically 5Ω in a complementary symmetry output. The amplifier can directly drive a nominal 75Ω coaxial cable to provide line-to-line video switching. The gain of the amplifier is programmable by different feedback resistor values between pins 8 and 9. Compensation may also be used between these pins for an optimally flat frequency response. An internal regulated 5V DC bias reference with temperature compensation permits stable direct-coupled output drive and minimizes DC offset during signal switching.

The CA3256 device is available in an 18-lead Dual-In-Line Plastic Package (E Suffix).

18-LEAD DIP

TOP VIEW

IN 3 1

LED 4 2

GND 4

VEE 5

ENABLE 6

Package

18-LEAD DUAL-IN-LINE PLASTIC PACKAGE E SUFFIX




Pinout

18 CONTROL B
17 IN 2
16 CONTROL A
15 IN 1
14 VCC

13 IN/OUT 5

CONTROL C 7 12 LED 1
FEEDBACK 8 11 LED 2
AMPL OUT 9 10 LED 3



Switch Control Logic

CHANNEL NUMBER	С	А	В	ENABLE
1	0	0	0	ı
2	0	0	I	I
3	0	l	0	i
4	0	1	1	1
5 + (1-4)*	1	Chann	ı	
5	I	Channe	0	
None	0	х	х	0

^{*} For Maximum Video Bandwidth, Use Single Channel Selections

Specifications CA3256

Absolute Maximum Ratings

 DC Supply Voltage Range, V_{CC} (Referenced to V_{EE})
 18V

 Control Input Voltage Range, All Inputs
 VEE to V_{CC}

 Signal Input Voltage Range, Channel 1–5
 3Vp-p

 Amplifier Output Current
 30mA

 DC LED Sink Current
 30mA

Performance Data $T_A = +25$ °C, Nominal Data for $(V_{CC} - V_{EE}) = 12V$

CHARACTERISTICS	SYMBOL	TYPICAL	VALUES	UNITS
Power Supply Voltage V _{CC} - V _{EE}		10 to 18		VDC
Power Supply Current V _{CC} - V _{EE} = 12V		20		mA
		SWITCH	AMPLIFIER	
Open Loop Gain	A _{OL}	_	35	dB
Programmable Gain, FB Adjustment Range		-	-0.8 A _{OL}	dB
Power Bandwidth		-	10	MHz
Unity Gain Bandwidth, 1k Ω , 7pF Compensation		-	25	MHz
Insertion Loss		-0.8	-	dB
Signal Feedthrough, 5MHz		-66	-	dB
Input Impedance	Z _{IN}	-	10.	kΩ
Output Impedance	ZOUT	-	5	Ω
Maximum Input Voltage	V _{I(max)}	3	2.5	Vp-p
Maximum Output Voltage, Clipped	V _{O(max)}	-	7	Vp-p
Reference Bias Output Voltage (V8 - VEE)		-	5	VDC
Differential Gain		-	1	%
Differential Phase		_	1	Degree
Off Isolation, Channel to Channel, $Z_{IN} = 75\Omega$		-66	-	dB
LCC Switch Turn On/Off Time Delay		-	0.5	με
Maximum LED Sink Current		-	30	mA
Typical Output Source Current		_	16	mA
Channel Control Switch A, B, C	E _N Threshold	6	-	V

CAUTION: Connect the VEE power supply voltage before or during the VCC turn-on.

Specifications CA3256

 $\begin{tabular}{ll} \textbf{Electrical Specifications} & \textbf{T}_{A} = +25^{o}\text{C}, \textbf{V}_{CC} = +12, \textbf{V}_{LED} = +12, \textbf{V}_{EE} = \text{GND}, \textbf{Pin 4} = \text{GND}, \textbf{Feedback Switch Closed}, \\ \textbf{V}_{HIGH} = 9\text{V}, \textbf{V}_{LOW} = 3\text{V} & \textbf{(See Figure 3) Unless Otherwise Specified.} \\ \end{tabular}$

		1	NPUTS	5		C⊦	IANNE	LSWI	TCH CONTROL			·		
	CH 1	CH 2	снз	CH 4	CH 5	Α	В	С	ENABLE	TEST				
CHARACTERISTICS	PIN 15	PIN 17	PIN 1	PIN 3	PIN 13	PIN 16	PIN 18	PIN 7	PIN 6	PIN #	MIN	TYP	MAX	UNITS
Supply Current, I _{CC} V _{LED} = 0V	oV	ov	oV	oV	oV	3V	3V	3V	3V	14	10	16	22	mA
Dual Supply Current V _S = ±5V	oV	ov	oV	oV	ov	oV	oV	oV	5V	14/5	10	20	26	mA
Amplifier Output, Open Loop V8(OL), VLED = 0V	oV	oV	oV	oV	oV	3V	3V	3V	3V	9	6	8.5	10	٧
Amplifier Output, Closed Loop, V _{LED} = 0V	oV	ov	ov	oV	oV	3V	3V	3V	3V	9	4.8	5.1	5.4	٧
IOUT MAX. (Source) Open Loop	ov	ov	ov	oV	ov	3V	3V	3V	ЗV	9 Note 1	-	-70	-25	mA
I _{OUT} MAX. (Sink) Open Loop	ov	ov	ov	ov	ov	3V	3V	3V	3V	9 Note 2	10	16	-	mA
Input Leakage Channel 1-5	ЗV	3V	3V	3V	3V	3V	3V	3V	3V	1, 3, 15, 17	-15	5	+15	nA
Channel Control Input A, B, C, Enable Leakage	oV	OV	oV	ov	ov	Measure at 3V, 9V each; Enable and Channel Switching Control Inputs			6, 7, 16, 18	-20	10	+20	nA	
LED Off, VOFF	ov	ov	ov	ov	٥٧	S	elect C	hanne	10-5	2, 10, 11, 12	11.97	11.99	-	٧
LED Ón, V _{ON}	ov	ov	ov	ov	ov	Select Channel 0-5			10-5	2, 10, 11, 12	-	0.1	0.3	٧
Switch Resistance, R _{DS}	±10	±100µA Input Each Switch, Select 9V 9V Channel 1-4 + 5 Channel 1-4					9V		0.8	1.1	1.4	kΩ		
R _{DS} Match		Calculation: (Max R _{DS} - Min R _{DS})/Min R _{DS}							-	-	3.6	5	%	
Amplifier Output Offset VO Feedback Switch Closed VSUP = ±5V	ov	ov	ov	ov	ov	oV	ov	ov	+5V	9	-100	45	+100	mV
Closed Loop Unity Gain	зv	ov	ov	ov	ov	3V	3V	зv	9V	9	-0.5	-0.1	+0.5	dB

NOTES:

1. $V_{OUT} = +3V$.

2. $V_{OUT} = +7V$.






FIGURE 2(a). TYPICAL APPLICATION BIAS CIRCUIT DIRECT-COUPLED OUTPUT WITH $V_{\text{EE}} = -5V$



VOUT

for 0 to 2V Pulse

 $V_{CC} = +12V$, $R_f = 1k\Omega$, $C_{COMP} = 6pF$, Pin 9 at $V_{EE(GND)}$,



* Adjust offset for V_{DC} at pin 9 equal to zero volts with no AC signal and one channel "ON". Dymanic clamping may be accomplished by error current feedback to pin 8.

FIGURE 2(c). TYPICAL APPLICATION BIAS CIRCUIT DC-COUPLED INPUT AND OUTPUT. THE Vp-p OUTPUT CAPABILITY IS FIXED BY THE V_{CC} AND V_{EE} RANGE AND IS APPROXIMATELY +3.6V, -2.5V (CLIPPED) FOR V_{CC} = +5V, V_{EE} = 5V. THE LOW P.S. FUNCTIONAL RANGE FOR 2Vp-p OUTPUT IS V_{CC} = +4V, V_{EE} = -4V; BW \simeq 10MHz.





PHOTO 1. WAVEFORM DISPLAY (FIGURE 2c) GATED OUTPUT FOR $V_{CC} = +12V$ ENABLE = HIGH, CONTROL B = C = LOW, CONTROL A = 10V PULSE. THE BURST OUTPUT IS DELAYED ~ 400ns at t_{ON} , t_{OFF} .








PHOTO 2. STANDARD NTS COLOR BAR

PHOTO 3. UNIFORM STEP SIGNAL WITH 3.58MHz MODULATION. CIRCUIT CONDITIONS, $V_{CC} = +5V$, $V_{EE} = -5V$, $I_{CC} \simeq 25mA$.

PHOTOS 2 & 3. WAVEFORM DISPLAY (FIGURE 2c) OF DC COUPLED PERFORMANCE CHARACTERISTIC.



Test Circuits (Continued)







FIGURE 4(a). GAIN-BANDWIDTH CHARACTERISTICS OF FIGURE 2b WITH COMPENSATION CAPACITOR, C_{COMP}, AND R_f, SEE FIGURE 4b AND FIGURE 6(1).

FIGURE 4(b). TEST CIRCUIT.







FIGURE 5(a). OPEN LOOP GAIN-BANDWIDTH CHARACTERISTIC OF FIGURE 2b WITH NO FEEDBACK, SEE FIGURE 5b AND FIGURE 6(5).

FIGURE 5(b). TEST CIRCUIT.



Application of High Speed CMOS Analog Switches

CMOS analog switches are available in a wide variety of forms, and have been known and used for some time. There are a number of advantages to using the CMOS transmission gate as a switch:

- · Ideal suitability to series cascade arrangements.
- · Simple multiple parallel input switching arrangements.
- · No bipolar junctions and, hence, no offset.
- · Very low power consumption.
- · Wide signal-swing capability.
- Fast multiplexing and video switching in high-speed CMOS.
- · Wide bandwidth in high-speed CMOS.
- · Low RON channel resistance in high-speed CMOS.
- · Bidirectional signal handling.

An Integrated Video-Switch Amplifier

Commonly, integrated video-switch amplifiers have been fabricated in the bipolar technology using differential amplifiers in a current-switching mode. In this form, two differential pairs are needed for two input-signal sources. The handling of multiple sources is very much more complex. The advantages of the CMOS video-switch amplifier have already been noted. While the bipolar video switch has high output drive and switching speed as advantages, the price is high in voltage offset and current drain. The integrated device solution that is offered here is in the use of the BiMOS technology, where both the CMOS and bipolar processes complement each other to provide CMOS switching with bipolar amplifiers. The BiMOS process allows several CMOS switches to be coupled to a bipolar drive-amplifier in the same process to exploit the best of two technologies.

Other advantages are gained when the BiMOS process is used for an IC video-switch amplifier design. The BiMOS process calls for a p-substrate and, therefore, isolated n-epitaxial boats can be built for both n and p channel parts. The boats provide for better isolation of the n and p channels. The n and p wells in a transmission-gate cell can be switched between source and rail; therefore, they have a smaller body effect on both n and p devices, which results in better gain linearity. Where desired, oxide capacitors are available for bipolar amplifier compensation.

CA3256 Video-Switch Amplifier

The block diagram of Figure 1 shows the functional diagram of the CA3256, which consists of five MOS channels, each comprising a three-element T-switch. The output of the five switches is made common and fed into the input of a bipolar buffer amplifier. The T-switch, together with the input impedance of the buffer, is typically $10k\Omega$, and has an insertion loss of approximately 0.8dB. The T-switch was designed to handle up to 3Vpp input signal with low distortion. The T-switches of the CA3256 conform to a break-before-make format; hence, shorting to ground is eliminated.

The amplifier is programmable for gain and, typically, can provide a gain of 1 times into a 75 Ω load or a gain of 5 times into a 1k Ω load. The maximum output signal swing with linearity is greater than 5Vpp for (VCC - VEE) greater than or equal to 12 volts, while the maximum output current is approximately 20mA. The amplifier has base-current compensation to reduce offset and a temperature compensated 5-volt zener referenced bias. Other features include LED-selector indicators for channels 1 through 4. The fifth channel is independently selectable for use as a separate input or output in parallel with any on channel, and may be used as a monitor, or for pass-through, signal summing, or parallel distribution.


In the application, the user has the option to specify –5 volts VEE for the switch and a ground reference for the amplifier input and output. Alternatively, the CA3256 may be used with a single +12 volt supply. The logic select for channels 1 through 4 is controlled by the A, B and Inhibit lines with ground to V_{CC} logic switching. The logic threshold is approximately V_{CC}/2 independent of the -VEE voltage level. DC coupling may also be used at the output (when VEE is returned to a –5 volt supply). For the circuit of Figure 2(b). AC coupling is used at the output and input. The switching bias arrangement shown provides for stable bias across each switch when in the off position to minimize transients when the input is switched.

Any combination of switch input circuits can be configured with multiple, parallel, line-drive outputs. The video-switch amplifier circuit of Figure 7 illustrates how the CA3256 may be configured in pairs to provide an 8-to-1 video-switch amplifier using a 3-bit address to select the input. It is also possible to use the fifth channel input to tie signals to a common bus line for distribution from the selected amplifier; however, distributed capacitance loading will result in reduced bandwidth. The 4 plus 1 combination of input-signal switching provides for a wide assortment of video-switch circuit configurations.

While the BiMOS process does provide some compromises for both the switch and the amplifier, the combined system is capable of the performance needed in most high-quality, switching applications. As an integrated system, many of the problems in po-board layout are simplified, and there is is a reduction in component count. In its simplest form, with +12 and -5 volt supplies, the CA3256 may be DC connected at the input and output; the LED indicators need not be connected. A DC level translator resolves the channel switch control at the -V_{EE} voltage level. Under these conditions, the circuit may be as simple as the one in Figure 7.

Summary

While each video-switch amplifier is designed for a specific application and, to that end, is tailored as far as performance to a given set of specifications, the circuit-designer's goal is generally the same in every case: to make the best possible switch for the lowest cost. In this respect, the CA3256 IC switch and amplifier discussed provide an excellent choice for a cost-effective high-performance video-switch amplifier, by taking advantage of the complementary features of both high-speed CMOS and bipolar integrated circuits.



TRUTH TABLE

СН	C1	A	В
1	0	0	0
2	0	0	1
3	0	1	0
4	0	1	1
5	1	0	0
6	1	0	1
7	1	1	0
8	1	1	1

FIGURE 7. AN 8-TO-1 VIDEO-SWITCH AMPLIFIER USING TWO CA3256 DEVICES.



Sync Generator for TV Applications and Video Processing Systems

August 1991

Features

- Interlaced Composite Sync Output
- Automatic Genlock Capability
- Crystal Oscillator Operation
- 525 or 625 Line Operation
- Vertical Reset Option
- Wide Power Supply Operating Voltage 4-15V

Applications

- Cameras
- . Monitors and Displays
- CATV
- Teletext
- Video Games
- Sync Restorer
- Video Service Instruments

Description

The Harris CD22402* is a CMOS LSI sync generator that produces all the timing signals required to drive a fully 2-to-1 interlaced 525-line 30-frame/second, or 625-line 25-frame/second TV camera or video processing system. A complete sync waveform is produced which begins each field with six serrated vertical sync pulses, preceded and followed by six half-width double frequency equalizing pulses. The sync output is gated by the master clock to preserve horizontal phase continuity during the vertical interval.

The CD22402 can be operated either in "genlock" mode, in which it is synchronized with a reference sync pulse train from another TV camera, or in "stand-alone" mode, in which it is synchronized with a local on-chip crystal oscillator (the crystal and two passive components are off chip). Also, the circuit can sense the presence or absence of a reference sync pulse train and automatically select the "genlock" or "stand-alone" mode.

A frame sync pulse is produced at the beginning of every odd field. The vertical counter can be reset to either the first equalizing pulse or the first vertical sync pulse of the vertical interval.

The interlaced sync provided by the CD22402 differs from RS-170 by having slightly narrower sync and equalizing pulses. The clock frequency of 32 times horizontal rate allows for approximately $4\mu s$ horizontal pulse widths and $2\mu s$ equalizing pulses. Otherwise operation can be phase locked to a color sub-carrier for a full interlaced operating system.

The CD22402 is operable with a single supply over a voltage range of from 4 to 15 volts. It is supplied in a 24-lead dual-in-line ceramic package (D suffix) or a 24-lead dual-in-line plastic package (E suffix).

* Formerly RCA Developmental Type No. TA6993.

Pinout

CD22402D CERAMIC PACKAGE AND CD22402E PLASTIC PACKAGE TOP VIEW

DELAY, GENLOCK TO CRYSTAL OSCILLATOR TO CRYSTAL OSCILLATOR TO CRYSTAL OSCILLATOR FEEDBACK TAP 2 VSS 3 HORIZONTAL DRIVE OUTPUT 4 MIXED SYNC OUTPUT 5 GENLOCK OSCILLATOR CAPACITOR CONNECTION 6 MIXED BEAM BLANKING OUTPUT 7 VERTICAL COUNTER RESET TO FIRST EQUALIZING PULSE 8 VERTICAL DRIVE OUTPUT 9 VERTICAL RESET TO FIRST VERTICAL SYNC PULSE 10 HORIZONTAL CLAMP OUTPUT 11 VSS 12 RESISTOR CONNECTION FOR GENLOCK OSCILLATOR 23 MASTER FREQUENCY INPUT 22 R - C CONNECTION FOR GENLOCK OSCILLATOR 21 DELAY, GENLOCK TO CRYSTAL			
V _{SS} 3 HORIZONTAL DRIVE OUTPUT 4 MIXED SYNC OUTPUT 5 GENLOCK OSCILLATOR CONNECTION 6 MIXED BEAM BLANKING OUTPUT 7 VERTICAL COUNTER RESET TO FIRST EQUALIZING PULSE 8 VERTICAL DRIVE OUTPUT 9 VERTICAL RESET TO FIRST VERTICAL SYNC PULSE 10 HORIZONTAL CLAMP OUTPUT 11 VSS 3 R - C CONNECTION FOR GENLOCK OSCILLATOR DELAY, GENLOCK TO CRYSTAL OSCILLATOR GENLOCK INPUT (COMPOSITE SYNC) 19 V _{DD} 18 525 LINE TO 625 LINE OPERATION SWITCH 17 VERTICAL PROCESSING BLANKING OUTPUT 16 SHORT VERTICAL DRIVE OUTPUT 17 FRAME SYNC OUTPUT (ODD FIELD) HORIZONTAL CLAMP OUTPUT 11 18 HORIZONTAL PROCESSING BLANKING OUTPUT	DELAY, GENLOCK TO CRYSTAL OSCILLATOR 1	24 RESISTOR CONNECTION FOR GENLOCK OSCILL	ATOF
HORIZONTAL DRIVE OUTPUT 4 MIXED SYNC OUTPUT 5 GENLOCK OSCILLATOR CAPACITOR CONNECTION 6 MIXED BEAM BLANKING OUTPUT 7 VERTICAL COUNTER RESET TO FIRST EQUALIZING PULSE 8 VERTICAL DRIVE OUTPUT 9 VERTICAL RESET TO FIRST VERTICAL SYNC PULSE 10 HORIZONTAL CLAMP OUTPUT 11 DELAY, GENLOCK TO CRYSTAL OSCILLATOR GENLOCK INPUT (COMPOSITE SYNC) 19 VDD 18 525 LINE TO 625 LINE OPERATION SWITCH 17 VERTICAL PROCESSING BLANKING OUTPUT 16 SHORT VERTICAL DRIVE OUTPUT 17 FRAME SYNC OUTPUT (ODD FIELD) HORIZONTAL CLAMP OUTPUT 18 HORIZONTAL PROCESSING BLANKING OUTPUT	CRYSTAL OSCILLATOR FEEDBACK TAP 2	23 MASTER FREQUENCY INPUT	
MIXED SYNC OUTPUT 5 GENLOCK OSCILLATOR CAPACITOR CONNECTION 6 MIXED BEAM BLANKING OUTPUT 7 VERTICAL COUNTER RESET TO FIRST EQUALIZING PULSE 8 VERTICAL DRIVE OUTPUT 9 VERTICAL RESET TO FIRST VERTICAL SYNC PULSE 10 HORIZONTAL CLAMP OUTPUT 11 WERTICAL PROCESSING BLANKING OUTPUT 11 HORIZONTAL CLAMP OUTPUT 11	v _{SS} 3	22 R - C CONNECTION FOR GENLOCK OSCILLATOR	
GENLOCK OSCILLATOR CAPACITOR CONNECTION 6 MIXED BEAM BLANKING OUTPUT 7 VERTICAL COUNTER RESET TO FIRST EQUALIZING PULSE 8 VERTICAL DRIVE OUTPUT 9 VERTICAL RESET TO FIRST VERTICAL SYNC PULSE 10 HORIZONTAL CLAMP OUTPUT 11 VERTICAL PROCESSING BLANKING OUTPUT 11 HORIZONTAL CLAMP OUTPUT 11	HORIZONTAL DRIVE OUTPUT 4	21 DELAY, GENLOCK TO CRYSTAL OSCILLATOR	
MIXED BEAM BLANKING OUTPUT 7 VERTICAL COUNTER RESET TO FIRST EQUALIZING PULSE 8 VERTICAL DRIVE OUTPUT 9 VERTICAL RESET TO FIRST VERTICAL SYNC PULSE 10 HORIZONTAL CLAMP OUTPUT 11 WERTICAL PROCESSING BLANKING OUTPUT 11 HORIZONTAL PROCESSING BLANKING OUTPUT 11	MIXED SYNC OUTPUT 5	20 GENLOCK INPUT (COMPOSITE SYNC)	
VERTICAL COUNTER RESET TO FIRST EQUALIZING PULSE B VERTICAL DRIVE OUTPUT 9 VERTICAL RESET TO FIRST VERTICAL SYNC PULSE TO HORIZONTAL CLAMP OUTPUT TO THE PROCESSING BLANKING O	GENLOCK OSCILLATOR CAPACITOR CONNECTION 6	19 V _{DD}	
VERTICAL DRIVE OUTPUT 9 16 SHORT VERTICAL DRIVE OUTPUT VERTICAL RESET TO FIRST VERTICAL SYNC PULSE 10 15 FRAME SYNC OUTPUT (ODD FIELD) HORIZONTAL CLAMP OUTPUT 11 14 HORIZONTAL PROCESSING BLANKING OUTPUT	MIXED BEAM BLANKING OUTPUT 7	18 525 LINE TO 625 LINE OPERATION SWITCH	
VERTICAL RESET TO FIRST VERTICAL SYNC PULSE 10 HORIZONTAL CLAMP OUTPUT 11 15 FRAME SYNC OUTPUT (ODD FIELD) HORIZONTAL PROCESSING BLANKING OUTPUT	VERTICAL COUNTER RESET TO FIRST EQUALIZING PULSE 8	17 VERTICAL PROCESSING BLANKING OUTPUT	
HORIZONTAL CLAMP OUTPUT 11 14 HORIZONTAL PROCESSING BLANKING OUTPUT	VERTICAL DRIVE OUTPUT 9	16 SHORT VERTICAL DRIVE OUTPUT	
	VERTICAL RESET TO FIRST VERTICAL SYNC PULSE 10	15 FRAME SYNC OUTPUT (ODD FIELD)	
V _{SS} 12 13 MIXED PROCESSING BLANKING OUTPUT	HORIZONTAL CLAMP OUTPUT 11	14 HORIZONTAL PROCESSING BLANKING OUTPUT	
	V _{SS} 12	13 MIXED PROCESSING BLANKING OUTPUT	

Specifications CD22402

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE (VDD)	
(Voltage referenced to Vss terminal)	15 V
INPUT VOLTAGE RANGE, ALL INPUTS	
DC INPUT CURRENT, ANY ONE INPUT	±10 mA
POWER DISSIPATION PER PACKAGE (PD):	
For T _A =-40 to +60°C (PACKAGE TYPE E)	500 mW
For T _A =+60 to +85° C (PACKAGE TYPE E)	Derate Linearly at 12 mW/°C to 200 mW
For T _A =-55 to +100°C (PACKAGE TYPE D)	500 mW
For T _A =+100 to 125°C (PACKAGE TYPE D)	Derate Linearly at 12 mW/°C to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
For TA=FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	100 mW
OPERATING-TEMPERATURE RANGE (TA):	
PACKAGE TYPE D	
PACKAGE TYPE E	
STORAGE-TEMPERATURE RANGE (Tstg)	65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 \pm 1/32 in. (1.59 \pm 0.79 mm) from case for 10 s max. $$	+265°C




Fig. 1 - Block diagram of CD22402 monochrome TV sync generator with automatic genlock.





Fig. 1a - Logic detail of the oscillator/genlock portion of the CD22402.

TERMINAL DEFINITIONS FOR RCA CD22402 SYNC GENERATOR

Terminal	JE: :::	ONS FOR NON OBELLUE STATE GENERATOR
No.	Symbol	Function
1	XRC	Delay, Genlock to Crystal Oscillator. Resistor, diode and capacitor connection for delay that automatically turns on the crystal oscillator when the genlock input is removed. When the signal on terminal 1 is high the crystal oscillator is inhibited. Typical values for R and C are 1 M Ω and 0.001 μ F. For operation as a crystal-controlled stand-alone sync generator without genlock, terminal 1 should be hard-wired to V _{ss} .
2	XTP	Crystal Oscillator Feedback Tap. Feedback connection (tap) for crystal oscillator. When a crystal (shunted by a 1 M Ω resistor) is connected between this terminal and terminal 23, and a 100-pF capacitor is connected from this terminal to V _{ss} , the sync generator creates its own master frequency. For a 525-line, 30-frame/second raster, the crystal frequency is 504.000 kHz*; and for a 625-line, 25-frame/second raster, the crystal frequency is 500.000 kHz*.
3	v_{ss}	Negative Power Supply Voltage. This terminal must be hard-wired to terminal 12 (Vss).
4	HD	Horizontal Drive Output.
5	MS	Mixed Sync Output.
6	С	Capacitor Connection for R-C Genlock Oscillator.
7	MBB	Mixed Beam Blanking Output.
8	VRE	Vertical Counter Reset to First Equalizing Pulse. A low-level signal on this terminal resets the vertical counter to the first equalizing pulse of a field. When not in use this terminal should be connected to V_{DD} .
9	VD	Vertical Drive Output.
10	VRV	Vertical Counter Reset to First Vertical Sync Pulse. A low-level signal on this terminal resets the sync generator to the first vertical sync pulse of a field. For genlock operation, terminal 10 is used as a resistor and capacitor connection for an integrator network that detects vertical sync pulses in a master sync waveform to which the sync generator is to be genlocked. R is 22 K Ω , and C is 0.001 pF. When not in use this terminal should be connected to V_{DD} .
11	HC	Horizontal Clamp Output.
12	v_{ss}	Negative Power Supply Voltage.
13	MPB	Mixed Processing Blanking Output.
14	HPB	Horizontal Processing Blanking Output.
15	FS2	Frame Sync Output (Odd Field). A pulse coinciding with the first equalizing pulse is produced at the beginning of every odd field.
16	SVD	Short Vertical Drive Output.
17	VPB	Vertical Processing Blanking Output.
18	SW	Operation Switch for 525-Line or 625-Line Raster. A high-level signal on terminal 18 causes the sync generator to generate a 625-line raster. An internal pull-down resistor is connected to terminal 18, so in the absence of an applied input to this terminal, a 525-line raster is produced.
19	V_{DD}	Positive Power Supply Voltage. VDD can be any voltage between +4 and +15 relative to Vss.
20	GEN	Genlock Input Composite Sync. A negative-going reference mixed sync waveform applied to terminal 20 disables the crystal oscillator and locks the R-C genlock oscillator to the horizontal pulses of the reference sync waveform. Vertical sync detection is achieved by an R-C integrator connected from terminal 20 to terminal 10 (vertical reset to first vertical sync pulse). An internal pull-up resistor is connected to terminal 20 so that in the absence of an applied input the crystal oscillator is enabled and the R-C genlock oscillator is disabled.
21	XR	Delay, Genlock to Crystal Oscillator, Resistor and Diode Connection for Delay, Genlock to Crystal Oscillator. Automatically turns on the crystal oscillator when the input to terminal 20 is removed.
22	RC	Resistor and Capacitor Connection for Genlock Oscillator. If the genlock oscillator is not used this terminal should be connected to V_{SS} . C should be 100 pF, and R should be a 10-K Ω potentiometer.
23	XIN	Master Frequency Input.
24	R	Resistor Connection for Genlock Oscillator.

^{*32} times horizontal frequency.







Fig. 2 - Sync generator timing - 525/60 Hz.






Fig. 3 - Sync generator timing - 625/50 Hz.

STATIC ELECTRICAL CHARACTERISTICS

			TEST		LIMITS							Ţ	
CHARACTERISTIC	CONDITIONS		-55°C			+25°C			+125°C			UNITS	
		(V)	V _{DD} (V)	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	
Quiescent Device			5	<u> </u>	_	_	0.5	0.75	1	_	_	_	
Current	IDD		10	_	_	_	1.5	2	2.5	_	_	_	mA
			15	-	_		3	4	5		_	_	
Output Voltage			5	_		0.01	_	_	0.01	_	_	0.05	
Low-Level	Vol		10			0.01	_	_	0.01	-	_	0.05]
High-Level	Vон		5	4.99		_	4.99	_		4.95	_	_	}
Tilgii-Level	∨он		10	9.99		_	9.99	_	_	9.95	÷	_	
Threshold Voltage													
(N-Channel)	V _{TH} N	l _D = 10 μA			1.7		1	1.5	2.6		1.3		v
(P-Channel)	V _{TH} P	lo = -	10 μA		-1.7	_	-1	-1.5	-2.6	_	-1.3	_]
Noise Immunity	V _{NL}		5	1.5		_	1.5	2.25		1.4			
(Any Input)	V NL		10	3	_	_	3	4.5		2.9	_		I
	V _{NH}		5	1.4		_	1.5	2.25		1.5	_	_]
	V NH		10	2.9	_	_	3	4.5		3		_	
Output SINK Current	I _D N	0.5	5	100	_	_	80	160		56	_		
(N-Channel)		5		1200	_	-	960	1920	_	672	_	_	
		0.5	10	248	_	_	200	400	<u> </u>	140		_	
		10	10	3000	-		2400	4800		1680		<u></u>	μΑ
Output SOURCE Current	I₀P	4.5	5	200			80	160		56		<u> </u>] "
(P-Channel)		0		1200	_		960	1920		672	_	_	1
		9.5	10	248			200	400		140			1
		0	1.0	3000	_	_	2400	4800		1680	_		
Input Current	l ₁		_	_	_	_	_	10	_	_	_	_	pА
(Each Input)		1		i					1		Ĺ	1	

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25° C and C_L = 15 pF Typical Temperature Coefficient for All Values of VDD = 0.3%/° C

CHARACTERISTIC		TEST CONDITIONS		UNITS		
	V _{DD} (V)	MIN.	TYP.	MAX.	1	
Output State						
Propagation Delay Time						
(50% to 50%)			I			l
Low-to-High Level	t _{PLH}	5	-	40	80	
High-to-Low Level	t _{PHL}	10	_	20	40	
Transition Time						ns
(10% to 90%)			l	Ì		
Low-to-High	t _{TLH}	5	-	45	90	
High-to-Low	t _{THL}	10] —	30	60	
Input Capacity (Per Input)	Cı			5	_	pF

CD22402




Fig. 4 - Typical application in a TV camera.



HA-2546

August 1991

Features

Wideband Two Quadrant Analog Multiplier

•	0414700	
• ;	High Speed Voltage Output	300 V /μs
•	Low Multiplication Error	1.6%
•	Input Bias Currents	1.2μA
• ;	Signal Input Feedthrough	52dB
• '	Wide Signal Bandwidth	30MHz
•	Wide Control Bandwidth	. 17MHz

Gain Flatness to 5 MHz 0.10dB

Applications

- Military Avionics
- . Missile Guidance Systems
- Medical Imaging Displays
- Video Mixers
- Sonar AGC Processors
- Radar Signal Conditioning
- Voltage Controlled Amplifier
- Vector Generator


Description


The HA-2546 is a monolithic, high speed, two quadrant, analog multiplier constructed in the Harris Dielectrically Isolated High Frequency Process. The high frequency performance of the HA-2546 rivals the best analog multipliers currently available including hybrids.

The HA-2546 has a voltage output with a 30MHz signal bandwidth, 300V/µs slew rate and a 17MHz control input bandwidth. High bandwidth and slew rate make this part an ideal component for use in video systems. The suitability for precision video applications is demonstrated further by the 0.1dB gain flatness to 5MHz, 1.6% multiplication error, -52dB feedthrough and differential inputs with 1.2µA bias currents. The HA-2546 also has low differential gain (0.1%) and phase (0.10) errors.

The HA-2546 is well suited for AGC circuits as well as mixer applications for sonar, radar, and medical imaging equipment. The voltage output of the HA-2546 simplifies many designs by eliminating the current-to-voltage conversion stage required for current output multipliers.

The HA-2546-9 has guaranteed operation from -40°C to +85°C. The HA-2546-5 has guaranteed operation from 0°C to +75°C. The HA-2546 is available in a 16 pin Ceramic DIP. For MIL-STD-883 compliant product and LCC packages consult the HA-2546/883 datasheet.





Specifications HA-2546

Absolute Maximum Ratings (Note 1)

Operating Temperature Range

Voltage Between V+ and V- Terminals	35V
Differential Input Voltage	6V
Output Current	±60mA
Maximum Junction Temperature	+175°C

Electrical Specifications V+ = 15V, V- = -15V, $R_L = 1K$, $C_L = 50pF$, Unless Otherwise Specified

		HA-2546-9		HA-2546-5				
PARAMETER	TEMP	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
MULTIPLIER PERFORMANCE								
Multiplication Error (Note 2)	+25°C	-	1.6	3	-	1.6	3	%
	Full	-	3.0	7	-	3.0	7	%
Multiplication Error Drift	Full	-	0.003	-	-	0.003	-	%/ºC
Differential Gain (Note 3,11)	+25°C	-	0.1	0.2	_	0.1	0.2	%
Differential Phase (Note 3,11)	+25°C	-	0.1	0.3	-	0.1	0.3	Deg.
Gain Flatness (Note 6,11)		l			ŀ			f
DC to 5 MHz	+25°C	-	0.1	0.2	-	0.1	0.2	dΒ
5 MHz to 8 MHz	+25°C	-	0.18	0.3	_	0.18	0.3	dB
Scale Factor Error	Full	-	0.7	5.0	-	0.7	5.0	%
1% Amplitude Bandwidth Error	+25°C	-	6	-	-	6	-	MHz
1% Vector Bandwidth Error	+25°C	- 1	260	-	_	260	-	kHz
THD + N (Note 4)	+25°C	-	0.03	- 1	_	0.03	-	%
Voltage Noise (Note 17)		1	1		ł			
f _O =10Hz	+25°C	-	400	-		400	-	nV/√Hz
f ₀ =100Hz	+25°C	-	150	-	-	150	-	nV/√Hz
f _O =1kHz	+25°C	-	75	-	-	75	-	nV/√Hz
Common Mode Range	+25°C	-	±9	-	-	±9	-	Volts
SIGNAL INPUT, VY							·	
Input Offset Voltage	+25°C	Ι -	3	10	<u> </u>	3	10	mV
	Full	-	8	20	-	8	20	mV
Average Offset Voltage Drift	Full	- 1	45	-	_	45	-	μV/ºC
Input Bias Current	+25°C	-	7	15	- 1	7	15	μА
	Full		10	15	_	10	15	μА
Input Offset Current	+25°C	-	0.7	2	_	0.7	2	μА
	Full	-	1.0	3	-	1.0	3	μА
Differential Input Resistance	+25°C	l -	720	-	-	720	l -	kΩ
Small Signal Bandwidth (-3dB) (Note 6)	+25°C	l -	30	- 1	_	30	- 1	MHz
Full Power Bandwidth (Note 5)	+25°C	l -	9.5	-	-	9.5	l -	MHz
Feedthrough (Note 15)	+25°C	-	-52	-	-	-52	- 1	dB
CMRR (Note 7)	Full	60	78	-	60	78	-	dB
Vy TRANSIENT RESPONSE (Note 12)						<u> </u>		
Slew Rate (Note 8)	+25°C	Ι -	300	<u> </u>	-	300	-	V/µs
Rise Time (Note 9)	+25°C	-	11	-	-	11	-	ns
Overshoot (Note 9)	+25°C	-	17	-	-	17	-	%
Propagation Delay	+25°C	-	25	-	-	25	-	ns
Settling Time (Note 8) 0.1%	+25°C	_	200	_	-	200	_	ns

Specifications HA-2546

Electrical Specifications (Continued) V+ = 15V, V- = -15V, R_L = 1K, C_L = 50pF, Unless Otherwise Specified

		HA-2546-9		F	IA-2546-	5]	
PARAMETER	TEMP	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
CONTROL INPUT, VX								
Input Offset Voltage	+25°C	-	0.3	2	-	0.3	2	mV
	Full	-	3	20	-	3	20	mV
Average Offset Voltage Drift	Full	-	10	-	-	10	-	μV/ºC
Input Bias Current	+25°C	-	1.2	2	-	1.2	2	μА
	Full	-	1.8	5	-	1.8	5	μА
Input Offset Current	+25°C	-	0.3	2	-	0.3	2	μА
	Full	l -	0.4	3	-	0.4	3	μА
Differential Input Resistance	+25°C	-	360	-	-	360	-	kΩ
Small Signal Bandwidth (-3dB) (Note 13)	+25°C	ļ -	17	-	-	17	-	MHz
Feedthrough (Note 16)	+25°C	-	-40	-	-	-40	-	dB
Common Mode Rejection Ratio (Note 19)	+25°C	-	80	-	-	80	-	dB
V _X TRANSIENT RESPONSE (Note 12)								
Slew Rate (Note 19)	+25°C	-	95	-	-	95	-	V/µs
Rise Time (Note 20)	+25°C	-	20	-	-	20	-	ns
Overshoot (Note 20)	+25°C	-	17	-	-	17	-	%
Propagation Delay	+25°C	l -	50	-	-	50	-	ns
Settling Time (Note 19) 0.1%	+25°C	-	200	-	-	200	-	ns
V _Z CHARACTERISTICS					-			
Input Offset Voltage (Note 17)	+25°C	-	4	15	-	4	15	mV
	Full	-	8	20	-	8	20	mV
Open Loop Gain	+25°C	-	70	-	-	70	-	dB
Differential Input Resistance	+25°C	-	900	-	-	900	-	kΩ
OUTPUT CHARACTERISTICS								
Output Voltage Swing (Note 18)	Full	-	±6.25	-	-	±6.25	-	Volts
Output Current	Full	±20	±45	-	±20	±45	-	mA
Output Resistance	+25°C		1	_	1	-	_	Ω
POWER SUPPLY								
PSRR (Note 10)	Full	58	63	-	58	63	-	dB
Supply Current	Full	-	23	29	-	23	29	mA

NOTES:

- Absolute maximum ratings are limiting values, applied individually, beyond which the servicability of the circuit may be impaired. Functional operation under any of these conditions is not necessarily implied.
- 2. Error is percent of full scale, 1% = 50mV.
- 3. $f_0 = 3.58 MHz/4.43 MHz$, $V_Y = 300 mVp-p$, 0 to 1Vdc offset, $V_X = 2V$.
- 4. $f_0 = 10kHz$, $V_Y = 1Vrms$, $V_X = 2V$.
- 5. V_X = 2V, Full Power Bandwidth calculated by equation:


$$\label{eq:fpbw} \text{FPBW} = \frac{\text{Slew Rate}}{2\pi\,\text{V}_{\text{peak}}} \text{ , } \text{V}_{\text{peak}} = \text{5V}.$$

- 6. V_X = 2V.
- 7. $V_Y = 0$ to ±5V, $V_X = 2V$.
- 8. $V_{OUT} = \pm 5V$, $V_X = 2V$.


- 9. $V_{OUT} = 0$ to \pm 100mV, $V_X = 2V$.
- 10. $V_S = \pm 12V$ to $\pm 15V$, $V_Y = 5V$, $V_X = 2V$.
- 11. Guaranteed by characterization and not 100% tested.
- 12. See Test Circuit.
- 13. $V_Y = 5V$, $V_{X-} = -1V$.
- 15. $f_0 = 5MHz$, $V_X = 0$, $V_Y = 200mVrms$.
- 16. $f_0 = 100 \text{kHz}$, $V_Y = 0$, $V_{X+} = 200 \text{mVrms}$, $V_{X-} = -0.5 \text{V}$.
- 17. $V_X = V_Y = 0$.
- 18. $V_X = 2.5V$, $V_Y = \pm 5V$.
- 19. $V_X = 0$ to 2V, $V_Y = 5V$.
- 20. $V_X = 0$ to 200mV, $V_Y = 5V$.

Test Circuits


LARGE AND SMALL SIGNAL RESPONSE TEST CIRCUIT




Vγ LARGE SIGNAL RESPONSE Vertical Scale: 5V/Div. Horizontal Scale: 50ns/Div.




V_X LARGE SIGNAL RESPONSE
Vertical Scale: 2V/Div. Horizontal Scale: 50ns/Div.



V_γ SMALL SIGNAL RESPONSE Vertical Scale: 100mV/Div. Horizontal Scale: 50ns/Div.



V_X SMALL SIGNAL RESPONSE
Vertical Scale: 200mV/Div. Horizontal Scale: 50ns/Div.



Typical Performance Curves $V_S = \pm 15V$, $T_A = +25^{\circ}C$, See test circuit for multiplier configuration

VY GAIN AND PHASE vs FREQUENCY

BL = 1K, VX = 2Vdc, VY = 200mVrms

GD 3

GD 3

GD 4

GD 4

GD 6

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7

GD 7


GD 7


GD 7


GD 7


GD 7


GD 7















VARIOUS VX FREQUENCY RESPONSES








 $Typical\ Performance\ Curves\ (Continued)$ V_S = \pm 15V, T_A = 25°C, See test circuit for multiplier configuration






Applications Information

Theory of Operation

The HA-2546 is a two quadrant multiplier with one differential signal channel, V_{Y+} and V_{Y-} , one differential control channel, V_{X+} and V_{X-} , and one differential input, V_{Z+} and V_{Z-} , to complete the feedback of the output amplifier. Figure 1 shows a detailed functional block diagram of the HA-2546. The differential voltages of channels V_X and V_Y are converted to differential currents. These currents are then multiplied in a circuit similar to a Gilbert Cell multiplier, producing a differential current product. The differential voltage of V_Z is converted to a differential current which sums with the product currents. The differential "product's sum" currents are converted to a single-ended current then converted to a voltage output by a transimpedance amplifier.



The open loop transfer equation for the HA-2546 is:

$$V_{OUT} = A \left[\frac{(V_{X+} - V_{X-})(V_{Y+} - V_{Y-})}{SF} - (V_{Z+} - V_{Z-}) \right], \text{ where}$$

A = Output Amplifier Open Loop Gain

SF = Scale Factor

 V_X , V_Y , V_Z = Differential Inputs

The scale factor is used to maintain the output of the multiplier within the normal operating range of ± 5 V. The scale factor can be defined by the user by way of an optional external resistor, R_{EXT}, and the Gain Adjust pins, Gain Adjust A (GA A), Gain Adjust B (GA B), and Gain Adjust C (GA C). The scale factor is determined as follows:

SF = 2, when GAB is shorted to GAC

SF $\approx 1.2^*$ R_{EXT}, when R_{EXT} is connected between GA A and GA C (R_{FXT} is in k Ω)

SF $\approx 1.2^*$ (REXT + 1.667k Ω), when REXT is connected to GA B and GA C (REXT is in k Ω)

The scale factor can be adjusted from 2 to 5. It should be noted that any adjustments to the scale factor will affect the AC performance of the control channel, V_X . The normal input operating range of V_X is equal to the scale factor voltage.

The typical multiplier configuration is shown in Figure 2. The ideal transfer function for this configuration is:

$$V_{OUT} = \begin{cases} (V_{X+} - V_{X-})(V_{Y+} - V_{Y-}) + V_{Z-} \\ \frac{2}{0}, \text{ when } (V_{X+} - V_{X-}) \ge 0 \end{cases}$$



Applications Information (Continued)

The V_{X-} pin is usually connected to ground so that when V_{X+} is negative there is no signal at the output, i.e. two quadrant operation. If the V_X input is a negative going signal the V_{X+} pin maybe grounded and the V_{X-} pin used as the input.

The V_{Y-} terminal is usually grounded allowing V_{Y+} to swing ± 5 volts. The V_{Z+} terminal is usually connected directly to V_{OUT} to complete the feedback loop of the output amplifier while V_{Z-} is grounded. The scale factor is normally set to 2 by connecting GAB to GAC. Therefore the transfer function becomes:

$$V_{OUT} = \frac{(V_{X+})(V_{Y-})}{2}$$

The multiplication error is trimmed to be minimum at full scale, V_X = 2V and V_Y = 5V. When V_Y = 5V, the worst case multiplication error occurs when V_X \approx 0.65V. See Typical Performance Curves.




FIGURE 2.

Operation At Reduced Supply Voltages

The HA-2546 will operate over a range of supply voltages, ± 8 to ± 15 volts. Use of supply voltages below ± 12 volts will cause degradation of electrical parameters.

Offset Adjustment

The signal channel offset voltage may be nulled by using a 20K potentiometer between $V_{Y|O}$ Adjust pins A and B and connecting the wiper to -Vs. Reducing the signal channel offset voltage will reduce V_X AC feedthrough and improve the multiplication error. Output offset voltage can also be nulled by connecting V_{Z-} to the wiper of a potentiometer which is tied between +V and -V.

Capacitive Drive Capability

When driving capacitive loads >20pF a 50Ω resistor should be connected between V_{OUT} and V_{Z-} , using V_{Z-} as the output (see Figure 2). This will prevent the multiplier from going unstable due to the pole created by the load capacitor and reduce gain peaking at higher frequencies.

Die Characteristics

Transistor Count		87
Die Dimensions 79.9 x 1	19.7 x	19 mils
(2030 x 3	040 x	480µm)
Substrate Potential*		V-
Process High Frequer	тсу, Від	oolar, DI
Passivation		Nitride
Thermal Constants (°C/W)	θ_{ja}	θ_{jc}
HA1-2546	76	17

The substrate maybe left floating (Insulating Die Mount) or it may be on a conductor at V- potential.



HA-2547

Wideband Two Quadrant Analog Multiplier

August 1991

realures
• Low Multiplication Error
• Input Bias Currents
• Signal Input Feedthrough @ 5MHz50dB
Wide Signal Bandwidth 100MHz
Wide Control Bandwidth

Applications

- Military Avionics
- Missile Guidance Systems
- Medical Imaging Displays
- Video Mixers
- Sonar AGC Processors
- Radar Signal Conditioning
- Voltage Controlled Amplifier
- Vector Generator


Description


The HA-2547 is a monolithic, high speed, two quadrant, analog multiplier constructed in Harris' Dielectrically Isolated High Frequency Process. The high frequency performance of the HA-2547 rivals the best analog multipliers currently available including hybrids.

The single-ended current output of the HA-2547 has a 100MHz signal bandwidth (R_L = 50Ω) and a 22MHz control input bandwidth. High bandwidth and low distortion make this part an ideal component in video systems. The suitability for precision video applications is demonstrated further by low multiplication error (1.6%), low feedthrough (-50dB), and differential inputs with low bias currents (1.2 μ A). The HA-2547 is also well suited for mixer circuits as well as AGC applications for sonar, radar, and medical imaging equipment.

The current output of the HA-2547 allows it to achieve higher bandwidths than voltage output multipliers. An internal feedback resistor is provided to give an accurate current-to-voltage conversion and is trimmed to give a full scale output voltage of ±5 volts. The HA-2547 is not limited to multiplication applications only; frequency doubling and power detection are also possible.

The HA-2547-9 has guaranteed operation from -40°C to +85°C, while the HA-2547-5 has guaranteed operation from 0°C to +75°C. The HA-2547 is available in a 16 pin Ceramic DIP. For MIL-STD-883 compliant product and LCC packages consult the HA-2547/883 datasheet.





Specifications HA-2547

Absolute Maximum Ratings (Note 1) Operating Temperature Range Voltage Between V+ and V- Terminals 35V Differential Input Voltage. 6V Output Current 3mA Maximum Junction Temperature +175°C Storage Temperature Range -65°C ≤ TA ≤ +150°C

Electrical Specifications +V = +15V, -V = -15V, R_Z (Pin 10) Grounded, Unless Otherwise Specified

		HA-2547-9		F	IA-2547-	5	1	
PARAMETER	TEMP	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
MULTIPLIER PERFORMANCE								
Multiplication Error (Note 2)	+25°C	-	1.6	3	-	1.6	3	%FS
	Full	-	3.0	7	-	3.0	7	%FS
Multiplication Error Drift	Full	-	0.003	-	-	0.003	-	%/00
Scale Factor Error	Full	-	0.7	5	-	0.7	5	%
THD+N (Note 3)	+25°C	-	0.03	-	-	0.03	-	%
Output Offset Voltage (Note 4)	+25°C] -	6	15	-	6	15	m∨
	Full	-	14	20	-	14	20	m۷
Average Offset Voltage Drift	Full	<u> </u>	<u> </u>	L <u>-</u>	<u> </u>	<u> </u>	<u> </u>	μV/ ⁰
SIGNAL INPUT, V _Y								
Input Offset Voltage	+25°C	-	4	10	-	4	10	m۷
	Full	-	8	20	-	8	20	m∖
Average Offset Voltage Drift	Full	1 -	35	-	i -	35	-	μV/C
Input Bias Current	+25°C	i -	7	15	-	7	15	μА
	Full	- 1	10	15	-	10	15	μA
Input Offset Current	+25°C	-	0.7	2	-	0.7	2	μА
	Full	-	1.0	3	-	1.0	3	μА
Input Differential Resistance	+25°C	- 1	720	-	-	720	-	kΩ
Small Signal Bandwidth (-3dB) (Notes 5, 10)	+25°C	-	100	-	l -	100	-	MH
Feedthrough (Note 13)	+25°C	-	-50	-	-	-50	-	d₽
Differential Input Range	+25°C	±5	-	-	±5	-	-	Vol
Common Mode Range	+25°C	-	±9	-	-	±9	-	Vol
CMRR (Note 6)	Full	60	78	-	60	78		dE
V _Y TRANSIENT RESPONSE								
Rise Time (Note 15)	+25°C	-	5	-	-	5	-	ns
Propagation Delay	+25°C	-	3	- 1	- 1	3	-	ns
CONTROL INPUT, V _X								
Input Offset Voltage	+25°C	-	1	2	-	1	2	m\
	Full	-	2	20	-	2	20	m\
Average Offset Voltage Drift	Full	-	12	-	-	12	-	μV/ ^C
Input Bias Current	+25°C	-	1.2	2	-	1.2	2	μА
	Full	-	1.8	- 5	-	1.8	5	μА
Input Offset Current	+25°C	-	0.3	2	-	0.3	2	μА
	Full	-	0.4	3	-	0.4	3	μA
Input Differential Resistance	+25°C	- 1	360	-	-	360	-	kΩ
Small Signal Bandwidth (-3dB) (Notes 5, 10)	+25°C	l -	22	-	-	22	-	МН
Feedthrough (Note 14)	+25°C	i -	-40	-	-	-40		d₿
Input Range (Note 12)	Full	+2	-	-	+2	l -	- `	Vol
Common Mode Range	+25°C	- 1	±9	-	i -	±9	- 1	Vol
CMMR (Note 7)	+25°C	-	75	<u> </u>	-	75	-	dE
V _X TRANSIENT RESPONSE								
Rise Time (Note 16)	+25°C	-	15	-	-	15	-	ns
Propagation Delay	+25°C		25	<u> </u>	<u> </u>	25		ns
OUTPUT CHARACTERISTICS								
Full Scale Output Voltage (Note 8)	Full	-	±6.25	-	-	±6.25	-	Vol
Full Scale Output Current (Note 11)	+25°C	- 1	2	-	-	2	-	m/
Output Resistance	+25°C		4	-	-	4	-	MS
POWER SUPPLY								
PSRR (Note 9)	Full	58	63	Γ -	58	63	l -	dE
lcc `	Full	۱ ـ	20	29	1 _	20	29	l m/


NOTES:

- Absolute maximum ratings are limiting values, applied individually, beyond which the servicability of the circuit may be impaired. Functional operation under any of these conditions is not necessarily implied
- 2. Error is percent of full scale, 1% = 50mV.
- 3. $f_0 = 10kHz$, $V_Y = 1Vrms$, $V_X = 2V$.
- 4. $V_X = 0V$, $V_Y = 0V$.
- 5. $R_L = 50\Omega$.
- 6. $V_Y = 0$ to ±5V, $V_X = 2V$.
- 7. $V_X = 0$ to 2V, $V_Y = 5V$.
- 8. $V_Y = \pm 5$, $V_X = 2.5V$.


- 9. $V_S = \pm 12V$ to $\pm 15V$, $V_Y = 5V$, $V_X = 2V$.
- 10. Guaranteed by sample test and not 100% tested.
- 11. Output current tolerance is ±20%.
- 12. Scale Factor = 2. See Applications Information.
- 13. $f_0 = 5MHz$, $V_X = 0$, $V_Y = 200mVrms$. Relative to full scale output.
- 14. $f_0 = 5 \text{MHz}$, $V_Y = 0$, $V_{X} + = 200 \text{mVrms}$, $V_{X} = -0.5 \text{V}$. Relative to full scale output.
- 15. $V_Y = \pm 5V$, $V_X = 2V$, $R_L = 50\Omega$.
- 16. $V_X = 0$ to 2V, $V_Y = 5V$, $R_L = 50\Omega$.

Test Circuits

AC AND TRANSIENT RESPONSE TEST CIRCUIT




V_Y TRANSIENT RESPONSE Vertical Scale: Top: 5V/Div Bottom: 100mV/Div Horizontal Scale: 20ns/Div




V_X TRANSIENT RESPONSE

Vertical Scale: Top: 1V/Div Bottom: 50mV/Div

Horizontal Scale: 50ns/Div






- PSRR

50

25 TEMPERATURE (°C) 100



20

- 55

- 25

20

0 - 55


- 25


50

TEMPERATURE (°C)

100


125







WORST CASE MULTIPLICATION ERROR vs TEMPERATURE

TEMPERATURE (°C)



MULTIPLICATON ERROR vs TEMPERATURE





Die Characteristics


conductor at V- potential.

Transistor Count Die Dimensions		x 19 mils
Substrate Potential*	•	
Process		
Passivation		Nitride
Thermal Constants (°C/W)	θ _{ja}	$\theta_{\mathbf{jc}}$
HA1 -2547	76	17.3
* The substrate maybe left floating (In	sulating Die Mount) or it	may be on a

Applications Information

Theory of Operation

The HA-2547 is a current output, two quadrant multiplier with one differential signal channel, VY+ and VY-, and one differential control channel, VX+ and VX-. Figure 1 shows a detailed functional block diagram of the HA-2547. The differential voltages of channels VX and VY are converted to differential currents. These differential currents are then multiplied in a circuit similar to a Gilbert Cell multiplier, producing a differential current product. The differential product currents are then converted to a single-ended output current which is typically 2mA, $\pm 20\%$ at full scale (VX = 2V , VY = ± 5 V). A trimmed internal scaling resistor, RZ, is designed to convert the output current to an accurate voltage by grounding RZ (pin 10). RZ is trimmed such that at full scale output current the voltage drop across RZ will be ± 5.0 volts.



The transfer equation for the HA-2547 is:

$$I_{OUT} = \frac{V_{OUT}}{R_Z} = \frac{(V_{X+} - V_{X-})(V_{Y+} - V_{Y-})}{SF \cdot R_Z}$$
 where

SF = Scale Factor

 $R_Z = 2.5kV$ (Internal)

Vx, Vy = Differential Inputs

The scale factor is used to maintain the output of the multiplier within the normal operating range of $\pm5V$. The scale factor can be defined by the user by way of an optional external resistor, $R_{\rm EXT}$, and the Gain Adjust pins: Gain Adjust A (GA A), Gain Adjust B (GA B), and Gain Adjust C (GA C). The scale factor is determined as follows:

SF = 2, when GA B is shorted to GA C

SF \approx (1.2)(REXT), when REXT is connected between GA A and GA C (REXT is in k Ω)

SF \approx (1.2)(R_{EXT} + 1.667k Ω), when R_{EXT} is connected to GA B and GA C (R_{EXT} is in k Ω).

The scale factor can be adjusted from 2 to 5. It should be noted that any adjustments to the scale factor will affect the AC performance of the control channel, V_X . The normal input operating range of V_X is equal to the scale factor value.


A typical multiplier configuration is shown in Figure 2. The ideal transfer function for this configuration is shown below, illustrating two quadrant operation:

$$V_{OUT} = \begin{array}{c} \frac{(V_{X+} - V_{X-})(V_{Y+} - V_{Y})}{2}, & \text{when } (V_{X+} - V_{X-}) \ge 0 \\ 0, & \text{when } (V_{X+} - V_{X-}) < 0 \end{array}$$

The V_{X-} pin is usually connected to ground so that when V_{X+} is negative there is no signal at the output, i.e. two quadrant operation. If the V_X input is a negative going signal the V_{X+} pin maybe grounded and the V_{X-} pin used as the input. The V_{Y-} terminal is usually grounded allowing V_{Y+} to swing ± 5 volts. R_Z is normally used as a feedback resistor for an external op amp to provide an accurate current-to-voltage conversion. The scale factor is normally set to 2 by connecting GA B to GA C. Therefore, the transfer function becomes:

$$V_{OUT} = \frac{(V_{X+})(V_{Y+})}{2}$$

The multiplication error is trimmed to be minimum at full scale, $V_X = 2V$ and $V_Y = \pm 5V$. When $V_Y = \pm 5V$, the worst case multiplication error occurs when $V_X \approx 0.8V$ (Refer to typical performance curves).



Operation At Various Supply Voltages

The HA-2547 will operate over a range of supply voltages, ±8 to ±15 volts. Use of supply voltages below ±12 volts will cause degradation of electrical parameters.

Offset Adjustment

The signal channel offset voltage may be nulled by using a 20K potentiometer between $V_{Y|O}$ Adjust pins A and B and connecting the wiper to -Vs. Reducing the signal channel offset voltage will reduce V_X AC feedthrough and improve the multiplication error. Output offset voltage can also be nulled by connecting V_{Z-} to the wiper of a potentiometer which is tied between +V and -V.



HA-2556

PRELIMINARY

Engtime

August 1991

Wideband Four Quadrant Voltage Output Analog Multiplier

reatures	
High Speed Voltage Output	350V/μs
Low Multiplication Error	1.5%
Input Bias Currents	5μΑ
Y Input Feedthrough	60dB
Wide X and Y Channel Bandwidth	. 30MHz

Gain Flatness to 10 MHz 0.10dB

Applications

- Military Avionics
- Missile Guidance Systems
- Medical Imaging Displays
- Video Mixers
- Sonar AGC Processors
- Radar Signal Conditioning
- Voltage Controlled Amplifier
- Vector Generator

Description


The HA-2556 is a monolithic, high speed, four quadrant, analog multiplier constructed in the Harris Dielectrically Isolated High Frequency Process. The high frequency performance of the HA-2556 rivals the best analog multipliers currently available including hybrids.

The HA-2556 has a voltage output X and Y channel bandwidth of 30MHz, and a 350V/ μ s slew rate. High bandwidth and slew rate make this part an ideal component for use in video systems. The suitability for precision video applications is demonstrated further by the 0.1dB gain flatness to 10MHz, 1.5% multiplication error, -60dB feedthrough and differential inputs with 5 μ A bias currents. The HA-2556 also has low differential gain (0.1%) and phase (0.19) errors.


The HA-2556 is well suited for AGC circuits as well as mixer applications for sonar, radar, and medical imaging equipment. The voltage output of the HA-2556 simplifies many designs by eliminating the current-to-voltage conversion stage required for current output multipliers.

The HA-2556-9 has guaranteed operation from -40°C to +85°C. The HA-2556-5 has guaranteed operation from 0°C to +70°C. The HA-2556 is available in a 16 pin Ceramic DIP. For MIL-STD-883 compliant product and LCC packages consult the HA-2556/883 datasheet.

Pinout



Simplified Schematic



Specifications HA-2556

Absolute Maximum Ratings (Note 1) Operating Temperature Range Voltage Between V+ and V- Terminals 35V Differential Input Voltage 6V Output Current ±60mA Maximum Junction Temperature +175°C Storage Temperature Range -65°C ≤ T_A ≤ +150°C

Electrical Specifications V+ = 15V, V- = -15V, $R_L = 1K$, $C_L = 50pF$, Unless Otherwise Specified

		ŀ	IA-2556-	9	۲	IA-2556-	5	
PARAMETER	ТЕМР	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
MULTIPLIER PERFORMANCE								
Multiplication Error (Note 2)	+25°C	-	1.5	3	-	1.5	3	%
	Full	-	3.0	6	-	3.0	6	%
Multiplication Error Drift	Full	-	0.003	-	-	0.003	-	%/°C
Differential Gain (Note 3,10)	+25°C	- 1	0.1	0.2	-	0.1	0.2	%
Differential Phase (Note 3,10)	+25°C	-	0.1	0.3	-	0.1	0.3	Deg.
Gain Flatness (Note 6,10)		[İ	l		l
DC to 10 MHz	+25°C	-	0.1	0.2	-	0.1	0.2	dB
Scale Factor	+25°C	-	5	-	-	5	-	V
1% Vector Bandwidth Error	+25°C	-	260	-	-	260	-	kHz
THD + N (Note 4)	+25°C	-	0.03	-	-	0.03	-	%
Voltage Noise (Note 12)								ł
f _O =10Hz	+25°C	-	400] -	-	400	-	nV/√i
f _O =100Hz	+25°C	-	150	-	-	150	-	nV/√I
f _O =1kHz	+25°C		75		-	75	-	nV/√l
SIGNAL INPUT, V _X , V _Y , V _Z								
Input Offset Voltage	+25°C	-	3	10	-	3	10	mV
	Full	-	8	20	-	8	20	mV
Average Offset Voltage Drift	Full	-	45	-	-	45	-	μV/0
Input Bias Current	+25°C	-	5	10	-	5	10	μА
	Full	-	10	15	-	10	15	μА
Input Offset Current	+25°C	-	0.5	1	-	0.5	1	μА
	Full	-	1.0	1.5	-	1.0	1.5	μА
Differential Input Resistance	+25°C	-	720	-	-	720	-	kΩ
Small Signal Bandwidth (-3dB)	+25°C	-	30	_	-	30	_	МН
Full Power Bandwidth (Note 5)	+25°C	-	9.5	_	-	9.5	-	MHz
Y Input Feedthrough (Note 11)	+25°C	-	-60	-	-	-60	-	dB
Differential Input Range	+25°C	±5	-	-	±5	-	-	V
Common Mode Range	+25°C	-	±9	-	-	±9	-	Volts
CMRR (Note 6)	Full	60	78	-	60	78	_	dB
V _X , V _Y TRANSIENT RESPONSE								
Slew Rate (Note 7)	+25°C	-	350	-	-	350	-	V/µs
Rise Time (Note 8)	+25°C	-	11	-	-	11	-	ns
Overshoot (Note 8)	+25°C	-	17	-	-	17	-	%
Propagation Delay	+25°C	-	25	-	-	25	-	ns
Settling Time (Note 7) 0.1%	+25°C	_	200	_		200	_	ns

Specifications HA-2556

Electrical Specifications (Continued) V+ = 15V, V- = -15V, $R_L = 1K$, $C_L = 50pF$, Unless Otherwise Specified

		HA-2556-9		HA-2556-5					
PARAMETER	TEMP	MIN	TYP	MAX	MIN	TYP	MAX	UNITS	
V _Z TRANSIENT RESPONSE									
Slew Rate (Note 7)	+25°C	-	350	-	-	350	-	V/µs	
Rise Time (Note 8)	+25°C	-	11	-	-	11	-	ns	
Overshoot (Note 8)	+25°C	-	17	-	-	17	-	%	
Propagation Delay	+25°C	-	25	-	-	25	-	ns	
Settling Time (Note 7) 0.1%	+25°C		200	-	-	200	-	ns	
OUTPUT CHARACTERISTICS									
Output Voltage Swing (Note 13)	Full	-	±6.05	-	-	±6.05	_	Volts	
Output Current	Full	±20	±45	-	±20	±45	-	mA	
Output Resistance	+25°C	<u> </u>	1	-	1	-	-	Ω	
POWER SUPPLY									
PSRR (Note 9)	Full	-	63	-	-	63	-	dB	
Supply Current	Full		18	20	-	18	20	mA	

NOTES:

- Absolute maximum ratings are limiting values, applied individually, beyond which the servicability of the circuit may be impaired. Functional operation under any of these conditions is not necessarily implied.
- 2. Error is percent of full scale, 1% = 50mV.
- 3. $f_0 = 4.43 \text{MHz}$, $V_Y = 300 \text{mVp-p}$, 0 to 1Vdc offset, $V_X = 5 \text{V}$.
- 4. $f_0 = 10kHz$, $V_Y = 1Vrms$, $V_X = 5V$.


6. $V_{IN} = 0$ to ±10.

5. Full Power Bandwidth calculated by equation:

$$FPBW = \frac{Slew Rate}{2\pi V_{peak}}, V_{peak} = 5V.$$

- 7. $V_{OUT} = 0$ to ±5V.
- 8. $V_{OUT} = 0$ to ± 100 mV.
- 9. $V_S = \pm 12V$ to $\pm 15V$.
- 10. Guaranteed by characterization and not 100% tested.
- 11. fo = 5MHz.
- 12. $V_X = V_Y = 0$.
- 13. $V_X = 5.5V$, $V_Y = \pm 5.5$

Functional Block Diagram



The transfer equation for the HA-2556 is: $(Y_{X+} - Y_{X-})$, $(Y_{Y+} - Y_{Y-}) = SF(V_{Z+} - V_{Z-})$, where SF = Scale Factor = 5V VX, VY, VZ = Differential Inputs.



HA-2557

PRELIMINARY

August 1991

\ \	Nidebar	nd Four	Quadran
Current	Output	Analog	Multiplie

r	e	a	ι	и	•	es	

Low Multiplication Error	1.5%
Input Bias Currents	5μ A
• Y Input Feedthrough @ 5MHz	60dB
• Wide V and V Channel Bandwidth	100884-

Applications

- Military Avionics
- . Missile Guidance Systems
- Medical Imaging Displays
- Video Mixers
- Sonar AGC Processors
- Radar Signal Conditioning
- Voltage Controlled Amplifier
- Vector Generator

Description

The HA-2557 is a monolithic, high speed, four quadrant, analog multiplier constructed in Harris' Dielectrically Isolated High Frequency Process. The high frequency performance of the HA-2557 rivals the best analog multipliers currently available including hybrids.


The single-ended current output of the HA-2557 has a 100MHz signal bandwidth (R_L = 50 Ω). High bandwidth and low distortion make this part an ideal component in video systems. The suitability for precision video applications is demonstrated further by low multiplication error (1.5%), low feedthrough (-60dB), and differential inputs with low bias currents (5 μ A). The HA-2557 is also well suited for mixer circuits as well as AGC applications for sonar, radar, and medical imaging equipment.

The current output of the HA-2557 allows it to achieve higher bandwidths than voltage output multipliers. Full scale output current is trimmed to 1.6mA. An internal 2500Ω feedback resistor is also provided to accurately convert the current, if desired, to a full scale output voltage of $\pm 4V$. The HA-2557 is not limited to multiplication applications only; frequency doubling and power detection are also possible.

The HA-2557-9 has guaranteed operation from -40°C to +85°C, while the HA-2557-5 has guaranteed operation from 0°C to +70°C. The HA-2557 is available in a 16 pin Ceramic DIP. For MIL-STD-883 compliant product and LCC packages consult the HA-2557/883 datasheet.

Pinout HA1-2557 (CERAMIC DIP) TOP VIEW 16 V_{XIO}A GND 1 15 V_{XIO}B V_{REF} 2 V_{YIO}B 3 14 NC VYIOA 4 13 12 V_X · 11 + V 10 RZ I OUT 8 9 NC

Schematic



Specifications HA-2557

Absolute Maximum Ratings (Note 1)

Operating Temperature Range

Voltage Between V+ and V- Terminals	35V
Differential Input Voltage	6V
Output Current	3mA
Maximum Junction Temperature	+175°C

HA-2557-9	-40° C $\leq T_{A} \leq +85^{\circ}$ C
HA-2557-5	$0^{\circ}C \le T_{A} \le +70^{\circ}C$
Storage Temperature Range	65°C ≤ T _A ≤ +150°C

Electrical Specifications +V = +15V, -V = -15V, Unless Otherwise Specified

		HA-2557-9			HA-2557-5				
PARAMETER	TEMP	MIN	TYP	MAX	MIN	TYP	MAX	UNITS	
MULTIPLIER PERFORMANCE									
Multiplication Error (Note 2)	+25°C	-	1.5	3	-	1.5	3	%FS	
	Full	-	3.0	6	-	3.0	6	%FS	
Multiplication Error Drift	Full	-	0.003	-	-	0.003	-	%/°C	
Scale Factor	+25°C	-	10	-	-	10	-	kV-۵	
THD+N (Note 3)	+25°C	-	0.03	-	-	0.03	-	%	
Output Offset Voltage (Note 4)	+25°C	-	6	15	-	6	15	mV	
	Full	-	14	20	-	14	20	mV	
Average Offset Voltage Drift	Full						<u> </u>	μV/ο	
V_X, V_Y, V_Z									
Input Offset Voltage	+25°C	-	4	10	-	4	10	mV	
	Full	-	8	20	-	8	20	mV	
Average Offset Voltage Drift	Full	-	35	-	-	35	-	μV/0	
Input Bias Current	+25°C	-	5	10	-	5	10	μА	
	Full	-	10	15	-	10	15	μА	
Input Offset Current	+25°C	-	0.5	1	-	0.5	1	μА	
	Full	-	1.0	1.5	-	1.0	1.5	μА	
Differential Input Resistance	+25°C	-	720	-	-	720	-	kΩ	
Small Signal Bandwidth (-3dB) (Note 5)	+25°C	-	100	-	- 1	100	-	MH:	
Y Input Feedthrough (Note 8)	+25°C	-	-60	-	-	-60	-	dB	
Differential Input Range	+25°C	±4	-	-	±4	-	-	Volt	
Common Mode Range	+25°C	۱ -	±9	-	-	±9	-	Volt	
CMRR (Note 6)	Full	60	78	-	60	78		dB	
V _X , V _Y TRANSIENT RESPONSE (Note 5)									
Rise Time	+25°C	-	5	-	-	5	-	ns	
Propagation Delay	+25°C	-	3	-	-	3		ns	
OUTPUT CHARACTERISTICS									
Full Scale Output Compliance Voltage	Full	-	4	-	-	4	-	Volt	
Full Scale Output Current	+ 25 °C	-	1.6	-	-	1.6	-	mA	
Internal Feedback Resistor (RZ)	+25°C	-	2500	-	-	2500	-	Ω	
Output Resistance	+25°C		1.5		-	1.5	_	MΩ	
POWER SUPPLY									
PSRR (Note 7)	Full	-	63	-	-	63	-	dB	
Icc	Full	-	18	20	-	18	20	m/	

NOTES:

Absolute maximum ratings are limiting values, applied individually, beyond which the servicability of the circuit may be impaired. Functional operation under any of these conditions is not necessarily implied.

^{2.} Error is percent of full scale, 1% = 50mV.

^{3.} $f_0 = 10kHz$, $V_Y = 1Vrms$, $V_X = 4V$.

^{4.} $V_X = 0V$, $V_Y = 0V$.

^{5.} $R_L = 50\Omega$.


^{6.} $V_{CM} = 0$ to ±9V.

^{7.} $V_S = \pm 12V$ to $\pm 15V$.


^{8.} fo = 5MHz. Relative to full scale output.



AC AND TRANSIENT RESPONSE TEST CIRCUIT



Vγ TRANSIENT RESPONSE Vertical Scale: Top 5V/Div Bottom: 100mV/Div Horizontal Scale: 20ns/Div





ICL8013 **Four Quadrant Analog Multiplier**

GENERAL DESCRIPTION


The ICL8013 is a four quadrant analog multiplier whose output is proportional to the algebraic product of two input signals. Feedback around an internal op-amp provides level shifting and can be used to generate division and square root functions. A simple arrangement of potentiometers may be used to trim gain accuracy, offset voltage and feedthrough performance. The high accuracy, wide bandwidth, and increased versatility of the ICL8013 make it ideal for all multiplier applications in control and instrumentation systems. Applications include RMS measuring equipment, frequency doublers, balanced modulators and demodulators, function generators, and voltage controlled amplifiers.

FEATURES

- Accuracy of ±0.5% ("A" Version)
- Full ± 10V Input Voltage Range
- 1MHz Bandwidth
- Uses Standard ± 15V Supplies
- Built-in Op Amp Provides Level Shifting, Division and Square Root Functions

ORDERING INFORMATION

Part Number	Multiplication Error	Temperature Range	Package
ICL8013AM TX	±0.5%)	-55°C to +125°C	
ICL8013BM TX	±1% } MAX	-55°C to +125°C	
ICL8013CM TX	±2% J	−55°C to +125°C	10-LEAD
ICL8013AC TX	±5%)	0°C to +70°C	TO-100
ICL8013BC TX	±1% }MAX	0°C to +70°C	
ICL8013CC TX	±2% J	0°C to +70°C	



ABSOLUTE MAXIMUM RATINGS

Supply Voltage ±18V	Operating Temperature Range:
Power Dissipation (Note 1) 500mW	ICL8013XC
Input Voltages	ICL8013XM55°C to +125°C
$(X_{IN}, Y_{IN}, Z_{IN}, X_{OS}, Y_{OS}, Z_{OS}) \dots V_{SUPPLY}$	Storage Temperature Range65°C to +150°C
	Lead Temperature (Soldering, 10sec) 300°C

NOTE 1: Derate at 6.8mW/°C for operation at ambient temperature above 75°C.


NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


ELECTRICAL CHARACTERISTICS (Unless otherwise specified $T_A = 25^{\circ}C$, $V_{SUPPLY} = \pm 15V$, Gain and Offset Potentiometers Externally Trimmed)

Da	arameter	Test Conditions	10	CL8013	BA	10	CL8013	B	I	CL8013	C	Units
		Test Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Office
Multiplier Fun	ction			XY 10			XY 10			XY 10		
Multiplication	Error	-10 <x<10 -10<y<10< td=""><td></td><td></td><td>0.5</td><td></td><td></td><td>1.0</td><td></td><td></td><td>2.0</td><td>% Full Scale</td></y<10<></x<10 			0.5			1.0			2.0	% Full Scale
Divider Functi	on			10Z X			10Z X			10Z X		
Division Error		X=-10 X=-1		0.3 1.5			0.3 1.5			0.3 1.5		% Full Scale % Full Scale
Feedthrough		$X=0, Y=\pm 10V$ $Y=0, X=\pm 10V$			50 50			100 100			200 150	mV mV
Non-Linearity	X Input	X=20V _{p-p} Y= ±10Vdc		±0.5			±0.5			±0.8		%
	Y Input	$Y = 20V_{p-p}$ $X = \pm 10Vdc$		±0.2			±0.2			±0.3		%
Frequency Re Small Signal E	esponse Bandwidth (-3dB)			1.0			1.0			1.0		MHz
Full Power Ba	ndwidth			750			750			750		kHz
Slew Rate				45			45			45		V/μs
1% Amplitude	e Error			75			75			75		kHz
1% Vector Err (0.5° Phase Sl				5			5			5		kHz
Settling Time (to ±2% of Fi	inal Value)	V _{IN} = ±10V		1			1			1		μs
Overload Rec (to $\pm 2\%$ of Fi				1			1			1		μs
Output Noise		5 Hz to 10 kHz 5 Hz to 5 MHz		0.6 3			0.6 3			0.6 3		mV rms mV rms
Input	X Input	V _{IN} =0V		10			10			10		MΩ
Resistance	Y Input			6			6			6		MΩ
	Z Input			36			36			36		kΩ
Input Bias Current	X or Y Input	V _{IN} =0V		2	5			7.5			10	μΑ
	Z Input			25			25			25		μΑ
Power	Multiplication Error			0.2			0.2			0.2		%/%
Supply Variation	Output Offset				50			75			100	mV/V
variation	Scale Factor			0.1			0.1			0.1		%/%
Quiescent Cui	rrent			3.5	6.0		3.5	6.0		3.5	6.0	mA

ELECTRICAL CHARACTERISTICS (Unless otherwise specified T_A = 25°C, V_{SUPPLY} = ± 15V, Gain and Offset Potentiometers Externally Trimmed) (Continued)

Parameter		Test Conditions ICL8013A		3A	ICL8013B			ICL8013C			Units	
		1000 001141110110	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	· • • • • • • • • • • • • • • • • • • •
The Followin	g Specification	s Apply Over the Op	eratir	ng Tem	peratu	re Ra	nges					
Multiplication Error		-10V <x<sub>IN<10V, -10V<y<sub>IN<10V</y<sub></x<sub>		1.5			2			3		% Full Scale
Average	Accuracy			0.06			0.06			0.06		%/°C
Temperature Coefficients	Output Offset			0.2			0.2			0.2		mV/°C
Coemcients	Scale Factor			0.04			0.04			0.04		%/°C
Input Bias	X or Y Input	V _{IN} =0V			5			5			10	μΑ
Current	Z Input				25			25			35	μΑ
Input Voltage (X, Y, or Z)					±10			±10			±10	٧
Output Voltag	e Swing	$R_L \ge 2k\Omega$ $C_L < 1000pF$		±10			±10			±10		٧





DETAILED DESCRIPTION

The fundamental element of the ICL8013 multiplier is the bipolar differential amplifier of Figure 3.

The small signal differential voltage gain of this circuit is given by

$$A_{V} = \frac{V_{OUT}}{V_{IN}} = \frac{R_{L}}{r_{e}}$$

Substituting
$$r_e = \frac{1}{g_m} = \frac{kT}{ql_E}$$

$$V_{OUT} = V_{IN} \frac{R_L}{r_e} = V_{IN} \bullet \frac{ql_E R_L}{kT}$$

The output voltage is thus proportional to the product of the input voltage V_{IN} and the emitter current I_{E} . In the simple transconductance multiplier of Figure 4, a current source comprising Q_3 , D_1 , and R_Y is used. If V_Y is large compared with the drop across D_1 , then

$$I_D \sim \frac{V_Y}{R_Y} = 2I_E$$
 and

$$V_{OUT} = \frac{qR_L}{kTR_Y} (V_X \bullet V_Y)$$


There are several difficulties with this simple modulator:

- 1: V_Y must be positive and greater than V_D.
- 2: Some portion of the signal at V_X will appear at the output unless $I_E = 0$.
- V_X must be a small signal for the differential pair to be linear.
- 4: The output voltage is not centered around ground.

The first problem relates to the method of converting the V_Y voltage to a current to vary the gain of the V_X differential pair. A better method, Figure 5, uses another differential pair but with considerable emitter degeneration. In this cir-

ICL8013


cuit the differential input voltage appears across the common emitter resistor, producing a current which adds or subtracts from the quiescent current in either collector. This type of voltage to current converter handles signals from 0 volts to ± 10 volts with excellent linearity.




The second problem is called feedthrough; i.e. the product of zero and some finite input signal does not produce zero output voltage. The circuit whose operation is illustrat-


zero output voltage. The circuit whose operation is illustrated by Figures 6A, B, and C overcomes this problem and forms the heart of many multiplier circuits in use today. This circuit is basically two matched differential pairs with cross counted collectors. Consider the case shown in 6A of

This circuit is basically two matched differential pairs with cross coupled collectors. Consider the case shown in 6A of exactly equal current sources biasing the two pairs. With a small positive signal at V_{IN} , the collector current of Q_1 and Q_4 will increase but the collector currents of Q_2 and Q_3 will decrease by the same amount. Since the collectors are cross coupled the current through the load resistors remains unchanged and independent of the V_{IN} input voltage.





In Figure 6B, notice that with $V_{IN}\!=\!0$ any variation in the ratio of biasing current sources will produce a common mode voltage across the load resistors. The differential output voltage will remain zero. In Figure 6C we apply a differential input voltage with unbalanced current sources. If I_{E1} is twice I_{E2} , the gain of differential pair Q_1 and Q_2 is twice the gain of pair Q_3 and Q_4 . Therefore, the change in cross coupled collector currents will be unequal and a differential output voltage will result. By replacing the separate biasing current sources with the voltage to current converter of Figure 5 we have a balanced multiplier circuit capable of four quadrant operation (Figure 7).





This circuit of Figure 7 still has the problem that the input voltage $V_{\rm IN}$ must be small to keep the differential amplifier in the linear region. To be able to handle large signals, we need an amplitude compression circuit.










Figure 4 showed a current source formed by relying on the matching characteristics of a diode and the emitter base junction of a transistor. Extension of this idea to a differential circuit is shown in Figure 8A. In a differential pair, the input voltage splits the biasing current in a logarithmic ratio. (The usual assumption of linearity is useful only for small signals.) Since the input to the differential pair in Figure 8A is the difference in voltage across the two diodes, which in turn is proportional to the log of the ratio of drive currents, it follows that the ratio of diode currents and the ratio of collector currents are linearly related and independent of amplitude. If we combine this circuit with the voltage to current converter of Figure 5, we have Figure 8B. The output of the differential amplifier is now proportional to the input voltage over a large dynamic range, thereby improving linearity while minimizing drift and noise factors.

The complete schematic is shown in Figure 9. The differential pair Q_3 and Q_4 form a voltage to current converter whose output is compressed in collector diodes Q_1 and Q_2 . These diodes drive the balanced cross-coupled differential amplifier Q_7/Q_8 Q_{14}/Q_{15} . The gain of these amplifiers is modulated by the voltage to current converter Q_9 and Q_{10} . Transistors Q_5 , Q_6 , Q_{11} , and Q_{12} are constant current sources which bias the voltage to current converter. The output amplifier comprises transistors Q_{16} through Q_{27} .




MULTIPLICATION

In the standard multiplier connection, the Z terminal is connected to the op amp output. All of the modulator output current thus flows through the feedback resistor R27 and produces a proportional output voltage.



Multiplier Trimming Procedure

- 1. Set $X_{IN} = Y_{IN} = 0V$ and adjust Z_{OS} for zero Output.
- Apply a ± 10V low frequency (≤100Hz) sweep (sine or triangle) to Y_{IN} with X_{IN}=0V, and adjust X_{OS} for minimum output.
- 3. Apply the sweep signal of Step 2 to X_{IN} with $Y_{IN}\!=\!0V$ and adjust Y_{OS} for minimum Output.
- 4. Readjust ZOS as in Step 1, if necessary.
- With X_{IN} = 10.0V DC and the sweep signal of Step 2 applied to Y_{IN}, adjust the Gain potentiometer for Output = Y_{IN}. This is easily accomplished with a differential scope plug-in (A+B) by inverting one signal and adjusting Gain control for (Output Y_{IN}) = Zero.




DIVISION


If the Z terminal is used as an input, and the output of the op-amp connected to the Y input, the device functions as a divider. Since the input to the op-amp is at virtual ground, and requires negligible bias current, the overall feedback forces the modulator output current to equal the current produced by Z.

Therefore
$$I_O = X_{IN} \bullet Y_{IN} = \frac{Z_{IN}}{R} = 10Z_{IN}$$

Since $Y_{IN} = E_{OUT}$, $E_{OUT} = \frac{10Z_{IN}}{X_{IN}}$

Note that when connected as a divider, the X input must be a negative voltage to maintain overall negative feedback.







Divider Trimming Procedure

- Set trimming potentiometers at mid-scale by adjusting voltage on pins 7, 9 and 10 (X_{OS}, Y_{OS}, Z_{OS}) for zero volts.
- With Z_{IN} = 0V, trim Z_{OS} to hold the Output constant, as X_{IN} is varied from −10V through −1V.
- With Z_{IN} = 0V and X_{IN} = -10.0V adjust Y_{OS} for zero Output voltage.
- With Z_{IN}=X_{IN} (and/or Z_{IN}=-X_{IN}) adjust X_{OS} for minimum worst-case variation of Output, as X_{IN} is varied from -10V to -1V.
- Repeat Steps 2 and 3 if Step 4 required a large initial adjustment.
- With Z_{IN}=X_{IN} (and/or Z_{IN}=-X_{IN}) adjust the gain control until the output is the closest average around +10.0V (-10V for Z_{IN}=-X_{IN}) as X_{IN} is varied from -10V to -3V.

SQUARING

The squaring function is achieved by simply multiplying with the two inputs tied together. The squaring circuit may also be used as the basis for a frequency doubler since $\cos^2\omega t = \frac{1}{2}$ (cos $2\omega t + 1$).






SQUARE ROOT


Tying the X and Y inputs together and using overall feed-back from the Op Amp results in the square root function. The output of the modulator is again forced to equal the current produced by the Z input.

$$I_0 = X_{IN} \bullet Y_{IN} = (-E_{OUT})^2 = 10Z_{IN}$$

 $E_{OUT} = -\sqrt{10Z_{IN}}$

The output is a negative voltage which maintains overall negative feedback. A diode in series with the Op Amp output prevents the latchup that would otherwise occur for negative input voltages.






Square Root Trimming Procedure


- 1. Connect the ICL8013 in the Divider configuration.
- Adjust Z_{OS}, Y_{OS}, X_{OS}, and Gain using Steps 1 through 6 of Divider Trimming Procedure.
- Convert to the Square Root configuration by connecting X_{IN} to the Output and inserting a diode between Pin 4 and the Output node.
- With Z_{IN}=0V adjust Z_{OS} for zero Output voltage.


VARIABLE GAIN AMPLIFIER


Most applications for the ICL8013 are straight forward variations of the simple arithmetic functions described above. Although the circuit description frequently disguises the fact, it has already been shown that the frequency doubler is nothing more than a squaring circuit. Similarly the variable gain amplifier is nothing more than a multiplier, with the input signal applied at the X input and the control voltage applied at the Y input.




TYPICAL APPLICATIONS












TYPICAL PERFORMANCE CHARACTERISTICS







DEFINITION OF TERMS

Multiplication/Division Error: This is the basic accuracy specification. It includes terms due to linearity, gain, and offset errors, and is expressed as a percentage of the full scale output.

Feedthrough: With either input at zero, the output of an ideal multiplier should be zero regardless of the signal applied to the other input. The output seen in a non-ideal multiplier is known as the feedthrough.

Nonlinearity: The maximum deviation from the best straight line constructed through the output data, expressed as a percentage of full scale. One input is held constant and the other swept through its nominal range. The nonlinearity is the component of the total multiplication/division error which cannot be trimmed out.

ICL8038

Precision Waveform Generator/Voltage Controlled Oscillator

GENERAL DESCRIPTION

The ICL8038 Waveform Generator is a monolithic integrated circuit capable of producing high accuracy sine, square, triangular, sawtooth and pulse waveforms with a minimum of external components. The frequency (or repetition rate) can be selected externally from .001Hz to more than 300kHz using either resistors or capacitors, and frequency modulation and sweeping can be accomplished with an external voltage. The ICL8038 is fabricated with advanced monolithic technology, using Schottky-barrier di-odes and thin film resistors, and the output is stable over a wide range of temperature and supply variations. These devices may be interfaced with phase locked loop circuitry to reduce temperature drift to less than 250ppm/°C.


FEATURES

- Low Frequency Drift With Temperature — 250ppm/°C
- Simultaneous Sine, Square, and Triangle Wave Outputs
- Low Distortion 1% (Sine Wave Output)
- High Linearity 0.1% (Triangle Wave Output)
- Wide Operating Frequency Range 0.001Hz to 300kHz
- Variable Duty Cycle 2% to 98%
- High Level Outputs TTL to 28V
- Easy to Use Just A Handful of External Components Required

ORDERING INFORMATION

Part Number	Stability	Temp. Range	Package
ICL8038CCPD	250ppm/°C typ	0°C to +70°C	14 pin DIP
ICL8038CCJD	250ppm/°C typ	0°C to +70°C	14 pin CERDIP
ICL8038BCJD	180ppm/°C typ	0°C to +70°C	14 pin CERDIP
ICL8038ACJD	120ppm/°C typ	0°C to +70°C	14 pin CERDIP
ICL8038BMJD*	350ppm/°C max	-55°C to +125°C	14 pin CERDIP
ICL8038AMJD*	250ppm/°C max	−55°C to +125°C	14 pin CERDIP

*Add /883B to part number if 883 processing is required.





ABSOLUTE MAXIMUM RATINGS

Supply Voltage (V ⁻ to V ⁺)	Storage Temperature Range65°C to +150°C Operating Temperature Range:
Input Voltage (any pin) V- to V+	8038AM, 8038BM – 55°C to +125°C
Input Current (Pins 4 and 5)	8038AC, 8038BC, 8038CC 0°C to +70°C
Output Sink Current (Pins 3 and 9)	Lead Temperature (Soldering, 10sec) 300°C

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

NOTE 1: Derate ceramic package at 12.5mW/°C for ambient temperatures above 100°C.

ELECTRICAL CHARACTERISTICS $(V_{SLIPPLY} = \pm 10V \text{ or } + 20V, T_A = 25^{\circ}C, R_L = 10k\Omega, Test Circuit Unless$ Otherwise Specified)

Symbol	General Characteristics		3038CC	;	8038BC(BM)			8038AC(AM)			Units
Symbol	General Characteristics	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Oilles
V _{SUPPLY}	Supply Voltage Operating Range										
٧+	Single Supply	+10		+30	+10		30	+10		30	٧
V+, V-	Dual Supplies	±5		±15	±5		±15	±5		±15	٧
ISUPPLY	Supply Current (V _{SUPPLY} = ± 10V)(2)										
	8038AM, 8038BM					12	15		12	15	mA
	8038AC, 8038BC, 8038CC		12	20		12	20		12	20	mA
Frequency	Characteristics (all waveforms)										
f _{max}	Maximum Frequency of Oscillation	100			100			100			kHz
f _{sweep}	Sweep Frequency of FM Input		10			10			10		kHz
	Sweep FM Range(3)		35:1			35:1			35:1		
	FM Linearity 10:1 Ratio		0.5			0.2			0.2		%
Δf/ΔΤ	Frequency Drift With Temperature ⁽⁵⁾ 8038 AC, BC, CC 0°C to 70°C		250			180			120		ppm/°C
	8038 AM, BM, -55°C to 125°C						350			250	ppiii/ C
Δf/ΔV	Frequency Drift With Supply Voltage (Over Supply Voltage Range)		0.05			0.05			0.05		%/V
Output Cha	racteristics	<u> </u>					·				
lolk	Square-Wave Leakage Current (V ₉ = 30V)			1			1			1	μΑ
V _{SAT}	Saturation Voltage (I _{SINK} = 2mA)		0.2	0.5		0.2	0.4		0.2	0.4	٧
t _r	Rise Time (R _L = $4.7k\Omega$)		180			180			180		ns
t _f	Fall Time ($R_L = 4.7k\Omega$)		40			40			40		ns
ΔD	Typical Duty Cycle Adjust (Note 6)	2		98	2		98	2		98	%
V _{TRIANGLE}	Triangle/Sawtooth/Ramp Amplitude (R _{TRI} = 100k Ω)	0.30	0.33		0.30	0.33		0.30	0.33		xV _{SUPPLY}
	Linearity		0.1			0.05			0.05		%
Z _{OUT}	Output Impedance (I _{OUT} =5mA)		200			200			200		Ω
V _{SINE}	Sine-Wave Amplitude (R _{SINE} = 100kΩ)	0.2	0.22		0.2	0.22		0.2	0.22		xV _{SUPPLY}
THD	THD (R _S = 1M Ω) ⁽⁴⁾		2.0	5		1.5	3		1.0	1.5	%
THD	THD Adjusted (Use Figure 6)		1.5			1.0			0.8		%

NOTES: 2. R_A and R_B currents not included.

- 3. $V_{SUPPLY} = 20V$; R_A and $R_B = 10k\Omega$, $f \approx 10kHz$ nominal; can be extended 1000 to 1. See Figures 7a and 7b.
- 4. 82kΩ connected between pins 11 and 12, Triangle Duty Cycle set at 50%. (Use RA and RB.)
- Figure 3, pins 7 and 8 connected, V_{SUPPLY} = ±10V. See Typical Curves for T.C. vs V_{SUPPLY}.
 Not tested, typical value for design purposes only.

TEST CONDITIONS

Parameter		RA	R _B	RL	C ₁	SW ₁	Measure
Supply Current		10kΩ	10kΩ	10kΩ	3.3nF	Closed	Current into Pin 6
Sweep FM Range(1)		10kΩ	10kΩ	10kΩ	3.3nF	Open	Frequency at Pin 9
Frequency Drift with Temperature		10kΩ	10kΩ	10kΩ	3.3nF	Closed	Frequency at Pin 3
Frequency Drift with Supply Voltage(2)		10kΩ	10kΩ	10kΩ	3.3nF	Closed	Frequency at Pin 9
Output Amplitude: (Note 4)	Sine	10kΩ	10kΩ	10kΩ	3.3nF	Closed	Pk-Pk output at Pin 2
	Triangle	10kΩ	10kΩ	10kΩ	3.3nF	Closed	Pk-Pk output at Pin 3
Leakage Current (off) ⁽³⁾		10kΩ	10kΩ		3.3nF	Closed	Current into Pin 9
Saturation Voltage (on)(3)		10kΩ	10kΩ		3.3nF	Closed	Output (low) at Pin 9
Rise and Fall Times (Note 5)		10kΩ	10kΩ	4.7kΩ	3.3nF	Closed	Waveform at Pin 9
Duty Cycle Adjust: (Note 5)	MAX	50kΩ	~1.6kΩ	10kΩ	3.3nF	Closed	Waveform at Pin 9
	MIN	~25kΩ	50kΩ	10kΩ	3.3nF	Closed	Waveform at Pin 9
Triangle Waveform Linearity		10kΩ	10kΩ	10kΩ	3.3nF	Closed	Waveform at Pin 3
Total Harmonic Distortion		10kΩ	10kΩ	10kΩ	3.3nF	Closed	Waveform at Pin 2

NOTES: 1. The hi and lo frequencies can be obtained by connecting pin 8 to pin 7 (f_h) and then connecting pin 8 to pin 6 (f₁₀). Otherwise apply Sweep Voltage at pin 8 (% V_{SUPPLY} +2V) V_{SWEEP} V_{SUPPLY} where V_{SUPPLY} is the total supply voltage. In Figure 7b, pin 8 should vary between 5.3V and 10V with respect to ground.

- 2. $10V \le V^+ \le 30V$, or $\pm 5V \le V_{SLIPPLY} \le \pm 15V$.
- 3. Oscillation can be halted by forcing pin 10 to +5 volts or -5 volts.
- 4. Output Amplitude is tested under static conditions by forcing pin 10 to 5.0V then to -5.0V.
- 5. Not tested; for design purposes only.

DEFINITION OF TERMS:

Supply Voltage (V_{SUPPLY}). The total supply voltage from V^+ to V^-

Supply Current. The supply current required from the power supply to operate the device, excluding load currents and the currents through $R_{\rm A}$ and $R_{\rm B}$.

Frequency Range. The frequency range at the square wave output through which circuit operation is guaranteed.

Sweep FM Range. The ratio of maximum frequency to minimum frequency which can be obtained by applying a sweep voltage to pin 8. For correct operation, the sweep voltage should be within the range

FM Linearity. The percentage deviation from the best-fit straight line on the control voltage versus output frequency curve.


Output Amplitude. The peak-to-peak signal amplitude appearing at the outputs.

Saturation Voltage. The output voltage at the collector of Q_{23} when this transistor is turned on. It is measured for a sink current of 2mA.

Rise and Fall Times. The time required for the square wave output to change from 10% to 90%, or 90% to 10%, of its final value.


Triangle Waveform Linearity. The percentage deviation from the best-fit straight line on the rising and falling triangle waveform.


Total Harmonic Distortion. The total harmonic distortion at the sine-wave output.




ICL8038


TYPICAL PERFORMANCE CHARACTERISTICS

















Performance of Triangle-Wave Output









0326-11

10


Performance of Sine-Wave Output





0326-13

0326-10



DETAILED DESCRIPTION (See Figure 1)

An external capacitor C is charged and discharged by two current sources. Current source #2 is switched on and off by a flip-flop, while current source #1 is on continuously. Assuming that the flip-flop is in a state such that current source #2 is off, and the capacitor is charged with a current I, the voltage across the capacitor rises linearly with time. When this voltage reaches the level of comparator #1 (set at 2/3 of the supply voltage), the flip-flop is triggered, changes states, and releases current source #2. This current source normally carries a current 21, thus the capacitor is discharged with a net-current I and the voltage across it drops linearly with time. When it has reached the level of comparator #2 (set at 1/3 of the supply voltage), the flip-flop is triggered into its original state and the cycle starts again.

Four waveforms are readily obtainable from this basic generator circuit. With the current sources set at I and 2I respectively, the charge and discharge times are equal. Thus a triangle waveform is created across the capacitor and the flip-flop produces a square-wave. Both waveforms are fed to buffer stages and are available at pins 3 and 9.

The levels of the current sources can, however, be selected over a wide range with two external resistors. Therefore, with the two currents set at values different from I and 21, an asymmetrical sawtooth appears at terminal 3 and pulses with a duty cycle from less than 1% to greater than 99% are available at terminal 9.

The sine-wave is created by feeding the triangle-wave into a non-linear network (sine-converter). This network provides a decreasing shunt-impedance as the potential of the triangle moves toward the two extremes.

WAVEFORM TIMING

The symmetry of all waveforms can be adjusted with the external timing resistors. Two possible ways to accomplish this are shown in Figure 5. Best results are obtained by keeping the timing resistors RA and RB separate (a). RA controls the rising portion of the triangle and sine-wave and the 1 state of the square-wave.

The magnitude of the triangle-waveform is set at 1/3 V_{SUP}-PLY; therefore the rising portion of the triangle is,

$$t_1\!=\!\frac{C\!\times\!V}{I}\!=\!\frac{C\!\times\!{}^1\!/_{\!3}\!\times\!V_{SUPPLY}\!\times\!R_A}{0.22\!\times\!V_{SUPPLY}}\!=\!\frac{R_A\!\times\!C}{0.66}$$

The falling portion of the triangle and sine-wave and the 0 state of the square-wave is:

$$t_{2} = \frac{C \times V}{I} = \frac{C \times \frac{1}{3} V_{SUPPLY}}{2(0.22) \frac{V_{SUPPLY}}{R_{B}} - 0.22 \frac{V_{SUPPLY}}{R_{A}}} = \frac{R_{A} R_{B} C}{0.66(2R_{A} - R_{B})}$$

Thus a 50% duty cycle is achieved when RA=RB.


If the duty-cycle is to be varied over a small range about 50% only, the connection shown in Figure 5b is slightly more convenient.

With two separate timing resistors, the frequency is given

$$f = \frac{1}{t_1 + t_2} = \frac{1}{\frac{R_A C}{0.66} \left(1 + \frac{R_B}{2R_A - R_B}\right)}$$


or, if
$$R_A = R_B = R$$

$$f = \frac{0.33}{BC}$$
 (for Figure 5a)



Neither time nor frequency are dependent on supply voltage, even though none of the voltages are regulated inside the integrated circuit. This is due to the fact that both currents and thresholds are direct, linear functions of the supply voltage and thus their effects cancel.

To minimize *sine-wave* distortion the $82k\Omega$ resistor between pins 11 and 12 is best made variable. With this arrangement distortion of less than 1% is achievable. To reduce this even further, two potentiometers can be connected as shown in Figure 6; this configuration allows a typical reduction of sine-wave distortion close to 0.5%.



SELECTING RA, RB and C

For any given output frequency, there is a wide range of RC combinations that will work, however certain constraints are placed upon the magnitude of the charging current for optimum performance. At the low end, currents of less than $1\mu A$ are undesirable because circuit leakages will contribute significant errors at high temperatures. At higher currents (I>5mA), transistor betas and saturation voltages will contribute increasingly larger errors. Optimum performance will, therefore, be obtained with charging currents of $10\mu A$ to 1mA. If pins 7 and 8 are shorted together, the magnitude of the charging current due to R_A can be calculated from:

$$I = \frac{R_1 \times (V^+ - V^-)}{(R_1 + R_2)} \times \frac{1}{R_A} = \frac{0.22(V^+ - V^-)}{R_A}$$

R₁ and R₂ are shown in Figure 13.


A similar calculation holds for R_B.

The capacitor value should be chosen at the upper end of its possible range.

WAVEFORM OUT LEVEL CONTROL AND POWER SUPPLIES

The waveform generator can be operated either from a single power-supply (10 to 30 Volts) or a dual power-supply (± 5 to ± 15 Volts). With a single power-supply the average levels of the triangle and sine-wave are at exactly one-half of the supply voltage, while the square-wave alternates between V+ and ground. A split power supply has the advantage that all waveforms move symmetrically about ground.

The square-wave output is not committed. A load resistor can be connected to a different power-supply, as long as the applied voltage remains within the breakdown capability of the waveform generator (30V). In this way, the square-wave output can be made TTL compatible (load resistor connected to ± 5 Volts) while the waveform generator itself is powered from a much higher voltage.



FREQUENCY MODULATION AND SWEEPING

The frequency of the waveform generator is a direct function of the DC voltage at terminal 8 (measured from V+). By altering this voltage, frequency modulation is performed. For small deviations (e.g. $\pm 10\%$) the modulating signal can be applied directly to pin 8, merely providing DC decoupling with a capacitor as shown in Figure 7a. An external resistor between pins 7 and 8 is not necessary, but it can be used to increase input impedance from about $8k\Omega$ (pins 7 and 8 connected together), to about $(R+8k\Omega)$.


For larger FM deviations or for frequency sweeping, the modulating signal is applied between the positive supply voltage and pin 8 (Figure 7b). In this way the entire bias for the current sources is created by the modulating signal, and a very large (e.g. 1000:1) sweep range is created (f=0 at $V_{sweep}=0$). Care must be taken, however, to regulate the supply voltage; in this configuration the charge current is no longer a function of the supply voltage (yet the trigger thresholds still are) and thus the frequency becomes dependent on the supply voltage. The potential on Pin 8 may be swept down from V+ by ($\frac{1}{2}$ $V_{SUPPLY}=2$ V).

APPLICATIONS

The sine wave output has a relatively high output impedance ($1k\Omega$ Typ). The circuit of Figure 8 provides buffering, gain and amplitude adjustment. A simple op amp follower could also be used.

With a dual supply voltage the external capacitor on Pin 10 can be shorted to ground to halt the ICL8038 oscillation. Figure 9 shows a FET switch, diode ANDed with an input strobe signal to allow the output to always start on the same slope.

To obtain a 1000:1 Sweep Range on the ICL8038 the voltage across external resistors R_A and R_B must decrease to nearly zero. This requires that the highest voltage on con-




trol Pin 8 exceed the voltage at the top of R_A and R_B by a few hundred millivolts. The Circuit of Figure 10 achieves this by using a diode to lower the effective supply voltage on the ICL8038. The large resistor on pin 5 helps reduce duty cycle variations with sweep.


The linearity of input sweep voltage versus output frequency can be significantly improved by using an op amp as shown in Figure 11.


USE IN PHASE-LOCKED LOOPS

Its high frequency stability makes the ICL8038 an ideal building block for a phase-locked loop as shown in Figure 12. In this application the remaining functional blocks, the

ICL8038








phase-detector and the amplifier, can be formed by a number of available IC's (e.g. MC4344, NE562, HA2800, HA2820)


In order to match these building blocks to each other, two steps must be taken. First, two different supply voltages are used and the square wave output is returned to the supply of the phase detector. This assures that the VCO input voltage will not exceed the capabilities of the phase detector. If a smaller VCO signal is required, a simple resistive voltage divider is connected between pin 9 of the waveform generator and the VCO input of the phase-detector.

Second, the DC output level of the amplifier must be made compatible to the DC level required at the FM input of the waveform generator (pin 8, 0.8V $^+$). The simplest solution here is to provide a voltage divider to V $^+$ (R $_1$, R $_2$ as shown) if the amplifier has a lower output level, or to ground if its level is higher. The divider can be made part of the low-pass filter.

This application not only provides for a free-running frequency with very low temperature drift, but it also has the unique feature of producing a large reconstituted sinewave signal with a frequency identical to that at the input.

For further information, see Harris Application Note A013, "Everything You Always Wanted to Know About The ICL8038."







ICL8048/ICL8049 Log/Antilog Amplifier

GENERAL DESCRIPTION

The 8048 is a monolithic logarithmic amplifier capable of handling six decades of current input, or three decades of voltage input. It is fully temperature compensated and is nominally designed to provide 1 volt of output for each decade change of input. For increased flexibility, the scale factor, reference current and offset voltage are externally ad-


The 8049 is the antilogarithmic counterpart of the 8048; it nominally generates one decade of output voltage for each 1 volt change at the input.


FEATURES

- 1/3% Full Scale Accuracy
- Temperature Compensated for 0°C to +70°C Operation
- Scale Factor 1V/Decade, Adjustable
- 120dB Dynamic Current Range (8048)
- 60dB Dynamic Voltage Range (8048 & 8049)
- Dual JFET-Input Op-Amps

ORDERING INFORMATION

Part Number	Error (25°C)	Temperature Range	Package
ICL8048BCJE	30mV	0°C to +70°C	16 Pin CERDIP
ICL8048CCJE	60mV	0°C to +70°C	16 Pin CERDIP
ICL8049BCJE	10mV	0°C to +70°C	16 Pin CERDIP
ICL8049CCJE	25mV	0°C to +70°C	16 Pin CERDIP





ABSOLUTE MAXIMUM RATINGS (ICL8048)

Supply Voltage ± 18V	Operating Temperature Range 0°C to +70°C
I _{IN} (Input Current)	Output Short Circuit Duration Indefinite
I _{REF} (Reference Current)	Storage Temperature Range65°C to +150°C
Voltage between Offset Null and V ⁺ ±0.5V	Lead Temperature (Soldering, 10sec) 300°C
Power Dissination 750mW	•


NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS (ICL8048) $V_S = \pm 15V$, $T_A = 25^{\circ}C$, $I_{REF} = 1$ mA, scale factor adjusted for 1V/decade unless otherwise specified.

Parameter	Test Conditions		8048BC		8048CC			Units
rarameter	rest conditions	Min	Тур	Max	Min	Тур	Max	Omis
Dynamic Range I _{IN} (1nA – 1mA) V _{IN} (10mV – 10V)	$R_{IN}=10k\Omega$	120 60			120 60			dB dB
Error, % of Full Scale	T _A = 25°C, I _{IN} = 1nA to 1mA		.20	0.5		.25	1.0	%
Error, % of Full Scale	$T_A = 0$ °C to $+70$ °C, $I_{IN} = 1$ nA to 1mA		.60	1.25		.80	2.5	%
Error, Absolute Value	T _A =25°C, I _{IN} =1nA to 1mA		12	30		14	60	mV
Error, Absolute Value	T _A =0°C to +70°C I _{IN} =1nA to 1mA		36	75		50	150	mV
Temperature Coefficient of V _{OUT}	I _{IN} = 1nA to 1mA		0.8			0.8		mV/°C
Power Supply Rejection Ratio	Referred to Output		2.5			2.5		mV/V
Offset Voltage (A ₁ & A ₂)	Before Nulling		15	25		15	50	mV
Wideband Noise	At Output, for I _{IN} = 100μA		250			250		μV(RMS)
Output Voltage Swing	$R_L = 10k\Omega$	±12	±14		±12	±14		٧
Output Voltage Swing	$R_L = 2k\Omega$	±10	±13		±10	±13		ν
Power Consumption			150	200		150	200	mW
Supply Current			5	6.7		5	6.7	mA


TYPICAL PERFORMANCE CHARACTERISTICS






0313-5

TRANSFER FUNCTION FOR CURRENT INPUTS




0313-6

MAXIMUM ERROR VOLTAGE AT THE OUTPUT AS A FUNCTION OF




0313-8

MAXIMUM ERROR VOLTAGE AT THE OUTPUT AS A FUNCTION OF INPUT VOLTAGE




0313-9

SMALL SIGNAL BANDWIDTH AS A FUNCTION OF INPUT CURRENT



0313-7

SMALL SIGNAL VOLTAGE GAIN AS A FUNCTION OF INPUT VOLTAGE FOR



0313-10

ABSOLUTE MAXIMUM RATINGS (ICL8049)


Supply Voltage	Operating Temperature Range 0°C to +70°C
V _{IN} (Input Voltage)	Output Short Circuit Duration Indefinite
I _{REF} (Reference Current)	Storage Temperature Range65°C to +150°C
Voltage between Offset Null and V ⁺ ±0.5V	Lead Temperature (Soldering, 10sec) 300°C
Power Dissipation	

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


ELECTRICAL CHARACTERISTICS (ICL8049) $V_S = \pm 15V$, $T_A = 25^{\circ}C$, $I_{REF} = 1$ mA, scale factor adjusted for 1 decade (out) per volt (in), unless otherwise specified.

Parameter	Test Conditions		8049BC			8049CC		
rarameter	rest conditions	Min	Тур	Max	Min	Тур	Max	Units
Dynamic Range (V _{OUT})	V _{OUT} =10mV to 10V	60			60			dB
Error, Absolute Value	$T_A = 25^{\circ}C, 0V \le V_{IN} \le 2V$		3	15		5	25	mV
Error, Absolute Value	$T_A = 0$ °C to $+70$ °C, $0V \le V_{1N} \le 3V$		20	75		30	150	mV
Temperature Coefficient, Referred to V _{IN}	V _{IN} =3V		0.38			0.55		mV/°C
Power Supply Rejection Ratio	Referred to Input, for V _N =0V		2.0			2.0		μV/V
Offset Voltage (A ₁ & A ₂)	Before Nulling		15	25		15	50	mV
Wideband Noise	Referred to Input, for V _{IN} =0V		26			26		μV(RMS)
Output Voltage Swing	$R_L = 10k\Omega$	±12	±14		±12	±14		٧
Output Voltage Swilig	$R_L = 2k\Omega$	±10	±13		±10	±13		V
Power Consumption			150	200		150	200	mW
Supply Current			5	6.7		5	6.7	mA

TYPICAL PERFORMANCE CHARACTERISTICS



MAXIMUM ERROR VOLTAGE REFERRED TO THE INPUT AS A FUNCTION OF VIN




0313-12

0313-11

TYPICAL PERFORMANCE CHARACTERISTICS (Continued)

SMALL SIGNAL BANDWIDTH AS A FUNCTION OF INPUT VOLTAGE



0313-13



The ICL8048 relies for its operation on the well-known exponential relationship between the collector current and the base-emitter voltage of a transistor:

$$I_C = I_S[_{\theta} \, qV_{BE}/kT_{-1}] \tag{1}$$

For base-emitter voltages greater than 100mV, Eq. (1) becomes

$$I_C = I_S e^{qV}_{BE}/kT$$
 (2)

From Eq. (2), it can be shown that for two identical transistors operating at different collector currents, the V_{BE} difference (ΔV_{BF}) is given by:

$$\Delta V_{BE} = -2.303 \times \frac{kT}{q} \log_{10} \left[\frac{I_{C1}}{I_{C2}} \right]$$
 (3)

Referring to Figure 3, it is clear that the potential at the collector of Q_2 is equal to the ΔV_{BE} between Q_1 and Q_2 . The output voltage is ΔV_{BE} multiplied by the gain of A_2 :


$$V_{OUT} = -2.303 \left(\frac{R_1 + R_2}{R_2}\right) \left(\frac{kT}{q}\right) log_{10} \left[\frac{l_{IN}}{l_{REF}}\right] \tag{4}$$

The expression $2.303 \times \frac{kT}{q}$ has a numerical value of 59mV

at 25°C; thus in order to generate 1 volt/decade at the output, the ratio $(R_1+R_2)/R_2$ is chosen to be 16.9. For this scale factor to hold constant as a function of temperature, the $(R_1+R_2)/R_2$ term must have a 1/T characteristic to compensate for kT/ α .

In the ICL8048 this is achieved by making R_1 a thin film resistor, deposited on the monolithic chip. It has a nominal value of 15.9k Ω at 25°C, and its temperature coefficient is carefully designed to provide the necessary compensation.

SMALL SIGNAL VOLTAGE GAIN AS A FUNCTION OF INPUT VOLTAGE



0313-14


Resistor R₂ is external and should be a low T.C. type; it should have a nominal value of $1k\Omega$ to provide 1 volt/decade, and must have an adjustment range of $\pm 20\%$ to allow for production variations in the absolute value of R₁.

ICL8048 OFFSET AND SCALE FACTOR ADJUSTMENT

A log amp, unlike an op-amp, cannot be offset adjusted by simply grounding the input. This is because the log of zero approaches minus infinity; reducing the input current to zero starves Q_1 of collector current and opens the feedback loop around A_1 . Instead, it is necessary to zero the offset voltage of A_1 and A_2 separately, and then to adjust the scale factor. Referring to Figure 3, this is done as follows:

- Temporarily connect a 10kΩ resistor (R₀) between pins 2 and 7. With no input voltage, adjust R₄ until the output of A₁ (pin 7) is zero. Remove R₀.
 - Note that for a current input, this adjustment is not necessary since the offset voltage of A_1 does not cause any error for current-source inputs.
- 2) Set $I_{IN} = I_{REF} = 1$ mA. Adjust R_5 such that the output of A_2 (pin 10) is zero.
- Set I_{IN}=1μA, I_{REF}=1mA. Adjust R₂ for V_{OUT}=3 volts (for a 1 volt/decade scale factor) or 6 volts (for a 2 volt/decade scale factor).

Step #3 determines the scale factor. Setting $I_{IN}=1\,\mu\text{A}$ optimizes the scale factor adjustment over a fairly wide dynamic range, from 1mA to 1nA. Clearly, if the 8048 is to be used for inputs which only span the range $100\,\mu\text{A}$ to 1mA, it would be better to set $I_{IN}=100\,\mu\text{A}$ in Step #3. Similarly, adjustment for other scale factors would require different I_{IN} and V_{OLIT} values.



ICL8049 DETAILED DESCRIPTION

The ICL8049 relies on the same logarithmic properties of the transistor as the ICL8048. The input voltage forces a specific ΔV_{BE} between Q_1 and Q_2 (Figure 4). This V_{BE} difference is converted into a difference of collector currents by the transistor pair. The equation governing the behavior of the transistor pair is derived from (2) on the previous page and is as follows:

$$\frac{I_{C_1}}{I_{C_2}} = exp \left[\frac{q \Delta V_{BE}}{kT} \right]$$

When numerical values for q/kT are put into this equation, it is found that a ΔV_{BE} of 59mV (at 25°C) is required to change the collector current ratio by a factor of ten. But for ease of application, it is desirable that a 1 volt change at the input generate a tenfold change at the output. The required input attenuation is achieved by the network comprising R_1 and R_2 . In order that scale factors other than one decade per volt may be selected, R_2 is external to the chip. It should have a value of $1 k \Omega_1$ adjustable $\pm 20\%$, for one decade per volt. R_1 is a thin film resistor deposited on the monolithic chip; its temperature characteristics are chosen to compensate the temperature dependence of equation 5, as explained on the previous page.

The overall transfer function is as follows:

$$\frac{I_{OUT}}{I_{REF}} = exp\left[\frac{-R_2}{(R_1 + R_2)} \times \frac{qV_{IN}}{kT}\right]$$
 (6)

Substituting $V_{OUT} = I_{OUT} \times R_{OUT}$ gives:

$$V_{OUT} = R_{OUT} I_{REF} exp \left[\frac{-R_2}{(R_1 + R_2)} \times \frac{qV_{IN}}{kT} \right]$$
 (7)

For voltage references equation 7 becomes


$$V_{OUT} = V_{REF} \times \frac{R_{OUT}}{R_{REF}} \exp\left[\frac{-R_2}{(R_1 + R_2)} \times \frac{qV_{IN}}{kT}\right]$$
(8)

ICL8049 OFFSET AND SCALE FACTOR ADJUSTMENT

As with the log amplifier, the antilog amplifier requires three adjustments. The first step is to null out the offset voltage of A_2 . This is accomplished by reverse biasing the base-emitter of Q_2 . A_2 then operates as a unity gain buffer with a grounded input. The second step forces $V_{IN}\!=\!0$; the output is adjusted for $V_{OUT}\!=\!10V$. This step essentially "anchors" one point on the transfer function. The third step applies a specific input and adjusts the output to the correct voltage. This sets the scale factor. Referring to Figure 4, the exact procedure for 1 decade/volt is as follows:

- Connect the input (pin #16) to +15V. This reverse biases the base-emitter of Q₂. Adjust R₇ for V_{OUT}=0V. Disconnect the input from +15V.
- Connect the input to Ground. Adjust R₄ for V_{OUT}=10V. Disconnect the input from Ground.
- Connect the input to a precise 2V supply and adjust R₂ for V_{OUT} = 100mV.

The procedure outlined above optimizes the performance over a 3 decade range at the output (i.e., V_{OUT} from 10mV to 10V). For a more limited range of output voltages, for example 1V to 10V, it would be better to use a precise 1 volt supply and adjust for V_{OUT} =1V. For other scale factors and/or starting points, different values for R_2 and R_{REF} will be needed, but the same basic procedure applies.



APPLICATIONS INFORMATION ICL8048 Scale Factor Adjustment

The scale factor adjustment procedures outlined previously for the ICL8048 and ICL8049, are primarily directed towards setting up 1 volt (ΔV_{OUT}) per decade (ΔI_{IN} or ΔV_{IN}) for the log amp, or one decade (ΔV_{OUT}) per volt (ΔV_{IN}) for the antilog amp.

This corresponds to K=1 in the respective transfer functions:

$$Log Amp: V_{OUT} = -K log {10} \left[\frac{l_{IN}}{l_{REF}} \right]$$
 (9)

Antilog Amp:
$$V_{OUT} = R_{OUT} I_{REF} 10 \frac{-V_{IN}}{K}$$
 (10)

By adjusting R_2 (Figure 3 and Figure 4) the scale factor "K" in equation 9 and 10 can be varied. The effect of changing K is shown graphically in Figure 5 for the log amp, and Figure 6 for the antilog amp. The nominal value of R_2 required to give a specific value of K can be determined from equation 11. It should be remembered that R_1 has a $\pm 20\%$ tolerance in absolute value, so that allowance shall be made for adjusting the nominal value of R_2 by $\pm 20\%$.

$$R_2 = \frac{941}{(K - .059)} \Omega \tag{11}$$

ICL8048 Automatic Offset Nulling Circuit

The ICL8048 is fundamentally a logarithmic current amplifier. It can be made to act as a voltage amplifier by placing a

resistor between the current input and the voltage source but, since $I_{IN} = (V_{IN} - V_{OFFSET})/R_{IN}$, this conversion is accurate only when V_{IN} is much greater than the offset voltage. A substantial reduction of V_{OFFSET} would allow voltage operation over a 120 dB range.


Figure 101 shows the ICL8048 in an automatic offset nulling configuration using the ICL7650S. The extremely low offset voltage of the ICL7650S forces its non-inverting input (and thus pin 2 of the ICL8048) to the same potential as its inverting input by nulling the first stage of the log amp. Since $V_{\mbox{\scriptsize OFFSET}}$ is now within a few microvolts of ground potential, $R_{\mbox{\scriptsize IN}}$ can perform its voltage to current conversion much more accurately, and without an offset trimmer pot. Step 1 of the offset and scale factor adjustment is eliminated, simplifying calibration.


NOTE: The ICL7650S op amp has a maximum supply voltage of ± 8 volts. The ICL8048 will operate at this voltage, but I_{REF} must be limited to 200 microamps or less for proper calibration and operation. Best performance will be achieved when the ICL7560S has a ± 3 –8V supply and the ICL8048 is at its recommended \pm 15V supply. See A053 for a method of powering the ICL7650S from a \pm 15V source.


Frequency Compensation


Although the op-amps in both the ICL8048 and the ICL8049 are compensated for unity gain, some additional frequency compensation is required. This is because the log transistors in the feedback loop add to the loop gain. In the 8048, 150pF should be connected between Pins 2 and 7 (Figure 3). In the 8049, 200pF between Pins 3 and 7 is recommended (Figure 4).

EFFECT OF VARYING "K" ON THE ANTILOG AMPLIFIER










Error Analysis

Performing a meaningful error analysis of a circuit containing log and antilog amplifiers is more complex than dealing with a similar circuit involving only op-amps. In this data sheet every effort has been made to simplify the analysis task, without in any way compromising the validity of the resultant numbers.

The key difference in making error calculations in log/antilog amps, compared with op-amps, is that the gain of the former is a function of the input signal level. Thus, it is nec-

essary, when referring errors from output to input, or vice versa, to check the input voltage level, then determine the gain of the circuit by referring to the graphs given in the Typical Performance Characteristics section.

The various error terms in the log amplifier, the ICL8048, are Referred To the Output (RTO) of the device. The error terms in the antilog amplifier, the ICL8049, are Referred To the Input (RTI) of the device. The errors are expressed in this way because in the majority of systems a number of log amps interface with an antilog amp, as shown in Figure 8.



It is very straightforward to estimate the system error at node (A) by taking the square root of the sum-of-the squares of the errors of each contributing block.

Total Error =
$$\sqrt{x^2 + y^2 + z^2}$$
 at (A)


If required, this error can be referred to the system output through the voltage gain of the antilog circuit, using the voltage gain versus input voltage plot.

The numerical values of x, y, and z in the above equation are obtained from the maximum error voltage plots. For example, with the ICL8048BC, the maximum error at the output is 30mV at 25°C. This means that the measured output will be within 30mV of the theoretical transfer function, provided the unit has been adjusted per the procedures described previously. Figure 9 illustrates this point.

To determine the maximum error over the operating temperature range, the 0 to 70°C absolute error values given in the table of electrical characteristics should be used. For intermediate temperatures, assume a linear increase in the error between the 25°C value and the 70°C value.

For the antilog amplifier, the only difference is that the error refers to the input, i.e., the horizontal axis. It will be noticed that the maximum error voltage of the ICL8049, over the temperature range, is strongly dependent on the input voltage. This is because the output amplifier, A₂, has an offset voltage drift which is directly transmitted to the output. When this error is referred to the input, it must be divided by the voltage gain, which is input voltage dependent. At V_{IN}=3V, for example, errors at the output are multiplied by 1/.023 (= 43.5) when referred to the input.

TRANSFER FUNCTION FOR CURRENT INPUTS



It is important to note that both the ICL8048 and the ICL8049 require positive values of $I_{REF},$ and the input (ICL8049) or output (ICL8049) currents (or voltages) respectively must also be positive. Application of negative I_{IN} to the ICL8048 or negative I_{REF} to either circuit will cause malfunction, and if maintained for long periods, would lead to device degradation. Some protection can be provided by placing a diode between pin 7 and ground.

SETTING UP THE REFERENCE CURRENT

In both the ICL8048 and the ICL8049 the input current reference pin (I_{REF}) is not a true virtual ground. For the ICL8048, a fraction of the output voltage is seen on Pin 16 (Figure 3). This does not constitute an appreciable error provided V_{REF} is much greater than this voltage. A 10V or 15V reference satisfies this condition. For the ICL8049, a fraction of the input voltage appears on Pin 3 (Figure 4), placing a similar restraint on the value of V_{REF} .

Alternatively, $I_{\rm REF}$ can be provided from a true current source. One method of implementing such a current source is shown in Figure 10.


LOG OF RATIO CIRCUIT, DIVISION

The 8048 may be used to generate the log of a ratio by modulating the I_{REF} input. The transfer function remains the same, as defined by equation 9:

$$V_{OUT} = -Klog_{10} \left[\frac{l_{IN}}{l_{REF}} \right]$$
 (9)

Clearly it is possible to perform division using just one ICL8048, followed by an ICL8049. For multiplication, it is generally necessary to use two log amps, summing their outputs into an antilog amp.

To avoid the problems caused by the I_{REF} input not being a true virtual ground (discussed in the previous section), the circuit of Figure 10 is again recommended if the I_{REF} input is to be modulated.



DEFINITION OF TERMS

In the definitions which follow, it will be noted that the various error terms are referred to the output of the log amp, and to the input of the antilog amp. The reason for this is explained on the previous page.

DYNAMIC RANGE The dynamic range of the ICL8048 refers to the range of input voltages or currents over which the device is guaranteed to operate. For the ICL8049 the dynamic range refers to the range of output voltage over which the device is guaranteed to operate.

ERROR, ABSOLUTE VALUE The absolute error is a measure of the deviation from the theoretical transfer function, after performing the offset and scale factor adjustments as outlined, (ICL8048) or (ICL8049). It is expressed in mV and referred to the linear axis of the transfer function plot. Thus, in the case of the ICL8048, it is a measure of the deviation from the theoretical output voltage for a given input current or voltage. For the ICL8049 it is a measure of the deviation from the theoretical input voltage required to generate a specific output voltage.

The absolute error specification is guaranteed over the dynamic range.

ERROR, % OF FULL SCALE The error as a percentage of full scale can be obtained from the following relationship:

 $\label{eq:error} \text{Error, } \text{\% of Full Scale} = \frac{100 \times \text{Error, absolute value}}{\text{Full Scale Output Voltage}}$

TEMPERATURE COEFFICIENT OF V_{OUT} OR V_{IN} For the ICL8048 the temperature coefficient refers to the drift with temperature of V_{OUT} for a constant input current.

For the ICL8049 it is the temperature drift of the input voltage required to hold a constant value of V_{OUT} .

POWER SUPPLY REJECTION RATIO The ratio of the voltage change in the linear axis of the transfer function ($V_{\rm OUT}$ for the ICL8048, $V_{\rm IN}$ for the ICL8049) to the change in the supply voltage, assuming that the log axis is held constant.

WIDEBAND NOISE For the ICL8048, this is the noise occurring at the output under the specified conditions. In the case of the ICL8049, the noise is referred to the input.

SCALE FACTOR For the log amp, the scale factor (K) is the voltage change at the output for a decade (i. e. 10:1) change at the input. For the antilog amp, the scale factor is the voltage change required at the input to cause a one decade change at the output. See equations 9 and 10.

APPLICATION NOTES

For further applications assistance, see A007 "The ICL8048/8049 Monolithic Log-Antilog Amplifiers"



ICM7242 Long-Range Fixed Timer

GENERAL DESCRIPTION

The ICM7242 is a CMOS timer/counter circuit consisting of an RC oscillator followed by an 8-bit binary counter. It will replace the 2242 in most applications, with a significant reduction in the number of external components.


Three outputs are provided. They are the oscillator output, and buffered outputs from the first and eighth counters.


ORDERING INFORMATION

Part Number	Temperature Range	Package
ICM7242IPA	-25°C to +85°C	8 pin MINI-DIP
ICM7242CBA	0°C to +70°C	8 pin S.O.I.C.

FEATURES

- Replaces The 2242 in Most Applications
- Timing From Microseconds to Days
- Cascadeable
- Monostable or Astable Operation
- Wide Supply Voltage Range: 2 16 volts
- Low Supply Current: 115μA @ 5 volts





ABSOLUTE MAXIMUM RATINGS

ADSOLUTE MAXIMUM RATINGS
Supply Voltage (V _{DD} to V _{SS})
Input Voltage [1]
Terminals (Pins 5, 6, 7, 8) $(V_{SS} - 0.3V)$ to $(V_{DD} + 0.3V)$
Maximum continuous output current
(each output) 50mA
Power Dissipation ^[2]
Operating Temperature Range
ICM7242I25°C to +85°C
ICM7242C 0°C to +70°C
Storage Temperature Range65°C to +150°C
Lead Temperature (Soldering, 10sec) 300°C
3, 11 -,

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

NOTES: 1. Due to the SCR structure inherent in the CMOS process, connecting any terminal to voltages greater than V_{DD} or less than V_{SS} may cause destructive device latchup. For this reason, it is recommended that no inputs from external sources not operating on the same supply be applied to the device before its supply is established and, that in multiple supply systems, the supply to the ICM7242 be turned on first.


ELECTRICAL CHARACTERISTICS

(V_{DD}=5V, T_A= +25°C, R=10k Ω , C=0.1 μ F, V_{SS}=0V unless otherwise specified.)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
V _{DD}	Guaranteed Supply Voltage		2		16	٧
I _{DD}	Supply Current	Reset Operating, $R=10k\Omega$, $C=0.1\mu F$ Operating, $R=1M\Omega$, $C=0.1\mu F$ TB Inhibited, RC Connected to VSS		125 340 220 225	800 600	μΑ μΑ μΑ μΑ
	Timing Accuracy			5		%
Δf/ΔΤ	RC Oscillator Frequency Temperature Drift	Independent of RC Components		250		ppm/°C
V _{OTB}	- Time Base Output Voltage	I _{SOURCE} =100μA I _{SINK} =1.0mA		3.5 0.40		> >
I _{TBLK}	Time Base Output Leakage Current	RC=Ground			25	μΑ
V _{TRIG}	Trigger Input Voltage	V _{DD} =5V V _{DD} =15V		1.6 3.5	2.0 4.5	V V
V _{RST}	Reset Input Voltage	V _{DD} =5V V _{DD} =15V		1.3 2.7	2.0 4.0	V V
I _{TRIG} , I _{RST}	Trigger/Reset Input Current			10		μΑ
ft	Max Count Toggle Rate	V _{DD} =2V V _{DD} =5V V _{DD} =15V 50% Duty Cycle Input with Peak to Peak Voltages Equal to V _{DD} and v _{SS}	2	1 6 13		MHz MHz MHz
V _{SAT}	Output Saturation Voltage	All Outputs except TB Output VDD = 5V, IOUT = 3.2mA		0.22	0.4	٧
ISOURCE	Output Sourcing Current 7242	V _{DD} =5V Terminals 2 & 3, V _{OUT} =1V		300		μΑ
Ct	MIN Timing Capacitor (Note 1)		10			pF
Rt	Timing Resistor Range (Note 1)	V _{DD} =2-16V	1K		22M	Ω


NOTE: 1. For Design only, not tested.

^{2.} Derate at -2mW/°C above 25°C.




TYPICAL PERFORMANCE CHARACTERISTICS

SUPPLY CURRENT AS A FUNCTION OF SUPPLY VOLTAGE




0360-4

RECOMMENDED RANGE OF TIMING COMPONENT VALUES FOR ACCURATE TIMING



0360-5


TIMEBASE FREE RUNNING FREQUENCY



0360-6


MINIMUM TRIGGER PULSE WIDTH AS A FUNCTION OF TRIGGER AMPLITUDE


DIMENSIONS IN INCHES AND MILLIMETERS




0360-7

TYPICAL PERFORMANCE CHARACTERISTICS (Continued)







NORMALIZED FREQUENCY STABILITY IN THE ASTABLE MODE AS A FUNCTION OF SUPPLY VOLTAGE




NORMALIZED FREQUENCY STABILITY IN THE ASTABLE MODE AS A FUNCTION OF TEMPERATURE




MAXIMUM DIVIDER FREQUENCY vs. SUPPLY VOLTAGE



DISCHARGE OUTPUT CURRENT AS A FUNCTION OF DISCHARGE OUTPUT VOLTAGE



OUTPUT SATURATION CURRENT AS A FUNCTION OF OUTPUT SATURATION VOLTAGE



OPERATING CONSIDERATIONS

Shorting the RC terminal or output terminals to V_{DD} may exceed dissipation ratings and/or maximum DC current limits (especially at high supply voltages).

There is a limitation of 50pF maximum loading on the TB I/O terminal if the timebase is being used to drive the counter section. If higher value loading is used, the counter sections may miscount.

For greatest accuracy, use timing component values shown in the graph under typical performance characteristics. For highest frequency operation it will be desirable to use very low values for the capacitor; accuracy will decrease for oscillator frequencies in excess of 200KHz.


The timing capacitor should be connected between the RC pin and the positive supply rail, V_{DD}, as shown in Figure 3. When system power is turned off, any charge remaining on the capacitor will be discharged to ground through a large internal diode between the RC node and V_{SS}. Do NOT reference the timing capacitor to ground, since there is no high-current path in this direction to safely discharge the capacitor when power is turned off. The discharge current from such a configuration could potentially damage the device

When driving the counter section from an external clock, the optimum drive waveform is a square wave with an amplitude equal to supply voltage. If the clock is a very slow ramp triangular, sine wave, etc., it will be necessary to "square up" the waveform; this can be done by using two CMOS inverters in series, operating from the same supply voltage as the ICM7242.

The ICM7242 is a non-programmable timer whose principal applications will be very low frequency oscillators and long range timers; it makes a much better low frequency oscillator/timer than a 555 or ICM7555, because of the onchip 8-bit counter. Also, devices can be cascaded to produce extremely low frequency signals.


Because outputs will not be AND'd, output inverters are used instead of open drain N-channel transistors, and the external resistors used for the 2242 will not be required for the ICM7242. The ICM7242 will, however, plug into a socket for the 2242 having these resistors.

The timing diagram for the ICM7242 is shown in Figure 4. Assuming that the device is in the RESET mode, which occurs on powerup or after a positive signal on the RESET terminal (if TRIGGER is low), a positive edge on the trigger input signal will initiate normal operation. The discharge




transistor turns on, discharging the timing capacitor C, and all the flip-flops in the counter chain change states. Thus, the outputs on terminals 2 and 3 change from high to low states. After 128 negative timebase edges, the $\div\,2^8$ output returns to the high state.

To use the 8-bit counter without the timebase, terminal 7 (RC) should be connected to ground and the outputs taken from terminals 2 and 3.




The ICM7242 may be used for a very low frequency square wave reference. For this application the timing components are more convenient than those that would be required by a 555 timer. For very low frequencies, devices may be cascaded (see Figure 6).



For monostable operation the $\div 2^8$ output is connected to the RESET terminal. A positive edge on TRIGGER initiates the cycle (NOTE: TRIGGER overrides RESET).


The ICM7242 is superior in all respects to the 2242 except for initial accuracy and oscillator stability. This is primarily due to the fact that high value p resistors have been used on the ICM7242 to provide the comparator timing points.



COMPARING THE ICM7242 WITH THE 2242


		ICM7242	2242
a.	Operating Voltage	2 – 16V	4 – 15V
b.	Operating Temp.	-25°C to +85°C	0°C to +70°C
	Range		
c.	Supply Current		
	$V_{DD} = 5V$	0.7mA Max.	7mA Max.
d.	Pullup Resistors		
	TB Output	No	Yes
	÷ 2 Output	No	Yes
	÷ 256 Output	No	Yes
e.	Toggle Rate	3.0MHz	0.5MHz
f.	Resistor to Inhibit		
	Oscillator	No	Yes
g.	Resistor in Series		
	with Reset for		
	Monostable Operation	No	Yes
h.	Capacitor TB		
	Terminal for		
	HF Operation	No	Sometimes

By selection of R and C, a wide variety of sequence timing can be realized. A typical flow chart for a machine tool controller could be as follows:



By cascading devices, use of low cost CMOS AND/OR gates and appropriate RC delays between stages, numerous sequential control variations can be obtained. Typical applications include injection molding machine controllers, phonograph record production machines, automatic sequencers (no metal contacts or moving parts), milling machine controllers, process timers, automatic lubrication systems, etc.

SEQUENCE TIMING





GENERAL DESCRIPTION

The ICM7555/6 are CMOS RC timers providing significantly improved performance over the standard SE/NE555/6 and 355 timers, while at the same time being direct replacements for those devices in most applications. Improved parameters include low supply current, wide operating supply voltage range, low THRESHOLD, TRIGGER and RESET currents, no crowbarring of the supply current during output transitions, higher frequency performance and no requirement to decouple CONTROL VOLTAGE for stable operation.

Specifically, the ICM7555/6 are stable controllers capable of producing accurate time delays or frequencies. The ICM7556 is a dual ICM7555, with the two timers operating independently of each other, sharing only V⁺ and GND. In the one shot mode, the pulse width of each circuit is precisely controlled by one external resistor and capacitor. For astable operation as an oscillator, the free running frequency and the duty cycle are both accurately controlled by two external resistors and one capacitor. Unlike the regular bipolar 555/6 devices, the CONTROL VOLTAGE terminal need not be decoupled with a capacitor. The circuits are triggered and reset on falling (negative) waveforms, and the output inverter can source or sink currents large enough to drive TTL loads, or provide minimal offsets to drive CMOS loads.

ORDERING INFORMATION

Part Number	Temperature Range	Package
ICM7555CBA	0°C to +70°C	8 Lead SOIC
ICM7555IPA	-25°C to +85°C	8 Lead MiniDip
ICM7555ITV	-25°C to +85°C	TO-99 Can
ICM7555MTV*	-55°C to +125°C	TO-99 Can
ICM7556IPD	-25°C to +85°C	14 Lead Plastic DIP
ICM7556MJD*	-55°C to +125°C	14 Lead CERDIP

*Add /883B to part number if 883B processing is desired.

ICM7555/ICM7556 General Purpose Timer

FEATURES

- Exact Equivalent in Most Cases for SE/NE555/556 or TLC555/556
- Low Supply Current 60μA Typ. (ICM7555) 120μA Typ. (ICM7556)
- Extremely Low Trigger, Threshold and Reset Currents — 20pA Typical
- High Speed Operation 1MHz Typical
- Wide Operation Supply Voltage Range Guaranteed 2 to 18 Volts
- Normal Reset Function No Crowbarring of Supply During Output Transition
- Can Be Used With Higher Impedance Timing Elements Than Regular 555/6 for Longer RC Time Constants
- Timing From Microseconds Through Hours
- Operates in Both Astable and Monostable Modes
- Adjustable Duty Cycle
- High Output Source/Sink Driver Can Drive TTL/ CMOS
- Typical Temperature Stability of 0.005% Per °C at 25°C
- Outputs Have Very Low Offsets, HI and LO

APPLICATIONS

- Precision Timing
- Pulse Generation
- Sequential Timing
- Time Delay Generation
- Pulse Width Modulation
- Pulse Position ModulationMissing Pulse Detector
- THRESHOLD OUTPUT
 COMPARATOR

 RESET

 OUTPUT
 TORIVERS

 TRIGGER

 R

 COMPARATOR

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVERS

 OUTPUT
 TORIVER

This Functional Diagram reduces the circuitry down to its simplest equivalent components. Tie down unused inputs. $R = 100k\Omega$, $\pm 20\%$ typ.


HARRIS SEMICONDUCTOR'S SOLE AND EXCLUSIVE WARRANTY OBLIGATION WITH RESPECT TO THIS PRODUCT SHALL BE THAT STATED IN THE WARRANTY ARTICLE OF THE CONDITION OF SALE. THE WARRANTY SHALL BE EXCLUSIVE AND SHALL BE IN LIEU OF ALL OTHER WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR USE.

Figure 1: Functional Diagram

ABSOLUTE MAXIMUM RATINGS

Supply Voltage	+ 18 Volts
Control Voltage, Threshold, V+ +0.3V to Reset[1]	GND -0.3V
Output Current	
Power Dissipation ^[2] ICM7556	300mW
ICM7555	200mW
Storage Temperature65°	C to +150°C
Lead Temperature (Soldering, 10sec)	
Operating Temperature Range[2]	
ICM7555/6 CX	0°C to +70°C
ICM7555/6 IX	5°C to +85°C
ICM7555/6 MX -55°	C to + 125°C

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



- NOTES 1: Due to the SCR structure inherent in the CMOS process used to fabricate these devices, connecting any terminal to a voltage greater than V⁺ +0.3V or less than V⁻ -0.3V may cause destructive latchup. For this reason it is recommended that no inputs from external sources not operating from the same power supply be applied to the device before its power-supply is established. In multiple systems, the supply of the ICM7555/6 must be turned on first.
 - 2: Junction temperatures should not exceed 135°C and the power dissipation must be limited to 20 mW at 125°C. Below 125°C power dissipation may be increased to 300 mW at 25°C. Derating factor is approximately 3 mW/°C (7556) or 2 mW/°C (7555).

ICM7555 ELECTRICAL CHARACTERISTICS

			ICM	75550	C,I,M	ı	CM75551	VI.	Units
Symbol	Parameter	Test Conditions	T,	_Δ = 25	°C	-55°C	CST _A S+	125°C	
į				Тур	Max	Min	Тур	Max	
1+	Static Supply Current	V _{DD} =5V V _{DD} =15V		40 60	200 300			300 300	μA μA
	Monostable Timing Accuracy	RA=10k, C=0.1 μ F, V _{DD} =5V		2		858		1161	% μs
	Drift with Temp*	V _{DD} =5V V _{DD} =10V V _{DD} =15V					150 200 250		ppm/°C ppm/°C ppm/°C
	Drift with Supply*	V _{DD} =5 to 15V		0.5			0.5		%/V
	Astable Timing Accuracy	$RA = RB = 10k, C = 0.1 \mu F, V_{DD} = 5V$		2		1717		2323	% μs
	Drift with Temp*	V _{DD} =5V V _{DD} =10V V _{DD} =15V					150 200 250		ppm/°C ppm/°C ppm/°C
	Drift with Supply*	V _{DD} =5V to 15V		0.5			0.5		%/V
V _{TH}	Threshold Voltage	V _{DD} = 15V	62	67	71	61		72	% V _{DD}
V _{TRIG}	Trigger Voltage	V _{DD} = 15V	28	32	36	27		37	% V _{DD}
ITRIG	Trigger Current	V _{DD} =15V			10			50	nA
I _{TH}	Threshold Current	V _{DD} =15V			10			50	nA
V _{CV}	Control Voltage	V _{DD} =15V	62	67	71	61		72	% V _{DD}
V _{RST}	Reset Voltage	V _{DD} =2 to 15V	0.4		1.0	0.2		1.2	V
I _{RST}	Reset Current	V _{DD} =15V			10			50	nA
I _{DIS}	Discharge Leakage	V _{DD} =15V			10			50	nA
V _{OL}	Output Voltage Drop	$V_{DD} = 15V$, $I_{sink} = 20mA$ $V_{DD} = 5V$, $I_{sink} = 3.2mA$		0.4 0.2	1.0 0.4			1.25 0.5	V V
V _{OH}	Output Voltage Drop	V _{DD} =15V, I _{source} =0.8mA V _{DD} =5V, I _{source} =0.8mA	14.3 4.0	14.6 4.3		14.2 3.8			V
V _{DIS}	Discharge Output Voltage Drop	V _{DD} =5V, I _{SINK} =15mA V _{DD} =15V, I _{sink} =15mA		0.2	0.4			0.6 0.4	V
V+	Supply Voltage*	Functional Oper.	2.0		18.0	3.0		16.0	V
t _R	Output Rise Time*	RL=10M, CL=10pF, V _{DD} =5V		75					ns
t _F	Output Fall Time*	RL=10M, CL=10pF, V _{DD} =5V		75					ns
f _{MAX}	Oscillator Frequency*	V _{DD} =5V, RA=470Ω, RB=270Ω C=200pF		1					MHz

^{*}These parameters are based upon characterization data and are not tested.

ICM7556

ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}C$, unless otherwise specified.

			ICI	M7556	I,M		Units		
Symbol	Parameter	Test Conditions	T,	A=25	°C	−55°C			
			Min	Тур	Max	Min	Тур	Max	
+	Static Supply Current	V _{DD} = 5V V _{DD} = 15V		80 120	400 600	:		600 600	μA μA
	Monostable Timing Accuracy	$RA = 10k, C = 0.1 \mu F, V_{DD} = 5V$		2		858		1161	% μs
	Drift with Temp*	V _{DD} =5V V _{DD} =10V V _{DD} =15V					150 200 250		ppm/°C ppm/°C ppm/°C
	Drift with Supply*	V _{DD} =5V to 15V		0.5			0.5		%/V
	Astable Timing Accuracy	$RA = RB = 10k, C = 0.1 \mu F, V_{DD} = 5V$		2		1717		2323	% μs
	Drift with Temp*	V _{DD} =5V V _{DD} =10V V _{DD} =15V					150 200 250		ppm/°C ppm/°C ppm/°C
	Drift with Supply*	V _{DD} =5V to 15V		0.5			0.5		%/V
V _{TH}	Threshold Voltage	V _{DD} =15V	62	67	71	61		72	% V _{DD}
V_{TRIG}	Trigger Voltage	V _{DD} = 15V	28	32	36	27		37	% V _{DD}
I _{TRIG}	Trigger Current	V _{DD} = 15V			10			50	nA
I _{TH}	Threshold Current	V _{DD} = 15V			10			50	, nA
V _{CV}	Control Voltage	V _{DD} = 15V	62	67	71	61		72	% V _{DD}
V _{RST}	Reset Voltage	V _{DD} =2V to 15V	0.4		1.0	0.2		1.2	٧
I _{RST}	Reset Current	V _{DD} = 15V			10			50	nA
I _{DIS}	Discharge Leakage	V _{DD} =15V			10			50	nA
V _{OL}	Output Voltage Drop	V _{DD} = 15V, I _{sink} = 20mA V _{DD} = 5V, I _{sink} = 3.2mA		0.4 0.2	1.0 0.4			1.25 0.5	V V
V _{OH}	Output Voltage Drop	V _{DD} = 15V, I _{source} = 0.8mA V _{DD} = 5V, I _{source} = 0.8mA	14.3 4.0	14.6 4.3		14.2 3.8			V V
V _{DIS}	Discharge Output Voltage Drop	V _{DD} = 5V, I _{sink} = 15mA V _{DD} = 15V, I _{sink} = 15mA		0.2	0.4			0.6 0.4	V V
٧+	Supply Voltage*	Functional Oper.	2.0		18.0	3.0		16.0	٧
t _R	Output Rise Time*	RL=10M, CL=10pF, V _{DD} =5V		75					ns
t _F	Output Fall Time*	RL=10M, CL=10pF, V _{DD} =5V		75					ns
f _{MAX}	Oscillator Frequency*	V _{DD} =5V, RA=470Ω, RB=270Ω, C=200pF		1					MHz


^{*}These parameters are based upon characterization data and are not tested.

TYPICAL PERFORMANCE CHARACTERISTICS


0363-4

0363-7

MINIMUM PULSE WIDTH REQUIRED FOR TRIGGERING




SUPPLY CURRENT AS A FUNCTION OF SUPPLY VOLTAGE




0363-5

OUTPUT SOURCE CURRENT AS A FUNCTION OF OUTPUT VOLTAGE




0363-6


OUTPUT SINK CURRENT AS A



OUTPUT SINK CURRENT AS A FUNCTION OF OUTPUT VOLTAGE




OUTPUT SINK CURRENT AS A FUNCTION OF OUTPUT VOLTAGE




0363-9

NORMALIZED FREQUENCY STABILITY IN THE ASTABLE MODE AS A FUNCTION OF SUPPLY




DISCHARGE OUTPUT CURRENT AS A FUNCTION OF DISCHARGE OUTPUT VOLTAGE



0363-11

0363-8


PROPAGATION DELAY AS A FUNCTION OF VOLTAGE LEVEL OF TRIGGER PULSE




0363-12

TYPICAL PERFORMANCE CHARACTERISTICS (Continued)


NORMALIZED FREQUENCY STABILITY IN THE ASTABLE MODE AS A FUNCTION OF TEMPERATURE



FREE RUNNING FREQUENCY AS A FUNCTION OF RA, RB and C



TIME DELAY IN THE MONOSTABLE MODE AS A FUNCTION OF RA AND C



0363-15

APPLICATION NOTES GENERAL

The ICM7555/6 devices are, in most instances, direct replacements for the NE/SE 555/6 devices. However, it is possible to effect economies in the external component count using the ICM7555/6. Because the bipolar 555/6 devices produce large crowbar currents in the output driver, it is necessary to decouple the power supply lines with a good capacitor close to the device. The 7555/6 devices produce no such transients. See Figure 3.




Figure 3: Supply Current Transient Compared with a Standard Bipolar 555 **During an Output Transition**

The ICM7555/6 produces supply current spikes of only 2-3mA instead of 300-400mA and supply decoupling is normally not necessary. Secondly, in most instances, the CONTROL VOLTAGE decoupling capacitors are not required since the input impedance of the CMOS comparators on chip are very high. Thus, for many applications 2 capacitors can be saved using an ICM7555, and 3 capacitors with an ICM7556.

POWER SUPPLY CONSIDERATIONS

Although the supply current consumed by the ICM7555/6 devices is very low, the total system supply can be high unless the timing components are high impedance. Therefore, use high values for R and low values for C in Figures 4 and 5.

OUTPUT DRIVE CAPABILITY

The output driver consists of a CMOS inverter capable of driving most logic families including CMOS and TTL. As such, if driving CMOS, the output swing at all supply voltages will equal the supply voltage. At a supply voltage of 4.5 volts or more the ICM7555/6 will drive at least 2 standard TTL loads.

ASTABLE OPERATION

The circuit can be connected to trigger itself and free run as a multivibrator, see Figure 4. The output swings from rail to rail, and is a true 50% duty cycle square wave. (Trip points and output swings are symmetrical). Less than a 1% frequency variation is observed, over a voltage range of +5 to +15V.

$$f = \frac{1.44}{RC}$$

The timer can also be connected as shown in Figure 4b. In this circuit, the frequency is:

$$f = 1.44/(R_A + 2R_B)C$$


The duty cycle is controlled by the values of RA and RB, by the equation:


$$D = R_B/(R_A + 2R_B)$$

MONOSTABLE OPERATION

In this mode of operation, the timer functions as a oneshot. Initially the external capacitor (C) is held discharged by a transistor inside the timer. Upon application of a negative TRIGGER pulse to pin 2, the internal flip flop is set which releases the short circuit across the external capacitor and drives the OUTPUT high. The voltage across the capacitor now increases exponentially with a time constant t=RAC. When the voltage across the capacitor equals 2/3 V+, the comparator resets the flip flop, which in turn discharges the capacitor rapidly and also drives the OUTPUT to its low state. TRIGGER must return to a high state before the OUT-PUT can return to a low state.

$$t_{output} = -ln (\frac{1}{3}) R_A C = 1.1 R_A C$$







CONTROL VOLTAGE

The CONTROL VOLTAGE terminal permits the two trip voltages for the THRESHOLD and TRIGGER internal comparators to be controlled. This provides the possibility of oscillation frequency modulation in the astable mode or even inhibition of oscillation, depending on the applied voltage. In the monostable mode, delay times can be changed by varying the applied voltage to the CONTROL VOLTAGE pin.

RESET

The RESET terminal is designed to have essentially the same trip voltage as the standard bipolar 555/6, i.e. 0.6 to 0.7 volts. At all supply voltages it represents an extremely high input impedance. The mode of operation of the RESET function is, however, much improved over the standard bipolar 555/6 in that it controls only the internal flip flop, which in turn controls simultaneously the state of the OUT-PUT and DISCHARGE pins. This avoids the multiple threshold problems sometimes encountered with slow falling edges in the bipolar devices.





TRUTH TABLE

Threshold Voltage	Trigger Voltage	RESET	Output	Discharge Switch
DON'T CARE	DON'T CARE	LOW	LOW	ON
>2/3(V+)	>1/ ₃ (V ⁺)	HIGH	LOW	ON
<2/3(V+)	>1/ ₃ (V+)	HIGH	STABLE	STABLE
DON'T CARE	<1/3(V+)	HIGH	HIGH	OFF

NOTE: RESET will dominate all other inputs: TRIGGER will dominate over THRESHOLD.

LINEAR

(O)

TELECOMMUNICATIONS

		PAGE
TELECOMMUNI	CATION DATA SHEETS	
CD22100	CMOS 4 x 4 Crosspoint Switch with Control Memory	9-3
CD22101	CMOS 4 x 4 x 2 Crosspoint Switches with Control Memory	9-9
CD22102	CMOS 4 x 4 x 2 Crosspoint Switches with Control Memory	9-9
CD22103A	CMOS HDB3 (High-Density Bipolar 3) Transcoder for 2.048/8.448 Mbs	9-17
CD22202E	5V Low-Power DTMF Receiver	9-24
CD22203E	5V Low-Power DTMF Receiver	9-24
CD22204	5V Low-Power DTMF Receiver	9-29
CD22301	PCM Line Repeater	9-34
CD22354A	CMOS Single-Chip, Full-Feature PCM CODEC	9-38
CD22357A	CMOS Single-Chip, Full-Feature PCM CODEC	9-38
CD22M3493	12 x 8 x 1 BiMOS-E Crosspoint Switch	9-46
CD22M3494	16 x 6 x 1 BiMOS-E Crosspoint Switch	9-51
CD22859	COS/MOS Dual-Tone Multifrequency Tone Generator	9-57
CD74HC22106	QMOS 8 x 8 x 1 Crosspoint Switch with Memory Control	9-61
CD74HCT22106	QMOS 8 x 8 x 1 Crosspoint Switch with Memory Control	9-61
HC 5502A	SLIC Subscriber Line Interface Circuit	9-69
HC 5502B	SLIC Subscriber Line Interface Circuit	9-75
HC 5504	SLIC Subscriber Line Interface Circuit	9-82
HC 5504B	SLIC Subscriber Line Interface Circuit	9-88
HC 5504DLC	SLIC Subscriber Line Interface Circuit	9-95
HC 5509B	SLIC Subscriber Line Interface Circuit	9-102
HC 5524	SLIC Subscriber Line Interface Circuit	9-111
HC 5560	PCM Transcoder	9-120
HC 55536	Continuously Variable Slope Delta Demodulator (CVSD)	9-129
HC 55564	Continuously Variable Slope Delta-Modulator (CVSD)	9-133

NOTE: Bold type designates a new product from Harris.





CD22100

CMOS 4 x 4 Crosspoint Swtich with Control Memory High-Voltage Types (20V Rating)

August 1991


Features

- "Built-In" Control Latches
- Large Analog Signal Capability ±VDD/2
- . 10MHz Switch Bandwidth
- Matched Switch Characteristics $\Delta R_{ON} = 18\Omega$ Typ. at $V_{DD} = 12V$
- High Linearity 0.5% Distortion (Typ.) at f = 1kHz, $V_{IN} = 5Vp-p$, $V_{DD} = 10V$, and $R_L = 1k\Omega$
- Standard CMOS Noise Immunity
- 100% Tested for Maximum Quiescent Current at 20V

Description

CD22100 combines a 4 x 4 array of crosspoints (transmission gates) with a 4-line-to-16-line decoder and 16 latch circuits. Any one of the sixteen transmission gate (crosspoints) can be selected by applying the appropriate four line address. The selected transmission gate can be turned on or off by applying a logical one or zero, respectively, to the data input and strobing the strobe input to a logical one. Any number of the transmission gates can be ON simultaneously. When the required operating power is applied to the CD22100, the states of the 16 switches are indeterminate. Therefore, all switches must be turned off by putting the strobe high and data-in low, and then addressing all switches in succession.

Pinout



Functional Diagram




FIGURE 1.

CD22100

MAXIMUM RATINGS, Absolute-Maximum Values:

D	SUPPLY-VOLT	AGE RA	NGE,	(V _D	D)																			
	SUPPLY-VOLT (Voltages referè)	nced to \	SS T	ermin	al)																-0	.5 t	o +20 V	
IN	PUT VOLTAGE	RANGE	, ÄLL	INPL	JTS														_	0.5	to V	חח	+0.5 V	
D	CINPUT CURRE	NT, AN'	Y ONE	E INP	ит*	٠.																	±10 mA	
PC	WER DISSIPAT	ION PER	PAC	KAG	E (Pr	٦):																		
	For T _A = -40 t For T _A = +60 to	o +60°C	(PACI	KAG	ΞTΫ	PΕ	E)														_		500 mW	
	For TA = +60 to	o +85°C ∣	(PAC	KAGE	TY	PΕ	E)						D	erate	Ł	inea	arly	at	12	mΨ	/°c	to :	200 mW	
	For T _A = -55 t	o +100°C	(PAC	CKAG	E.T	YPE	es c), F)												_		500 mW	
	For T _A = -55 t For T _A = +100	to +125°	C (PA	CKA	GE 1	ГΥР	ES	D, 1	F)				De	erate	L	inea	ırly	at	12	mW	/°c	to 2	200 mW	
DE	EVICE DISSIPAT	TION PER	R TRA	ANSN	IISSI	ON	GA	TE																
	FOR TA = FUL	L PACK	AGE-1	ГЕМР	ERA	LTU	RE	RA	NO	ЗE	(AII	Pag	cka	ge T	yp	es)							100 mW	
OF	PERATING-TEM	PERATU	IRE R	ANG	E (T	۸):																		
	PACKAGE TYP																				55	to	+125°C	
	PACKAGE TYP	EE .																			-4	0 to	+85°C	
ST	ORAGE TEMPE	RATURI	E RAN	NGE (Teta)															-65	to	+150°C	
	AD TEMPERAT																							
	At distance 1/16	6 ± 1/32 i	inch (1.59	± 0.7	9 m	m)	fro	m c	ase	for	10	s n	nax.									+265°C	

^{*} Maximum current through transmission gates (switches) = 25mA




Fig. 2— Typical ON resistance as a function of input signal voltage at $V_{DD} = -V_{SS} = 2.5 \text{ V}$.




Fig. 3— Typical ON resistance as a function of input signal voltage at $V_{DD} = -V_{SS} = 5 \text{ V}$




Fig. 4 — Typical ON resistance as a function of input signal voltage at V_{DD} = -V_{SS} = 7.5 V.




Fig. 5— Typical ON resistance as a function of input signal voltage at $T_A = 25^{\circ} C$.

CD22100

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIF	MITS	UNITS
CHARACTERISTIC	MIN.	MAX.	UNITS
Supply-Voltage Range (For TA =			
Full Package-Temperature Range)	3	18	٧




Fig. 6— Schematic diagram.

	TRUTH TABLE											
Add	iress			Select	Add	iress		Select				
Α	В	С	D		Α	В	С	D				
0	0	0	0	X1Y1	0	0	0	1	X1Y3			
1	0	0	0	X2Y1	1	0	0	1	X2Y3			
0	1	0	0	X3Y1	0	1	0	1	X3Y3			
1	1	0	0	X4Y1	1	1	0	1	X4Y3			
0	0	1	0	X1Y2	0	0	1	1	X1Y4			
1	0	1	0	X2Y2	1	0	1	1	X2Y4			
0	1	1	0	X3Y2	0	1	1	1	X3Y4			
1	1	1	0	X4Y2	1	1	1	1	X4Y4			




Fig. 7 – Typical switch ON transfer characteristics (1 of 16 switches).




Fig. 8 — Typical switch ON frequency response characteristics.




Fig. 9 — Typical crosstalk between switches as a function of signal frequency.

CD22100

STATIC	ELEC1	RICAL	CHARA	CTERISTICS

CHARAC- TERISTIC	CONDITION			L Val	ues at –	55,+25	,+125	apply	erature (° to D,F,I ly to E p	l pkg	Units
		v_{IN}	V_{DD}	-55	-40	+85	+125		+25		- 1
		(V)	(V)	<u> </u>	L			Min.	Тур.	Max.	
CROSSPOIN	TS										
Quiescent			5	5	5	150	150	_	0.04	5	,
Device Cur-			10	10	10	300	300		0.04	10	μΑ
rent, I _{DD}			15	20	20	600	600	_	0.04	20	
Max.		-	20	100	100	3000	3000	_	80.0	100	
ON Resist-	A C . it . I		5	475	500	725	800	_	225	600	
ance	Any Switch	_	10	135	145	205	230	-	85	180	Ω
R _{ON} Max.	V _{IS} =	_	12	100	110	155	175	_	75	135	3.
IION max.	0 to V _{DD}	_	15	70	75	110	125	_	65	95	
			5	_	_	-	_	_	25	-	
△ON Resist-	Between	_	10	- I		l -	-	_	10	_	Ω
ance,	any two	_	12	_	-	-	_	-	8	-	32
ΔR_{ON}	switches	-	15	_	_	_	-	_	5	-	
OFF Switch Leakage Current I _L Max.	All switches OFF	0,18	18	±	100	±10	000	_	±1	±100*	пA
CONTROLS											
Input Low	OFF switch	_	5			1.5		<u> </u>		1.5	
Voltage	$I_1 < 0.2 \mu\text{A}$	_	10			3				3	
VIL Max.	1 (0.2 μ/)	-	15			4		_	_	4	V
Input High	ON switch	_	5			3.5		3.5	-	_	1
Voltage,	see R _{ON}	_	10			7		7	_	-	1
V _{IH} Min.	characteristic	-	15			11		11	-	-	
Input Current, I _{IN} Max.	Any control	0,18	18	±0.1	±0.1	±1	±1	_	±10 ⁻⁵	±0.1	μА

^{*} Determined by minimum feasible leakage measurement for automatic testing.

DYNAMIC ELECTRICAL CHARACTERISTICS at T $_{\mbox{\scriptsize A}}$ = 25 $^{\circ}$ C

01145 4075 510710	(COND	ITION	S		LIMIT	s	
CHARACTERISTIC	f _{is} kHz	R _L kΩ	V _{is} • (∨)	V _{DD} (V)	Min.	Тур.	Max.	UNITS
CROSSPOINTS								
Propagation Delay Time, (Switch ON) Signal Input to Output, tpHL, tpLH	_	10	5 10 15	5 10 15		30 15 10	60 30 20	ns
	C _L =	50 p	; t _r , t _f	= 20 ns	Ì			
Frequency Response, (Any Switch ON)	1 Sine		5 input		-	40	-	MHz
	20 lo	$g \frac{v_{os}}{v_{is}}$	- = -3	dB				
Sine Wave Response, (Distortion)	1	1	5	10		0.5		%
Feedthrough (All Switches OFF)	1.6	1	5	10	_	-80	-	dB
(All Switches Of F)	Sine	wave	input			l	L	

[•]Peak-to-peak voltage symmetrical about $\frac{V\dot{D}D}{2}$




Fig. 10 — Typical dynamic power dissipation as a function of switching frequency.




Fig. 11 - Quiescent current test circuit.




Fig. 12 - Input current test circuit.




Fig. 13 — Dynamic power dissipation test circuit.

CD22100

DYNAMIC ELECTRICAL CHARACTERISTICS at TA = 25°C

OUAD AOTEDIOTIC		COND	ITION	S		LIMIT	S	
CHARACTERISTIC	f _{is} kHz	R _L kΩ	V _{is} • (V)	V _{DD} (V)	Min.	Тур.	Max.	UNITS
CROSSPOINTS (CONT'D)								
Frequency for Signal Crosstalk Attenuation of 40 dB Attenuation of 110 dB	_ Sine	1 wave	10	10	-	1.5 0.1	-	MHz kHz
Capacitance, X _n to Ground Y _n to Ground Feedthrough		- - -	- - -	5-15 5-15 -	- -	18 30 0.4	- - -	pF
CONTROLS			See Fig.					
Propagation Delay Time: Strobe to Output, tpZH (Switch Turn-ON to High Level)	R _L =1k C _L =50 t _r ,t _f =2	pF,	18	5 10 15	- - -	300 125 80	600 250 160	
Data-In to Output, tPZH (Turn-On to High Level)	1		19	5 10 15	- - -	110 40 25	220 80 50	ns
Address to Output, t _{PZH} (Turn-ON to High Level)			20	5 10 15		350 135 90	700 270 180	
Propagation Delay Time: Strobe to Output, tpHZ (Switch Turn-OFF)			18	5 10 15	-	165 85 70	330 170 140	
Data-In to Output, tpZL (Turn-ON to Low Level)			19	5 10 15	- - -	210 110 100	420 220 200	ns
Address to Output, tpHZ (Turn-OFF)			20	5 10 15	- - -	435 210 160	870 420 320	
Minimum Setup Time, Data-In to Strobe, Address, t _{SU}				5 10 15	- - -	95 25 15	190 50 30	ns
Minimum Hold Time, Data-In to Strobe, Address, t _H	¥	,		5 10 15	- - -	180 110 35	360 220 70	ns
Maximum Switching Frequency, ${\sf f}_{\phi}$	R _L =1kΩ		50 pF	5 10 15	0.6 1.6 2.5	1.2 3.2 5	-	MHz
Minimum Strobe Pulse Width, t _W	t _r , t _f =	20 ns		5 10 15	1 1 1	300 120 90	600 240 180	ns
Control Crosstalk, Data-In, Address, or Strobe to Output	Square		10 nput	10	_	75	-	mV (peak)
Input Capacitance, C _{IN}	Any Co	ntrol I	nput		_	5	7.5	pF

 $^{^{\}bullet}$ Peak-to-peak voltage symmetrical about $\mathrm{V}_{\mathrm{DD}}.$

2





Fig. 14 — OFF switch input or output leakage current test circuit.






Fig. 15 — Propagation delay time test circuit and waveforms (signal input to signal output, switch ON).




Fig. 16— Test circuit and waveforms for crosstalk (control input to signal output).




Fig. 17 — Test circuit for crosstalk between switch circuits in the same package.




Fig. 18 — Propagation delay time test circuit and waveforms (strobe to signal output, switch Turn-ON or Turn-OFF).




Fig. 19 — Propagation delay time test circuit and waveforms (data-in to signal output, switch Turn-ON to high or low level).





Fig. 20 — Propagation delay time test circuit and waveforms laddress to signal output, switch Turn-On or Turn-OFF).



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10⁻³ inch).



CD22101 CD22102

CMOS 4 x 4 x 2 Crosspoint Switch With Control Memory

August 1991

Features

- Low ON Resistance........ 75V Typ. at V_{DD} = 12V
- "Built-In" Latched Inputs
- Large Analog Signal Capability ±VDD/2
- Matched Switch Characteristics $\Delta R_{ON} = 8\Omega$ Typ. at $V_{DD} = 12V$
- High Linearity 0.25% Distortion (Typ.) at f = 1kHz, V_{IN} = 5Vp-p, V_{DD} V_{SS} = 10V, and R_1 = 1k Ω
- Standard CMOS Noise Immunity

Applications

- Telephone Systems
- PBX
- Studio Audio Switching
- Multisystem Bus Interconnect

Description

CD22101 and CD22102 crosspoint switches consist of 4 x 4 x 2 arrays of crosspoint (transmission gates) 4-line to 16-line decoders and 16 latch circuits. Any one of the sixteen crosspoint pairs can be selected by applying the appropriate four-line address, and any number of crosspoints can be ON simultaneously. Corresponding crosspoints in each array are turned on and off simultaneously, also.


In the CD22101, the selected crosspoint pair can be turned on of off by applying a logical ONE or ZERO, respectively, to the data input, and applying a ONE to the strobe input. When the device is "powered up", the states of the 16 switches are indeterminate. Therefore, all switched must be turned off by putting the strobe high, data-in low, and then addressing all switches in succession.

The selected pair of crosspoints in the CD22102 is turned on by applying a logical ONE to the $\rm K_a$ (set) input while a logical ZERO is on the $\rm K_b$ inut, and turned off by applying a logical ONE to the $\rm K_b$ (reset) input while a logical ZERO is on the $\rm K_a$ input. In this respect, the control latches of the CD22102 are similar to SET/RESET flip-flops. They differ, however, in that the simultaneous application of ONE's to the $\rm K_a$ and $\rm K_b$ inputs turns off (resets) all crosspoints. All crosspoints in both devices must be turned off as $\rm V_{DD}$ is applied.

The CD22101 and CD22102 types are supplied in 24 lead Hermetic dual-in-line ceramic packages (D and F suffixes), 24 lead dual-in-line plastic packages (E suffix).

Functional Diagram

Pinouts CD22101 CD22102 24 PIN CERAMIC/PLASTIC DIP 24 PIN CERAMIC/PLASTIC DIP TOP VIEW TOP VIEW B 1 вП 24 V_{DD} 24 V_{DD} 23 22 21 C 2 Α C 2 23 A X2' 3 X2 22 X2 X2' Тз Y1 Y1' 4 21 Y1 20 Y2 20 Y2 Y2' 5 19 X4 19 X4 X4' 6 X4' 6 18 X3 ХЗ 7 18 X3 17 **Y4** 17 Y4 Y3' 9 16 **Y3** 9 16 Y3 X1' 10 15 X1 X1' 10 15 X1 14 K_a D 11 D 11 14 DATA 13 к_ь V_{SS} 12 VSS 12 13 STROBE



CAUTION: These devices are sensitive to electrostatic discharge. Proper I.C. handling procedures should be followed. Copyright © Harris Corporation 1991

Specifications CD22101, CD22102

MAXIMUM RATINGS, Absolute-Maximum Values:

For $T_A = -40$ to $+60^{\circ}C$ (PACKAGE TYPE E)	
INPUT VOLTAGE RANGE, ALL INPUTS	DC SUPPLY-VOLTAGE RANGE, (V _{DD})
DC INPUT CURRENT, ANY ONE INPUT* POWER DISSIPATION PER PACKAGE (PD): For TA = -40 to +60°C (PACKAGE TYPE E) For TA = -40 to +60°C (PACKAGE TYPE E) For TA = -55 to +100°C (PACKAGE TYPE D,F) For TA = -100 to +125°C (PACKAGE TYPES D,F) Derate Linearly at 12 mW/°C to 200 mW For TA = +100 to +125°C (PACKAGE TYPES D,F) Derate Linearly at 12 mW/°C to 200 mW DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) 100 mW OPERATING-TEMPERATURE RANGE (TA): PACKAGE TYPES D, F, H PACKAGE TYPES D, T, M PACKAGE TYPES D, T, M PACKAGE TYPES D, T, M PACKAGE TYPES D, T, M PACKAGE TYPES D, T, M PACKAGE TYPES D, T, M PACKAGE TYPES D, T, M PACKAGE TYPES D, T, M PACKAGE TYPES D, T, M PACKAGE TYPES D, T, M PACKAGE TYPES D, T, M PACKAGE TYPES D, T, M PACKAGE TYPES D, T, M PACKAGE TYPES D, T, M PACKAGE TYPES D, T, M PACKAGE TYPES D, T, M PACKAGE TYPES D, T, M PACKAGE TYPES D, T, M PACKAGE TYPES D, T, M PACKAGE TYPES D, T,	(Voltages referenced to VSS Terminal)
POWER DISSIPATION PER PACKAGE (P_D): For TA = -40 to +60°C (PACKAGE TYPE E) For TA = -40 to +60°C (PACKAGE TYPE E) For TA = -40 to +60°C (PACKAGE TYPE E) For TA = -450 to +85°C (PACKAGE TYPE D, F) For TA = -55 to +100°C (PACKAGE TYPES D, F) For TA = +100 to +125°C (PACKAGE TYPES D, F) Derate Linearly at 12 mW/°C to 200 mW DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) 100 mW OPERATING-TEMPERATURE RANGE (T_A): PACKAGE TYPES D, F, H PACKAGE TYPES D, F, H -55 to +125°C PACKAGE TYPE B -40 to +85°C STORAGE TEMPERATURE RANGE (T_{Stg}) -65 to +150°C LEAD TEMPERATURE [DURING SOLDERING]: At distance 1/16 ± 1/32 inch (1.59 ± 0.79 mm) from case for 10 s max. +265°C	INPUT VOLTAGE RANGE, ALL INPUTS
For TA = -40 to $+60^{\circ}$ C (PACKAGE TYPE E)	DC INPUT CURRENT, ANY ONE INPUT*
For $T_A'' = +60$ to $+85^{\circ}C$ (PACKAGE TYPE E) Derate Linearly at 12 mW/ $^{\circ}C$ to 200 mW For $T_A'' = -55$ to $+100^{\circ}C$ (PACKAGE TYPES D,F) Derate Linearly at 12 mW/ $^{\circ}C$ to 200 mW For $T_A'' = +100$ to $+125^{\circ}C$ (PACKAGE TYPES D, F) Derate Linearly at 12 mW/ $^{\circ}C$ to 200 mW DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR $T_A'' = FULL$ PACKAGE-TEMPERATURE RANGE (All Package Types) 100 mW OPERATING-TEMPERATURE RANGE ($T_A'' = -55$ to $+125^{\circ}C$ PACKAGE TYPES D, F, H -55 to $+125^{\circ}C$ PACKAGE TYPE $T_A'' = -55$ to $+125^{\circ}C$ TORAGE TEMPERATURE RANGE ($T_{Stg}' = -65$ to $+150^{\circ}C$ LEAD TEMPERATURE (DURING SOLDERING): At distance $1/16 \pm 1/32$ inch $(1.59 \pm 0.79$ mm) from case for 10 s max. $+265^{\circ}C$	POWER DISSIPATION PER PACKAGE (PD):
For $T_A' = -55$ to $\pm 100^{\circ}$ C (PACKAGE TYPES D,F) 500 mW For $T_A' = \pm 100$ to $\pm 125^{\circ}$ C (PACKAGE TYPES D,F) Derate Linearly at ± 12 mW/°C to ± 200 mW DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR $T_A' = T$ FULL PACKAGE—TEMPERATURE RANGE (All Package Types) 100 mW OPERATING—TEMPERATURE RANGE ($T_A' = T$) $T_A' = T$ T	
For $T_A' = +100$ to $+128^{\circ}$ C (PACKAGE TYPES D, F) DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR $T_A = FULL$ PACKAGE-TEMPERATURE RANGE (All Package Types) 100 mW OPERATING-TEMPERATURE RANGE (T_A): PACKAGE TYPES D, F, H -55 to $+125^{\circ}$ C PACKAGE TYPE E -40 to $+85^{\circ}$ C STORAGE TEMPERATURE RANGE (T_{stg}) -65 to $+150^{\circ}$ C LEAD TEMPERATURE (DURING SOLDERING): At distance $1/16 \pm 1/32$ inch $(1.59 \pm 0.79$ mm) from case for 10 s max. +266°C	For TA = +60 to +85°C (PACKAGE TYPE E) Derate Linearly at 12 mW/°C to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR T_A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) 100 mW OPERATING-TEMPERATURE RANGE (T_A): PACKAGE TYPES D, F, H -55 to +125°C -40 to +85°C STORAGE TYPES D, F, H -65 to +150°C LEAD TEMPERATURE RANGE (T_{stg}) -65 to +150°C LEAD TEMPERATURE (DURING SOLDERING): At distance 1/16 ± 1/32 inch (1.59 ± 0.79 mm) from case for 10 s max. +265°C	For T _A = -55 to +100°C (PACKAGE TYPES D,F)
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	For T _A = +100 to +125°C (PACKAGE TYPES D, F) Derate Linearly at 12 mW/°C to 200 mW
OPERATING-TEMPERATURE RANGE (T _A): PACKAGE TYPES D, F, H PACKAGE TYPE S P	DEVICE DISSIPATION PER OUTPUT TRANSISTOR
PACKAGE TYPES D, F, H -55 to +125°C PACKAGE TYPE E -40 to +85°C STORAGE TEMPERATURE RANGE (Tstg) -65 to +150°C LEAD TEMPERATURE (DURING SOLDERING): -65 to +150°C At distance 1/16 ± 1/32 inch (1.59 ± 0.79 mm) from case for 10 s max. +265°C	FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) 100 mW
PACKAGE TYPE E -40 to +85°C STORAGE TEMPERATURE RANGE (T _{stg}) -65 to +150°C LEAD TEMPERATURE (DURING SOLDERING): -65 to +150°C At distance 1/16 ± 1/32 inch (1.59 ± 0.79 mm) from case for 10 s max. +265°C	OPERATING-TEMPERATURE RANGE (TA):
$ \begin{array}{llllllllllllllllllllllllllllllllllll$	
LEAD TEMPERATURE (DURING SOLDERING): At distance 1/16 ± 1/32 inch (1.59 ± 0.79 mm) from case for 10 s max. +265°C	
At distance 1/16 \pm 1/32 inch (1.59 \pm 0.79 mm) from case for 10 s max +265°C	STORAGE TEMPERATURE RANGE (T _{sta})
	LEAD TEMPERATURE (DURING SOLDERING):
* Maximum current through transmission gets (quitabes) - 25 mA	At distance $1/16 \pm 1/32$ inch $(1.59 \pm 0.79 \text{ mm})$ from case for 10 s max +265°C
	* Maximum current through transmission gates (switches) = 25 mA

Maximum current through transmission gates (switches) = 25 mA.

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIN	LINUTO	
CHARACTERISTIC	Min.	Max.	UNITS
Supply-Voltage Range (For TA = Full Package-			
Temperature Range)	3	18	٧




Fig. 1 - Functional block diagram.




Fig. 2 - Logic diagram.

DECODER TRUTH TABLE

Add	iress			Select	Add	iress			Select
Α	В	С	D		Α	В	С	D	
0	0	0	0	X1Y1 & X1'Y1'	0	0	0	1	X1Y3 & X1'Y3'
1	0	0	0	X2Y1 & X2'Y1'	1	0	0	1	X2Y3 & X2'Y3'
0	1	0	0	X3Y1 & X3'Y1'	0	1	0	1	X3Y3 & X3'Y3'
1	1	0	0	X4Y1 & X4'Y1'	1	1	0	1	X4Y3 & X4'Y3'
0	0	1	0	X1Y2 & X1'Y2'	0	0	1	1	X1Y4 & X1'Y4'
1	0	1	0	X2Y2 & X2'Y2'	1	0	1	1	X2Y4 & X2'Y4'
0	1	1	0	X3Y2 & X3'Y2'	0	1	1	1	X3Y4 & X3'Y4'
1	1	1	0	X4Y2 & X4'Y2'	1	1	1	1	X4Y4 & X4'Y4'

CONTROL TRUTH TABLE FOR CD22101

Function	Add	iress			Strobe	Data	Select
	A	В	С	D			
Switch On	1	1	1	1	1	1	15 (X4Y4) & 15' (X4'Y4')
Switch Off	1	1	1	1	1	0	15 (X4Y4) & 15' (X4'Y4')
No Change	X	х	×	×	0	×	X X X X

1 = High Level; 0 = Low Level; X = Don't Care

CONTROL TRUTH TABLE FOR CD22102

Function	Add	iress			κ _a	κ _b	Select
	Α	В	C	D			
Switch On	1	1	1	1	1	0	15 (X4Y4) & 15' (X4'Y4')
Switch Off	1	1	1	1	0	1	15 (X4Y4) & 15' (X4'Y4')
All Switches Off [#]	х	х	X	х	1	1	All
No Change	х	х	х	X	0	0	XXXX

^{1 =} High Level; 0 = Low Level; X = Don't Care
In the event that K_B and K_B are changed from levels 1,1 to 0,0 K_B should not be allowed to go to 0 before K_B, otherwise a switch which was off will inadvertently be turned on.

STATIC ELE	CTRICAL CH	ARAC	TERIS								
CHARAC- TERISTIC	CONDITI	ONS		Val	ues at -	-55,+25	,+125	apply,	erature (° / to D,F,I oly to E p	H pkg	Units
		VIS	V_{DD}		-40	T	+125		+25		
		(v)	(V)					Min.	Тур.	Max.	
CROSSPOIN	TS										
Quiescent			5	5	5	150	150		0.04	5	
Device Cur-			10	10	10	300	300		0.04	10	μΑ
rent, I _{DD}			15	20	20	600	600		0.04	20	
Max.			20	100	100	3000	3000	_	0.08	100	
ON Resist-			5	475	500	725	800	-	225	600	
ance	Any Switch	-	10	135	145	205	230	-	85	180	Ω
R _{ON} Max.	VIS =		12	100	110	155	175	_	75	135	7.2
NON Wax.	0 to V _{DD}	_	15	70	75	110	125	_	65	95	
			5	_	_	_	_	_	25	_	
△ON Resist-	Between	_	10	_	_	T -	-	-	10	_	Ω
ance,	any two	_	12	_	-	T -	-	-	8	-	3.2
ΔR _{ON}	switches	-	15	_	_	_	_	_	5	_	
OFF Leak- age Current I _L Max.	All switches OFF	0,18	18		±	1000		-	±1	±100*	nA
CONTROLS											
Input Low	OFF switch		5			1.5		_		1.5	
Voltage	$I_1 < 0.2 \mu A;$		10			3		<u> </u>		3	
V _{IL} Max.	1 (O.2 p. 1)		15			4		<u> </u>		4	V
Input High	ON switch		5			3.5		3.5	<u> </u>		
Voltage,	see RON		10			7		7	_	_]
V _{IH} Min.	characteristic	-	15			11		11		-	
Input Current,	Any control	0,18	18	±0.1	±0.1	±1	±1	_	±10-5	±0.1	μΑ

Current. IIN Max.




Fig. 6 - Typical ON resistance as a function of input signal voltage at $T_A = 25^{\circ}C$.




Fig. 7 - Typical switch ON transfer characteristics (1 of 16 switches).




Fig. 3 - Typical ON resistance as a function of input signal voltage at V_{DD} = -V_{SS} =






Fig. 4 - Typical ON resistance as a function of input signal voltage at V_{DD} = -V_{SS} =



INPUT SIGNAL (Vis) - V INPUT SIGNAL (Vis) - V 92CS-31629

Typical ON resistance as a function of input signal voltage at V_{DD} = -V_{SS} =



103 104 105 106 INPUT SIGNAL FREQUENY (fig.)- kHz 9203-30266 Fig. 8 - Typical switch ON frequency response characteristics.

^{*} Determined by minimum feasible leakage measurement for automatic testing.

CHARACTERISTIC		COND	ITION	S		LIMIT	s	
ONAHAUTERISTIC	f _{is} kHz	R _L kΩ	V _{is} • (V)	V _{DD} (V)	Min.	Тур.	Max.	UNITS
CROSSPOINTS								L
Propagation Delay Time, (Switch ON) Signal Input to Output, tpHL, tpLH	_	10	5 10 15	5 10 15	-	30 15 10	60 30 20	ns
Frequency Response,	C _L =	50 pF	; t _r , t _f 5	= 20 ns	-	40	-	MHz
(Any Switch ON)	Sine 20 lo	wave g Vos Vis	input, - = -3	dB				
Sine Wave Response, (Distortion)	1 1 1	1 1 1	2.5 5 7.5	5 10 15	- - -	1 0.25 0.15		%
Feedthrough	1.6	0.6	2■	10	_	-96	_	dB
All Switches OFF (See Fig. 24)	Sine	wave			<u> </u>			
Frequency for Signal Crosstalk Attenuation of 40 dB Attenuation of 95 dB (See Fig. 23)	- Sine	0.6	1 ^m	10	-	2.5 0.1	-	MHz kHz
Capacitance, X _n to Ground Y _n to Ground Feedthrough		 - -	 - -	- - -	-	25 60 0.6	-	рF
CONTROLS			See Fig.					
Propagation Delay Time, High Impedance to High Level or Low Level, tpzH, tpzL Strobe to Output, CD22101	R _L = 1 C _L = 50 t _r , t _f = 3	ρF,	16	5 10 15	- - -	500 230 170	1000 460 340	
Data-In to Output, CD22101			17	5 10 15	- - -	515 220 170	1000 440 340	
K _a to Output, CD22102				5 10 15	- - -	500 215 160	1000 430 320	
Address to Output, CD22101, CD22102			18	5 10 15	- - -	480 225 155	960 450 300	ns
Propagation Delay Time, High Level or Low Level to High Impedance, tp _{HZ} , tp _{LZ} Strobe to Output, CD22101			16	5 10 15	- - -	450 200 135	900 400 270	
K _b to Output, CD22102				5 10 15	- - -	450 200 130	900 400 260	
Data-In to Output, CD22101				5 10 15	- - -	450 165 110	900 330 220	
K _a ⋅K _b to Output, CD22102		,		5 10 15	- - -	280 130 90	560 260 180	



RMS




Fig. 9 Typical crosstalk between switches as a function of signal frequency.




Fig. 10 - Typical feedthrough, any OFF switch as a function of frequency.




Fig. 11 – Typical dynamic power dissipation as a function of switching frequency for CD22101.




Fig. 12 - Quiescent current test circuit.

2

DYNAMIC ELECTRICAL CHARACTERISTICS at TA = 25°C (cont'd)

OUAD ACTEDIOTIC		COND	ITION	s		LIMIT	s	
CHARACTERISTIC	f _{is} kHz		V _{is} • (∨)	V _{DD} (V)	Min.	Тур.	Max.	UNITS
CONTROLS (cont'd)			See Fig.					
Address to Output, CD22101, CD22102 Minimum Strobe Pulse Width t _W CD22101	R _L =1 C _L =5 t _r ,t _f =	50 pF,	18	5 10 15 5 10		425 190 130 260 120 80	850 380 260 500 240 160	
Address to Strobe Setup or Hold Times, t_{SU} , t_{h} , CD22101			19	5 10 15	_ _ _	-160 -70 -50	0	
Strobe to Data-In Hold Time, Time, t _{hHL} ; t _{hLH} , CD22101			20	5 10 15	- - -	200 80 60	400 160 120	ns
Address to K_a and K_b Setup or Hold Times, t_{SU} , t_H , CD22102				5 10 15	- - -	-160 -70 -50	0 0 0	
Minimum K _a ·K _b Pulse Width, t _W CD22102				5 10 15	- - -	375 160 110	750 320 220	
Minimum K _a Pulse Width, t _W CD22102				5 10 15	- - -	425 175 120	850 350 240	
Minimum K _b Pulse Width, t _W CD22102	•	1		5 10 15	- - -	200 90 70	400 180 140	
Control Crosstalk, Data-In, Address, or Strobe to Output,	1		21	5	_	75	-	mv (peak)
Input Capacitance, C _{IN}	Any C Input	Control		-	-	5	7.5	pF




Fig. 13 - Input current test circuit.




Fig. 14 — Dynamic power dissipation test circuit for CD22101.




Fig. 15 — OFF switch input or output leakage current test circuit (16 of 32 switches).




Fig. 16 — Propagation delay time test circuit and waveforms (signal input to signal output, switch ON).




Fig. 17 — Propagation delay time test circuit and waveforms (strobe to signal output, switch Turn-ON or Turn-OFF).




Fig. 18 — Propagation delay time test circuit and waveforms (data-in to signal output, switch Turn-ON to high or low level).




Fig. 19 — Propagation delay time test circuit and waveforms (address to signal output, switch turn-ON or Turn-OFF).




Fig. 20 - Address to strobe setup and hold times.

Fig. 21 — Strobe to Data-In hold time t_h , for CD22101.




Fig. 22 - Test circuit and waveforms for crosstalk (control input to signal output).




Fig. 23 – Test circuit for crosstalk between switch circuits in the same package.






Fig. 24 — Test circuit for feedthrough (any OFF switch).





Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10⁻³ inch).



CD22103A

CMOS HDB3 (High Density Bipolar 3) Transcoder for 2.048/8.448 Mb/s Transmission Applications

August 1991

Features

- HDB3 Coding and Decoding for Data Rates from 50Kb/s to 10Mb/s in a Manner Consistent with CCITT G703 Recommendations
- HDB3/AMI Transmission Coding/Reception Decoding with Code Error Detection is Performed in Independent Coder and Decoder Sections
- All Transmitter and Receiver Inputs/Outputs are TTL Compatible
- Internal Loop Test Capability


Description

The CD22103A is an LSI SOS integrated circuit which performs the HDB3 transmission coding and reception decoding functions with error detection. It is used in 2.048Mb/s and 8.448Mb/s transmission applications. The CD22103A performs HDB3 coding and decoding for data rates from 50Kb/s to 10Mb/s in a manner consistent with CCITT G703 recommendations.

HDB3 transmission coding/receptin decoding with code error detection is performed in independent coder and decoder sections. All transmitter and receiver inputs/outputs are TTL compatible.

The HDB3 transmitter coder codes an NRZ binary unipolar input signal (NRZ-IN) and a synchronous transmission clock (CTX) into two HDB3 binary unipolar RZ output signals (+HDB3 OUT, -HDB3 OUT). The TTL compatible output signals +HDB3 OUT, -HDB3 OUT are externally mixed to generate ternary bipolar HDB3 signals for driving transmission lines.

The receiver decoder converts binary unipolar inputs (+HDB3 IN, -HDB3 IN), which were externally split from ternary bipolar HDB3 signals, and a synchronous clock signal (CRX) into binary unipolar NRZ signals (NRZ-OUT).



HDB3/AMI + HDB3 OUT TRANSMITTER NRZ - IN CODER - HDB3 OUT + HDB3 IN RECEIVER NRZ - OUT DECODER - HDB3 IN CRX -ERROR ERR DETECT AIS DETECT RAIS

FIGURE 1.

Block Diagram

Specifications CD22103A

Received signals not consistent with HDB3 coding rules are detected as errors. The receiver error output (ERR) is active high during one CRX period of each bit of received data that is inconsistent with HDB3 coding rules.

An input string consisting of all ones (or marks) is detected and signaled by a high level at the Alarm Signal (AIS) output. The AIS output is set to a high level when less than three zeros are received during two consecutive periods of the Reset Alarm Inhibit Signal (RAIS). The AIS output is subsequently reset to a low level when three or more zeros are received during two periods of the reset signal (RAIS).

A diagnostic Loop-Test Mode may be entered by driving the Loop Test Enable Input (LTE) high. In this mode the HDB3 transmitter outputs (+HDB3 OUT, -HDB3 OUT) are internally connected to the HDB3 receiver inputs, and the external HDB3 receiver inputs (+HDB3 IN, -HDB3 IN) are disabled. The NRZ binary output signal (NRZ - OUT) corresponds to the NRZ binary input signal (NRZ - IN) delayed by approximately 8 clock periods.

The Clock Receiver Output (CKR) is the product of the two HDB3 input signals or-ed together. The CRX clock signal may be derived from the CKR signal with external clock extraction circuitry. In the Loop Test Mode (LTE = 1) CKR is the product of the +HDB3 OUT and -HDB3 OUT signals or-ed together.

The CD22103A may also be used to perform the AMI to NRZ coding/decoding function. To use the CD22103A in this mode, the HDB3/AMI control input is driven low.

The RCA-CD22103A operates with a 5 V \pm 10% power supply voltage over the full military temperature range at data rates from 50 Kb/s up to 10 Mb/s.

The RCA-CD22103A is similar in function and pin configuration to type MJ1471.

The CD22103A types are supplied in 16-lead hermetic dual-in-line welded-seal ceramic packages (D suffix), 16-lead dual-in-line plastic packages (E suffix).

MAXIMUM RATINGS, Absolute-Maximum Values:

DO SLIPPI VIVOI TAGE DANGE (VIII)

	DC SUPPLY-VOLTAGE RANGE, (VDD)
	(Voltages referenced to Vss Terminal)
0.5 to V _{DD} + 0.5 V	INPUT VOLTAGE RANGE, ALL INPUTS
± 10 mA	DC INPUT CURRENT, ANY ONE INPUT
	POWER DISSIPATION PER PACKAGE (PD)
500 mW	For T _A = -40 to + 60° C (PACKAGE TYPE E)
Derate Linearly at 12 mW/°C to 200 mW	For T _A = +60 to +85° C (PACKAGE TYPE E)
500 mW	For T _A = -55 to +100°C (PACKAGE TYPE D)
Derate Linearly at 12 mW/° C to 200 mW	For T _A = +100 to +125° C (PACKAGE TYPE D)
	DEVICE DISSIPATION PER OUTPUT TRANSISTOR
	For TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types).
	OPERATING-TEMPERATURE RANGE (TA)
55 to +125° C	PACKAGE TYPES D
	PACKAGE TYPE E
65 to +150° C	STORAGE TEMPERATURE RANGE (T _{stq})
	LEAD TEMPERATURE (DURING SOLDERING):
+265° C	At distance $1/16 \pm 1/32$ in. $(1.59 \pm 0.79$ mm) from case for 10 s max

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operating is always within the following ranges:

CHARACTERISTIC	LIM	UNITS	
CHARACTERISTIC	Min.	Max.	ONIIS
DC Supply Voltage Range (For T _A =Full Package-Temperature Range)	4.5	5.5	V

Specifications CD22103A

STATIC ELECTRICAL CHARACTERISTICS, V_{DD} = 5 V $\pm 10\%$; T_{A} = 25°C

QUARACTERISTIC	OVMBOL				
CHARACTERISTIC	SYMBOL		Тур.	Max.	UNITS
Quiescent Device Current	I _{DD}	_	_	100	μΑ
Operating Device Current (fcL = 10 MHz)		_	_	8	
HDB3 Output Low (Sink) Current (VoL = 0.5 V)	l _{OL1}	1.6		_]
HDB3 Output High (Source) Current (VoH = 2.8 V)	I _{OH1}	-10	_		mA
All Other Outputs Low (Sink) Current (VoL = 0.5 V)	I _{OL2}	1.6	_	_	1
All Other Outputs High (Source) Current (VoL = 2.8 V)	I _{OH2}	-1.6	_	_	1
Input Low Current	l _{IL}	_	_	-1	
Input High Current	l _{IH}		_	1	μA
Input Low Voltage (Max.)	VIL	-	_	0.8	
Input High Voltage (Min.)	V _{IH}	2	_		\ \
Input Capacitance	Сіи	-	_	.5	pF

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A range of -40° C to +85° C for plastic package; -55° C to +125° C for ceramic package; V_{DD} range of 4.5 V to 5.5 V, C_L = 15 pF

0.000.000.000.000	OVERDO	LIMITS			LIMITE
CHARACTERISTIC	SYMBOL	Min.	Тур.	Max.	UNITS
INPUT					
CTX, CRX Input Frequency	f _{CTX} , f _{CRX}	0.05		10	MHz
CTX, CRX Input Rise Time *	t _{rci}	-		1	μs
Fall Time *	t _{fcl}	-	–	1	μ
NRZ-IN to CTX					
Data Setup Time *	ts	15	-	-	ns
Data Hold Time *	t _H	15	_	_	113
HDB3 IN to CRX					
Data Setup Time §	ts	15	_	-	ns
Data Hold Time *	t _H	0	_	_	113
CRX to CKR					
CRX = 8.448 MHz		ŀ			
Pretrigger ●	t _p	-	–	20	ns
Delay	t _d		-	20	

^{*} See Fig. 4

§ See Fig. 5

• See Fig. 6

Specifications CD22103A

DYNAMIC ELECTRICAL CHARACTERISTICS at TA range of -40°C to +85°C for plastic package; -55°C to +125°C for ceramic package; VDD range of 4.5 V to 5.5 V, CL = 15 pF

CHARACTERISTIC	SYMBOL		LIMITS		UNITS
CHARACTERISTIC	STMBUL	Min.	Тур.	Max.	UNITS
ОИТРИТ					
Transmitter Coder					
CTX to HDB3 OUT:					
Data Propagation Delay Time *	too	_	_	90	ns
Handling Delay Time	t _{HD}	_	4	_	clock period
HDB3 OUT Output Pulse Width *					
(Clock duty cycle = 50%)					
f _{CL} = 2.048 MHz	tw	238	_	260	ns
f _{CL} = 8.448 MHz	tw	53	_	65	
Receiver Decoder					
CRX to NRZ OUT:					
Data Propagation Delay Times §	t _{DD}	_	-	90	ns
Handling Delay Time #	t _{HD}	_	4	_	clock period
HDB3 IN to CKR					
HDB3 Propagation Delay Time §				<u> </u>	1
LTE = 0	tin ckr	_	_	65	
LTE = 1				30	ns

§ See Fig. 5

* See Fig. 4

§ See Fig. 2

See Fig. 3

TRANSCODER OPERATION

Transmitter Coder (See Fig. 2)

The HDB3/AMI transmitter coder operates on 4-bit serial strings of NRZ binary data and a synchronous transmitter clock (CTX). NRZ binary data is serially clocked into the transmitter on the negative transition of the (CTX) clock. HDB3/AMI coding is performed on the 4-bit string, and HDB3/AMI binary output data is clocked out to the (+ HDB3 OUT, -HDB3 OUT) outputs on the positive transition of the transmitter clock (CTX) 4 clock pulses after the data appeared at the (NRZ-IN) input.




Fig. 2 - Transmitter coder operation timing waveforms - NRZ to HDB3/AMI coding.

CD22103A

Receiver Decoder (See Fig. 3)

The HDB3/AMI receiver decoder operates on 4-bit serial strings of binary coded HDB3/AMI signals, and a synchronous receiver clock (CRX), HDB3/AMI binary data is serially clocked into the receiver on the positive transition

of the (CRX) clock. HDB3/AMI decoding is performed on the 4-bit string, and NRZ binary output data is clocked out to the (NRZ-OUT) output on the positive transition of the receiver clock (CRX) 4 clock pulses after the data appeared at the (+ HDB3 IN, -HDB3 IN) inputs.




Fig. 3 - Receiver decoder operation timing waveforms - HDB3 to NRZ decoding.




Fig. 4 - Transmitter coder timing waveforms.




Fig. 5 - Input requirements and output characteristics.




Fig. 6 - CRX reconstruction requirements.




Fig. 7 - Receiver alarm-inhibit-signals timing waveforms.




Fig. 8 - Receiver error-signals timing waveforms.

Definition of HDB3 Code Used In CD22103A HDB3 Transcoder (As Per CCITT G703 Annex Recommendations) and Error Detection

Coding of a binary signal into an HDB3 signal is done according to the following rules:

- 1. HDB3 signal is pseudoternary; the three states are denoted B+, B-, and 0.
- Spaces in the binary signal are coded as spaces in the HDB3 signal. For strings of four spaces, however, special rules apply (See Item 4 below).
- Marks in the binary signal are coded alternately as B+ and B- in the HDB3 signal (alternate mark inversion).
 Violations of the rule of alternate mark inversion are introduced when coding strings of four spaces (See Item 4 below).
- 4. Strings of four spaces in the binary signal are coded according to the following rules:
- A) The first space of a string is coded as a space if the polarity of the preceding mark of the HDB3 signal has a polarity opposite to the preceding violation and is not a violation by itself; it is coded as a mark, i.e., not a violation (i.e., B+ or B-), if the preceding mark of the HDB3 signal has the same polarity as that of the preceding violation or is by itself a violation.

This rule ensures that successive violations are of alternate polarity so that no dc component is introduced.

- B) The second and third spaces of a string are always coded as spaces.
- C) The last space of a string of four is always coded as a mark, the polarity of which is such that it violates the rule of alternate mark inversion. Such violations are denoted V+ or V- according to their polarity.

CD22103A

The CD22103A is designed to code and decode HDB3 signals which are coded as binary digital signals (NRZ-IN) and (+ HDB3 IN, -HDB3 IN), accompanied by sampling clocks (CTX) and (CRX). The two binary coded HDB3 outputs, (+ HDB3 OUT, -HDB3 OUT) may be externally mixed to create the ternary HDB3 signals (See Fig. 2).

The two binary HDB3 input signals have been split from the input ternary HDB3 in an external line receiver.

Error Detection

Received HDB3/AMI binary input signals are checked for coding violations, and an error signal (ERR) is generated as described below.

HDB3 Signals HDB3/AMI = High

The error signal (ERR) is flagged high for one CTX period if a violation pulse $(\pm V)$ is received of the same polarity as the last received violation pulse.

A violation pulse $(\pm \text{V})$ is considered a reception error and does not cause replacement of the last string of 4 bits to zeros, if:

The received 4 data bits previous to reception of the violation pulse have not been the sequence BX00 (where X = don't care). The error signal (ERR) remains low.

NOTES:

The data sequences B000V and BB00V are valid HDB3 codings of the NRZ binary sequence 10000.

The error signal (ERR) count, is the accurate number of all single bit errors.

AMI Signals HDB3/AMI = Low

A coding error (ERR) is signaled when a violation pulse (+V) is received.

In either the HDB3 or AMI mode:

When high levels appear simultaneously on both HDB3 inputs (+ HDB3 IN, -HDB3 IN) a logical one is assumed in the HDB3/AMI input stream and the error signal (ERR) goes high for the duration of the violation.

Alarm Inhibit Signal

The alarm output (AIS) is set high if in two <u>successive</u> periods of the external Reset Alarm Signal, (RAIS), less than three zeros are received.

The alarm output (AIS) is reset low when three or more zeros are received during two reset alarm signal periods.



CD22202E CD22203E

August 1991

5V Low-Power DTMF Receiver


Features


- Central-Office Quality
- . No Front-End Band Splitting Filters Required
- Single, Low-Tolerance, 5V Supply
- Detects Either 12 or 16 Standard DTMF Digits
- Uses Inexpensive 3.579545MHz Crystal for Reference
- Excellent Speech Immunity
- Output in Either 4-Bit Hexadecimal Code or Binary Coded 2-of-8
- . Synchronous or Handshake Interface
- Three-State Outputs
- Excellent Latch-Up Immunity

Description

The CD22202E and CD22203E complete dual-tone multiple frequency (DTMF) receivers detect a selectable group of 12 or 16 standard digits. No front-end pre-filtering is needed. The only externally-required components are an inexpensive 3.579545MHz TV "colorburst" crystal (for frequency reference) and a bias resistor. Extremely high system density is possible through the use of the clock output of a crystal-connected CD22202E/CD22203E receiver to drive the time bases of additional receivers. This is a monolithic integrated circuit fabricated with low-power, complementary-symmetry CMOS processing. It only requires a single low-tolerance power supply and is packaged in a standard 18 pin dual-in-line plastic package (E suffix).

The CD22202E and CD22203E employ state-of-the-art circuit technology to combine the digital and analog functions on the same CMOS chip using a standard digital semiconductor process. The analog input is preprocessed by 60Hz reject and band-splitting filters and then hard-limited to provide AGC. Eight Bandpass filters detect the individual tones. The digital post-processor times the tone durations and provides the correctly coded digital outputs. Outputs interface directly to standard CMOS circuitry and are tri-state enabled to facilitate bus-oriented architectures.





Specifications CD22202E, CD22203E


MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE (V _{DD}) (Referenced to V _{SS} terminal)	+7 V
OPERATING-TEMPERATURE RANGE (T _A)	
STORAGE-TEMPERATURE RANGE (Tstg)	65 to +150° C
POWER DISSIPATION (P_D) @ T_A = 25° C (Derate above T_A = 25° C @ 6.25 mW/° C)	65 mW
INPUT VOLTAGE RANGE, ALL INPUTS EXCEPT ANALOG IN	(V _{DD} +0.5 V) to -0.5 V
ANALOG IN VOLTAGE RANGE	(V _{DD} +0.5 V) to (V _{DD} -10 V)
DC CURRENT INTO ANY INPUT OR OUTPUT	±20 mA
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 \pm 1/32 in. (1.59 \pm 0.79 mm) from case for 10 s max	+265° C

Note: Unused inputs must be connected to V_{DD} or V_{SS} as appropriate.

ELECTRICAL CHARACTERISTICS (0° C \leq T_A \leq 70° C, V_{DD} = 5 V \pm 10%)

PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Frequency Detect Bandwidth		±(1.5+2Hz)	±2.3	±3.5	% of ft
Amplitude for Detection	each tone	-32		-2	dBm
- Detection					referenced to 600 Ω
Minimum Acceptable Twist	twist= high tone	-10		+10	dB
William Acceptable 1 wist	low tone	-10		. 10	db
60-Hz Tolerance		<u> </u>		0.8	V rms
Dial Tone Tolerance	"precise" dial tone			0 dB	dB referenced to
Biai Tolle Tolerance	precise dial tone			0 00	lower amplitude tone
Talk Off	MITEL tape #CM 7290		2	L	hits
Digital Outputs	"0" level, 400 μA load	0		0.5	v
(except XOUT)	"1" level, 200 μA load	V _{DD} - 0.5		VDD	V
Digital Inputs	"0" level	0		0.3 V _{DD}	V
Digital iliputs	"1" level	0.7 V _{DD}		V _{DD}	
Power Supply Noise	wide band			10	mV p-p
Supply Current	T _A = 25° C		10	16	mA
Noise Tolerance	MITEL tape			-12	dB referenced to
Noise Tolerance	#CM 7290			-12	lowest amplitude tone
Input Impedance	$V_{DD} \ge V_{IN} \ge (V_{DD} - 10)$	100 kΩ//	300 kΩ		
		15pF			




NOTE: PIN 6: EARLY DETECT OUTPUT ON CD22203 ONLY.

Fig. 1 - Functional block diagram.

ANALOG IN


The Analog In pin accepts the analog input. It is internally biased so that the input signal may be either AC or DC coupled, as long as it does not exceed the positive supply voltage. Proper input coupling is illustrated below.



The CD22202E and CD22203E is designed to accept sinusoidal input waveforms, but will operate satisfactorily with any input that has the correct fundamental frequency with harmonics that are at least 20 dB below the fundamental.

CRYSTAL OSCILLATOR

The CD22202E and CD22203E contains an on-board inverter with sufficient gain to provide oscillation when connected to a low-cost television "color-burst" (3.579545-MHz) crystal. The crystal oscillator is enabled by tying XEN high. The crystal is connected between XIN and XOUT. A 1-Megohm resistor is also connected between these pins in this mode. ATB is a clock-frequency output. Other CD22202E and CD22203E devices may use the same frequency reference by tying their ATB pins to the ATB output of a crystal-connected device. XIN and XEN of the auxiliary devices must then be tied high and low, respectively. Up to ten devices may be run from a single crystal-connected CD22203E and CD22203E as shown below.



HEX/B28

This <u>pin selects</u> the format of the digital output code. When HEX/B28 is tied high, the output is hexadecimal. When tied low, the output is binary coded 2-of-8. The following table describes the two output codes.

Fig. 3 - Crystal oscillator.

Table I - Output Codes

	Hexadecimal				Bina	ry Co	ded 2	-of-8
Digit	D8	D4	D2	D1	D8	D4	D2	D1
1	0	0	0	1	0	0	0	0
2	0	0	1	0	0	0	0	1
3	0	0	1	1	0	0	1	0
4	0	1	0	0	0	1	0	0
5	0	1	0	1	0	1	0	1
6	0	1	1	0	0	1	1	0
7	0	1	1	1	1	0	0	0
8	1	0	0	0	1	0	0	1
9	1	0	0	1	1	0	1	0
0	1	0	1	0	1	1	0	1
	1	0	1	1	1	1	0	0
#	1	1	0	0	1	1	1	0
Α	1	1	0	1	0	0	1	1
В	1	1	1	0	0	1	1	1
С	1	1	1	1	1	0	1	1
D	0	0	0	0	1	1	1	1

ED

This pin, on the CD22203E only, indicates the presence of frequencies which are likely to be DTMF digits, but have not yet been verified by a DV signal. It is comparable to a "button-down" output, and it is useful as an EARLY DETECT signal to interrupt a microprocessor for digit storage and validation.

DV and CLRDV

DV signals a detection by going high after a valid tone pair is sensed and decoded at the output pins D1, D2, D4, and D8. DV remains high until a valid pause occurs or CLRDV is raised high, whichever is sooner. This handshake can save microprocessor time.

OUTPUTS D1, D2, D4, D8 and EN

Outputs D1, D2, D4, D8 are CMOS push-pull when enabled (EN high) and open circuited (high impedance) when disabled by pulling EN low. These digital outputs provide the code corresponding to the detected digit in the format programmed by the HEX/B28 pin. The digital outputs become valid after a tone pair has been detected and they are then cleared when a valid pause is timed.

DTMF DIALING MATRIX

	Col 0	Col 1	Col 2	Col 3
	1209 Hz	1336 Hz	1477 Hz	1633 Hz
Row 0 697 Hz	1	2	3	A
Row 1 770 Hz	4	5	6	В
Row 2 852 Hz	7	8	9	С
Row 3 941 Hz		0	#	D

Note:

Column 3 is for special applications and is not normally used in telephone dialing.

CD22202E. CD22203E

IN1633

When tied high, this pin inhibits detection of tone pairs containing the 1633-Hz component. For detection of all 16 standard digits, IN1633 must be tied low.

N/C PIN

This pin has no internal connection and should be left floating.

DIGITAL INPUTS AND OUTPUTS

All digital inputs and outputs of the DTMF receivers are represented by the schematic below. Only the "analog in" pin is different, and is described above. Care must be exercised not to exceed the voltage or current ratings on these pins as listed in the "maximum ratings" section.




Fig. 4 - Digital inputs and outputs.

INPUT FILTER

The CD22202E and CD22203E will tolerate total input noise of a maximum of 12 dB below the lowest-amplitude tone. For most telephone applications, the combination of the high-frequency attenuation of the telephone line and internal band-limiting make special circuitry at the input to these receivers unnecessary. However, noise near the 56 kHz internal sampling frequency will be aliased (folded back) into the audio spectrum, so if excessive noise is present above 28 kHz, the simple RC filter shown below may be used to band-limit the incoming signal. The cut-off frequency is 3.9 kHz.




Fig. 5 - Filter for use in extreme high frequency input noise environment,

Noise will also be reduced by placing a grounded trace around XIN and XOUT pins on the circuit board layout when using a crystal. It is important to note that XOUT is not intended to drive an additional device. XIN may be driven externally; in this case, leave XOUT floating.

TIMING WAVEFORMS




Fig. 6 - Timing waveforms.

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNITS
TONE TIME:					
for detection	ton	40	 	-	ms
for rejection	ton	-	-	20	ms
PAUSE TIME:					
for detection	toff	40	—	—	ms
for rejection	toff	—	_	20	ms
DETECT TIME	t₀	25	_	46	ms
RELEASE TIME	t _R	35	l —	50	ms
DATA SETUP		İ			
TIME	tsυ	7	_	_	μs
DATA HOLD			ĺ	ĺ	
TIME	t _H	4.2	—	5	ms
DV CLEAR TIME	tcL	—	160	250	ns
CLRDV pulse					
width	t _{PW}	200	_	—	ns
ED Detect Time	ted	7	—	22	ms
ED Release Time	ten	2	—	18	ms
OUTPUT ENABLE		Ì	1	i	
TIME	_	—	200	300	ns
C _L =50 pF,		ĺ	Ì		
$R_L = 1 k\Omega$					
OUTPUT DIS-				l	
ABLE TIME	_		150	200	ns
C _L =35 pF,			Ì		
$R_L = 500 \Omega$			l		
OUTPUT RISE					
TIME		—	200	300	ns
C _L =50 pF					
OUTPUT FALL		1			
TIME	_	—	160	250	ns
C _L =50 pF					

CD22202E, CD22203E

GUARD TIME

Whenever the DTMF receiver is continually monitoring a voice channel containing distorted or musical voices or tones, additional guard time may be added in order to prevent false decoding. This may be done in software by verifying that both ED and DV are present simultaneously for about 55 ms. An appropriate guard time should be

selected to balance the fastest expected dialing speed against the rejection of distorted or musical voices or tones (most autodialers operate in the 65 to 75 ms range although a few generate 50 ms tones). A hardware guard-time circuit is shown below. R3 and R4 should keep the voice amplitude as low as practical, while R2 and R5 adjust detection speed.




Fig. 7 - CD22203 DTMF receiver with guard time circuit to provide exceptional talk-off performance.

OPERATING AND HANDLING CONSIDERATIONS

1. Handling

All inputs and outputs of RCA CMOS devices have a network for electrostatic protection during handling. Recommended handling practices for CMOS devices are described in ICAN-6525. "Guide to Better Handling and Operation of CMOS Integrated Circuits."

2. Operating

Operating Voltage

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must not cause $V_{DD} - V_{SS}$ to exceed the absolute maximum rating.

Input Signals

To prevent damage to the input protection circuit, input signals should never be greater than V_{DD} nor less than V_{SS} . Input currents must not exceed 20 mA even when the power supply is off.

Unused Inputs

A connection must be provided at every input terminal. All unused input terminals must be connected to either V_{DD} or V_{SS} , whichever is appropriate.

Output Short Circuits

Shorting of outputs to V_{DD} or V_{SS} may damage CMOS devices by exceeding the maximum device dissipation.



CD22204

5V Low-Power Subscriber DTMF Receiver

August 1991


Features


- No Front-End Band Splitting Filters Required
- Single Low-Tolerance 5V Supply
- Three-State Outputs for Microprocessor-Based Systems
- . Detects all 16 Standard DTMF Digits
- Uses Inexpensive 3.579545MHz Crystal
- Excellent Speech Immunity
- Output in 4-Bit Hexadecimal Code
- Excellent Latch-Up Immunity

Description

The CD22204 complete dual-tone multiple-frequency (DTMF) receiver detects a selectable group of 12 or 16 standard digits. No front-end pre-filtering is needed. The only externally-required components are an inexpensive 3.579545MHz TV "colorburst" crystal (for frequency reference) and a bias resistor. Extremely high system density is possible through the use of the Alternate Time Base (ATB) output of a crystal-connected CD22204 receiver to drive the time bases of up to 10 additional receivers. This is a monolithic integrated circuit fabricated with low-power, complementary-symmetry CMOS processing. It only requires a single power supply and is packaged in either a 14 pin dual-in-line plastic package (E suffix) or a 24 pin plastic SOIC (M suffix).

The CD22204 employs state-of-the-art "switched-capacitor" filter technology, resulting in approximately 40 poles of filtering and digital circuitry on the same CMOS chip. The analog input is preprocessed by 60Hz reject and band-splitting filters and then zero-cross detected to provide AGC. Eight bandpass filters detect the individual tones. Digital processing is used to measure the tone and pause durations and provides the correctly coded and timed digital outputs. The outputs interface directly to standard CMOS circuitry and are tri-state enabled to facilitate bus-oriented architectures.





CD22204




Fig. 1 - Functional Block Diagram

Specifications CD22204

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE (VDD) (Referenced to Vss terminal)	+7 V
OPERATING-TEMPERATURE RANGE (Ta)	0°C to 70°C
STORAGE-TEMPERATURE RANGE (Tato)	65 to +150°C
POWER DISSIPATION (PD) @ TA = 25° C (Derate above TA = 25° C @ 6.25 mW/° C)	65 mW
INPUT VOLTAGE RANGE, ALL INPUTS EXCEPT ANALOG IN	(V _{DD} +0.5 V) to -0.5 V
ANALOG IN VOLTAGE RANGE	(V _{DD} +0.5 V) to V _{DD} -10 V
DC CURRENT INTO ANY INPUT OR OUTPUT	±20 mA
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ in. $(1.59 \pm 0.79 \text{ mm})$ from case for 10 s max	+265° C

Note: Unused inputs must be connected to V_{DD} or V_{SS} as appropriate

ELECTRICAL CHARACTERISTICS (0° C \leq T_A \leq 70° C, V_{DD} = 5 V \pm 10%)

PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Frequency Detect		±(1.5 + 2 Hz)	±2.3	±3.5	% of f _o
Bandwidth		}			
Amplitude for Detection	each tone	-32		-2	dBm
					referenced to 600 Ω
Minimum Acceptable	high tone	-8		+4	dB
Twist	twist =				
	low tone				
60-Hz Tolerance				0.8	Vrms
Dial Tone Tolerance	"precise" dial tone			0dB	dB referenced to
					lower amplitude tone
Talk Off	MITEL tape		2		hits
	#CM 7290				
Digital Outputs	"0" level 400 μ A load	0		0.5	Volts
(except XOUT)	"1" level, 200 μA load	V _{DD} -0.5		V_{DD}	Volts
Digital Inputs	"0" level	0		0.3 V _{DD}	Volts
	"1" level	0.7 V _{DD}		V_{DD}	Volts
Power Supply Noise	wide band			10	mV p-p
Supply Current	T _A = 25° C		10	20	mA
Noise Tolerance	MITEL tape			-12	dB referenced to
	#CM 7290				lowest amplitude tone
Input Impedance	$V_{DD} \ge V_{IN} \ge V_{DD}$ -10	100 kΩ//15pF	300 kΩ		

CD22204

ANALOG IN

The Analog In pin accepts the analog input. It is internally biased so that the input signal may be either AC or DC coupled, as long as it does not exceed the positive supply voltage. Proper input coupling is illustrated below.




Fig. 2 - Analog In.

The CD22204E is designed to accept sinusoidal input waveforms, but will operate satisfactorily with any input that has the correct fundamental frequency with harmonics that are at least 20 dB below the fundamental.

CRYSTAL OSCILLATOR

The CD22204 contains an on-board inverter with sufficient gain to provide oscillation when connected to a low-cost television "color-burst" (3.579545-MHz) crystal. The crystal oscillator is enabled by tying XEN high. The crystal is connected between XIN and XOUT. A 1-Megohm resistor is also connected between these pins in this mode. ATB is a clock-frequency output. Other CD22204 devices may use the same frequency reference by tying their ATB pins to the ATB output of a crystal-connected device. XIN and XEN of the auxiliary devices must then be tied high and low, respectively. Up to ten devices may be run from a single crystal-connected CD22204 as shown below.




Fig. 3 - Crystal oscillator.

OUTPUTS D1, D2, D4, D8 and EN

Outputs D1, D2, D4, D8 are CMOS push-pull when enabled (EN high) and open circuited (high impedance) when disabled by pulling EN low. These digital outputs provide the hexadecimal code corresponding to the detected digit. The digital outputs become valid after a tone pair has been detected and they are then cleared when a valid pause is timed. The table below describes the hexadecimal codes.

OUTPUT CODE						
Digit	D8	D4	D2	D1		
1	0	0	0	1		
2	0	0	1	0		
3	0	0	1	1		
4	0	1	0	0		
5	0	1	0	1		
6	0	1	1	0		
7	0	1	1	1		
8	1	0	0	0		
9	1	0	0	1		
0	1	0	1	0		
*	1	0	1	1		
#	1	1	0	0		
Α	1	1	0	1		
В	1	1	1	0		
С	1	1	1	1		
D	0	0	0	0		

'nν

DV signals a detection by going high after a valid tone pair is sensed and decoded at the output pins D1, D2, D4, D8. DV remains high until a valid pause occurs.

N/C PIN

This pin has no internal connection and should be left floating.

DTMF DIALING MATRIX

	1209 Hz	1336 Hz	1477 Hz	1633 Hz
Row 0 697 Hz Row 1 770 Hz Row 2 852 Hz Row 3 941 Hz	1 4 7	2 5 8 0	3 6 9	A B C

Note:

Column 3 is for special applications and is not normally used in telephone dialing.

DIGITAL INPUTS AND OUTPUTS

All digital inputs and outputs of the DTMF receiver are represented by the schematic below. Only the "analog in" pin is different, and is described above. Care must be exercised not to exceed the voltage or current ratings on these pins as listed in the "maximum ratings" section.




Fig. 4 - Digital inputs and outputs.

INPUT FILTER

The CD22204 will tolerate total input noise of a maximum of 12 dB below the lowest-amplitude tone. For most telephone applications, the combination of the high-frequency attenuation of the telephone line and internal band-limiting make special circuitry at the input to these receivers unnecessary. However, noise near the 56 kHz internal sampling frequency will be aliased (folded back) into the audio spectrum, so if excessive noise is present above 28 kHz, the simple RC filter shown below may be used to band-limit the incoming signal. The cut-off frequency is 3.9 kHz.




Fig. 5 - Filter for use in extreme high frequency input noise environment.

Noise will also be reduced by placing a grounded trace around XIN and XOUT pins on the circuit board layout when using a crystal. It is important to note that XOUT is not intended to drive an additional device. XIN may be driven externally; in this case, leave XOUT floating.

TIMING WAVEFORMS




Fig. 6 - Timing waveforms.

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNITS
Tone Time:					
for detection	ton	40	_	l —	ms
for rejection	ton	_	l —	20	ms
Pause Time:		l		İ	
for detection	t _{OFF}	40	-	 	ms
for rejection	toff	-		20	ms
Detect Time	t⊳	25	l —	46	ms
Release Time	t _R	35	l —	50	ms
Data Setup Time	tsu	7	—	l —	μs
Data Hold Time	t⊢	4.2	 	5.0	ms
DV Clear Time	tcL	_	160	250	ns
CLRDV pulse	ł				
width	t _{PW}	200	—		ns
ED Detect Time	teo	7		22	ms
ED Release					
Time	ter	2	—	18	ms
Output Enable					
Time C _L =50pF	_	_	200	300	ns
R _L =1KΩ					
Output Disable					l
Time C _L =35pF		_	150	200	ns
R _L =500Ω			1	ĺ	
Output Rise					
Time C _L =50pF	_	_	200	300	ns
Output Fall Time	l				
C _L =50pF			160	250	ns



CD22301

August 1991

Telecommunications ICs


Applications


Description

The CD22301 monolithic PCM repeater circuit is designed for T1 carrier systems operating with a bipolar pulse train of1.544Mbits/s. It can also be used in the T148 carrier system operating with a ternary pulse train of 2.37Mbits/s. The circuit operates from a 5.1V ±5% externally regulated supply.

The CD22301 provides active circuitry to perform all functions of signal equalization and amplification, automatic line buildout (ALBO), threshold detection, clock extraction, pulse timing and buffered output formation.

The CD22301 is supplied in an 18 lead dual-in-line plastic package (E suffix).





CD22301

MAXIMUM RATINGS, Absolute Maximum Values:

At ambient temperature $(T_A) = 25^{\circ} C$

DC SUPPLY	25 mA
PEAK CURRENT (Into Pin 9 or 10)	
OUTPUT SURGE VOLTAGE (Between Pins 10 and 11, t = 1 ms)	
POWER DISSIPATION PER PACKAGE (P₀)	
For T _A = -40 to +60° C	500 mW
For T _A = +60° C to +85° C	Derate linearly at 12 mW/°C to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
For T _A = Full Package-Temperature Range	100 mW
OPERATING TEMPERATURE RANGE (TA)	
STORAGE TEMPERATURE (Tstg)	65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING)	
At distance 1/16 \pm 1/32 inch (1.59 \pm 0.79 mm) from case for 10 s max	+265°C




Fig. 2 - ALBO output circuit.




Fig. 3 - Clock interface circuit.

Fig. 4 - Phase-shift interface circuits.

Specifications CD22301

STATIC ELECTRICAL CHARACTERISTICS

 T_A = 25° C, V_{CC} = 5.1 V \pm 5% (See Fig. 5)

CHARACTERISTIC	LIMITS			UNITS
CHARACTERISTIC	Min.	Тур.	Max.	UNITS
<u>DC VOLTAGE</u> S				
Pins 2, 3, 4 and 17	_	0	0.1	ν
Pins 5, 6, 7 and 8	2.4	2.9	3.4	V
Pins 10 and 11	-	5.1	_	v
Pins 12, 13, 15 and 16	3.1	3.6	4.1	v
<u>DC CURRENT</u> S				
Pin 14	_	22	30	mA
Pins 10 and 11	_	0	100	μΑ




Fig. 5 - DC and output pulse test circuit.




Fig. 6 - Test circuit for impedance measurement.

Fig. 7 - Test circuit for threshold voltage measurement.

Specifications CD22301

DYNAMIC ELECTRICAL CHARACTERISTICS

 T_A = 25°C, V_{CC} = 5.1 V \pm 5%

CHARACTERISTIC				LIMITS			
		FIG.	NOTE	MIN.	TYP.	MAX.	UNITS
Preamplifier Input Imedance	Zin	8		20	_	_	kΩ
Preamplifier Output Impedance	Z _{out}	8		_	_	2	kΩ
Preamplifier Gain @ 2.37 MHz	Ao	8		47	50	_	dB
Preamplifier Output Offset Voltage	ΔV_{out}	8	1	-50	0	50	mV
Clock Limiter Input Impedance	Z _{in} (CL)	6	2	10	_	_	kΩ
ALBO Off Impedance	Z _{ALBO} (off)	6	3	20	_	_	kΩ
ALBO On Impedance	Z _{ALBO} (on)	6	4	T -	_	10	Ω
DATA Threshold Voltage	V _{TH} (D)	7	5, 8	0.62	0.7	0.78	V
CLOCK Threshold Voltage	V _{TH} (CL)	7	6, 8	0.92	1.1	1.28	V
ALBO Threshold	V _{TH} (AL)	7	7, 8	1.4	1.5	1.6	٧
V _{тн} (D) as % of V _{тн} (AL)				44	47	49	%
V _{TH} (CL) as % of V _{TH} (AL)				66	73	80	%
Buffer Gate Voltage (low)	Vol	5	9	0.65	0.8	0.95	V
Differential Buffer Gate Voltage	ΔV _{OL}	5	9	-0.15	0	0.15	٧
Output Pulse Rise Time	tr	5, 9	9, 10		_	40	ns
Output Pulse Fall Time	t _f	5, 9	9, 10	_	_	40	ns
Output Pulse Width	tw	5, 9	9, 10	290	324	340	ns
Pulse Width Differential	Δt _w	5, 9	9, 10	-10	0	10	ns
Clock Drive Current	Ich			_	2	_	mA

Notes:

- 1. No signal input. Measure voltage between pins 7 and 8.
- 2. Measure clock limiter input impedance at pin 15.
- Adjust potentiometer for 0 volts. Measure ALBO off impedances from pins 2, 3 and 4 to pin 1.
- Increase potentiometer until voltage at pin 17 = 2 Vdc. Measure ALBO on impedances from pins 2, 3 and 4 to pin 1.
- Adjust potentiometer for ΔV = 0 volts. Then slowly increase ΔV in the positive direction until pulses are observed at the DATA terminal.
- Continue increasing ΔV until the DC level at the clock terminal drops to 4 volts.
- Continue increasing ΔV until the ALBO terminal rises to 1 volt.
- Turn potentiometer in the opposite direction and measure negative threshold voltages by repeating tests outlined in notes 5, 6 and 7.
- 9. Set e_{in} = 2.75 mV(rms) at f \approx 1.185 MHz. Adjust frequency until maximum amplitude is obtained at pin 15. Observe output pulses at pins 10 and 11.
- Adjust input signal amplitude until pulses just appear in outputs. Increase input amplitude by three dB.




Fig. 8 - Preamplifier gain and impedance measurement circuit.



CD22354A CD22357A

CMOS Single-Chip, Full-Feature PCM CODEC

December 1990

Features

- Meets or Exceeds All AT&T D3/D4 Specifications and CCITT Recommendations
- Complete CODEC and Filtering Systems: No External Components for Sample-and-Hold and Auto-Zero Functions. Receive Output Filter with SIN X/X Correction and Additional 8kHz Suppression
- Variable Data Clocks From 64kHz 2.1MHz
- Receiver Includes Power-Up Click Filter
- TTL or CMOS-Compatible Logic
- ESD Protection on All Inputs and Outputs

Applications

- PABX
- . Central Office Switching Systems
- Accurate A/D and D/A Conversions
- Digital Telephones
- . Cellular Telephone Switching Systems
- Voice Scramblers Descramblers
- T1 Conference Bridges
- Voice Storage and Retrieval Systems
- . Sound Based Security Systems
- Computerized Voice Analysis
- Mobile Radio Telephone Systems
- Microwave Telephone Networks
- Fiber-Optic Telephone Networks

Description

The CD22354A and CD22357A are monolithic silicongate, double-poly CMOS integrated circuits containing the band-limiting filters and the companding A/D and D/A conversion circuits that conform to the AT&T D3/D4 specifications and CCITT recommendations. The CD22354A provides the AT&T µ-law and the CD22357A provides the CCITT A-law companding characteristic.

The primary applications for the CD22354A and CD22357A are in telephone systems. These circuits perform the analog and digital conversions between the subscriber loop and the PCM highway in a digital switching system. The functional block diagram is shown below.

With the flexible features, including synchronous and asynchronous operations and variable data rates, the CD22354A and CD22357A are ideally suited for PABX, central office switching system, digital telephones as well as other applications that require accurate A/D and D/A conversions and minimal conversion time.

The CD22354A and CD22357A are supplied in 16-lead dual-in-line plastic packages (E suffix).

RECEIVE D/A LADDER

Pinouts Functional Block Diagram TOP VIEW FULL-FEATURE PCM CODEC 14 16 VF_X1+ GS_X> GND 2 15 VF_X1 -XMIT TRANSMIT ANTI - ALLAS D/A LADDER VF_RO 3 GSX 14 FILTER TSX 13 FS_R 5 12 FSX $\mathbf{D}_{\mathbf{X}}$ D_R 6 111 SIGN BIT INT. BCLKR/ XMIT V_{REF} 10 BCLKX MCLKy 10 TO SERIAL 12 XMIT DIGITA 13 BAND GAP REFERENCE R_{CV} SERIAL TO PARALLEI D/A IEGISTER 6 R_{CV} R_{CV} DIGITAL

VFRO

► D_X

≺ FS_X

+ TS_X

MCLK_R/

≺ FS_R ≺ BCLK_R/ CLKSEL

-< BCLK X

9.

Specifications CD22354A/CD22357A

Absolute Maximum Ratings DC Supply-Voltage, (V⁺) -0.5 to +7V Operating-Temperature Range (T_A)..... -40°C to +80°C DC Supply-Voltage, (V⁻).....+0.5 to -7V Storage Temperature (TSTG).....-65°C to +150°C DC Input Diode Current, I_{IK} ($V_I < V^- - 0.5V$ or $V_I > V^+ + 0.5V$) ± 20 mA Lead Temperature (During Soldering): DC Output Diode Current, At Distance $1/16 \pm 1/32$ in. $(1.59 \pm 0.79mm)$ $I_{OK}(V_1 < V^- - 0.5V \text{ or } V_O > V^+ + 0.5V) \dots \pm 20\text{mA}$ from Case for 10s Max.....+265°C DC Drain Current, Per Output Unit Insert into a PC Board (Min. Thickness 1/16 in. 1.59mm) $I_{O}(V^{-}-0.5V < V_{O} < V^{+}+0.5V)$±25mA with Solder Contacting Lead Tips Only+300°C DC Supply/Ground Current±50mA Power Dissipation Per Package (PD): For $T_A = +60^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ Derate Linearly @ 8mW/°C

Pin Function and Description

PIN NO.	SYMBOL	DESCRIPTION
1	V-	Negative power supply, $V^- = -5V \pm 5\%$
2	GND	Analog and digital ground. All signals referenced to this pin.
3	VF _R O	Analog output of RECEIVE FILTER
4	V+	Positive power supply, $V^+ = +5V \pm 5\%$
5	FSR	Receive Frame Sync Pulse which enables BCLK $_{\!R}$ to shift PCM data into D $_{\!R}$. FS $_{\!R}$ is an 8kHz PULSE TRAIN.
6	DR	Receive Data Input. PCM data is shifted into D_R following the FS $_R$ leading edge.
7	BCLK _R /CLKSEL	The Bit Clock, which shifts data into D $_{\rm R}$ after the Frame sync leading edge, may vary from 64kHz to 2.048MHz. Alternatively, the leading edge may be a logic input which selects either 1.536MHz or 1.544MHz or 2.048MHz for Master Clock in synchronous mode and BCLK $_{\rm X}$ is used for both transmit and receive directions.
8	MCLK _R /PDN	Receive Master Clock. Must be 1.536MHz or 1.544MHz or 2.048MHz. May be asynchronous with MCLK χ but should be synchronous with MCLK χ for best performance. When this pin is continuously connected low, MCLK χ is selected for all internal timing. When this pin is continuously connected high, the device is power down.
9	MCLKX	Transmit Master Clock. Must be 1.536MHz or 1.544MHz or 2.048MHz. May be asynchronous with MCLK _R .
10	BCLKX	The Bit Clock which shifts out the PCM Data on D χ . May vary from 64kHz to 2.048MHz but must be synchronous with MCLK χ .
11	DX	The TRI-STATE PCM Data Output which is enabled by FSx.
12	FSχ	Transmit Frame Sync Pulse input which enables BCLK_X to shift out the data on D $_X$. FS $_X$ is an 8kHz PULSE TRAIN.
13	TSX	Open drain output which pulses low during the encoder time slot.
14	GS _X	Transmit gain adjust
15	VF _X I-	Inverting input of the transmit input amplifier
16	VF _X I+	Non-inverting input of the transmit input amplifier

Functional Description

Power-Up

When power is first applied, the Power-On reset circuitry initializes the CODEC and places it in a Power-Down mode. When the CODEC returns to an active state from the Power-Down mode, the receive output is muted briefly to minimize turn-on "click".

To power up the device, there are two modes available.

- A logical zero at pin 8 will power up the device, provided FSx or FSp pulses are present.
- Alternatively, a clock (MCLK_R) must be applied to pin 8 and FS_X or FS_R pulses must be present.

Power-Down

Two power-down modes are available.

- A logical 1 at pin 8, after approximately 0.5ms, will power down the device.
- Alternatively, hold both FS_X and FS_R continuously low, the device will power down approximately 0.5ms after the last FS_X or FS_R pulse.

Synchronous Operation

The same master clock and bit-clock should be used for the receive and transmit sections. MCLKx (pin 9) is used to provide the master clock for the transmit section. The receive section will use the same master clock if the MCLKR/PDN (pin 8) is grounded (synchronous operation), or at V+ (power-down mode). Pin 8 may be clocked only if a clock is provided at Pin 7 as in asynchronous operation.

The BCLKx (pin 10) is used to provide the bit clock to the transmit section. In synchronous operation, this bit clock is used for the receive section if MCLKR/PDN (pin 8) is grounded. BCLKR/CLKSEL (pin 7) is then used to select the proper internal frequency division for 1.544MHz, 1.536MHz or 2.048MHz operation. See Table below for 1.544MHz operation. The device automatically compensates for the 193rd clock pulse each frame.

Each FSx pulse begins the encoding cycle and the PCM data from the previous encode cycle is shifted out of the enabled Dx output on the leading edge of the BCLKx. After 8 bit-clock periods, the tristate Dx output is returned to a high impedance state. With a FSp pulse PCM data is latched via the Dp input onthe negative edge of the BCLKx.

FS_X and FS_R must be synchronous with MCLK_X. For 1.544MHz operation, the device automatically compensates for 193rd clock pulse each frame.

CLOCKING OPTIONS

	MASTER CLOCK FREQUENCY SELECTED		
BCLKR/CLKSEL	CD22354A	CD22357A	
Clocked	1.536MHz or 1.544MHz	2.048MHz	
0	2.048MHz	1.536MHz or 1.544MHz	
1(or open circuit)	1.536MHz or 1.544MHz	2.048MHz	

Asynchronous Operation

For asynchronous operation separate transmit and receive clocks may be applied.

For CD22357A, the MCLK χ and MCLK η must be 2.048MHz and for CD22354A must be 1.536MHz or 1.544MHz. These clocks may not be synchronous. However, for best transmission performance it is recommended that MCLK χ and MCLK χ should be synchronous.

For 1.544MHz operation the device automatically compensates for the 193rd clock pulse each frame. FSX must be synchronous with MCLKX and BCLKX. FSR must be synchronous with BCLKR. BCLKR must be clocked if MCLKR is to be clocked.

Short-Frame Sync Mode

When the power is first applied, the power initialization circuitry places the CODEC in a short-frame sync mode. In this mode both frame sync pulses must be 1 bit-clock period long, with timing relationship shown in Figure 1.

With FS_X high during falling edge of the BCLK_X, the next rising edge of BCLK_X enables the D_X tristate output buffer, which will output the sign bit. The following rising seven edges clock out the remaining seven bits, and the next falling edge disables the D_X output.

With FSR high during the falling edge of the BCLKR (BCLKx in synchronous mode), the next falling edge latches in the sign bit. The following seven edges latch in the seven remaining bits.

Long-Frame Sync Mode

In this mode of operation, both the frame sync pulses must be three or more bit-clock periods long with timing relationship shown in Figure 2.

Based on the transmit frame sync FS_X , the CODEC will sense whether short-or long-frame sync pulses are being used

For 64kHz operation the frame sync pulse must be kept low for a minimum of 160ns.

The D χ tristate output buffer is enabled with the rising edge of FS χ or the rising edge of the BCLK χ , whichever comes later and the first bit clocked out is the sign bit. The following seven rising edges of the BCLK χ clock out the remaining seven bits. The D χ output is disabled by the next falling edge of the BCLK χ following the 8th rising edge or by FS χ going low whichever comes later.

A rising edge on the receive frame sync, FSR, will cause the PCM data at DR to be latched in on the next falling edge of the BCLKR. The remaining seven bits are latched on the successive seven falling edges of the bit-clock (BCLK χ in synchronous mode).

Transmit Section

The transmit section consists of a gain-adjustable input op-amp, an anti-aliasing filter, a low-pass filter, a high-pass filter and a compressing A/D converter. The input op-amp drives a RC active anti-aliasing filter. This filter eliminates the need for any off-chip filtering as it provides 30-dB attenuation (minimum) at the sampling frequency. From this filter the signal enters a 5th order low-pass filter clocked at 128kHz, followed by a 3rd order high-pass filter clock at 32kHz. The output of the high-pass filter directly drives the encoder capacitor ladder at an 8kHz sampling rate. A precision voltage reference is trimmed in manufacturing to provide an input overload of nominally 2.5-V peak. Transmit frame sync pulse FSx controls the process. The 8-bit PCM data is clocked out at Dx by the BCLKx.

BCLKx can be varied from 64kHz to 2.1MHz.

CD22354A/CD22357A

Receive Section

The receive section consists of an expanding D/A converter and a low-pass filter which fulfills both the AT&T D3/D4 specifications and CCITT recommendations. PCM data enters the receive section at DR upon the occurrence of FSR, Receive Frame sync pulse. BCLKR, Receive Data Clock, shich can range from 64kHz to 2.1MHz, clocks the 8-bit PCM data into the receive data register. A D/A conversion is performed on the 8-bit PCM data and the

corresponding analog signal is held on the D/A capacitor ladder. This signal is transferred to a switched capacitor low-pass filter clock at 128kHz to smooth the sample-and hold signal as well as to compensate for the SIN X/X distortion.

The filter is then followed by a second order Sallen and Key active filter capable of driving a $600-\Omega$ load to a level 7.2 dBm.





FIGURE 1. SHORT FRAME-SYNC TIMING



Static Electrical Characteristics At $T_A = 25$ °C

				LIMITS		
CHARACTERISTIC		TEST CONDITIONS	MIN.	TYP	MAX.	UNITS
Positive Power Supply	V+		4.75	5	5.25	V
Negative Power Supply	V-		-4.75	-5	-5.25	V
Power Dissipation (Operating)	POPR	V+ = 5V	-	75	. 90	mW
Power Dissipation (Standby)	Рѕтвү	V- = -5V	-	9	15	mW

Static Electrical Characteristics At $T_A = 0^{\circ}C$ to $70^{\circ}C$; V+ = 5V, $V- = -5V \pm 5\%$

			LIMITS			
CHARACTERISTIC	CHARACTERISTIC		MIN.	TYP.	MAX.	UNITS
Analog Input Resistance	R _{INA}		10	-	-	МΩ
Input Capacitance	CIN	All Logic and Analog Inputs	-	5	-	pF
Input Leakage Current, Digital	lı	V _i = 0V or V+	-10	-	10	μА
Low Level Input Voltage	VIL	l _{IL} = ±10μA max.	-	-	0.8	V
High Level Input Voltage	VIH	I _{IH} = ±10μA max.	2	-	-	V
Low Level Output Voltage	VOL	I _{OL} = 3.2mA	-	-	0.4	V
High Level Output Voltage	VOH	I _{OH} = 1.0mA	2.4	-	-	V
Open State Output Current	loz	GND < D _X < V+	-10	-	10	μА
Input Leakage Current, Analog	. 11	-2.5V ≤ V _F X1 ≤ 2.5V	-200	-	200	nA

Transmit and Receive Filter Transfer Characteristics

V+ = 5V ±5%, V- = -5V ± 5%, BCLK $_{X}$ = MCLK $_{R}$ = 1.544MHz, V $_{IN}$ = 0dBmO, T $_{A}$ = 0°C to 70°C

				LIMITS		
CHARACTERISTIC	CHARACTERISTIC		MIN.	TYP.	MAX.	UNITS
Transmit Gain	G _{RX}	16Hz		-	-40	dB
(Relative to Gain at 1020Hz)		50Hz	-	-	-30	dB
Input Amplifier Set to Unit Gain		60Hz	-	_	-26	dB
		200Hz	-1.8	_	-0.1	dB
		300 to 3000Hz	-0.15	-	0.15	dB
		3300Hz	-0.35		0.05	dB
		3400Hz	-0.7	-	0	dB
		4000Hz	-	-	-14	dB
		4600Hz and up, Measure 0-4kHz	-	_	-32	dB
Receive Gain	G _{RR}	0Hz to 3000Hz	-0.15	-	0.15	dB
(Relative to Gain at 1020Hz)		3300Hz	-0.35	- ,	0.05	dB
(Includes sin X/X Compensation)		3400Hz	-0.7	-	0	dB
		4000Hz	I -	-	14	dΒ

A.C. Characteristics

Unless otherwise specified, the following conditions apply:

 $V^{+} = 5V dc \pm 5\%$, $V^{-} = -5V dc \pm 5\%$

 GND_A , $GND_D = OV$, $F_{FX} = 1020Hz$ at OdBmO

Transmit input amplifier operating in a unity gain configuration

Temperature 0°C to 70°C

Receive output is measured single-ended. All output levels are SIN X/X corrected.

Encoding Format at D_X Output

Definition

AMPLITUDE RESPONSE

Absolute Levels Definition:

 $V_{REF} = -2.5V dc$

Maximum Overload Level:

Voltage reference (V_{REF}) of -2.5V 2.5V μ-Law

2.49V A-Law

	CD22354A µ-LAW				(INCI	_UDES	CD22 A-L EVEN	AW	IVERS	ion)						
V_{IN} (at GS_X) = +Full-Scale	1	0	0	0	0	0	0	0	1	0	1	0	1	0	1	0
V_{IN} (at GS_X) = OV	1	1	1	1 1	1	1	1	1	1 0	1	0	1	0	1	0	1
V _{IN} (at GS _X) = -Full-Scale	0	0	0	0	0	0	0	0	0	0	1	0	1	0	1	0

Distortion Characteristics

				LIMITS		
CHARACTERISTIC	c	TEST CONDITIONS	MIN.	TYP.	MAX.	UNITS
Signal to Total Distortion	STD _X , STD _R	Level +3dBmO	33	-	-	dBC
Xmit or R _{CV}		0 to -30dBmO	36	-	-	dBC
		-40dBmO	30	-	-	dBC
		-55dBmO, XMT	14	-	-	dBC
		-55dBmO, R _{CV}	15	-	-	dBC
Single Frequency Distortion Xmit or R _{CV}	SFD _X , SFD _R		-	-	-46	dBC
Intermodulation (End-to-End Measurement) 2-Tone	IMD	V _{FX} = -4dBmO to -21dBmO f ₁ , f ₂ from 300 to 3400Hz	-	-	-41	dB
Transmit Absolute Delay	†DAX	f = 1600Hz	-	280	315	μs
Transmit Envelope Delay	^t DEX	f = 500-600Hz	-	170	220	μѕ
Relative to DAX		f = 600-1000Hz	-	70	145	μѕ
		f = 1000-2600Hz	-	40	75	με
		f = 2600-2800Hz	-	90	105	μs
Receive Absolute Delay	^t DAR	f = 1600Hz	-	180	200	με
Receive Envelope Delay	^t DER	f = 500-600Hz	-40	-25	-	με
Relative to DAR		f = 600-1000Hz	-40	-25	-	με
		f = 1000-2600Hz	-	60	90	με
		f = 2600-2800Hz	-	110	125	μѕ

Gain Tracking

				LIMITS		
CHARACTERISTIC		TEST CONDITIONS	MIN.	TYP.	MAX.	UNITS
Transmit Gain Tracking Error	GTX	+3 to -40dBmO	-	-	±0.2	dB
		-40 to -50dBmO	-	-	±0.4	dB
		-50 to -55dBmO	-	-	±1.2	dB
Receive Gain Tracking Error	GTR	+3 to -40dBmO	-	-	±0.2	dB
		-40 to -50dBmO	-	-	±0.4	dB
		-50 to -55dBmO	-	-	±1.2	dB
Transmit Input Amplifier Gain, Open Loop	AOL	R _L ≥ 1MΩ at GSX	68	-	-	dΒ
Transmit Input Amplifier Gain, Unity	ACL	Unity Gain Configuration Inverting or Non-Inverting $R_L \ge 10K$, $C_L \le 50pF$	-0.01	-	0.01	dΒ
Transmit Gain, Absolute	G _{XA}	R _L ≥ 10K, C _L ≤ 50pF	-0.15	-	0.15	dB
Receive Gain, Absolute	G _{RA}	R _L ≥ 600Ω, C _L ≤ 500pF	-0.15	-	0.15	dB

Noise Characteristics

				LIMITS		
CHARACTERISTIC		TEST CONDITIONS	MIN.	TYP.	MAX.	UNITS
Transmit Noise	NX	VF _X I ⁻ =GND	-	12	15	dBrncO
		VF _X I ⁺ =GND	-	-74	-67	dBmOp
Receive Noise	NR	PCM Code Equivalent	-	7	11	dBrncC
		to Zero Volts	_	-83	-79	dBmOp
V+ Power Supply Rejection Transmit	PSRR	$VF_XI^+ = 0V$ $V^+ = 5V + (100mV RMS)$ $f = 0 \text{ to } 50kHz$	40	-	-	dBc
V- Power Supply Rejection Transmit	PSRR	$VF_XI^- = 0V$ $V^- = -5V + (100mV RMS)$ $f = 0 \text{ to } 50\text{kHz}$	40	-	-	dBc
V+ Power Supply Rejection Receive	PSRR	PCM Code = All 1 Code V ⁺ = 5V + (100mV RMS) f = 0 to 4kHz	40	_	_	dBc
		= 4 to 25kHz	40	T -	-	dB
		= 25 to 50kHz	36	-	-	dB
V- Power Supply Rejection Receive	PSRR	PCM Code = All 1 Code V ⁻ = -5V + (100mV RMS) f = 0 to 4kHz	40	_	_	dBc
		= 4 to 25kHz	40	-	-	dB
		= 25 to 50kHz	36	1 -	_	dB
Cross Talk Transmit to Receive	CTXR	VF _X I = 0dBmO @ 1020Hz	-	-80	-70	dB
Cross Talk Receive to Transmit	CTRX	D _R = 0dBmO @ 1020Hz, VF _X I ⁻ = 0V	-	-76	-70	dB

Timing Specifications

		1		LIMITS		j
CHARACTERISTIC		TEST CONDITIONS	MIN.	TYP.	MAX.	UNITS
Frequency of Master Clocks	1/t _{PM}	Depends on the Device Used and the BCLK _R /CLKSEL Pin MCLK _X and MCLK _R	- - -	1.536 1.544 2.048	- - -	MHz MHz MHz
Width of Master Clock High	twmH	MCLK _X and MCLK _R	160	-	-	ns
Width of Master Clock Low	tWML	MCLK _X and MCLK _R	160	-	-	ns
Rise Time of Master Clock	t _{RM}	MCLK _X and MCLK _R	-	-	50	ns
Fall Time of Master Clock	tFM	MCLK _X and MCLK _R	-	-	50	ns
Set-up Time from BCLK _X High (and FS _X in Long Frame Sync Mode) to MCLK _X Falling Edge	tSBFM	First Bit Clock after the Leading Edge of FSχ	100	-	-	ns
Period of Bit Clock	tPB		485	488	15,725	ns
Width of Bit Clock High	twBH	V _{IH} = 2.2V	160	-	-	ns
Width of Bit Clock Low	twBL	V _{IL} = 0.6V	160	_	-	ns
Rise Time of Bit Clock	t _{RB}	tpB = 488ns	-	-	50	ns
Fall Time of Bit Clock	tFB	tpB = 488ns	-	-	50	ns
Holding Time from Bit Clock Low to Frame Sync	tHBF	Long Frame Only	0	-	-	ns
Holding Time from Bit Clock High to Frame Sync	tHOLD	Short Frame Only	0	-	-	ns
Set-up Time from Frame Sync to Bit Clock Low	^t SFB	Long Frame Only	80	-	-	ns
Delay Time from BCLK _X High to Data Valid	†DBD	Load = 150pF plus 2 LSTTL Loads	0	-	180	ns
Delay Time to TS _X Low	tXDP	Load = 150pF plus 2 LSTTL Loads	-	-	140	ns
Delay Time from BCLK _X Low to Data Output Disabled	†DZC		50	-	165	ns
Delay Time to Valid Data from FS _X or BCLK _X , Whichever Comes Later	^t DZF	C _L = 0pF to 150pF	20	-	165	ns
Set-up Time from D _R Valid to BCLK _{R/X} Low	^t SDB		50	-	-	ns
Hold Time from BCLKR/ χ Low to DR Invalid	tHBD		50	-	-	ns
Set-up Time from $FS_{X/R}$ to $BCLK_{X/R}$ Low	^t SF	Short Frame Sync Pulse (1 or 2 Bit Clock Periods Long) (Note 1)	50	-		ns
Hold Time from BCLK χ /R Low to FS χ /R Low	tHF	Short Frame Sync Pulse (1 or 2 Bit Clock Periods Long) (Note 1)	100	-	-	ns
Hold Time from 3rd Period of Bit Clock Low to Frame Sync (FS _X or FS _R)	tHBFI	Long Frame Sync Pulse (from 3 to 8 Bit Clock Periods Long)	100	-	-	ns
Minimum Width of the Frame Sync Pulse (Low Level)	tWFL	64K Bits Operating Mode	160	-	-	ns

NOTE: 1. For short frame sync timing, FS_X and FS_R must go high while their respective bit clocks are high.



CD22M3493

12 x 8 x 1 BiMOS-E Crosspoint Switch

August 1991

Features

- 96 Analog Switches
- Low Ron
- Guaranteed RON Matching
- Analog Signal Input Voltage Equal To The Supply Voltage
- Wide Operating Voltage: 4V To 16V
- Parallel Input Addressing
- High Latch Up Current: 50mA Minimum
- Very Low Crosstalk
- Pin And Functionally Compatible With The Following Types: SGS M3493, SGS M093, SSI 78A093A, and Mitel MT8812

Applications


- PBX Systems
- Instrumentation
- Analog And Digital Multiplexers
- Video Switching Networks

Description

The Harris CD22M3493 is an array of 96 analog switches capable of handling signals from DC to video. Because of the switch structure, input signals may swing through the total supply voltage range, VDD to VSS. Each of the 96 switches may be addressed via the ADDRESS input to the 7 to 96 line decoder. The state of the addressed switch is established by the signal to the DATA input. A low or zero input will open the switch, while a high logic level or a one will result in closure of the addressed switch when the STROBE input goes high from its normally low state. Any number or combination of connections may be active at one time. Each connection, however, must be made or broken individually in the manner previously described. All switches may be reset by taking the RESET input from a zero state to a one state and then returning it to its normal low state.

The CD22M3493 is offered both in Plastic DIP ('E' suffix) and in PLCC ('Q' suffix). The device is operational over the entire Industrial temperature range (-40°C to +85°C) in both packages.

Pinouts



39 NC

38

36 X1

35 X2

33 X4

32 X5

31 NC


29 NC

NC

ХЗ

30 NC

37 XO



Pin Descriptions

SYMBOL	40 PIN PLASTIC DIP	44 PIN PLCC	DESCRIPTION
POWER SU	JPPLIES		
V _{DD}	40	44	Positive Supply
VSS	20	22	Negative Supply
ADDRESS			
AXO - AX3	5, 22, 23, & 4	5, 24, 25, & 4	X Address Lines. These pins select one of the 12 rows of switches. See the Truth Table for the valid addresses.
AYO - AY2	24, 25, & 2	26, 27, & 2	Y Address Lines. These pins select one of the 8 columns of switches. See the Truth Table for the valid addresses.
CONTROL			
DATA	38	42	DATA Input determines the state of the addressed switch. A high or one will close the switch. A low or zero will open the switch.
STROBE	18	20	STROBE Input enables the action defined by the DATA and ADDRESS Inputs. A low or zero results in no action. The ADDRESS Input must be stable before the STROBE Input goes to the active high level. The DATA Input must be stable on the failing edge of the STROBE.
RESET	3	3	MASTER RESET. A high or one on this line opens all switches.
INPUTS/O	UTPUTS		
X0 - X5	33 - 28	37 - 32	Analog or Digital Inputs/Outputs. These pins are the rows X0 - X11.
I/O X6 – X11	8-13	9-14	
Y0 - Y7 I/O	35,37,39, 1,21,19, 17&15	40, 41, 43, 1, 23, 21, 19 & 18	Analog or Digital Inputs/Outputs. These pins are the columns Y0 - Y7.

Absolute Maximum Ratings

DC Supply Voltage (VDD):
(Voltages Referenced to VSS)0.5 to +17V
DC Input Diode Current, IN±20mA
(For $V_1 < V_{SS} = 0.5V$ or $V_1 > V_{DD} = 0.5V$)
DC Output Diode Current, IOK±20mA
(For V _O < V _{SS} -0.5V or V _O > V _{DD} +0.5V)
DC Transmission Gate Current
Power Dissipation Per Package (Po):
For T _A = -40 to +85°C 500mW
(Package Type E, 40 Pin Plastic DIP)
For T _A = -40 to +85°C
(Package Type Q, 44 Pin PLCC)

Operating Temperature Range (T_A): Package Type E and Q-40 to 85°C Storage Temperature Range (T_{STG})-65 to 150°C Lead Temperature (During Soldering) For 10 sec max: At a distance 1/16 \pm 1/32 in. (1.59 \pm 0.79mm)+265°C From case for 10 sec max

*Printed-circuit board mount 57mm x 57mm minimum area x 1.6mm thick GIO epoxy glass or equivalent.

Recommended Operating Conditions

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

	LIM	LIMITS		
CHARACTERISTIC	MIN	MAX	UNITS	
Supply Voltage Range (For T_A = Full Package Temperature Range) V_{SS} = 0V V_{DD}	4	16	V	
DC Input or Output Voltage V _I or V _O Digital Input Voltage	V _{SS} V _{SS}	V _{DD}	V V	

Dynamic Electrical Characteristics (T_A = -40°C to 85°C) V_{SS} = 0V, V_{DD} = 14V, Unless Otherwise Specified

CHARACTERISTIC	CONTRO	MIN	TYP	MAX	UNITS	
Supply Current, IDD	V _{DD} = 5V	Logic Inputs = V _{DD}	-	_	2	mA
	V _{DD} = 16V	Logic Inputs = V _{DD}	-	-	5	mA
High-Level Input Voltage, V _{IH}			2.4	-	-	v
Low-Level Input Voltage, V _{IL}			-	-	0.8	v
Input Leakage Current, IN			-	-	±10*	μА

CHARACTERISTIC	CROSSPOINT	CROSSPOINTS CONDITIONS		ТҮР	МАХ	UNITS
ON Resistance	$T_{A} = 25^{\circ}C,$ $V_{IN} = V_{DD}/2$	V _{DD} = 5V	-	40	70	Ω
RON	VX - VY = 0.25V	V _{DD} = 14V		22	45	Ω
ON Resistance	$T_A = -40^{\circ}\text{C to }85^{\circ}\text{C}$ $V_{IN} = V_{DD}/2$	$V_{DD} = 5V$	-	-	80	Ω
RON	VX - VY = 0.25V	$V_{DD} = 14V$	-	-	55	Ω
Difference in ON Resistance between any two switches, Δ R _{ON}	T _A = 25°C, V _{IN} = V _{DD} /2 VX - VY = 0.25V	V _{DD} = 14V	-	4	10	Ω
Difference in ON Resistance between any two switches, Δ RON	$T_A = -40^{\circ}\text{C to }85^{\circ}\text{C}$ $V_{\text{IN}} = V_{\text{DD}}/2$ $VX - VY = 0.25V$	VDD = 14V	-	-	10	Ω
OFF Leakage Current, IL	VX - VY = 14V		-	-	±10*	μА

CD22M3494

Dynamic Electrical Characteristics (Continued)


(T_A = +25°C), V_{SS} = 0V, V_{EE} = 0V, V_{DD} = 14V, C_L = 50pF, Unless Otherwise Specified

CHARACTERISTIC	CROSSPOINTS CONDITIONS	MIN	TYP	MAX	UNITS
Switch I/O Capacitance	$V_{IN} = V_{DD}/2$, $f = 1 MHz$	-	-	20	pF
Switch Feedthrough Capacitance	$V_{IN} = V_{DD}/2$, $f = 1 MHz$	-	0.3	-	рF
Propagation Delay Time (switch ON) Signal Input to Output tpHL or tpLH		-	30	100	ns
Frequency Response Channel ON f = 20log (VX/VY) = -3dB	$C_L = 3pF, R_L = 75\Omega, V_{IN} = 2VP-P$	-	50	_	MHz
Total Harmonic THD	V _{IN} = 2VP-P, f = 1kHz	_	0.01	-	%
Feedthrough Channel OFF Feedthrough = 20log (VX/VY) = FDT	V _{IN} = 2VP-P, f = 1kHz	-	-95	-	dB
Frequency for Signal Crosstalk, fCT	40dB, $V_{IN} = 2VP-P$, $R_{L} = 75\Omega$	-	10	-	MHz
Attenuation of:	110dB, V _{IN} = 2VP-P, R _L = 1k 10pF	-	5	-	kHz
Control Crosstalk DATA-Input, ADDRESS, or STROBE to Output	Control Input = 3VP-P Square Wave, tr = tf = 10ns R _{IN} = 1K, R _{OUT} = 10K 10pF	-	75	-	mVPK

Dynamic Electrical Characteristics

(TA = +25°C), VSS = 0V, VEE = 0V, VDD = 14V, RL = 1K \parallel 50pF, Unless Otherwise Specified

CHARACTERISTIC	CONTROLS CONDITIONS	MIN	ТҮР	MAX	UNITS
Digital Input Capacitance	C _{IN} V _{IN} = 5V, f = 1MHz	-	5	-	pF
Propagation Delay Time STROBE to Output (Switch turn-ON) (Switch turn-OFF)	tpsn tpsf		50 50	100 100	ns ns
DATA-in to Output (Turn-ON to high level) (Turn-ON to low level)	tpzh tpzL	-	60 70	100 100	ns ns
ADDRESS to Output (Turn-ON to high level) (Turn-OFF to low level)	tPAN tPAF	-	70 70	-	ns ns
Set-up Time CS to STROBE DATA-in to STROBE ADDRESS to STROBE	tcs tos tAS	10 10 10	- - -	- - -	ns ns ns
Hold Time STROBE to CS ADDRESS to CS STROBE to DATA-in STROBE to ADDRESS DATA-in to CS	[†] CH [†] DH [†] AH	10 10 20 10	- - - - - 20	- - - - -	ns ns -
Pulse Width STROBE RESET	tspw trpw	20 20	-	-	ns ns
RESET Turn OFF to Output Delay	tрнz	-	70	100	ns



TRUTH TABLE X AXIS

	X ADDRESS									
АХЗ	AX2	AX1	AXO	SEE NOTE	X SWITCH					
0 .	0	0	0		XO					
0	0	0	1		X1					
0	0	1	0		X2					
0	0	1	1		хз					
0	1	0	0		X4					
0	1	0	1		X5					
0	1	1	0	(1)	No Connect					
0	1	1	1	(1)	No Connect					
1	. 0	0	0		X6					
1	0	0	1		X7					
1	0	1	0		X8					
1	0	1	1		Х9					
1	1	0	0		X10					
1	1	0	1		X11					
1	1	1	0	(1)	No Connect					
1	1	1	1	(1)	No Connect					

TRUTH TABLE Y AXIS

	YADDRESS								
AY2	AY1	AYO	SEE NOTE	YSWITCH					
0	0	0		YO					
0	0	1	1	Y1					
0	1	0	· .	Y2					
0	1	1		· Y3					
1	0	0		Y4					
1	0	1		Y5					
1	1	0		Ý6					
1	1	1	İ	Y7					

NOTE: (1) When X switch addresses are in these states, no change in status will occur in switches between any X and Y points.

To make a connection (close switch) between any two points, specify an "X" address, a "Y" address, set "Data" high, and switch "Strobe" from low to high to break a connection, follow this same procedure with "Data" low.

Example:

To connect switch X3 to switch Y4: To connect switch X6 to switch Y7: To break connection from X3 to Y4:

		X ADD	RESS	Y	ADDRES	ss	
DATA	АХЗ	AX2	AX1	AX0	AY2	AY1	AY0
1	0	0	1	1	1	0	0
1	1	0	0	0	1	1	1
0	0	0	1	1	1	0	0



CD22M3494

16 x 8 x 1 BiMOS-E Crosspoint Switch

August 1991

Features

- 128 Analog Switches
- Low Ron
- Guaranteed Ron Matching
- Analog Signal Input Voltage Equal to the Supply Voltage
- . Wide Operating Voltage: 4V to 14V
- Parallel Input Addressing
- High Latch Up Current: 50mA Minimum
- Very Low Crosstalk
- Pin And Functionally Compatible with the Following Types: SGS M3494 and Mitel MT8816

Applications


- PBX Systems
- Instrumentation
- Analog And Digital Multiplexers
- Video Switching Networks

Description

The Harris CD22M3494 is an array of 128 analog switches capable of handling signals from DC to video. Because of the switch structure, input signals may swing through the total supply voltage range, VDD to VSS. Each of the 128 switches may be addressed via the ADDRESS input to the 7 to 128 line decoder. The state of the addressed switch is established by the signal to the DATA input. A low or zero input will open the switch, while a high logic level or a one will result in closure of the addressed switch when the STROBE input goes high from its normally low state. Any number or combination of connections may be active at one time. Each connection, however, must be made or broken individually in the manner previously described. All switches may be reset by taking the RESET input from a zero state to a one state and then returning it to its normal low state.

CS allows crosspoint array to be cascaded for matrix expansion.

The CD22M3494 is offered both in Plastic DIP ('E' suffix) and in PLCC ('Q' suffix). The device is operational over the entire Industrial temperature range (-40°C to +85°C) in both packages.



Block Diagram CS STROBE DATA RESET v_{DD} 1 1 AXO O-AX1 O AX2 O-7 TO 128 DECODER LEVEL 16 X 8 SWITCH ARRAY AX3 O-LATCHES SHIFTERS XO - X15 AYO O-AY1 O-128 128 128 AY2 Oo v_{ss} م م^{EE} Y0 - Y7

Pin Descriptions

	40 PIN PLASTIC DIP	44 PIN PLCC		
SYMBOL	(E)	(MQ)	(SQ)	DESCRIPTION
POWER SU	PPLIES			
V _{DD}	40	44	44	Positive Supply
VSS	16	18	17	Negative Supply (Digital)
VEE	20	22	22	Negative Supply (Analog)
ADDRESS				
AXO - AX3	5, 22, 23, & 4		, 25, 4	X Address Lines. These pins select one of the 16 rows of switches. See the Truth Table for the valid addresses.
AY0 - AY2	24, 25, & 2		27, 2	Y Address Lines. These pins select one of the 8 columns of switches. See the Truth Table for the valid addresses.
CONTROL				
DATA	38	4	2	DATA Input determines the state of the addressed switch. A high or one will close the switch. A low or zero will open the switch.
STROBE	18	2	0	STROBE Input enables the action defined by the DATA and ADDRESS Inputs. A low or zero results in no action. The ADDRESS Input must be stable before the STROBE Input goes to the active high level. The DATA Input must be stable on the failing edge of the STROBE.
RESET	3	:	3	MASTER RESET. A high or one on this line opens all switches.
cs	36	40	39	CHIP SELECT. Device is selected when CS is at a high level, allows the crosspoint array to be cascaded for matrix expansion.
INPUTS/OL	TPUTS			
X0 - X5 X6 - X11 X12 - X15	33 - 28 8 - 13 27, 26, 6, 7	37 - 32 9 - 14 31,30,7,8		Analog or Digital Inputs/Outputs. These pins are the rows X0 - X15.
Y0 - Y7 I/O	35, 37, 39, 1, 21, 19, 17 & 15	40, 41, 43, 1, 23, 21, 19 & 18		Analog or Digital Inputs/Outputs. These pins are the columns Y0 - Y7.

Absolute Maximum Ratings

DC Supply Voltage (VDD): (Voltages Referenced to VSS)	For T _A = -40 to +85°C. (Package Type Q, 44 Pin PLCC) Operating Temperature Range (T _A): Package Type E and Q
For $T_A = +60^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ Derate Lineary 12mW/°C to 200mW	1.6mm thick GIO epoxy glass or equivalent.

For T _A = -40 to +85°C
(Package Type Q, 44 Pin PLCC)
Operating Temperature Range (TA):
Package Type E and Q40 to 85°C
Storage Temperature Range (TSTG)65 to 150°C
Lead Temperature (During Soldering) For 10 sec max:
At a distance $1/16 \pm 1/32$ in. $(1.59 \pm 0.79$ mm)+ 265 °C
From case for 10 sec max

*Printed-circuit board mount 57mm x 57mm minimum area x

Recommended Operating Conditions:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

	LIM		
CHARACTERISTIC	MIN	MAX	UNITS
Supply Voltage Range (For T_A = Full Package Temperature Range) V_{SS} = 0V, V_{EE} = 0V, V_{DD}	4	14	٧
DC Input or Output Voltage V _I or V _O Digital Input Voltage	V _{EE} V _{SS}	V _{DD} V _{DD}	V V

Dynamic Electrical Characteristics ($T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$) $V_{SS} = V_{EE} = 0\text{V}$, Unless Otherwise Specified

CHARACTERISTIC925	CONTROLS CONDITIONS		MIN	ТҮР	MAX	UNITS
Supply Current, IDD	V _{DD} = 5V	Logic Inputs = V _{DD}	-	-	2	mA
	V _{DD} = 16V	Logic Inputs = V _{DD}	-	-	5	mA
High-Level Input Voltage, V _{IH}			2.4	-	-	٧
Low-Level Input Voltage, V _{IL}			_	-	0.8	٧
Input Leakage Current,			_	_	±10*	μА

CHARACTERISTIC	CROSSPOINTS CO	CROSSPOINTS CONDITIONS			MAX	UNITS
ON Resistance R _{ON}	V _{SS} = V _{EE} = 0V T _A = +25°C, V _{IN} = V _{DD} /2	V _{DD} = 10V	-	40	75	Ω
	VX - VY = 0.2V	$V_{DD} = 12V$	-	36	65	ດ
ON Resistance	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	V _{DD} = 10V	-	50	90	Ω
R _{ON}	V _{IN} = V _{DD} /2 VX - VY = 0.2V V _{SS} = V _{EE} = 0V	V _{DD} = 12V	-	45	80	Ω
Difference in ON Resistance between any two switches, Δ R _{ON}	T _A = +25°C, V _{IN} = V _{DD} /2 VX - VY = 0.2V V _{SS} = V _{EE} = 0V	V _{DD} = 12V	-	6	10	Ω
Difference in ON Resistance between any two switches, A RON	T _A = -40°C to +85°C V _{IN} = V _{DD} /2 VX - VY = 0.2V V _{SS} or V _{DD} = 0V	V _{DD} = 12V	-	-	10	Ω
Input Leakage Current, ^I L (Digital Pins)	V_{IN} (Digital) = V_{SS} or V_{DD} , $T_A = -40^{\circ}$ C to $+85^{\circ}$ C	T _A = +25°C	-	-	±100 ±3	nA mA

^{*}At +25°C Limit is ±100nA

Dynamic Electrical Characteristics (Continued)


(T_A = +25°C), V_{SS} = 0V, V_{EE} = 0V, V_{DD} = 14V, C_L = 50pF, Unless Otherwise Specified

CHARACTERISTIC	CROSSPOINTS CONDITIONS	MIN	TYP	MAX	UNITS
Switch I/O Capacitance	$V_{IN} = V_{DD}/2, f = 1 MHz$	-	-	20	pF
Switch Feedthrough Capacitance	$V_{IN} = V_{DD}/2$, $f = 1 MHz$	-	0.3	-	pF
Propagation Delay Time (switch ON) Signal Input to Output tpHL or tpLH		-	30	100	ns
Frequency Response Channel ON f = 20log (VX/VY) = -3dB	$C_L = 3pF, R_L = 75\Omega, V_{IN} = 2VP-P$	-	50	-	MHz
Total Harmonic T _{HD}	V _{IN} = 2VP-P, f = 1kHz	-	0.01	-	%
Feedthrough Channel OFF Feedthrough = 20log (VX/VY) = F _{DT}	V _{IN} = 2VP-P, f = 1kHz	-	-95	-	dB
Frequency for Signal Crosstalk, fCT	40dB, $V_{IN} = 2VP-P$, $R_L = 75\Omega$	-	10	-	MHz
Attenuation of:	1.10dB, V _{IN} = 2VP-P, R _L = 1k 10pF	-	5	-	kHz
Control Crosstalk DATA-Input, ADDRESS, or STROBE to Output	Control Input = 3VP-P Square Wave, tr = tf = 10ns R _{IN} = 1K, R _{OUT} = 10K 10pF	-	75	-	mVPK

Dynamic Electrical Characteristics

(TA = +25°C), VSS = 0V, VEE = 0V, VDD = 14V, RL = 1K \parallel 50pF, Unless Otherwise Specified

CHARACTERISTIC	CONTROLS CONDITIONS	MIN	TYP	MAX	UNITS
Digital Input Capacitance	C_{IN} $V_{IN} = 5V, f = 1MHz$	-	5	-	pF
Propagation Delay Time STROBE to Output (Switch turn-ON) (Switch turn-OFF)	tpsn tpsf		50 50	100 100	ns ns
DATA-in to Output (Turn-ON to high level) (Turn-ON to low level)	tpzh tpzL	-	60 70	100 100	ns ns
ADDRESS to Output (Turn-ON to high level) (Turn-OFF to low level)	[†] PAN [†] PAF		70 70	<u>-</u>	ns ns
Set-up Time CS to STROBE DATA-in to STROBE ADDRESS to STROBE	tcs tbs tAs	10 10 10	- - -	- - -	ns ns ns
Hold Time STROBE to CS ADDRESS to CS STROBE to DATA-in STROBE to ADDRESS DATA-in to CS	t _{CH} t _{DH} t _{AH}	10 10 20 10	- - - - 20	- - - -	ns ns -
Pulse Width STROBE RESET	tspw trpw	20 20	-	-	ns ns
RESET Turn OFF to Output Delay	[†] PHZ		70	100	ns



TRUTH TABLE X AXIS

			ХА	DDRESS		
	AX3	AX2	AX1	AXO	SEE NOTE	x switch
	0	0	0	0		xo
	0	0	0	1		X1
	0	0	1	0		X2
	0	0	1	1		хз
	0	1	0	0		X4
	0	1	0	1		X5
	0	1	1	0		X12
Ì	0	1	1	1		X13
	1	0	0	0		Х6
	1	0	0	1		X7
	1	0	1	0		Х8
	1	0	1	1		Х9
	1	1	0	0		X10
	1	1	0	1		X11
	1	1	1	0	(1)	X14
	1	1	1	1	(1)	X15

TRUTH TABLE Y AXIS

		YADDRESS												
AY2	AY1	AYO	SEE NOTE	YSWITCH										
0	0	0		Y0										
0	0	1	ļ	Y1										
0	1	0		Y2										
0	1	1		Y3										
1	0	0	1	Y4										
1	0	1	j	Y5										
1	1	0		Y6										
1	1	1	1	Y7										


To make a connection (close switch) between any two points, specify an "X" address, a "Y" address, set "Data" high, and switch "Strobe" from low to high to break a connection, follow this same procedure with "Data" low.


Example:

To connect switch X3 to switch Y4: To connect switch X6 to switch Y7: To break connection from X3 to Y4:

		X ADD	RESS	Y ADDRESS					
DATA	АХЗ	AX2	AX1	AXO	AY2	AY1	AYO		
1	0	0	1	1	1	0	0		
1	1	0	0	0	1	1	1		
0	0	0	1	1	1	0	0		









CD22859

Monolithic Silicon COS/MOS Dual-Tone Multifrequency Tone Generator

August 1991

Features


- Mute Drivers On-Chip
- Device Power can Either be Regulated DC or Telephone Loop Current
- Use of an Inexpensive 3.579545MHz TV Crystal Provides High Accuracy and Stability for all Frequencies

Applications

• For Use In Dual-tone Telephone Dialing Systems

Pinout

CD22859 TYPES
16 PIN CERAMIC SIDEBRAZED
16 PIN PLASTIC DIP
TOP VIEW



Description

The CD22859 is a CMOS dual-tone multifrequency (DTMF) tone generator for use in dual-tone telephone dialing systems. The device can easily be interfaced to a standard pushbutton telephone keyboard, to provide enabling operation directly with the telephone lines.

The CD22859 generates standard DTMF sinusiodal dialing tones from an on-chip reference crystal oscillator. The reference oscillator uses an inexpensive 3.579545MHz color TV crystal to create highly stable and accurate tones. The sinusiidal tones are digitally synthesized by a stair-step approximation.

One of four low-frequency band row tones and one of four high-frequency band column tones are selected by driving one of the four row inputs and one of the four column inputs low. Simultaneous selection of more than one row input and/or more than one column input will inhibit tone generation, or generate a single-tone sinusoid. These operating modes are described in the functional truth table.

Control logic is included to allow easy interface to standard K500-types telephones. Two CMOS outputs Tx, Rx capable of driving external p-n-p receiver and transmitter muting transistors are provided. A low input to the CD pin, inhibits tone generation, turns off the reference oscillator and causes Tx and Rx outputs to logic '0'. During tone generation mode, CD = 1 and Tx, Rx = logic 1.

All row, column and CD inputs are provided with pull-up resistors to allow the use of SPST switch matrixes.

The CD22859 types are supplied in a 16 lead hermetic dual-in-line sidebrazed ceramic package (D suffix) and a 16 lead dual-in-line plastic package (E suffix).

Absolute Maximum Ratings

DC Supply Voltage Range (VDD – VSS) –0.5V to +12V Input Voltage Range-0.5V to VDD +0.5V Power Dissipation, PD: $T_A = -40^{\circ}\text{C to } +60^{\circ}\text{C} ... \text{Derate Linearly at } 1.2\text{mW/}^{\circ}\text{C to } 200\text{mW}$

Dynamic Electrical Characteristics TA = -25°C to +60°C All Voltages Referenced to VSS = 0V

		LI	MITS	
CHARACTERISTICS	V _{DD}	MIN	MAX	UNITS
DC SUPPLY VOLTAGE				
Tone Gneration Mode with Valid Input (Note 1)		2.5	10	٧
Non-Tone Generation (Note 2)		1.7	10	٧
OPERATING CURRENT				
Tone Generation Mode	3.7V	-	2.7	` mA
Outputs Unloaded)	9.3V	-	13	mA
No Keydown Mode	3.7V	-	100	μА
	9.3V	-	200	μА
Input Pull-Up Current	3V-10V	-	400	μА
Input Low Voltage (V _I L) Maximum	3V-10V	-	0.2 V _{DD}	٧
Input Low Voltage (VIH) Minimum	3V-10V	. –	0.8 V _{DD}	٧

Static Electrical Characteristics TA = -25°C to +60°C

			LIM	IITS	
CHARACTERISTICS	V _{DD}	v _o	MIN	MAX	UNITS
TONE OUTPUTS (R _L = 82)					
V _O ; Dual-Tone Output	3.7-9.3	-	350	700	mVrms
VO (CL); Single-Tone Output, Column (Note 3)	3.7-9.3	-	300	-	mVrms
VO (RL); Single-Tone Output, Row (Note 4)	3.7-9.3	_	260	-	mVrms
Distortion (Note 5)	3.9-9.3	-	-	10	%
Rise and Fall Time (Dual-Tone Out) (Note 6)	3.9-9.3	-	-	5	ms
Pre-Emphasis (Note 7)	3.9-9.3	_	(Nom1%)	(Nom.+1%)	Hz
MUTE OUTPUT CURRENT					
Transmitter	1.7	1.2	-0.5	_	mA
IOH (Source)	10	9.5	-3.4	-	mA
I _{OL} (Sink)	10	2.5	-	10	μА
Receiver	1.7	1.2	-0.5	-	mA
I _{OH} (Source)	10	9.5	-3.4	-	mA
I _{OL} (Sink)	10	2.5	-	10	μА

NOTES:

- 1. All logic and counters functional.
- 2. Mute switches remain open.
- 3. Two or more row inputs low, and one column input low.
- 4. Two or more column inputs low, and one row input low.
- Distortion is defined as: The ratio of all extraneous frequency components generated in the voiceband 0.5kHz, to the power of the dual-tone signal, measure across R_L.

$$= (V_1^2 + V_2^2 = \dots + V_n^2)$$

$$V_L^2 + V_{ll}^2$$

where V₁, V₂ V_n are extraneous frequency components in the voiceband 0.5kHz to 3kHz, V_L is the low-band frequency tone, and V_H is the high-band frequency tone.

- Tone rise time is defined as the time for each of the 2 DTMF frequencies to attain 90% of full amplitude, measured from the time when a row and column signal are driven low.
- 7. Pre-emphasis is the ratio of the high-group level to the low-group level.
- 8. Refer to Figure 1. for standard DTMF frequencies.




Fig. 1 - Bell and nominal output frequencies (in parenthesis) for 3.579545-MHz crystal.

DTMF Generator Functional Truth Table


	Inpu				Out	outs	
Keyboard Mode	Number of Column Inputs Activated "Low"	Number of Row Inputs Activated Low	CD	Tone	OSC Run- ning	RX	тх
X	X	Х	"0"	None	No	"0"	"0"
No key de- pressed	0	0	"1"	None	No	"0"	"0"
	0	1	"1"	Dual Tone R _a ,C ₁	Yes	"1"	"1"
	1,2,3, or 4	0	"1"	None	No	"0"	"0"
Normal Dialing	1	1	"1"	Dual Tone			
One Key De- pressed (See Note 1)				R _a ,C _b	Yes	"1"	"1"
Two or More Keys In Same Row (See Note 2)	2,3, or 4	1	"1"	Single Row Tone R _a	Yes	"1"	"1"
Two or More Keys In Same Column	1	2,3, or 4	"1"	Single Column Tone C _b	Yes	"1"	"1"
Two or More Keys In Dif- ferent Rows	2,3 or 4	1	"1"	None	Yes	"1"	"1"
& Columns	1		1	None	Yes	"1"	"1"

Where:

X = Do Not Care

 R_a , C_b refers to Tone Output frequencies corresponding to Row 1, Row 2, Row 3, Row 4, Column 1, Column 2, Column 3, Column 4 a=1,2,3,4 b=1,2,3,4 a=b, or $a\neq b$

- 1. Corresponds to normal dual-tone operation.
- 2. Corresponds to single-tone generation mode.





CD74HC22106 CD74HCT22106

QMOS 8 x 8 x 1 Crosspoint Switch with Memory Control

August 1991

Type Features

- 64 Analog Switches in an 8 x 8 x 1 Array
- On-Chip Line Decoder and Control Latches
- Automatic Power-Up Reset by Using a 0.1μF Capacitor at the MR Pin
- RON Resistanced 95Ω @ VCC = 4.5V
- 2V to 10V Operation
- 4.5V to 5.5V Operation
- Analog Signal Capability: VCC2

Family Features

- Wide Operating Temp. Range -40°C to +85°C
- CD74HC Types:
 - ▶ 2V to 10V Operation
 - ► High Noise Immunity: N_{IL} = 30%, N_{IH} = 30% of V_{CC}; @ V_{CC} = 5V and 10V
- CD74HCT Types:
 - ▶ 4.5V to 5.5V Operation
 - ▶ Direct LSTTL Input Logic Compatibility: $V_{IL} = 0.8V \text{ Max}, V_{IH} = 2V \text{ Min}$
 - ► CMOS Input Compatibility: I₁ < 1μA @ VOL, VOH

Description

The CD74HC22106 and CD74HCT22106 are digitally controlled analog switches which utilize silicon-gate CMOS technology. The CD74HC22106 types feature CMOS input-voltage-level compatibility and the CD74HCT22106 feature LSTTL input-voltage-level compatibility.


The Master Reset has an internal pull-up resistor and is normally used with a 0.1µF capacitor. During power-up all switches are automatically reset. The crosspoint switches will reset with MR = 0 even if CE is high. A 6-bit address through a 6-line-to-64-line decoder selects the transmission gate which can be turned on by applying a logical ONE to the DATA input and logical ZERO to the STROBE. Similarly, any transmission gate can be turned OFF by applying a logical ZERO to the DATA input while strobing the STROBE with a logical ZERO.

The CE pin allows the crosspoint array to be cascaded for matrix expansion in both the X and Y directions.

The CD74HC and CD74HCT devices are supplied in the 28 lead dual-in-line plastic packages (E suffix).

Pinout

CD74HC22106, CD74HCT22106 28 PIN PLASTIC DIP TOP VIEW



Absolute Maximum Ratings

DC Supply-Voltage (VCC): Voltage Reference to GND.-0.5V to +11V DC Input Diode Current: I_{IK} (For $V_I < -0.5$ or $V_I > V_{CC} +0.5V$±20mA DC Output Diode Current: I_{OK} (For $V_O < -0.5$ or $V_O > V_{CC} + 0.5V$ ± 20 mA DC Transmission Gate Current±25mA Power Dissipation per Package (PD): For $T_A = -40^{\circ}$ C to $+60^{\circ}$ C (Package Type E) 500mW For TA = -60°C to +85°C (Package Type E) ... Derate Linerity at


Operating Temperature Range (TA)

Package Type E -40°C to +85°C Storage Temperature (During Soldering) for 10s Max At distance 1/16 in. \pm 1/32 in. (1.59mm \pm 0.79mm) for Case for

Recommended Operating Conditions: For Maximum Reliability, Nominal Operating Conditions Should be Selected so that Operation is Always Within the Following Ranges:

12mW/°C to 200mW

	LIN		
CHARACTERISTICS	MIN	MAX	UNITS
Supply Voltage Range (For T_A = Full Package Temperature Range) V_{CC} : CD74HC22106	2	10	v
CD74HCT22106	4.5	5.5	٧
DC Input of Output Voltage V _I , V _O	0	vcc	V






FIGURE 1. TYPICAL "ON" RESISTANCE AS A FUNCTION OF FIGURE 2. TYPICAL "ON" RESISTANCE AS A FUNCTION OF INPUT SIGNAL VOLTAGE

INPUT SIGNAL VOLTAGE

Static Electrical Characteristics

		CD74HC22106								CDH	T221	06				
	TES' CONDIT			+25°C		-40 ⁰ +85	C to	TES CONDIT			+25°C	:		C to		
CHARACTERISTICS	V _I V	v _{cc} v	MIN	TYP	MAX	MIN	MAX	V _I V	v _{CC}	MIN	ТҮР	MAX	MIN	MAX	UNITS	
High-Level Input Voltage	-	2	1.5	-	-	1.5	-	-	4.5	2	-	-	2	-	٧	
VIH	-	4.5	3.15	-	-	3.5	-		to 5.5	1						
		9	6.3	-	-	6.3	-	_] 5.5							
Low-Level Input Voltage	-	2	-	-	0.5	-	0.5	-	4.5	-	-	0.8	-	8.0	٧	
V _{IL}	-	4.5		-	1.35	-	1.35	_	to 5.5				ĺ			
	-	9		_	2.7	-	2.7		0.5							
Input Leakage Current (Any Control) IL	V _{CC} or GND	10	-	-	±0.1	-	±1	Any Voltage Between V _{CC} & GND	5.5	_	-	±0.1	-	±1	μΑ	
Quiescent Device Current I _{CC} (with MR = 1)	V _{CC} or GND	10	-	-	5	-	50	V _C C or GND	5.5	-	-	2	-	20	μА	
Off Leakage Current L (with MR = 1)	All Switches OFF	10	-	-	0.1	_	1	<u>-</u>	5.5	-	-	0.1	-	1	μА	
"On" Resistance	Vcc	2	-	470	700	-	875	-	4.5	-	64	95	-	120	Ω	
RON	to GND	4.5	-	64	95	-	120	Ì	l	ł						
	LIND	9	-	45	70	-	90									
	V _{CC/2}		-	-		-	-	-	4.5	-	58	85	-	110	Ω	
		4.5	-	58	85	_	110	1	1	l						
		9	-	40	60	<u> </u>	80									
"On" Resistance	Vcc		-		_	_	-	Vcc	4.5	-	25	-	-	-	Ω	
Between Any Two Channels ΔR_{ON}	to GND	4.5		25			<u> </u>	to	to		- [I
mannels Anon		9	-	23	-	-	-			1				-		




FIGURE 3. TYPICAL "ON" RESISTANCE AND CROSSTALK AS A FUNCTION OF FREQUENCY




FIGURE 4. TYPICAL "ON" SWITCH ATTENUATION AND
"OFF" SWITCH FEED THROUGH AS A
FUNCTION OF FREQUENCY

		1					LIM	ITS				i
					+25	oC .			-40°C to	+85 ⁰ C	;	
•	TEST	Ì		Н	С	ĤĊ	т	Н	С	Н	СТ	1
CHARACTERISTICS	CONDITIONS	VSS	ν _{cc}	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
CONTROLS		,						,			-	
Propagation Delay Time	$R_L = 10k\Omega$	0	2	-	370	-	-	-	385	-	-	ns
Strobe to Output (Switch Turn-On to	CL = 50pF tr, tf = 6ns	0	4.5	-	110	-	120	-	125	-	135	ns
High Level) tpzH	·	0	9		65	-		-	70			ns
Data-In to Output	'	0	2		240				255			ns
(Turn-On to High Level) ^I PZH		0	4.5		75		85		85		95	ns
		0	9		50		-	<u> </u>	55		<u> -</u> _	ns
Address to Output		0	2	-	380		-		400			ns
(Turn–On to High Level) ^t PZH		0	4.5	-	110		120	-	125		135	ns
		0	9	-	65		-		75			ns
Propagation Delay Times		0	2	-	400				420	-		ns
Strobe to Output) ^t PHZ	1	0	4.5		135		150		155		170	ns
		0	9	-	90	<u> </u>	<u> </u>		100			ns
Data-In to Output		0	2		240				255		-	ns
(Turn-On to Low Level) ^t PZL		0	4.5	<u> </u>	75		85	-	85	<u> </u>	95	ns
		0	9		50	<u> </u>	-	-	55		<u> </u>	ns
Address to Output		0	2	<u> </u>	420		-		440		<u> </u>	ns
(Turn-Off) ^t PHZ	1	0	4.5	<u>l - </u>	140	<u> </u>	150		155		170	ns
]	0	9		95	Ŀ			100	<u>L-</u>	<u> </u>	ns
Minimum Set-Up Time		0	2	35			-	40	-		<u> </u>	ns
(Data-In to Strobe Address) t _{SU}		0	4.5	20		20		20	-	20		ns
]	0	9	15		<u> </u>		15	-	<u> </u>	_	ns
Minimum Hold Time	1 1	0	2	85			-	90	-	-	-	ns
(Data-In to Strobe Address) t _H		Lo.	4.5	25		25		25	-	25	-	ns
		0	9	20	<u> </u>	<u> </u>		20	_	<u> </u>	<u> </u>	ns
Minimum Strobe Pulse		0	2	200		-	-	210	-	-		ns
Width tw		0	4.5	45	<u> </u>	55		55		65		ns
		0	9	25	-	-	-	30	-	-	-	ns
Maximum Switching		0	2	0.7		L-	-	0.6	-	_	_	MH:
Frequency F _O		0	4.5	3.0	_	2.8		2.8	-	2.6	-	MH:
-	↓	0	9	7	_			6.5			-	MH:
Input (Control) Capacitance C _I		-	-	-	10	-	10	-	10	-	10	pF

Analog Channel Characteristics

					LIMITS								
						+25	oC.		-4	IOOC to	+85 ⁰	c	
	TEST				Н	HC F		нст		С	нст		ļ
CHARACTERISTICS	CONDITIONS	VIS	VSS	vcc	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
Propagation Delay Time, tpHL	$R_L = 10k\Omega$	-	0	2	-	30	-	-	-	33	_		ns
Signal Input to Output, tPLH	C _L = 50pF		0	4.5	-	20	-	20	-	22	-	22	ns
	tr, tf = 6ns	1	-	9	1	15	-	_	-	17	-		ns
Switch Frequency Response @ -3dB	$R_S = R_L = 600\Omega$	2Vp-p	-2.25	2.25		ical 5		ical 5	-	_	-		MHz
		2Vp-p	-4.5	4.5	. 6	3		3	-	-	-	-	MHz
Crosstalk Between Any Two Channels	$R_S = R_L = 600\Omega$ f = 1kHz	2Vp-p	-2.25	2.25		ical 10		ical 10	-	-	-	-	dB
	f = 1 MHz	2Vp-p	-2.25	2.25	-5	53	-:	53	-	-	-	-	dB
		2Vp-p	-4.5	4.5	-5	55	-:	55	-	-	-		dB
Switch "OFF" -40dB Feed Through	$R_S = R_L = 600\Omega$	2Vp-p	-2.25	2.25		ical 7		ical 7	-	_	-	_	MHz
Frequency		2Vp-p	-4.5	4.45	8	3		3	-	-	-	-	MHz
Total Harmonic Distortion thD	$R_L = 10k\Omega$	4Vp-p	-2.25	2.25		ical 05		ical 05	-	_	-	_	%
	f = 1kHz Sinewave	8Vp-p	-4.5	4.5	0.0	05	0.	05	-	-	-	-	%
	R _L = 600Ω	4Vp-p	-2.25	2.25	0.	25	0.	25	-	-	-	-	%
	f = 1kHz Sinewave	7Vp−p	-4.5	4.5	о.	12	0.	12	_	-	-	-	%
Control to Switch Feed-Thru Noise	$R_L = 10k\Omega$	5	0	5		ical 5		ical 5	-	_	-	-	mV
(DATA IN, Strobe, Address)	tr, tf = 6ns	10	0	20	6	5	E	5	-	-	-	-	mV
Capacitance, CO Xn to GND	f = 1MHz	_	0	10		ical 8		ical 8	-	_	-	-	pF
Yn to GND	f = 1 MHz	-	0	10	4	4	-	4	-	-	-	-	pF

CD74HC22106, CD74HCT22106

A ₅ A ₄	Аз	A ₂	A ₁	A ₀	SWITCH SELECT	A ₅	A4	A ₃	A ₂	A ₁	A ₀	SWITCH SELECT
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	000000000000000000000000000000000000000	0 0 0 0 0 1 1 1 1 0 0 0 0 0 1 1 1 1 1 1	00011000110001100011	01010101 01010101 01010101 01010101	\$		000000000000000000000000000000000000000	000000000000000000000000000000000000000	0000011111 000001111 0000011111	000111000111000111000111	0101010101010101010101010101	Y4444444 55555555 6666666 777777777 XXXXXXXXXXXXXXXXXXXXX
	6-LINE TO-64-LINE DECODER		LATCHES	X ₀ Y o o o o o o o o o o o o o o o o o o	Y ₀ X ₁ Y ₀ X ₂ Y ₀ X ₂ Y ₀ X ₁ Y ₁ Y ₂ Y ₁ Y ₂ Y ₁ Y ₂ Y ₁ Y ₂ Y ₁ Y ₂ Y ₁ Y ₂ Y ₁ Y ₂ Y ₃ X ₁ Y ₃ X ₂ Y ₃ X ₂ Y ₃ X ₂ Y ₃ X ₁ Y ₃ X ₂ Y ₃ X ₂ Y ₃ X ₁ Y ₃ X ₂ Y ₃ X ₂ Y ₃ X ₂ Y ₃ X ₁ Y ₂ Y ₃ X ₂ Y ₃ X ₂ Y ₃ X ₃ Y ₄ X ₁ Y ₃ X ₂ Y ₃ X ₂ Y ₃ X ₃ X ₂ Y ₃ X ₃ Y ₄ X ₁ Y ₃ X ₂ Y ₃ X ₃ Y ₄ X ₁ Y ₃ X ₂ Y ₃ X ₃ Y ₄ X ₁ Y ₃ X ₂ Y ₃ X ₃ Y ₄ X ₁ Y ₃ X ₂ Y ₃ X ₃ Y ₄ X ₁ Y ₃ X ₂ Y ₃ X ₃ Y ₄ X ₁ Y ₃ X ₂ Y ₃ X ₃ Y ₄ X ₁ Y ₃ X ₂ Y ₃ X ₃ Y ₄ X ₁ Y ₃ X ₂ Y ₃ X ₃ X ₁ Y ₃ X ₂ Y ₃ X ₃ X ₁ Y ₃ X ₂ Y ₃ X ₃ X ₁ Y ₃ X ₂ Y ₃ X ₃ X ₁ Y ₃ X ₂ Y ₃ X ₃ X ₁ Y ₃ X ₂ Y ₃ X ₃ X ₁ Y ₃ X ₂ Y ₃ X ₃ X ₁ Y ₃ X ₂ Y ₃ X ₃ X ₁ Y ₃ X ₂ Y ₃ X ₃ X ₁ Y ₃ X ₂ Y ₃ X ₁ Y ₃ X ₂ Y ₃ X ₃ X ₁ Y ₃ X ₂ Y ₃ X ₃ X ₁ Y ₃ X ₂ Y ₃ X ₁ Y ₃ X ₁ Y ₃ X ₂ Y ₃ X ₁ Y ₃ X ₂ Y ₃ X ₁ Y ₃ X ₂ Y ₃ X ₁ Y ₃ X ₂ Y ₃ X ₁ Y ₃ X ₂ Y ₃ X ₁ Y ₃ X ₁ Y ₃ X ₁ Y ₃ X ₂ Y ₃ X ₁ Y ₃ X ₂ Y ₃ X ₁ Y ₃ X ₂ Y ₃ X ₁ Y ₃ X ₂ Y ₃ X ₁ Y ₃ X ₂ Y ₃ X ₁ Y ₃ X ₂ Y ₃ X ₁ Y ₃ X ₂ Y ₃ X ₁ Y ₃ X ₂ Y ₃ X ₁ Y ₃ X ₂ Y ₃ X ₁ Y ₃ X ₂ Y ₃ X ₁ Y ₃ X ₂ Y ₃ X ₁ Y ₃ X ₂ Y ₃ X ₂ Y ₃ X ₂ Y ₃ X ₂ Y ₃ X ₃ X ₃ X ₃ X ₃ X ₃ X ₃ X	X ₃ Y ₃ Y ₃ X ₃ Y	72 (3) (4)	X ₄ Y ₀ 12 12 12 12 13 14 14 15 16 17 18 18 18 18 18 18 18 18 18 18		(5 Y ₂ 13 (5 Y ₂ 21 (5 Y ₂ 21 (5 Y ₂ 21 (5 Y ₂ 21 (5 Y ₂ 21 (5 Y ₂ 21 (5 Y ₂ 21 (5 Y ₃ 37 (6 Y ₃ 45 (7 Y ₃ (8 Y ₄ (9 Y ₄	X ₆ Y ₀ 6 X ₆ Y ₁ 14 X ₆ Y ₂ 22 X ₆ Y ₃ 30 X ₆ Y ₄ 38 X ₆ Y ₆ 54	OY0 X7 Y0 7

Test Circuits and Waveforms




FIGURE 6. PROPAGATION DELAY TIME TEST CIRCUIT AND WAVEFORMS (STROBE TO SIGNAL OUTPUT, SWITCH TURN-ON OR TURN-OFF)




FIGURE 7. PROPAGATION DELAY TIME TEST CIRCUIT AND WAVEFORMS (DATA-IN TO SIGNAL OUTPUT, SWITCH TURN-ON TO HIGH OR LOW LEVEL)




FIGURE 8. PROPAGATION DELAY TIME TEST CIRCUIT AND WAVEFORMS (ADDRESS SIGNAL OUTPUT, SWITCH TURN-ON OR TURN-OFF)

Test Circuits and Waveforms (Continued)




FIGURE 9. TYPICAL SINGLE-SUPPLY CONNECTION FOR HC22106




FIGURE 10. TYPICAL DUAL-SUPPLY CONNECTION FOR HC22106




FIGURE 11. USE OF HC/HCT03 WHEN CONTROL SIGNAL IS 0V - 5V AND ANALOG SIGNAL IS 0V - 10V




FIGURE 12. TYPICAL SINGLE-SUPPLY CONNECTION FOR HCT22106 WITH TTL INPUT



HC-5502A

SLIC Subsciber Line Interface Circuit

August 1991

Features

- Monolithic Integrated Device
- DI High Voltage Process
- Compatible With Worldwide PBX Performance Requirements
- Controlled Supply of Battery Feed Current for Short Loops (30mA)
- Internal Ring Relay Driver
- Low Power Consumption During Standby
- Switch Hook, Ground Key and Ring Trip Detection Functions
- . Selective Denial of Power to Subscriber Loops

Applications

- Solid State Line Interface Circuit for Analog and Digital PBX Systems
- Direct Inward Dial (DID) Trunks
- Voice Messaging PBX's

Description

The Harris SLIC incorporates many of the BORSHT function on a single IC chip. This includes DC battery feed, a ring relay driver, supervisory and hybrid functions. This device is designed to maintain transmission performance in the presence of externally induced longitudinal currents. Using the unique Harris dielectric isolation process, the SLIC can operate directly with a wide range of station battery voltages.


The SLIC also provides selective denial of power. If the PBX system becomes overloaded during an emergency, the SLIC will provide system protection by denying power to selected subscriber loops.

The Harris SLIC is ideally suited for the design of new digital PBX systems, by eliminating bulky hybrid transformers.


SLIC is available in either a 24 pin Dual-in-Line Plastic or Ceramic package, and a 28 pin PLCC package.


Pinouts

HC-5502A (CERAMIC/PLASTIC DIP). TOP VIEW



HC4P5502A (PLCC) TOP VIEW





Specifications HC-5502A

Absolute Maximum Ratings (N	Note 1)	Recommended Operating Conditions			
Maximum Continuous Supply Voltages	(V _B -)60 to +0.5 V (V _B +)0.5 to +15 V (V _B + - V _B -) 75V	Relay Driver Voltage (VRD). +5 to +12V Positive Supply Voltage (VB+) 10.8 to 13.2V Negative Supply Voltage(VB-) -42 to -58V			
Relay Drive Voltage (V _{RD})	65°C to +150°C	Minimum High Level Logic Input Voltage 2.4V Maximum Low Level Logic Input Voltage 0.6V Loop Resistance (R _L) 200 to 1200 Ohms Operating Temperature Range 200 to 1200 Ohms			
		HC-5502A-5,-70°C to +75°C HC-5502A-940°C to +85°C			

Electrical Specifications $V_B-=-48V, V_B+=+12V, AG=BG=DG=0V, Unless Otherwise Noted, Typical Parameters +25°C. Min-Max Parameters are Over Operating Temperature Range.$

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
On Hook Power Dissipation	I _{Long} = 0	-	135	174	mW
Off Hook Power Dissipation	R _{LINE} = 600 Ohms, I _{Long} = 0	-	450	580	mW
Off Hook IB+	R _{LINE} = 600 Ohms, I _{Long} = 0 @ -40°C	-	-	5.0	mA
Off Hook IB+	R _{LINE} = 600 Ohms, I _{Long} = 0 @ +25°C	-	-	4.3	mA
Off Hook IB-	R _{LINE} = 600 Ohms, I _{Long} = 0	-	-	38	mA
Off Hook Loop Current	R _{LINE} = 1200 Ohms, I _{Long} = 0	-	21	-	mA
Off Hook Loop Current	R _{LINE} = 1200 Ohms, V_{B} = -42V, I_{Long} = 0 T_{A} = 25°C	17.5	-	-	mA
Off Hook Loop Current	R _{LINE} = 200 Ohms, I _{Long} = 0	25.5	30	34.5	mA
Fault Currents		ľ			
TIP to Ground		-	14	-	mA
RING to Ground		-	47	-	mA
TIP to RING		-	30	-	mA
TIP and RING to Ground		-	47	-	mA
Ring Relay Drive VOL	I _{OL} = 62mA	-	0.2	0.5	v
Ring Relay Driver Off Leakage	$V_{RD} = +12V, RC = 1 = HIGH, T_A = 25^{\circ}C$	-	-	100	μА
Ring Rrip Detection Period	R _{LINE} = 600 Ohms, T _A = +25°C	-	2	3	Ring Cycles
Switch Hook Detection Threshold	SHD = V _{OL}	10	-	-	mA
	SHD = V _{OH}	-	- '	5	mA
Ground Key Detection Threshold	GKD = V _{OL}	20	-	-	mA
	GKD = V _{OH}	-	-	10	-
Loop Current During Power Denial		-	±2	-	mA
Dial Pulse Distortion		0	-	5	ms
Receive Input Impedance		-	90	-	kOhms
Transmit Output Impedance		-	5	20	Ohms
Two Wire Return Loss	(Return Loss Referenced to 600Ω +2.16μF)	}			
SRLLO		-	15.5	-	dB
ERL		-	24	-	dB
SRL HI		-	31	-	dB
Longitudinal Balance	1V Peak-Peak 200Hz - 3400Hz 0°C < T _A ≤ 75°C				
2 Wire Off Hook	1 2 2 X 2 Y 2 Y 2 Y 2 Y 2 Y 2 Y 2 Y 2 Y 2	58	65	_	dB
2Wire On Hook		60	63	_	dB
4 Wire Off Hook		50	58	_	dB
Low Frequency Longitudinal Balance	R.E.A. Method, 0°C ≤T _A ≤ 75°C	-	_	23	dBmC
con oquonoy congretariai balance	1.2.7.1.1.0.1.0.0., 0-0.2.1 <u>A</u> 270-0	_	_	-67	dBm0p

NOTES: 1. Absolute maximum ratings are limiting values, applied individually, beyond which the serviceaiblity of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.

Specifications HC-5502A

Electrical Specifications (Continued)

PARAMETERS	CONDITIONS	MIN	TYP	MAX	UNITS
Insertion Loss	@1kHz, OdBm Input Level				
2 Wire - 4 Wire		-	±0.05	±0.2	dB
4 Wire - 2 Wire		-	±0.05	±0.2	₫B
Frequency Response	200 - 3400Hz Referenced to Absolute	-	±0.02	±0.05	dB
	Loss at 1kHz and OdBm Signal Level				
	0°C≤T _A ≤75°C				
Idle Channel Noise	0°C ≤T _A ≤75°C				
2 Wire - 4 Wire		-	1	5	dBrnC
		-	-89	-85	dBm0
4 Wire - 2 Wire		-	1 .	5	dBmC
		-	-89	-85	dBm0 _l
Absolute Delay	0°C ≤T _A ≤75°C				
2 Wire - 4 Wire	 -	-	-	2	μs
4 Wire – 2 Wire		-	-	2	μs
Trans Hybrid Loss	Balance Network Set Up for 600 Ohm	36	40	-	dB
	Termination at 1kHz				
Overload Level	0°C ≤T _A ≤75°C		1		
2 Wire - 4 Wire	-	1.75	-	-	Vpeal
4 Wire - 2 Wire		1.75	-	-	Vpeal
Level Linearity	at 1kHz, 0°C ≤T _A ≤75°C	1			
2 Wire - 4 Wire	+3 to -40dBm	-	-	±0.05	dB
	-40 to -50dBm	-	- :	±0.1	dB
	-50 to -55dBm	-	-	±0.3	dB
4 Wire - 2 Wire	+3 to -40dBm	-	-	±0.05	dB
	-40 to -50dBm	-	-	±0.1	dB
	-50 to -55dBm	. -	-	±0.3	dB
Power Supply Rejection Ratio	[™] 0°C <t<sub>A <75°C</t<sub>			l	Ì
V _B + to 2 Wire	30 - 60Hz, R _{LINE} = 600Ω	15	-	-	dB
VB+ to Transmit		15	l -	-	₫B
VB- to 2 Wire		15	-	-	dB
VB- to Transmit	·	15	-	-	dB
			}		
V _B + to 2 Wire	200 - 16kHz	30	-	-	dB
VB+ to Transmit	$R_{\text{LINE}} = 600\Omega$	30	-	-	dB
VB- to 2 Wire		30	-	-	dB
V _B - to Transmit		30	-	-	dB
Logic Input Current (RS, RC, PD)	OV≤VIN≤5V	-	-	±100	μA
Logic Inputs					
Logic 'O' V _{II}		-	-	0.8	Volts
Logic '1' V _{IH}		2.0	-	5.5	Volts
Logic Outputs					l
Logic '0' VOL	ILOAD 800μA	-	0.1	0.5	Volts
Logic '1' VOH	ILOAD 80μA	2.7	5.0	5.5	Volts

Uncommitted Op Amp Specifications


PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Input Offset Voltage		-	±5	-	· mV
Input Offset Current		-	±10	-	nA
Input Bias Current		-	20	-	nA
Differential Input Resistance		-	1	-	МΩ
Output Voltage Swing	RL = 10K		±5	-	Vpeak
Output Resistance	A _{VCL} = 1	-	10	-	Ω
Small Signal GBW		-	1	-	MHz

Pin Assignments HC-5502A

28 PIN PLCC	24 PIN DIP	SYMBOL	DESCRIPTION
2	1	TIP	An analog input connected to the TIP (more positive) side of the subscriber loop through a 150Ω feed resistor and a ring relay. Functions with the Ring terminal to receive voice signals from the telephone and for Loop Monitoring Purposes.
3	2	RING	An analog input connected to the RING (more negative) side of the subscriber loop through a 150Ω feed resistor. Functions with the Tip terminal to receive voice signals from the telephone and for loop monitoring purposes.
4	3	V _B +	Positive Voltage Source - Most positive supply. VB+ is typically 12 volts with an operational range of 10.8 to 13.2 volts.
5	4	C1	Capacitor #1 - Optional Capacitor used to improve power supply rejection. This pin should be left open if unused.
6	5	СЗ	Capacitor #3 - An external capacitor to be connected between this terminal and analog ground. Required for proper operation of the loop current limiting function, and for filtering V _B -supply. Typical value is 0.3µF, 30V.
7	6	DG	Digital Ground - To be connected to zero potential and serves as a reference for all digital inputs and outputs on the SLIC.
9	7	RS	Ring Synchronization Input – A TTL – compatible clock input. The clock is arranged such that a positive transition occurs on the negative going zero crossing of the ring voltage source, ensuring that the ring relay is activated and deactivated when the instantaneous ring voltage is near zero. If synchronization is not required, tie to +5V.
10	8	RD	Relay Driver - A low active open collector logic output. When enabled, the external ring relay is energized.
11	9	TF	Tip Feed – A low inpedance analog output connected to the TIP terminal through a 150Ω feed resistor. Functions with the RF terminal to provide loop current, feed voice signals to the telephone set, and sink longitudinal current.
12	10	RF	Ring Feed – A low impedance analog output connected to the RING terminal through a 150Ω feed resistor. Functions with the TF terminal to provide loop current, feed voice singals to the telephone set, and sink longitudinal currents.
13	11	V _B −	Negative Voltage Source – Most negative supply. V _B – is typically –48 volts with an operational range of –42 to –58 volts. Frequently referred to as "battery".
14	12	BG	Battery Ground - To be connected to zero potential. All loop current and some quiescent current flows into this ground terminal.
16	13	SHD	Switch Hook Detection - A low active LS TTL - compatible ligic output. This output is enabled for loop currents exceeding 10mA and disabled for loop currents less than 5mA.
17	14	GKD	Ground Key Detection – A low active LS TTL – compatible logic output. This output is enabled if the DC current into the ring lead exceeds the DC current out of the tip lead by more than 20mA, and disabled if this current difference is less than 10mA.
18	15	PD	Power Denial – A low active TTL – Compatible logic input. When enabled the switch hook detect (SH and ground key detect (GKD) are not necessarily valid, and the relay driver, (RD) output is disabled.
19	16	RC	Ring Command - A low active TTL - Compatible logic input. When enabled, the relay driver (\overline{RD}) output goes low on the next rising edge of the ring sync (RS) input, as long as the SLIC is not in the power denial state $(\overline{PD} = 0)$ or the subecriber is not already off- hook $(\overline{SHD} = 0)$.
20	17	C2	Capacitor #2 - An external capacitor to be connected between this terminal and digital ground. Prevents false ground key indications from occuring durring ring trip detection. Typical value is 0.15µF, 10V. This capacitor is ont used if ground key function is not required.
21	18	OUT	The analog output of the spare operational amplifier.
23	19	-IN	The inverting analog input of the spare operational amplifier.
24	20	+IN	The non-inverting analog input of the spare operational amplifier.
25	21	RX	Receive Input, Four Wire Side - A high inpedance analog input which is internally biased. Capacitive coupling to this input is required. AC signals appearing at this input differentially drive the Tip feed and Ring feed amplifiers, which in turn drive tip and ring through 300 Ohms of feed resistance on each side of the line.
26	22	C4	Capacitor #4 - An external capacitor to be connected between this terminal and analog ground. This capacitor prevents false ground key indication and false ring trip detection from occurring when longitudinal currents are induced onto the subscriber loop from near proximity power lines and other noise sources. This capacitor is also required for the proper operation of ring trip detection. Typical value is 0.5µF, to 1.0µF, 20V. This capicitor should be nonpolarized.
27	23	AG	Analog Ground - To be connected to zero potential and serves as a reference for the transmit output (TX) and receive input (RX) terminals.
28	24	TX	Transmit Output, Four Wire Side – A low impedance analog output which represents the differential voltage across Tip and Ring. Transhybrid balancing must be preformed (using the SLIC microcircuit's spare op amp) beyond this output to completely implement two to four wire conversion. This output is unbalanced and referenced to analog ground. Since the DC level of this output varies with loop current, capacitive coupling to the next stage is essential.
1,8,15,22		NC	No Internal Connection.

Applications Diagram

TYPICAL LINE CIRCUIT APPLICATION WITH THE MONOLITHIC SLIC



TYPICAL COMPONET VALUES

 $C1 = 0.5 \mu F \text{ (Note 1)}$

 $C5 = 0.5 \mu F$, 20V

 $C2 = 0.15 \mu F$, 10V

C6 = C7 = 0.5µF (10% Match Required) (Note 2), 20V

 $C3 = 0.3\mu F.30V$

 $C8 = 0.01 \mu F$, $100 \hat{V}$

C4 = $0.5\mu V$ to $1.0\mu F$, $\pm 10\%$, 20V (Should be nonpolarized)

 $C9 = 0.01 \mu F$, 20V, $\pm 20\%$

 $R1 \rightarrow R3 = 100 k\Omega$ (0.1% Match Required, 1% absolute value), ZB = 0 for 600Ω Terminations (Note 2)

 $RB_1 = RB_2 = RB_3 = RB_4 = 150\Omega$ (0.1% Match Required, 1% absolute value)

 $R_S = 1k\Omega$, $C_S = 0.1\mu F$, 200V typically, depending on V_{Ring} and line length.

Z1 = 150V to 200V transient protector. PTC used as ring ballast.

NOTE 1: C1 is an optional capacitor used to improve +12V supply rejection. This pin must be left open if unused.

NOTE 2: To obtain the specified transhybrid loss it is necessary for the three legs of the balance network, C6-R1 and R2 and C7-ZB-R3, to match in impedance to within 0.3%. Thus, if C6 and C7 and 1µF each, a 20% match is adequate. It should be noted that the transmit output to C6 see's a -10.5 to -21 volt step when the loop is closed and that too large a value for C6 may produce an excessively long transient at the op amp output to the PCM Filter/CODEC.

A 0.5μ F and 100k Ω gives a time constant of 50msec. The uncommitted op amp output is internally clamped to stay within ±5.5V and also has current limiting protection.

NOTE 3: Secondary protection diode bridge recommended is MDA 220 or equivalent.

ADDITIONAL INFORMATION IS CONTAINED IN APPLICATION NOTE 549, "THE HC-550X TELEPHONE SLICS" BY GEOFF PHILLIPS

Overvoltage Protection and Longitudinal Current Protection

The SLIC device, in conjunction with an external protection bridge, will withstand high voltage lightning surges and power line crosses.

High voltage surge conditions are as specified in Table 1.

The SLIC will withstand longitudinal currents up to a maximum or 30mA RMS, 15mA RMA per leg, without any performance degradation.

TABLE 1

PARAMETER	TEST CONDITION	PEFORMANCE (MAX)	UNITS
Longitudinal	10μs Rise/	±1000 (Plastic)	V Peak
Surge	1000μs/Fall	±500 (Ceramic)	V Peak
Metallic Surge	10μs Rise/	±1000 (Plastic)	V Peak
	1000μ Fall	±500 (Ceramic)	V Peak
T/GND	10μs Rise/	±1000 (Plastic)	V Peak
R/GND	1000μs Fall	±500 (Ceramic)	V Peak
50/60Hz Current T/GND R/GND	700V rms Limited to 10A rms	11	Cycles



HC-5502B

SLIC Subscriber Line Interface Circuit

August 1991

Features

- Pin For Pin Replacement For The HC-5502A
- Capable of +12V or +5V (VB+) Operation
- Monolithic Integrated Device
- DI High Voltage Process
- Compatible With Worldwide PBX Performance Requirements
- Controlled Supply of Battery Feed Current for Short Loops (30mA)
- Internal Ring Relay Driver
- Low Power Consumption During Standby
- Switch Hook, Ground Key and Ring Trip Detection Functions
- . Selective Denial of Power to Subscriber Loops

Applications

- Solid State Line Interface Circuit for Analog and Digital PBX Systems
- Direct Inward Dial (DID) Trunks
- Voice Messaging PBX's

Description

The Harris SLIC incorporates many of the BORSHT function on a single IC chip. This includes DC battery feed, a ring relay driver, supervisory and hybrid functions. This device is designed to maintain transmission performance in the presence of externally induced longitudinal currents. Using the unique Harris dielectric isolation process, the SLIC can operate directly with a wide range of station battery voltages.


The SLIC also provides selective denial of power. If the PBX system becomes overloaded during an emergency, the SLIC will provide system protection by denying power to selected subscriber loops.

The Harris SLIC is ideally suited for the design of new digital PBX systems, by eliminating bulky hybrid transformers.

The SLIC is available in either a 24 pin Dual-in-Line Plastic or Ceramic package, a 28 pin PLCC package and a 24 pin SOIC package.


Pinouts HC1-5502B (24 PIN CERAMIC DIP) HC3-5502B (24 PIN PLASTIC DIP) HC9P5502B (SOIC) TOP VIEW TIP 1 24 TX RING 2 23 AG 22 C4 V_B+ 3 21 R_X C1* 4 20 + IN C3 5 DG 6 19 - IN 18 OUT RS 7 RD B 17 C2 TF 9 16 RC 15 PD RF 10 14 GKD VB - [11 BG 12 HC4P5502B (PLCC) TOP VIEW विविधा विश्व वि C3 6 24 + IN 23 - IN DG 7 22 ×/C 23 OUT N/C 8 RS 9 RD 10 20 C2 19 RC TF [11 12 13 14 15 16 17 18 의 왕왕왕 왕

Functional Diagram



CAUTION: These devices are sensitive to electrostatic discharge. Proper I.C. handling procedures should be followed. Copyright @ Harris Corporation 1991

Schematic C4 T VBAT + V_{B+} RCV CI ОИТ -OVB1 VOLTAGE & CURRENT BIAS NETWORK -O VB2 -0 VB2 -0 VB3 -0 VB4 -0 VB5 R17 VB2 9 TF 1 TIP GND SHORTS CURRENT LIMITING GKD 14 STTL AND LOGIC C2 17 SWITCH HOOK DETECTOR 2 RING INTERFACE SHD 13 sн VBAT/2 REFERENCE RC 16 LOOP CURRENT LIMITING 10 RF PD 15 RFC VBAT 6 TX 24 C3 HC-5502B SLIC FUNCTIONAL SCHEMATIC.



Die Characteristics

Transistor Count		183
Diode Count		33
Die Dimensions		. 137 x 102 mils
Substrate Potential		Connected
Process		Bipolar-DI
Thermal Constants (°C/W)	θ_{ja}	θ_{jc}
Ceramic DIP	52	15
Plastic DIP	52	22
PLCC	67	29
SOIC	76	24

Specifications HC-5502B

Recommended Operating Conditions Absolute Maximum Ratings (Note 1) Maximum Continuous Supply Voltages $(V_B-) \dots -60 \text{ to } +0.5 \text{ V}$ Relay Driver Voltage (VRD).....+5 to +12V (VB+) -0.5 to +15 V Positive Supply Voltage (VB+) 4.75 to 5.25V or 10.8 to 13.2V (V_B+ - V_B-) +75V Negative Supply Voltage(VB-)....-42 to -58V Relay Drive Voltage (VRD)-0.5 to +15V High Level Logic Input Voltage 2.4V Storage Temperature Range -65°C to +150°C Low Level Logic Input Voltage 0.6V Junction Temperature Ceramic +175°C Loop Resistance (RL)200 to 1200 Ohms Junction Temperature Plastic+150°C Operating Temperature Range HC-5502B-50°C to +75°C HC-5502B-9 -40°C to +85°C

Electrical Specifications Unless Otherwise Specified, $V_{B^-} = -48V$, $V_{B^+} = +12V$ and +5V, AG = BG = DG = 0V, Typical Parameters $T_A = +25^{\circ}C$. Min-Max Parameters are Over Operating Temperature Range.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
On Hook Power Dissipation	I _{Long} * = 0, V _B + = +12V	-	135	235	mW
Off Hook Power Dissipation	R _L = 600 Ohms, I _{Long} * = 0, V _B + = +12V	1 -	450	690	mW
Off Hook IB+	R _L = 600 Ohms, I _{Long*} = 0 T _A = -40°C	-	-	6.0	mA
Off Hook IB+	R _L = 600 Ohms, I _{Long*} = 0 T _A = +25°C	-	-	5.3	mA
Off Hook IB-	R _L = 600 Ohms, I _{Long*} = 0	T -	-	39	mA
Off Hook Loop Current	R _L = 1200 Ohms, I _{Long*} = 0	 -	21	-	mA
Off Hook Loop Current	R _L = 1200 Ohms, V _B - = -42V, I _{Long*} = 0	17.5	-	-	mA
	T _A = +25°C	1			
Off Hook Loop Current	R _L = 200 Ohms, I _{Long*} = 0	25.5	30	34.5	mA
Fault Currents		<u> </u>			
TIP to Ground		-	14	-	mA
RING to Ground		-	47	-	mA
TIP to RING		-	30	-	mA
TIP and RING to Ground		-	47	-	mA
Ring Relay Drive VOL	I _{OL} = 62mA	† -	0.2	0.5	V
Ring Relay Driver Off Leakage	V _{RD} = +12V, RC = 1 = HIGH, T _A = +25°C	T -	-	100	μА
Ring Trip Detection Period	R _L = 600 Ohms, T _A = +25°C	T -	2	3	Ring Cycle
Switch Hook Detection Threshold	SHD = V _{OL}	10	-	-	mA
	SHD = V _{OH}	-	-	5	mA
Ground Key Detection Threshold	GKD = V _{OL}	20	-	-	mA
	GKD = V _{OH}	-	-	10	-
Loop Current During Power Denial	R _L = 200 Ohms	 - 	±2	-	mA
Dial Pulse Distortion		0	-	5	ms
Receive Input Impedance	(Note 2)	T -	110	-	kOhms
Transmit Output Impedance	(Note 2)		10	20	Ohms
Two Wire Return Loss	(Referenced to 600Ω +2.16μF), (Note 2)	1			1
SRLLO		-	15.5	-	dB
ERL		-	24	-	dB
SRLHI		-	31	-	dB
Longitudinal Balance	1V _{RMS} 200Hz - 3400Hz, (Note 2)	1			
2 Wire Off Hook	IEEE Method	58	65	-	dB
2 Wire On Hook		60	63	-	dB
4 Wire Off Hook	0°C ≤ TA ≤ +75°C	50	58	-	dB
Low Frequency Longitudinal Balance	R.E.A. Method, (Note 2), R _L = 600,	-	-	23	dBrnC
	0°C ≤ T _A ≤ +75°C	-	-	-67	dBm0p

^{*} ILong = Longitudinal Current

NOTE: 1. Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.

Specifications HC-5502B

Electrical Specifications (Continued)

PARAMETERS	CONDITIONS	MIN	TYP	MAX	UNITS
Insertion Loss	at 1kHz, 0dBm Input Level, Referenced 600 Ω				
2 Wire - 4 Wire, 4 Wire - 2 Wire			±0.05	±0.2	dB
Frequency Response	200 – 3400Hz Referenced to Absolute	-	±0.02	±0.05	dB
	Loss at 1kHz and 0dBm Signal Level (Note 2)	<u> </u>			
Idle Channel Noise	(Note 2)				
2 Wire - 4 Wire, 4 Wire - 2 Wire		-	1	5	dBrnC
		-	-89	~85	dBm0p
Absolute Delay	(Note 2)				
2 Wire – 4 Wire, 4 Wire – 2 Wire				2	μs
Trans Hybrid Loss	Balance Network Set Up for 600Ω Termination at 1kHz	36	40	-	dB
Overload Level	V _B +=+5V	1.5			Vpeak
2 Wire - 4 Wire, 4 Wire - 2 Wire	$V_{B} + = +12V$	1.75	-	-	Vpeak
Level Linearity	at 1kHz, (Note 2)				
2 Wire – 4 Wire, 4 Wire – 2 Wire	+3 to -40dBm	-	-	±0.05	dB
	-40 to -50dBm	-	-	±0.1	dB
	-50 to -55dBm	-	-	±0.3	dB
Power Supply Rejection Ratio	(Note 2)				
V _B + to 2 Wire	$30 - 60$ Hz, $R_L = 600\Omega$	15	-	-	dB
VB+ to Transmit		15	-	-	dB
V _B - to 2 Wire		15	-	-	dB
V _B - to Transmit		15	-	_	dB
V _B + to 2 Wire	200 - 16kHz	30	-	-	dB
V _B + to Transmit	$R_L = 600\Omega$	30	-	-	dB
V _B - to 2 Wire		30	-	-	dB
V _B - to Transmit		30	-	i -	dB
Logic Input Current (RS, RC, PD)	0V ≤ V _{IN} ≤ + 5V	T	-	±100	μА
Logic Inputs					
Logic '0' V _{II}		-	-	0.8	Volts
Logic '1' V _{IH}		2.0	-	5.5	Volts
Logic Outputs		1	 	 	
Logic '0' VOL	¹ LOAD 800μA, V _B + = +12V, +5V	1 _	0.1	0.5	Volts
Logic '1' VOH	I _{LOAD} 80μA, V _B + = +12V	2.7	5.0	5.5	Volts
Logic 1 VOH	I _{LOAD} 40μA, V _B + = +5V	2.7	- 5.0	5.0	Volts
	ILOAD TORA, VBT - TOV	2.7	<u> </u>	3.0	VOILS

Uncommitted Op Amp Specifications

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Input Offset Voltage		-	±5	-	mV
Input Offset Current			±10	-	nA
Input Bias Current		-	20	-	nA
Differential Input Resistance	(Note 2)	-	1	-	МΩ
Output Voltage Swing	$R_L = 10K, V_B + = +12V$	-	±5	-	Vpeak
	$R_L = 10K, V_B + = +5V$	-	±3	-	Vpeak
Output Resistance	A _{VCL} = 1 (Note 2)		10	-	Ω
Small Signal GBW	(Note 2)	-	1	-	MHz

NOTE: 2. These parameters are controlled by design or process parameters and are not directly tested. These parameters are characterised upon initial design release, upon design changes which would affect these characteristics, and at intervals to assure product quality and specification compliance.


Pin Assignments HC-5502B

28 PIN PLCC	24 PIN DIP	SYMBOL	DESCRIPTION
2	1	TIP	An analog input connected to the TIP (more positive) side of the subscriber loop through a 150Ω feed resistor and a ring relay contact. Functions with the Ring terminal to receive voice signals from the telephone and for loop monitoring process.
3	2	RING	An analog input connected to the RING (more negative) side of the subscriber loop through a 150Ω feed resistor and a ring relay contact. Functions with the Tip terminal to receive voice signals from the telephone and for loop monitoring purposes.
4	3	ν _B +	Positive Voltage Source - Most positive supply. VB+ is typically 12 volts or 5 volts.
5	4	C1	Capacitor #1 - Optional Capacitor used to improve power supply rejection. This pin should be left open if unused.
6	5	C3	Capacitor #3 - An external capacitor to be connected between this terminal and analog ground. Required for proper operation of the loop current limiting function, and for filtering VB-supply. Typical value is 0.3µF, 30V.
7	6	DG	Digital Ground – To be connected to zero potential and serves as a reference for all digital inputs and outputs on the SLIC.
9	7	RS	Ring Synchronization Input – A TTL – compatible clock input. The clock should be arranged such that a positive transition occurs on the negative going zero crossing of the ring voltage source, ensuring that the ring relay is activated and deactivated when the instantaneous ring voltage is near zero. If synchronization is not required, tie to +5V.
10	8	RD	Relay Driver – A low active open collector logic output. When enabled, the external ring relay is energized.
11	9	TF	Tip Feed – A low impedance analog output connected to the TIP terminal through a 150Ω feed resistor. Functions with the RF terminal to provide loop current, feed voice signals to the telephone set, and sink longitudinal current.
12	10	RF	Ring Feed – A low impedance analog output connected to the RING terminal through a 150Ω feed resistor. Functions with the TF terminal to provide loop current, feed voice signal to the telephone set, and sink longitudinal current.
13	11	V _B -	Negative Voltage Source – Most negative supply. V_B – is typically –48 volts with an operational range of –42 to –58 volts. Frequently referred to as "battery".
14	12	BG	Battery Ground - To be connected to zero potential. All loop current and some quiescent current flows into this ground terminal.
16	13	SHD	Switch Hook Detection – A low active LS TTL – compatible logic output. This output is enabled for loop currents exceeding 10mA and disabled for loop currents less than 5mA.
17	14	GKD	Ground Key Detection – A low active LS TTL – compatible logic output. This output is enabled if the DC current into the ring lead exceeds the DC current out of the tip lead by more than 20mA, and disabled if this current difference is less than 10mA.
18	15	PD	Power Denial – A low active TTL – Compatible logic input. When enabled the switch hook detect (SHE and ground key detect (GKD) are not necessarily valid, and the relay driver (RD) output is disabled.
19	16	RC	Ring Command – A low active TTL – Compatible logic input. When enabled, the relay driver ($\overline{\text{RD}}$) output goes low on the next rising edge of the ring sync ($\overline{\text{RS}}$) input, as long as the SLIC is not in the power denial state ($\overline{\text{PD}}$ = 0) or the subscriber is not already off– hook ($\overline{\text{SHD}}$ = 0).
20	17	C2	Capacitor #2 – An external capacitor to be connected between this terminal and digital ground. Prevents false ground key indications from occuring during ring trip detection. Typical value is 0.15µF, 10V. This capacitor is not used if ground key function is not required.
21	18	OUT	The analog output of the spare operational amplifier.
23	19	-IN	The inverting analog input of the spare operational amplifier.
24	20	+IN	The non-inverting analog input of the spare operational amplifier.
25	21	RX	Receive Input, Four Wire Side – A high impedance analog input which is internally biased. Capacitive coupling to this input is required. AC signals appearing at this input differentially drive the Tip feed and Ring feed amplifiers, which in turn drive tip and ring through 300 Ohms of feed resistance on each side of the line.
26	22	C4	Capacitor #4 - An external capacitor to be connected between this terminal and analog ground. This capacitor prevents false ground key indication and false ring trip detection from occurring when longitudinal currents are induced onto the subscriber loop from near by power lines and other noise sources. This capacitor is also required for the proper operation of ring trip detection. Typical value is 0.5µF, to 1.0µF, 20V. This capacitor should be nonpolarized.
27	23	AG	Analog Ground – To be connected to zero potential and serves as a reference for the transmit output (TX) and receive input (RX) terminals.
28	24	ТX	Transmit Output, Four Wire Side – A low impedance analog output which represents the differential voltage across Tip and Ring. Transhybrid balancing must be performed (using the SLIC microcircuit's spare op amp) beyond this output to completely implement two to four wire conversion. This output is unbalanced and referenced to analog ground. Since the DC level of this output varies with loop current, capacitive coupling to the next stage is essential.
1,8,5,22		NC	No Internal Connection.

NOTE: All grounds (AG, BG, & DG) must be applied before V_B+ or V_B-. Fallure to do so may result in premature failure of the part. If a user wishes to run separate grounds off a line card, the AG must be applied first.

Applications Diagram 1

TYPICAL LINE CIRCUIT APPLICATION WITH THE MONOLITHIC SLIC



TYPICAL COMPONENT VALUES

 $C1 = 0.5 \mu F \text{ (Note 1)}$

 $C2 = 0.15 \mu F$, 10V

 $C3 = 0.3 \mu F,30 V$

C4 = 0.5μ V to 1.0μ F, $\pm 10\%$, 20V (Should be nonpolarized)

 $C5 = 0.5 \mu F, 20V$

 $C6 = C7 = 0.5\mu F$ (10% Match Required) (Note 2), 20V

 $C8 = 0.01 \mu F, 100V$

 $C9 = 0.01 \mu F$, 20V, ±20%

R1 = R2 = R3 = 100k Ω (0.1% Match Required, 1% absolute value), ZB = 0 for 600Ω Terminations (Note 2)

 $RB_1 = RB_2 = RB_3 = RB_4 = 150\Omega$ (0.1% Match Required, 1% absolute value)

 $R_S = 1k\Omega$, $C_S = 0.1\mu F$, 200V typically, depending on V_{Ring} and line length.

Z1 = 150V to 200V transient protector. PTC used as ring ballast.

NOTE 1: C1 is an optional capacitor used to improve VB+ supply rejection. This pin must be left open if unused.

NOTE 2: To obtain the specified transhybrid loss it is necessary for the three legs of the balance network, C6-R1 and R2 and C7-ZB-R3, to match in impedance to within 0.3%. Thus, if C6 and C7 and 1µF each, a 20% match is adequate. It should be noted that the transmit output to C6 see's a -10.5 to -21 volt step when the loop is closed and that too large a value for C6 may produce an excessively long transient at the op amp output to the PCM Filter/CODEC.

A $0.5\mu F$ and $100k\Omega$ gives a time constant of 50msec. The uncommitted op amp output is internally clamped to stay within $\pm 5.5V$ and also has current limiting protection.

NOTE 3: Secondary protection diode bridge recommended is 2A, 200V type.

ADDITIONAL INFORMATION IS CONTAINED IN APPLICATION NOTE 549, "THE HC-550X TELEPHONE SLICS" BY GEOFF PHILLIPS

Overvoltage Protection and Longitudinal Current Protection

The SLIC device, in conjunction with an external protection bridge, will withstand high voltage lightning surges and power line crosses.

High voltage surge conditions are as specified in Table 1.

The SLIC will withstand longitudinal currents up to a maximum or 30mA RMS, 15mA RMS per leg, without any performance degradation.

TABLE 1.

PARAMETER	TEST CONDITION	PEFORMANCE (MAX)	UNITS
Longitudinal	10μs Rise/	±1000 (Plastic)	V Peak
Surge	1000µs/Fall	±500 (Ceramic)	V Peak
Metallic Surge	10μs Rise/	±1000 (Plastic)	V Peak
	1000μ Fall	±500 (Ceramic)	V Peak
T/GND	10μs Rise/	±1000 (Plastic)	V Peak
R/GND	1000µs Fali	±500 (Ceramic)	V Peak
50/60Hz Current T/GND R/GND	700V rms Limited to 10A rms	11 (Plastic)	Cycles



HC-5504

Subscriber Line Interface Circuit

August 1991

Features

- Monolithic Integrated Device
- DI High Voltage Process
- Compatible With Worldwide PBX Performance Requirements
- Controlled Supply of Battery Feed Current for Short Loops (41mA)
- Internal Ring Relay Driver
- Allows Interfacing With Negative Superimposed Ringing Systems
- Low Power Consumption During Standby
- Switch Hook Ground Key and Ring Trip Detection Functions
- Selective Denial of Power to Subscriber Loops

Applications

- Solid State Line Interface Circuit for Analog and Digital PBX Systems
- Direct Inward Dial (DID) Trunks
- Voice Messaging PBXs

Description


The Harris SLIC incorporates many of the BORSHT functions on a single IC chip. This includes DC battery feed, a ring relay driver, supervisory and hybrid functions. This device is designed to maintain transmission performance in the presence of externally induced longitudinal currents.

The SLIC also provides selective denial of power. If the PBX system becomes overloaded during an emergency, the SLIC will provide system protection by denying power to selected subscriber loops.

The Harris SLIC is ideally suited for the design of new PBX systems, by eliminating bulky hybrid transformers.


SLIC is available in either a 24 pin Dual-in-Line Plastic or Ceramic package and a 28 pin PLCC package.

Pinouts




HC-5504 (CERAMIC/PLASTIC DIP)

TOP VIEW



HC4P5504



Specifications HC-5504

Recommended Operating Conditions Absolute Maximum Ratings (Note 1) Maximum Continuous Supply Voltages (V_B-) -60 to +0.5 V Relay Driver Voltage (VRD) +5 to +12V (VB+) -0.5 to +15 V Negative Supply Voltage(VB-)....-42 to -58V (VB+-VB-).....+75V Minimum High Level Logic Input Voltage 2.4V Relay Drive Voltage (VRD)-0.5 to +15V Maximum Low Level Logic Input Voltage 0.6V Storage Temperature Range-65°C to 150°C Operating Temperature Range HC-5504-5,-7.....0°C to +75°C HC-5504-9.....-40°C to +85°C

Electrical Specifications Unless Otherwise Specified, V_B- = -48V, V_B+ = +12V, AG = BG = DG = 0V, Typical Parameters +25°C. Min-Max Parameters are Over Operating Temperature Range.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
On Hook Power Dissipation	I _{Long} = 0	-	135	174	mW
Off Hook Power Dissipation	R _{LINE} = 600 Ohms, I _{Long} = 0	-	390	490	mW
Off Hook IB+	R _{LINE} = 600 Ohms, I _{Long} = 0 @ -40°C	-	-	5.0	mA
Off Hook IB+	R _{LINE} = 600 Ohms, I _{Long} = 0 @ +25°C	-	-	4.3	mA
Off Hook IB-	R _{LINE} = 600 Ohms, I _{Long} = 0	-	35	40	mA
Off Hook Loop Current	RLINE = 1200 Ohms, ILong = 0	-	21	_	mA
Off Hook Loop Current	$R_{LINE} = 1200 \text{ Ohms}, V_{B} - = -42V, I_{Long} = 0$ $T_{A} = +25^{\circ}C$	17.5	-	-	mA
Off Hook Loop Current	R _{LINE} = 200 Ohms, I _{Long} = 0	36	41	48	mA
Fault Currents	2.112				
TIP to Ground		-	14	_	mA
RING to Ground		-	63	_	mA
TIP to RING		-	41	_	mA
TIP and RING to Ground		-	63	_	mA.
Ring Relay Drive VOL	I _{OL} = 62mA	-	0.2	0.5	l v
Ring Relay Driver Off Leakage	V _{RD} = +12V, RC = 1 = HIGH, T _A = 25°C	-	_	100	μА
Ring Rrip Detection Period	RLINE = 600 Ohms	-	2	3	Ring Cycles
Switch Hook Detection Threshold	SHD = VOL	10	-	_	mA
	SHD = VOH	-	-	5	mA
Ground Key Detection Threshold	GKD = V _{OL}	20	-	-	mA
	GKD = V _{OH}	-	-	10	
Loop Current During Power Denial		-	±2	-	mA
Dial Pulse Distortion		0	-	5	ms
Receive Input Impedance		-	90	-	kOhms
Transmit Output Impedance		-	5	20	Ohms
Two Wire Return Loss	(Return Loss Referenced to 600Ω +2.16μF)				
SRLLO		-	15.5	-	dB
ERL		-	24	-	dB
SRL HI		-	31	-	dB
Longitudinal Balance	1V Peak-Peak 200Hz - 3400Hz	ļ			
	0°C <ta <+75°c<="" td=""><td></td><td></td><td></td><td></td></ta>				
2 Wire Off Hook		58	65	_	dB
2Wire On Hook		60	63	-	dB
4 Wire Off Hook		50	58	-	dB
Low Frequency Longitudinal Balance	R.E.A. Method, 0°C < T _A < +75°C	_	-	23	dBrnC
- -		-	-	-67	dBm0p

NOTES: 1. Absolute maximum ratings are limiting values, applied individually, beyond which the serviceablity of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.

Specifications HC-5504

Electrical Specifications (Continued)

PARAMETERS	CONDITIONS	MIN	TYP	MAX	UNITS
Insertion Loss	@1kHz, OdBm Input Level				
2 Wire – 4 Wire		-	±0.05	±0.2	dB
4 Wire – 2 Wire		-	±0.05	±0.2	dB
Frequency Response	200 - 3400Hz Referenced to Absolute Loss at 1kHz and OdBm Signal Level 0°C < T _A < 75°C	-	±0.02	±0.05	dB
Idle Channel Noise	0°C ₹TA ₹75°C	-		l .	
2 Wire - 4 Wire	- 74	1 -	1	5	dBrnC
		-	-89	-85	dBm0p
4 Wire - 2 Wire		-	1	5	dBrnC
		-	-89	-85	dBm0p
Absolute Delay	0°C <t<sub>A ≤75°C</t<sub>			l	
2 Wire - 4 Wire	1 1 2 N = 1 1	-	_	2	μs
4 Wire - 2 Wire		_	_	2	μS
Trans Hybrid Loss	Balance Network Set Up for 600 Ohm Termination at 1kHz	36	40	-	dΒ
Overload Level	0°C≤T _A ≤75°C				l., .
2 Wire - 4 Wire		1.75	-	-	Vpeak
4 Wire – 2 Wire		1.75	-	-	Vpeak
Level Linearity	at 1kHz, 0° C \leq TA \leq 75 $^{\circ}$ C	1			
2 Wire – 4 Wire	+3 to -40dBm	-	-	±0.05	dB
	-40 to -50dBm	-	-	±0.1	dB
	-50 to -55dBm	-	-	±0.3	dB
4 Wire – 2 Wire	+3 to -40dBm	-	-	±0.05	dB
	-40 to -50dBm	-	-	±0.1	dB
	-50 to -55dBm	-	-	±0.3	dB
Power Supply Rejection Ratio	0°C≤T _A ≤75°C		}	ł	l
V _B + to 2 Wire	$30 - 60$ Hz, $R_{LINE} = 600\Omega$	15	-	-	dB
VB+ to Transmit		15	-	-	dB
V _B - to 2 Wire		15	-	-	dB
V _B - to Transmit		15	-	-	dB
V _B + to 2 Wire	200 – 16kHz	30	-	-	dB
VB+ to Transmit	$R_{LINE} = 600\Omega$	30	-	-	dB
VB- to 2 Wire		30	-	-	dB
VB- to Transmit		30	-	-	dB
Logic Input Current (RS, RC, PD)	OV SVIN SV	-	-	±100	μА
Logic Inputs		1)	}	
Logic '0' V _{II}		-	-	0.8	Volts
Logic '1' VIH		2.0	-	5.5	Volts
Logic Outputs			l	ļ	
Logic '0' VOL	LOAD 800µA	_	0.1	0.5	Volts
Logic '1' VOH	ILOAD 800µA	2.7	5.0	5.5	Volts

Uncommitted Op Amp Specifications

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Input Offset Voltage		_	±5	-	mV
Input Offset Current		-	±10	-	nA
Input Bias Current		-	20	_	nΑ
Differential Input Resistance		-	1	-	МΩ
Output Voltage Swing	RL = 10K	-	±5	-	Vpeak
Output Resistance	AVCL = 1	-	10	-	Ω
Small Signal GBW		-	1	-	MHz

Pin Assiginments HC-5504


28 PIN PLCC	24 PIN DIP	SYMBOL	DESCRIPTION
2	1	TIP	An analog input connected to the TIP (more positive) side of the subscriber loop through a 150Ω feed resistor and a ring relay. Functions with the Ring terminal to receive voice signals from the telephone and for loop monitoring purposes.
3	2	RING	An analog input connected to the RING (more negative) side of the subscriber loop through a 150Ω feed resistor. Functions with the Tip terminal to receive voice signals from the telephone and for loop monitoring purposes.
4	3	RFS	Senses ring side of loop for ground key and ring trip detection. During ringing, the ring signal is inserted into the line at this node and RF is isolated from RFS via a relay.
5	4	V _B +	Positive Voltage Source - Most positive supply. VB+ is typically 12 volts with an operational range of 10.8 to 13.2 volts.
6	5	СЗ	Capacitor #3 - An external capacitor to be connected between this terminal and analog ground. Required for proper operation of the loop current limiting function, and for filtering V _B Typical value is 0.3µF, 30V.
7	6	DG	Digital Ground – To be connected to zero potential and serves as a reference for all digital inputs and outputs on the SLIC microcircuit.
9	7	RS	Ring Synchronization Input – A TTL – compatible clock input. The clock is arranged such that a positive pulse (50 –500µs) occurs on the zero crossing of the ring voltage source, as it appears at the RFS terminal. For Tip side injected systems, the RS pulse should occur on the negative going zero crossing and for Ring injected systems, on the positive going zero crossing. This ensures that the ring relay activates and deactivates when the instantaneous ring voltage is near zero. If synchronization is not required, the pin should be tied to +50.
10	8	RD	Relay Driver - A low active open collector logic output. When enabled, the external ring relay is energized.
11	9	TF	Tip Feed - A low inpedance analog output connected to the TIP terminal through a 150Ω feed resistor. Functions with the RF terminal to provide loop current, feed voice signals to the telephone set, and sink longitudinal current.
12	10	RF	Ring Feed – A low impedance analog output connected to the RING terminal through a 150 Ω feed resistor. Functions with the TF terminal to provide loop current, feed voice singals to the telephone set, and sink longitudinal currents.
13	11	V _B -	Negative Voltage Source – Most negative supply. V_B – is typically –48 volts with an operational range of –42 to –58 volts. Frequently referred to as "battery".
14	12	BG	Battery Ground – To be connected to zero potential. All loop current and some quiescent current flows into this ground terminal.
16	13	SHD	Switch Hook Detection - A low active LS TTL - compatible logic output. This output is enabled for loop currents exceeding 10mA and disabled for loop currents less than 5mA.
17	14	GKD	Ground Key Detection – A low active LS TTL – compatible logic output. This output is enabled if the DC current into the ring lead exceeds the DC current out of the tip lead by more than 20mA, and disabled if this current difference is less than 10mA.
18	15	PD	Power Denial - A low active TTL - Compatible logic input. When enabled, the switch hook detect (SHD) and ground key detect (GKD) are not necessarily valid, and the relay driver (RD) output is disabled.
19	16	RC	Ring Command – A low active TTL – Compatible logic input. When enabled, the relay driver (\overline{RD}) output goes low on the next high level of the ring sync (RS) input, as long as $\underline{the SLIC}$ is not in the power denial state $(\overline{PD} = 0)$ or the subecriber is not already off– hook $(\overline{SHD} = 0)$.
20	17	C2	Capacitor #2 - An external capacitor to be connected between this terminal and digital ground. Prevents false ground key indications from occuring durring ring trip detection. Typical value is 0.15μF, 10V. This capacitor is not used if ground key function is not required and (Pin 17) may be left open or connected to digital ground.
21	18	OUT	The analog output of the spare operational amplifier. The output voltage swing is typically ± 5 V.
23	19	-IN	The inverting analog input of the spare operational amplifier.
24 25	20 21	+IN RX	The non-inverting analog input of the spare operational amplifier. Receive Input, Four Wire Side - A high inpedance analog input which is internally biased. Capacitive coupling to this input is required. AC signals appearing at this input differentially drive the Tip feed and Ring feed terminals, which in turn drive tip and ring through 300 Ohms of feed resistance on each side of the line.
26	22	C4	Capacitor #4 - An external capacitor to be connected between this terminal and analog ground. This capacitor prevents false ground key indication and false ring trip detection from occurring when longitudinal currents are induced onto the subscriber loop from near proximity power lines and other noise sources. This capacitor is also required for the proper operation of ring trip detection. Typical value is 0.5μF, to 1.0μF, 20V. This capicitor should be nonpolarized.
27	23	AG	Analog Ground – To be connected to zero potential and serves as a reference for the transmit output (TX) and receive input (RX) terminals.
28	24	тх	Transmit Output, Four Wire Side – A low impedance analog output which represents the differential voltage across Tip and Ring. Transhybrid balancing must be preformed (using the SLIC microcircuit's spare op amp) beyond this output to completely implement two to four wire conversion. This output is unbalanced and referenced to analog ground. Since the DC level of this output varies with loop current, capacitive coupling to the next stage is essential.

NOTE: All grounds (AG, BG, & DG) must be applied before VB+ or VB-. Failure to do so may result in premature failure of the part. If a user wishes to run separate grounds off a line card, the AG must be applied first.

HC-5504

Applications Diagram

TYPICAL LINE CIRCUIT APPLICATION WITH THE MONOLITHIC SLIC



TYPICAL COMPONENT VALUES

 $C2 = 0.15\mu\text{F}, 10V$ $C6 = C7 = 0.5\mu\text{F} (10\% \text{ Match Required}) (Note 2)$

 $C5 = 0.5 \mu F$, 20V

R1 = R2 = R3 = 100k (0.1% Match Required, 1% absolute value) ZB = 0 for 600Ω Terminations (Note 2)

 $RB_1 = RB_2 = RB_3 = RB_4 = 150\Omega$ (0.1% Match Required, 1% absolute value)

 $R_{S1} = R_{S2} = 1k\Omega$, typically.

 $C_{S1} = C_{S2} = 0.1 \mu F$, 200V typically, depending on V_{RING} and line length.

 $Z_1 = 150V$ to 200V transient protection.

PTC used as ring generator ballast.

NOTE 1: Secondary protection diode bridge recommended is an MDA 220 or equivalent.

NOTE 2: To obtain the specified transhybrid loss it is necessary for the three legs of the balance network, C6-R1 and R2 and C7-ZB-R3, to match in impedance to within 0.3%. Thus, if C6 and C7 and 1µF each, a 20% match is adequate. It should be noted that the transmit output to C6 see's a -22V step when the loop is closed. Too large a value for C6 may produce an excessively long transient at the op amp output to the PCM Filter/CODEC.

A $0.5\mu F$ and $100k\Omega$ gives a time constant of 50msec. The uncommitted op amp output is internally clamped to stay within $\pm 5.5V$ and also has current limiting protection.

ADDITIONAL INFORMATION IS CONTAINED IN APPLICATION NOTE 549, "THE HC-550X TELEPHONE SLICS" BY GEOFF PHILLIPS

Overvoltage Protection and Longitudinal Current Protection

The SLIC device, in conjunction with an external protection bridge, will withstand high voltage lightning surges and power line crosses.

High voltage surge conditions are as specified in Table 1.

The SLIC will withstand longitudinal currents up to a maximum or 30mA RMS, 15mA RMA per leg, without any performance degradation.

TABLE 1

PARAMETER	TEST CONDITION	PEFORMANCE (MAX)	UNITS
Longitudinal	10μs Rise/	±1000 (Plastic)	V Peak
Surge	1000μs/Fall	±500 (Ceramic)	V Peak
Metallic Surge	10μs Rise/	±1000 (Plastic)	V Peak
	1000μ Fall	±500 (Ceramic)	V Peak
T/GND	10μs Rise/	±1000 (Plastic)	V Peak
R/GND	1000μs Fall	±500 (Ceramic)	V Peak
50/60Hz Current T/GND R/GND.	700V rms Limited to 10A rms	11	Cycles



HC-5504B

SLIC Subscriber Line Interface Circuit

August 1991

Features

- Pin for Pin Replacement for the HC-5504
- Capable of +5V or +12V (VB+) Operation
- Monolithic Integrated Device
- DI High Voltage Process
- Compatible With Worldwide PBX Performance Requirements
- . Controlled Supply of Battery Feed Current for Short Loops (41mA)
- . Internal Ring Relay Driver
- Allows Interfacing With Negative Superimposed Ringing Systems
- Low Power Consumption During Standby
- Switch Hook Ground Key and Ring Trip Detection
- Selective Denial of Power to Subscriber Loops

Applications

. Solid State Line Interface Circuit for Analog and **Digital PBX Systems**

21 R_X

20 + IN

19 - IN

18 OUT

17 C2

16 RC

15 PD

- . Direct Inward Dial (DID) Trunks
- Voice Messaging PBXs

Description

The Harris SLIC incorporates many of the BORSHT functions on a single IC chip. This includes DC battery feed. a ring relay driver, supervisory and hybrid functions. This device is designed to maintain transmission performance in the presence of externally induced longitudinal currents. Using the unique Harris dielectric isolation process, the SLIC can operate directly with a wide range of station battery voltages.

The SLIC also provides selective denial of power, If the PBX system becomes overloaded during an emergency, the SLIC will provide system protection by denying power to selected subscriber loops.

The Harris SLIC is ideally suited for the design of new digital PBX systems, by eliminating bulky hybrid transformers.

The SLIC is available in either a 24 pin Dual-in-Line Plastic or Ceramic package a 28 pin PLCC package, and a 24 pin SOIC package.

Pinouts

RFS 3

V_B+ 4 C3 5

DG B


RS 7

TF 9


RF 10


8

HC1-5504B (24 PIN CERAMIC DIP) HC3-5504B (24 PIN PLASTIC DIP) HC9P5504 (SOIC) TOP VIEW TIP 24 TX RING 23 AG 22 C4



Functional Diagram





Schematic (Continued) C2 LOGIC BIAS DELAY RELAY DRIVER TTL TO TO TO TTL TTL TTL TTL STTL TO TO RD SHD GKD HC-5504B LOGIC GATE SCHEMATIC Die Characteristics Substrate Potential Connected Process Bipolar-DI Thermal Constants (°C/W) θ_{ja} θ_{jc} Ceramic DIP 52 15 Plastic DIP 52 22 PLCC 67 29 SOIC 76 29

Specifications HC-5504B

Absolute Maximum Ratings (N	lote 1)	Recommended Operating Conditions
Maximum Continuous Supply Voltages	(V _B -)60 to +0.5 V (V _B +)0.5 to +15 V (V _B + - V _B -) +75V	Relay Driver Voltage (VRD) +5 to +12V Positive Supply Voltage (VB+) 4.75 to 5.25 or 10.8 to 13.2V Negative Supply Voltage(VB-) -42 to -58V
Relay Drive Voltage (VRD)	65°C to 150°C +175°C	High Level Logic Input Voltage 2.4V Low Level Logic Input Voltage 0.6V Loop Resistance (RL) 200 to 1200 Ohms Operating Temperature Range HC-5504B-5 HC-5504B-9 -40°C to +85°C

Electrical Specifications Unless Otherwise Specified, $V_B-=-48V$, $V_B+=+12V$ and +5V, AG=BG=DG=0V, Typical Parameters $T_A=+25^{\circ}C$. Min-Max Parameters are Over Operating Temperature Range.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
On Hook Power Dissipation	I _{Long} * = 0, V _B + = +12V	-	170	235	mW
Off Hook Power Dissipation	$R_L = 600 \text{ Ohms}, I_{Long}^* = 0, V_B^* + 12V$	-	425	550	mW
Off Hook IB+	R _L = 600 Ohms, I _{Long} * = 0, T _A = -40°C	-	-	6.0	mA
Off Hook IB+	$R_L = 600 \text{ Ohms}, I_{Long}^* = 0, T_A = +25^{\circ}C$	-	-	5.3	mA
Off Hook IB-	$R_L = 600 \text{ Ohms}, I_{Long}^* = 0$	-	35	41	mA
Off Hook Loop Current	R _L = 1200 Ohms, I _{Long} * = 0	-	21	-	mA
Off Hook Loop Current	$R_L = 1200 \text{ Ohms}, V_{B^-} = -42V, I_{Long}^* = 0$ $T_A = +25^{\circ}C$	17.5	-	-	mA
Off Hook Loop Current	$R_L = 200 \text{ Ohms, } I_{Long}^* = 0$	36	41	48	mA
Fault Currents					
TIP to Ground		-	14	-	mA
RING to Ground	İ	-	55	-	mA
TIP to RING		-	41	-	mA
TIP and RING to Ground		-	55	-	mA
Ring Relay Drive VOL	I _{OL} = 62mA	-	0.2	0.5	٧
Ring Relay Driver Off Leakage	$V_{RD} = +12V, \overline{RC} = 1 = HIGH, T_A = +25^{\circ}C$	-	-	100	μА
Ring Trip Detection Period	R _L = 600 Ohms	-	2	3	Ring Cycles
Switch Hook Detection Threshold	SHD = V _{OL}	10	-	-	mA
	SHD = V _{OH}	-	-	5	mA
Ground Key Detection Threshold	GKD = V _{OL}	20	-	-	mA
	GKD = V _{OH}	-	-	10	-
Loop Current During Power Denial	RL = 200 Ohms	-	±2	-	mA
Dial Pulse Distortion		0	-	5	ms
Receive Input Impedance	(Note 2)	-	110	-	kOhms
Transmit Output Impedance	(Note 2)	-	10	20	Ohms
Two Wire Return Loss	(Referenced to $600\Omega + 2.16\mu$ F), (Note 2)				
SRLLO	1	-	15.5] -	dB
ERL	İ	-	24	-	dB
SRL HI		-	31	-	dB
Longitudinal Balance	1V _{RMS} 200Hz - 3400Hz, (Note 2)				
2 Wire Off Hook	IEEE Method	58	65	-	dB
2 Wire On Hook		60	63	-	dB
4 Wire Off Hook	0°C ≤ T _A ≤ +75°C	50	58	-	dB
Low Frequency Longitudinal Balance	R.E.A. Method, (Note 2), R _L = 600	-	-	23	dBrnC
	0°C < T _A < +75°C	_	_	-67	dBm0p

* ILong = Longitudinal Current

NOTE: 1. Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.

Specifications HC-5504B

Electrical Specifications (Continued)

PARAMETERS	CONDITIONS	MIN	TYP	MAX	UNITS
Insertion Loss	at 1kHz, 0dBm Input Level, Referenced 600Ω				
2 Wire - 4 Wire, 4 Wire - 2 Wire		-	±0.05	±0.2	dB
Frequency Response	200 - 3400Hz Referenced to Absolute	T -	±0.02	±0.05	dB
	Loss at 1kHz and 0dBm Signal Level (Note 2)	1	1		
Idle Channel Noise	(Note 2)				
2 Wire - 4 Wire, 4 Wire - 2 Wire		-	1	5	dBrnC
		-	-89	-85	dBm0p
Absolute Delay	(Note 2)				
2 Wire - 4 Wire, 4 Wire - 2 Wire		-	-	2	μs
Trans Hybrid Loss	Balance Network Set Up for 600Ω	36	40	-	dB
	Termination at 1kHz				
Overload Level	V _B + = +5V	1.5			Vpeak
2 Wire - 4 Wire, 4 Wire - 2 Wire	$V_{B} + = +12V$	1.75	-	-	Vpeak
Level Linearity	at 1kHz, (Note 2)				
2 Wire - 4 Wire, 4 Wire - 2 Wire	+3 to -40dBm	-	-	±0.05	dB
	-40 to -50dBm	-	-	±0.1	dB
	-50 to -55dBm	-	-	±0.3	dB
Power Supply Rejection Ratio	(Note 2)				
V _B + to 2 Wire	$30 - 60$ Hz, $R_L = 600\Omega$	15	-	-	dB
VB+ to Transmit		15	-	-	dB
V _B - to 2 Wire		15	-	-	dB
V _B - to Transmit		15	-	-	dB
V _B + to 2 Wire	200 – 16kHz	30	-	-	dB
V _B + to Transmit	$R_L = 600\Omega$	30	-	-	dB
V _B - to 2 Wire		30	-	-	dB
V _B - to Transmit		30	-	-	dB
Logic Input Current (RS, RC, PD)	0V ≤ V _{IN} ≤+ 5V	-	-	±100	μА
Logic Inputs					
Logic '0' V _{IL}		-	-	0.8	Volts
Logic '1' VIH		2.0	-	5.5	Volts
Logic Outputs					
Logic '0' VOL	LOAD 800μA, Vg+ = +12V, +5V	_	0.1	0.5	Volts
Logic '1' VOH	ILOAD 80μA, V _B + = +12V	2.7	5.0	5.5	Volts
5	I _{LOAD} 40µA, V _B + = +5V	2.7	_	5.0	Volts


Uncommitted Op Amp Specifications

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Input Offset Voltage		-	±5	-	mV
Input Offset Current		-	±10	-	nA
Input Bias Current			20	-	nA
Differential Input Resistance	(Note 2)	-	1	-	МΩ
Output Voltage Swing	$R_L = 10K, V_B + = +12V$	-	±5	-	Vpeak
	$R_L = 10K, V_B + = +5V$	-	±3	-	Vpeak
Output Resistance	A _{VCL} = 1 (Note 2)	-	10	-	Ω
Small Signal GBW	(Note 2)		1	-	MHz

NOTE: 2. These parameters are controlled by design or process parameters and are not directly tested. These parameters are characterised upon initial design release, upon design changes which would affect these characteristics, and at intervals to assure product quality and specification compliance.


Pin Assignments HC-5504B

28 PIN PLCC	24 PIN DIP	SYMBOL	DESCRIPTION
2	1	TIP	An analog input connected to the TIP (more positive) side of the subscriber loop through a 150Ω feed resistor and a ring relay contact. Functions with the Ring terminal to receive voice signals from the telephone and for loop monitoring purposes.
3	2	RING	An analog input connected to the RING (more negative) side of the subscriber loop through a 150Ω feed resistor and a ring relay contact. Functions with the Tip terminal to receive voice signal from the telephone and for loop monitoring purposes.
4	3	RFS	Senses ring side of loop for ground key and ring trip detection. During ringing, the ring signal is inserted into the line at this node and RF is isolated from RFS via a relay.
5	4	V _B +	Positive Voltage Source - Most positive supply. VB+ is typically 12 volts or 5 volts.
6	5	СЗ	Capacitor #3 - An external capacitor to be connected between this terminal and analog ground. Required for proper operation of the loop current limiting function, and for filtering V _B Typical value is 0.3µF, 30V.
7	6	DG	Digital Ground – To be connected to zero potential and serves as a reference for all digital inputs and outputs on the SLIC microcircuit.
9	7	RS	Ring Synchronization Input - A TTL - compatible clock input. The clock should be arranged such that a positive pulse transition occurs on the zero crossing of the ring voltage source, as it appears at the RFS terminal. For Tip side injected systems, the RS pulse should occur on the negative going zero crossing and for Ring injected systems, on the positive going zero crossing. This ensures that the ring relay activates and deactivates when the instantaneous ring voltage is near zero. If synchronization is not required, the pin should be tied to +5V.
10	8	RD	Relay Driver – A low active open collector logic output. When enabled, the external ring relay is energized.
11	9	TF	Tip Feed – A low impedance analog output connected to the TIP terminal through a 150Ω feed resistor. Functions with the RF terminal to provide loop current, feed voice signals to the telephone set, and sink longitudinal current.
12	10	RF	Ring Feed – A low impedance analog output connected to the RING terminal through a 150Ω feed resistor. Functions with the TF terminal to provide loop current, feed voice signals to the telephone set, and sink longitudinal current.
13	11	V _B -	Negative Voltage Source – Most negative supply. VB- is typically –48 volts with an operational range of -42 to -58 volts. Frequently referred to as "battery".
14	12	BG	Battery Ground - To be connected to zero potential. All loop current and some quiescent current flows into this ground terminal.
16	13	SHD	Switch Hook Detection – A low active LSTTL – compatible logic output. This output is enabled for loop currents exceeding 10mA and disabled for loop currents less than 5mA.
17	14	GKD	Ground Key Detection – A low active LS TTL – compatible logic output. This output is enabled if the DC current into the ring lead exceeds the DC current out of the tip lead by more than 20mA, and disabled if this current difference is less than 10mA.
18	15	PD	Power Denial – A low active TTL – Compatible logic input. When enabled, the switch hook detect (SHD) and ground key detect (GKD) are not necessarily valid, and the relay driver (RD) output is disabled.
19	16	RC	Ring Command – A low active TTL – Compatible logic input. When enabled, the relay driver (RD) output goes low on the next high level of the ring sync (RS) input, as long as the SLIC is not in the power denial state (PD = 0) or the subscriber is not already off–hook (SHD = 0).
20	17	C2	Capacitor #2 – An external capacitor to be connected between this terminal and digital ground. Prevents false ground key indications from occuring during ring trip detection. Typical value is 0.15 µ, 10V. This capacitor is not used if ground key function is not required and (Pin 17) may be left open or connected to digital ground.
21	18	OUT	The analog output of the spare operational amplifier. The output voltage swing is typically ± 5 V.
23	19	-IN	The inverting analog input of the spare operational amplifier.
24 25	20 21	+IN RX	The non-inverting analog input of the spare operational amplifier. Receive Input, Four Wire Side – A high impedance analog input which is internally biased. Capacitive coupling to this input is required. AC signals appearing at this input differentially drive the Tip feed and Ring feed terminals, which in turn drive tip and ring through 300 Ohms of feed resistance on each side of the line.
26	22	C4	Capacitor #4 - An external capacitor to be connected between this terminal and analog ground. This capacitor prevents false ground key indication and false ring trip detection from occurring when longitudinal currents are induced onto the subscriber loop from near by power lines and other noise sources. This capacitor is also required for the proper operation of ring trip detection. Typical value is 0.5µF, to 1.0µF, 20V. This capacitor should be nonpolarized.
27	23	AG	Analog Ground – To be connected to zero potential and serves as a reference for the transmit output (TX) and receive input (RX) terminals.
28	24	тх	Transmit Output, Four Wire Side – A low impedance analog output which represents the differential voltage across Tip and Ring. Transhybrid balancing must be performed (using the SLIC microcircuit's spare op amp) beyond this output to completely implement two to four wire conversion. This output is unbalanced and referenced to analog ground. Since the DC level of this output varies with loop current, capacitive coupling to the next stage is essential.
1,8,15,22		NC	No Internal Connection.



Applications Diagram 1

TYPICAL LINE CIRCUIT APPLICATION WITH THE MONOLITHIC SLIC



TYPICAL COMPONENT VALUES

 $C2 = 0.15\mu F, 10V$

 $C6 = C7 = 0.5\mu F$ (10% Match Required) (Note 2)

 $C3 = 0.3 \mu F, 30V$

 $C8 = 0.01 \mu F, 100V$

 $C4 = 0.5\mu F$ to 1.0 μF , 10%, 20V (Should be nonpolarized)

 $C9 = 0.01 \mu F$, 20V, $\pm 20\%$

 $C5 = 0.5 \mu F$, 20V

R1 = R2 = R3 = 100k (0.1% Match Required, 1% absolute value) ZB = 0 for 600Ω Terminations (Note 2)

 $RB_1 = RB_2 = RB_3 = RB_4 = 150\Omega$ (0.1% Match Required, 1% absolute value)

 $R_{S1} = R_{S2} = 1k\Omega$, typically.

 $C_{S1} = C_{S2} = 0.1 \mu F$, 200V typically, depending on V_{RING} and line length.

 $Z_1 = 150V$ to 200V transient protection.

PTC used as ring generator ballast.

NOTE 1: Secondary protection diode bridge recommended is a 2A, 200V type.

NOTE 2: To obtain the specified transhybrid loss it is necessary for the three legs of the balance network, C6-R1 and R2 and C7-ZB-R3, to match in impedance to within 0.3%. Thus, if C6 and C7 and 1µF each, a 20% match is adequate. It should be noted that the transmit output to C6 see's a -22V step when the loop is closed. Too large a value for C6 may produce an excessively long transient at the op amp output to the PCM Filter/CODEC.

A $0.5\mu F$ and $100k\Omega$ gives a time constant of 50msec. The uncommitted op amp output is internally clamped to stay within $\pm 5.5V$ and also has current limiting protection.

ADDITIONAL INFORMATION IS CONTAINED IN APPLICATION NOTE 549, "THE HC-550X TELEPHONE SLICS" BY GEOFF PHILLIPS

Overvoltage Protection and Longitudinal Current Protection

The SLIC device, in conjunction with an external protection bridge, will withstand high voltage lightning surges and power line crosses.

High voltage surge conditions are as specified in Table 1.

The SLIC will withstand longitudinal currents up to a maximum or 30mA RMS, 15mA RMS per leg, without any performance degradation.

TABLE 1

PARAMETER	TEST CONDITION	PEFORMANCE (MAX)	UNITS
Longitudinal	10μs Rise/	±1000 (Plastic)	V Peak
Surge	1000μs/Fall	±500 (Ceramic)	V Peak
Metallic Surge	10μs Rise/	±1000 (Plastic)	V Peak
	1000µ Fall	±500 (Ceramic)	V Peak
T/GND	10μs Rise/	±1000 (Plastic)	V Peak
R/GND	1000μs Fali	±500 (Ceramic)	V Peak
50/60Hz Current			
T/GND	700V RMS	11	Cycles
R/GND	Limited to 10A RMS	(Plastic)	



HC-5504DLC

SLIC Subscriber Line Interface Circuit

August 1991

Features

- Pin for Pin Replacement for the HC-5504
- Capable of +5V or +12V (VB+) Operation
- . Monolithic Integrated Device
- DI High Voltage Process
- Compatible With Worldwide PBX Performance Requirements
- Controlled Supply of Battery Feed Current for Short Loops (41mA)
- Internal Ring Relay Driver
- Allows Interfacing With Negative Superimposed Ringing Systems
- Low Power Consumption During Standby
- Switch Hook Ground Key and Ring Trip Detection Functions
- Selective Denial of Power to Subscriber Loops

Applications

- Solid State Line Interface Circuit for Analog and Digital PBX Systems
- . Direct Inward Dial (DID) Trunks
- Voice Messaging PBXs
- Allows Multi-Phone Operation

Description

The Harris SLIC incorporates many of the BORSHT functions on a single IC chip. This includes DC battery feed, a ring relay driver, supervisory and hybrid functions. This device is designed to maintain transmission performance in the presence of externally induced longitudinal currents. Using the unique Harris dielectric isolation process, the SLIC can operate directly with a wide range of station battery voltages.


The SLIC also provides selective denial of power. If the PBX system becomes overloaded during an emergency, the SLIC will provide system protection by denying power to selected subscriber loops.


The Harris SLIC is ideally suited for the design of new digital PBX systems, by eliminating bulky hybrid transformers.

The SLIC is available in either a 24 pin Dual-in-Line Plastic or Ceramic package, a 28 pin PLCC package and a 24 pin SOIC package.


Pinouts


HC1-5504DLC (24 PIN CERAMIC DIP) HC3-5504DLC (24 PIN PLASTIC DIP) HC9P5504DLC (SOIC)






Functional Diagram







HC-5504DLC LOGIC GATE SCHEMATIC

Die Characteristics

Transistor Count		1	185
Diode Count			36
Die Dimensions		137 x 102 r	nils
Substrate Potential		Connec	ted
Process		Bipolar	-DI
Thermal Constants (°C/W)	θ_{ja}	θ_{ic}	
Ceramic DIP	52	15	
Plastic DIP	52	22	
PLCC	67	29	
SOIC	76	24	

Specifications HC-5504DLC

Absolute Maximum Ratings (Note 1) **Recommended Operating Conditions** Maximum Continuous Supply Voltages (VB-) -60 to +0.5 V Relay Driver Voltage (VRD).....+5 to +12V (VB+) -0.5 to +15 V Positive Supply Voltage (VB+)..... 4.75 to 5.25 or 10.8 to 13.2V (VB+-VB-)..... +75V Negative Supply Voltage(V_B-)....-42 to -58V Relay Drive Voltage (VRD)-0.5 to +15V High Level Logic Input Voltage 2.4V Storage Temperature Range-65°C to 150°C Low Level Logic Input Voltage 0.6V Junction Temperature Ceramic +175°C Loop Resistance (RL)200 to 1200 Ohms Junction Temperature Plastic+150°C Operating Temperature Range HC-5504DLC-50°C to +75°C HC-5504DLC-9 -40°C to +85°C

Electrical Specifications Unless Otherwise Specified, $V_{B^-} = -48V$, $V_{B^+} = +12V$ and +5V, $V_{AG} = V_{BG} = V_{AG} =$

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
On Hook Power Dissipation	$I_{Long}^* = 0, V_{B}^+ = +12V$	-	170	235	mW
Off Hook Power Dissipation	$R_L = 600 \text{ Ohms}, I_{Long}^* = 0, V_B + = +12V$	-	425	550	mW
Off Hook IB+	R _L = 600 Ohms, I _{Long} * = 0, T _A = -40°C		-	6.0	mA
Off Hook IB+	$R_L = 600 \text{ Ohms}, I_{Long}^* = 0, T_A = +25^{\circ}C$	-	-	5.3	mA
Off Hook IB-	$R_L = 600 \text{ Ohms}, I_{Long}^* = 0$	T -	35	41	mA
Off Hook Loop Current	R _L = 1200 Ohms, I _{Long} * = 0	7 -	21	-	mA
Off Hook Loop Current	$R_L = 1200 \text{ Ohms}, V_{B^-} = -42V, I_{Long}^* = 0$ $T_A = +25^{\circ}C$	17.5	-	-	mA
Off Hook Loop Current	R _L = 200 Ohms, I _{Long} * = 0	36	41	48	mA
Fault Currents		1			
TIP to Ground		-	14	-	mA
RING to Ground		1 -	55	-	mA
TIP to RING		-	41	-	mA
TIP and RING to Ground		-	55	_	mA
Ring Relay Drive VOL	I _{OL} = 62mA	 	0.2	0.5	V
Ring Relay Driver Off Leakage	V _{RD} = +12V, RC = 1 = HIGH, T _A = +25°C	 	-	100	μА
Ring Trip Detection Period	R _L = 600 Ohms	 	2	3	Ring Cycles
Switch Hook Detection Threshold	SHD = V _{OL}	18	-	-	mA
	SHD = V _{OH}	-	-	12	mA
Ground Key Detection Threshold	GKD = V _{OL}	20	-	-	mA
•	GKD = V _{OH}	-	ļ -	10	-
Loop Current During Power Denial	RL = 200 Ohms	1-	±2	-	mA
Dial Pulse Distortion		0	-	5	ms
Receive Input Impedance	(Note 2)	T -	110	-	kOhms
Transmit Output Impedance	(Note 2)	T -	10	20	Ohms
Two Wire Return Loss	(Referenced to 600Ω +2.16μF), (Note 2)	1			
SRLLO		-	15.5	-	dB
ERL		-	24	-	dB
SRL HI		-	31	-	dB
Longitudinal Balance	1V _{RMS} 200Hz - 3400Hz, (Note 2)	1			
2 Wire Off Hook	IEEE Method	58	65	-	dB
2 Wire On Hook	}	60	63	-	dB
4 Wire Off Hook	0°C ≤ T _A ≤ +75°C	50	58	T -	dB
Low Frequency Longitudinal Balance	R.E.A. Method, (Note 2), R _L = 600	T -	 	23	dBrnC
	0°C ≤ T _A ≤ +75°C	-	-	-67	dBm0p

* ILong = Longitudinal Current

NOTE: 1. Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.

Specifications HC-5504DLC

Electrica	ai Sp	ecitio	cations	S (Con	tinued)

PARAMETERS	CONDITIONS	MIN	TYP	MAX	UNITS
Insertion Loss	at 1kHz, 0dBm Input Level, Referenced 600 Ω				
2 Wire - 4 Wire, 4 Wire - 2 Wire		-	±0.05	±0.2	dB
Frequency Response	200 - 3400Hz Referenced to Absolute	-	±0.02	±0.05	dB
	Loss at 1kHz and 0dBm Signal Level (Note 2)	1			
Idle Channel Noise	(Note 2)				
2 Wire - 4 Wire, 4 Wire - 2 Wire		-	1	5	dBrnC
		-	-89	-85	dBm0p
Absolute Delay	(Note 2)				
2 Wire - 4 Wire, 4 Wire - 2 Wire		-	-	2	με
Trans Hybrid Loss	Balance Network Set Up for 600Ω	36	40	-	dB
	Termination at 1kHz	1	1		
Overload Level	V _B + = +5V	1.5			Vpeak
2 Wire - 4 Wire, 4 Wire - 2 Wire	$V_{B}+=+12V$	1.75	-	-	Vpeak
Level Linearity	at 1kHz, (Note 2)				
2 Wire - 4 Wire, 4 Wire - 2 Wire	+3 to -40dBm	-	-	±0.05	dB
	-40 to -50dBm	-	-	±0.1	dB
	-50 to -55dBm	-	-	±0.3	dB
Power Supply Rejection Ratio	(Note 2)				
V _B + to 2 Wire	$30 - 60$ Hz, $R_L = 600\Omega$	15	-	-	dB
V _B + to Transmit		15	} -	-	dB
V _B - to 2 Wire		15	-	-	dB
V _B to Transmit		15	-	-	dB
V _B + to 2 Wire	200 - 16kHz	30	-	-	dB
V _B + to Transmit	R _L = 600Ω	30	-	-	dB
V _B - to 2 Wire		30	-	-	dB
V _B - to Transmit		30	-	-	dB
Logic Input Current (RS, RC, PD)	0V ≤ V _{IN} ≤+ 5V	-	-	±100	μА
Logic Inputs					
Logic '0' V _{IL}		-	-	0.8	Volts
Logic '1' V _{IH}		2.0	-	5.5	Volts
Logic Outputs					
Logic '0' VOL	ILOAD 800μA, VB+ = +12V, +5V	-	0.1	0.5	Volts
Logic '1' VOH	ILOAD 80µA, VB+ = +12V	2.7	5.0	5.5	Volts
	I _{LOAD} 40μA, V _B + = +5V	2.7	-	5.0	Volts

Uncommitted Op Amp Specifications

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Input Offset Voltage		-	±5	-	mV
Input Offset Current		-	±10	-	nA
Input Bias Current			20	-	nA
Differential Input Resistance	(Note 2)	-	1	-	МΩ
Output Voltage Swing	$R_L = 10K, V_B + = +12V$	-	±5	-	Vpeak
	$R_L = 10K, V_B + = +5V$	-	±3	-	Vpeak
Output Resistance	A _{VCL} = 1 (Note 2)	-	10	-	Ω
Small Signal GBW	(Note 2)	_	1	-	MHz

NOTE: 2. These parameters are controlled by design or process parameters and are not directly tested. These parameters are characterised upon initial design release, upon design changes which would affect these characteristics, and at intervals to assure product quality and specification compliance.


Pin Assignments HC-5504DLC

28 PIN PLCC	24 PIN DIP	SYMBOL	DESCRIPTION
2	1	TIP	An analog input connected to the TIP (more positive) side of the subscriber loop through a 150Ω feed resistor and a ring relay contact. Functions with the Ring terminal to receive voice signals from the telephone and for loop monitoring purposes.
3	2	RING	An analog input connected to the RING (more negative) side of the subscriber loop through a 150Ω feed resistor and a ring relay contact. Functions with the Tip terminal to receive voice signal from the telephone and for loop monitoring purposes.
4	3	RFS	Senses ring side of loop for ground key and ring trip detection. During ringing, the ring signal is inserted into the line at this node and RF is isolated from RFS via a relay.
5	4	V _B +	Positive Voltage Source - Most positive supply. VB+ is typically 12 volts or 5 volts.
6	5	СЗ	Capacitor #3 – An external capacitor to be connected between this terminal and analog ground. Required for proper operation of the loop current limiting function, and for filtering V_B Typical value is $0.3\mu F$, 30V.
7	6	DG	Digital Ground – To be connected to zero potential and serves as a reference for all digital inputs and outputs on the SLIC microcircuit.
9	7	RS	Ring Synchronization Input - A TTL - compatible clock input. The clock should be arranged such that a positive pulse transition occurs on the zero crossing of the ring voltage source, as it appears at the RFS terminal. For Tip side injected systems, the RS pulse should occur on the negative going zero crossing and for Ring injected systems, on the positive going zero crossing. This ensures that the ring relay activates and deactivates when the instantaneous ring voltage is near zero. If synchronization is not required, the pin should be tied to +5V.
10	8	RD	Relay Driver – A low active open collector logic output. When enabled, the external ring relay is energized.
11	9	TF	Tip Feed – A low impedance analog output connected to the TIP terminal through a 150Ω feed resistor. Functions with the RF terminal to provide loop current, feed voice signals to the telephone set, and sink longitudinal current.
12	10	RF	Ring Feed – A low impedance analog output connected to the RING terminal through a 150 Ω fee resistor. Functions with the TF terminal to provide loop current, feed voice signals to the telephone set, and sink longitudinal current.
13	11	V _B −	Negative Voltage Source – Most negative supply. Vg – is typically –48 volts with an operational range of –42 to –58 volts. Frequently referred to as "battery".
14	12	BG	Battery Ground - To be connected to zero potential. All loop current and some quiescent current flows into this ground terminal.
16 17	13 14	SHD GKD	Switch Hook Detection – A low active LSTTL – compatible logic output. Ground Key Detection – A low active LSTTL – compatible logic output. This output is enabled if the DC current into the ring lead exceeds the DC current out of the tip lead and disabled if this current difference is below an internally set threshold.
18	15	PD	Power Denial – A low active TTL – Compatible logic input. When enabled, the switch hook detect (SHD) and ground key detect (GKD) are not necessarily valid, and the relay driver (RD) output is disabled.
19	16	RC	Ring Command – A low active TTL – Compatible logic input. When enabled, the relay driver (\overline{RD}) output goes low on the next high level of the ring sync (RS) input, as long as the SLIC is not in the power denial state ($\overline{PD} = 0$) or the subscriber is not already off– hook ($\overline{SHD} = 0$).
20	17	C2	Capacitor #2 - An external capacitor to be connected between this terminal and digital ground. Prevents false ground key indications from occuring during ring trip detection. Typical value is 0.15 μF, 10V. This capacitor is not used if ground key function is not required and (Pin 17) may be left open or connected to digital ground.
21	18	OUT	The analog output of the spare operational amplifier. The output voltage swing is typically ± 5 V.
23	19	-iN	The inverting analog input of the spare operational amplifier.
24 25	20 21	+IN RX	The non-inverting analog input of the spare operational amplifier. Receive Input, Four Wire Side – A high impedance analog input which is internally biased. Capacitive coupling to this input is required. AC signals appearing at this input differentially drive the Tip feed and Ring feed terminals, which in turn drive tip and ring through 300 Ohms of feed resistance on each side of the line.
26	22	C4	Capacitor #4 - An external capacitor to be connected between this terminal and analog ground. This capacitor prevents false ground key indication and false ring trip detection from occurring when longitudinal currents are induced onto the subscriber loop from near by power lines and other noise sources. This capacitor is also required for the proper operation of ring trip detection. Typical value is 0.5µF, to 1.0µF, 20V. This capacitor should be nonpolarized.
27	23	AG	Analog Ground - To be connected to zero potential and serves as a reference for the transmit output (TX) and receive input (RX) terminals.
28	24	тх	Transmit Output, Four Wire Side – A low impedance analog output which represents the differential voltage across Tip and Ring. Transhybrid balancing must be performed (using the SLIC microcircuit's spare op amp) beyond this output to completely implement two to four wire conversion. This output is unbalanced and referenced to analog ground. Since the DC level of this output varies with loop current, capacitive coupling to the next stage is essential.
1,8,15,22	l	NC	No Internal Connection.

NOTE: All grounds (AG, BG, & DG) must be applied before V_B+ or V_B-. Failure to do so may result in premature failure of the part. If a user wishes to run separate grounds off a line card, the AG must be applied first.

Applications Diagram 1

TYPICAL LINE CIRCUIT APPLICATION WITH THE MONOLITHIC SLIC



TYPICAL COMPONENT VALUES

 $C2 = 0.15 \mu F$, 10V

 $C6 = C7 = 0.5\mu F$ (10% Match Required) (Note 2)

 $C3 = 0.3 \mu F, 30V$

 $C8 = 0.01 \mu F$, 100V

 $C4 = 0.5 \mu F$ to 1.0 μF , 10%, 20V (Should be nonpolarized)

 $C9 = 0.01 \mu F$, 20V, ±20%

 $C5 = 0.5 \mu F$, 20V

R1 = R2 = R3 = 100k (0.1% Match Required, 1% absolute value) ZB = 0 for 600Ω Terminations (Note 2)

 $RB_1 = RB_2 = RB_3 = RB_4 = 150\Omega$ (0.1% Match Required, 1% absolute value)

 $R_{S1} = R_{S2} = 1k\Omega$, typically.

 $C_{S1} = C_{S2} = 0.1 \mu F$, 200V typically, depending on V_{RING} and line length.

 $Z_1 = 150V$ to 200V transient protection.

PTC used as ring generator ballast.

NOTE 1: Secondary protection diode bridge recommended is a 2A, 200V type.

NOTE 2: To obtain the specified transhybrid loss it is necessary for the three legs of the balance network, C6-R1 and R2 and C7-ZB-R3, to match in impedance to within 0.3%. Thus, if C6 and C7 and 1 µF each, a 20% match is adequate. It should be noted that the transmit output to C6 see's a -22V step when the loop is closed. Too large a value for C6 may produce an excessively long transient at the op amp output to the PCM Filter/CODEC.

A $0.5\mu F$ and $100k\Omega$ gives a time constant of 50msec. The uncommitted op amp output is internally clamped to stay within $\pm 5.5V$ and also has current limiting protection.

ADDITIONAL INFORMATION IS CONTAINED IN APPLICATION NOTE 549, "THE HC-550X TELEPHONE SLICS" BY GEOFF PHILLIPS

Overvoltage Protection and Longitudinal Current Protection

The SLIC device, in conjunction with an external protection bridge, will withstand high voltage lightning surges and power line crosses.

High voltage surge conditions are as specified in Table 1.

The SLIC will withstand longitudinal currents up to a maximum or 30mA RMS, 15mA RMS per leg, without any performance degradation.

		_	
TA	BL	E.	1

PARAMETER	TEST CONDITION	PEFORMANCE (MAX)	UNITS
Longitudinal	10μs Rise/	±1000 (Plastic)	V Peak
Surge	1000µs/Fall	±500 (Ceramic)	V Peak
Metallic Surge	10μs Rise/	±1000 (Plastic)	V Peak
	1000μ Fall	±500 (Ceramic)	V Peak
T/GND	10μs Rise/	±1000 (Plastic)	V Peak
R/GND	1000μs Fall	±500 (Ceramic)	V Peak
50/60Hz Current T/GND	700V RMS	11	Cycles
R/GND	Limited to 10A RMS	(Plastic)	





HC-5509B

August 1991

Subscriber Line Interface Circuit - SLIC

Features

- DI Monolithic High Voltage Process
- Compatible with Worldwide PBX and CO Performance Requirements
- Controlled Supply of Battery Feed Current With Programmable Current Limit
- Operates with 5 Volt Positive Supply (VB+)
- . Internal Ring Relay Driver and a Utility Relay Driver
- High Impedance Mode for Subscriber Loop
- High Temperature Alarm Output
- Low Power Consumption During Standby Functions
- . Switch Hook, Ground Key, and Ring Trip Detection
- Selective Power Denial to Subscriber
- Voice Path Active During Power Denial
- On Chip Op-Amp for 2 Wire Impedance Matching

Applications

- Solid State Line Interface Circuit for PBX or Central Office Systems, Digital Loop Carrier Systems
- Hotel/Motel Switching Systems
- Direct Inward Dialing (DID) Trunks
- Voice Messaging PBX's
- High Voltage 2W/4W, 4W/2W Hybrid

Description

The HC-5509B telephone Subscriber Line Interface Circuit integrates most of the BORSCHT functions on a monolithic IC. The device is manufactured in a Dielectric Isolation (DI) process and is designed for use as a high voltage interface between the traditional telephone subscriber pair (Tip and Ring) and the low voltage filtering and coding/decoding functions of the line card. Together with a secondary protection diode bridge and "feed" resistors, the device will withstand 1000V lightning induced surges, in plastic packages. The SLIC also maintains specified transmission performance in the presence of externally induced longitudinal currents. The BORSCHT functions that the SLIC provides are:


- · Battery Feed with Subscriber Loop Current Limiting
- · Overvoltage Protection
- · Ring Relay Driver
- Supervisory Signaling Functions
- Hybrid Functions (with External Op-Amp)
- · Test (or Battery Reversal) Relay Driver


In addition, the SLIC provides selective denial of power to subscriber loops, a programmable subscriber loop current limit from 20 to 60mA, a thermal shutdown with an alarm output and line fault protection. Switch hook detection, ring trip detection and ground key detection functions are also incorporated in the SLIC device.


The HC-5509B SLIC is available in a 28 pin Dual-in-Line Ceramic or Plastic package, a 44 pin Plastic Leaded Chip Carrier, or in a 28 Pin SOIC. It is ideally suited for line card designs in PBX and CO systems, replacing traditional transformer solutions.

Pinouts HC1-5509B, HC3-5509B, HC4P5509B & HC9P5509B TOP VIEW TOP VIEW N/C C1 C1 C1 VB+ VB· VB· N/C N/C AG 1 28 BG 27 VB -5 4 3 2 1 44 43 42 41 40 VB+ C1 3 26 RF 39 TF1 N/C \square x 38 T TF2 F1 4 F1 🗆 lв 25 TF F0 37 🔲 VFB 5 24 VFB F0 TRUTH TABLE 36 🔲 RD RS 10 23 RD RS 6 SHD [35 🔲 DG 11 F1 FO Action SHD 7 22 DG GKD TST 12 34 PRI 0 0 Normal Loop Feed 13 21 PR GKD 8 N/C 🗎 32 | TVTX RD Active 0 14 TST 9 20 PRI N/C 31 T C2 15 0 Power Down Latch 19 VTX N/C 🔲 16 30 N/C ALM 10 RESET 29 N/C ALM 17 ILMT 11 18 C2 Power on RESET 18 19 20 21 22 23 24 25 26 27 28 OUT 1 12 17 VRX Loop Power **Denial Active** - IN 1 13 16 RFS 15 RING TIP

HC-5509B







Specifications HC-5509B

Absolute Maximum Ratings (Note 1)	Recommended Operating Conditions		
Relay Drivers -0.5V to +15V Maximum Supply Voltages (VB+) -0.5V to +7V (VB+)-(VB-) +75V Storage Temperature Range -65°C to +150°C Junction Temperature Ceramic +175°C	Relay Drivers \pm 5V to \pm 12V Positive Power Supply (VB+) \pm 5% Negative Power Supply (VB-) \pm 42V to \pm 58V Loop Resistance (RL) \pm 200 Ω to 1750 Ω * Operating Temperature Range		
Junction Temperature Plastic+150°C	HC-5509B-5		
*Note: May Be Extended to 1900Ω With Application Circuit.			

Electrical Specifications Unless Otherwise Stated, Typical Parameters are at $T_A = +25^{\circ}\text{C}$, Min-Max Parameters are over Operating Temperature Range. VB- = -48V, VB+ = +5V, AG = DG = BG = 0V. All A.C. Parameters are specified at 600Ω 2 wire terminating impedance.

A.C. Transmission Parameters

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
RX Input Impedance	300Hz to 3.4kHz (Note 2)	-	100	-	К
TX Output Impedance		-	-	20	Ω
4W Input Overload Level	300Hz to 3.4 kHz RL = 1200Ω , 600Ω Reference	+1.5	-	-	V _{Pk}
2W Return Loss	Matched for 600Ω (Note 2)				
SRLLO		26	35	-	dB
ERL		30	40	-	dB
SRL HI		30	30 40 -		dB
2W Longitudinal to Metallic Balance	Per ANSI/IEEE STD 455-1976 (Note 2)				
Off Hook	300Hz to 3400Hz	58	63	-	dB
4W Longitudinal Balance					
Off Hook	300Hz to 3400Hz (Note 2)	50	55	-	dB
Low Frequency Longitudinal Balance	R.E.A. Test Circuit	-	-	-67	dBmp
•	$I_{LINE} = .040A T_A = +25^{\circ}C \text{ (Note 2)}$	-	i -	23	dBrnc
Longitudinal Current Capability	I _{LINE} = .040A T _A = +25°C (Note 2)	-	-	30	mArms
Insertion Loss	OdBm at 1kHz, Referenced 600Ω		i	ļ	
2W/4W		- 1	±0.05	±0.2	dB
4W/2W		-	±0.05	±0.2	dB
4W/4W		- ±.12		±.12	dB
Frequency Response	300Hz to 3400Hz (Note 2) Referenced to Absolute Level at 1kHz, 0dBm Referenced 600	-	±0.02	±0.05	dB
Level Linearity	Referenced to -10dBm (Note 2)				
2W to 4W and 4W to 2W	+3 to -40dBm	-	-	±0.05	dB
	-40 to -50dBm	-	-	±0.1	dB
	-50 to -55dBm	-	_	±0.3	dB
Absolute Delay	(Note 2)				
2W/4W	300Hz to 3400Hz	-	-	1	μs
4W/2W	300Hz to 3400Hz	-	-	1	μs
4W/4W	300Hz to 3400Hz	_	-	1.5	μs
Transhybrid Loss, THL	(Note 2) See Figure 1	-	40	-	dB
Total Harmonic Distortion	Reference Level 0dBm at 600Ω				
2W/4W, 4W/2W, 4W/4W	300Hz to 3400Hz (Note 2)		-	-52	dB
Idle Channel Noise	(Note 2)				
2W and 4W	C-Message	-	-	5	dBrnc
	Psophometric	-	-	-85	dBmp
	3kHz Flat	_	_	15	dBrn

Specifications HC-5509B

Electrical Specifications Unless Otherwise Stated, Typical Parameters are at $T_A = +25^{\circ}C$, Min-Max Parameters are over Operating Temperature Range. VB-=-48V, VB+=+5V, AG=DG=BG=0V. All A.C. Parameters are specified at 600Ω 2 wire terminating impedance.

A.C. Transmission Parameters (Continued)

PARAMETERS	CONDITIONS	MIN	TYP	MAX	UNITS
Power Supply Rejection Ratio	(Note 2)				
VB+ to 2W	30Hz to 200Hz, RL = 600Ω	20	29	-	dB
VB+ to 4W		20	29	-	dB
VB- to 2W		20	29	-	dB
VB- to 4W		20	29	-	dB
VB+ to 2W	200Hz to 16kHz	30	-	_	dB
VB+ to 4W		30	-	-	dB
VB- to 2W		20	25	-	dB
VB- to 4W		20	25	-	dB
Ring Sync Pulse Width		50	-	500	μs

D.C. Parameters

PARAMETERS	CONDITIONS	MIN	TYP	MAX	UNITS
Loop Current Programming					
Limit Range		20	40	60	mA
Accuracy		10	-	-	%
Loop Current During Power Denial	$RL = 200\Omega$	-	±3	±5	mA
Fault Currents					
TIP to Ground		-	30	-	mA
RING to Ground		-	60	-	mA
TIP and RING to Ground		-	90	-	mA
Switch Hook Detection Threshold		-	12	15	mA
Ground Key Detection Threshold		-	TBD	-	mA
Thermal ALARM Output	Safe Operating Die Temperature Exceeded	140	-	160	°C
Ring Trip Detection Threshold	VRING = 105VRMS, fRING = 20Hz	-	TBD	-	mA
Ring Trip Detection Period		-	100	150	ms
Dial Pulse Distortion		-	0.1	0.5	ms
Relay Driver Outputs	$I_{OL}(\overline{PR}) = 60 \text{mA}, I_{OL}(\overline{RD}) = 30 \text{mA}$				
On Voltage V _{OL}		-	0.2	0.5	V
Off Leakage Current	V _{OH} = 13.2V	-	±10	±100	μА
TTL/CMOS Logic Inputs (F0, F1, RS, TEST, PRI)					
Logic '0' V _{IL}		-	-	0.8	V
Logic '1' V _{IH}		2.0	-	5.5	V
Input Current (F0, F1, RS, TEST, PRI)	0V <u><</u> VIN <u><</u> 5V	_	_	±100	μА
Logic Outputs		Ì	İ		ļ
Logic '0' VOL	I _{LOAD} = 800μA	-	0.1	0.5	V
Logic '1' VOH	I _{LOAD} = 40μA	2.7	-	-	V
Power Dissipation On Hook	Relay Drivers Off	-	200	-	mW
I _B +	$V_{B}+=+5.25V, V_{B}-=-58V, R_{LOOP}=\infty$	-	-	6	mA
I _B ~	$V_{B}+=+5.25V, V_{B}-=-58V, R_{LOOP}=\infty$	-6	-	-	mA

Specifications HC-5509B

Electrical Specifications Unless Otherwise Stated, Typical Parameters are at T_A = +25°C, Min-Max Parameters are over Operating Temperature Range. VB- = -48V, VB+ = +5V, AG = DG = BG = 0V. All A.C. Parameters are specified at 600Ω 2 wire terminating impedance.

Uncommitted Op Amp Parameters

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Input Offset Voltage		-	±5	-	mV
Input Offset Current		-	±10	-	nA
Differential Input Resistance	(Note 2)	-	1		МΩ
Output Voltage Swing	RL = 10K	-	±3	-	Vp-P
Small Signal GBW	(Note 2)	-	1	-	MHz

NOTES:

- Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.
- These parameters are controlled by design or process parameters and are not directly tested. These parameters are characterised upon initial design release, upon design changes which would affect these characteristics, and at intervals to assure product quality and specification compliance.

Pin Descriptions

DIP	PLCC	SYMBOL	DESCRIPTION
1	2	AG	Analog Ground - To be connected to zero potential. Serves as a reference for the transmit output and receive input terminals.
2	3	VB+	Positive Voltage Source - Most Positive Supply.
3	4	C1	Capacitor #C1 - An external capacitor to be connected between this terminal and analog ground. Required for proper operation of the loop current limiting function.
4	8	F1	Function Address #1 - A TTL and CMOS compatible input used with F0 function address line to externally select logic functions. The three selectable functions are mutually exclusive. See Truth Table on page1. F1 should be toggled high after power is applied.
5	9	FO	Function Address #0 - A TTL and CMOS compatible input used with F1 function address line to externally select logic functions. The three selectable functions are mutually exclusive. See Truth Table on page 1.
6	10	RS	Ring Synchronization Input - A TTL - compatible clock input. The clock is arranged such that a positive pulse (50 - 500µs) occurs on the zero crossing of the ring voltage source, as it appears at the RFS terminal. For Tip side injected systems, the RS pulse should occur on the negative going zero crossing and for Ring injected systems, on the positive going zero crossing. This ensures that the ring delay activates and deactivates when the instantaneous ring voltage is near zero. If synchronization is not required, the pin should be tied to +5.
7	11	SHD	Switch Hook Detection - An active low LS TTL compatible logic output. A line supervisory output.
8	12	GKD	Ground Key Detection – An active low LS TTL compatible logic output. A line supervisory output.
9	13	TST	A TTL logic input. A low on this pin will set a latch and keep the SLIC in a power down mode until the proper F1, F0 state is set and will keep ALM low. See Truth Table on page 1.
10	17	ALM	A LS TTL compatible active low output which responds to the thermal detector circuit when a safe operating die temperature has been exceeded. When TST is forced low by an external control signal, ALM is latched low until the proper F1, F0 state and TST input is brought high. The ALM can be tied directly to the TST pin to power down the part when a thermal fault is detected and then reset with F0, F1. See Truth Table on page 1. It is possible to ignore transient thermal overload conditions in the SLIC by delaying the response to the TST pin from the ALM. Care must be exercised in attempting this as continued thermal overstress may reduced component life.
11	18	ILMT	Loop Current Limit - Voltage on this pin sets the short loop current limiting conditions using a resistive voltage divider.
12	19	OUT1	The analog output of the spare operational amplifier.
13	20	-IN1	The inverting analog input of the spare operational amplifier.
14	22	TIP	An analog input connected to the TIP (more positive) side of the subscriber loop through a feed resistor and ring relay contact. Functions with the RING terminal to receive voice signals from the telephone and for loop monitoring purpose.

HC-5509B


Pin Descriptions (Continued)

DIP	PLCC	SYMBOL	DESCRIPTION			
15	24	RING	An analog input connected to the RING (more negative) side of the subscriber loop through a feec resistor. Functions with the TIP terminal to receive voice signals from the telephone and for loop monitoring purposes.			
16	25	RFS	Ring Feed Sense – Senses RING side of the loop for Ground Key Detection. During Ring injected ringing the ring signal at this node is isolated from RF via the ring relay. For Tip injected ringing the RF and RFS pins must be shorted.			
17	27	VRX	\cdot Receive Input, Four Wire Side – A high impedance analog input. A.C. signals appearing at this inpudrive the Tip Feed and Ring Feed amplifiers differentially.			
18	31	C2	Capacitor #2 - An external capacitor to be connected between this terminal and ground. It prevents false ring trip detection from occurring when longitudinal currents are induced onto the subscribe loop from power lines and other noise sources. This capacitor should be nonpolarized.			
19	32	VTX	Transmit Output, Four Wire Side – A low impedance analog output which represents the differentic voltage across TIP and RING Transhybrid balancing must be performed beyond this output to completely implement two to four wire conversion. This output is referenced to analog ground. Since the D.C. level of this output varies with loop current, capacitive coupling to the next stage is necessary			
20	33	PRI	A TTL compatible input used to control \overline{PR} . \overline{PR} active High = \overline{PR} active low.			
21	34	PR	An active low open collector output. Can be used to drive a Polarity Reversal Relay.			
22	35	DG	Digital Ground - To be connected to zero potential. Serves as a reference for all digital inputs outputs on the SLIC.			
23	36	RD	Ring Relay Driver - An active low open collector output. Used to drive a relay that switches ril signals onto the 2 wire line.			
24	37	VFB	Feedback signal from the tip feed amplifier. To be used in conjunction with transmit output signand the spare op-amp to accommodate 2W line impedance matching.			
25	38	TF2	Tip Feed - A low impedance analog output connected to the TIP terminal through a feed resisto Functions with the RF terminal to provide loop current, and to feed voice signals to the telephon set and to sink longitudinal currents. Must be tied to TF1.			
NA	39	TF1	Tie directly to TF2 in the PLCC application.			
26	41	RF1	Ring Feed - A low impedance analog output connected to the RING terminal through a feed resisto Functions with the TF terminal to provide loop current, feed voice signals to the telephone set, an to sink longitudinal currents. Tie directly to RF2.			
NA	42	RF2	Tie directly to RF1 in the PLCC application.			
27	43	VB-	The battery voltage source. The most negative supply.			
28	44	BG	Battery Ground - To be connected to zero potential. All loop current and some quiescent current flows into this ground terminal.			
	5, 6, 7,	NC	No internal connection.			
	1,21,		'			
	26, 23,					
	30, 28,	}				
	29, 40,					
	14, 15,					
	16	1				

NOTE: All grounds (AG, BG, DG) must be applied before VB+ or VB-. Failure to do so may result in premature failure of the part. If a user wishes to run separate grounds off a line card, the AG must be applied first.

Applications Diagram 1

TYPICAL LINE CIRCUIT APPLICATION WITH THE HC-5509B



TYPICAL COMPONENT VALUES

 $C1 = 0.5 \mu F,30V$

C2 = 0.5μ F-1.0 μ F ±10%, 20V (Should be nonpolarized)

 $C3 = 0.01 \mu F$, $100V \pm 20\%$

 $C4 = 0.01 \mu F$, 100V ±20%

 $C5 = 0.01 \mu F$, $100V \pm 20\%$

 $C_{AC} = 0.5 \mu F$, 20V

 $KZ_0 = 60K$, ($Z_0 = 600\Omega$, K = Scaling Factor = 100)

RL1, RL2; Current Limit Setting Resistors

 $RL1 + RL2 > 90k\Omega$

ILIMIT = (0.6) (RL1 + RL2)/(200 x RL2), RL1 typically 100k Ω KRF = 20K, RF = 2(R_{B2} + R_{B4}), K = Scaling Factor = 100)

 $\text{RB}_1=\text{RB}_2=\text{RB}_3=\text{RB}_4=50\Omega$ (1% absolute, matching requirements covered in a Tech Brief)

 $R_{S1} = R_{S2} = 1k\Omega$ typically

 $\text{CS1} = \text{CS2} = 0.1 \mu\text{F},$ 200V typically, depending on $V_{\mbox{Ring}}$ and line length.

 $Z_1 = 150V$ to 200V transient protector. PTC used as ring generator ballast.

- * Secondary protection diode bridge recommended is 3A, 200V type.
- ** TF1, TF2 and RF1, RF2 are on PLCC only and should be connected together as shown.

NOTE: HC-5509B Applications Diagram shows Ring injected ringing configuration. A Balanced or Tip injected configuration may also be used.

Overvoltage Protection Longitudinal Current Protection

The SLIC device, in conjunction with an external protection bridge, will withstand high voltage lightning surges and power line crosses.

High voltage surge conditions are as specified in Table 2.

The SLIC will withstand longitudinal currents up to a maximum of 30mArms, 15mArms per leg, without any performance degradation.

TABLE 2.

PARAMETER	TEST CONDITION	PEFORMANCE (MAX)	UNITS
Longitudinal Surge	10μs Rise/ 1000μs/Fall	±1000 (Plastic) ±500 (Ceramic)	Vp-p Vp-p
Metallic Surge	10μs Rise/ 1000μs Fall	±1000 (Plastic) ±500 (Ceramic)	VP-P
T/GND R/GND	10μs Rise/ 1000μs Fall	±1000 (Plastic) ±500 (Ceramic)	V _{P-P}
50/60Hz Current T/GND R/GND	700Vrms Limited to 10Arms	11 (Plastic)	Cycles



HC-5524

August 1991

Subscriber Line Interface Circuit - SLIC

Features

- DI Monolithic High Voltage Process
- Compatible with Worldwide PBX and DLC Performance Requirements
- Controlled Supply of Battery Feed Current With Programmable Current Limit
- Operates with 5 Volt Positive Supply (VB+)
- . Internal Ring Relay Driver and a Utility Relay Driver
- High Impedance Mode for Subscriber Loop
- High Temperature Alarm Output
- Low Power Consumption During Standby Functions
- . Switch Hook, Ground Key, and Ring Trip Detection
- Selective Power Denial to Subscriber
- Voice Path Active During Power Denial
- On Chip Op-Amp for 2 Wire Impedance Matching

Applications

- Solid State Line Interface Circuit for PBX or Digital Loop Carrier Systems
- Hotel/Motel Switching Systems
- Direct Inward Dialing (DID) Trunks
- Voice Messaging PBX's
- 2W/4W, 4W/2W Hybrid


Description


The HC-5524 telephone Subscriber Line Interface Circuit integrates most of the BORSCHT functions on a monolithic IC. The device is manufactured in a Dielectric Isolation (DI) process and is designed for use as a 24V interface between the traditional telephone subscriber pair (Tip and Ring) and the low voltage filtering and coding/decoding functions of the line card. Together with a secondary protection diode bridge, the device will withstand 500V induced surges, in plastic packages. The SLIC also maintains specified transmission performance in the presence of externally induced longitudinal currents. The BORSCHT functions that the SLIC provides are:


- · Battery Feed with Subscriber Loop Current Limiting
- Overvoltage Protection
- · Ring Relay Driver
- Supervisory Signaling Functions
- · Hybrid Functions (with External Op-Amp)
- · Test (or Battery Reversal) Relay Driver

In addition, the SLIC provides selective denial of power to subscriber loops, a programmable subscriber loop current limit from 20 to 60mA, a thermal shutdown with an alarm output and line fault protection. Switch hook detection, ring trip detection and ground key detection functions are also incorporated in the SLIC device.


The HC-5524 SLIC is available in a 28 pin Dual-in-Line Ceramic or Plastic package, a 44 pin Plastic Leaded Chip Carrier, or in a 28 Pin SOIC. It is ideally suited for line card designs in PBX and DLC systems, replacing traditional transformer solutions.







PLCC



Absolute Maximum Ratings (Note 1)	Recommended Operating Conditions
Relay Drivers -0.5V to +15V Maximum Supply Voltages (VB+) -0.5V to +7V (VB+)-(VB-) +40V Storage Temperature Range -65°C to +150°C	Relay Drivers +5V to +12V Positive Power Supply (VB+) +5V ±5% Negative Power Supply (VB-) -20V to -28V Operating Temperature Range
Junction Temperature Ceramic +175°C Junction Temperature Plastic +150°C	HC-5524-5

Electrical Specifications Unless Otherwise Stated, Typical Parameters are at T_A = +25°C, V_B+ = +5V, V_B- = -24V, AG = DG = BG = 0V. Min-Max Parameters are Over Operating Positive and Negative Battery Voltages and Over the Industrial Temperature Range. All Parameters are Specified at 600Ω 2-Wire Terminating Impedance.

A.C. Transmission Parameters

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
RX Input Impedance	300Hz to 3.4kHz (Note 2)	-	100	-	К
TX Output Impedance		-	-	20	Ω
4W Input Overload Level	300Hz to 3.4kHz, 600Ω Reference	+1.0	-	-	V _{Pk}
2W Return Loss SRL LO ERL SRL HI	Matched for 600Ω (Note 2)	26 30 30	35 40 40	- - -	dB dB dB
2W Longitudinal to Metallic Balance Off Hook 4W Longitudinal Balance	Per ANSI/IEEE STD 455-1976 (Note 2) 300Hz to 3400Hz	58	63	-	dB
Off Hook	300Hz to 3400Hz (Note 2)	50	55	-	dB
Low Frequency Longitudinal Balance	R.E.A. Test Circuit	-	-80	-67	dBmp
	I _{LINE} = 40mA T _A = +25°C (Note 2)	-	10	23	dBrnc
Longitudinal Current Capability	I _{LINE} = 40mA T _A = +25°C (Note 2)			40	mArms
Insertion Loss					Ì
2W/4W	-1.58dBm @ 1kHz, Referenced 600Ω	-	±0.05	±0.2	dB
4W/2W	0dBm @ 1kHz, Referenced 600Ω	-	±0.05	±0.2	dB
4W/4W	~1.58dBm @ 1kHz, Referenced 600Ω	-	-	±0.2	dВ
Frequency Response	300Hz to 3400Hz (Note 2) Referenced to Absolute Level at 1kHz, 0dBm Referenced 600	-	±0.02	±0.06	dB
Level Linearity	Referenced to -10dBm (Note 2)				
2W to 4W and 4W to 2W	+3 to -40dBm	-	-	±0.08	dB
	~40 to ~50dBm	-	-	±0.12	dB
	~50 to ~55dBm	_	- 1	±0.3	dВ
Absolute Delay	(Note 2)				
2W/4W	300Hz to 3400Hz	-	l –	1	μѕ
4W/2W	300Hz to 3400Hz	-	-	1	μs
4W/4W	300Hz to 3400Hz	-	0.95	1.5	μs
Total Harmonic Distortion	Reference Level 0dBm at 600Ω				
2W/4W, 4W/2W, 4W/4W	300Hz to 3400Hz (Note 2)	-	-	~50	dB
Idle Channel Noise	(Note 2)				
2W and 4W	C-Message	-	-	5	dBrnc
	Psophometric	_] _	-85	dBmp
	3kHz Flat	-	-	16	dBrn
Open Loop Voltage (V _{TIP} - V _{RING})	$V_B + = +5V, V_{B^-} = -24V$		15.8		V

Electrical Specifications Unless Otherwise Stated, Typical Parameters are at $T_A = +25^{\circ}C$, $V_B + = +5V$, $V_{B^-} = -24V$, AG = DG = BG = 0V. Min-Max Parameters are Over Operating Positive and Negative Baltery Voltages and Over the Industrial Temperature Range. All Parameters are Specified at 600Ω 2-Wire Terminating Impedance

A.C. Transmission Parameters (Continued)

PARAMETERS	CONDITIONS	MIN	TYP	MAX	UNITS
Power Supply Rejection Ratio	(Note 2)	1			1
V _B + to 2W	30Hz to 200Hz, RL = 600Ω	20	40	-	dB
V _B + to 4W		20	40	-	dB
V _B to 2W		20	40	-	dB
V _B - to 4W		20	50	-	dB
V _B + to 2W	200Hz to 16kHz	30	40] -	dB
V _B + to 4W	1	20	28	-	dB
V _B - to 2W		20	50	-	dB
V _B - to 4W		20	50	-	dB
Ring Sync Pulse Width		50	-	500	μS

D.C. Parameters

PARAMETERS	CONDITIONS	MIN	TYP	MAX	UNITS
Loop Current Programming					
Limit Range		20	40	60	mA
Accuracy		10	-	-	%
Loop Current During Power Denial	$RL = 200\Omega$		±4	±7	mA
Fault Currents					
TIP to Ground		-	30	-	mA
RING to Ground		-	120] -	mA
TIP and RING to Ground		-	150	-	mA
Switch Hook Detection Threshold		-	12	15	mA
Ground Key Detection Threshold		-	TBD	-	mA
Thermal ALM Output	Safe Operating Die Temperature Exceeded	140	-	160	°C
Ring Trip Detection Threshold	V _{RING} = 105V _{RMS} , f _{RING} = 20Hz	T -	TBD		mA
Ring Trip Detection Period		-	100	150	ms
Dial Pulse Distortion		-	0.1	0.5	ms
Relay Driver Outputs	$I_{OL}(\overline{PR}) = 60 \text{mA}, I_{OL}(\overline{RD}) = 30 \text{mA}$	1			
On Voltage V _{OL}		-	0.2	0.5	V
Off Leakage Current	V _{OH} = 13.2V	-	±10	±100	μА
TTL/CMOS Logic Inputs (F0, F1, RS, TST, PRI)					
Logic '0' V _{IL}		-	-	0.8	V
Logic '1' VIH		2.0	-	5.5	V
Input Current (F0, F1, RS, TST, PRI)	0V <u><</u> VIN <u><</u> 5V	-	-	±100	, μА
Logic Outputs					
Logic '0' VOL	I _{LOAD} = 800μA	-	0.1	0.5	٧
Logic '1' VOH	I _{LOAD} = 40μA	2.7		-	٧
Power Dissipation On Hook	Relay Drivers Off	-	60	-	mW
IB+	V_{B} + = +5.25V, V_{B} - = -28V, R_{LOOP} = ∞	-	_	4	mA
I _B -	$V_B + = +5.25V, V_B - = -28V, R_{LOOP} = \infty$	-4	-	-	mA
I _B +	$V_B + = +5V$, $V_{B^-} = -24V$, $R_{LOOP} = 600\Omega$	-	3	6	mA
I _B -	$V_{B+} = +5V, V_{B-} = -24V, R_{LOOP} = 600\Omega$	-28	-24	-	mA

Electrical Specifications Unless Otherwise Stated, Typical Parameters are at $T_A = +25^{\circ}C$, $V_B + = +5V$, $V_B - = -24V$, AG = DG = BG = 0V. Min-Max Parameters are Over Operating Positive and Negative Battery Voltages and Over the Industrial Temperature Range. All Parameters are Specified at 600Ω 2-Wire Terminating Impedance.

Uncommitted Op Amp Parameters

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Input Offset Voltage		-	±5	-	mV
Input Offset Current		-	±10	-	nA
Differential Input Resistance	(Note 2)	-	1	-	МΩ
Output Voltage Swing	RL = 10K		±3	-	V _{P-P}
Small Signal GBW	(Note 2)	-	1	-	MHz

NOTES:

- Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.
- These parameters are controlled by design or process parameters and are not directly tested. These parameters are characterized upon initial design release, upon design changes which would affect these characteristics, and at intervals to assure product quality and specification compliance.

Pin Descriptions

DIP	PLCC	SYMBOL	DESCRIPTION
1	2	AG	Analog Ground - To be connected to zero potential. Serves as a reference for the transmit output and receive input terminals.
2	3	VB+	Positive Voltage Source - Most Positive Supply.
3	4	C1	Capacitor #C1 - An external capacitor to be connected between this terminal and analog ground. Required for proper operation of the loop current limiting function.
4	8	F1	Function Address #1 - A TTL and CMOS compatible input used with F0 function address line to externally select logic functions. The three selectable functions are mutually exclusive. See Truth Table on page1. F1 should be toggled high after power is applied.
5	9	FO	Function Address #0 - A TTL and CMOS compatible input used with F1 function address line to externally select logic functions. The three selectable functions are mutually exclusive. See Truth Table on page 1.
6	10	RS	Ring Synchronization Input – A TTL – compatible clock input. The clock is arranged such that a positive pulse (50 – 500µs) occurs on the zero crossing of the ring voltage source, as it appears at the RFS terminal. For Tip side injected systems, the RS pulse should occur on the negative going zero crossing and for Ring injected systems, on the positive going zero crossing. This ensures that the ring delay activates and deactivates when the instantaneous ring voltage is near zero. If synchronization is not required, the pin should be tied to +5.
7	11	SHD	Switch Hook Detection - An active low LS TTL compatible logic output. A line supervisory output.
8	12	GKD	Ground Key Detection - An active low LS TTL compatible logic output. A line supervisory output.
9	13	TST	A TTL logic input. A low on this pin will set a latch and keep the SLIC in a power down mode until the proper F1, F0 state is set and will keep ALM low. See Truth Table on page 1.
10	17	ALM	A LS TTL compatible active low output which responds to the thermal detector circuit when a safe operating die temperature has been exceeded. When \overline{TST} is forced low by an external control signal, \overline{ALM} is latched low until the proper F1, F0 state and \overline{TST} input is brought high. The \overline{ALM} can be tied directly to the \overline{TST} pin to power down the part when a thermal fault is detected and then reset with F0, F1. See Truth Table on page 1. It is possible to ignore transient thermal overload conditions in the SLIC by delaying the response to the \overline{TST} pin from the \overline{ALM} . Care must be exercised in attempting this as continued thermal overstress may reduce component life.
11	18	ILMT	Loop Current Limit - Voltage on this pin sets the short loop current limiting conditions using a resistive voltage divider.
12	19	OUT1	The analog output of the spare operational amplifier.
13	20	-IN1	The inverting analog input of the spare operational amplifier.
14	22	TIP	An analog input connected to the TIP (more positive) side of the subscriber loop through a feed resistor and ring relay contact. Functions with the RING terminal to receive voice signals from the telephone and for loop monitoring purposes.

Pin Descriptions (Continued)


DIP	PLCC	SYMBOL	DESCRIPTION
15	24	RING	An analog input connected to the RING (more negative) side of the subscriber loop through a feed resistor. Functions with the TIP terminal to receive voice signals from the telephone and for loop monitoring purposes.
16	25	RFS	Ring Feed Sense - Senses RING side of the loop for Ground Key Detection. During Ring injected ringing the ring signal at this node is isolated from RF via the ring relay. For Tip injected ringing, the RF and RFS pins must be shorted.
17	27	VRX	Receive Input, Four Wire Side - A high impedance analog input. A.C. signals appearing at this input drive the Tip Feed and Ring Feed amplifiers differentially.
18	31	C2	Capacitor #2 - An external capacitor to be connected between this terminal and ground. It prevents false ring trip detection from occurring when longitudinal currents are induced onto the subscriber loop from power lines and other noise sources. This capacitor should be nonpolarized.
19	32	ντх	Transmit Output, Four Wire Side - A low impedance analog output which represents the differential voltage across TIP and RING Transhybrid balancing must be performed beyond this output to completely implement two to four wire conversion. This output is referenced to analog ground. Since the D.C. level of this output varies with loop current, capacitive coupling to the next stage is necessary.
20	33	PRI	A TTL compatible input used to control \overline{PR} , PRI active High = \overline{PR} active low.
21	34	PR	An active low open collector output. Can be used to drive a Polarity Reversal Relay.
22	35	DG	Digital Ground - To be connected to zero potential. Serves as a reference for all digital inputs and outputs on the SLIC.
23	36	RD	Ring Relay Driver - An active low open collector output. Used to drive a relay that switches ringing signals onto the 2 wire line.
24	37	VFB*	Feedback input to the tip feed amplifier may be used in conjunction with transmit output signal and the spare op-amp to accommodate 2W line impedance matching. (This is not used in the typical applications circuit on page 8.)
25	38	TF2	Tip Feed - A low impedance analog output connected to the TIP terminal through a feed resistor. Functions with the RF terminal to provide loop current, and to feed voice signals to the telephone set and to sink longitudinal currents. Must be tied to TF1.
NA	39	TF1	Tie directly to TF2 in the PLCC application.
26	41	RF1	Ring Feed – A low impedance analog output connected to the RING terminal through a feed resistor. Functions with the TF terminal to provide loop current, feed voice signals to the telephone set, and to sink longitudinal currents. Tie directly to RF2.
NA	42	RF2	Tie directly to RF1 in the PLCC application.
27	43	VB-	The battery voltage source. The most negative supply.
28	44	BG	Battery Ground - To be connected to zero potential. All loop current and some quiescent current flows into this ground terminal.
	5, 6, 7,	NC	No internal connection.
	1,21,		
	26, 23,		
1	30, 28,		
1	29, 40,		
	14, 15,		
	16		

NOTE: All grounds (AG, BG, DG) must be applied before VB+ or VB-. Failure to do so may result in premature failure of the part. If a user wishes to run separate grounds off a line card, the AG must be applied first.

 $^{^{\}star}$ Although not used in the typical applications circuit, $V_{\mbox{FB}}$ may be used in matching complex 2-wire impedances.

Applications Diagram 1

TYPICAL LINE CIRCUIT APPLICATION WITH THE HC-5524



 $C1 = 0.5 \mu F,20V$

 $C2 = 0.5\mu\text{F}-1.0\mu\text{F} \pm 10\%$, 50V (Should be nonpolarized)

 $C3 = 0.01 \mu F$, 50V $\pm 20\%$

 $C4 = 0.01 \mu F$, 50V ±20%

 $C5 = 0.01 \mu F$, 50V $\pm 20\%$

 $C_{AC} = 0.5 \mu F, 20 V$

 $KZ_0 = 50K$, ($Z_0 = 600\Omega$, K = Scaling Factor = 100)

RL1. RL2: Current Limit Setting Resistors

 $RL1+RL2 > 90k\Omega$

ILIMIT = (.6) (RL1+RL2)/(RL2X200), RL1 typically $.100k\Omega$

 $KR_F = 20K$, $RF = 2(R_{B1}+R_{B2})$, K = Scaling Factor = 100)

 $RB_1 = RB_2 = 50\Omega$ (1% absolute, matching requirements covered in a Tech Brief)

 $R_{S1} = R_{S2} = 1k\Omega$ typically

 $\text{CS1} = \text{CS2} = 0.1 \mu\text{F}\text{, }200\text{V typically, depending on }V_{\mbox{Ring}}$ and line length.

Z₁ = 150V to 200V transient protector. PTC used as ring generator

- * Secondary protection diode bridge recommended is 3A, 200V type.
- ** TF1, TF2 and RF1, RF2 are on PLCC only and should be connected together as shown.

NOTE: HC-5524 Applications Diagram shows Ring injected ringing configuration. A Balanced or Tip injected configuration may also be used.

Overvoltage Protection Longitudinal Current Protection

The SLIC device, in conjunction with an external protection bridge, will withstand high voltage lightning surges and power line crosses.

High voltage surge conditions are as specified in Table 2.

The SLIC will withstand longitudinal currents up to a maximum of 40mArms, 20mArms per leg, without any performance degradation.

NOTE: Overvoltage, Surge Condition Limits, listed in Table 2, may be increased with use of additional secondary protection to Tip & Ring.

TABLE 2.

PARAMETER	TEST CONDITION	PEFORMANCE (MAX)	UNITS
Longitudinal	10μs Rise/	±500 (Plastic)	V _{Р-Р}
Surge	1000μs/Fall	±250 (Ceramic)	V _{Р-Р}
Metallic Surge	10μs Rise/	±500 (Plastic)	VР-Р
	1000μs Fall	±250 (Ceramic)	VР-Р
T/GND	10μs Rise/	±500 (Plastic)	V _{Р-Р}
R/GND	1000μs Fall	±250 (Ceramic)	V _{Р-Р}
50/60Hz Current T/GND R/GND	350Vrms Limited to 10Arms	11 (Plastic)	Cycles



HC-5560

August 1991

PCM Transcoder

Features

- Single 5V Supply 10mA Typ.
- . Mode Selectable Coding Including:
 - ► AMI (T1, T1C)
 - ► B8ZS (T1)
 - ► HDB3 (PCM30)
- North American and European Compatibility
- . Simultaneous Encoding and Decoding
- Asynchronous Operation
- Loop Back Control
- Transmission Error Detection
- Alarm Indication Signal
- Replaces MJ1440, MJ1471 and TCM2201 Transcoders

Applications

- North American and European PCM Transmission Lines where Pseudo Ternary Line Code Substitution Schemes are Desired
- Any Equipment that Interfaces T1, T1C, T2 or PCM30 Lines Including Multiplexers, Channel Service Units, (CSUs) Echo Cancellors, Digital Cross-Connects (DSXs), T1 Compressors, etc.


Description

The HC-5560 digital line transcoder provides encoding and decoding of pseudo ternary line code substitution schemes. Unlike other industry standard transcoders, the HC-5560 provides four worldwide compatible mode selectable code substitution schemes, including HDB3 (High Density Bipolar 3), B6ZS, B8ZS (Bipolar with 6 or 8 Zero Substitution) and AMI (Alternate Mark Inversion).


The HC-5560 is fabricated in CMOS and operates from a single 5V supply. All inputs and outputs are TTL compatible. The HC-5560 is available in 20 pin duall-in-line plastic packages over the commercial temperature range, 0°C to +70°C.

Application Note #573, "The HC-5560 Digital Line Transcoder," by D.J. Donovan is available.

Pinout



Functional Diagram



Functional Description

The HC-5560 TRANSCODER can be divided into six sections: transmission (coding), reception (decoding), error detection, all ones detection, testing functions, and output controls.

The transmitter codes a non-return to zero (NRZ) binary unipolar input signal (NRZ Data In) into two binary unipolar return to zero (RZ) output signals (Out 1, Out 2). These output signals represent the NRZ data stream modified according to the selected encoding scheme (i.e., AMI, B8ZS, B6ZS, HDB3) and are externally mixed together (usually via a transistor or transformer network) to create a ternary bipolar signal for driving transmission lines.

The receiver accepts as its input the ternary data from the transmission line that has been externally split into two binary unipolar return to zero signals (A_{in} and B_{in}). These signals are decoded, according to the rules of the selected line code into one binary unipolar NRZ output signal (NRZ Data Out).

The encoder and decoder sections of the chip perform independently (excluding loopback condition) and may operate simultaneously.

The Error output signal is active high for one cycle of CLK DEC upon the detection of any bipolar violation in the received A_{in} and B_{in} signals that is not part of the selected line coding scheme. The bipolar violation is not removed, however, and shows up as a pulse in the NRZ Data Out signal. In addition, the Error output signal monitors the received A_{in} and B_{in} signals for a string of zeros that violates the maximum consecutive zeros allowed for the selected line coding scheme

(i.e., 15 for AMI, 8 for B8ZS, 6 for B6ZS, and 4 for HDB3). In the event that an excessive amount of zeros is detected, the Error output signal will be active high for one cycle of CLK DEC during the zero that exceeds the maximum number. In the case that a high level should simultaneously appear on both received input signals $A_{\rm in}$ and $B_{\rm in}$ a logical one is assumed and appears on the NRZ Data Out stream with the Error output active.

An input signal received at inputs Ain and Bin that consists of all ones (or marks) is detected and signaled by a high level at the Alarm Indication Signal (AIS) output. This is also known as Blue Code. The AIS output is set to a high level when less than three zeros are received during one period of Reset AIS immediately followed by another period of Reset AIS containing less than three zeros. The AIS output is reset to a low level upon the first period of Reset AIS containing 3 or more zeros.

A logic high level on LTE enables a loopback condition where Out 1 is internally connected to A_{in} and Out 2 is internally connected to B_{in} (this disables inputs A_{in} and B_{in} to external signals). In this condition, NRZ Data In appears at NRZ Data Out (delayed by the amount of clock cycles it takes to encode and decode the selected line code). A decode clock must be supplied for this operation.

The output controls are Output Enable and Force AIS. These pins allow normal operation, force Out 1 and Out 2 to zero, or force Out 1 and Out 2 to output all ones (AIS condition).

Pin Assignments

PIN NO.	FUNCTION	DESCRIPTION
1	Force AIS	Pin 19 must be at logic '0' to enable this pin. A logic '1' on this pin forces Out 1 and Out 2 to all ones. A logic '0' on this pin allows normal operation.
2,5	Mode Select 1, Mode Select 2	MS1 MS2 functions as 0 0 AMÍ 0 1 B8ZS 1 0 B6ZS 1 1 HDB3
3	NRZ Data In	Input data to be encoded into ternary form. The data is clocked by the negative going edge of CLK ENC.
4	CLK ENC	Clock encoder, clock for encoding data at NRZ Data In.
6	NRZ Data Out	Decoded data from ternary inputs A _{in} and B _{in} .
7	CLK DEC	Clock decoder, clock for decoding ternary data on inputs A _{in} and B _{in} .
8,9	Reset AIS, AIS	Logic 'O' on Reset AIS resets a decoded zero counter and either resets AIS output to zero provided 3 or more zeros have been decoded in the preceding Reset AIS period or sets AIS to '1' if less than 3 zeros have been decoded in the preceding two Reset AIS periods. A period of Reset AIS is defined from the bit following the bit during which Reset AIS makes a high to low transition to the bit during which Reset AIS makes the next high to low transition.
10	V _{SS}	Ground reference.
11	Error	A logic '1' indicates that a violation of the line coding scheme has been decoded.
12	Clock	"OR" function of A _{in} and B _{in} for clock regeneration when pin 14 is at logic '0', "OR" function of Out 1 and Out 2 when pin 14 is at logic '1'.
13,15	A _{in} , B _{in}	Inputs representing the recieved PCM signal. A _{in} ='1' represents a positive going '1' and B _{in} ='1' represents a negative going '1'. A _{in} and B _{in} are sampled by the positive going edge of CLK DEC. A _{in} and B _{in} may be interchanged.
14	LTE	Loop Test Enable, this pin selects between normal and loop back operation. A logic '0' selects normal operation where encode and decode are independent and asynchronous. A logic '1' selects a loop back condition where Out 1 is internally connected to A _{in} and Out 2 is internally connected to B _{in} . A decode clock must be supplied.
16,17	Out 1, Out 2	Outputs representing the ternary encoded NRZ Data In signal for line transmission. Out 1 and Out 2 are in return to zero form and are clocked out on the positive going edge of CLK ENC. The length of Out 1 and Out 2 is set by the length of the positive clock pulse.
18	Reset	A logic '0' on this pin resets all internal registers to zero. A logic '1' allows normal operation of all internal registers.
19	Output Enable	A logic '1' on this pin forces outputs Out 1 and Out 2 to zero. A logic '0' allows normal operation.
20	V _{DD}	Power to chip.

Static Electrical Specifications Unless Otherwise Specified. Typical parameters at +25°C.
Min-Max parameters are over operating temperature range. V_{DD} = +5V.

SPECIFICATION	SYMBOL	MIN	TYP	MAX	UNITS
Quiescent Device Current	IDD			100	uA
Operating Device Current			10		mA
Out 1, Out 2 Low (Sink) Current $(V_{OL} = 0.4V)$	l _{OL1}	3.2			mA
All Other Outputs Low (Sink) Current ($V_{OL} = 0.8V$)	I _{OL2}	2			mA
All outputs High (Source) Current $(V_{OH} = 4.0V)$	Іон	2			mA
Input Low Current	կլ			10	uA
Input High Current	ин			10	uΑ
Input Low Voltage	VIL	i		0.8	٧
Input High Voltage	VIH	2.4			v
Input Capacitance	C _{IN}			8	pF

Dynamic Electrical Specifications Unless otherwise Specified. Typical parameters at +25°C.
Min-Max parameters are over operating temperature range. VDD = +5V.

SPECIFICATION	SYMBOL	MIN	ТҮР	МАХ	UNITS	FIG.
CLK ENC, CLK DEC Input Frequency	f _{Cl}			8.5	MHz	
CLK ENC, CLK DEC Rise Time (1.544 MHz)	trcl		10	60	ns	1,2
Fall Time	tfcl	1	10	60	ns	1,2
Rise Time (2.048 MHz)	t _{rcl}	ļ	10	40	ns	1,2
Fall Time	tfcl	ĺ	10	40	ns	1,2
Rise Time (6.3212 MHz)	trcl	Į.	10	30	ns	1,2
Fall Time	tfcl		10	30	ns	1,2
Rise Time (8.448 MHz)	trel	1	5	10	ns	1,2
Fall Time	tfcl		5	10	ns	1,2
NRZ-Data In to CLK ENC Data Setup Time	ts	20	l		ns	1
Data Hold Time	tH	20		1	ns	1
AIN, BIN to CLK DEC Data Setup Time	ts	15	ļ		ns	2
Data Hold Time	tH	5			ns	2
CLK ENC to Out 1, Out 2	t _{DD}		23	80	ns	1
Out 1, Out 2 Pulse Width (CLK ENC Duty Cycle = 50%)			ł			
f _{Cl} = 1.544 MHz	tw	ł	324	1	ns	1
f _{cl} = 2.048 MHz	tw	1	224		ns	1
f _{cl} = 6.3212 MHz	tw	ł	79		ns	1
$f_{Cl} = 8.448 \text{ MHz}$	t _W		58		ns	1
CLK DEC to NRZ-Data Out.	tDD		25	54	ns	2
Setup Time CLK DEC to Reset AIS	t _{s2}	35			ns	3
Hold Time of Reset AIS = '0'	th2	20			ns	3
Setup Time Reset AIS = '1' to CLK DEC	t _{s2}	0			ns	3
Reset AIS to AIS output	t _{pd5}			42	ns	3
CLK DEC to Error output	tpd4			62	ns	3

Line Code Descriptions

AMI, Alternate Mark Inversion, is used primarily in North American T1 (1.544 MHz) and T1C (3.152 MHz) carriers. Zeros are coded as the absence of a pulse and one's are coded alternately as positive or negative pulses. This type of coding reduces the average voltage level to zero to eliminate DC spectral components, thereby eliminating DC wander. To simplify timing recovery, logic 1's are encoded with 50% duty cycle pulses.


e.g.
PCM Code 0 0 0 1 0 1 1 1 0 1 0 0 0 0 0 1

AMI Code

To facilitate timing maintenance at regenerative repeaters along a transmission path, a minimum pulse density of logic 1's is required. Using AMI, there is a possibility of long strings of zeros and the required density may not always exist, leading to timing jitter and therefore higher error rates.


A method for insuring minimum logic 1 density by substituting bipolar code in place of strings of 0's is called BNZS or Bipolar with N Zero Substitution. B6ZS is used commonly in North American T2 (6.3212MHz) carriers. For every string of 6 zeros, bipolar code is substituted according to the following rule;

If the immediate preceding pulse is of (—) polarity, then code each group of 6 zeros as 0 -+ 0+-, and if the immediate preceding pulse is of (+) polarity, code each group of 6 zeros as 0+-0-+. One can see the consecutive logic 1 pulses of the same polarity violate the AMI coding scheme.



B8ZS is used commonly in North American T1 (1.544 MHz) and T1C (3.152 MHz) carriers. For every string of 8 zeros, bipolar code is substituted according to the following rules:

- If the immediate preceding pulse is of (-) polarity, then code each group of 8 zeros as 000-+ 0+-.
- 2. If the immediate preceding pulse is of (+) polarity then code each group of 8 zeros as 000+- 0-+.




The BNZS coding schemes, in addition to eliminating DC wander, minimize timing jitter and allow a line error monitoring capability.

Another coding scheme is HDB3, high density bipolar 3 used primarily in Europe for 2.048 MHz and 8.448 MHz carriers. This code is similar to BNZS in that it substitutes bipolar code for 4 consecutive zeros according to the following rule;

- If the polarity of the immediate preceding pulse is (-) and there have been an odd (even) number of logic 1 pulses since the last substitution, each group of 4 consecutive zeros is coded as 000-(+00+).
- If the polarity of the immediate preceding pulse is (+) then
 the substitution is 000+(-00-) for odd (even) number of
 logic 1 pulses since the last substitution.

The 3 in HDB3 refers to the coding format that precludes strings of zeros greater than 3. Note that violations are produced only in the fourth bit location of the substitution code and that successive substitutions produce alternate polarity violations.

Application Diagram



Die Characteristics

Transistor Count		4322
Die Dimensions		119 x 133
Substrate Potential		+V
Process		SAJI CMOS
Thermal Constants (°C/W)	θ_{ja}	θ_{ic}
Plastic DIP, HC-5560	67	25

Timing Waveforms




FIGURE 1. TRANSMITTER (CODER) TIMING WAVEFORMS




FIGURE 2. RECEIVER (DECODER) TIMING WAVEFORMS




FIGURE 3. RESET AIS INPUT, AIS OUTPUT, ERROR OUTPUT




FIGURE 4.

Two consecutive periods of Reset AlS, each containing less than three zeros, sets AlS to a logic '1' and remains in a logic '1' state until a period of Reset AlS contains three or more zeros.




FIGURE 5.

Zeros which occur during a high to low transition of Reset AIS are counted with the zeros that occured before the high to low transition.




FIGURE 6. ENCODE TIMING AND DELAY

Data is clocked on the negative edge of CLK ENC and appears on Out 1, and Out 2. Out 1 and Out 2 are interchangable. Bipolar violations and all other pulses inserted by the line coding scheme to encode strings of zeros are labled with an "S".




FIGURE 7. DECODE TIMING AND DELAY

Data that appears on A_{in} and B_{in} is clocked by the positive edge of CLK DEC, decoded and zeros are inserted for all valid line code substitutions. The data then appears in non-return to zero form at output NRZ Data Out. A_{in} and B_{in} are interchangable.




FIGURE 8.

The ERROR signal indicates bipolar violations that are not part of a valid substitution.



HC-55536

August 1991

Continuous Variable Slope Delta Demodulator (CVSD)

Features

- All Digital
- Requires Fewer External Parts
- . Low Power Drain: 1.5mW from Single 3V-7V Supply
- Time Constants Determined by Clock Frequency;
 No Calibration or Drift Problems; Automatic Offset Adjustment
- Filter Reset by Digital Control
- Automatic Overload Recovery
- Automatic "Quiet" Pattern Generation

Applications


- Voice Decoder for Digital Systems and Speech Syntheses
- Voice Main
- Audio Manipulations; Delay Lines, Echo Generation/ Suppression, Special Effects, etc.
- Pager/Satellites

Description

The HC-55536 is a CMOS integrated circuit used to convert serial NRZ digital data to an analog (voice) signal. Conversion is by delta demodulation, using the Contrinuously Variable Slope (CVSD) method of demodulation.

While signals are compatible with other CVSD circuits, the internal design is unique. The analog loop filters have been replaced by digital filters which use very low power and require no external timing components. This digital approach allows inclusion of many desirable features, which otherwise would be difficult to implement. The device is usable from 9Kbits/sec to above 64Kbits/sec, and may be easily configured with the HC-55536 CVSD for a complete transmit/receive voice channel.

The HC-55536 is available in a 14 pin Ceramic DIP package.



Absolute Maximum Ratings

Aboolate maximum natingo	
Voltage at Any PinGND -0.3V to V _{DD} +0.3V	Operating Temperature Ranges
Maximum V _{DD} Voltage	HC-55536-50°C to +75°C
Minimum V _{DD} Voltage+3.0V	HC-55536-940°C to +85°C
Operating V _{DD} Range+3.0V to +7.0V	Storage Temperature Range65°C to +150°C
Junction Temperature	

Electrical Specifications Unless Otherwise Specified: V_{DD} = +5.0V; Bit Range = 16K Bits/sec; typical parameters are at +25°C. Min-Max parameters are over operating temperature.


PARAMETER	MIN	TYP	MAX	UNIT	NOTE
Clock Sampling Rate	9	16	64	Kbps	(1)
Clock Duty Cycle	30		70	%	
Supply Voltage	+3.0		+7.0	v	
Supply Current		0.3	1.5	mA	
Logic "1" Input, VIH	3.5	4.5	ĺ	v	(2)
Logic "O" Input , VIL			1.5	v	(2)
Audio Output Voltage		0.5	1.2	V _{rms}	(3)
Audio Output Impedance		150	į .	kΩ	(4)
Syllabic Filter Time Constant		4.0	į	ms	(5)
L.P. Signal estimate Filter Time Conatant		1.0		ms	(5)
Step Size Ratio		24	[dB	(6)
Resolution		0.1	[%	(7)
Minimum Step Size		0.2		%	(8)
Signal/Noise Ratio	25			dB	
Quieting Pattern Amplitude	20	10		mV_{p-p}	(9)
Clamping Threshold		0.75		F. S.	(11)

NOTES:

- There is one NRZ data bit per clock period. Clock must be phased with digital data such that a positive clock transition occurs in the middle of each received data bit. Clock may be run at greater than 64Kbps or less than 9Kbps.
- Logic inputs are CMOS compatible at supply voltage and are diode protected. Digital data input is NRZ at clock rate and changes with negative clock transitions.
- This output includes a DC bias of V_{DD}/2; therefore, an AC coupling capacitor is required unless the output filter also includes this bias.
- 4. Presents approximately 150K Ω in series with recovered audio voltage. Zero-signal reference is $V_{DD}/2$.
- Note that filter time cinstants are inversely proportional to clock rate. Both filters approximate single pole responses.

- Step size compression ratio of the syllabic filter is defined as the ratio of the filter output, with an equal 1-0 bit density input to the filter, to its minimum output.
- Minimum quantization voltage level expressed as a percentage of supply voltage.
- 8. The minimum step size between levels is twice the resolution.
- The "quieting" pattern or idle-channel audio output steps at ½ the bit rate, changing state on negative clock transitions.
- 10. The recovered signal will be clamped, and the computation will be inhibited, when the recovered singal reaches threequarters of full-scale value, and will unclamp when it falls below this value (positive or negative).

HC-55536






FIGURE 1 - TRANSFER FUNCTION FOR CVSD AT 16Kbps

Die Characteristics


Transistor Count		179	30
Die Dimensions		154 x 9	93
Substrate Potential			ŀ۷
Process		SAJI CMC	S
Thermal Constants (°C/W)	θ_{ja}	θ_{ic}	
Ceramic DIP, HC-55536	75	15	

Pin Description

PIN NO. 14-LEAD DIP	SYMBOL	DESCRIPTION
1	V _{DD}	Positive supply voltage.
2	N.C.	No internal connection is made to this pin.
3	Audio Out	Recovered audio out. Presents approximately 150K Ω source with DC offset of VDD/2 should be externally AC couples.
4	N.C.	No internal connection is made to this pin.
5	N.C.	No internal connection is made to this pin.
6,7	N.C.	No internal connection is made to these pins.
8	Digital GND.	Logic Ground.
9	Clock	Sampling rote clock must be synchronized with the digital input data such that the data is valid at the positive clock transition.
10	N.C.	No internal connection is made to this pin.
11	N.C.	No internal connection is made to this pin.
12	Digital In	Input for the received serial NRZ digital data.
13	FZ	Active low logic input. Activating this input resets the internal logic and forces the recovered audio output into the "quieting" condition.
14	N.C.	No internal connection is made to this pin.

NOTE: No active input should be left in a "floating condition".

Timing Waveforms



^tDS: DATA SET UP TIME 100ns TYPICAL

FIGURE 2 - CVSD TIMING DIAGRAM



HC-55564

Continuously Variable Slope Delta-Modulator (CVSD)

August 1991

Features

- All Digital
- Requires Few External Parts
- Low Power Drain: 1.5mW Typical From Single 3.0V-7V Supply
- Time Constants Determined by Clock Frequency;
 No Calibration or Drift Problems: Automatic Offset Adjustment
- Half Duplex Operation Under Digital Control
- Filter Reset Under Digital Control
- Automatic Overload Recovery
- · Automatic "Quiet" Pattern Generation
- AGC Control Signal Available

Applications

- Voice Transmission Over Data Channels (Modems)
- Voice/Data Multiplexing (Pair Gain)
- Voice Encryption/Scrambling
- Voicemail
- Audio Manipulations: Delay Lines,
 Time Compression, Echo Generation/Suppression,
 Special Effects, etc.
- Pagers/Satellites
- Data Aquisition Systems
- Voice I/O for Digital Systems and Speech Synthesis Requiring Small Size, Low Weight, and Ease of Reprogrammability


Description

The HC-55564 is a half duplex modulator/demodulator CMOS intergrated circuit used to convert voice signals into serial NRZ digital data and to reconvert that data into voice. The conversion is by delta-modulation, using the Continuously Variable Slope (CVSD) method of modulation/de-modulation.

While the signals are compatible with other CVSD circuits, the internal design is unique. The analog loop filters have been replaced by very low power digital filters which require no external timing components. This approach allows inclusion of many desirable features which would be difficult to implement using other approaches.

The fundamental advantages of delta-modulation, along with its simplicity and serial data format, provide an efficient (low data rate/low memory requirements) method for voice digitization.

The HC-55564 is usable from 9K bits/sec to above 64Kbps. The unit is available in a 14 pin Ceramic DIP, in commercial 0°C to +75°C and industrial -40°C to +85°C, temperature ranges. See the Harris Military databook for a Mil-Std-883C compliant CVSD. Application Notes 607 and 576 are available.



CAUTION: These devices are sensitive to electrostatic discharge. Proper I.C. handling procedures should be followed. Copyright © Harris Corporation 1991

Pin Description

PIN # 14-PIN DIP	SYMBOL	DESCRIPTION
1	V _{DD}	Positive Supply Voltage. Voltage range is +3.0V to +7.0V.
2	Analog GND	Analog Ground connection to D/A ladders and comparator.
3	АОИТ	Audio Out recovered from 10 bit DAC. May be used as side tone at the transmitter. Presents approximately 150 kilohm source with D.C. offset of V _{DD} /2. Within ±2dB of Audio Input. Should be externally AC coupled.
4	ĀĠĊ	Automatic Gain Control output. A logic low level will appear at this output when the recovered signal excursion reaches one-half of full scale value. In each half cycle full scale is V _{DD} /2. The mark-space ratio is proportional to the average signal level.
5	Ain	Audio Input to comparator. Should be externally AC coupled. Presents approximately 280 kilohms in series with $V_{\mbox{DD}}/2$.
6, 7	NC	No internal connection is made to these pins.
8	Digital GND	Logic ground. 0V reference for all logic inputs and outputs.
9	Clock	Sampling rate clock. In the decode mode, must be synchronized with the digital input data such that the data is valid at the positive clock transition. In the encode mode, the digital data is clocked out on the negative going clock transition. The clock rate equals the data rate.
10	Encode/ Decode	A single CVSD can provide half-duplex operation. The encode or decode function is selected by the logic level applied to this input. A low level selects the encode mode, a high level the decode mode.
11	ĀPĪ	Alternate Plain Text input. Activating this input caused a digital quieting pattern to be transmitted, however; internally the CVSD is still functional and a signal is still available at the A _{OUT} port. Active low.
12	Digital In	Input for the received digital NRZ data.
13	FZ	Force Zero input. Activating this input resets the internal logic and forces the digital output and the recovered audio output into the "quieting" condition. An alternating 1–0 pattern appears at the digital output at ½ the clock rate. When this is decoded by a receive CVSD, a 10mVp-p inaudible signal appears at audio output. Active low.
14	Digital Out	Output for transmitted digital NRZ data.

NOTE: No active input should be left in a "floating condition."

Absolute Maximum Ratings

Voltage at Any PinGND -0.3V to V _{DD} +0.3V	Operating Temperature Ranges
Maximum V _{DD} Voltage	HC-55564-5, -70°C to +75°C
Minimum VDD Voltage+3.0V	HC-55564-940°C to +85°C
Operating V _{DD}	HC-55564-255°C to +125°C
Junction Temperature+175°C	Storage Temperature65°C to +150°C

Electrical Specifications Unless Otherwise Specified, typical parameters are at $+25^{\circ}$ C, min-max are over operating temperature ranges. V_{DD} = +5.0V, Sampling Rate = 16Kbps, AG = DG = 0V, A_{IN} = 1.2Vrms.


SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	CONDITIONS
CLK	Sampling Rate	9	16	64	Kbps	Note 1
I _{DD}	Supply Current	-	0.3	1.5	mA	
VIH	Logic '1' Input	3.5	-	-	v	Note 2
V₁L	Logic '0' Input	_	-	1.5	v	Note 2
v _{OH}	Logic '1' Output	4.0	-	-	v	Note 3
VOL	Logic '0' Output	-	-	0.4	v	Note 3
	Clock Duty Cycle	30	_	. 70	%	
AIN	Audio Input Voltage	-	0.5	1.2	Vrms	AC Coupled. Note 4
AOUT	Audio Output Voltage	-	0.5	1.2	Vrms	AC Coupled. Note 5
Z _{IN}	Audio Input Impedance	-	280	-	kΩ	Note 6
ZOUT	Audio Output Impedance	-	150	-	kΩ	Note 6
A _{E-D}	Transfer Gain	-2.0	-	+2.0	dB	No Load. Audio In to Audio Out.
ΑE	Encode Gain	-	0.34	-	dB	
AD	Decode Gain	-	1.23	-	dB	
t _{SF}	Syllabic Filter Time Constant	-	4.0	-	mS	Note 7
^t SE	Signal Estimate Filter Time Constant	1.0	-	-	mS	Note 7
	Resolution	-	0.1	-	%	Note 8
į	Minimum Step Size	-	0.2	-	%	Note 9
VQP	Quieting Pattern Amplitude	~	10	-	mVp~p	$\overline{FZ} = 0V$ or $\overline{APT} = 0V$, or $A_{IN} = 0V$. Note 10, 13
V _{ATH}	AGC Threshold	-	0.5	-	F.S.	Note 11
Vстн	Clamping Threshold	-	0.75	-	F.S.	Note 12

NOTES:

- There is one NRZ (Non-Return Zero) data bit clock period. Data is clocked out on the negative clock edge. Data is clocked into the CVSD on the positive going edge (see Figure 2). Clock may be run at less than 9Kbps and greater than 64Kbps.
- Logic inputs are CMOS compatible at supply voltage and are diode protected. Digital data input is NRZ at clock rate.
- Logic outputs are CMOS compatible at supply voltage and will withstand short-circuits to V_{DD} or ground. Digital data output is NRZ and changes with negative clock transitions. Each output will drive one LS TTL load.
- Recommended voice input range for best voice performance. Should be externally AC coupled.
- May be used for side-tone in encode mode. Should be externally AC coupled. Varies with audio input level by ±dB.
- Presents series impedance with audio signal. Zero signal reference is approximately V_{DD}/2.

- 7. Note that filter time constants are inversely proportional to clock rate. Both filters approximate single pole responses.
- Minimum quantization voltage level expressed as a percentage of supply voltage.
- 9. The minimum step size between levels is twice the resolution.
- The "quieting" pattern or idle-channel audio output steps at one-half the bit rate, changing state on negative clock transitions.
- A logic "O" will appear at the AGC output pin when the recovered signal reaches one-half of full-scale value (positive or negative), i.e. at V_{DD}/2 ±25% of V_{DD}.
- 12. The recovered signal will be clamped, and the computation will be inhibited, when the recovered signal reaches three-quarters of full-scale value, and will unclamp when it falls below this value (positive or negative).
- 13. Typical encoding threshold for quieting pattern generation is 6.5mVrms at 1kHz input signal, 16kHz clock. The threshold varies inversly with input frequency and proportionally with clock frequency.

Timing Waveforms




tns: DATA SET UP TIME, 100ns TYPICAL

FIGURE 2. CVSD TIMING DIAGRAM

Die Characteristics

Transistor Count		1896
Die Dimensions		154 x 93
Substrate Potential		+V
Process		. SAJI CMOS
Thermal Constants (°C/W)	θ_{ja}	$\theta_{j_{\mathbf{C}}}$
Ceramic DIP	75	15


Interface Circuit for HC-55564 CVSD



CVSD Hookup for Evaluation

The circuit in Figure 3 is sufficient to evaluate the voice quality of the CVSD, since when encoding the feedback signal at the audio output pin is the reconstructed audio input signal. CVSD design considerations are as follows:

- Care should be taken in layout to maintain isolation between analog and digital signal paths for proper noise consideration.
- 2) Power supply decoupling is necessary as close to the device as possible. A 0.1 µf should be sufficient.
- 3) Ground, then power, must be present before any input signals are applied to the CVSD. Failure to observe this may cause a latchup condition which may be destructive. Latchup may be removed by cycling the power off/ on. A power-up reset circuit may be used that strobes Force Zero (Pin 13) during power-up as follows:



- 4) Analog (signal) ground (Pin 2) should be externally tied to Pin 8 and power ground. It is recommended that the A_{IN} and A_{OUT} ground returns connect only to Pin 2.
- 5) Digital inputs and outputs are compatible with standard CMOS logic using the same supply voltage. All unused logic inputs must be tied to the appropriate logic level for desired operation. TTL outputs will require 1K Ohm pullup resistors. Pins 4 and 14 will each drive CMOS logic or one low power TTL input.
- 6) Since the Audio Out pins are internally DC biased to VDD/2, AC coupling is required. In general, a value of 0.1μf is sufficient for AC coupling of the CVSD audio pins to a filter circuit.
- 7) The AGC output may be externally integrated to drive an AGC pre-amp, or it could drive an LED indicator through a buffer to indicate proper speaking volume.

Figures 4, 5, and 6 illustrate the typical frequency response of the HC-55564 for varying input levels and for varying sampling rates. To prevent slope overload (slew limiting), the OdB boundry should not be exceeded. The frequency response is directly proportional to the sampling clock rate.

The flat bandwidth at 0dB doubles for every 16kHz increase in sampling rate. The output levels were measured in the encode mode, without filtering, from A_{IN} to A_{OUT} , at $V_{DD} = +5V$. 0dB = 1.2Vrms.




FIGURE 4. 16Kbps




FIGURE 5. 32Kbps




FIGURE 6. 64Kbps

The following typical performance distortion graphs were realized with the test configuration of Figure 7. The measurement vehicle for Total Harmonic Distortion (THD) was an HP-339A distortion measurement set, and for 2nd and 3rd

2ND AND 3RD HARMONIC DISTORTION

harmonic distortion, an HP-3582A spectrum analyzer. All measurement conditions were at $V_{DD} = +5V$, and 2nd and 3rd harmonic distortion measurements were C-message filtered. OdB = 1.2Vrms.

2ND AND 3RD HARMONIC DISTORTION




FIGURE 7. TEST AND MEASUREMENT CIRCUIT





FIGURE 8. CVSD SIGNAL LEVEL vs. TOTAL HARMONIC DISTORTION



	•	

HARRIS QUALITY AND RELIABILITY

	PAGE
INTRODUCTION	10-3
THE ROLE OF THE QUALITY ORGANIZATION	10-3
THE IMPROVEMENT PROCESS	10-3
DESIGNING FOR MANUFACTURABILITY	10-5
HARRIS SEMICONDUCTOR STANDARD PROCESSING FLOWS	10-6
CONTROLLING AND IMPROVING THE MANUFACTURING PROCESS - SPC/DOX	10-8
AVERAGE OUTGOING QUALITY (AOQ)	10-9
Training	10-9
Incoming Materials	10-10
MANUFACTURING SCIENCE - CAM, JIT	10-11
Computer Aided Manufacturing (CAM)	10-11
Just In Time (JIT)	10-11
MEASUREMENT	10-12
Analytical Services Laboratory	10-12
Calibration Laboratory	10-12
Failure Analysis Laboratory	10-13
RELIABILITY	10-13
Reliability Assessment and Enhancement	10-13
Qualifications	10-13
In-Line Reliability Monitors	10-13
PRODUCT/PACKAGE RELIABILITY MONITORS	10-13
PFAST ACTION REQUEST FORM	10-14
RELIABILITY FUNDAMENTALS	10-15
Failure Rate Primer	10-15
Failure Rate Calculations	10-16
Acceleration Factors	10-16
Activation Energy	10-16
Qualification Procedures	10-18

Harris Quality & Reliability

Introduction

Success in the integrated circuit industry means more than simply meeting or exceeding the demands of today's market. It also includes anticipating and accepting the challenges of the future. It results from a process of continuing improvement and evolution, with perfection as the constant goal.

Harris Semiconductor's commitment to supply only top value integrated circuits has made quality improvement a mandate for every person in our work force — from circuit designer to manufacturing operator, from hourly employee to corporate executive. Price is no longer the only determinant in marketplace competition. Quality, reliability, and performance enjoy significantly increased importance as measures of value in integrated circuits.

Quality in integrated circuits cannot be added on or considered after the fact. It begins with the development of capable process technology and product design. It continues in manufacturing, through effective controls at each process or step. It culminates in the delivery of products which meet or exceed the expectations of the customer.

The Role of The Quality Organization

The emphasis on building quality into the design and manufacturing processes of a product has resulted in a significant refocus of the role of the Quality organization. In addition to facilitating the development of SPC and DOX programs and working with manufacturing to establish control charts, Quality professionals are involved in the measurement of equipment capability, standardization of inspection equipment and processes, procedures for chemical controls, analysis of inspection data and feedback to the manufacturing areas, coordination of efforts for process and product improvement, optimization of environmental or raw materials quality, and the development of quality improvement programs with vendors.

At critical manufacturing operations, process and product quality is analyzed through random statistical sampling and product monitors. The Quality organization's role is changing from policing quality to leadership and coordination of quality programs or

procedures through auditing, sampling, consulting, and managing Quality Improvement projects.

To support specific market requirements, or to ensure conformance to military or customer specifications, the Quality organization still performs many of the conventional quality functions (e.g., group testing for military products or wafer lot acceptance). But, true to the philosophy that quality is everyone's job, much of the traditional on-line measurement and control of quality characteristics is where it belongs — with the people who make the product. The Quality organization is there to provide leadership and assistance in the deployment of quality techniques, and to monitor progress.

The Improvement Process




FIGURE 1. STAGES OF STATISTICAL QUALITY TECHNOLOGY

Harris Semiconductor's quality methodology is evolving through the stages shown in Figure 1. In 1981 we embarked on a program to move beyond Stage I, and we are currently in the transition from Stage II to Stage III, as more and more of our people become involved in quality activities. The traditional "quality" tasks of screening, inspection, and testing are being replaced by more effective and efficient methods, putting new tools into the hands of all employees. Table 1 illustrates how our quality systems are changing to meet today's needs.

TABLE 1. TYPICAL ON-LINE MANUFACTURING/QUALITY FUNCTIONS

AREA	FUNCTION	MANUFACTURING CONTROLS	QA/QC MONITOR AUDIT
Wafer Fab	JAN Self-Audit		, x
	Environmental	· I	· ·
	- Room/Hood Particulates	×	x
	- Temperature/Humidity	X	X
	- Water Quality	ì	X
	Product Product	1	1
	- Junction Depth	X	1
	- Sheet Resistivities	X	
	- Defect Density	X	X
	Critical Dimensions Visual Inspection	X X	X X
	- Visual Inspection - Lot Acceptance	^	l ŝ
	Process	1	1 ^
	- Film Thickness	x	l x
	- Implant Dosages	l â	^
	- Capacitance Voltage Changes	l	/ x
	- Conformance to Specification	Î x	l â
	Equipment	1 ^	1 ^
	- Repeatability	x	l x
	- Profiles	l	l
	- Calibration	^	l ŝ
	- Preventive Maintenance	- x	l ŝ
Assembly	JAN Self-Audit		×
Assembly	Environmental	1	^
	- Room/Hood Particulates	x	l x
	- Temperature/Humidity	l ŝ	l ŝ
	- Water Quality	1 ^	l ŝ
	Product	1	n n
	- Documentation Check	}) x
	- Dice Inspection	1 x	X
	- Wire Bond Pull Strength/Controls	x	X
	- Die Sear Controls		X.
	- Pre-Seal Visual	l x	X
	- Fine/Gross Leak	l x	l x
	- PIND Test	l x	1
	- Lead Finish Visuals, Thickness	l x) x
	- Die Shear	•) x
	- Solderability	ļ	} x
	Process		1
	- Operator Quality Performance	×) x
	- Saw Controls) x	İ
	 Die Attach Temperatures) x) x
	- Seal Parameters	x	1
	- Seal Temperature Profile	×	X
	- Sta-Bake Profile	(x	1
	- Temp Cycle Chamber Temperature	X	X
	- ESD Protection) x	X
	- Plating Bath Controls) ×	Ì
	- Mold Parameters	X	X
Test	JAN Self-Audit		x
-	Temperature/Humidity	x	l x
	ESD Controls	×	
	Temperature Test Calibration	l ×	1
	Test System Calibration	x	l
	Test Procedures	1	x
	Control Unit Compliance	x	1
	Lot Acceptance Conformance	x	1
	Group A Lot Acceptance		x
Probe	JAN Self-Audit		x
	Wafer Repeat Correlation	X	1
	Visual Requirements	x	x
	Documentation	(x	(x

TABLE 1. TYPICAL ON-LINE MANUFACTURING/QUALITY FUNCTIONS (CONTINUED)

AREA	FUNCTION	MANUFACTURING CONTROLS	QA/QC MONITOR AUDIT
Burn-In	JAN Self-Audit Functionality Board Check Oven Temperature Controls Procedural Conformance	X X	x x
Brand	JAN Self-Audit ESD Controls Brand Permanency Temperature/Humidity Procedural Conformance	X X X	x x x x x
QCI Inspection	JAN Self-Audit Group B Conformance Group C and D Conformance		X X X

Designing For Manufacturability

Assuring quality and reliability in integrated circuits begins with good product and process design. This has always been a strength in Harris Semiconductor's quality approach. We have a very long lineage of high reliability, high performance products that have resulted from our commitment to design excellence. All Harris products are designed to meet the stringent quality and reliability requirements of the most demanding end equipment applications, from military and space to industrial and telecommunications. The application of new tools and methods has allowed us to continuously upgrade the design process.

Each new design is evaluated throughout the development cycle to validate the capability of the new product to meet the end market performance, quality, and reliability objectives.

The validation process has four major components:

- 1. Design simulation/optimization
- 2. Layout verification
- 3. Product demonstration
- 4. Reliability assessment.


Harris designers have an extensive set of very powerful Computer-Aided Design (CAD) tools to create and optimize product designs (see Table 2).

TABLE 2. APPROACH AND IMPACT OF STATISTICAL QUALITY TECHNOLOGY

	STAGE	APPROACH	IMPACT	
-	Product Screening	Stress and Test Defective Prediction	Limited Quality Costly After-The-Fact	
11	Process Control	Statistical Process Control Just-In-Time Manufacturing	Identifies Variability Reduces Costs Real Time	
111	Process Optimization	Design of Experi- ments Process Simulation	Minimizes Variability Before-The-Fact	
IV	Product Optimization	Design for Produc- ibility Product Simulation	Insensitive to Variability Designed-In Quality Optimal Results	

Special Testing

Harris Semiconductor offers several standard screen flows to support a customer's need for additional testing and reliability assurance. These flows include environmental stress testing, burn-in, and electrical testing at temperatures other than +25°C. The flows shown on pages 9-6 and 9-7 indicate the Harris standard screening processes. In addition, Harris can supply products tested to customer specifications both for electrical requirements and for non-standard environmental stress screening. Consult your field sales representative for details.






	TABLE 3. SUMMARIZING C	UNITRUL APPLICATIONS	
	FAE	1	
Diffusion Junction Depth Sheet Resistivities Oxide Thickness Implant Dose Calibration Uniformity	Thin Film Film Thickness Uniformity Refractive Index Film Composition	Photo Resist Critical Dimension Resist Thickness Etch Rates	Measurement Equipmen Critical Dimension Film Thickness 4 Point Probe Ellipsometer
	ASSEM	BLY	
 Pre-Seal Die Prep Visuals Yields Die Attach Heater Block Die Shear Wire Pull Saw Blade Wear Pre-Cap Visuals 	Post-Seal Internal Package Moisture Tin Plate Thickness PIND Defect Rate Solder Thickness Leak Tests Module Rm. Solder Pot Temp Seal Temperature Cycle	Measurement XRF Radiation Counter Thermocouples GM-Force Measurement .	
	TES	Т	
- Handlers/Test Systems - Monitor Failures - Defect Pareto Charts - Lead Strengthening Quality - Lot % Defective - After Burn-In PDA - ESD Failures per Month			
	ОТНЕ	ER	
IQC Vendor Performance Material Criteria Quality Levels	Environment Water Quality Clean Room Control	IQC Measurement/Analysis XRF ADE 4 Point Probe Chemical Analysis Equipme	ent

Controlling and Improving the Manufacturing Process - SPC/DOX

Statistical process control (SPC) is the basis for quality control and improvement at Harris Semiconductor. Harris manufacturing people use over 1,000 Shewhart control charts to determine the normal variabilities in processes, materials, and products. Critical process variables are measured and control limits are plotted on the control charts. Appropriate action is taken if the charts show that a variable is outside the process control limits or indicates a trend toward the limit. These same control charts are powerful tools for use in reducing variations in processing, materials, and products. Table 3 lists some typical manufacturing applications of control charts at Harris Semiconductor.

But SPC is only part of the solution. Processes which operate in statistical control are not always capable of meeting engineering requirements. The conventional way of dealing with this in the semiconductor industry has been to implement 100% screening or inspection steps to remove defects, but these techniques are insufficient to meet today's demands for the highest reliability and perfect quality performance.

Harris still uses screening and inspection to "grade" products and to satisfy specific customer requirements for burn-in, multiple temperature test insertions, environmental screening, and visual inspection as value-added testing options. However, inspection and screening are limited in their ability to reduce product

defects to the levels expected by today's buyers. In addition, screening and inspection have an associated expense, which raises product cost.

Harris engineers are, instead, using Design of Experiments (DOX), a scientifically disciplined mechanism for evaluating and implementing improvements in product processes, materials, equipment, and facilities. These improvements are aimed at reducing the number of defects by studying the key variables controlling the process, and optimizing the procedures or design to yield the best result. This approach is a more time-

TABLE 4. HARRIS I.C. DESIGN TOOLS

	PRODUCTS		
DESIGN STEP	ANALOG	DIGITAL	
Functional Simulation	Slice	Silos Proteous Socrates	
Parametric Simulation	Slice Monte Carlo	Slice	
Schematic Capture	Note 1	Daisy SDA-Mass Comp	
Functional Checking	Note 1	SDA-LVS	
Rules Checking	Calma-DRC	Harris Dash	
Parasitic Extraction	Note 1	SDA-LVS	

NOTE 1. Tools are in Development.

consuming method of achieving quality perfection, but a better product results from the efforts, and the basic causes of product nonconformance can be eliminated.

SPC, DOX, and design for manufacturability, coupled with our 100% test flows, combine in a product assurance program that delivers the quality and reliability performance demanded for today and for the future.

Average Outgoing Quality (AOQ)

Average Outgoing Quality is a yardstick for our success in quality manufacturing. The average outgoing electrical defective is determined by randomly sampling units from each lot and is measured in parts per million (PPM). The current procedures and sampling plans outlined in MIL-STD-883 and MIL-M-38510 are used by our quality inspectors.




FIGURE 2. DEFECTIVE PARTS PER MILLION

The focus on this quality parameter has resulted in a continuous improvement over the past three years. AOQ has improved from 1,000 PPM to less than 100 PPM, and the goal for 1989 is to continue improvement toward a goal of 0 PPM.

Training

The basis of a successful transition from conventional quality programs to more effective, total involvement is training. Extensive training of personnel involved in product manufacturing began in 1984 at Harris, with a comprehensive development program in statistical methods. Using the resources of the University of Tennessee, private consultants, and internally developed programs, training of over 2,000 engineers, supervisors, and operators/technicians has been completed.

Nearly 1,000 operators, 100 supervisors, and more than 800 engineers have been trained in SPC methods, providing them with tools to improve the overall level of uniformity of Harris products. Almost 300 engineers have received training in DOX methods: learning to evaluate changes in process operations, set up new processes, select or accept new equipment, evaluate materials, select vendors, compare two or more pieces of equipment, and compare two or more process techniques.

Over the past four years, Harris has also deployed a comprehensive training program for hourly operators and supervisors in job requirements and functional skills. All hourly manufacturing employees participate (see Table 5).

TABLE 5. SUMMARY OF TRAINING PROGRAMS

COURSE	AUDIENCE	LENGTH	TOPICS COVERED
SPC	Manufacturing Operators	8 Hours	Basic Philosophy, Statistical Calculations Graphing Techniques, Pareto Charts, Control Charts
SPC	Manufacturing Supervisors	21 Hours	Basic Philosophy, Statistical Calculations Graphing Techniques, Pareto Charts, Control Charts, Testing for Inspector Agreement, Cause & Effect Diagrams, 1 & 2 Sample Methods
SPC	Engineers and Managers	48 Hours	Basic Philosophy, Graphical Methods, Control Charts, Rational Subgrouping, Variance Components, 1 & 2 Sample Methods, Pareto Charts, Cause & Effect Diagrams
DOX (Design of Experiments)	Engineers and Managers	88 Hours	Factorial Designs, Fractional Factorial Designs, Blocking Designs, Variance Components, Computer Usage, Normal Probability Plotting
RSM (Response Surface Methods)	Engineers and Managers	40 Hours	Steepest Ascent, Central Composite Designs, Box-Behnken Designs, Computer Usage, Contour Plotting, Second Order Response Surfaces
Continuous Improvement Methods	Manufacturing Supervisors	12 Hours	Basic Philosophy, Pareto Analysis, Imagineering, Run Charts, Cause & Effect Diagrams, Histograms, Ideas of Control Charts
SPC- The Essentials	Department-Level Work Groups	20 Hours	Basic Philosophy, of Continous Improvement, Imagineering Pareto Charts, Cause & Effect Diagrams, Flow Charts, Graphical Display, Control Charts, Ideas of Experiment

Incoming Materials

With statistical procedures in place to improve quality in the manufacturing operation, the impact of silicon, chemicals, gases, and other materials used in processing the product has become more measurable. Quality and consistency are important; it is logical to feed the manufacturing line with materials manufactured by vendors using equivalent statistical controls.

In order to ensure optimum quality of materials purchased from vendors, Harris initiated and coordinated an aggressive program to link key suppliers to our manufacturing operations. This network is formed by certifying strategic vendors who meet the highest

quality standards while demonstrating a commitment to the use of statistical controls in their manufacturing operations.

SPC seminars, development of open working relationships, understanding of manufacturing needs and vendor capabilities, and continual improvement programs are all part of the certification process. Certified suppliers have passed stringent quality and SPC audits, while continuing to supply material with 100% conformance to Harris requirements.

In addition to the certification process, Harris has worked to promote improved quality in the performance of all our qualified vendors, who must meet rigorous incoming inspection criteria (see Table 6).

TABLE 6. INCOMING QUALITY CONTROL MATERIAL QUALITY CONFORMANCE

MATERIAL	INCOMING INSPECTIONS	VENDOR DATA REQUIREMENTS			
Silicon	Resistivity Crystal Orientation Dimensions Edge Conditions Taper Thickness Total Thickness Variation Backside Criteria Oxygen Carbon Carbon	Equipment Capability Control Charts Oxygen Resistivity Control Charts Related to Enhanced Gettering Total Thickness Variation Total Indicated Reading Particulates Certificate of Analysis for all Critical Parameters			
Chemicals/Photoresists/ Gases	Chemicals Assay Major Contaminants Molding Compounds Spiral Flow Thermal Characteristics Gases Impurities Photoresists Viscosity Film Thickness Solids Pinholes	Certificate of Analysis on all Critical Parameters Control Charts Assay Contaminants Water Selected Parameters Control Charts Assay Contaminants Control Charts on Photospeed Thickness UV Absorbance Filterability Water Contaminants			
Thin Film Materials	Assay Selected Contaminants	Control Charts Assay Contaminants Dimensional Characteristics Certificate of Analysis for all Critical Parameters			
Assembly Materials	Visual Inspection Physical Dimension Checks Lead Integrity Glass Composition Bondability Intermetallic Layer Adhesion Ionic Contaminants Thermal Characteristics Lead Coplanarity Plating Thickness Hermeticity	Certificate of Analysis Process Control Charts on Outgoing Product Checks and In-Line Process Controls			

Manufacturing Science - CAM, JIT

In addition to SPC and DOX as key tools to control the product and processes, Harris is deploying other management mechanisms in the factory. On first examination, these tools appear to be directed more at schedules and capacity. However, they have a significant impact on quality results.

Computer Aided Manufacturing (CAM)

CAM is a computer based inventory and productivity management tool which allows personnel to quickly identify production line problems and take corrective action. In addition, CAM improves scheduling and allows Harris to more quickly respond to changing customer requirements and aids in managing work in process (WIP) and inventories.

The use of CAM has resulted in significant improvements in many areas. Better wafer lot tracking has facilitated a number of process improvements by correlating yields to process variables. In several places CAM has greatly improved capacity utilization through better planning and scheduling. Queues have been reduced and cycle times have been shortened — in some cases by as much as a factor of 2.

The most dramatic benefit has been the reduction of WIP inventory levels, in one area by 500%. This results in fewer lots in the area and a resulting quality improvement. In wafer fab, defect rates are lower because wafers spend less time in production areas awaiting processing. Lower inventory also improves morale and brings a more orderly flow to the area. CAM facilitates all of these advantages.

3 STEPPERS 3 PE'S 9 PE'S PRE - INSPECT DEV COAT COAT

Just In Time (JIT)

A key adjunct to the CAM activity is Just In Time (JIT) material management. This is more than an inventory reduction technique: in many cases it involves reorganization of facilities and people. The essential concept is to form work units that are responsible for doing the whole job rather than bits of it. An employee has control over equipment, maintenance, cleanliness, scheduling, material, quality, and improvements.

In one Harris example, a photoresist flow consisting of several steps was previously organized in the classical departmentalized way. The inspection and etch areas were in different serial locations from the deposition and alignment areas. Work piled up at the slowest operation (inspection), and quality problems detected there were decoupled from the areas producing them by 20 to 30 feet and at least one day. Rework rates were very high; scrap was unacceptable.

When the area was reorganized into GT (group technology) cells (a basic concept of JIT), the inspection and alignment areas were physically coupled and people were organized into teams. The whole job (finished, defect-free wafers) was assigned to the GT cell (see Figure 3). Rework rates decreased 70%, scrap rates decreased 45%, and probe yields increased by 50%. This is only one of hundreds of examples of how JIT has improved our factory performance.

The JIT program/system works. This cultural change is vital and the benefits derived are impressive.




FIGURE 3. GROUP TECHNOLOGY CELL

Measurement

Analytical Services Laboratory

Harris facilities, engineering, manufacturing, and product assurance are supported by the Analytical Services Laboratory. Organized into chemical or microbeam analysis methodology, staff and instrumentation from both labs cooperate in fully integrated approaches necessary to complete analytical studies. The capabilities of each area are shown below.

SPECTROSCOPIC METHODS: Colorimetry, Optical Emission, Ultraviolet Visible, Fourier Transform-Infrared, Flame Atomic Absorption, Furnace Organic Carbon Analyzer. Mass Spectrometer.

CHROMATOGRAPHIC METHODS: Gas Chromatography, lon Chromatography.

THERMAL METHODS: Differential Scanning Colorimetry, Thermogravimetric Analysis, Thermomechanical Analysis.

PHYSICAL METHODS: Profilometry, Microhardness, Rheometry.

CHEMICAL METHODS: Volumetric, Gravimetric, Specific lon Electrodes.

ELECTRON MICROSCOPE: Transmission Electron Microscopy, Scanning Electron Microscope.

X-RAY METHODS: Energy Dispersive X-ray Analysis (SEM), Wavelength Dispersive X-ray Analysis (SEM), X-ray Fluorescence Spectrometry, X-ray Diffraction Spectrometry.

SURFACE ANALYSIS METHODS: Scanning Auger Microprobe, Electron Spectroscope/Chemical Analysis, Secondary Ion Mass Spectrometry, Ion Scattering Spectrometry, Ion Microprobe.

The department also maintains ongoing working arrangements with commercial, university, and equipment manufacturers' technical service laboratories, and can obtain any materials analysis in cases where instrumental capabilities are not available in our own facility.

Calibration Laboratory

Another important resource in the product assurance system is Harris Semiconductor's Calibration Lab. This area is responsible for calibrating the electronic, electrical, electro/mechanical, and optical equipment used in both the production and engineering areas. The accuracy of instruments used at Harris in calibration is traceable to the National Bureau of Standards. The lab maintains a system which conforms to the current revision of MIL-STD-45662, "Calibration System Requirements."

Each instrument requiring calibration is assigned a calibration interval based upon stability, purpose, and degree of use. The equipment is labeled with an identification tag on which is specified both the date of the last calibration and of the next required calibration. The Calibration Lab reports on a regular basis to each user

department. Equipment out of calibration is taken out of service until calibration is performed. The Quality organization performs periodic audits to assure proper control in the using areas. Statistical procedures are used where applicable in the calibration process.

Field Return Product Analysis System

The purpose of this system is to enable Harris' Field Sales and Quality operations to properly route, track and respond to our customers' needs as they relate to product analysis.

The Product Failure Analysis Solution Team (PFAST) consists of the group of people who must act together to provide timely, accurate and meaningful results to customers on units returned for analysis. This team includes the salesman or applications engineer who gets the parts from the customer, the PFAST controller who coordinates the response, the Product or Test Engineering people who obtain characterization and/or test data, the analysts who failure analyze the units, and the people who provide the ultimate corrective action. It is the coordinated effort of this team, through the system described in this document that will drive the Customer responsiveness and continuous improvement that will keep Harris on the forefront of the semiconductor business.

The system and procedures define the processing of product being returned by the customer for analysis performed by Product Engineering, Reliability Failure Analysis and/or Quality Engineering. This system is designed for processing "sample" returns, not entire lot returns or lot replacements.

The philosophy is that each site analyzes its own product. This applies the local expertise to the solutions and helps toward the goal of quick turn time.

Goals: quick, accurate response, uniform deliverable (consistent quality) from each site, traceability.

The PFAST system is summarized in the following steps:

- 1) Customer calls the sales rep about the unit(s) to return.
- 2) Fill out PFAST Action Request see the PFAST form in this section. This form is all that is required to process a Field Return of samples for failure analysis. This form contains essential information necessary to perform root cause analysis. (See copy of page 10-14).
- 3) The units must be packaged in a manner that prevents physical damage and prevents ESD. Send the units and PFAST form to the appropriate PFAST controller. This location can be determined at the field sales office or rep using "look-up" tables in the PFAST document.
- 4) The PFAST controller will log the units and route them to ATE testing for data log.
- Test results will be reviewed and compared to customer complaint and a decision will be made to route the failure to the appropriate analytical group.

- 6) The customer will be contacted with the ATE test results and interim findings on the analysis. This may relieve a line down situation or provide a rapid disposition of material. The customer contact is valuable in analytical process to insure root cause is found.
- 7) A report will be written and sent directly to the customer with copies to sales, rep, responsible individuals with corrective actions and to the PFAST controller so that the records will capture the closure of the cycle.
- 8) Each report will contain a feedback form (stamped and preaddressed) so that the PFAST team can assess their performance based on the customers assessment of quality and cycle time.
- The PFAST team objectives are to have a report in the customers hands in 28 days, or 14 days based on agreements. Interim results are given realtime.

Failure Analysis Laboratory

The Failure Analysis Laboratory's capabilities encompass the isolation and identification of all failure modes/failure mechanisms, preparing comprehensive technical reports, and assigning appropriate corrective actions. Research vital to understanding the basic physics of the failure is also undertaken.

Failure analysis is a method of enhancing product reliability and determining corrective action. It is the final and crucial step used to isolate potential reliability problems that may have occurred during reliability stressing. Accurate analysis results are imperative to assess effective corrective actions. To ensure the integrity of the analysis, correlation of the failure mechanism to the initial electrical failure is essential.

A general failure analysis procedure has been established in accordance with the current revision of MIL-STD-883, Section 5003. The analysis procedure was designed on the premise that each step should provide information on the failure without destroying information to be obtained from subsequent steps. The exact steps for an analysis are determined as the situation dictates. (See Figures 4 and 5). Records are maintained by laboratory personnel and contain data, the failure analyst's notes, and the formal Product Analysis Report.

Reliability

Reliability Assessment and Enhancement

At Harris Semiconductor, reliability is built into every product by emphasizing quality throughout manufacturing. This starts by ensuring the excellence of the design, layout, and manufacturing process. The quality of the raw materials and workmanship is monitored using statistical process control (SPC) to preserve the reliability of the product. The primary and ultimate goal of these efforts is to provide full performance to the product specification throughout its useful life. Product reliability is maintained through the following sources: Qualifications, In-Line Reliability Monitors, Failure Analysis.

Qualifications

Qualifications at Harris de-emphasize the sole dependence on production product which is only available late in the development cycle. The focus is primarily on the use of test vehicles to establish design ground rules for the product and the process that will eliminate any wearout mechanisms during the useful life of the product. However, to comply with the military requirements concerning reliability, product qualifications are performed. (See Figure 6).

In-line Reliability Monitors

In-line reliability monitors provide immediate feedback to manufacturing regarding the quality of workmanship, quality of raw materials, and the ultimate reliability implications. The rudimentary implementation of this monitoring is the "First Line of Defense," which is a pass/fail acceptance procedure based on control charts and trend analysis. The second level of monitoring is referred to as the "Early Warning System" and incorporates wafer level reliability concepts for extensive diagnostic and characterization capabilities of various components that may impact the device reliability or stability. The quick feedback from these schemes allows more accurate correlation to process steps and corrective actions.

Product/Package Reliability Monitors

Reliability of finished product is monitored extensively under a program called Matrix I, II, III monitor. All major technologies are monitored.

Matrix I – Has a higher sampling size and rate per week and uses short duration test, usually less than 48 hours to assess day to day, week to week reliability. High volume types are prevalent in this data. Stresses – Operating Life, Static Life and HAST. $T_A = +1259$ C to +2009C

Matrix II - Longer duration test, much like requalification. The sample sizes are reduced in number and frequency, yet meet or exceed the JEDEC Standard 29. Stresses Operating Life, Storage, THB, Autoclave, Temp Cycle, and Thermal Shock.

Matrix III - Package specific test. Tests Solderability, Lead Fatigue, Physical Dimensions, Brand Adhesion, Flammability, Bond Pull, Constant Acceleration, and Hermeticity.

Data from these Monitor Stress Test provides the following information:

- Routine reliability monitoring of products by die technology and package styles.
- Data base for determining FIT Rates and Failures Mode trends used drive Continuous Improvement.
- · Major source of reliability data for customers.
- Customers have used this data to qualify Harris products.





Request	#	
Customer Analysis	#	

PFAST ACTION REQUEST

	Date:
ORIGINATOR LOCATION/PHONE NO. DEVICE TYPE/PART NO. NO. SAMPLES RETURNED THE COMPLETENESS AND TIMELY RESPONSE OF THE EVA OF THE DATA PROVIDED. PLEASE PROVIDE ALL PERTINE	
TYPE OF PROBLEM	DETAILS OF REJECT (Where appropriate serialize units and specify for each)
1.	TEST CONDITIONS RELATING TO FAILURE TESTER USED (MFGR/MODEL) TEST TEMPERATURE ONE SHOT (T = SEC) DESCRIPTION OF ANY OBSERVED CONDITION TO WHICH FAILURE APPEARS SENSITIVE: 1. DC FAILURES OPENS SHORTS LEAKAGE STRESS POWER DRAIN INPUT LEVEL OUTPUT LEVEL LIST OF FORCING CONDITIONS AND MEASURED RESULTS FOR EACH PIN IS ATTACHED POWER SUPPLY SEQUENCING ATTACHED AC FAILURES LIST FAILING CHARACTERISTICS ADDRESS OF FAILING LOCATION (IF APPLICABLE) ATTACHED: LIST OF POWER SUPPLY AND DRIVER LEVELS
ACTION REQUESTED BY CUSTOMER	(Include pictures of waveforms). □ List of output Levels and Loading conditions
SPECIFIC ACTION REQUESTED	□ Input and Output Timing Diagrams □ Description of Patterns Used (If not standard patterns, give very complete description including address sequence). 3. □ PROM Programming Failures Address of Failures Programmer Used (MFG/Model/Rev. No.) 4. □ Physical/Assembly Related Failures □ See Comments Below □ See Attached
Additional Comments:	

Reliability Fundamentals

Reliability, by its nature, is a mixture of engineering and probability statistics. This combination has derived a vocabulary of terms essential for describing the reliability of a device or system. Since reliability involves a measurement of time, it is necessary to accelerate the failures which may occur. This, then, introduces terms like "activation"

energy" and "acceleration factor," which are needed to relate results of stressing to normal operating conditions (see Table 7). Also, to assess product reliability requires failures. Therefore, only a statistical sample can be used to determine the model of the failure distribution for the entire population of product.

TABLE 7. FAILURE RATE PRIMER

GLOSSARY OF TERMS

TERMS/DEFINITION	UNITS/DESCRIPTION				
FAILURE RATE \(\) For Semiconductors, usually expressed in FITs. Represents useful life failure rate (which implies a constant failure rate). FITs are not applicable for infant mortality or wearout failure rate expressions.	FIT - Failure In Time 1 FIT - 1 failure in 10 ⁹ device hours. Equivalent to 0.0001%/1000 hours FITs = # Failures x 10 ⁹ x m # Devices x # hours stress x AF m - Factor to establish Confidence Interval 10 ⁹ - Establishes in terms of FITs AF - Acceleration Factor at temperature for a given failure mechanism				
MTTF – Mean Time To Failure For semiconductors, MTTF is the average or mean life expectancy of a device. If an exponential distribution is assumed then the mean time to fail of the population will be when 63% of the parts have failed.	Mean Time is measured usually in hours or years. 1 Year = 8760 hours When working with a constant failure rate the MTTF can be calculated by taking the reciprocal of the failure rate. MTTF = I/λ (exponential model) Example: =10 FiTs at +55°C The MTTF is: MTTF = I/λ = 0.1 x 10°9 hours = 100M hours				
CONFIDENCE INTERVAL (C. I.) Establishes a Confidence Interval for failure rate predictions. Usually the upper limit is most significant in expressing failure rates.	Example: "10 FITs @ a 95% C. I. @ 55°C" means only that you are 95% certain the the FITs <10 at +55°C use conditions.				

Failure Rate Calculations

Reliability data for products may be composed of several different failure mechanisms and requires careful combining of diverse failure rates into one comprehensive failure rate. Calculating the failure rate is further complicated because failure mechanisms are thermally accelerated at varying rates and thereby have differing accelerating factors. Additionally, this data is usually obtained a variety of life tests at unique stress temperatures. The equation below accounts for these considerations and then inserts a statistical factor to obtain the confidence interval for the failure rate.

$$FIT = \begin{pmatrix} B & X_i \\ \sum & K \\ i = 1 & \sum & TDH_j & AF_{ij} \end{pmatrix} x 10^9 \quad x M$$

B = # of distinct possible failure mechanisms

K = # of life tests being combined

 $X_i = \#$ of failures for a given failure mechanism $i = 1, 2, \dots B$

TDG_j = Total device hours of test time (unaccelerated) for Life Test_j

AFij = Acceleration factor for appropriate failure mechanism i = 1, 2, ... K

M = Statistical factor for calculating the upper confidence limit (M is a function of the total number of failures and an estimate of the standard deviation of the failure rates) In the failure rate calculation, Acceleration Factors (AF $_{ij}$) are used to derate the failure rate from thermally accelerated Life Test conditions to a failure rate indicative of use temperatures. Though no standards exist, a temperature of +55°C has been popular and allows some comparison of product failure rates. All Harris Semiconductor Reliability Reports will derate to +55°C at both the 60% and 95% confidence intervals.

Acceleration Factors

The Acceleration Factors (AF) are determined from the Arrhenius Equation. This equation is used to describe physiochemical reaction rates and is an appropriate model for expressing the thermal acceleration of semiconductor failure mechanisms.

$$AF = EXP \left[-\frac{E_a}{K} \left(\frac{1}{T_{use}} - \frac{1}{T_{stress}} \right) - \right]$$

AF = Acceleration Factor

Ea = Thermal Activation Energy in eV from Table 8

 $K = Boltzmann's Constant (8.62 x 10^{-5} eV/^{O}K)$

Both T_{use} and T_{stress} (in degrees Kelvin) include the internal temperature rise of the device and therefore represent the junction temperature. With the use of the Arrhenius Equation, the thermal Activation Energy (E_a) term is a major influence on the result. This term is usually empirically derived and can vary widely.




FIGURE 4. NON-DESTRUCTIVE

FIGURE 5. DESTRUCTIVE

Activation Energy

To determine the Activation Energy (Ea) of a mechanism (see Table 8) you must run at least two (preferably more) tests at different stresses (temperature and/or voltage). The stresses will provide the time to failure (Tf) for the populations which will allow the simultaneous solution for the Activation Energy by putting the experimental results into the following equations.

$$In \quad (t_{f1}) = C + \frac{E_a}{KT_1}$$

$$\ln (t_{f2}) = C + \frac{E_a}{KT_2}$$

Then, by subtracting the two equations, the Activation Energy becomes the only variable, as shown.

$$ln(t_{f1}) - ln(t_{f2}) = E_a/k(1/T1-1/T2)$$

$$E_a = K^* ((\ln(t_{f1}) - \ln(t_{f2}))/(1/T1 - 1/T2))$$

The Activation Energy may be estimated by graphical analysis plots. Plotting In time and In temperature then provides a convenient nomogram that solves (estimates) the Activation Energy.

Table 9 is a summary of military generic groups by process descriptions.

All Harris Reliability Reports from qualifications and Group C1 (all high temperature operating life tests) will provide the data on all factors necessary to calculate and verify the reported failure rate (in FITs) using the methods outlined in this primer.

TABLE 8. FAILURE MECHANISM

FAILURE ACTIVATION MECHANISM ENERGY		SCREENING AND TESTING METHODOLOGY	CONTROL METHODOLOGY		
Oxide Defects	0.3 - 0.5eV	High temperature operating life (HTOL) and voltage stress. Defect density test vehicles.	Statistical Process Control of oxide parameters, defect density control, and voltage stress testing.		
Silicon Defects (Bulk)	0.3 - 0.5eV	HTOL & voltage stress screens.	Vendor Statistical Quality Control programs, and Statistical Process Control on thermal processes.		
Corrosion	0.45eV	Highly accelerated stress tesing (HAST)	Passivation dopant control, hermetic seal control, improved mold compounds, and product handling.		
Assembly Defects	0.5 - 0.7eV Temperature cycling, temperature and mechanical shock, and environmental stressing.		Vendor Statistical Quality Control programs, Statistical Process Control of assembly processes proper handling methods.		
Electromigration - Al Line - Contact	0.6eV 0.9eV	Test vehicle characterizations at highly elevated temperatures.	Design ground rules, wafer process statistical process steps, photoresist, metals and passivation		
Mask Defects/ O.7eV Mask FAB comparator, print checks, defect density monitor in FAB, voltage stress test and HTOL.		density monitor in FAB, voltage stress test	Clean room control, clean mask, pellicles Statistical Process Control or photoresist- /etch processes.		
Contamination	1.0eV C-V stress at oxide/interconnect, wafer FAB device stress test (EWS) and HTOL.		Statistical Process Control of C-V data, oxide/ interconnect cleans, high integrity glassivation and clean assembly processes.		
Charge Injection	1.3eV	HTOL & oxide characterization.	Design ground rules, wafer level Statistical Process Control and critical dimensions for oxides.		

Qualification Procedures

New products are reliably introduced to market by the proper use of design techniques and strict adherence to process layout ground rules. Each design is reviewed from its conception through early production to ensure compliance to minimum failure rate standards. Ongoing monitoring of reliability performance is accomplished through compliance to 883C and standard Quality Conformance Inspection as defined in Method 5005.

New process/product qualifications have two major requirements imposed. First is a check to verify the proper use of process methodology, design techniques, and layout ground rules. Second is a series of stress tests designed to accelerate failure mechanisms and demonstrate the reliability of integrated circuits.


From the earliest stages of a new product's life, the design phase, through layout, and in every step of the manufacturing process, reliability is an integral part of every Harris Semiconductor product. This kind of attention to detail "from the ground up" is the reason why our customers can expect the highest quality for any application.

TABLE 9. HIGH TEMPERATURE OPERATING LIFE TEST SUMMARY

GROUP C

GENERIC GROUP	GROUPNAME	PROCESS DESCRIPTION	QUANTITY	QUANTITY FAILURE	HOURS @ 125°C	FAILURE RATE FITs @ 55°C 60% CI
D-49-3	Op. Amplifiers	Std. Linear, DI w/NiCr resistors	3482	6	3,215,708	62
D-49-4	Op. Amplifiers	Std. Linear, DI w/NiCr resistors	324	1	429,945	17
D-53	High Voltage Op. Amplifiers	High voltage DI	315	o	284,943	20
D-56	Data Acquisition	High beta high frequency, DI, NiCr	1022	5	1,868,349	: 100
F-103	Telecommunications	SAJI IVA	199	o	403,960	5
F-81-3	A/D Converters	SAJIIVA	201	0	183,222	10
F-81-4	A/D Converters	SAJI IVA	217	1	328,000	12
F-82	Switches & Mux	DI Al Gate & Si Gate MOS	121	0	82,836	23
F-99-3	Active Filters	SAJIIVA	196	1	184,262	24
F-99-4	Active Filters	SAJIIVA	407	1	470,324	9
G-85	Op. Amplifiers	Std. Linear, MOS, & High Frequency JFET	532	1	535,728	11
G-86	Comparators	Combination, Std. Linear & MOS	154	0	153,400	25
G-94-3	Switches & Mux	DI Al & Si Gate Linear CMOS	4351	41	7,443,054	103
G-94-4	Switches & Mux	DI AI & Si Gate Linear CMOS	906	o	889,816	20
C-41-4	CMOS RAMs	SAJI CMOS	2418	19	2,247,526	31
C-41-5	CMOS RAMs	SAJICMOS	1104	10	1,105,094	53
C-42-4	CMOS PROMs & HPALs	SAJI CMOS	2645	28	4,074,728	61
C-105-4	Microprocessor and Peripherals	SAJI CMOS	3638	12	4,099,002	17

NOTE: All infant mortality failures (up to 168 hours or equivalent) have been removed from products sampled.





APPLICATION NOTE ABSTRACTS

AN#	TITLE	ABSTRACTS
509	A Simple Comparator Using The HA-2620	Performance characteristics, application schematics, output parameter control methods.
514	The HA-2400 PRAM Four Channel Operational Amplifier	HA-2400 PRogrammable Analog Microcircuit description, frequency compensation, applications (analog multiplexer, non-inverting programmable gain amplifier, inverting programmable gain amplifier, programmable attenuator, programmable adder-subtractor, phase selector, phase detector, synchronous rectifier, balanced modulator, integrator, ramp generator, track and hold, sample and hold, sine wave oscillator, multivibrator, active filter, programmable power supply, comparator, multiplying D/A converter).
515	Operational Amplifier Stability: Input Capaci- tance Considerations	Input capacitance and stability, capacitive feedback compensation, guidelines for compensation requirements.
517	Applications of a Mono- lithic Sample and Hold/ Gated Op Amp	General Sample and Hold information and fourteen specific applications, including filtered Sample & Hold DAC de-glitcher, Integrate-Hold-Reset, gated op amp, etc.
519	Operational Amplifiers Noise Prediction.	Noise model and equations, procedure for computing total output noise, example, broadband noise measurement, spot noise prediction techniques, typical spot noise curves, popcorn noise discussion.
525	HA-5190/5195 Fast Settling Operational Amplifier	Internal schematic, prototyping considerations, frequency compensation, performance enhancement methods, applications.
526	HA-5190/5195 Video Applications	Video applications, video response tests, S/N ratio measurements, power supply requirements temperature considerations, design hints, prototyping tips, RF AGC amplifier, DC gain controlled video amplifier.
538	Monolithic Sample/Hold Combines Speed and Precision	Description and electrical specifications for the HA-5320 Sample/Hold Amplifiers, explanation of errors sources, and HA-5320 applications.
540	HA-5170 Precision Low Noise J-FET Input Operational Amplifier	Internal design and technology, J-FET noise discussion, trimming of offset voltage, single op amp Instrumentation Amplifier, sine wave oscillator, high impedance transducer interface, current source/sink and current sense circuits.
541	Using HA-2539/2540 Very High Slew-Rate Wideband Operational Amplifiers	Prototyping considerations, output short circuit protection, offset voltage adjustment, frequency compensation, composite amplifier scheme, DC error reduction, boosting output current, increasing output signal swing, cascade amplifier, video gain block, high frequency oscillator, wideband signal splitter.
544	Micropower Op Amp Family, HA-514X,	Operation, noise performance, applications (remote sensor loop transmitter, charge pool power supply, low power microphone preamplifier, AGC with squelch control,

Wein bridge oscillator, bar code scanner, monostable multivibrator).

Application Note Abstracts (Continued)

AN#	TITLE	ABSTRACTS
546	A Method of Calculating HA-2625 Gain Band- width Product vs. Temperature	A method of calculating Gain Bandwidth product performance versus temperature for the HA-2625 Op Amp.
548	A Designer's Guide for the HA-5033 Video Buffer	Operation, video performance, video parameter specifications, Y parameters, applications (flash converter pre-driver, coaxial line driver, video gain block, high speed sample and hold, audio drivers, crystal oscillator).
549	The HC-550X Telephone Subscriber Line Interface Circuit	Complete description of device functionality and applications of SLIC.
550	Using the HA-2541	Prototyping guidelines, thermal considerations and heat sinking, performance enhancements, applications (Wein bridge oscillator, high power gain stage, video stage with clamp, multiplexer/demultiplexer, disk drive write amplifier, gain programmable amp, composite amp).
551	Recommended Test Procedures for Operational Amplifiers	Operational amplifier test procedures for offset voltage, bias current, offset current, power supply rejection ratio, common mode rejection ratio, output voltage swing, output current, open loop gain, slew rate, full power bandwidth, transient response, settling time, GBP, phase margin, noise voltage and current, and channel seperation.
552	Using the HA-2542	Prototyping guidelines, thermal considerations and heat sinking, performance enhancements, applications (multi-channel security system, unbalanced coaxial driver, flash converter driver, programmable power supply, bridge load driver, high current stage, differential line driver, DC motor speed control).
553	Using the HA-5147/ 5137/5127	Construction and operation, low noise design applications (instrumentation amplifier bridge sensor, multiplexer, precision threshold detector, audio driver, NAB amplifier, multivibrator, programmable gain stage, log amp, professional mixer).
554	Low Noise Family HA-5101/5102/5104/ 5112/5114	Low noise design, operation, applications (Electronic scales, programmable attentuator, Baxandal circuit, RIAA amplifier, NAB preamplifier, microphone amplifier, standard and simple biquads, professional mixer.
556	Thermal Safe- Operating-Areas for High Current Op Amps	Thermal management equations and curves indicating areas of V_{OUT} and I_{OUT} safe operation. Also, the effects of packaging and heat sinking are examined.
558	Using the HV1205 AC to DC Converter	Explains the basic theory of operation of the HV-1205. Presents a discussion of external components required for operation, PC board layout recommendations and safety considerations
571	Using Ring Sync with HC-5502A and HC5504 SLICs	Describes use of the SLICs Ring Synchronization pin and why you should us it.
573	The HC-5560 Digital Line Transcoder	Full functional and applications description of HC-5560 transcoder and line codes.
574	Understanding PCM Coding	The process of converting analog voice signals into Time Division Multiplexed (TDM) Pulse Code Modulated (PCM) format is described and illustrated.
607	Delta Modulation for Voice Transmission	Introduction to delta modulation coding techniques, 4 general applications, including digital transmission encryption, voice scrambling and audio delay. Also CVSD evaluation guidelines.

Application Note Abstracts (Continued)

AN#	TITLE	ABSTRACTS
9006	HV-2405E Opera- tion from Full Bridge	A brief discussion of function of the source resistor (R ₁) and the benefits of using a bridge rectifier to reduce the power dissipation in R ₁ . Presents several points to be kept in mind when implementing the full bridge (i.e. safety aspects, filtering of output so device will reset for the next cycle and circuit operation verification with test equipment).
9101	High Current Off Line Power Supply	Explains the basic theory of operation of the HV-1205/2405E and show how to increase the maximum output current from 50mA to greater than 250mA. A detailed description of the circuit operation, to achieve the higher currents, is presented along with suggestions for external component selection.
A007	Using the 8048/8049 Monolithic Log-Anti- Log Amplifier	Describes in detail the operation of the 8048 logarithmetic amplifier, and its counterpart, the 8049 anti-log amp.
A013	Everything You Always Wanted to Know About the 8038	
A027	Power Supply Design Using the ICL8211 and ICL8212	Explains the operation of the ICL8211/12 and describes various power supply configurations. Included are positive and negative voltage regulators, constant current source, programmable current source, current limiting, voltage crowbarring, power supply window detector, etc.
A040	A Precision Four Quadrant Multiplier- The 8013	Describes, in detail, the operation of the 8013 analog multiplier. Included are multiplication, division, and square root applications.
A051	Principles and Applications of the ICL7660 CMOS Voltage Converter	Describes internal operation of the ICL7660. Includes a wide range of possible applications.
A053	The ICL7650 - A New Era in Glitch- Free Chopper Stabilizer Amplifiers	A brief discussion of the internal operation of the ICL7650, followed by an extensive applications section including amplifiers, comparators, log-amps, pre-amps, etc.
ICAN5290	General Purpose Op Amps	Discusses various uses of op amps
ICAN5296	CA3018	Transistor Array
ICAN5337	CA3028	RF amplifiers in the HF and VHF ranges.
ICAN5380	FM IF Amplifiers	Discusses differential amplifier configurations.
ICAN5766	CA3020	Multipurpose wideband power amplifiers
ICAN6048	CA3094	Programmable power switch/amplifier.
ICAN6077	CA3094	OTA with power capability.
ICAN6157	CA3085	Monolithic voltage regulators.
ICAN6182	CA3059	Zero-voltage switches.
ICAN6247	CA3126	Chroma processing IC using sample and hold circuit techniques.

Application Note Abstracts (Continued)

AN#	TITLE	ABSTRACTS
ICAN6257	CA3089	FM IF Subsystem.
ICAN6386	CA3130	Understanding BiMOS op amps.
ICAN6459	CA3130	Why and how to use the BiMOS op amp.
ICAN6472	CA3126	A chrominance demodulator IC with dynamic flesh correction.
ICAN6525	IC Handling	Guide to IC handling.
ICAN6668	CA3080	High performance OTA.
ICAN6669	CA3240	BiMOS op amp mates directly to system sensors.
ICAN6732	Noise Measurement	Measurement of burst noise and "popcorn" noise in ICs.
ICAN6818	CA3280	OTA simplifies complex analog designs.
ICAN6915	CA1524	Pulse-width modulators.
ICAN6998	Telecom	Telephony in Digital Evolution.
ICAN7037	Telecom	Logarithmic units of measure in telecommunications.
ICAN7127	CA3420	BiMOS amplifier circumvents low voltage limitations.
ICAN7174	CA1524	Pulse-width modulator in an electronic scale.
ICAN7175	CA3217	Integrated NTSC chrominance/luminance processor
ICAN7304	SCR Protection	Discusses SCR Protection Circuits for ICs.
ICAN8636	Video Devices	Discusses advanced video speed switches, multiplexers, crosspoints and buffer amplifiers.
ICAN8707	CA3450	Single chip video line driver-high speed op amp.
ICAN8742	CD22402	Sync Generator
ICAN8811	CA5470	BiMOS-E process enhances quad op amp.
ICE-402	Operating Considerations	Discusses operating considerations for solid state devices.

Harris Analog Spice Macro-Models available upon request.

PACKAGING AND ORDERING INFORMATION

	PAGE
SOIC PACKAGING INFORMATION	12-2
CA/CD-TYPE PACKAGING & ORDERING INFORMATION	12-5
PACKAGE OUTLINES	12-6
HA/HC/HFA/HV-TYPE PACKAGING & ORDERING INFORMATION	12-16
PACKAGE OUTLINES	12-17
HV/ICL/ICM-TYPE PACKAGING & ORDERING INFORMATION	12-22
PACKAGE OUTLINES	12-23

SOIC Packaging Information

Commercial Signal Processing Linear Products Offered in SOIC

This table is provided as a guide for selecting devices which are available in Small Outline Packages. Enhanced electrical grades of these devices are available, or planned, as standard offerings. Devices in development at the time of printing

are included for future consideration, and are denoted by an '*'. Please consult your nearest Harris Sales Office, Representative or Distributor for the most current information on packaging and availability.

LINEAR SOIC PRODUCT OFFERINGS

		. = . =	BODY	OPERATING TEMPERATURE (°C)			E (OC)
PRODUCT	DESCRIPTION	COUNT	WIDTH (MILS)	0/+70	-25/+85	-40/+85	-55/+125
SINGLE OPERATIONAL AMPLIFIERS							
CA3078	Micropower Bipolar	8	150	Х	-	-	Х
CA3080	Transconductance Amplifier	8	150	X	-	-	x
CA3100	Broadband BiMOS	8	150	-	-	X	-
CA3130	General Purpose BiMOS	8	150	- 1	-	X	- 1
CA3140	General Purpose BiMOS	8	150	-	-	-	X
CA3440*	Nano Power BiMOS	8	150	-	-	-	X
CA5130	General Purpose +5V BiMOS	8	150	-	Х	-	X
CA5130A*	General Purpose +5V BiMOS	8	150	-	-	-	х
CA5160*	General Purpose +5V BiMOS	8	150	-	-	-	X
CA5420*	Low Bias +5V BiMOS	8	150	-	-	-	x
HA-2525	High Slew Rate	8	150	×	-	×	- 1
HA-2529	High Slew Rate High Output	8	150	X	-	×	- 1
HA-2539	Broadband High Slew Rate	14	150	х	_	x	-
HA-2540	Broadband Fast Settling	14	150	x	_	x	- 1
HA-2544	Video Unity Gain	8	150	х	-	x	-
HA-2548*	Precision High Speed	8	150	l x	-	-	- 1
HA-2605	General Purpose	8	150	l x	_	x	-
HA-2625	Broadband	8	150	x	_	X	_
HA-2839 *	High Slew Rate	8	150	x	_	Ϊ́χ	_
HA-2840	High Slew Rate	8	150	x	_	x	
HA-2841	Wideband Fast Settling	8	150	l x	_	x	_
HA-2842	Wideband High Slew Rate	14	150	x	_	Ιχ	- 1
HA-5020	100MHz Current Feedback	8	150	l x	_	-	- 1
HA-5101	Low Noise Unity Gain	8	150	x	_	x	_
HA-5111	Low Noise Broadband	8	150	x	_	l x	_
HA-5221 *	Broadband Precision	8	150	x	_	l x	_
HA-5195	Fast Settling Wideband	14	150	x	_	l x	_
HA-7712*	Low Power Precision BiMOS	8	150	x	_	l â	_
HA-7713*	Low Power Precision BiMOS	8	150	x	_	x	_
HFA-0001 *	Ultra High Slew Rate	16	300	x	_	â	_
HFA-0002*	Ultra Wideband Low Noise	8	150	î	_	x	
HFA-0005 *	Ultra Wideband Unity Gain	8	150	Î â	_	x	_
ICL7611	Prog. Low Power CMOS	8	150	x	_	_ ^	_
ICL7611	Prog. Low Power CMOS	8	150	l â	_	-	_
	ONAL AMPLIFIERS		150		L		
CA158	General Purpose	8	150			Γ-	×
CA156 CA2904	General Purpose	8	150	_	_	×	^
HA-5102	•	16		_ x	-	X	-
1 1	Low Noise Unity Gain		300		-		-
HA-5112	Low Noise Broadband	16	300	X	-	X	-
HA-5142	Low Power Bipolar	16	300	X	-	X	- 1
HA-5222*	Broadband Precision	16	300	X	-	Х	- 1
HA-5232 *	Low Cost Precision	16	300	X X	-	-	-
ICL7621	Low Power CMOS	8	150		L	<u> </u>	لـــــــــا

^{*} Product in Development, Lead Count and Body Dimensions May Change.

LINEAR SOIC PRODUCT OFFERINGS (Continued)

		1.545	BODY			IPERATURI	E (°C)
PRODUCT	DESCRIPTION	LEAD WIDTH COUNT (MILS)		0/+70	-25/+85	-40/+85	-55/+125
QUAD OPERAT	IONAL AMPLIFIERS						
CA124	General Purpose	14	150	-	-	-	х
CA5470	Broadband +5V BiMOS	14	150	-	-	-	X
HA-4741	General Purpose	16	300	х	-) x	-
HA-5104	Low Noise Unity Gain	16	300	х	-	×	-
HA-5114	Low Noise Broadband	16	300	x	-	X	-
HA-5144	Low Power Bipolar	16	300	x	-	x	-
HA-5234*	Low Cost Precision	16	300	x	-	-	-
LM2902	General Purpose	14	150	-	-	x	-
DIFFERENTIAL	AMPLIFIERS						
CA3028	Differential/Cascode	8	150	-	-	-	Х
CA3053	Differential/Cascode	8	150	-	-	-	x
CA3054	Transistor Array Dual Independent	14	150	-	-	X	-
CA3102	Dual High Frequency	14	150	-	-	-	×
VIDEO BUFFER	/CURRENT AMPLIFIERS						
HA-5002	High Slew Rate	8	150	х	-	Х	-
HA-5033	Broadband High Slew Rate	8	150	x	-	X	-
COMPARATOR	S						
CA139	General Purpose	14	150	-	-	-	Х
HA-4905 *	130ns Bipolar Quad	16	300	х	-	-	-
HFA-0003*	Ultra-High Speed	8	150	x	-	x	-
HFA-0003L*	Ultra-High Speed	16	300	x	-	x	-
LM2901	General Purpose	14	150	-	-	x	-
LM3302	General Purpose	14	150	-	-	x	-
TELECOM							
HC5509B	SLIC	28	_	х	-	Х	-
HC5502B*	SLIC	24	-	х	-	x	-
HC5504B*	SLIC	24	-	х	-	х	-
HC5504DLC*	SLIC	24	-	х	-	x	-
HC5524*	SLIC	28	-	×	-	x	-

^{*} Product in development, lead count and body dimensions may change.

LINEAR SOIC PRODUCT OFFERINGS (Continued)

		LEAD	BODY	OPERATING TEMPERATURE (°C)			
PRODUCT	DESCRIPTION		WIDTH (MILS)	0/+70	-25/+85	-40/+85	-55/+125
SAMPLE & H	OLDS						
HA-2425 *	3.2µs Monolithic S/H	14	150	Х	-	-	_
HA-5340 *	0.7 µs Low Distortion Monolithic	14	150	х	-	х	-
ARRAYS		J	 	·	L	· · · · · · · · · · · · · · · · · · ·	
CA3039	General Purpose Diode	14	150	_		-	X
CA3046	General Purpose N-P-N Transistor	14	150	-	-	_	l x
CA3081	High Current N-P-N Transistor	16	300	-		_	x
CA3082	High Current N-P-N Transistor	16	300	-	-	-	l x
CA3083	High Current N-P-N Transistor	16	150	-	-	-	X
CA3086	General Purpose N-P-N Transistor	14	150	-	· _	-	х
CA3096	N-P-N/P-N-P Transistor	16	300	-	-		x
CA3127	High Frequency N-P-N Transistor	16	300	-	_	-	x
CA3146	High Voltage N-P-N Transistor	14	150	-	_	x	-
CA3183	High Voltage N-P-N Transistor	16	300	-	-	×	-
CA3227	High Frequency N-P-N Transistor	16	300	-	-	-	x
CA3246	A3246 High Frequency N-P-N Transistor		150	-	-	x	-
POWER MAI	NAGEMENT ICs						
CA3094	Prog. Power Switch/Amplifier	8	150	-	-	-	Х
ICL7660	CMOS Voltage Converter	8	150	х	-	-	-
ICL7660S	CMOS Voltage Converter	8	150	х	X	- '	-
ICL7662*	CMOS High Voltage Converter	8	150	х	-	-	-
ICL7663S	CMOS Prog. Pos. Voltage Reg.	8	150	х	×	-	-
ICL7665S	CMOS Over/Under Voltage Det.	8	150	х	x	-	-
ICL7667	Dual Power MOS Driver	8	150	х	-	-	-
ICL7673	Battery Backup Switch	8	150	×	-	-	-
ICL8211	Programmable Voltage Detector	8	150	x	-	-	-
ICL8212	Programmable Voltage Detector	8	150	Х	-	-	-
SPECIAL AN	ALOG FUNCTION ICs						
CA555	555 Timer	8	150	Х	-	-	Х
HA-2406	4 Channel Multiplexed Amplifier	16	300	х	-	x	-
HA-2546 *	Wideband Analog Multiplier	16	300	х	-	х	-
HA-2547 *	Wideband Two Quad	16	300	х	-	x	-
HA-2556 *	Wideband Four Quad	16	300	х	-	x	-
HA-2557 *	Wideband Four Quad	16	300	x	-	x	-
ICM7242	Log Antilog	8	150	x	-	-	-
ICM7555	CMOS General Purpose Timer	8	150	x	x	-	-

^{*} Product in Development, Lead Count and Body Dimensions May Change.

FOR PRODUCTS WITH PREFIX OF:	THE SOIC PACKAGE CODE IS:	THE TAPE AND REEL CODE IS:
'CA'	'M' Suffix	'M96' Suffix
'HA', 'HC' or 'HFA'	'9P' Prefix	'-T' Suffix
'ICL' or 'ICM'	'B' Suffix	'-T' Suffix

CA/CD-Type Packaging & Ordering Information

Linear (CA Series)/Telecom (CD Series)

Linear ICs and Telecom ICs are available in a wide variety of package designs. These packages are identified by suffix letters indicated in the chart below. When ordering Linear or Telecom devices, it is important that the appropriate suffix letter be affixed to the type number as indicated on the price schedule.

PACKAGE	CA/CD SERIES
Dual-In-Line Ceramic	D
Dual-In-Line Plastic	E
Frit-Seal Dual-In-Line Ceramic	F
Quad-In-Line Plastic	Q
Plastic Lead Chip Carrier	Q
Dual-In-Line Formed Lead TO-5	s
TO-5 Style Package	Т
Small Outline (SO) Plastic	М

Extra Value Screening

Linear product with extra value screening has an X added to the standard type number in the price list, and is also branded as such. A white dot will indicate location of Pin 1. Example:


A CA3080E with Extra Value screening is designated CA3080EX in the price list. It is branded CA3080EX plus a white dot at pin number 1.

Tape & Reel for Small-Outline Packages

With the introduction of small-outline packages, Harris now offers its customers the convenient tape and reel style packaging. Small-outline devices, which can be tape and reeled, are denoted with the suffix "M96" or "AM96" in the linear and high speed logic product lines. Devices must be ordered in multiples of quantities listed below. Any returns must be full and unopened reels.

LEAD COUNT	TAPE WIDTH (mm)	REEL SIZE (INCHES)	DEVICES PER REEL
8	12	13	2500
14	16	13	2500
16	16	13	2500
24	24	13	1000


Product Flow




- Production State or Process
- Quality Assurance Step

Package Outlines

Dual-In-Line Welded-Seal Ceramic Package





(D) SUFFIX

16-LEAD DUAL-IN-LINE WELDED-SEAL CERAMIC PACKAGE


	INCHES MILLIMETERS		ETERS		
SYMBOL	MIN.	MAX.	MIN.	MAX.	NOTES
Α	0.120	0.160	3.05	4.06	
A1	0.020	0.065	0.51	1.65	
В	0.014	0.020	0.356	0.508	
B1	0.050	0.065	1.27	1.65	
С	0.008	0.012	0.204	0.304	1
D	0.745	0.840	18.93	21.33	
E	0.300	0.325	7.62	8.25	
E1	0.240	0.260	6.10	6.60	
e1	0.10	0 TP	2.54 TP		2
eA	0.30	0 TP	7.62 TP		2,3
L	0.125	0.150	3.18	3.81	
L2	0.000	0.030	0.000	0.76	
α	00	15 ⁰	00	15 ⁰	4
N	16		16		5
N1	. ()	0		6
Q1	0.050	0.085	1.27	2.15	
S	0.065	0.090	1.66	2.28	

NOTES:

Refer to Rules for Dimensioning (JEDEC Publication No. 95) for Axial Lead Product Outlines.

- When this device is supplied solder-dipped, the maximum lead thickness (narrow portion) will not exceed 0.013".
- 2. Leads within 0.005" (0.12mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
- 3. eA applies in zone L2 when unit installed.
- 4. a applies to spread leads prior to installation.
- 5. N is the maximum quantity of lead positions.
- 6. N1 is the quantity of allowable missing leads.

Dual-In-Line Plastic Packages



(E) SUFFIX (JEDEC MS-001-AB) 8 LEAD DUAL-IN-LINE PLASTIC PACKAGE

	INCHES		MILLIM		
SYMBOL	MIN.	MAX.	MIN.	MAX.	NOTES
Α	-	0.210	-	5.33	9
A1	0.015	-	0.39	_	9
A2	0.115	0.195	2.93	4.95	
В	0.014	0.022	0.356	0.558	
B1	0.045	0.070	1.15	1.77	3
С	0.008	0.015	0.204	0.381	
D	0.348	0.430	8.84	10.92	4
D1	0.005	-	0.13	-	12
Ε	0.300	0.325	7.62	8.25	5
E1	0.240	0.280	6.10	7.11	6,7
е	0.100	BSC	2.54 BSC		8
ед	0.300	BSC	7.62 BSC		9
eв	-	0.430	-	10.92	10
L	0.115	0.160	2.93	4.06	9
N	8	3	8	3	11

(E) SUFFIX (JEDEC MS-001-AC) 14 LEAD DUAL-IN-LINE PLASTIC PACKAGE

	INCHES		MILLIMETERS		
SYMBOL	MIN.	MAX.	MIN.	MAX.	NOTES
Α	-	0.210	-	5.33	9
A1	0.015	-	0.39	-	9
A2	0.115	0.195	2.93	4.95	
В	0.014	0.022	0.356	0.558	
B1	0.045	0.070	1.15	1.77	3
С	0.008	0.015	0.204	0.381	
D	0.725	0.795	18.42	20.19	4
D1	0.005	-	0.13	-	12
E	0.300	0.325	7.62	8.25	5
E1	0.240	0.280	6.10	7.11	6,7
е	0.100	BSC	2.54 BSC		8
ед	0.300	BSC	7.62 BSC		9
eВ	-	0.430	1	10.92	10
L	0.115	0.160	2.93	4.06	9
N	14		1	4	11

(E) SUFFIX (JEDEC MS-001-AA) 16 LEAD DUAL-IN-LINE PLASTIC PACKAGE


	INCHES		MILLIMETERS		
SYMBOL	MIN.	MAX.	MIN.	MAX.	NOTES
Α	-	0.210	-	5.33	9
A1	0.015	-	0.39	1	9
A2	0.115	0.195	2.93	4.95	
В	0.014	0.022	0.356	0.558	
B1	0.045	0.070	1.15	1.77	3
С	0.008	0.015	0.204	0.381	
D	0.745	0.840	18.93	21.33	4
D1	0.005	-	0.13	-	12
E	0.300	0.325	7.62	8.25	5
E1	0.240	0.280	6.10	7.11	6,7
θ	0.100	BSC	2.54 BSC		8
eA	0.300	BSC	7.62	BSC	9
eB	-	0.430	-	10.92	10
L	0.115	0.160	2.93	4.06	9
N	1	6	16		11

NOTES:

- Refer to JEDEC Publication No. 95 JEDEC Registered and Standard Outlines for Solid State Products, for rules and general information concerning registered and standard outlines, in Section 2.2.
- Protrusions (flash) on the base plane surface shall not exceed 0.010" (0.25mm).
- 3. The dimension shown is for full leads. "Half" leads are optional at lead positions $1,N, \quad \frac{N}{2} \quad \frac{N}{2} \quad +1.$
- Dimension D does not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.25mm)
- E is the dimension to the outside of the leads and is measured with the leads perpendicular to the base plane (zero lead spread).
- 6. Dimension E1 does not include mold flash or protrusions.
- Package body and leads shall be symmetrical around center line shown in end view.

- Lead spacing e shall be non-cumulative and shall be measured at the lead tip. This measurement shall be made before insertion into gauges, boards or sockets.
- This is a basic installed dimension. Measurement shall be made with the device installed in the seating plane gauge (JEDEC Outline No. GS-3, seating plane gauge). Leads shall be in true position within 0.010 " (0.25mm) diameter for dimension eA.
- e_B is the dimension to the outside of the leads and is measured at the lead tips before the device is installed. Negative lead spread is not permitted.
- 11. N is the maximum number of lead positions.
- Dimension D1 at the left end of the package must equal dimension D1 at the right end of the package within 0.030" (0.76mm).
- 13. Pointed or rounded lead tips are preferred to ease insertion.
- 14. For automatic insertion, any raised irregularity on the top surface (step, mesa, etc.) shall be symmetrical about the lateral and longitudinal package centerlines.

Dual-In-Line Plastic Packages (Continued)



(E) SUFFIX (JEDEC MS-001-AF) 24 LEAD DUAL-IN-LINE PLASTIC PACKAGE

24 LEAD DUAL-IN-LINE PLASTIC PACKAGE							
	INCHES		MILLIM	ETERS			
SYMBOL	MIN.	MAX.	MIN.	MAX.	NOTES		
Α	-	0.210	-	5.33	9		
A1	0.015	-	0.39	_	9		
A2	0.115	0.195	2.93	4.95			
В	0.014	0.022	0.356	0.558			
B1	0.045	0.070	1.15	1.77	3		
С	0.008	0.015	0.204	0.381			
D	1.125	1.275	28.6	32.3	4		
D1	0.005	-	0.13	-	12		
E	0.300	0.325	7.62	8.25	5		
E1	0.240	0.280	6.10	7.11	6,7		
9	0.100	BSC	2.54 BSC		8		
ед	0.300	BSC	7.62 BSC		9		
eВ	-	0.430	-	10.92	10		
L	0.115	0.160	2.93	4.06	9		
N	24		2	4	11		

NOTES:

- Refer to JEDEC Publication No. 95 JEDEC Registered and Standard Outlines for Solid State Products, for rules and general information concerning registered and standard outlines, in Section 2.2.
- Protrusions (flash) on the base plane surface shall not exceed 0.010" (0.25mm).
- 3. The dimension shown is for full leads. "Half" leads are optional at lead positions $1,N, \ \frac{N}{2} \ \frac{N}{2} \ +1.$
- Dimension D does not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.25mm)
- E is the dimension to the outside of the leads and is measured with the leads perpendicular to the base plane (zero lead spread).
- perpendicular to the base plane (zero lead spread).

 6. Dimension E1 does not include mold flash or protrusions.
- 7. Package body and leads shall be symmetrical around center line shown in

(E) SUFFIX (JEDEC MS-001-AD) 18 LEAD DUAL-IN-LINE PLASTIC PACKAGE


	INC	HES	MILLIMETERS		
SYMBOL	MIN.	MAX.	MIN.	MAX.	NOTES
Α	-	0.210	-	5.33	9
A1	0.015	-	0.39	-	9
A2	0.115	0.195	2.93	4.95	
В	0.014	0.022	0.356	0.558	
B1	0.045	0.070	1.15	1.77	3
O	0.008	0.015	0.204	0.381	
D	0.845	0.925	21.47	23.49	4
D1	0.005	-	0.13	-	12
E	0.300	0.325	7.62	8.25	5
E1	0.240	0.280	6.10	7.11	6,7
Φ	0.100	BSC	2.54	BSC	8
θД	0.300	BSC	7.62 BSC		9
ев	-	0.430	-	10.92	10
L	0.115	0.160	2.93	4.06	9
N	1.	8	18		11

(E) SUFFIX (JEDEC MS-011-AA) 24 LEAD DUAL-IN-LINE PLASTIC PACKAGE

	INCHES		MILLIM	ETERS	
SYMBOL	MIN.	MAX.	MIN.	MAX.	NOTES
Α	-	0.250	-	6.35	9
A1	0.015	-	0.39	-	9
A2	0.125	0.195	3.18	4.95	
В	0.014	0.022	0.356	0.558	
B1	0.030	0.070	0.77	1.77	3
С	0.008	0.015	0.204	0.381	
D	1.150	1.290	29.3	32.7	4
D1	0.005	-	0.13	-	12
E	0.600	0.625	15.24	15.87	5
E1	0.485	0.580	12.32	14.73	6,7
е	0.100	BSC	2.54 BSC		8
θΑ	0.600	BSC	15.24 BSC		9
eB	-	0.700	-	17.78	10
L	0.115	0.200	2.93	5.08	9
N	2	24		24	

- Lead spacing e shall be non-cumulative and shall be measured at the lead tip. This measurement shall be made before insertion into gauges, boards or sockets.
- This is a basic installed dimension. Measurement shall be made with the device installed in the seating plane gauge (JEDEC Outline No. GS-3), seating plane gauge). Leads shall be in true position within 0.010 " (0.25mm) diameter for dimension eA.
- 10. $e_{\rm B}$ is the dimension to the outside of the leads and is measured at the lead tips before the device is installed. Negative lead spread is not permitted.
- N is the maximum number of lead positions.
 Dimension D1 at the left end of the package must equal dimension D1 at the right end of the package within 0.030" (0.76mm).
- 13. Pointed or rounded lead tips are preferred to ease insertion.
- 14. For automatic insertion, any raised irregularity on the top surface (step, mesa, etc.) shall be symmetrical about the lateral and longitudinal package centerlines.

Dual-In-Line Plastic Packages (Continued)



(E) SUFFIX (JEDEC MS-011-AB) 28 LEAD DUAL-IN-LINE PLASTIC PACKAGE

	INC	HES	MILLIMETERS		
SYMBOL	MIN.	MAX.	MIN.	MAX.	NOTES
Α	-	0.250	-	6.35	9
A1	0.015	-	0.39	-	9
A2	0.125	0.195	3.18	4.95	
В	0.014	0.022	0.356	0.558	
B1	0.030	0.070	0.77	1.77	3
С	0.008	0.015	0.204	0.381	
D	1.380	1.565	35.1	39.7	4
D1	0.005	-	0.13	-	12
E	0.600	0.625	15.24	15.87	5
E1	0.485	0.580	12.32	14.73	6,7
е	0.100	BSC	2.54	BSC	8
eA	0.600	BSC	15.24	BSC	9
eB	-	0.700	-	17.78	10
L	0.115	0.200	2.93	5.08	9
N	2	8	2	8	11

40 LEAD DUAL-IN-LINE PLASTIC PACKAGE

(E) SUFFIX (JEDEC MS-011-AC)

	INCI	HES	MILLIM	MILLIMETERS	
SYMBOL	MIN.	MAX.	MIN.	MAX.	NOTES
Α	-	0.250	-	6.35	9
A1	0.015	-	0.39	-	9
A2	0.125	0.195	3.18	4.95	
В	0.014	0.022	0.356	0.558	
B1	0.030	0.070	0.77	1.77	3
С	0.008	0.015	0.204	0.381	
D	1.980	2.095	50.3	53.2	4
D1	0.005	-	0.13	-	12
E	0.600	0.625	15.24	15.87	5
E1	0.485	0.580	12.32	14.73	6,7
е	0.100	BSC	2.54	BSC	8
eΑ	0.600	BSC	15.24	BSC	9
ев	-	0.700	_	17.78	10
L	0.115	0.200	2.93	5.08	9
N	4	0	4	0	11


NOTES:

- 1. Refer to JEDEC Publication No. 95 JEDEC Registered and Standard Outlines for Solid State Products, for rules and general information concerning registered and standard outlines, in Section 2.2.
- 2. Protrusions (flash) on the base plane surface shall not exceed 0.010" (0.25mm).
- 3. The dimension shown is for full leads. "Half" leads are optional at lead N N +1. positions 1. N. 2 2
- 4. Dimension D does not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.25mm)

 5. E is the dimension to the outside of the leads and is measured with the leads
- perpendicular to the base plane (zero lead spread).
- 6. Dimension E1 does not include mold flash or protrusions.
- 7. Package body and leads shall be symmetrical around center line shown in end view.

- 8. Lead spacing e shall be non-cumulative and shall be measured at the lead tip. This measurement shall be made before insertion into gauges, boards or sockets.
- 9. This is a basic installed dimension. Measurement shall be made with the device installed in the seating plane gauge (JEDEC Outline No. GS-3), seating plane gauge). Leads shall be in true position within 0.010 " (0.25mm) diameter for dimension eA.
- 10. eB is the dimension to the outside of the leads and is measured at the lead tips before the device is installed. Negative lead spread is not permitted.
- 11. N is the maximum number of lead positions.
- 12. Dimension D1 at the left end of the package must equal dimension D1 at the right end of the package within 0.030" (0.76mm).
- 13. Pointed or rounded lead tips are preferred to ease insertion.14. For automatic insertion, any raised irregularity on the top surface (step, mesa, etc.) shall be symmetrical about the lateral and longitudinal package centerlines.

Dual-In-Line Frit-Seal Ceramic Packages



(F) SUFFIX (JEDEC MO-001-AB) 14 LEAD DUAL-IN-LINE FRIT-SEAL CERAMIC PACKAGE

14 LEAD BOAL-IN-LINE PRIT-SEAL CERAMIC PACKAGE							
1	INC	HES	MILLIM	ETERS			
SYMBOL	MIN.	MAX.	MIN.	MAX.	NOTES		
Α	0.155	0.200	3.94	5.08			
A1	0.020	0.050	0.508	1.27			
В	0.014	0.020	0.356	0.508			
B1	0.050	0.065	1.27	1.65			
С	0.008	0.012	0.204	0.304	1		
D	0.745	0.770	18.93	19.55			
E	0.300	0.325	7.62	8.25			
E1	0.265	0.285	6.73	7.24			
e1	0.10	0 TP	2.54 TP		2		
ед	0.30	0 TP	7.62	2 TP	2,3		
L	0.125	0.150	3.18	3.81			
L2	0.000	0.030	0.00	0.76			
α	00	15 ⁰	00	15 ⁰	4		
N	1	4	1	4	5		
N1	()	0		6		
Q1	0.040	0.075	1.02	1.90			
S	0.065	0.090	1.66	2.28			

(F) SUFFIX (JEDEC MO-001-AC) 16 LEAD DUAL-IN-LINE FRIT-SEAL CERAMIC PACKAGE

	INC	HES	MILLIMETERS		
SYMBOL	MIN.	MAX.	MIN.	MAX.	NOTES
Α	0.155	0.200	3.94	5.08	
A1	0.020	0.050	0.051	1.27	
В	0.014	0.020	0.356	0.508	
B1	0.035	0.065	0.89	1.65	
С	0.008	0.012	0.204	0.304	11
D	0.745	0.785	18.93	19.93	
E	0.300	0.325	7.62	8.25	
E1	0.265	0.285	6.73	7.24	
e1	0.10	0 TP	2.54 TP		2
ед	0.30	0 TP	7.62	2 TP	2,3
L	0.125	0.150	3.18	3.81	
L2	0.000	0.030	0.00	0.76	
a	00	150	00	150	4
N	1	6	1	6	5
N1	Ò)	0		6
Q1	0.040	0.075	1.02	1.90	
S	0.015	0.060	0.39	1.52	

(F) SUFFIX

18 LEAD DUAL-IN-LINE FRIT-SEAL CERAMIC PACKAGE


16 LEAD DUAL-IN-LINE PRIT-SEAL CERAINIC PACKAGE						
	INC	IES	MILLIMETERS			
SYMBOL	MIN.	MAX.	MIN.	MAX.	NOTES	
Α	0.155	0.200	3.94	5.08		
A1	0.020	0.050	0.508	1.27		
В	0.014	0.020	0.356	0.508		
B1	0.035	0.065	0.89	1.65		
С	0.008	0.012	0.204	0.304	1	
D	0.845	0.885	21.47	22.47		
E1	0.240	0.260	6.10	6.60		
e1	0.100	OTP C	2.54	TYP	2	
ед	0.300	TP C	7.62	TYP	2,3	
L	0.125	0.150	3.18	3.81		
α	00	150	00	15 ⁰	4	
N	14	8	18		5	
N1	O		C)	6	
S	0.015	0.060	0.39	1.52		

NOTES:

Refer to Rules for Dimensioning (JEDEC Publication No. 95) for Axial Lead Product Outlines.

- When this device is supplied solder-dipped, the maximum lead thickness (narrow portion) will not exceed 0.013" (0.33mm).
- Leads within 0.005" (0.12mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
- 3. eA applies in zone L2 when unit installed.
- 4. a applies to spread leads prior to installation.
- 5. N is the maximum quantity of lead positions.
- 6. N1 is the quantity of allowable missing leads.

Dual-In-Line Frit-Seal Ceramic



NOTES:

Refer to Rules for Dimensioning (JEDEC Publication No. 95) for Axial Lead Product Outlines.


- When this device is supplied solder-dipped, the maximum lead thickness (narrow portion) will not exceed 0.013" (0.33mm).
- 2. Leads within 0.005" (0.127mm) radius of True Position (TP) at gauge plane with maximum material condition.
- 3. eA applied in zone L2 when unit is installed.
- 4. Applies to spread leads prior to installation.
- 5. N is the maximum quantity of lead positions.
- 6. N1 is the quantity of allowable missing leads.

(F) SUFFIX 24 LEAD DUAL-IN-LINE FRIT-SEAL CERAMIC

	INC	HES	MILLIM	ETERS	
SYMBOL	MIN.	MAX.	MIN.	MAX.	NOTES
Α	0.120	0.250	3.10	6.30	
A1	0.020	0.070	0.51	1.77	
В	0.016	0.020	0.407	0.508	
B1	0.028	0.070	0.72	1.77	
С	0.008	0.012	0.204	0.304	1
D	1.200	1.290	30.48	32.76	
E1	0.515	0.580	13.09	14.73	
e1	0.10	0 TP	2.54 TP		2
θΑ	0.60	0 TP	15.2	4 TP	2,3
L	0.100	0.200	2.54	5.00	
L2	0.000	0.030	0.00	0.76	
α	00	15 ⁰	00	15 ⁰	4
N	2	4	24		5
N1	C)	()	6
Q1	0.040	0.075	1.02	1.90	
s	0.040	0.100	1.02	2.54	

ACKAGING AND SRDERING INFO.

Small-Outline (SO) Packages



(M) SUFFIX (JEDEC MS-012AB) (Notes 1, 2, 3, 8, 9) 14 LEAD DUAL-IN-LINE SURFACE MOUNT PLASTIC PACKAGE

	INC	HES	MILLIMETERS		
SYMBOL	MIN.	MAX.	MIN.	MAX.	NOTES
Α	0.0532	0.0688	1.35	1.75	
A1	0.0040	0.0098	0.10	0.25	
В	0.0138	0.0192	0.35	0.49	
С	0.0075	0.0098	0.19	0.25	
D	0.3367	0.3444	8.55	8.75	4
E	0.1497	0.1574	3.80	4.00	4
е	0.050	BSC	1.27	BSC	
Н	0.2284	0.2440	5.80	6.20	
h	0.0099	0.0196	0.25	0.50	5
L	0.016	. 0.050	0.40	1.27	6
N	1	4	1	4	7
œ	00	80	00	80	

(M) SUFFIX (JEDEC MS-012AC) (Notes 1, 2, 3, 8, 9) 16 LEAD DUAL-IN-LINE SURFACE MOUNT PLASTIC PACKAGE

	INCHES MILLIMETERS				
SYMBOL	MIN.	MAX.	MIN.	MAX.	NOTES
Α	0.0532	0.0688	1.35	1.75	
A1	0.0040	0.0098	0.10	0.25	
В	0.0138	0.0192	0.35	0.49	
С	0.0075	0.0098	0.19	0.25	
D	0.3859	0.3937	9.80	10.00	4
Е	0.1497	0.1574	3.80	4.00	4
е	0.050	BSC	1.27	BSC	
Н	0.2284	0.2440	5.80	6.20	
h	0.0099	0.0196	0.25	0.50	5
L	0.016	0.050	0.40	1.27	6
N	1	6	1	6	7
oc	00	80	00	80	

NOTES:

- 1. Refer to applicable symbol list.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusions and gate burrs shall not exceed 0.15mm (.006") ner side
- Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed .25mm (0.010") per side.
- The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- 9. Controlling dimension: Millimeter.


(M) SUFFIX (JEDEC MS-012AA) (Notes 1, 2, 3, 8, 9) 8 LEAD DUAL-IN-LINE SURFACE-MOUNT PLASTIC PACKAGE

	INC	HES	MILLIMETERS		
SYMBOL	MIN.	MAX.	MIN.	MAX.	NOTES
Α	0.0532	0.0688	1.35	1.75	
A1	0.0040	0.0098	0.10	0.25	
В	0.0138	0.0192	0.35	0.49	
С	0.0075	0.0098	0.19	0.25	
D	0.1890	0.1968	4.80	5.00	4
E	0.1497	0.1574	3.80	4.00	4
е	0.050	BSC	1.27	BSC	
Н	0.2284	0.2440	5.80	6.20	
h	0.0099	0.0196	0.25	0.50	5
L	0.016	0.050	0.40	1.27	6
N		3		3	7
oc	00	80	00	80	

(M) SUFFIX (JEDEC MS-013AA) (Notes 1, 2, 3, 8, 9) 16 LEAD DUAL-IN-LINE SURFACE MOUNT PLASTIC PACKAGE

	INC	HES	MILLIMETERS		
SYMBOL	MIN.	MAX.	MIN.	MAX.	NOTES
Α	0.0926	0.1043	2.35	2.65	
A1	0.0040	0.0118	0.10	0.30	
В	0.0138	0.0192	0.35	0.49	
С	0.0091	0.0125	0.23	0.32	
D	0.3977	0.4133	10.10	10.50	4
E	0.2914	0.2992	7.40	7.60	4
е	0.050	BSC	1.27	BSC	
Н	0.394	0.419	10.00	10.65	
h	0.010	0.029	0.25	0.75	5
L	0.016	0.050	0.40	1.27	6
N	1	6	1	6	7
∞	00	80	00	80	

Plastic Chip Carrier



(Q) SUFFIX (JEDEC MO-047AC) 44 LEAD SQUARE SURFACE-MOUNT PLASTIC PACKAGE

	INC	HES	MILLIMETERS		
SYMBOL	MIN.	MAX.	MIN.	MAX.	NOTES
Α	0.165	0.180	4.20	4.57	
A1	0.090	0.120	2.29	3.04	
D	0.685	0.695	17.40	17.65	
D1	0.650	0.656	16.510	16.662	2
D2	0.590	0.630	14.99	16.00	1
D3	0.500	REF	12.70	BSC	
E	0.685	0.695	17.40	17.65	
E1	0.650	0.656	16.510	16.662	2
E2	0.590	0.630	14.99	16.00	1
E3	0.500	0.500 REF		12.70 BSC	
N	4	4	4	4	3


NOTES:


- 1. To be determined at seating plane.
- Dimensions D1 and E1 do not include mold protrusions. Allowable mold protrusion is 0.254mm/0.010 inch.
- 3. "N" is the number of terminal positions.
- 4. Controlling dimensions: Inch
- 5. All leads at seating plane to be coplanar within 0.004 inch.

Quad-In-Line Plastic Packages

(Q) SUFFIX, 16 LEAD

RECOMMENDED MOUNTING HOLE DIMENSIONS AND SPACING






NOTES:

- 1. Body width is measured 0.040" (1.02mm) from top surface.
- 2. Seating plane defined as the junction of the angle with the narrow portion of the lead.

TO-5 Style Package


(S) SUFFIX 8 LEAD TO-5 STYLE WITH DUAL-IN-LINE FORMED LEADS (DILCAN)



All dimensions given in

inches

TO-5 Style Packages (Continued)



(T) SUFFIX (JEDEC MO-006-AF) 10 LEAD TO-5 STYLE PACKAGE

	INC	HES	MILLIMETERS		ERS	
SYMBOL	MIN.	MAX.	MIN.	MAX.	NOTES	
а	0.23	0 TP	5.84	4 TP	1	
A1	0	0	0	0		
A2	0.165	0.185	4.19	4.70		
φВ	0.016	0.019	0.407	0.482	2	
φВ1	0	0	0	0		
φВ2	0.016	0.021	0.407	0.533	2	
φD	0.335	0.370	8.51	9.39		
φD1	0.305	0.335	7.75	8.50		
F1	0.020	0.040	0.51	1.01		
j	0.028	0.034	0.712	0.863		
k	0.029	0.045	0.74	1.14	3	
L1	0.000	0.050	0.00	1.27	2	
L2	0.250	0.500	6.4	12.7	2	
L3	0.500	0.562	12.7	14.27	2	
α	360	TP	36° TP			
N	1	0	1	0	5	
N1	1	l		1	4	

NOTES:

Refer to Rules for Dimensioning (JEDEC Publication No. 95) for Axial Lead Product Outlines.

- 1. Leads at gauge plane within 0.007" (0.178mm) radius of True Position (TP) at maximum material condition.

(T) SUFFIX (JEDEC MO-002-AL) 8 LEAD TO-5 STYLE PACKAGE

	INC	HES	MILLIM	ETERS	
SYMBOL	MIN.	MAX.	MIN.	MAX.	NOTES
а	0.20	0 TP	5.88	3 TP	1
A1	0.010	0.050	0.26	1.27	
A2	0.165	0.185	4.20	4.69	
φВ	0.016	0.019	0.407	0.482	2
φВ1	0.125	0.160	3.18	4.06	
φВ2	0.016	0.021	0.407	0.482	2
φD	0.335	0.370	8.51	9.39	
φD1	0.305	0.335	7.75	8.50	
F1	0.020	0.040	0.51	1.01	
j	0.028	0.034	0.712	0.863	
k	0.029	0.045	0.74	1.14	3
L1	0.000	0.050	0.00	1.27	2
L2	0.250	0.500	6.4	12.7	2
L3	0.500	0.562	12.7	14.27	2
α	450	TP	450	TP	
N	8	3	8	3	5
N1	3	3		3	4


(T) SUFFIX (JEDEC MO-006-AG) 12 LEAD TO-5 STYLE PACKAGE

	INC	HES	MILLIM	ETERS	
SYMBOL	MIN.	MAX.	MIN.	MAX.	NOTES
а	0.23	0 TP	5.84	1 TP	1
A1	0	0	0	0	
A2	0.165	0.185	4.19	4.70	
φВ	0.016	0.019	0.407	0.482	2
φВ1	0	0	0	0	
фВ2	0.016	0.021	0.407	0.533	2
φD	0.335 0.370		8.51	9.39	
φD1	0.305 0.335		7.75	8.50	
F1	0.020	0.040	0.51	1.01	
j	0.028	0.034	0.712	0.863	
k	0.029	0.045	0.74	1.14	3
L1	0.000	0.050	0.00	1.27	2
L2	0.250	0.500	6.4	12.7	2
L3	0.500 0.562		12.7	14.27	2
α	300	TP	300	TP	
N	1	2	1	2	5
N1		1		1	4


- 3. Measure from Max. ϕD .
- 4. N1 is the quantity of allowable missing leads.
- 5. N is the maximum quantity of lead positions.

HA/HC/HFA/HV*-Type Packaging & Ordering Information

HARRIS PRODUCT CODE EXAMPLE



- 1: Dual-In-Line Ceramic
- 2: Metal Can
- 3: Dual-In-Line Plastic
- 4P: Plastic Leaded Chip Carrier
- 7: Mini-DIP, Ceramic
- 9P: Small Outline
- 0: Chip Form




- 2: -55°C to +125°C
 - 4: -25°C to +85°C
 - 5: 0°C to +75°C
 - 7: Dash-7 High Reliability Commercial Product 0°C to +75°C, includes 96 hour Burn-In
- -8: -55°C to +125°C Harris Class B equivalent for use in military & flight systems not manufactured to full Mil-Std-883 specifications
- 9: -40°C to +85°C
- /883: Full compliance to Mil-Std-883


These products are available fully screened to Mil-Std-883C. Contact a Harris Sales Office for a copy of the /883 data sheet.

^{*}Ordering information for HV-1205 and HV-2405E only

Package Outlines

.300 CERAMIC DUAL-IN-LINE







PKG CODE	LEAD COUNT	DIM A	DIM A1	DIM B	DIM B1	DIM C	DIM D	DIM E	DIM E1	DIM e	DIM L	DIM L1	DIM S	DIM S1	DIM Q	DIM α
1-	8 SSI	<u>-</u> .200	.140 .160	.016 .023	.050 .065	.008	.375 .395	.245 .265	. <u>290</u> . <u>310</u>	.100 BSC	.125 .150	<u>.150</u>	.055	.005	.015 .060	00 150
1-	14 MSI	<u>-</u> .200	.140 .170	.016 .023	.050 .065	.008	.753 .785	.265 .285	.290 .310	.100 BSC	.125 .180	<u>.150</u> -	098	.005	.015 .060	00 150
1	14 LSI	<u>-</u> .200	.140 .170	.016 .023	.050 .065	.008 .015	.753 .785	.285 .305	.300 .320	.100 BSC	.125 .180	<u>.150</u>	 .098	.005	.015 .060	0° 15°
1-	16* MSI	<u>-</u> .200	.140 .170	.016 .023	. <u>050*</u> .065*	.008 .015	.753 .785	.265 .285	. <u>290</u> .310	.100 BSC	.125 .180	.150	 .080.	.005	.015 .060	0° 15°
1-	16* LSI	200	.140 .170	<u>.016</u> .023	.050* .065	.008	.753 .785	.285 .305	.300 .320	.100 BSC	.125 .180	.150	-080.	.005	.015 .060	00 150
1-	18 LSI	200	.140 .170	.016 .023	. <u>050*</u> .065*	.008	<u>.882</u> .915	.285 .305	.300 .320	.100 BSC	.125 .180	.150	-098	.005	.015 .060	00 150
1-	20 LSI	- .200	.140 .170	.016 .023	.050* .065*	.008	.940 .970	.285 .305	.300	.100 BSC	.125 .180	<u>.150</u> -	- .080	<u>.005</u> -	.015 .060	00 150

^{*}End leads are half leads where B remains the same and B1 is $\underline{0.035}$

.600 CERAMIC DUAL-IN-LINE





0.045


PKG CODE	LEAD COUNT	DIM A	DIM A1	DIM B	DIM B1	DIM	DIM D	DIM	DIM E1	DIM e	DIM L	DIM L1	DIM S	DIM S1	DIM Q	DIM α
1-	24 LSI	<u>-</u> .225	.150 .180	.016 .023	.050 .065	.008	1.24 1.27	.515 .535	.595 .615	.100 BSC	.125 .180	<u>.150</u>	098	<u>.005</u> -	.015 .060	0º 15º
1-	28 LSI	.225	.160 .190	.016 .023	.050 .065	.008	1.44 1.47	.515 .535	.595 .615	.100 BSC	.125 .180	<u>.150</u> -	.098	.005	.015 .060	00 150

*Solder dip finish add +0.003 inches

^{**}Solder dip finish add +0.003 inches


.300 SIDEBRAZE DUAL-IN-LINE

1-



PKG CODE	LEAD COUNT	DIM A	DIM A1	DIM B	DIM B1	DIM C	DIM D	DIM E	DIM E1	DIM e	DIM L	DIM L1	DIM S	DIM S1	DIM Q
1-	8 LSI	.101 .150	-	.016 .023	.040 .060	.008	.380	.280 .300	.290 .310	.100 BSC	.125 180	<u>.150</u>	.015 .060	.055	.005
1-	14 LSI	.101 .150	=	.016 .023	.040 .060	.008	.738 .758	.280 .300	.290 .310	.100 BSC	<u>.125</u> .180	<u>.150</u>	.015 .060	.098	.005

3- .300 PLASTIC DUAL-IN-LINE



PKG CODE	LEAD COUNT	DIM A1	DIM B	DIM B1	DIM C	DIM D	DIM E	DIM E1	DIM e	DIM L	DIM S	DIM Q	DIM α
3-	8	.125 .140	.016 .023	.050 .070	.008 .015	.370 .390	.245 .265	.290 .310	.090	.110 .150	.030 .050	.020 .040	00 150
3-	14	.125 .140	<u>.016</u> .023	.050 .070	.008 .015	.750 .770	.245 .265	. <u>290</u> .310	.090 .110	.110 .150	.030 .050	.020 .040	00 150
3-	16*	.125 .140	<u>.016</u> .023	.050 .070	.008 .015	.750 .770	.245 .265	. <u>290</u> .310	.090 .110	.110 .150	.025 .035	.020 .040	00 150
3-	18	.125 .140	.016 .023	.050 .070	.008	<u>.900</u> .920	.245 .265	.290 .310	.090	.110 .150	.040 .060	.020 .040	00 150
3-	20	.130 .145	.016 .023	.050 .070	.008	1.030 1.050	.250 .270	.290 .310	.090 .110	.110 .150	.060	.020 .040	00 150


*End leads are half leads where B remains the same and B1 is

0113

**Solder dip finish add +0.003 inches

0.035


3-



PKG CODE	LEAD COUNT	DIM A1	DIM B	DIM B1	DIM	DIM	DIM E	DIM E1	DIM e	DIM L	DIM S	Q Q	DIM α
3-	24	.145 .155	.016 .023	.050 .070	.008	1.24 1.26	.540 .560	.290 .610	.090	.110 .150	.045 .095	.020 .040	0° 15°
3-	28	.145 .155	.016 .023	.050 .070	.008	1.54 1.57	.540 .560	.590 .610	.090 .110	.110 .150	.110 .160	.020 .040	00 150

*Solder dip finish add +0.003 inches

2- TO-99 METAL CAN




PKG	LEAD	DIM	DIM	DIM	DIM	DIM	DIM	DIM	DIM	DIM
CODE	COUNT	A	φB	φD	e	F	K	K1	L	Q
2-	8 TO-99	.165 .185	.016 .018	.345	.190 .210	.020 .040	.028 .034	.028 .040	.505 .550	

*Solder dip finish add +0.003 inches

12


PACKAGING AND ORDERING INFO.

TO-8 METAL CAN




PKG	LEAD	DIM	ΦB	DIM	DIM	DIM	DIM	DIM	DIM	DIM
CODE	COUNT	A		φD	e	F	K	K1	L	Q
2-	12	.130	.016	.585	.400	.100	.020	.027	.027	.500
	TO-8	.150	.021	.615	BSC	BSC	.040	.034	.045	.550

4P | PLASTIC LEADED CHIP CARRIER



PKG CODE	LEAD COUNT	DIM A	DIM B	DIM B1	DIM D/E	DIM D1/E1	DIM e	DIM Q
4P	20	.165 .180	.013 .021	.026 .032	.385	.350 .356	.050 BSC	.020
4P	28	.165 .180	.013 .021	.026	.485 .495	.450 .456	.050 BSC	.020
4P	44	.165 .180	.013 .021	.026 .032	.685 .695	.650 .656	.050 BSC	.020

SMALL OUTLINE PACKAGE (SOIC)



PKG CODE	LEAD COUNT	DIM A	DIM A1	DIM B	DIM	DIM D	DIM	DIM e	DIM H	DIM h	DIM L	DIM α
9P	8	.054 .068	.004 .009	.014 .019	.0075 .0098	.189 .196	.150 .157	.050 BSC	.229 .244	.010 .019	.016 .050	00 80
9P	14	<u>.054</u> .068	.004 .009	<u>.014</u> .019	.0075 .0098	.337 .344	.150 .157	.050 BSC	.229 .244	.010 .019	.016 .050	00 80
9P	16 (N)	<u>.054</u> .068	.004 .009	<u>.014</u> .019	. <u>0075</u> .0098	.386	.150 .157	.050 BSC	.229 .244	<u>.010</u> .019	.016 .050	00 80
9P	16 (W)	<u>.093</u> .104	.004 .011	<u>.014</u> .019	. <u>0091</u> .0125	<u>.398</u> .413	.292 .299	.050 BSC	.394 .419	<u>.010</u> .029	.016 .050	00 80
9P	24	<u>.093</u> .104	<u>.004</u> .011	.014 .019	. <u>0091</u> .0125	.599 .614	.292 .299	.050 BSC	.394 .419	<u>.010</u> .029	.016 .050	00 80
9P	28	.093 .104	.004 .011	.014 .019	. <u>0091</u> .0125	<u>.697</u> .712	.292 .299	.050 BSC	.394 .419	.010 .029	.016 .050	00 80

HV/ICL/ICM-Type Packaging & Ordering Information

Ordering Information

Device Family Prefixes

PREFIX	DEVICE FAMILY
ICL	Linear IC
ICM	Microperipheral IC
HV	High Voltage
LM	National Semiconductor Alternate Source

Temperature Range Designators

SUFFIX	TEMPERATURE RANGE		
С	Commercial: 0°C to +70°C		
1	Industrial: Either -25°C to +85°C or -40°C to +85°C (Specified on Datasheet)		
М	Military: -55°C to +125°C		

Pin Count Designator


SUFFIX	PIN COUNT	DIAMETER
Α	8	
В	10	
С	12	
D	14	
E	16	
٧	8	(0.200" pin circle, isolated case)
W	10	(0.230" pin circle, isolated case)
х	10	(0.230" pin circle, case to pin 5)
Υ	8	(0.200" pin circle, case to pin 4)
z	8	(0.230" pin circle, case to pin 5)

Package Type Designators


SUFFIX	PACKAGE		
В	Small Outline IC (SOIC)		
J	Ceramic Dual-In-Line		
P	Plastic Dual-In-Line		
Т	TO-99, TO-100		

Part Numbering System


All Intersil Part Numbers consist of a Device Family Prefix, a Basic Numeric Part Number, and an Option Suffix, as follows:




Package Outlines





JA 8 LEAD CERAMIC DUAL-IN-LINE





PA 8 LEAD PLASTIC DUAL-IN-LINE














LINEAR

13

SALES OFFICE INFORMATION

A complete and current listing of all Harris Sales, Representative and Distributor locations worldwide is available. Please order the "Harris Sales Listing" from the Literature Center (see page i).

HARRIS HEADQUARTERS LOCATIONS BY COUNTRY:

U.S. HEADQUARTERS

Harris Semiconductor 1301 Woody Burke Road Melbourne, Florida 32902 TEL: (407) 724-3000

SOUTH ASIA

Harris Semiconductor H.K. Ltd 13/F Fourseas Building 208-212 Nathan Road Tsimshatsui, Kowloon Hong Kong TEL: (852) 3-723-6339

EUROPEAN HEADQUARTERS

Harris Semiconductor Mercure Centre Rue de la Fusse 100 Brussels, Belgium 1130 TEL: (32) 2-246-21.11

NORTH ASIA

Harris K.K. Shinjuku NS Bldg. Box 6153 2-4-1 Nishi-Shinjuku Shinjuku-Ku, Tokyo 163 Japan TEL: (81) 03-3345-8911

HARRIS TECHNICAL ASSISTANCE AVAILABILITY:

U.K.

UNITED STATES CALIFORNIA San Jose408-922-0977 **FLORIDA GEORGIA** ILLINOIS **MASSACHUSETTS** Burlington617-221-1850 **NEW JERSEY** Great Neck516-829-9441 **NEW YORK TEXAS** Dallas214-733-0800 INTERNATIONAL FRANCE GERMANY **ITALY** Milan.....39-2-262-22141 JAPAN Tokyo81-3-345-8911 Seoul82-2-551-0931 **KOREA**

We're Backing You Up with Products, Support, and Solutions!

Signal Processing

- Linear
- Custom Linear
- Data Conversion
- Interface
- Analog Switches
- Multiplexers
- Filters
- · DSP
- Telecom

Digital

- CMOS Microprocessors and Peripherals
- CMOS Microcontrollers
- · CMOS Logic

ASICs

- Full-Custom
- Analog Semicustom
- Mixed-Signal
- ASIC Design Software

Power Products

- Power MOSFETs
- IGBTs
- Bipolar Discretes
- Transient Voltage
 Suppressors
- Power Rectifiers

Intelligent Power

- · Power ICs
- Power ASICs
- Hybrid Programmable
 Switches
- Full-Custom High Voltage ICs

Microwave

- GaAs FETs
- GaAs MMICs
- Foundry Services

Military/Aerospace Products

- Microprocessors and Peripherals
- Memories
- Analog ICs
- Digital ICs
 - Discrete Power
 - Bipolar - MOSFET
- Rad-Hard ICs

Military/Aerospace Programs

- COMSEC Programs
- Strategic and Space Programs
- · Military ASIC Programs

