


Memory

Device Data





Selector Guide and Cross Reference	1
CMOS Dynamic RAMs	2
DRAM Modules	3
General MOS Static RAMs	4
CMOS Fast Static RAMs	5
CMOS Fast Static RAM Modules	6
Application Specific MOS Static RAMs	7
Military Products	8
Reliability Information	9
Applications Information	10
Mechanical Data	11

DATA CLASSIFICATION

Product Preview

This heading on a data sheet indicates that the device is in the formative stages or in design (under development). The disclaimer at the bottom of the first page reads: "This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice."

Advance Information

This heading on a data sheet indicates that the device is in sampling, preproduction, or first production stages. The disclaimer at the bottom of the first page reads: "This document contains information on a new product. Specifications and information herein are subject to change without notice."

Fully Released

A fully released data sheet contains neither a classification heading nor a disclaimer at the bottom of the first page. This document contains information on a product in full production. Guaranteed limits will not be changed without written notice to your local Motorola Semiconductor Sales Office.

BurstRAM, DSPRAM, ParityRAM, and QuickRAM are trademarks of Motorola, Inc. SPARC is a trademark of Sun Microsystems.



MEMORIES

Prepared by Technical Information Center

Motorola has developed a broad range of reliable memories for virtually any digital data processing system application. Complete specifications for the individual circuits are provided in the form of data sheets. In addition, a selector guide is included to simplify the task of choosing the best combination of circuits for optimum system architecture.

New Motorola memories are being introduced continually. For the latest releases, and additional technical information or pricing, contact your nearest authorized Motorola distributor or Motorola sales office.

Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

TABLE OF CONTENTS

ALPHANUMERIC INDE	EX	ix
CHAPTER 1		
CHAPTER 2 - CMOS	DYNAMIC RAMS	
MCM54100A	4M x 1, 60/70/80 ns	2-3
MCM54100A-C	4M x 1, 70/80 ns, Industrial Temp Range (- 40 to + 85 C)	
MCM54101A	4M x 1, 60/70/80 ns, Nibble Mode	
MCM54102A	4M x 1, 60/70/80 ns, Static Column	
MCM54170B	256K x 16, 70/80/100 ns, Fast Page Mode – 1 CAS, 2 Write Enables	
MCM54190B	256K x 18, 70/80/100 ns, Fast Page Mode – 1 CAS, 2 Write Enables	
MCM54260B	256K x 16, 70/80/100 ns, Fast Page Mode – 2 CAS, 1 Write Enable	
MCM54280B	256K x 18, 70/80/100 ns, Fast Page Mode – 2 CAS, 1 Write Enable	
MCM54400A	1M x 4, 60/70/80 ns, Fast Page Mode	
MCM54400A-C	1M x 4, 70/80 ns, Fast Page Mode	
MCM54402A	1M x 4, 60/70/80 ns, Static Column Mode	
MCM54410A	1M x 4, 60/70/80 ns, Write Per Bit	
MCM54800A	512K x 8, 70/80/100 ns, Page Mode	
MCM54900A	512K x 9, 70/80/100 ns, Fast Page Mode	
MCM511000A	1M x 1, 70/80/100 ns, Page Mode	
MCM511000B	1M x 1, 60/80 ns, Page Mode	
MCM511001A	1M x 1, 70/80/100 ns, Nibble Mode	
MCM511002A	1M x 1, 70/80/100 ns, Static Column	
MCM514256A MCM514256B	256K x 4, 70/80/100 ns, Page Mode	
MCM514256B MCM514258A	256K x 4, 60/80 ns, Page Mode	
MCM5 14258A	256K X 4, 70/80/100 hs, Static Column	. 2-287
CHAPTER 3 – DRAM N		
MCM32100	1M x 32, 80/100 ns	3-3
MCM32130	1M x 32, 70/80/100 ns, Low Height Version of MCM32100	3-15
MCM32200	2M x 32, 80/100 ns	3-27
MCM32230	2M x 32, 70/80/100 ns, Low Height Version of MCM32200	3-39
MCM32256	256K x 32, 70/80/100 ns	3-51
MCM32512	512K x 32, 70/80/100 ns	3-63
MCM36100	1M x 36, 80/100 ns	
MCM36200	2M x 36, 80/100 ns	
MCM36256	256K x 36, 70/80/100 ns	
MCM36512	512K x 36, 70/80/100 ns	
MCM40100	1M x 40, 70/80/100 ns, Same as MCM36100, for Error Correction Applications	
MCM40200	2M x 40, 70/80/100 ns, Same as MCM36200, for Error Correction Applications	
MCM40256	256K x 40, 70/80/100 ns, Same as MCM36256, for Error Correction Applications .	
MCM40512	512K x 40, 70/80/100 ns, Same as MCM36512, for Error Correction Applications .	
MCM81000	1M x 8, 70/80/100 ns	
MCM81430	1M x 8, 60/70/80/100 ns, 2 Chip Derivative of MCM81000S	
MCM84000	4M x 8, 80/100 ns	. 3-195

TABLE OF CONTENTS (Continued)

MCM84000A	4M x 8, 60/70/80/100 ns	3-207
MCM84256	256K x 8 Bit, 70/80/100ns	
MCM91000	1M x 9, 70/80/100 ns	3-231
MCM91430	1M x 9, 70/80/100 ns, 3 Chip Derivative of MCM91000S	3-243
MCM94000	4M x 9, 80/100 ns	3-255
MCM94000A	4M x 9, 60/70/80/100 ns	3-267
MCM94256	256K x 9, 70/80/100 ns	3-279
MCM94256A	256K x 9, 70/80/100 ns	3-291
CHAPTER 4 – GENE	RAL MOS STATIC RAMS	
MCM2018A	2K x 8, 35/45/55 ns	
MCM60L256A-C	32K x 8, 100 ns, Industrial Temp Range (- 40 to + 85°C), Low Power	
MCM60L256A-V	32K x 8, 100 ns, Extended Temp Range (- 40 to + 105°C), Low Power	4-16
CHAPTER 5 - CMOS	FAST STATIC RAMS	
MCM6205	32K x 9, 15/17/20/25/35 ns	5-3
MCM6205C	32K x 9, 15/17/20/25/35 ns	5-9
MCM6206	32K x 8, 15/17/20/25/35 ns	5-15
MCM6206C	32K x 8, 15/17/20/25/35 ns	5-21
MCM6207	256K x 1, 15/20/25 ns	5-27
MCM6207C	256K x 1, 15/20/25 ns	5-33
MCM62L07	256K x 1, 20/25/35 ns, Low Current Standby Mode	5-39
MCM6208	64K x 4, 15/20/25 ns	5-45
MCM6208C	64K x 4, 15/20/25 ns	5-51
MCM62L08	64K x 4, 20/25/35 ns, Low Current Standby Mode	
MCM6209	64K x 4, 15/20/25 ns	5-63
MCM6209C	64K x 4, 15/20/25 ns	5-69
MCM6226	128K x 8, 25/30 ns	5-75
MCM6226A	128K x 8, 20/25/30 ns	5-82
MCM6229	256K x 4, 25/30 ns	5-89
MCM6229A	256K x 4, 20/25/30 ns	5-95
MCM6246	512K x 8, 25/30/35 ns	
MCM6249	1M x 4, 25/30/35 ns	5-108
MCM6264	8K x 8, 15/20/25/35 ns	
MCM6264C	8K x 8, 12/15/20/25/35 ns	
MCM6265	8K x 9, 15/20/25/35 ns	
MCM6265C	8K x 9, 12/15/20/25/35 ns	5-132
MCM6268	4K x 4, 20/25/35/45/55 ns	5-138
MCM6270	4K x 4, 20/25/35 ns, Output Enable	
MCM6287	64K x 1, 12/15/20/25/35 ns	5-150
MCM6288	16K x 4, 12/15 ns	
MCM6288B	16K x 4, 20/25/35 ns	
MCM6288C	16K x 4, 12/15/20/25/35 ns	
MCM6290	16K x 4, 12/15 ns	
MCM6290C	16K x 4, 10/12/15/20/25/35 ns, Output Enable	
MCM6706	32K x 8, 10/12 ns, BiCMOS	
MCM6706A	32K x 8, 8/10/12 ns, BiCMOS	
MCM6708	64K x 4, 10/12 ns, BiCMOS	

MOTOROLA MEMORY DATA

TABLE OF CONTENTS (Continued)

MCM6708A	64K x 4, 8/10/12 ns, BICMOS	5-204
MCM6726	128K x 8, 10/12 ns, BiCMOS	5-210
MCM6727	1M x 1, 10/12 ns, BiCMOS	5-215
MCM6728	256K x 4, 10/12 ns, BiCMOS	5-220
MCM6729	256K x 4, 10/12 ns, BiCMOS	5-225
MCM62820	8K x 20, 23/30 ns, Latched Address	5-230
MCM62820A	8K x 20, 17/23 ns, Latched Address	5-236
MCM67282	256K x 4, 10/12 ns, BiCMOS	5-242
CHAPTER 6 - CMC	DS FAST STATIC RAM MODULES	
MCM3264	64K x 32, 20/25/35 ns	6-3
MCM8256	256K x 8, 20/25/35 ns	6-10
MCM32257	256K x 32, 20/25 ns	6-17
MCM36232	2 x 32K x 36, 15/20 ns	
CHAPTER 7 - APP	PLICATION SPECIFIC MOS STATIC RAMS	
MCM4180	4K x 4, 18/20/22/25 ns, Cache Tag	
MCM6293	16K x 4, 20/25 ns, Synchronous, Output Registers	7-13
MCM6294	16K x 4, 20/25 ns, Synchronous, Output Registers, Output Enable	7-23
MCM6295	16K x 4, 25/30 ns, Synchronous, Output Enable	
MCM56824	8K x 24, 25/30/35 ns, DSPRAM	7-41
MCM56824A	8K x 24, 20/25/35 ns, DSPRAM	
MCM62110	32K x 9, 15/17/20 ns, Synchronous, Dual I/O, Parity Checker	7-56
MCM62157	16K x16, 15/17/24 ns, Sparc Cache, Synchronous	
MCM62350	4K x 4, 18/20/22/25 ns, Cache Tag, Programmable Match Level	7-71
MCM62351	4K x 4, 18/20/22/25 ns, Cache Tag	7-81
MCM62486	32K x 9, 14/19/24 ns, 486 Processor Cache Synchronous BurstRAM	7-91
MCM62486A	32K x 9, 14/19/24 ns, 486 Processor Cache Synchronous BurstRAM	7-100
MCM62940	32K x 9, 14/19/24 ns, 68040 Cache Synchronous BurstRAM	7-110
MCM62940A	32K x 9, 14/19/24 ns, 68040 Cache Synchronous BurstRAM	7-118
MCM62950	32K x 9, 20/25 ns, RISC-CISC Cache, Synchronous	7-127
MCM62950A	32K x 9, 15/20/25 ns, RISC-CISC Cache, Synchronous	7-133
MCM62960	32K x 9, 17/20/24 ns, Synchronous	7-140
MCM62960A	32K x 9, 15/17/24 ns, Synchronous	
MCM62963	4K x 10, 30 ns, Synchronous, Output Registers	7-153
MCM62963A	4K x 10, 30 ns, Synchronous, Output Registers	
MCM62973	4K x 12, 18/20 ns, Synchronous, Output Registers	
MCM62973A	4K x 12, 18/20 ns, Synchronous, Output Registers	
MCM62974	4K x 12, 18/20 ns, Synchronous, Output Registers, Output Enable	7-173
MCM62974A	4K x12, 18/20 ns, Synchronous, Output Registers, Output Enable	
MCM62975	4K x 12, 25/30 ns, Synchronous, Output Registers	
MCM62975A	4K x 12, 25/30 ns, Synchronous, Output Registers	
MCM62980	64K x 4, 15/20 ns, Synchronous 1 Stage Pipeline	
MCM62981	64K x 4, 15/20 ns, ParityRAM, Synchronous 1 Stage Pipeline	
MCM62982	64K x 4, 12/15 ns, Synchronous, 2 Stage Pipeline	
MCM62983	64K x 4, 12/15 ns, ParityRAM, Synch., Output Registers 1 Stage Pipeline	
MCM62990	16K x 16, 17/20/25 ns, Latched Address	

TABLE OF CONTENTS (Continued)

MCM62990A	16K x 16, 12/15/20/25 ns, Latched Address
MCM62995	16K x 16, 17/20/25 ns, Asynchronous, Latched Address 7-226
MCM62995A	16K x 16, 12/15/20/25 ns, Asynchronous, Latched Address 7-237
MCM62996	16K x 16, 12/15/20/25 ns 7-249
MCM101510	1M x 1, 10/12 ns 7-254
MCM101514	1M x 1, 10/12 ns 7-260
CHAPTER 8 – MI	LITARY PRODUCTS 8-3
CHAPTER 9 – RE	ELIABILITY INFORMATION 9-2
CHAPTER 10 – A	PPLICATIONS INFORMATION
DRAMs ·	
AN986	Page, Nibble, and Static Column Modes: High-Speed, Serial-Access Options on 1M-Bit + DRAMS
AN987	DRAM Refresh Modes 10-6
AN1124	1 Meg to 4 Meg DRAM Upgrading 10-8
AN1202	Battery Backup of SelfRefreshing Dynamic Random Access Memory 10-10
FSRAMs	
AN971	Avoiding Bus Contention Problems in Fast Access RAM Designs 10-14
AN973	Avoiding Data Errors with Fast Static RAMs 10-18
AN984	25 MHz Logical Cache for an MC68020
SPECIAL APPLICATI	ON STATIC RAMS
AR256	Motorola's Radical System SRAM Design Speeds System 40% 10-35
AR258	High Frequency System Operation Using Synchronous SRAMS
AR260	Enhancing System Performance Using Synchronous SRAMs
AR270	Designing a Cache for a Fast Processor
CHAPTER 11 – M	IECHANICAL DATA
•	

ALPHANUMERIC INDEX

Device Number	Organization	Address Access /Cycle Time	Comments	Page
MCM60L256A-C	32K x 8	100 ns	Industrial temp range (-40 to +85° C), Low power	4-8
MCM60L256A-V	32K x 8	100 ns	Extended temp range (-40 to +105° C), Low power	4-16
MCM2018A	2K x 8	35/45/55 ns		4-3
MCM3264	64K x 32	20/25/30 ns		6-3
MCM4180	4K x 4	18/20/25 ns	Cache Tag	7-3
MCM6205	32K x 9	15/17/20/25/35 ns	`	5-3
MCM6205C	32K x 9	15/17/20/25/35 ns	`	5-9
MCM6206	32K x 8	15/17/20/25/35 ns		5-15
MCM6206C	32K x 8	15/17/20/25/35 ns	·	5-21
MCM6207	256K x 1	15/20/25 ns		5-27
MCM6207C	256K x 1	10/12 ns		5-33
MCM62L07	256K x 1	20/25/35 ns	Low Current Standby Mode	5-39
MCM6208	64K x 4	15/20/25 ns		5-45
MCM6208C	64K x 4	15,20,25 ns		5-51
MCM62L08	64K x 4	20/25/35 ns	Low Current Standby Mode	5-57
MCM6209	64K x 4	15/20/25 ns		5-63
MCM6209C	64K x 4	15,20,25 ns		5-69
MCM62L09	64K x 4	20/25/35 ns	Low Current Standby Mode	5-57
MCM6226	128K x 8	25/30 ns		5-75
MCM6226A	128K x 8	20/25/30 ns		5-82
MCM6229	256K x 4	25/30 ns		5-89
MCM6229A	256K x 4	20/25/30 ns		5-95
MCM6246	512K x 8	25/30/35 ns		5-102
MCM6249	1M x 4	25/30/35 ns		5-108
MCM6264	8K x 8	15/20/25/35 ns		5-114
MCM6264C	8K x 8	12/15/20/25/35 ns		5-120
MCM6265	8K x 9	15/20/25 ns		5-126
MCM6265C	8K x 9	12/15/20/25/35 ns		5-132
MCM6268	4K x 4	20/25/35/45/55 ns		5-138
MCM6269	4K x 4	25/35 ns	Fast Chip Select	5-138
MCM6270	4K x 4	20/25/35 ns	Output Enable	5-144
MCM6287	64K x 1	12/15/20/25/35 ns		5-150
MCM6288	16K x 4	12/15 ns		5-156
MCM6288B	16K x 4	20/25/35 ns		5-162
MCM6288C	16K x 4	12/15/20/25/35 ns	γ	5-168
MCM6290	16K x 4	12/15 ns	Output Enable	5-174
MCM6290B	16K x 4	20/25/35 ns	Output Enable	5-156
MCM6290C	16K x 4	10/12/15/20/25/35 ns	Output Enable	5-180
MCM6293	16K x 4	20/25 ns	Synchronous, Output Registers	7-13
MCM6294	16K x 4	20/25 ns	Synchronous, Output Registers, Output Enable	7-23
MCM6295	16K x 4	25/35 ns	Synchronous, Output Enable	7-32
MCM6706	32K x 8	10/12 ns	BICMOS	5-186

ALPHANUMERIC INDEX (Continued)

Device Number	Organization	Address Access /Cycle Time	Comments	Page
MCM6706A	32K x 8	8/12 ns	BICMOS	5-192
MCM6708	64K x 4	10/12 ns	BiCMOS	5-198
MCM6708A	64K x 4	10/12 ns	BiCMOS	5-204
MCM6709	64K x 4	10/12 ns	BiCMOS, Output Enable	5-198
MCM6709A	64K x 4	12/15 ns	BiCMOS, Output Enable	5-204
MCM6726	256K x 4	10/12 ns	BICMOS	5-210
MCM6727	1M x 1	10/12 ns	BiCMOS	5-215
MCM6728	256K x 4	10/12 ns	BiCMOS	5-220
MCM6729	256K x 4	10/12 ns	BICMOS	5-225
MCM8256	256K x 8	20/25/30 ns		6-10
MCM32100	1M x 32	80/100 ns	Fast page mode cycle time = 40/45/55 ns	3-3
MCM32130	1M x 32	70/80/100 ns	Low height version of MCM32100	3-15
MCM32200	2M x 32	80/100 ns	Fast page mode cycle time = 40/45/55 ns	3-27
MCM32230	2M x 32	70/80/100 ns	Low height version of MCM32200	3-39
MCM32256	256K x 32	70/80/100 ns	Fast page mode cycle time = 40/45/55 ns	3-51
MCM32257	256K x 32	20/25 ns		6-17
MCM32512	512K x 32	70/80/100 ns	Fast page mode cycle time = 40/45/55 ns	3-63
MCM36100	1M x 36	80/100 ns	Fast page mode cycle time = 40/45/55 ns	3-75
MCM36200	2M x 36	80/100 ns	Fast page mode cycle time = 40/45/55 ns	3-87
MCM36232	2 x 32K x 36	15/20 ns		6-24
MCM36256	256K x 36	70/80/100 ns	Fast page mode cycle time = 40/45/55 ns	3-99
MCM36512	512K x 36	70/80/100 ns	Fast page mode cycle time = 40/45/55 ns	3-111
MCM40100	1M x 40	70/80/100 ns	Same as MCM36100, for error correction applications	3-123
MCM40200	2M x 40	70/80/100 ns	Same as MCM36200, for error correction applications	3-135
MCM40256	256K x 40	70/80/100 ns	Same as MCM36256, for error correction applications	3-147
MCM40512	512K x 40	70/80/100 ns	Same as MCM36512, for error correction applications	3-159
MCM54100A	4M x 1	60/70/80 ns	Fast page mode cycle time = 40/45/55 ns	2-3
MCM54100A-C	4M x 1	70/80 ns	Industrial temp range (-40° to +85°C)	2-22
MCM54101A	4M x 1	60/70/80 ns	Nibble mode cycle time = 40/40/40 ns	2-41
MCM54102A	4M x 1	60/70/80 ns	Static column mode cycle time = 35/40/45 ns	2-60
MCM54170B	256K x 16	70/80/100 ns	Fast page mode - 1 CAS, 2 Write Enables	2-82
MCM5L4170B	256K x 16	70/80/100 ns	Battery Backup	2-82
MCM5V4170B	256K x 16	70/80/100 ns	Self Refresh	2-82
MCM54190B	256K x 18	70/80/100 ns	Fast page mode – 1 CAS, 2 Write Enables	2-84
MCM5L4190B	256K x 18	70/80/100 ns	Battery Backup	2-84
MCM5V4190B	256K x 18	70/80/100 ns	Self Refresh	2-84
MCM54260B	256K x 16	70/80/100 ns	Fast page mode – 2 CAS, 1 Write Enables	2-86
MCM5L4260B	256K x 16	70/80/100 ns	Battery Backup	2-86
MCM5V4260B	256K x 16	70/80/100 ns	Self Refresh	2-86
MCM54280B	256K x 18	70/80/100 ns	Fast page mode – 2 CAS, 1 Write Enables	2-88
MCM5L4280B	256K x 18	70/80/100 ns	Battery Backup	2-88
MCM5V4280B	256K x 18	70/80/100 ns	Self Refresh	2-88

ALPHANUMERIC INDEX (Continued)

Device Number	Organization	Address Access /Cycle Time	Comments	Page
MCM54400A	1M x 4	60/70/80 ns	Fast page mode cycle time = 40/45/55 ns	2-90
MCM54400A-C	1M x 4	70/80 ns	Industrial temp range (-40°C to +85°C)	2-111
MCM54402A	1M x 4	60/70/80 ns	Static column mode cycle time = 35/40/45 ns	2-131
MCM54410A	1M x 4	60/70/80 ns	Fast page mode cycle time = 45/45/50 ns, Write Per Bit	2-154
MCM54800A	512K x 8	70/80/100 ns	Fast page mode cycle time = 45/50/60 ns	2-175
MCM5L4800A	512K x 8	70/80/100 ns	Battery Backup	2-175
MCM5V4800A	512K x 8	70/80/100 ns	Self Refresh	2-175
MCM54900A	512K x 9	70/80/100 ns	Fast page mode	2-195
MCM5L4900A	512K x 9	70/80/100 ns	Battery Backup	2-195
MCM5V4900A	512K x 9	70/80/100 ns	Self Refresh	2-195
MCM56824	8K x 24	25/30/35 ns	DSPRAM	7-41
MCM56824A	8K x 24	20/25/35 ns	DSPRAM	7-49
MCM62110	32K x 9	15/17/20 ns	Synchronous, Dual I/O, Parity Checker	7-56
MCM62157	16K x 16	15/17/24 ns	Sparc Cache, Synchronous	7-66
MCM62350	4K x 4	18/20/25 ns	Cache Tag, Programmable Match Level	7-71
MCM62351	4K×4	18/20/25 ns	Cache Tag, Programmable Match Level	7-81
MCM62486	32K x 9	14/19/24 ns	486 Processor Cache Synchronous BurstRAM	7-91
MCM62486A	32K x 9	14/19/24 ns	486 Processor Cache Synchronous BurstRAM	7-100
MCM62820	8K x 20	23/30 ns	Latched Address	5-230
MCM62820A	8K x 20	17/23 ns	Latched Address	5-236
MCM62940	32K x 9	14/19/24 ns	68040 Cache Synchronous BurstRAM	7-110
MCM62940A	32K x 9	14/19/24 ns	68040 Cache Synchronous BurstRAM	7-118
MCM62950	32K x 9	20/25 ns	RISC-CISC Cache, Synchronous	7-127
MCM62950A	32K x 9	15/20/25 ns	RISC-CISC Cache, Synchronous	7-133
MCM62960	32K x 9	17/20/24 ns	Synchronous, Output Registers	7-140
MCM62960A	32K x 9	15/17/24 ns	Synchronous, Output Registers	7-146
MCM62963	4K x 10	30 ns	Synchronous, Output Registers	7-153
MCM62963A	4K x 10	30 ns	Synchronous, Output Registers	7-158
MCM62973	4K x 12	18/20 ns	Synchronous, Output Registers	7-163
MCM62973A	4K x 12	18/20 ns	Synchronous, Output Registers	7-168
MCM62974	4K x 12	18/20 ns	Synchronous, Output Registers, Output Enable	7-173
MCM62974A	4K x 12	18/20 ns	Synchronous, Output Registers, Output Enable	7-177
MCM62975	4K x 12	25/30 ns	Synchronous, Output Enable	7-181
MCM62975A	4K x 12	25/30 ns	Synchronous, Output Enable	7-186
MCM62980	64K x 4	15/20 ns	Synchronous 1 Stage Pipeline	7-191
MCM62981	4 x 64K x 1	15/20 ns	Parity RAM, Synchronous 1 Stage Pipeline	7-197
MCM62982	64K x 4	12/15 ns	Synchronous, Output Registers, 2 Stage Pipeline	7-203
MCM62983	4 x 64K x 1	12/15 ns	Parity RAM, Synch., Output Registers 2 Stage Pipeline	7-208
MCM62990	16K x 16	17/20/25 ns	Latched Address, Asynchronous	7-213
MCM62990A	16K x 16	15/20/25 ns	Latched Address, Asynchronous	7-219
MCM62995	16K x 16	17/20/25 ns	Latched Address, Asynchronous	7-226
MCM62995A	16K x 16	12/15/20 ns	Latched Address, Asynchronous	7-237

ALPHANUMERIC INDEX (Continued)

Device Number	Organization	Address Access /Cycle Time	Comments	Page
MCM62996	16K x 16	12/15/20/25 ns		7-249
MCM67282	256K x 4	10/12 ns	BiCMOS	5-242
MCM81000	1M x 8	70/80/100 ns	Fast page mode cycle time = 40/45/55 ns	3-171
MCM8L1000	1M x 8	70/80/100 ns	Fast page mode with low power battery backup	3-171
MCM81000A	1M x 8	70/80/100 ns	Low cost derivative of MCM81000	T -
MCM8L1000A	1M x 8	70/80/100 ns	Low cost derivative of MCM8L1000	T
MCM81001	1M x 8	70/80/100 ns	Nibble mode cycle time = 35/35/40 ns	1 –
MCM81002	1M x 8	70/80/100 ns	Static column mode cycle time = 40/45/55 ns	T -
MCM81430	1M x 8	60/70/80/100 ns	Two chip derivative of MCM81000S	3-183
MCM8L1430	1M x 8	60/70/80/100 ns	Two chip derivative of MCM8L1000S	3-183
MCM84000	4M x 8	80/100 ns	Fast page mode cycle time = 50/60 ns	3-195
MCM84000A	4M x 8	60/70/80/100 ns		3-207
MCM8L4000	4M x 8	80/100 ns	Fast page mode with low power battery backup	3-195
MCM84256	256K x 8	70/80/100 ns	Fast page mode cycle time = 40/45/55 ns	3-219
MCM8L4256	256K x 8	70/80/100 ns	Fast page mode cycle time = 40/45/55 ns, low power	3-219
MCM91000	1M x 9	70/80/100 ns	Fast page mode cycle time = 40/45/55 ns	3-231
MCM9L1000	1M x 9	70/80/100 ns	Fast page mode cycle time = 40/45/55 ns, low power	3-231
MCM91000A	1M x 9	70/80/100 ns	Low cost derivative of MCM91000	_
MCM9L1000A	1M x 9	70/80/100 ns	Low cost derivative of MCM9L1000	T -
MCM91001	1M x 9	70/80/100 ns	Nibble mode cycle time = 35/35/40 ns	1 -
MCM91002	1M x 9	70/80/100 ns	Static column mode cycle time = 40/45/55 ns	T-
MCM91430	1M x 9	70/80/100 ns	Three chip derivative of MCM91000S	3-243
MCM9L1430	1M x 9	70/80/100 ns	Three chip derivative of MCM9L1000S	3-243
MCM94000	4M x 9	80/100 ns	Fast page mode cycle time = 50/60 ns	3-255
MCM9L4000	4M x 9	80/100 ns	Fast page mode cycle time = 50/60 ns, low power	3-255
MCM94000A	4M x 9	60/70/80/100 ns	Low height 4Mx9 using MCM54100AN DRAM	3-267
MCM9L4000A	4M x 9	60/70/80/100 ns	Low height 4Mx9 using MCM54100AN DRAM, low power	3-267
MCM94256	256K x 9	70/80/100 ns	Fast page mode cycle time = 40/45/55 ns	3-279
MCM9L4256	256K x 9	70/80/100 ns	Fast page mode cycle time = 40/45/55 ns, low power	3-279
MCM94256A	256K x 9	70/80/100 ns	Fast page mode cycle time = 40/45/55 ns	3-291
MCM9L4256A	256K x 9	70/80/100 ns	Fast page mode cycle time = 40/45/55 ns, low power	3-291
MCM101510	1M x 1	10/12 ns	ECL	7-254
MCM101514	1M x 1	10/12 ns	ECL	7-260
MCM511000A	1M x 1	70/80/100 ns	Fast page mode cycle time = 40/45/55 ns	2-197
MCM51L1000A	1M x 1	70/80/100 ns	Fast page mode with low power battery backup	2-197
MCM511000B	1M x 1	60 ns	Fast page mode cycle time = 40 ns	2-212
MCM511001A	1M x 1	70/80/100 ns	Nibble mode cycle time = 35/35/40 ns	2-227
MCM511002A	1M x 1	70/80/100 ns	Static column mode cycle time = 40/45/55 ns	2-242
MCM514256A	256K x 4	70/80/100 ns	Fast page mode cycle time = 40/45/55 ns	2-257
MCM51L4256A	256K x 4	70/80/100 ns	Fast page mode with low power battery backup	2-257
MCM514256B	256K x 4	60 ns	Fast page mode cycle time = 40 ns	2-272
MCM51L4256B	256K x 4	60 ns	Fast page mode with low power battery backup	2-272
MCM514258A	256K x 4	70/80/100 ns	Static column mode cycle time = 40/45/55 ns	2-287

Selector Guide and Cross Reference

Org	Motorola Part Number		Package Information				Op Current	Low Power	Ind Temp
		300-Mil DIP (Pins)	100-Mil ZIP (Pins)	300-Mil SOJ (Pins)	350-Mil SOJ (Pins)	(ns Max)	(mA Max)		
1M x 1	MCM511000A-70	18	20	20/26		70	80		
	MCM511000A-80	18	20	20/26		80	70		
	MCM511000A-10	18	20	20/26		100	60		
	MCM511000A-C70	18	20	20/26		70	85		•
	MCM511000A-C80	18	20	20/26		80	75		•
	MCM511000A-C10	18	20	20/26		100	65		•
	MCM51L1000A-70	18	20	20/26		70	80		
	MCM51L1000A-80	18	20	20/26		80	70		
	MCM51L1000A-10	18	20	20/26		100	60		
	MCM51L1000A-C70	18	20	20/26		70	85		
	MCM51L1000A-C80	. 18	20	20/26		80	75		
	MCM51L1000A-C10	18	20	20/26		100	65		·
	MCM511000B-60		20	20/26		60	90		l
	MCM51L1000B-60		20	20/26		60	90		
	MCM511001A-70	18	20	20/26		70	80		
	MCM511001A-80	18	20	20/26		80	70		
	MCM511001A-10	18	20	20/26		100	60		
	MCM511002A-70	18	20	20/26		70	80		
	MCM511002A-80	18	20	20/26		80	70		
	MCM511002A-10	18	20	20/26		100	60		
256K x 4	MCM514256A-70	20	20	20/26		70	80		
	MCM514256A-80	20	20	20/26		80	70		
	MCM514256A-10	20	20	20/26		100	60		
	MCM514256A-C70	20	20	20/26		70	85		•
	MCM514256A-C80	20	20	20/26		80	75		•
	MCM514256A-C10	20	20	20/26		100	65		•
	MCM51L4256A-70	20	20	20/26		70	80		
	MCM51L4256A-80	20	20	20/26		80	70		
	MCM51L4256A-10	20	20	20/26		100	60	•	
	MCM51L4256A-C70	20	20	20/26		70	85		
	MCM51L4256AC80	20	20	20/26		80	75		
	MCM51L4256A-C10	20	20	20/26		100	65		
	MCM514256B-60		20	20/26		60	90		<u> </u>
	MCM51L4256B-60		20	20/26		60	90		
	MCM514258A-70	20	20	20/26		70	80		T

Org	Motorola Part Number		Package i	nformation		Address Access (ns Max)	Op Current (mA Max)	Low Power	Ind Temp
	}	300-Mil DIP (Pins)	100-Mil ZIP (Pins)	300-Mil SOJ (Pins)	350-Mil SOJ (Pins)				
256K x 4	MCM514258A-80	20	20	20/26		80	70		
(Cont.)	MCM514258A-10	20	20	20/26		100	60		
4M x 1	MCM54100A-60	ł	20	20/26	20/26	60	120		
	MCM54100A-70		20	20/26	20/26	70	100		
	MCM54100A-80		20	20/26	20/26	80	85		
	MCM54100A-C70		20	20/26	20/26	70	100		•
	MCM54100A-C80		20	20/26	20/26	80	85		•
	MCM5L4100A-60		20	20/26	20/26	60	120	•	
	MCM5L4100A-70		20	20/26	20/26	70	100	•	
	MCM5L4100A-80		20	20/26	20/26	80	85	•	
	MCM54101A-60		20	20/26	20/26	60	120		
	MCM54101A-70		20	20/26	20/26	70	100		
	MCM54101A-80		20	20/26	20/26	80	85		
	MCM54102A-60		20	20/26	20/26	60	120		
	MCM54102A-70		20	20/26	20/26	70	100		
	MCM54102A-80		20	20/26	20/26	80	85		
1M x 4	MCM54400A-60		20	20/26	20/26	60	120		
	MCM54400A-70		20	20/26	20/26	70	100		
	MCM54400A-80		20	20/26	20/26	80	85		
	MCM54400A-C70		20	20/26	20/26	70	100		•
	MCM54400A-C80		20	20/26	20/26	80	85		•
	MCM5L4400A-60		20	20/26	20/26	60	120	•	
	MCM5L4400A70		20	20/26	20/26	70	100		
	MCM5L4400A-80		20	20/26	20/26	80	85	•	
	MCM54402A-60		20	20/26	20/26	60	120		
	MCM54402A-70		20	20/26	20/26	70	100		
	MCM54402A-80		20	20/26	20/26	80	85		
	MCM54410A-60		20	20/26	20/26	60	120		
	MCM54410A-70		20	20/26	20/26	70	100		
	MCM54410A-80		20	20/26	20/26	80	85		

Org	Motorola Part Number		Package Inform	nation	Address Access	Configuration	Battery Backup	Self Refresh
		100-Mil ZIP (Pins)	400-Mit SOJ (Pins)	400-Mil TSOP (Pins)	(ns Max)	(mA Max)		
256K x 16	MCM54170B-70	40	40	40/44	70	1 CAS, 2 W		
	MCM54170B-80	40	40	40/44	80	1 CAS, 2 W		
	MCM54170B-10	40	40	40/44	100	1 CAS, 2 W		
	MCM5L4170B-70	40	40	40/44	70	1 CAS, 2 W		
	MCM5L4170B-80	· 40	40	40/44	80	1 CAS, 2 W		
	MCM5L4170B-10	40	40	40/44	100	1 CAS, 2 W		
	MCM5V4170B-70	40	40	40/44	70	1 CAS, 2 W	1	
	MCM5V4170B-80	40	40	40/44	80	1 CAS, 2 W		
	MCM5V4170B-10	40	40	40/44	100	1 CAS, 2 W		
	MCM54260B70	40	40	40/44	70	2 CAS, 1 W	†	
	MCM54260B-80	40	40	40/44	80	2 CAS, 1 W		
	MCM54260B-10	40	40	40/44	100	2 CAS, 1 W		
	MCM5L4260B-70	40	40	40/44	70	2 CAS, 1 W		
	MCM5L4260B-80	40	40	40/44	80	2 CAS, 1 W		
	MCM5L4260B-10	40	40	40/44	100	2 CAS, 1 W		
	MCM5V4260B-70	40	40	40/44	70	2 CAS, 1 W		•
	MCM5V4260B-80	40	40	40/44	80	2 CAS, 1 W		•
	MCM5V4260B-10	40	40	40/44	100	2 CAS, 1 W		
256K x 18	MCM54190B-70	40	40	40/44	70	1 CAS, 2 W		<u> </u>
	MCM54190B-80	40	40	40/44	80	1 CAS, 2 W		
	MCM54190B-10	40	40	40/44	100	1 CAS, 2 W		
	MCM5L4190B70	40	40	40/44	70	1 CAS, 2 W		
	MCM5L4190B-80	40	40	40/44	80	1 CAS, 2 W		
	MCM5L4190B-10	40	40	40/44	100	1 CAS, 2 W	•	
	MCM5V4190B-70	40	40	40/44	70	1 CAS, 2 W	1	
	MCM5V4190B-80	40	40	40/44	80	1 CAS, 2 W	<u> </u>	
	MCM5V4190B-10	40	40	40/44	100	1 CAS, 2 W		•
	MCM54280B-70	40	40	40/44	70	2 CAS, 1 W		
	MCM54280B-80	40	40	40/44	80	2 CAS, 1 W		
	MCM54280B-10	40	40	40/44	100	2 CAS, 1 W		
	MCM5L4280B70	40	40	40/44	70	2 CAS, 1 W	•	
	MCM5L4280B-80	40	40	40/44	80	2 CAS, 1 W	1.	
	MCM5L4280B-10	40	40	40/44	100	2 CAS, 1 W	•	
	MCM5V4280B-70	40	40	40/44	70	2 CAS, 1 W	 	.

Org	Motorola Part Number		Package Inform	nation	Address Access	Configuration	Battery Backup	Self Refresh
		100-Mil ZIP (Pins)	400-Mii SOJ (Pins)	400-Mil TSOP (Pins)	(ns Max)	(mA Max)		
256K x 18	MCM5V4280B-80	40	40	40/44	80	2 CAS, 1 W		•
(Cont.)	MCM5V4280B-10	40	40	40/44	100	2 CAS, 1 W		•
512K x 8	MCM54800A-70	28	28		70			
	MCM54800A-80	28	28		80			
	MCM54800A-10	28	28		100			
	MCM5L4800A-70	28	28		70		•	
	MCM5L4800A-80	28	28		80			
	MCM5L4800A-10	28	28		100		1.	
	MCM5V4800A70	28	28		70			•
	MCM5V4800A80	28	28		80			•
	MCM5V4800A-10	28	28		100			•
512K x 9	MCM54900A-70	28	28		70			
	MCM54900A80	28	28		80			
	MCM54900A-10	28	28		100			
	MCM5L4900A-70	28	28		70			
	MCM5L4900A-80	28	28		80			
	MCM5L4900A-10	28	28		100			
	MCM5V4900A-70	28	28		70			•
	MCM5V4900A-80	28	28		80			•
	MCM5V4900A-10	28	28		100			

Org	Motorola Part Number			Pa	ickage li	nformati	on			Address Access	Op Current	Low Power
	·	Pin No	S	L	LH	SG	SH	SHG	Z	(ns Max)	(mA Max)	
1M x 8	MCM81000-70	30	•	•	•					70	640	
	MCM81000-80	30	•	•	•					80	560	
	MCM8100010	30	•	•	•					100	480	
	MCM8L1000-70	30	•	•						70	640	•
	MCM8L1000-80	30	•	•						80	560	•
	MCM8L1000-10	30	•	•						100	480	•
	MCM81000A70	30	•							70	640	
	MCM81000A-80	30	•							80	560	
	MCM81000A-10	30	•							100	480	
	MCM81430-60	30	•							60	240	
	MCM81430-70	30	•							70	200	
	MCM81430-80	30	•							80	170	
	MCM81430-10	30	•							100	150	
	MCM8L1000A-70	30	•							70	640	•
	MCM8L1000A-80	30	•							80	560	•
	MCM8L1000A-10	30	•							100	480	•
	MCM8L1430-60	30	•							60	240	•
	MCM8L1430-70	30	•							70	200	•
	MCM8L1430-80	30	•							80	170	•
	MCM8L1430-10	30	•							100	150	•
1M x 9	MCM91000-70	30	•	•	•	•				70	720	
	MCM91000-80	30	•	•	•	•				80	630	
	MCM91000-10	30		•	•					100	540	
	MCM9L1000-70	30	•	•		•				70	720	
	MCM9L1000-80	30	•	•		•				80	630	•
	MCM9L1000-10	30	•	•		•				100	540	•
	MCM91000A70	30	•							70	720	
	MCM91000A-80	30	•	1				<u> </u>	<u> </u>	80	630	
	MCM91000A10	30	•							100	540	
	MCM91430-70	30	•		†			 	l	70	280	
	MCM91430-80	30	•							80	240	
	MCM91430-10	30	•	l						100	210	
	MCM9L1000A-70	30	•							70	720	•
	MCM9L1000A-80	30	•	†	\vdash			†		80	630	•

Org	Motorola Part Number			Pa	ickage li	nformati	on			Address Access	Op Current	Low Power
		Pin No	S	L	LH	SG	SH	SHG	Z	(ns Max)	(mA Max)	
1M x 9	MCM9L1000A-10	30	•							100	540	•
(Cont.)	MCM9L1430-70	30	•							70	280	•
	MCM9L1430-80	30	•							80	240	•
	MCM9L1430-10	30	•							100	210	•
256K x 8	MCM84256-70	30	•							70	160	
	MCM84256-80	30	•							80	140	
	MCM84256-10	30	•							100	120	
	MCM8L4256-70	30	•							70	160	•
	MCM8L4256-80	30	•							80	140	•
	MCM8L4256-10	30	•							100	120	•
256K x 9	MCM94256-70	30	•							70	225	
	MCM94256-80	30	•							80	195	
	MCM94256-10	30	•							100	165	
	MCM9L4256-70	30	•							70	225	•
	MCM9L4256-80	30	•							80	195	•
	MCM9L4256-10	30	•							100	165	•
	MCM94256A70	30	•							70	240	
	MCM94256A-80	30	•							80	210	
	MCM94256A-10	30	•							100	180	
	MCM9L4256A-70	30	•							70	240	•
	MCM9L4256A-80	30	•							80	210	•
	MCM9L4256A-10	30	•							100	180	•
4M x 8	MCM84000-80	30	•	•	•					80	800	
	MCM84000-10	30	•	•	•					100	680	
	MCM8L4000-80	30	•	•	•					80	800	•
	MCM8L4000-10	30	•	•	•					100	680	•
	MCM84000A-60	30	•					1		60	960	
	MCM84000A-70	30	•	 						70	800	
	MCM84000A-80	30	•							80	680	
	MCM84000A-10	30	•							100	600	
	MCM8L4000A-60	30	•		†					60	960	•
	MCM8L4000A-70	30	•							70	800	
	MCM8L4000A-80	30	•							80	680	•
	MCM8L4000A-10	30	•	 	 	-	ļ			100	600	•

Org	Motorola Part Number			Pa	ickage l	nformati	on			Address Access	Op Current	Low Power
		Pin No	S	L	LH	SG	SH	SHG	Z	(ns Max)	(mA Max)	
4M x 9	MCM94000-80	30	•	•						80	900	
	MCM94000-10	30	•	•	•					100	765	
	MCM9L4000-80	30	•	•	•					80	900	•
	MCM9L4000-10	30	•	•	•					100	765	•
	MCM94000A-60	30	•							60	1080	
	MCM94000A-70	30	•							70	900	
	MCM94000A-80	30	•							80	765	
	MCM94000A-10	30	•							100	675	
	MCM9L4000A-60	30	•							60	1080	•
	MCM9L4000A-70	30	•							70	900	•
	MCM9L4000A-80	30	•							80	765	•
	MCM9L4000A-10	30	•							100	675	•
256K x 32	MCM3225670	72	•			•				70	640	
	MCM32256-80	72	•			•				80	560	
	MCM32256-10	72	•			•				100	480	
	MCM32L256-70	72	•			•				70	640	•
	MCM32L256-80	72	•			•	,			80	560	•
	MCM32L256-10	72	•							100	480	•
512K x 32	MCM32512-70	72	•			•				70	656	
	MCM32512-80	72	•			•				80	576	
	MCM32512-10	72	•			•				100	496	
	MCM32L512-70	72	•			•				70	656	•
	MCM32L512-80	72	•			•				80	576	•
	MCM32L512-10	72	•			•				100	496	•
1M x 32	MCM32100-80	72	•			•				80	840	
	MCM32100-10	72	•			•				100	720	
	MCM32L100-80	72	•		 	•				80	840	
	MCM32L100-10	72	•		†					100	720	
	MCM32130-60	72		I^{-}			•	.		60	960	
	MCM32130-70	72				t	•		 	70	800	
	MCM32130-80	72					•	•		80	680	
	MCM32130-10	72					•	•		100	600	
	MCM32L130-60	72					•	•		60	960	
	MCM32L130-70	72	\vdash	t	\vdash	t	•	 	 	70	800	•

Org	Motorola Part Number			Pa	ckage l	nformati	ion			Address Access	Op Current	Low Power
		Pin No	S	L	LH	SG	SH	SHG	Z	(ns Max)	(mA Max)	
1M x 32	MCM32L130-80	72					•	•		80	680	•
(Cont.)	MCM32L130-10	72					•	•		100	600	•
2M x 32	MCM32200-80	72	•			•				80	856	
	MCM32200-10	. 72	•			•				100	736	
	MCM32L200-80	72	•			•				80	856	•
	MCM32L200-10	72	•			•				100	736	•
	MCM32230-60	72					•	•.		60	976	
	MCM32230-70	72					•	•		70	816	
	MCM32230-80	72					•	•		80	696	
	MCM32230-10	72					•	•		100	616	
	MCM32L230-60	72					•	•		60	976	•
	MCM32L230-70	72					•	•		70	816	•
	MCM32L230-80	72					•	•		80	696	•
	MCM32L230-10	72					•	•		100	616	•
256K x 36	MCM36256-70	72	•			•				70	940	
	MCM36256-80	72	•			•				80	820	
	MCM36256-10	72	•			•				100	700	
	MCM36L256-70	72	•			•				70	940	•
	MCM36L256-80	72	•			•				80	820	•
	MCM36L256-10	72	•			•				100	700	•
512K x 36	MCM36512-70	72	•			•				70	964	
	MCM36512-80	72	•			•				80	844	
	MCM36512-10	72	•			•				100	724	
	MCM36L512-70	72	•			•				70	964	
	MCM36L512-80	72	•			•				80	844	•
	MCM36L512-10	72	•			•				100	724	•
1M x 36	MCM36100-80	72	•			•				80	1120	
	MCM36100-10	72	•			•				100	960	
	MCM36L100-80	72	•			•				80	1120	•
	MCM36L100-10	72	•			•				100	960	•
2M x 36	MCM36200-80	72	•			•				80	1144	-
	MCM36200-10	72	•			•				100	984	
	MCM36L200-80	72	•			•				80	1144	•
	MCM36L200-10	72						T	l	100	984	•

Org	Motorola Part Number			Pa	ickage l	nformati	on			Address Access	Op Current	Low Power
	,	Pin No	S	L	· LH	SG	SH	SHG	Z	(ns Max)	(mÅ Max)	
256K x 40	MCM4025670	72	•			•				70	800	
	MCM40256-80	72	•			•				80	700	
	MCM40256-10	72	•			•				100	600	
	MCM40L256-70	72	•			•				70	800	•
	MCM40L256-80	72	•			•				80	700	•
	MCM40L256-10	72	•			•				100	600	•
512K x 40	MCM40512-70	72	•			•				70	820	
	MCM40512-80	72	•			•				80	720	
	MCM40512-10	72	•			•				100	620	
	MCM40L512-70	72	•			•				70	820	•
	MCM40L512-80	72	•			•				80	720	•
	MCM40L512-10	72	•			•				100	620	•
	MCM40100-60	72	•			•				60	1200	
	MCM40100-70	72	•			•				70	1000	
	MCM40100-80	72	•			•				80	850	
	MCM40100-10	72	•			•				100	750	
	MCM40L100-60	72	•			•				60	1200	•
	MCM40L100-70	72	•			•				70	1000	•
	MCM40L100-80	72	•			•				80	850	•
	MCM40L100-10	72	•			•				100	750	•
2M x 40	MCM40200-60	72	•			•				60	1220	
	MCM40200-70	72	•			•				70	1020	
	MCM40200-80	72	•			•				80	870	
	MCM40200-10	72	•			•				100	770	
	MCM40L200-60	72	•			•				60	1220	•
	MCM40L200-70	72	•			•				70	1020	•
	MCM40L200-80	72	•			•	<u> </u>			80	870	•
	MCM40L200-10	72	•		†	•			l	100	770	

S = SIMM
L = SIP
LH = Low Height SIP
SG = Gold Pad SIMM
SH = Low Height SIMM
SHG = Low Height Gold Pad SIMM
Z = Zig-Zag Leaded Module

FAST S	STATIC RAMS								Synchronous Register Based	Latches	Output Enable	Processor Bus Protocol or Special Function
Org	Motorola Part Number		Package I	nformatio	n		Cycle Time	Op Current		Feat	ures	
		Pin No	PDIP	SOJ	ZIP	PLCC	(ns Max)	(mA Max)				,
2K x 8	MCM2018A-45	24	•				45	135			•	
	MCM2018A-55	24	•				45	135			•	
4K x 4	MCM6268-20	20	•				20	110				
	MCM6268-25	20	<u> • </u>				25	110				
	MCM6268-35	20	•				35	110				
	MCM6268-45	20	•				45	80				
	MCM6268-55	20	•				55	80				
	MCM6269-20	20	<u> </u>		<u> </u>		20	110				
	MCM6269-25	20	•		<u></u>		25	110				
	MCM6269-35	20	•		<u> </u>		35	110				
	MCM6270-20	24/22	•	•	<u> </u>		20	110			•	
	MCM6270-25	24/22	•	•			25	110			•	
	MCM6270-35	24/22	•	•			35	110			•	
	MCM4180-18	24/22	•	•			18	140			•	•
	MCM4180-20	24/22	•	•			20	140			•	•
	MCM4180-25	24/22	•	•			25	140			•	•
	MCM62350-18	24	•	•			18	140				•
	MCM62350-20	24	•	•			20	140				•
	MCM62350-25	24	•	•			25	140				•
	MCM62351-18	24	•				18	140				•
	MCM62351-20	24	1.				20	140				•
	MCM62351-25	24	•		1		25	140				•
4K x 10	MCM62963-30	44			1		30	140	•		 	•
	MCM62963A-30	44	†				30	140	•			•
4K x 12	MCM6297318	44	 		I	•	18	170	•			•
	MCM62973-20	44	 	 	I	-	20	160	•		 	•
	MCM62973A-18	44	 		 	•	18	170	•		 	
	MCM62973A-20	44	 		 	 	20	160	-		 	•
	MCM62974-18	44	 		├	•	18	170	•		<u> </u>	•
	MONO29/4-10	L		<u> </u>	<u> </u>	•	10		•	L	•	•

FAST S	STATIC RAMS								Synchronous Register Based	Latches	Output Enable	Processor Bus Protocol or Special Function
Org	Motorola Part Number	ı	Package Ir	nformatio	n		Cycle Time	Op Current		Feat	tures	
		Pin No	PDIP	SOJ	ZIP	PLCC	(ns Max)	(mA Max)				
4K X 12	MCM62974-20	44				•	20	170	•		•	•
(Cont.)	MCM62974A-18	44				•	18	180	•		•	•
	MCM62974A-20	44				•	20	170	•		•	•
	MCM62975-25,30	44				•	25,30	160,150	•		•	•
	MCM62975A-25	44				•	25	160	•		•	•
	MCM62975A-30	44				•	30	150	•		•	•
8K x 8	MCM6264-15	28	•	•			15	140			•	
	MCM6264-20	28	•	•			20	130			•	
	MCM626425	28	•	•			25	120			•	
	MCM6264B-35	28	•	•			35	110			•	
	MCM6264C12	28	•	•			12	150			•	
	MCM6264C15	28	•	•			15	140			•	
	MCM6264C-20	28	•	•			20	130			•	
	MCM6264C-25	28	•	•			25	120			•	
	MCM6264C-35	28	•	•			35	110			•	
	MCM6764-8,10	28		•			8,10	TBD	Nev	w BiCN	10S (1	992)
8K x 9	MCM6265-15	28	•	•			15	140			•	
	MCM6265-20	28	•	•			20	130			•	
	MCM6265-25	28	•	•			25	100			•	
	MCM6265C-12	28		•			12	150			•	
	MCM6265C-15	28	•	•			15	140			•	
	MCM6265C-20	28	•	•			20	130			•	
	MCM6265C-25	28	•	•			25	120			•	
	MCM6265C-35	28	•	•			35	110			•	
16K x 4	MCM6288-12	22	•				12	150				
	MCM6288-15	22	•				15	140				
	MCM6288B20,25,35	22	•				20,25,35	120,120,110				
	MCM6288C-12	22	•				12	120				
	MCM6288C-15	22	•				15	120				
	MCM6288C-20	22	•			l	20	110				

FAST	STATIC RAMS								Synchronous Register Based	Latches	Output Enable	Processor Bus Protocol or Special Function
Org	Motorola Part Number		Package ir	nformatic	n		Cycle Time	Op Current		Feat	tures	
		Pin No	PDIP	SOJ	ZIP	PLCC	(ns Max)	(mA Max)				
16K x 4	MCM6288C-25	22	•				25	110				
(Cont.)	MCM6288C-35	22	•				35	110				
	MCM6290-12	24		•			12	150			٠	
	MCM6290-15	24	•	•			15	140			•	
	MCM6290B20,25,35	24	•	•			20,25,35	120,120,110			•	
	MCM6290C-10	24	•	•			10	120			•	
	MCM6290C-12	24		•			12	120			•	
	MCM6290C-15	24	•	•			15	120			•	
	MCM6290C-20	24	•	•			20	110			•	
	MCM6290C-25	24	•	•			25	110			•	
	MCM6293-20	28	•	•			20	140	•			
	MCM6293-25	28	•	•			25	140	•			
	MCM6294-20	28	•	•			20	140	•		•	
	MCM6294-25	28	•	•			25	140	•		•	
	MCM6295-25,30	28	•	•			25,30	140	•		•	
	MCM6788-8,10	22		•			8,10	175,165	Nev	v BiCM	IOS (1	992)
	MCM6790-8,10	28		•			8,10	TBD	Nev	v BiCM	IOS (1	992)
8K X 24	MCM56824-25	52				•	25	250			•	•
	MCM56824-30	52				•	30	210			•	•
	MCM56824-35	52				•	35	180			•	•
	MCM56824A-20	52				•	20	280			•	•
	MCM56824A-25	52				•	25	250			•	•
	MCM56824A-35	52				•	35	180			•	
8K X 20	MCM62820-23,30	52				•	23,30	240,185		•	•	•
	MCM62820A-17	52				•	23	280		•	•	•
	MCM62820A-23	52	-		-	•	30	240		•	•	•

FAST S	STATIC RAMS								Synchronous Register Based	Latches	Output Enable	Processor Bus Protocol or Special Function
Org	Motorola Part Number	ı	Package Ir	nformatio	n		Cycle Time	Op Current		Feat	ures	
		Pin No	PDIP	SOJ	ZIP	PLCC	(ns Max)	(mA Max)				,
16K X 16	MCM62157-15	52				•	20	360	•		•	•
	MCM62157-17	52				•	20	360	•		٠	•
	MCM62157-24	52				•	30	360	•		٠	•
	MCM62990-17	52				•	17	360	•	•	•	•
	MCM62990-20	52				•	20	360	•	•	•	•
	MCM6740-8,10						8,10	TBD	Nev	v BiCM	IOS (1	992)
	MCM62990-25	52				•	25	360	•	•	•	•
	MCM62990A-12	52				•	15	360	•	٠	٠	•
	MCM62990A-15	52				•	15	360	•	٠	•	•
,	MCM62990A-20	52				•	20	360	•	•	٠	•
	MCM62990A-25	52				•	25	360	•	•	•	•
	MCM62995-17	52				•	17	360		•	•	•
	MCM62995-20	52				•	20	360		•	•	•
	MCM62995-25	52				•	25	360		•	•	•
	MCM62995A-12	52				•	15	360		•	•	•
	MCM62995A-15	52				•	17	360		•	•	•
	MCM62995A-20	52				•	20	360		•	•	•
	MCM62995A-25	52			†	•	25	360		•	•	•
	MCM62996-12	52		<u> </u>		•	15	360			•	
	MCM62996-15	52				•	17	360			•	
	MCM62996-20	52				•	20	360			•	
	MCM62996-25	52				•	25	360			•	
64K x 1	MCM6287-12	22/24	•	•			12	150				
	MCM6287-15	22/24	•	•			15	140				
	MCM6287-20	22/24	•	•			20	130				
	MCM6287B-25	22/24	•	•			25	120				
	MCM6287B-35	22/24		•			35	110				

FAST S	STATIC RAMs								Synchronous Register Based	Latches	Output Enable	Processor Bus Protocol or Special Function
Org	Motorola Part Number		Package Ir	nformatio	n		Cycle Time	Op Current		Fea	tures	
		Pin No	PDIP	SOJ	ZIP	PLCC	(ns Max)	(mA Max)			,	,
32K x 8	MCM6206-15	28	•	•			15	165			•	<u> </u>
	MCM6206-17	28	•	•			17	155			•	<u> </u>
	MCM6206-20	28	•	•			20	150			•	
	MCM6206-25	28	•	•			25	140			•	<u></u>
	MCM6206B-35	28	•	•			35	135			•	
	MCM6206C-15	28	•	•	ļ		15	165			•	
	MCM6206C-17	28	•	•			17	155			•	ļ
	MCM6206C-20	28	•	•			20	150			•	<u> </u>
	MCM6206C-25	28	<u> • </u>	•			25	140			•	
	MCM6206C-35	28	<u> </u>	·			35	135			•	<u> </u>
	MCM6706-10	28		•	<u> </u>		10	185			•	
	MCM6706-12	28		•			12	175			•	<u> </u>
	MCM6706A-8	28		•			8	185			•	<u> </u>
	MCM6706A-10	28		•			10	175			•	<u> </u>
	MCM6706A-12	28		•			12	175			•	
32K X 9	MCM6205-15	32	•	•			15	170			•	
	MCM6205-17	32	•	•			17	160			•	
	MCM6205-20	32	<u> </u>	•			20	155			•	<u> </u>
	MCM6205-25	32	•	•			25	145			•	
	MCM6205B-35	32	•	•			35	140			•	
	MCM6205C-15	32	•	•			15	170			•	
	MCM6205C-17	32	•	•			17	160			•	
	MCM6205C-20	32	•	•			20	155			•	
	MCM6205C-25	32	•	•			25	145			•	
	MCM6205C-35	32	•	•			35	140			•	
	MCM62940-14	44				•	20	180	•		•	•
	MCM62940-19	44				•	25	180	٠		•	•
	MCM62940-24	44				•	30	180	•		1.	•
	MCM62940A-14	44				•	20	180	•		•	•
	MCM62940A-19	44		†			25	180	•		•	•

FAST S	STATIC RAMS								Synchronous Register Based	Latches	Output Enable	Processor Bus Protocol or Special Function
Org	Motorola Part Number		Package li	nformatio	n .		Cycle Time	Op Current		Feat	ures	
		Pin No	PDIP	SOJ	ZIP	PLCC	(ns Max)	(mA Max)				
32K X 9	MCM62940A-24	44				•	30	180	•		•	•
(Cont.)	MCM62950-20	44				•	20	195	٠		•	
	MCM62950-25	44				•	25	185	•		•	
	MCM62950A-15	44				•	15	195	•		•	
	MCM62950A-20	44				•	20	195	•		•	
	MCM62950A-25	44		,		•	25	195	•		•	
	MCM62960-17	44				•	20	180	. •		•	
	MCM62960-20	44				•	25	180	•		•	
	MCM62960-24	44				•	30	175	•		•	
	MCM62960A-15	44				•	20	175	•		•	
	MCM62960A-17	. 44				•	25	175	•		•	
	MCM62960A-24	44				•	30	175	•		•	
	MCM62486-14	44				•	20	180	•		•	•
	MCM62486-19	44				•	25	180	•		•	•
	MCM62486-24	44				•	30	180	•		•	•
	MCM62486A-14	44				•	20	180	•		•	•
	MCM62486A-19	44				•	25	180	•		•	•
	MCM62486A-24	44					30	180	•		•	
	MCM62110-15	52					15	250	•	•	•	•
	MCM62110-17	52	1			•	17 .	250	•	•	•	•
	MCM62110-20	52	<u> </u>		<u> </u>	•	20	250	•	•	•	•
	MCM6705-8,10	32	 		 		8,10	175,165			1OS (1	<u></u>
64K x 4	MCM6208-15	24	+	•	 	 	15	155			\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Ť
	MCM6208-20	24	1.				20	145				\vdash
	MCM6208-25	24	•	•	†		25	135				t
	MCM6208C-15	24	+	•	†		15	155		ļ —	 	
	MCM6208C-20	24	1.	•	†		20	145	-	-		\vdash
	MCM6208C-25	24	 			<u> </u>	25	135	 	t	 	t
	MCM62L08-20	24	1.				20	120				•
	MCM62L08-25,35	24	•		1	 	25,35	120,110	 	 	 	† Ť

FAST S	STATIC RAMS								Synchronous Register Based	Latches	Output Enable	Processor Bus Protocol
Org	Motorola Part Number		Package II	nformatio	n		Cycle Time	Op Current		Feat	ures	
		Pin No	PDIP	SOJ	ZIP	PLCC	(ns Max)	(mA Max)				
64K x 4	MCM6209-15	28	•	•			15	155			•	
(Cont.)	MCM6209-20	28	•	•			20	145			•	Г
	MCM6209-25	28	•	•			25	135			٠	
	MCM6209C-15	28	•	•			15	155			•	
	MCM6209C-20	28	•	•			20	145			٠	
	MCM6209C-25	28	•	•			25	135			•	
	MCM62L09-20	28	•	•			20	120			•	•
	MCM62L09-25	28	•	•			25	120			•	
	MCM62L09-35	28	•	•			35	110			•	•
	MCM62980-15	28		•			15	170	•			T
	MCM62980-20	28		•			20	170	•		•	
	MCM62981-15	32		•			15	170	•		•	•
	MCM62981-20	32		•			20	170	•		•	•
	MCM62982-12	28	1				12	170	•			1
	MCM62982-15	28	1	•			15	170	•		•	١,
	MCM62983-12	32	1				12	170	•		•	•
	MCM62983-15	32		•			15	170	•		•	
	MCM6708-10	24	+	•	-		10	175	•		Ť	一
	MCM6708-12	24	†	•			12	165				\vdash
	MCM6708A-8	24	 	•	 		8	185				T
	MCM6708A-10	24	-	•			10	175				T
	MCM6708A-12	24					12	165				
	MCM6709-10	28		•			10	175			•	\vdash
	MCM6709-12	28	 	•			12	165			•	T
	MCM6709A-8	28		•			8	185			•	T
	MCM6709A-10	28		•			10	175			•	\Box
	MCM6709A-12	28	†		<u> </u>		12	165			Ť	T

FAST S	STATIC RAMS								Synchronous Register Based	Latches	Output Enable	Processor Bus Protocol
Org	Motorola Part Number		Package li	nformatio	n	,	Cycle Time	Op Current		Feat	ures	
		Pin No	PDIP	SOJ	ZIP	PLCC	(ns Max)	(mA Max)				
256K x 1	MCM6207-15	24	•	•			15	150				
	MCM6207-20	24	•	•			20	140				
	MCM6207-25	24		•			25	130				L
	MCM6207C-15	24	•	•			15	150				
	MCM6207C-20	24	•				20	140				
	MCM6207C-25	24	•	•			25	130				
	MCM62L07-20	24	•	•			20	120				•
	MCM62L07-25	24	•	•			25	120				•
	MCM62L07-35	24	•				35	110				•
128K x 8	MCM6226-25	32		•			25	150			•	
	MCM6226-30	32		•			30	140			•	
	MCM6226A-20	32					20	155			•	
	MCM6226A-25	32					25	135			•	
	MCM6226A-30	32		•			30	115			•	
	MCM6726-10	32		•			10	175			•	
	MCM6726-12	32		•			12	165			•	T
256K X 4	MCM101514-10	32		•*			10	180 min				EC
	MCM10151412	32	1	• *	†		12	180 min				EC
	MCM6229-25	28	1	•	T		25	170			•	T
	MCM6229-30	28	1	1.	T -		30	165			•	T
	MCM6229A-20	28	1		1		20	140	T		•	T
	MCM6229A-25	28		•	†		25	120	Ť		•	T
	MCM6229A-30	28	1		†		30	100			•	T
	MCM6726-10,12	28	1		1		10,12	165,155	<u> </u>		Ė	T
	MCM6728-10,12	28		•	†		10,12	165,155				T
	MCM67282-10	32		•	T		10	165		T		T
	MCM67282-12	32		•	1		12	155				T
	MCM6729-10	32		•	†	1	10	165	†			T
	MCM6729-12	32	1	T :	1	 	12	155	 	†	Ť	+

^{*} Flatpack

FAST S	TATIC RAMs								Synchronous Register Based	Latches	Output Enable	Processor Bus Protocol or Special Function
Org	Motorola Part Number		Package in	formatio	n		Cycle Time	Op Current		Feat	ures	
		Pin No	PDIP	SOJ	ZIP	PLCC	(ns Max)	(mA Max)				
1M X 1	MCM101510-10	28		• *			10	165 min				ECL
	MCM101510-12	28		• *			12	164 min				ECL
	MCM6727-10	28		•			10	155			•	
	MCM6727-12	28		•			12	145			•	
512K x 8	MCM6246-25	36		•			25	160				
	MCM6246-30	36		•			30	150				
	MCM6246-35	36		•			35	140				
1M x 4	MCM6249-25	32		•			25	160			•	
	MCM6249-30	32		•			30	150			•	
	MCM6249-35	32		•			35	130			•	
64K X 32	MCM3264Z-15	64			•		15	1240	•	•	•	•
	MCM3264Z-20	64			•		20	1160	•	•	•	•
256K X 8	MCM8256Z-15	60			•		15	1200	•	•	•	•
	MCM8256Z-30	60			•		30	1040	•	•	•	•
256K X 32	MCM32257Z-20	64			•		20	1120	•	•	•	•
	MCM32257Z-25	64	1		•		25	960	•	•	•	
2 X 32K X 36	MCM36232Z-15	64			•		15	880	•	•	•	•
	MCM36232Z-20	64	†				20	800	•	•		

^{*} Flatpack

DYNAMIC RAMs

DENSE-PAC	MOTOROLA
V56C100	MCM511000A
DPD1MX8	MCM81000A
DPD1MX9	MCM91000A
VM55C104K36	MCM36256A
VM55C1042K3	MCM36512A

FUJITSU	MOTOROLA
MB81C1000	MCM511000A
MB81C1001	MCM511001A
MB81C1003	MCM51002A
MB81C4256	MCM514256
MB81C4258	MCM514258
MB814100	MCM54100A
MB814400	MCM54400A
MB85230	MCM81000A
MB85235	MCM91000A

Γ	GOLDSTAR	MOTOROLA
1	M71C1000	MCM511000A
10	M71C4256	MCM514256A
0	M71C4100A	MCM54100A
0	M71C4400A	MCM54400A

HITACHI	MOTOROLA
HM511000	MCM511000A
HM511001	MCM511001A
HM511002	MCM511002A
HM514100	MCM54100A
HM514101	MCM54101A
HM514256	MCM514256A
HM514258	MCM514258A
HM514400	MCM54400A
HM514410	MCM54410A

HITACHI (Cont.)	MOTOROLA
HB56D136B	MCM36100
HB56D25636	MCM36256
HB56D51236	MCM36512

INTEL	MOTOROLA
P21010	MCM511000A
P21014	MCM514256A
P21040	MCM54100A
SM21019	MCM91000A

MICRON	MOTOROLA
MT4C1004	MCM54100A
MT4C1005	MCM54101A
MT4C1006	MCM54102A
MT4C1024	MCM511000A
MT4C1025	MCM511001A
MT4C1026	MCM511002A
MT4C4001	MCM54400A
MT4C4003	MCM54402A
MT4C4256	MCM514256A
MT4C4258	MCM514258A
MT8C36256	MCM36256
MT8C36512	MCM36512
MT8C8024	MCM81000A
MT8C9024	MCM91000A

MITSUBISHI	MOTOROLA
M5M44100	MCM54100A
M5M44101	MCM54101A
M5M44102	MCM54102A
M5M44400	MCM54400A
M5M44402	MCM54402A
M5M44C256	MCM514256A

MITSUBISHI (Cont.)	MOTOROLA
M5M4C1001	MCM511001A
M5M4C1002	MCM511002A
MH1M08A	MCM81000A
MH1M09A	MCM91000A

į	NEC	MOTOROLA		
	μPD421000	MCM511000A		
	μPD421001	MCM511001A		
	μPD421002	MCM511002A		
	μPD424256	MCM514256A		
	μPD424258	MCM514258A		
	MC-421000A36	MCM36100		
	MC-421000A40	MCM40100		
	MC-421000A8	MCM81000A		
	MC-421000A9	MCM91000A		
	MC-422000A36	MCM36200		
	MC-422000A40	MCM40200		
	MC-424100A8	MCM84000A		
	MC-424100A9	MCM94000A		
	MC-424256A36	MCM36256		
	MC-424512A36	MCM36512		
	MC-424512AA40	MCM40512		
	μPD424100	MCM54100A		
	μPD424101	MCM54101A		
	μPD424102	MCM54102A		
	μPD424400	MCM54400A		
	μPD424402	MCM54402A		
	μPD424410	MCM54410A		

NMB	MOTOROLA
AAA1M104	MCM514256A
AAA4M100	MCM54100A

PANASONIC	MOTOROLA
MN41C1000	MCM511000A
MN41C4000	MCM54100A
MN41C4001	MCM54101A
MN41C4002	MCM54102A
MN41C41000	MCM54400A
MN41C41002	MCM54402A
MN41C4256	MCM514256A

SAMSUNG	MOTOROLA
KM41C1000	MCM511000A
KM41C1001	MCM511001A
KM41C1002	MCM511002A
KM41C4000	MCM54100A
KM41C4001	MCM54101A
KM41C4002	MCM54102A
KM44C1000	MCM54400A
KM44C256	MCM514256A
KM44C258	MCM514258A
KMM36256	MCM36256
KMM36512	MCM36512
KMM581000	MCM81000A
KMM591000	MCM91000A

SIEMENS	MOTOROLA
HYB514100	MCM54100A
HYB514256	MCM514256A
HYB514400	MCM54400A
HYM910005	MCM91000A

T.I.	MOTOROLA
TMS44C256	MCM514256A
TMS4C1024	MCM511000A
TMS4C1025	MCM511001A
TMS4C1027	MCM511002A

T.I. (Cont.)	MOTOROLA
TMS44100	MCM54100A
TMS44101	MCM54101A
TMS44400	MCM54400A
TMS44410	MCM54410A
TM024EAD9	MCM91000A
TM024GAD8	MCM81000A
TM124BBK32	MCM32100
TM124MBK36	MCM36100
TM256BBK32	MCM32256
TM256KBK36	MCM36256
TM4100EBD9	MCM94000A
TM4100GBD8	MCM84000A
TM512CBK32	MCM32512
TM512LBK36	MCM36512

TOSHIBA	MOTOROLA
TC511000	MCM511000A
TC511001	MCM511001A
TC511002	MCM511002A
TC514100	MCM54100A
TC514101	MCM54101A
TC514102	MCM54102A
TC514256	MCM514256A
TC514258	MCM514258A
TC514400	MCM54400A
TC514402	MCM54402A
TC514410	MCM54410A
THM3625600A	MCM36256
THM365120A	MCM36512
THM81000A	MCM81000A
THM91000A	MCM91000A

FAST STATIC RAMs

MOTOROLA
MCM6229AWJ25
MCM6227AWJ25
MCM6226AWJ25
MCM6288P12
MCM6288P12
MCM6288P12
MCM6288P15
MCM6288P20
MCM6288P25
MCM6290P12
MCM6290J12
MCM6290P15
MCM6290J15
MCM6290P20
MCM6290J20
MCM6290P25
MCM6290J25
MCM6268P20
MCM6268P25
MCM6269P20
MCM6269P25
MCM6270P20
MCM6270J20
MCM6270P25
MCM6270J25
MCM6264P15*
MCM6264NJ15*
MCM6264P20*
MCM6264NJ20*
MCM6264P25*
MCM6264NJ25*
MCM6287P20
MCM6287J20
MCM6287P25
MCM6287J25
MCM6208P25
MCM6208P25

CYPRESS (Cont.)	MOTOROLA
CY7C194-25VC CY7C196-25PC CY7C196-25VC CY7C197-20PC	MCM6208CJ25 MCM6209CP25 MCM6209CJ25 MCM6207CP20
CY7C198-12	MCM6706AJ12
CY7C199-20	MCM6206CP20

FUJITSU	MOTOROLA
MB81C68A-25P	MCM6268P25
MB81C69A-25P MB81271A-15P	MCM6269P25
MB81271A-15PJ	MCM6287CP15 MCM6287CJ15
MB81271A-20P	MCM6287CP20
MB81271A-20J	MCM6287CJ20
MB81C71A-15P MB81C71A-15PJ	MCM6287CP15 MCM6287CJ15
MB81C71A-13F3	MCM6287CP20
MB81C71A-20PJ	MCM6287CJ20
MB81C71A-25P	MCM6287CP25
MB81C71A-25PJ	MCM6287CJ25
MB81C74-15P	MCM6288CP15
MB81C74-20P	MCM6288CP20 MCM6288CP25
MB81C74-25P	MCM6288CP25
MB81C75-15P	MCM6290CP15
MB81C75-15PJ	MCM6290CJ15
MB81C75-20P MB81C75-20PJ	MCM6290CP20 MCM6290CJ20
MB81C75-20PJ MB81C75-25J	MCM6290CJ20 MCM6290CJ25
MB81C75-25P	MCM6290CP25
MB81C75-20P	MCM6290CP20
MB81C75-15P MB8288-25P	MCM6290CP15 MCM6205CP25
MB82B88-15P	MCM6206CP15
MB82B88-20P	MCM6206CP20
MIBOLDOO LOI	MICHIGEOCO EC
1	

HITACHI	MOTOROLA	
HM6268P-25	MCM6268P25	
HM6707AJP-15	MCM6207CJ15	
HM6707AJP-20	MCM6207CJ20	
HM6707JP-25	MCM6207CJ25	
HM6707AP-15	MCM6207CP15	
HM6707AP20	MCM6207CP20	
HM6707P-25	MCM6207CP25	
HM6708AJP-15	MCM6208CJ20	
HM6708AJP-20	MCM6208CJ20	
HM6708JP-25	MCM6208CJ25	
HM6708AP15	MCM6208CP20	
HM6708P-20	MCM6208CP20	
HM6708JP-25	MCM6208CP25	
HM6787AHJP-12	MCM6287CJ12	
HM6787AHJP-15	MCM6287CJ15	
HM6787AHJP-20	MCM6287CJ20	
HM6787AHJP-12	MCM6287CP12	
HM6787AHJP-15	MCM6287CP15	
HM6787AHJP-20	MCM6287CP20	
HM6787HP-25	MCM6287CP25	
HM6787JP-25	MCM6206CJ25	
HM6787JP-25	MCM6287CJ25	
HM6787P-25	MCM6206CP25	
HM6788AHJP-12	MCM6288CP12	
HM6788AHJP-15	MCM6288CP15	
HM6788AHJP-20	MCM6288CP20	
HM6788P-25	MCM6288CP25	
HM6789AHJP-12	MCM6290CJ12	
HM6789AHJP-15	MCM6290CJ15	
HM6789AHJP-20	MCM6290CJ20	
HM6789AHJP-12	MCM6290CP12	
HM6789AHJP-15	MCM6290CP15	
HM6789AHJP-20	MCM6290CP20	
HM6789JP-25	MCM6290CJ25	
HM6789P-25	MCM6290CP25	
HM62832UH15	MCM6206CJ15	
HM62832UH15	MCM6206CP15	

HITACHI (Cont.)	MOTOROLA
HM62832UH20	MCM6206CJ20
HM62832UH20	MCM6206CP20
HM62832UH25	MCM6206CJ25
HM62832UH25	MCM6206CP25
HM621100AJP20	MCM6227WJ20
HM621100AJP25	MCM6227WJ25
HM624256AJP20	MCM6227AWJ20
HM624256AJP25	MCM6227AWJ20

IDT61B298S15P MCM6209CP15 MCM6209CP20 MCM6209CP25 MCM6268P20 MCM6268P20 MCM6270P20 MCM6270P20 MCM6270P20 MCM6270P20 MCM6270P20 MCM6270P25 MCM6270P25 MCM6270P25 MCM6270P25 MCM6290CP10 MCM6290CP10 MCM6290CP10 MCM6290CP12 MCM6290CP12 MCM6290CP12 MCM6290CP12 MCM6290CP15 MCM6290CP15 MCM6290CP15 MCM6290CP20 MCM6290CP20 MCM6290CP20 MCM6290CP20 MCM6290CP20 MCM6290CP20 MCM6290CP20 MCM6290CP20 MCM6290CP20 MCM6290CP25 MCM6290CP25 MCM6290CP25 MCM6290CP25 MCM6206CP25 MCM6206CP25 MCM6206CP25 MCM6207CP20 MCM6207CP25 MCM6207CP	IDT	MOTOROLA
IDT61298S20P	IDT61B298S15P	MCM6209CP15
IDT61298S20Y IDT61298S25P MCM6209CJ20 MCM6209CP25 MCM6209CP25 IDT6168SA20P IDT6168SA25P MCM6268P20 MCM6270J20 IDT61970S20P IDT61970S25P IDT61970S25Y IDT6198S10P IDT6198S10P IDT6198S12P MCM6290CP12 IDT6198S15P IDT6198S15P IDT6198S20P MCM6290CP10 IDT6198S20P IDT6198S25P IDT6198S25P IDT6198S25P IDT6198S25P IDT6198S25P IDT6198S25P IDT6198S25P IDT6198S25P IDT6198S25P IDT71256S20P IDT71256S20P IDT71256S20P IDT71256S20P IDT712575S20P IDT712575S20P IDT712575S20P IDT712575S25P IDT712575525P	IDT61B298S15Y	MCM6209CJ15
IDT61298S25P MCM6209CP25 IDT61298S25P MCM6209CJ25 IDT6168SA20P MCM6268P20 IDT61970S20P MCM6270J20 IDT61970S25P MCM6270J25 IDT61970S25P MCM6270J25 IDT6198S10P MCM6290CP10 IDT61B98S12P MCM6290CP10 IDT61B98S12P MCM6290CJ10 IDT61B98S15P MCM6290CJ12 IDT61B98S15P MCM6290CJ15 IDT6198S20P MCM6290CJ20 IDT6198S20P MCM6290CJ20 IDT6198S25P MCM6290CJ20 IDT6198S25P MCM6290CJ20 IDT71B024S25V MCM6290CJ20 IDT71028S25P MCM6290CJ25 IDT71256S20P MCM6290CJ25 IDT71256S20P MCM6206CJ25 IDT71256S25P MCM6206CJ25 IDT712575S20P MCM6207CP20 IDT712575S20P MCM6207CP20 IDT712575S25P MCM6207CP20 IDT712575S25P MCM6207CP25 IDT712575S25P MCM6207C	IDT61298S20P	MCM6209CP20
IDT61298S25Y IDT6168SA20P MCM6268P25 IDT61970S20P MCM6270J20 IDT61970S25Y IDT61970S25Y IDT6198S15P IDT6198S15P IDT6198S15Y IDT6198S20P IDT6198S20Y IDT71024S25Y IDT71024S25Y IDT71024S25Y IDT710256S20P IDT71256S20P IDT71256S20P IDT71256S20P IDT712575S20P IDT712575S20P IDT712575S20P IDT712575S20P IDT712575S20P IDT712575S25P IDT712575525P IDT712575525P IDT712575525P IDT712575525P IDT712575525P IDT712575525P	IDT61298S20Y	
IDT6168SA20P IDT6168SA25P IDT61970S20P IDT61970S20P IDT61970S20P IDT61970S25P IDT61970S25Y IDT61970S25Y IDT6198S10P IDT61898S10P IDT61898S10P IDT6198S15P IDT6198S15P IDT6198S15Y IDT6198S20P IDT6198S20P IDT6198S20P IDT6198S20P IDT6198S20P IDT6198S20P IDT6198S20P IDT6198S20P IDT6198S20P IDT71024S25Y IDT710256S20P IDT71256S20P IDT71256S20P IDT712575S20Y IDT712575S20Y IDT712575S20Y IDT712575S25P IDT712575S25P IDT712575S25P IDT7102575S25P IDT7	IDT61298S25P	MCM6209CP25
IDT6168SA25P IDT61970S20P IDT61970S20P IDT61970S20P IDT61970S25P IDT61970S25P IDT61970S25P IDT6198S10P IDT6198S12P IDT6198S15P IDT6198S20P IDT718024S25P IDT718024S25P IDT718024S25P IDT718024S25P IDT718024S25P IDT718026S20P IDT71256S20P IDT71256S20P IDT71256S20P IDT71256S20P IDT71256S25P IDT71256S25P IDT712575S20P IDT712575S20P IDT712575S20P IDT712575S25P IDT712575S2		
IDT61970S20P MCM6270J20 MCM6270J20 MCM6270J20 MCM6270J20 MCM6270J25 MCM6270J25 MCM6290CP10 MCM6290CP12 MCM6290CP12 MCM6290CP12 MCM6290CP12 MCM6290CP12 MCM6290CP15 MCM6290CP15 MCM6290CP15 MCM6290CP15 MCM6290CP15 MCM6290CP16 MCM6290CP16 MCM6290CP16 MCM6290CP20 MCM6290CP20 MCM6290CP20 MCM6290CP20 MCM6290CP20 MCM6290CP20 MCM6290CP20 MCM6290CP20 MCM6290CP20 MCM6290CP25 MCM6290CP25 MCM6290CP25 MCM6290CP25 MCM629AWJ20 MCM626AWJ20 MCM626AWJ20 MCM629AWJ20 MCM629AWJ20 MCM6206CP20 MCM6206CP20 MCM6206CP20 MCM6206CP20 MCM6206CP20 MCM6206CP20 MCM6206CP20 MCM6206CP20 MCM6207CP20 MCM6207CP25 MCM6207CP20 MCM6207CP20 MCM6207CP20 MCM6207CP25 MCM6207CP20 MCM6207CP20 MCM6207CP20 MCM6207CP25 MCM6207CP20 MCM62		
IDT61970S20Y MCM6270J20 IDT61970S25P IDT6198S10P MCM6290CP10 IDT6198S15P IDT6198S20P IDT6198S20Y IDT6198S25Y IDT6198S25Y IDT6198S25Y IDT71024S25Y IDT71024S25Y IDT71256S20P IDT71256S25P IDT712575S20P IDT712575S20P IDT712575S20P IDT712575S20P IDT712575S20P IDT712575S20P IDT712575S20P IDT712575S20P IDT712575S25P MCM6207CP25 MCM6207CP25 IDT712575S20P IDT712575S25P MCM6207CP25 MCM6207CP25 IDT712575S20P IDT712575S20P IDT712575S20P IDT712575S20P IDT712575S20P IDT712575S20P IDT712575S25P MCM6207CP25 IDT712575S25P		1
IDT61970S25P		ľ
IDT61970S25Y IDT61B98S10P IDT61B98S12P IDT61B98S12P IDT61B98S12P IDT61B98S15P IDT6198S15P IDT6198S20P IDT6198S20P IDT6198S25P IDT6198S25P IDT6198S25P IDT6198S25P IDT6198S25P IDT71B024S25Y IDT71B024S25Y IDT71B024S25Y IDT71B256S25P IDT71256S20P IDT71256S20P IDT71256S20P IDT71256S25P IDT712575S20P IDT712575S20P IDT712575S20P IDT712575S25P IDT712575525P IDT712575525P IDT712575525P IDT712575525P IDT712575525P IDT712575525P IDT712575525P IDT712575525P IDT712575525P IDT712		
IDT61B98S10P MCM6290CP10 IDT61B98S12P MCM6290CJ12 IDT61B98S12P MCM6290CJ12 IDT61B98S15P IDT6198S15P IDT6198S20P IDT6198S20P IDT71B98S20P IDT71B028S25P IDT71B028S20P IDT71256S20P IDT71256S20P IDT71256S20P IDT71256S20P IDT712575S20P IDT712575S20P IDT712575S20P IDT712575S25P MCM6207CP25 IDT712575S20P IDT712575S20P IDT712575S20P IDT712575S20P IDT712575S25P IDT712575S25P IDT712575S25P IDT712575S25P IDT712575S25P IDT712575S25P IDT712575S25P IDT712575S25P IDT712575S20P IDT712575S20P IDT712575S25P IDT712575525P IDT712575525P IDT712575525P IDT712575525P IDT712575525P IDT712575525P IDT		1
IDT61B98S10Y MCM6290CJ10 IDT61B98S12P MCM6290CP12 IDT61B98S15P IDT6198S15P IDT6198S20P IDT6198S20P IDT6198S20Y IDT6198S25Y IDT71B256S15P IDT71256S20P IDT71256S20P IDT712575S20P IDT712575S20P IDT712575S20P IDT712575S25P IDT712575525P		
IDT61B98S12P MCM6290CP12 IDT61B98S12P MCM6290CP12 IDT6198S15P MCM6290CP15 IDT6198S20P MCM6290CP20 IDT6198S20P MCM6290CP20 IDT6198S25P MCM6290CP25 IDT71B024S20Y MCM6290CJ20 IDT71024S25Y MCM6290CJ25 IDT71024S25Y MCM6226AWJ20 IDT71028S25Y MCM6229AWJ20 IDT71256S20P MCM6206CJ20 IDT71256S20P MCM6206CJ25 IDT712575S20P MCM6207CP20 IDT712575S20P MCM6207CP20 IDT712575S25P MCM6207CP20 IDT712575S25P MCM6207CP20 IDT712575S25P MCM6207CP25 IDT712575525P MCM6207CP25 IDT712575525P MCM6207CP25 IDT712575525P MCM6207CP25 IDT712575		
IDT61B98S12Y		
IDT6198S15P IDT6198S15P IDT6198S20P IDT6198S20P IDT6198S25P IDT6198S25P IDT6198S25P IDT71B024S20Y IDT71024S25Y IDT71024S25Y IDT71024S25Y IDT710256S20P IDT71256S20P IDT71256S20P IDT712575S20P IDT712575S25P	10101030312F	WICHNESOUP 12
IDT6198S15Y MCM6290CJ15 MCM6290CJ20 IDT6198S25P IDT6198S25Y IDT718024S25Y IDT71024S25Y IDT71024S25Y IDT71028S25Y IDT71256S20P IDT71256S20P IDT71256S25P IDT71256S25P IDT712575S20P IDT712575S20P IDT712575S20P IDT712575S20P IDT712575S20P IDT712575S20P IDT712575S25P IDT7125755S25P IDT7125755S25P IDT71257552	IDT61B98S12Y	MCM6290CJ12
IDT6198S20P MCM6290CP20 MCM6290CJ20 MCM6290CJ20 MCM6290CJ20 MCM6290CJ25 MCM6290CJ25 MCM6290CJ25 MCM6290CJ25 MCM6226AWJ20 MCM6226AWJ20 MCM6226AWJ20 MCM6229AWJ20 MCM6229AWJ20 MCM6206CJ25 MCM6206CJ20 MCM6206CJ25 MCM6206CJ25 MCM6206CJ25 MCM6206CJ25 MCM6207CP20 MCM6207CP20 MCM6207CP20 MCM6207CP20 MCM6207CP20 MCM6207CP20 MCM6207CP20 MCM6207CP20 MCM6207CP20 MCM6207CP25 MCM6207CP	IDT6198S15P	MCM6290CP15
IDT6198S20Y MCM6290CJ20 IDT6198S25P MCM6290CP25 IDT6198S25Y MCM6290CJ25 IDT71B024S20Y MCM6226AWJ20 IDT71028S25Y MCM6229AWJ20 IDT71028S25Y MCM6229AWJ25 IDT71256S20P MCM6206CJ25 IDT71256S20P MCM6206CJ25 IDT71256S25P MCM6206CJ25 IDT712575S20P MCM6207CP20 IDT712575S20P MCM6207CP20 IDT712575S25P MCM6207CP25 IDT712575525P MCM6207CP25 IDT712575525P MCM6207CP25 IDT712575525P MCM6207CP25 IDT7		
IDT6198S25P IDT6198S25Y IDT71B024S25Y IDT71B024S25Y IDT71B024S25Y IDT71B028S20Y IDT71028S25Y IDT71B256S15P IDT71256S20P IDT71256S20P IDT71256S25P IDT71256S25P IDT712575S20P IDT712575S20P IDT712575S20Y IDT712575S25P IDT712575S25P		
IDT6198S25Y IDT71B024S20Y IDT71D24S25Y IDT71B028S20Y IDT71B028S20Y IDT71B256S15P IDT71256S20P IDT71256S25P IDT71256S25P IDT712575S20P IDT712575S20P IDT712575S20P IDT712575S20P IDT712575S20P IDT712575S20P IDT712575S20P IDT712575S20P IDT712575S20P IDT712575S25P IDT7125755P IDT712575S25P IDT7125755P IDT7125755P IDT7125755P IDT712575P	IDT6198S20Y	MCM6290CJ20
IDT71B024S20Y MCM6226AWJ20 MCM6226AWJ25 MCM6229AWJ25 MCM6229AWJ25 MCM6229AWJ25 MCM6229AWJ25 MCM6229AWJ25 MCM6206CJ15 MCM6206CJ25 MCM6206CJ25 MCM6206CJ25 MCM6206CJ25 MCM6206CJ25 MCM6206CJ25 MCM6207CJ20 MCM6207CJ20 MCM6207CJ20 MCM6207CJ20 MCM6207CJ25 MCM62	IDT6198S25P	MCM6290CP25
IDT71024S25Y MCM6226AWJ25 MCM6229AWJ20 IDT71028S25Y MCM6229AWJ25 MCM6229AWJ25 MCM6206CJ15 MCM6206CJ20 MCM6206CJ25 IDT71256S25P MCM6206CJ25 IDT712575S20P IDT712575S20P IDT712575S25P MCM6207CP25 M	IDT6198S25Y	
IDT71B028S20Y MCM6229AWJ20 IDT71028S25Y MCM6229AWJ25 IDT71B256S15P MCM6206CJ15 IDT71256S20P MCM6206CJ20 IDT71256S25P MCM6206CJ25 IDT71256S25P MCM6206CP25 IDT712575S20P MCM6207CP20 IDT712575S20P MCM6207CP20 IDT712575S25P MCM6207CP25 IDT712575S25P MCM6207CP25		1
IDT71028S25Y IDT71B256S15P IDT71256S20P IDT71256S20P IDT71256S25P IDT71256S25P IDT71256S25P IDT712575S20P IDT712575S20P IDT712575S20P IDT712575S20P IDT712575S20P IDT712575S20P IDT712575S25P		
IDT71B256\$15P MCM6206CJ15 MCM6206CJ20 MCM6206CJ20 MCM6206CJ25 MCM6206CJ25 MCM6206CJ25 IDT71256\$25P MCM6206CP25 IDT712575\$20P IDT712575\$20P IDT712575\$25P MCM6207CP20 IDT712575\$25P MCM6207CP25 MCM	IDT71B028S20Y	MCM6229AWJ20
IDT71256S20P MCM6206CJ20 MCM6206CP20 MCM6206CJ25 MCM6206CJ25 IDT71256S25P MCM6206CP25 MCM6207CP20 IDT712575S20P IDT712575S20P MCM6207CP20 IDT712575S25P MCM6207CP25 MCM620		i .
IDT71256S20P MCM6206CP20 MCM6206CJ25 MCM6206CJ25 IDT71256S25P MCM6206CP25 MCM6207CP20 IDT712575S20P MCM6207CJ20 IDT712575S25P MCM6207CP25 MCM6207CP25 MCM6207CP25		
IDT71256S25P MCM6206CJ25 IDT71256S25P MCM6206CP25 IDT712575S20P MCM6207CP20 IDT712575S25P MCM6207CP25 MCM6207CP25 MCM6207CP25 MCM6207CP25 MCM6207CP25 MCM6207CP25		ı
IDT71256S25P MCM6206CP25 IDT712575S20P MCM6207CP20 IDT712575S20Y MCM6207CJ20 IDT712575S25P MCM6207CP25		i .
IDT712575S20P MCM6207CP20 IDT712575S20Y MCM6207CJ20 IDT712575S25P MCM6207CP25	IDT71256S25P	MCM6206CJ25
IDT712575S20Y MCM6207CJ20 IDT712575S25P MCM6207CP25		1
IDT712575S25P MCM6207CP25		1
ID1712575S25Y MCM6207CJ25		
	IDT712575S25Y	MCM6207CJ25
		1
		}

IDT (Cont.)	MOTOROLA
IDT71B258S15P	MCM6208CP15
IDT71B258S15Y	MCM6208CJ15
IDT71B258S20P	MCM6208CP20
IDT71258S20Y	MCM6208CJ20
IDT71258S25P	MCM6208C925
10171236323F	WICIVIOZUGCE 25
IDT71258S25Y	MCM620C8J25
IDT71B259S15Y	MCM620C6J25
IDT71B259S15Y	MCM6205CJ15
ł	
IDT71259S25J	MCM6205CJ25
IDT71B259S15P	MCM6205CP15
IDT71B259S20P	MCM6205CP20
IDT71259S25P	MCM6205CP25
IDT71B64S15P	MCM6264CP15
IDT7164S20P	MCM6264CP20
IDT7164S20Y	MCM6264CJ20
15171010201	
IDT7164S25P	MCM6264CP25
IDT7164S25Y	MCM6264CJ25
IDT7B69S12Y	MCM6265CJ12
IDT7B69S12P	MCM6265CP12
IDT7B69S15Y	MCM6265CJ15
IDT7B69S15P	MCM6265CP15
IDT7B69S20Y	MCM6265CJ20
IDT7B69S20P	MCM6265CP20
IDT7187S15P	MCM6287CP15
IDT7I87S15Y	MCM6287CJ15
IDT7187S20P	MCM6287CP20
IDT7187S20P	
	MCM6287CJ20
IDT7187S25P	MCM6287CP25
IDT7187S25Y	MCM6287CJ25
IDT7187S15P	MCM6288CP15
IDT71B88S10P	MCM6288CP10
IDT71B88S12P	MCM6288CP12
IDT7188S15P	MCM6288CP15
IDT7188S20P	MCM6288CP20
IDT7188S25P	MCM6288CP25
l	
į	
l	

MCM6227WJ20 MCM6227WJ25 MCM6226WJ20 MCM6226WJ25 MCM6229AWJ25 MCM6229AWJ25 MCM6268P20 MCM6268P20 MCM6268P20 MCM6268P20 MCM6268P25 MCM6270P20 MCM6270P20 MCM6270P25 MCM6270J25
MCM6226WJ20 MCM6229AWJ25 MCM6229AWJ25 MCM6229AWJ25 MCM6268P20 MCM6268P20 MCM6268P20 MCM6268P25 MCM6270P20 MCM6270P20 MCM6270P25 MCM6270J20
MCM6226WJ25 MCM6229AWJ25 MCM6229AWJ25 MCM6268P20 MCM6268P20 MCM6268P20 MCM6268P25 MCM6270P20 MCM6270P25 MCM6270J20
MCM6229AWJ20 MCM6269P20 MCM6268P20 MCM6268P20 MCM6268P20 MCM6268P25 MCM6270P20 MCM6270P20 MCM6270P25 MCM6270J20
MCM6229AWJ25 MCM6268P20 MCM6268P20 MCM6268P20 MCM6268P25 MCM6270P20 MCM6270P20 MCM6270P25 MCM6270J20
MCM6268P20 MCM6268P20 MCM6268P20 MCM6268P25 MCM6270P20 MCM6270P25 MCM6270J20
MCM6268P20 MCM6268P20 MCM6268P25 MCM6270P20 MCM6270P25 MCM6270J20
MCM6268P20 MCM6268P25 MCM6270P20 MCM6270P25 MCM6270J20
MCM6268P25 MCM6270P20 MCM6270P25 MCM6270J20
MCM6270P20 MCM6270P25 MCM6270J20
MCM6270P25 MCM6270J20
MCM6270J20
1
MCM6270J25
MCM6207J15
MCM6207P15
MCM6207P20
MCM6207P25
MCM6207J20
MCM6207J25
MCM6208CJ15
MCM6208CP15
MCM6208P20
MCM6208P25
MCM6208J20
MCM6208J25
MCM6209J15
MCM6209P15
MCM6209P20
MCM6209P25
MCM6209J20
MCM6209J25
MCM6206CJ15
MCM6206CP20
MCM6206NP25
MCM6206NJ20
MCM6206NJ25

MICRON (Cont.)	MOTOROLA
MT5C640-20	MCM6287P20
MT5C6401-12	MCM6287P12
MT5C6401-15	MCM6287P15
MT5C6401-25	MCM6287P25
MT5C6401DJ-2	MCM6287J12
MT5C6401DJ-5	MCM6287J15
MT5C6401DJ-0	MCM6287J20
MT5C6401DJ-5	MCM6287J25
MT5C6404-12	MCM6288P12
MT5C6404-15	MCM6288P15
MT5C6404-20	MCM6288P20
MT5C6404-25	MCM6288P25
MT5C6405-12	MCM6290P12
MT5C6405-15	MCM6290P15
MT5C6405-20	MCM6290P20
MT5C6405DJ-12	MCM6290J12
MT5C6405DJ-15	MCM6290J15
MT5C6405DJ-20	MCM6290J20
MT5C6405DJ-25	MCM6290J25
MT5C6408DJ-12	MCM6264J12
MT5C6408DJ-15	MCM6264J15
MT5C6408-15	MCM6264P15
MT5C6408DJ-20	MCM6264J20
MT5C6408-20	MCM6264P20
MT5C6408DJ-25	MCM6264J25
MT5C6408-25	MCM6264P25
	£
Y	

	T
MITSUBISHI	MOTOROLA
M5M178AJ-15	MCM6264CJ15
M5M178AJ-20	MCM6264CJ20
M5M178AJ-25	MCM6264CJ25
M5M178AP-15	MCM6264CP15
M5M178AP-20	MCM6264CP20
M5M178AP-25	MCM6264CP25
M5M179AJ15	MCM6265CJ15
M5M179AJ-20	MCM6265CJ20
M5M179AP-15	MCM6265CP15
M5M179AP-20	MCM6265CP20
M5M5187BJ-15	MCM6287CJ15
M5M5187BJ-20	MCM6287CJ20
M5M5187AJ-25	MCM6287CJ25
M5M5187BP-15	MCM6287CP15
M5M5187BP-20	MCM6287CP20
M5M5187AP-25	MCM6287CP25
M5M5188BP-15	MCM6288CP15
M5M5188BP-20	MCM6288CP20
M5M5188AP-25	MCM6288CP25
M5M5189BJ-15	MCM6290CJ15
M5M5189BJ-20	MCM6290CJ20
M5M5189AJ-25	MCM6290CJ25
M5M5189BP-15	MCM6290CP15
M5M5189BP-20	MCM6290CP20
M5M5189AP-25	MCM6290CP25
M5M5257BJ-15	MCM6207CJ15
M5M5257BJ-20	MCM6207CJ20
M5M5257AJ-25	MCM6207CJ25
M5M5257BP-15	MCM6207CP15
M5M5257BP-20	MCM6207CP20
M5M5257AP-25	MCM6207CP25
M5M5258BJ-15	MCM6208CJ15
M5M5258BJ-20	MCM6208CJ20
M5M5258AJ-25	MCM6208CJ25
M5M5258BP-15	MCM6208CP15
M5M5258BP-20	MCM6208CP20
M5M5258AP-25	MCM6208CP25

MITSUBISHI (Cont.)	MOTOROLA
M5M5259BJ-15	MCM6209CJ15
M5M5259BJ-20	MCM6209CJ20
M5M5259BP-15	MCM6209CP15
M5M5259BP-20	MCM6209CP20
M5M5278J-15	MCM6206CJ15
M5M5278J-20	MCM6206CJ20
M5M5278J-25	MCM6206CJ25
M5M5278P-20	MCM6206CP20
M5M5278P-25	MCM6206CP25
M5M5279J-15	MCM6205CJ15
M5M5279J-20	MCM6205CJ20
M5M5279J-25	MCM6205CJ25
M5M5279P-15	MCM6205CP15
M5M5279P-20	MCM6205CP20
M5M5279P-25	MCM6205CP25

PARADIGM	MOTOROLA
PDM41258J-15	MCM6208CJ15
PDM41258J-20	MCM6208CJ20
PDM41258J-25	MCM6208CJ25
PDM41258P-15	MCM6208CP15
PDM41258P-20	MCM6208CP20
PDM41258P-25	MCM6208CP25
PDM41259J-15	MCM6209CJ15
PDM41259J-20	MCM6209CJ20
PDM41259J-25	MCM6209CJ25
PDM41259P-15	MCM6209CP15
PDM41259P-20	MCM6209CP20
PDM41259P-25	MCM6209CP25
PDM51256J-15	MCM6206CJ15 MCM6206CJ20
PDM51256J-20	
PDM51256P-20	MCM6206CP20
PDM51256P-25	MCM6206CP25
PDM4157J-15	MCM6207CJ15
PDM4157J-20	MCM6207CJ20
PDM4157J-25	MCM6207CJ25
PDM4157P-15	MCM6207CP15
PDM4157P-20	MCM6207CP20 MCM6207CP25
PDM4157P-25	WICIVIO207CF25
	Ì
	1

	·
PERFORMANCE	MOTOROLA
P4C1256-20JC	MCM6206CJ20
P4C1256-20PC	MCM6206CP20
P4C1256-25JC	MCM6206CJ25
P4C1256-25PC	MCM6206CP25
P4C1257-20C	MCM6207CJ20
P4C1257-20PC	MCM6207CP20
P4C1257-25JC	MCM6207CJ25
P4C1257-25PC	MCM6207CP25
P4C1258-20JC	MCM6208CJ20
P4C1258-20PC	MCM6208CP20
P4C1258-25JC	MCM6208CJ25
P4C1258-25PC	MCM6208CP25
P4C1298-20JC	MCM6209CJ20
P4C1298-20PC	MCM6209CP20
P4C1298-25JC	MCM6209CJ25
P4C1298-25PC	MCM6209CP25
P4C163-20JC	MCM6265CJ20
P4C163-20PC	MCM6265CP20
P4C164-15JC	MCM6264CJ15
P4C164-15PC	MCM6264CP15
P4C164-20PC	MCM6264CP20
P4C164-20JC	MCM626CJ20
P4C164-25JC	MCM6264CJ25
P4C164-25PC	MCM6264CP25
P4C168-20PC	MCM6268P20
P4C168-25PC	MCM6268P25
P4C169-20PC	MCM6269P20
P4C169-25PC	MCM6269P25
P4C170-20PC	MCM6270P20
P4C170-25PC	MCM6270P25
P4C170-25PC	MCM6270P25
P4C187-12JC	MCM6287J12
P4C187-12PC	MCM6287P12
]
1	

PERFORMANCE	MOTOROLA
(Cont.)	
P4C187-20PC	MCM6287P20
P4C187-25JC	MCM6287J25
P4C187-25PC	MCM6287P25
P4C188-12PC	MCM6288CP12
P4C188-15PC	MCM6288CP15
P4C188-20PC	MCM6288CP20
P4C188-25PC	MCM6288CP25
P4C198-12JC	MCM6290CJ12
P4C198-12PC	MCM6290CP12
P4C198-15JC	MCM6290CJ15
P4C198-15PC	MCM6290CP15
P4C198-20JC	MCM6290CJ20
P4C198-20PC	MCM6290CP20
P4C198-25JC P4C198-25PC	MCM6290CJ25 MCM6290CP25
F40196-25F0	WICNIOZ9UCFZS
	4
1	

SAMSUNG	MOTOROLA
KM61257P25	MCM6207CP25
KM61257J25	MCM6207CJ25
KM6165J25	MCM6287J25
KM6165P25	MCM6287P25
KM64257P25	MCM6208CP25
KM64257J25	MCM6208CJ25
KM64B65P10	MCM6288CP10
KM64B65P12	MCM6288CP12
KM64B65P15	MCM6288CP15
(M64B65P20	MCM6288CP20
KM6465P25	MCM6288CP25
KM64B66J10	MCM6290CJ10
KM64B66J12	MCM6290CJ12
(M64B66J15	MCM6290CJ15
CM64B66J20	MCM6290CJ20
KM64B66P10	MCM6290CP10
KM64B66P12	MCM6290CP12
KM64B66P15	MCM6290CP15
KM64B66P20	MCM6290CP20
KM68B65J12	MCM6264CJ12
KM68B65J15	MCM6264CJ15
KM68B65J20	MCM6264CJ20
KM68B65P12	MCM6264CP12
KM68B65P15	MCM6264CP15
KM68B65P20	MCM6264CP20
•	
	ļ

SGS THOMPSON	MOTOROLA
IMS1605E-15	MCM6287J15
IMS1605E-20	MCM6287J20
IMS1605E-25	MCM6287J25
IMS1605D3-15	MCM6287P15
IMS1605D3-20	MCM6287P20
IMS1605D3-25	MCM6287P25
IMS1625D3-15	MCM6288CP15
IMS1625D3-20	MCM6288CP20
IMS1625D3-25	MCM6288CP25
IMS1629E-15	MCM6290CJ15
IME1620E 20	MCMeanoc Iao
IMS1629E-20	MCM6290CJ20
IMS1629E-25	MCM6290CJ25
IMS1629D3-15	MCM6290CP15
IMS1635E-15	MCM6264CJ15
IMS1635E-20	MCM6264CJ20
IMS1635E-25	MCM6264CJ25
IMS1635D3-15	MCM6264CP12
IMS1635D3-20	MCM6264CP20
IMS1635D3-25	MCM6264CP25
IMS1695E-15	MCM6265CJ-15
IMS1695E-20	MCM6265CJ-20
IMS1695D3-15	MCM6265CP-15
IMS1695D3-20	MCM6265CP-20
IMS1800D3-25	MCM6207CP-25
IMS1820E-25	MCM6208CJ25
IMS1820D3-25	MCM6208CP25
IMS1824E25	MCM6209CJ25
IMS1824D3-25	MCM6209CP25
MK41H68N20	MCM6268P20
MK41H68N25	MCM6268P25
MK41H69N20	MCM6269P20
MK41H69N25	MCM6269P25
MK41H69N25 MK41H80	MCM6269P25 MCM4180
MK41H80 MK62486Q	MCM4180 MCM62486
MK62486Q MK62940Q	MCM62486 MCM62940
MK62940Q	MCM62940
MK62960Q	MCM62960

SONY	MOTOROLA
CXK5164J15	MCM6287J15
CXK5164J20	MCM6287J20
CXK5164J25	MCM6287J25
CXK5164P15	MCM6287P15
CXK5164P20	MCM6287P20
CXK5164P25	MCM6287P25
CXK5464AP15	MCM6288CP15
CXK5464AP20	MCM6288CP20
CXK5464AP25	MCM6288CP25
CXK5465J15	MCM6290CJ15
CXK5465J20	MCM6290CJ20
CXK5465J25	MCM6290CJ25
CXK5465P15	MCM6290CP15
CXK5465P20	MCM6290CP20
CXK5465P25	MCM6290CP25
CXK58255AJ25	MCM6206CJ25
CXK58255AP25	MCM6206CP25
CXK5863AJ15	MCM6264CJ15
CXK5863AJ20	MCM6264CJ20
CXK5863AP15	MCM6264CP15
CXK5863AP20	MCM6264CP20
CXK5863J25/AJ25	MCM6264CJ25
CXK5863P25/AP25	MCM6264CP25
	1

TOSHIBA	MOTOROLA
TC55328J-17	MCM6206CJ17
TC55328J-20	MCM6206CJ20
TC55328J-25	MCM6206CJ25
TC55328P-17	MCM6206CP17
TC55328P-20	MCM6206CP20
TC55328P-25	MCM6206CP25
TC55329J-20	MCM6205CJ20
TC55329J-17	MCM6205CJ17
TC55329J-20	MCM6205CJ20
TC55329P-17	MCM6205CP17
TC55329P-20	MCM6205CP20
TC55329P-25	MCM6205CP25
TC55416P-15H	MCM6288CP15
TC55416P-20H	MCM6288CP20
TC55416P-25H	MCM6288CP25
TC55B417J-10H	MCM6290CJ10
TC55417J-12H	MCM6290CJ12
TC55417J-15H	MCM6290CJ15
TC55417J-20/J-2H	MCM6290CJ20
TC55417J-25	MCM6290CJ25
TC55417P-10	MCM6290CP10
TC55417P-12	MCM6290CP12
TC55417P-15	MCM6290CP15
TC55417P-20/P-2H	MCM6290CP20
TC55417P-25	MCM6290CP25
TC55464J-20	MCM6208CJ20
TC55464J-25	MCM6208CJ25
TC55464P-20	MCM6208CP20
TC55464P-25	MCM6208CP25
TC55465J-20	MCM6209CJ20
TC55465J-25	MCM6209CJ25
TC55465P-20	MCM6209CP20
TC55465P-25	MCM6209CP25
TC5588J-12	MCM6264CJ12
TC5588J-15	MCM6264CJ15
TC5588J-20	MCM6264CJ20
TC5588J-25	MCM6264CJ25
TC5588P-12	MCM6264CP12
TC5588P-15	MCM6264CP15
TC5588P-20	MCM6264CP20
TC5588P-25	MCM6264CP25
TC5589J-15	MCM6265CJ15
TC5589J-20	MCM6265CJ20
TC5589P-15	MCM6265CP15
TC5589P-20	MCM6265CP20

CMOS Dynamic RAMs

2

Advance Information

4M x 1 CMOS Dynamic RAM

Fast Page Mode

The MCM54100A is a 0.7μ CMOS high-speed, dynamic random access memory. It is organized as 4,194,304 one-bit words and fabricated with CMOS silicon-gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost.

The MCM54100A requires only 11 address lines; row and column address inputs are multiplexed. The device is packaged in a standard 300-mil J-lead small outline package, and a 100-mil zig-zag in-line package (ZIP).

- Three-State Data Output
- Fast Page Mode
- Test Mode
- TTL-Compatible Inputs and Outputs
- RAS Only Refresh
- CAS Before RAS Refresh
- · Hidden Refresh
- 1024 Cycle Refresh: MCM54100A = 16 ms MCM5L4100A = 128 ms
- Fast Access Time (t_{RAC})

MCM54100A-60 and MCM5L4100A-60 = 60 ns (Max) MCM54100A-70 and MCM5L4100A-70 = 70 ns (Max) MCM54100A-80 and MCM5L4100A-80 = 80 ns (Max)

• Low Active Power Dissipation:


MCM54100A-60 and MCM5L4100A-60 = 660 mW (Max) MCM54100A-70 and MCM5L4100A-70 = 550 mW (Max) MCM54100A-80 and MCM5L4100A-80 = 468 mW (Max)

· Low Standby Power Dissipation:

MCM54100A and MCM5L4100A = 11 mW (Max, TTL Levels) MCM54100A = 5.5 mW (Max. CMOS Levels)

MCM5L4100A = 1.1 mW (Max, CMOS Levels)

MCM54100A MCM5L4100A




NAMES										
D Data Input Q Data Output W Read/Write Enable RAS Row Address Strobe CAS Column Address Strobe V _{CC} Power Supply (+ 5 V) VS Ground	PIN NAMES									
NO NO CONTROCTION	D Data Input Q Data Output W Read/Write Enable RAS Row Address Strobe CAS Column Address Strobe VCC Power Supply (+ 5 V)									

PIN ASSIGNMENT

			Į	100-MIL ZIP					
	300-MIL SOJ				1 3	2	CAS		
D 🛭	1	26 D V	/ss	Q	5	4	V _{SS}		
W C	2	25 1 0	2	D	==	6	₩		
RAS [3	24 j č	CAS	RAS	7				
NC [L	VC	NC	9	8	A10		
A10 🛘	5	22 D A	49		11	10	NC		
				A0	13	12	A1		
A0 [9	18 A	4 8	A2	••	14	40		
A1 [17 D A	4 7	Vcc	15	16	A3		
A2 [11	16 A	A 6	A5	17		A4		
АЗ 🛭	12	15 A	A 5		19	18	A6		
v _{cc} c	13	14 A	A 4	A7		20	A8		

This document contains information on a new product. Specifications and information herein are subject to change without notice.

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATING (See Note)

TEGESTE INFORMACION TEATING (DEC NOIC)			
Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	-1 to +7	٧
Voltage Relative to V _{SS} for Any Pin Except V _{CC}	V _{in} , V _{out}	-1 to +7	٧
Data Out Current	lout	50	mA
Power Dissipation	PD	700	mW
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T _{sta}	- 55 to +150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERAT-ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧	1
	V _{SS}	0	0	0	}	
Logic High Voltage, All Inputs	VIH	2.4	_	6.5	V	1
Logic Low Voltage, All Inputs	VIL	-1.0	_	0.8	V	1

DC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current MCM54100A-60 and MCM5L4100A-60, t _{RC} = 110 ns MCM54100A-70 and MCM5L4100A-70, t _{RC} = 130 ns MCM54100A-80 and MCM5L4100A-80, t _{RC} = 150 ns	loc1	_ _ _	120 100 85	mA	2, 3
V _{CC} Power Supply Current (Standby) (RAS = CAS = V _{IH})	lCC2	_	2.0	mA	
V _{CC} Power Supply Current During RAS Only Refresh Cycles (CAS = V _{IH}) MCM54100A-60 and MCM5L4100A-60, t _{RC} = 110 ns MCM54100A-70 and MCM5L4100A-70, t _{RC} = 130 ns MCM54100A-80 and MCM5L4100A-80, t _{RC} = 150 ns	ССЗ	_ _ _	120 100 85	mA	2, 3
V _{CC} Power Supply Current During Fast Page Mode Cycle (\overline{RAS} = V _{IL}) MCM54100A-60 and MCM5L4100A-60, tp _C = 45 ns MCM54100A-70 and MCM5L4100A-70, tp _C = 45 ns MCM54100A-80 and MCM5L4100A-80, tp _C = 50 ns	ICC4	_	60 70 60	mA	2, 3
V_{CC} Power Supply Current (Standby) ($\overline{RAS} = \overline{CAS} = V_{IH}$ –0.2 V) MCM54100A MCM5L4100A	I _{CC5}	_	1.0 200	mA μA	
V _{CC} Power Supply Current During CAS Before RAS Refresh Cycle MCM54100A-60 and MCM5L4100A-60, t _{RC} = 110 ns MCM54100A-70 and MCM5L4100A-70, t _{RC} = 130 ns MCM54100A-80 and MCM5L4100A-80, t _{RC} = 150 ns	ICC6		120 100 85	mA	2
$\begin{split} &V_{CC} \text{ Power Supply Current, Battery Backup Mode}\text{MCM5L4100A Only} \\ &(\text{t}_{RC} = 125 \mu\text{s}; \overline{CAS} = \overline{CAS} \text{ Before RAS Cycling or } 0.2 \text{V}; \overline{W} = V_{CC} - 0.2 \text{V}; \\ &D_{\text{in}} = V_{CC} - 0.2 \text{V or } 0.2 \text{V or OPEN}; \text{A0-A10} = V_{CC} - 0.2 \text{V or } 0.2 \text{V}) \\ &\text{t}_{RAS} = 300 \text{ns to } 1 \mu\text{s} \\ &\text{t}_{RAS} = \text{Min to } 300 \text{ns} \end{split}$	ICC7		400	μА	2, 4
			300		
Input Leakage Current (0 V ≤ V _{in} ≤ 6.5 V)	l _{lkg(l)}	-10	10	μA	
Output Leakage Current (CAS = V _{IH} , 0 V ≤ V _{out} ≤ 5.5 V)	I _{lkg(O)}	-10	10	μA	
Output High Voltage (I _{OH} = -5 mA)	VOH	2.4	-	V	
Output Low Voltage (I _{OL} = 4.2 mA)	V _{OL}		0.4	V	L

CAPACITANCE (f = 1.0 MHz, TA = 25°C, VCC = 5 V, Periodically Sampled Rather Than 100% Tested)

Parameter		Symbol	Max	Unit	Notes
Input Capacitance	A0-A10, D	C _{in}	5	pF	5
	RAS, CAS, W		7	1	
I/O Capacitance (CAS = VIH to Disable Output)	Q	C _{out}	7	pF	5

- All voltages referenced to V_{SS}.
 Current is a function of cycle rate and output loading; maximum currents are specified cycle time (minimum) with the output open.
 Column address can be changed once or less while RAS = V_{IL} and CAS = V_{IH}.
- 1 (T_{AS} (max) = 1 μs is only applied to refresh of battery-back up. t_{RAS} (max) = 10 μs is applied to functional operating.
 Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: C = IΔt/ΔV.

AC OPERATING CONDITIONS AND CHARACTERISTICS

($V_{CC} = 5.0 \text{ V} \pm 10\%$, $T_A = 0$ to 70°C, Unless Otherwise Noted)

READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

·	Symb	ool		0A-60 0A-60	54100 5L410		54100 5L410	0A-80 0A-80		
Parameter	Std.	Alt.	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	†RELREL	^t RC	110	_	130	_	150		ns	5
Read-Write Cycle Time	†RELREL	tRWC	140	_	155	_	175	_	ns	5
Fast Page Mode Cycle Time	†CELCEL	t _{PC}	45	_	45	_	50		ns	
Fast Page Mode Read-Write Cycle Time	†CELCEL	^t PRWC	65	_	70	_	75		ns	
Access Time from RAS	†RELQV	†RAC	_	60	_	70	_	80	ns	6, 7
Access Time from CAS	†CELQV	tCAC	_	20	_	20	_	20	ns	6, 8
Access Time from Column Address	tAVQV	tAA	_	30	_	35	_	40	ns	6, 9
Access Time from Precharge CAS	tCEHQV	^t CPA	_	40	_	40	_	45	ns	6
CAS to Output in Low-Z	†CELQX	tCLZ	0		0		0		ns	6
Output Buffer and Turn-Off Delay	tCEHQZ	tOFF	0	20	0	20	0	20	ns	10
Transition Time (Rise and Fall)	tŢ	tŢ	3	50	3	50	3	50	ns	
RAS Precharge Time	†REHREL	tRP	45	_	50	_	60		ns	
RAS Pulse Width	tRELREH	t _{RAS}	60	10 k	70	10 k	80	10 k	ns	
RAS Pulse Width (Fast Page Mode)	tRELREH	tRASP	60	200 k	70	200 k	80	200 k	ns	
RAS Hold Time	tCELREH	tRSH	20	_	20	_	- 20	_	ns	
CAS Hold Time	†RELCEH	tcsh	60	_	70	_	80	_	ns	
CAS Precharge to RAS Hold Time	tCEHREH	tRHCP	40	_	40	_	45	-	ns	
CAS Pulse Width	†CELCEH	tCAS	20	10 k	20	10 k	20	10 k	ns	
RAS to CAS Delay Time	†RELCEL	tRCD	20	40	20	50	20	60	ns	11
RAS to Column Address Delay Time	t _{RELAV}	^t RAD	15	30	15	35	15	40	ns	12
CAS to RAS Precharge Time	tCEHREL	tCRP	5	_	5		5		ns	
CAS Precharge Time	†CEHCEL	^t CP	10	_	10	_	10	_	ns	
Row Address Setup Time	t _{AVREL}	t _{ASR}	0		0		0	_	ns	
Row Address Hold Time	†RELAX	†RAH	10		10		10		ns	ontinued)

(continued)

- V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL}.
 An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between VIH and VIL (or between VIL and VIH) in a monotonic manner.
- AC measurements t_T = 5.0 ns.
- The specifications for t_{RC} (min) and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
- 6. Measured with a current load equivalent to 2 TTL (- 200 μA, + 4 mA) loads and 100 pF with the data output trip points set at VOH = 2.0 V and $V_{OI} = 0.8 \text{ V}$.
- Assumes that t_{RCD} ≤ t_{RCD} (max).
- Assumes that t_{RCD} ≥ t_{RCD} (max).
- Assumes that tqAD ≥ tqAD (max).
 toFF (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.

 12. Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is
- greater than the specified than (max) limit, then access time is controlled exclusively by taa.

READ, WRITE, AND READ-WRITE CYCLES (Continued)


	Symi	bol		0A-60 0A-60	54100A-70 5L4100A-70			0A-80 0A-80		
Parameter	Std.	Alt.	Min	Max	Min	Max	Min	Max	Unit	Notes
Column Address Setup Time	†AVCEL	tASC	0	_	0	_	0	_	ns	
Column Address Hold Time	[†] CELAX	tCAH	15		15	_	15		ns	
Column Address to RAS Lead Time	†AVREH	†RAL	30	_	35	_	40	_	ns	
Read Command Setup Time	tWHCEL	tRCS	0	_	0	_	0	_	ns	
Read Command Hold Time Referenced to CAS	tCEHWX	^t RCH	0	. —	0	_	0	_	ns	13
Read Command Hold Time Referenced to RAS	^t REHWX	tRRH	0	_	0	_	0	_	ns	13
Write Command Hold Time Referenced to CAS	^t CELWH	twcH	10	_	15	_	15	_	ns	
Write Command Pulse Width	tWLWH	tWP	10	_	15	_	15	_	ns	
Write Command to RAS Lead Time	tWLREH	tRWL	20	_	20	_	20	_	ns	
Write Command to CAS Lead Time	tWLCEH	tCWL	20		20	-	20	_	ns	
Data in Setup Time	†DVCEL	tDS	0	_	0	_	0	_	ns	14
Data in Hold Time	†CELDX	t _{DH}	15	_	15		15	_	ns	14
Refresh Period MCM54100A MCM5L4100A	^t RVRV	tRFSH	_	16 128	=	16 128	_	16 128	ms	
Write Command Setup Time	tWLCEL	twcs	0	<u> </u>	0	_	0	_	ns	15
CAS to Write Delay	tCELWL	tCWD	20	T —	20		20		ns	15
RAS to Write Delay	†RELWL	tRWD	60		70	_	80		ns	15
Column Address to Write Delay Time	tAVWL	tAWD	30	_	35	_	40	_	ns	15
CAS Precharge to Write Delay Time (Page Mode)	tCEHWL	tCPWD	40	_	40	_	40	_	ns	15
CAS Setup Time for CAS Before RAS Refresh	[†] RELCEL	tCSR	5	_	5	_	5	_	ns	
CAS Hold Time for CAS Before RAS Refresh	[†] RELCEH	tCHR	15	_	15	_	15	-	ns	
RAS Precharge to CAS Active Time	†REHCEL	†RPC	0	_	0	_	0	_	ns	
CAS Precharge Time for CAS Before RAS Counter Time	†CEHCEL	[†] CPT	30	_	40	_	40	_	ns	
Write Command Setup Time (Test Mode)	tWLREL	twrs	10	_	10	_	10	_	ns	
Write Command Hold Time (Test Mode)	^t RELWH	tWTH	10	I —	10	_	10	_	ns	
Write to RAS Precharge Time (CAS Before RAS Refresh)	tWHREL	twRP	10	_	10	_	10	_	ns	
Write to RAS Hold Time (CAS Before RAS Refresh)	[†] RELWL	twRH	10	_	10	_	10	_	ns	

^{13.} Either $t_{\mbox{RRH}}$ or $t_{\mbox{RCH}}$ must be satisfied for a read cycle.


^{14.} These parameters are referenced to $\overline{\text{CAS}}$ leading edge in early write cycles and to $\overline{\text{W}}$ leading edge in read-write cycles.


^{15.} t_{WCS}, t_{RWD}, t_{CWD}, t_{AWD}, and t_{CPWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t_{CWD} ≥ t_{CWD} (min), t_{RWD} ≥ t_{RWD} (min), t_{AWD} ≥ t_{AWD} (min), and t_{CPWD} ≥ t_{CPWD} (min) (page mode), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.

READ CYCLE




EARLY WRITE CYCLE






FAST PAGE MODE READ CYCLE




FAST PAGE MODE EARLY WRITE CYCLE ^tRHCP RCD t PC TRSH ^tASC ^tASC tasc t RAH -tCAH -t CAH addresses $v_{\rm IH}-$ ROW ADDRESS COLUMN COLUMN ADDRESS ADDRESS **ADDRESS** -t_{RAD} twcs twcs--twch wcs † t WP <-t_{DS}-► D (DATA IN) VALID DATA VALID DATA VALID DATA D (DATA OUT) VOH — - HIGH Z **FAST PAGE MODE READ-WRITE CYCLE** -tRSH ^tPRWC t_{CP} t_{CP} tCAS- $\overline{\text{CAS}} \begin{array}{c} \text{V}_{\text{IH}} - \\ \text{V}_{\text{IL}} - \end{array}$ ^tRAL tASCtCAH-COLUMN COLUMN COLUMN ADDRESS ADDRESS ADDRESS -t_{RAD} -tcwb tcwp tRCStcwi t_{AWD} → tAWD t_{AWD} t_{RWD} t_{DH} . tCAC-- tCAC --- tRAC **tCPA** D (DATA OUT) V_{OL}t_{OFF} tOFF

RAS ONLY REFRESH CYCLE (W and A10 are Don't Care)




CAS BEFORE RAS REFRESH CYCLE (A0 to A10 are Don't Care)




HIDDEN REFRESH CYCLE (READ)


and the second



HIDDEN REFRESH CYCLE (EARLY WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 16 milliseconds or 128 milliseconds in case of low power device, with the device powered up), a wakeup sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The eleven address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (RAS) and column address strobe (CAS), into two separate 11-bit address fields. A total of twenty-two address bits, eleven rows and eleven columns, will decode one of the 4,194,304 bit locations in the device. RAS active transition is followed by \overline{CAS} active transition (active = V_{IL}, t_{RCD} minimum) for all read or write cycles. The delay between RAS and \overline{CAS} active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external \overline{CAS} signal is ignored until an internal \overline{RAS} signal is available. This "gate" feature on the external \overline{CAS} clock enables the internal \overline{CAS} line as soon as the row address hold time (tpAH) specification is met (and defines tpCD minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the \overline{CAS} clock.

There are three other variations in addressing the 4M RAM: RAS only refresh cycle, CAS before RAS refresh cycle, and page mode.

READ CYCLE

The DRAM may be read with four different cycles: "normal" random read cycle, page mode read cycle, read-write cycle, and page mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with \overline{RAS} and \overline{CAS} active transitions latching the desired bit location. The write (\overline{W}) input level must be high (V_{IH}) , t_{RCS} (minimum) before the \overline{CAS} active transition, to enable read mode.

Both the RAS and CAS clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window; however, CAS must be active before or at tRCD maximum to guarantee valid data out (Q) at tRAC (access time from RAS active transition). If the tRCD maximum is exceeded, read access time is determined by the CAS clock active transition (text)

tion (t_{CAC}).

The RAS and CAS clocks must remain active for a minimum time of t_{RAS} and t_{CAS} respectively, to complete the read cycle. W must remain high throughout the cycle, and for time t_{RRH} or t_{RCH} after RAS or CAS inactive transition, respectively, to maintain the data at that bit location. Once RAS transitions to inactive, it must remain inactive for a minimum time of t_{RP} to precharge the internal device circuitry for the next active cycle. Q is valid, but not latched, as long as the CAS clock is active. When the CAS clock transitions to inactive, the output will switch to High Z (three-state).

WRITE CYCLE

The user can write to the DRAM with any of four cycles: early write, late write, page mode early write, and page mode readwrite. Early and late write modes are discussed here, while page mode write operations are covered elsewhere.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of \overline{W} to active $(V_{|L})$. Early and late write modes are distinguished by the active transition of \overline{W} , with respect to \overline{CAS} . Minimum active time t_{RAS} and t_{CAS} , and precharge time t_{RP} apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time t_{WCS} before \overline{CAS} active transition. Data in (D) is referenced to \overline{CAS} in an early write cycle. \overline{RAS} and \overline{CAS} clocks must stay active for t_{RWL} and t_{CWL} , respectively, after the start of the early write operation to complete the cycle.

Q remains in three-state condition throughout an early write cycle because \overline{W} active transition precedes or coincides with \overline{CAS} active transition, keeping data-out buffers disabled. This feature can be utilized on systems with a common I/O bus, provided all writes are performed with early write cycles, to prevent bus contention.

A late write cycle occurs when \overline{W} active transition is made after \overline{CAS} active transition. \overline{W} active transition could be delayed for almost 10 microseconds after \overline{CAS} active transition, $(t_{RCD} + t_{CWD} + t_{RWL} + 2t_T) \le t_{RAS}$, if other timing minimums $(t_{RCD}, t_{RWL}, and t_T)$ are maintained. D is referenced to \overline{W} active transition in a late write cycle. Output buffers are enabled by \overline{CAS} active transition but Q may be indeterminate—see note 15 of ac operating conditions table. \overline{RAS} and \overline{CAS} must remain active for t_{RWL} and t_{CWL} , respectively, after \overline{W} active transition to complete the write cycle.

READ-WRITE CYCLE

A read-write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the WRITE CYCLE section, except \overline{W} must remain high for t_{CWD} minimum after the \overline{CAS} active transition, to guarantee valid \overline{Q} before writing the bit.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 2048 column locations on a selected row of the 4M dynamic RAM. Read access time in page mode (tCAC) is typically half the regular $\overline{\text{RAS}}$ clock access time, t $\overline{\text{RAC}}$. Page mode operation consists of keeping $\overline{\text{RAS}}$ active while toggling $\overline{\text{CAS}}$ between V $_{\text{IH}}$ and $\overline{\text{VIL}}$. The row is latched by $\overline{\text{RAS}}$ active transition, while each $\overline{\text{CAS}}$ active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read, write, or read-write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, $\overline{\text{CAS}}$ transitions to inactive for minimum of t_Cp, while $\overline{\text{RAS}}$ remains low (V_I_L). The second $\overline{\text{CAS}}$ active transition while $\overline{\text{RAS}}$ is low initiates the first page mode cycle (tp_C or tp_RW_C). Either a read, write, or read-write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by tRASP. Page mode operation is ended when $\overline{\text{RAS}}$ transitions to inactive, coincident with or following $\overline{\text{CAS}}$ inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically refreshed (recharged) to maintain the correct bit state. Bits in the MCM54100A require refresh every 16 milliseconds, while refresh time for the MCM5L4100A is 128 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM54100A, and 124.8 microseconds for the MCM5L4100A. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 16 milliseconds on the MCM54100A and 128 milliseconds on the MCM5L4100A.

A normal read, write, or read-write operation to the RAM will refresh all the bits (4096) associated with the particular row decoded. Three other methods of refresh, RAS-only refresh, CAS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

 $\overline{\text{RAS}}$ -only refresh consists of $\overline{\text{RAS}}$ transition to active, latching the row address to be refreshed, while $\overline{\text{CAS}}$ remains high (V_{IH}) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CAS Before RAS Refresh

 $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh is enabled by bringing $\overline{\text{CAS}}$ active before $\overline{\text{RAS}}$. This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh). $\overline{\text{W}}$ must be inactive for time t_{WRP} before and time t_{WRH} after $\overline{\text{RAS}}$ active transition to prevent switching the device into test mode.

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding \overline{CAS} active at the end of a read or write cycle, while \overline{RAS} cycles inactive for t_{RP} and back to active, starts the hidden refresh. This is essentially the execution of a \overline{CAS} before \overline{RAS} refresh from a cycle in progress (see Figure 1). \overline{W} is subject to the same conditions with respect to \overline{RAS} active transition (to prevent test mode entry) as in \overline{CAS} before \overline{RAS} refresh.

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a CAS before RAS refresh counter test. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 1024 cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed after a minimum of 8 CAS before RAS initialization cycles. Test procedure:

- 1. Write "0"s into all memory cells with normal write mode.
- Select a column address, read "0" out and write "1" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 1024 times.
- Read the "1"s which were written in step 2 in normal read mode.
- Using the same starting column address as in step 2, read "1" out and write "0" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 1024 times.
- Read "0"s which were written in step 4 in normal read mode.
- 6. Repeat steps 1 to 5 using complement data.




Figure 1. Hidden Refresh Cycle

TEST MODE

The internal organization of this device $(512K\times8)$ allows it to be tested as if it were a $512K\times1$ DRAM. Nineteen of the twenty two addresses are used when operating the device in test mode. Row address A0, and column addresses A0 and A10 are ignored by the device in test mode. A test mode cycle reads and/or writes data to a bit in each of eight 512K blocks (B0–B7) in parallel. External data out is determined by the in-

ternal test mode logic of the device. See the following truth table and test mode block diagram.

W, CAS before RAS timing puts the device in "Test Mode" as shown in the test mode timing diagram. A CAS before RAS or a RAS only refresh cycle puts the device back into normal mode. Refresh is performed in test mode by using a W, CAS before RAS refresh cycle which uses internal refresh address counter.

TEST MODE TRUTH TABLE

	D	В0	B1	B2	В3	B4	B5	B6	B7	Q
į	0	0	0	0	0	0	0	0	0	1
	1	1	1	1	1	1	1	1	1	1
	— Any Other									

TEST MODE AC OPERATING CONDITIONS AND CHARACTERISTICS


 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)


	Symbol		54100A-60 5L4100A-60		54100A-70 5L4100A-70		54100A-80 5L4100A-80			
Parameter	Std.	Alt.	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	†RELREL	tRC	115	_	135	_	155	_	ns	5
Fast Page Mode Cycle Time	†CELCEL	tPC	50	_	50	T -	55	_	ns	
Access Time from RAS	tRELQV	†RAC	_	65	_	75	_	85	ns	6, 7
Access Time from CAS	^t CELQV	tCAC	_	25	_	25	_	25	ns	6, 8
Access Time from Column Address	†AVQV	†AA	_	35	_	40	_	45	ns	6, 9
Access Time from Precharge CAS	tCEHQV	^t CPA	_	45	_	45	_	50	ns	6
RAS Pulse Width	tRELREH	†RAS	65	10 k	75	10 k	85	10 k	ns	
RAS Pulse Width (Fast Page Mode)	tRELREH	tRASP	65	200 k	75	200 k	85	200 k	ns	
RAS Hold Time	†CELREH	tRSH	25	_	25		25	-	ns	
CAS Hold Time	tRELCEH	tcsH	65	_	75	_	85	-	ns	
CAS Precharge to RAS Hold Time	tCEHREH	†RHCP	45	_	45	_	50	_	ns	
CAS Pulse Width	^t CELCEH	tCAS	25	10 k	25	10 k	25	10 k	ns	
Column Address to RAS Lead Time	tAVREH	†RAL	35	T -	40	_	45	_	ns	

- 1. VIH min and VIL max are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL
- An initial pause of 200 μs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- 4. AC measurements t_T = 5.0 ns.
- The specifications for t_{RC} (min) and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is ensured.
- Measured with a current load equivalent to 2 TTL (– 200 μA, + 4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- Assumes that t_{RCD} ≤ t_{RCD} (max).
- Assumes that t_{RCD} ≥ t_{RCD} (max).
- Assumes that t_{RAD} ≥ t_{RAD} (max).


WRITE, CAS BEFORE RAS REFRESH CYCLE (TEST MODE ENTRY) (D and A0-A10 are Don't Care)




TEST MODE - READ CYCLE




TEST MODE - EARLY WRITE CYCLE




TEST MODE - FAST PAGE MODE READ CYCLE




TEST MODE - FAST PAGE MODE EARLY WRITE CYCLE



TEST MODE BLOCK DIAGRAM



ORDERING INFORMATION (Order by Full Part Number)



Advance Information

4M x 1 CMOS Dynamic RAM **Page Mode**

The MCM54100A-C is a 0.7μ CMOS high-speed, dynamic random access memory. It is organized as 4,194,304 one-bit words and fabricated with CMOS silicon-gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost.

The MCM54100A-C requires only 11 address lines; row and column address inputs are multiplexed. The device is packaged in a standard 300-mil and a 100-mil zig-zag in-line package (ZIP).


- · Three-State Data Output
- · Fast Page Mode
- Test Mode
- · TTL-Compatible Inputs and Outputs
- RAS Only Refresh
- CAS Before RAS Refresh
- · Hidden Refresh
- 1024 Cycle Refresh: MCM54100A-C = 16 ms
- Fast Access Time (t_{RAC})

MCM54100A-C70 = 70 ns (Max) MCM54100A-C80 = 80 ns (Max)

• Low Active Power Dissipation: MCM54100A-C70 = 550 mW (Max) MCM54100A-C80 = 468 mW (Max)

· Low Standby Power Dissipation: MCM54100A-C = 11 mW (Max, TTL Levels) MCM54100A-C = 5.5 mW (Max, CMOS Levels)

MCM54100A-C




	PIN NAMES
A0-A10	Address Input
D	Data Input
Q	Data Output
W	Read/Write Enable
RAS	Row Address Strobe
CAS	Column Address Strobe
Vcc	Power Supply (+ 5 V)
	Ground
	No Connection

			PIN A	SSI	GNI	MENT
			10	0-M	IL Z	IP
300- A	ND 350-M	IL SOJ	A 9	<u>1</u>	2	CAS
D Q	1 2	s I v _{SS}	Q		4	V _{SS}
w c	2 2	5 j l Q	D	5	6	
RAS [3 2	4 D CAS	RAS	7_		₩ .
NC [4 2	3 1 NC		9	8	A10
A10 🛚	5 2	2 1 A9	NC	==	10	NC
			A0	11	12	
		ļ	A2	13		A1
A0 [L		15	14	A3
A1 [[VCC	1	16	A4
A2 [L	A5	17	18	
A3 🛘		L	A7	19	ı	A6
v _{CC} [13 1	4] A4	A/	Ľ	20	A8

This document contains information on a new product. Specifications and information herein are subject to change without notice.

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATING (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	-1 to +7	٧
Voltage Relative to V _{SS} for Any Pin Except V _{CC}	V _{in} , V _{out}	-1 to +7	>
Data Out Current	lout	50	mA
Power Dissipation	P_{D}	700	mW
Operating Temperature Range	TA	- 40 to + 85	ပ့
Storage Temperature Range	T _{stg}	– 55 to +150	ů

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERAT-ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = - 40 to 85°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	V _{CC}	4.5	5.0	5.5	٧	1
	V _{SS}	0	0	0		
Logic High Voltage, All Inputs	VIH	2.4		6.5	V	1
Logic Low Voltage, All Inputs	VIL	-1.0	_	0.8	V	1

DC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit	Notes
V_{CC} Power Supply Current MCM54100A-C-70, t _{RC} = 130 ns MCM54100A-C-80, t _{RC} = 150 ns	l _{CC1}	_	100 85	mA	2, 3
V_{CC} Power Supply Current (Standby) ($\overline{RAS} = \overline{CAS} = V_{IH}$)	ICC2		2.0	mA	
V_{CC} Power Supply Current During \overline{RAS} Only Refresh Cycles (\overline{CAS} = V_{IH}) MCM54100A-C-70, t_{RC} = 130 ns MCM54100A-C-80, t_{RC} = 150 ns	I _{CC3}	_	100 85	mA	2, 3
V_{CC} Power Supply Current During Fast Page Mode Cycle (\overline{RAS} = V_{IL}) MCM54100A-C-70, tp _C = 45 ns MCM54100A-C-80, tp _C = 50 ns	I _{CC4}	=	60 50	mA	2, 3
V_{CC} Power Supply Current (Standby) ($\overline{RAS} = \overline{CAS} = V_{IH} - 0.2 \text{ V}$) MCM54100A-C	lCC5	_	1.0	mA	
V_{CC} Power Supply Current During \overline{CAS} Before \overline{RAS} Refresh Cycle MCM54100A-C-70, t_{RC} = 130 ns MCM54100A-C-80, t_{RC} = 150 ns	I _{CC6}	_	100 85	mA	2
Input Leakage Current (0 V \leq V _{in} \leq 6.5 V)	lkg(l)	-10	10	μΑ	
Output Leakage Current ($\overline{CAS} = V_{IH}$, 0 V $\leq V_{out} \leq 5.5 \text{ V}$)	I _{lkg} (O)	-10	10	μА	
Output High Voltage (I _{OH} = - 5 mA)	VOH	2.4		٧	
Output Low Voltage (I _{OL} = 4.2 mA)	VOL		0.4	٧	

$\textbf{CAPACITANCE} \text{ (f = 1.0 MHz, T}_{A} = 25^{\circ}\text{C}, \text{ V}_{CC} = 5 \text{ V}, \text{ Periodically Sampled Rather Than 100% Tested)}$

Parameter	Symbol	Max	Unit	Notes
Input Capacitance A0–A10, D	C _{in}	5	рF	5
RAS, CAS, W		7		
I/O Capacitance (CAS = V _{IH} to Disable Output)	Cout	7	pF	5

- IOTES:
 All voltages referenced to V_{SS}.
 Current is a function of cycle rate and output loading; maximum currents are specified cycle time (minimum) with the output open.
 Column address can be changed once or less while RAS = V_{IL} and CAS = V_{IH}.
 t_{RAS} (max) = 1 μs is only applied to refresh of battery-back up. t_{RAS} (max) = 10 μs is applied to functional operating.
 Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: C = IΔt/ΔV.

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = - 40 to + 85°C, Unless Otherwise Noted)

READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

			54100A-C70		54100A-C80			
	Symb	Symbol						
Parameter	Std.	Alt.	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	†RELREL	t _{RC}	130		150	_	ns	5
Read-Write Cycle Time	t _{RELREL}	tRWC	155	_	175	_	ns	5
Fast Page Mode Cycle Time	†CELCEL	tPC	45	_	50	_	ns	
Fast Page Mode Read-Write Cycle Time	[†] CELCEL	tPRWC	70	_	75	_	ns	
Access Time from RAS	†RELQV	tRAC	_	70	_	80	ns	6, 7
Access Time from CAS	†CELQV	tCAC	_	20	_	20	ns	6, 8
Access Time from Column Address	†AVQV	t _{AA}	_	35	_	40	ns	6, 9
Access Time from Precharge CAS	[†] CEHQV	t _{CPA}		40	_	45	ns	6
CAS to Output in Low-Z	†CELQX	tCLZ	0		0	_	ns	6
Output Buffer and Turn-Off Delay	†CEHQZ	tOFF	0	20	0	20	ns	10
Transition Time (Rise and Fall)	t _T	tŢ	3	50	3	50	ns	
RAS Precharge Time	†REHREL	t _{RP}	50	_	60	_	ns	
RAS Pulse Width	†RELREH	tRAS	70	10,000	80	10,000	ns	
RAS Pulse Width (Fast Page Mode)	†RELREH	tRASP	70	200,000	80	200,000	ns	
RAS Hold Time	t _{CELREH}	tRSH	20	_	20	_	ns	
CAS Hold Time	†RELCEH	tCSH	70	_	80	_	ns	
CAS Precharge to RAS Hold Time	^t CEHREH	tRHCP	40	_	45	_	ns	
CAS Pulse Width	†CELCEH	tCAS	20	10,000	20	10,000	ns	
RAS to CAS Delay Time	†RELCEL	tRCD	20	50	20	60	ns	11
RAS to Column Address Delay Time	t _{RELAV}	tRAD	15	35	15	40	ns	12
CAS to RAS Precharge Time	[†] CEHREL	tCRP	5	_	5	_	ns	
CAS Precharge Time	†CEHCEL	tCP	10	_	10	_	ns	
Row Address Setup Time	tAVREL	†ASR	0		0	_	ns	
Row Address Hold Time	†RELAX	^t RAH	10	_	10	_	ns	

(continued)

- V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL}.
 An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- 4. AC measurements $t_T = 5.0$ ns.
- 5. The specifications for t_{RC} (min) and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C \leq T_A \leq 70°C) is assured.
- 6. Measured with a current load equivalent to 2 TTL (- 200 μA, + 4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and $V_{OL} = 0.8 V$.
- 7. Assumes that t_{RCD} ≤ t_{RCD} (max).


- 8. Assumes that tRCD > tRCD (max).
 9. Assumes that tRAD > tRAD (max).
 10. tOFF (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- 12. Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA}.

READ, WRITE, AND READ-WRITE CYCLES (Continued)


Parameter	Symbol		54100A-C70		54100A-C80			
	Std.	Alt.	Min	Max	Min	Max	Unit	Notes
Column Address Setup Time	†AVCEL	tASC	0	_	0	_	ns	
Column Address Hold Time	†CELAX	^t CAH	15	_	15	_	ns	
Column Address to RAS Lead Time	tAVREH	t _{RAL}	35	_	40	_	ns	
Read Command Setup Time	tWHCEL	tRCS	0	_	0	_	ns	
Read Command Hold Time Referenced to CAS	tCEHWX	tRCH	0	_	0	_	ns	13
Read Command Hold Time Referenced to RAS	[†] REHWX	tRRH	0		0	_	ns	13
Write Command Hold Time Referenced to CAS	^t CELWH	tWCH	15		15	_	ns	
Write Command Pulse Width	^t WLWH	tWP	15	_	15	_	ns	
Write Command to RAS Lead Time	^t WLREH	tRWL	20	_	20		ns	
Write Command to CAS Lead Time	tWLCEH	tCWL	20	T -	20	_	ns	
Data in Setup Time	†DVCEL	t _{DS}	0	_	0		ns	14
Data in Hold Time	[†] CELDX	t _{DH}	15		15	_	ns	14
Refresh Period MCM54100A	^t RVRV	^t RFSH	_	16	_	16	ms	
Write Command Setup Time	tWLCEL	twcs	0	_	0	_	ns	15
CAS to Write Delay	†CELWL	tCWD	20	_	20	_	ns	15
RAS to Write Delay	^t RELWL	tRWD	70	_	80	_	ns	15
Column Address to Write Delay Time	†AVWL	tAWD	35	_	45	_	ns	15
CAS Precharge to Write Delay Time (Page Mode)	^t CEHWL	tCPWD	40	_	45	_	ns	15
CAS Setup Time for CAS Before RAS Refresh	†RELCEL	tCSR	5	_	5	_	ns	
CAS Hold Time for CAS Before RAS Refresh	^t RELCEH	tCHR	15	_	15	_	ns	
RAS Precharge to CAS Active Time	^t REHCEL	tRPC	. 0	_	0	_	ns	
CAS Precharge Time for CAS Before RAS Counter Time	[†] CEHCEL	^t CPT	40	_	40		ns	
Write Command Setup Time (Test Mode)	tWLREL	twrs	10	_	10	_	ns	
Write Command Hold Time (Test Mode)	^t RELWH	tWTH	10	_	10		ns	
Write to RAS Precharge Time (CAS Before RAS Refresh)	[†] WHREL	tWRP	10	_	10	_	ns	
Write to RAS Hold Time (CAS Before RAS Refresh)	^t RELWL	twr	10	_	10	_	ns	


- Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
 These parameters are referenced to CAS leading edge in early write cycles and to W̄ leading edge in read-write cycles.
- 14. These parameters are reterefficed to CAS leading edge in early write cycles and to W reduning edge in read-write cycles.
 15. tWCS, tRWD, tCWD, tAWD, and tCPWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if twCS ≥ twCS (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if tCWD ≥ tCWD (min), tRWD ≥ tRWD (min), tAWD ≥ tAWD (min), and tCPWD ≥ tCPWD (min) (page mode), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.


READ CYCLE




EARLY WRITE CYCLE












RAS ONLY REFRESH CYCLE (W and A10 are Don't Care)




CAS BEFORE RAS REFRESH CYCLE (A0 to A10 are Don't Care)




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (EARLY WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 16 milliseconds with the device powered up), a wakeup sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The eleven address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (\overline{RAS}) and column address strobe (\overline{CAS}), into two separate 11-bit address fields. A total of twenty-two address bits, eleven rows and eleven columns, will decode one of the 4,194,304 bit locations in the device. \overline{RAS} active transition is followed by \overline{CAS} active transition (active = V_{IL} , t_{RCD} minimum) for all read or write cycles. The delay between \overline{RAS} and \overline{CAS} active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM

The external \overline{CAS} signal is ignored until an internal \overline{RAS} signal is available. This "gate" feature on the external \overline{CAS} clock enables the internal \overline{CAS} line as soon as the row address hold time (t_{RAH}) specification is met (and defines t_{RCD} minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the \overline{CAS} clock.

There are three other variations in addressing the 4M RAM: RAS only refresh cycle, CAS before RAS refresh cycle, and page mode.

READ CYCLE

The DRAM may be read with four different cycles: "normal" random read cycle, page mode read cycle, read-write cycle, and page mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in **ADDRESSING THE RAM**, with \overline{RAS} and \overline{CAS} active transitions latching the desired bit location. The write (\overline{W}) input level must be high (V_{IH}) , t_{RCS} (minimum) before the \overline{CAS} active transition, to enable read mode.

Both the RAS and CAS clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window; however, CAS must be active before or at tRCD maximum to guarantee valid data out (Q) at tRAC (access time from RAS active transition). If the tRCD maximum is exceeded, read access time is determined by the CAS clock active transition (to Ac)

The RAS and CAS clocks must remain active for a minimum time of t_{RAS} and t_{CAS} respectively, to complete the read cycle. \overline{W} must remain high throughout the cycle, and for time t_{RRH} or t_{RCH} after \overline{RAS} or \overline{CAS} inactive transition, respectively, to maintain the data at that bit location. Once \overline{RAS} transitions to inactive, it must remain inactive for a minimum time of t_{RP} to precharge the internal device circuitry for the next active cycle. Q is valid, but not latched, as long as the \overline{CAS} clock is active. When the \overline{CAS} clock transitions to inactive, the output will switch to High Z (three-state).

WRITE CYCLE

The user can write to the DRAM with any of four cycles: early write, late write, page mode early write, and page mode readwrite. Early and late write modes are discussed here, while page mode write operations are covered elsewhere.

A write cycle begins as described in **ADDRESSING THE RAM.** Write mode is enabled by the transition of \overline{W} to active (V_{IL}) . Early and late write modes are distinguished by the active transition of \overline{W} , with respect to \overline{CAS} . Minimum active time t_{RAS} and t_{CAS} , and precharge time t_{RP} apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time t_{WCS} before \overline{CAS} active transition. Data in (D) is referenced to \overline{CAS} in an early write cycle. \overline{RAS} and \overline{CAS} clocks must stay active for t_{RWL} and t_{CWL} , respectively, after the start of the early write operation to complete the cycle.

Q remains in three-state condition throughout an early write cycle because \overline{W} active transition precedes or coincides with \overline{CAS} active transition, keeping data-out buffers disabled. This feature can be utilized on systems with a common I/O bus, provided all writes are performed with early write cycles, to prevent bus contention.

A late write cycle occurs when \overline{W} active transition is made after \overline{CAS} active transition. \overline{W} active transition could be delayed for almost 10 microseconds after \overline{CAS} active transition, (tRCD + tCWD + tRWL + 2tT) \leq tRAS, if other timing minimums (tRCD, tRWL, and tT) are maintained. D is referenced to \overline{W} active transition in a late write cycle. Output buffers are enabled by \overline{CAS} active transition but Q may be indeterminate — see note 15 of ac operating conditions table. \overline{RAS} and \overline{CAS} must remain active for tRWL and tCWL, respectively, after \overline{W} active transition to complete the write cycle.

READ-WRITE CYCLE

A read-write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the **WRITE CYCLE** section, except $\overline{\mathbb{W}}$ must remain high for tcWD minimum after the $\overline{\mathsf{CAS}}$ active transition, to guarantee valid Q before writing the bit.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 2048 column locations on a selected row of the 4M dynamic RAM. Read access time in page mode (tCAC) is typically half the regular \overline{RAS} clock access time, tRAC. Page mode operation consists of keeping \overline{RAS} active while toggling \overline{CAS} between V_{IH} and V_{IL} . The row is latched by \overline{RAS} active transition, while each \overline{CAS} active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read, write, or read-write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, \overline{CAS} transitions to inactive for minimum of t_{CP} , while \overline{RAS} remains low (VIL). The second \overline{CAS} active transition while \overline{RAS} remains low (vill). The second \overline{CAS} active transition while \overline{RAS} is low initiates the first page mode cycle (tp_C or tp_RWC). Either a read, write, or read-write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by transity. Page mode operation is ended when \overline{RAS} transitions to inactive, coincident with or following \overline{CAS} inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically refreshed (recharged) to maintain the correct bit state. Bits in the MCM54100A-C require refresh every 16 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM54100A. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 16 milliseconds on the MCM54100A.

A normal read, write, or read-write operation to the RAM will refresh all the bits (4096) associated with the particular row decoded. Three other methods of refresh, RAS-only refresh, CAS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

 $\overline{\text{RAS}}$ -only refresh consists of $\overline{\text{RAS}}$ transition to active, latching the row address to be refreshed, while $\overline{\text{CAS}}$ remains high (V_{IH}) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CAS Before RAS Refresh

 $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh is enabled by bringing $\overline{\text{CAS}}$ active before $\overline{\text{RAS}}$. This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh). $\overline{\text{W}}$ must be inactive for time t_{WRP} before and time t_{WRP} after $\overline{\text{RAS}}$ active transition to prevent switching the device into a **test mode cycle**.

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding \overline{CAS} active at the end of a read or write cycle, while \overline{RAS} cycles inactive for t_{RP} and back to active, starts the hidden refresh. This is essentially the execution of a \overline{CAS} before \overline{RAS} refresh from a cycle in progress (see Figure 1). \overline{W} is subject to the same conditions with respect to \overline{RAS} active transition (to prevent test mode cycle) as in \overline{CAS} before \overline{RAS} refresh.

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a CAS before RAS refresh counter test. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 1024 cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed after a minimum of 8 CAS before RAS initialization cycles. Test procedure:

- 1. Write "0"s into all memory cells with normal write mode.
- Select a column address, read "0" out and write "1" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 1024 times.
- Read the "1"s which were written in step 2 in normal read mode.
- Using the same starting column address as in step 2, read "1" out and write "0" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 1024 times.
- Read "0"s which were written in step 4 in normal read mode.
- 6. Repeat steps 1 to 5 using complement data.




Figure 1. Hidden Refresh Cycle

TEST MODE

The internal organization of this device $(512K \times 8)$ allows it to be tested as if it were a $512K \times 1$ DRAM. Nineteen of the twenty-two addresses are used when operating the device in test mode. Row address A0, and column addresses A0 and A10 are ignored by the device in test mode. A test mode cycle reads and/or writes data to a bit in each of eight 512K blocks (B0–B7) in parallel. External data out is determined by the in-

ternal test mode logic of the device. See following truth table and test mode block diagram.

W, CAS before RAS timing puts the device in "Test Mode" as shown in the test mode timing diagram. A CAS before RAS or a RAS only refresh cycle puts the device back into normal mode. Refresh is performed in test mode by using a W, CAS before RAS refresh cycle which uses internal refresh address counter.

TEST MODE TRUTH TABLE

D	В0	B1	B2	B3	B4	B5	B6	B7	Q	
0	0	0	0	0	0	0	0	0	1	
1	1	1	1	1	1	1	1	1	1	
_		Any Other								

TEST MODE

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = -40 \text{ to} + 85^{\circ}\text{C}, \text{Unless Otherwise Noted})$


READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Symb	ol	54100	A-C70	54100	A-C80		
Parameter	Std.	Alt.	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	^t RELREL	t _{RC}	135		155	_	ns	5
Fast Page Mode Cycle Time	†CELCEL	tPC	50	_	55	_	ns	
Access Time from RAS	†RELQV	^t RAC	_	75	_	85	ns	6, 7
Access Time from CAS	t _{CELQV}	tCAC	_	25	_	25	ns	6, 8
Access Time from Column Address	†AVQV	^t AA	_	40	_	45	ns	6, 9
Access Time from Precharge CAS	^t CEHQV	[†] CPA	_	45	_	50	ns	6
RAS Pulse Width	^t RELREH	t _{RAS}	75	10 k	85	10 k	ns	
RAS Pulse Width (Fast Page Mode)	tRELREH	tRASP	75	200 k	85	200 k	ns	
RAS Hold Time	t _{CELREH}	^t RSH	25	_	25	_	ns	
CAS Hold Time	^t RELCEH	tcsH	75		85	_	ns	
CAS Precharge to RAS Hold Time	^t CEHREH	tRHCP	45		50	_	ns	
CAS Pulse Width	^t CELCEH	t _{CAS}	25	10 k	25	10 k	ns	
Column Address to RAS Lead Time	^t AVREH	tRAL	40		45		ns	


NOTES:

- 1. VIH min and VII max are reference levels for measuring timing of input signals. Transition times are measured between VIH and VII.
- 2. An initial pause of 200 µs is required after power-up followed by 8 TAS cycles before proper device operation is guaranteed.
- The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IH} and V_{IH}) in a monotonic manner.
- AC measurements t_T = 5.0 ns.
- The specifications for t_{RC} (min) and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is ensured.
- Measured with a current load equivalent to 2 TTL (- 200 μA, + 4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- 7. Assumes that t_{RCD} ≤ t_{RCD} (max).
- 8. Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- Assumes that t_{RAD} ≥ t_{RAD} (max).


$\overline{W},$ $\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH CYCLE (TEST MODE ENTRY) (D and A0–A10 are Don't Care)




TEST MODE - READ CYCLE




TEST MODE - EARLY WRITE CYCLE




TEST MODE - FAST PAGE MODE READ CYCLE






TEST MODE BLOCK DIAGRAM



ORDERING INFORMATION (Order by Full Part Number)



Advance Information

4M x 1 CMOS Dynamic RAM Nibble Mode

The MCM54101A is a 0.7μ CMOS high-speed, dynamic random access memory. It is organized as 4,194,304 one-bit words and fabricated with CMOS silicon-gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost. The fast nibble mode feature allows high-speed serial access of up to 4 bits of data.

The MCM54101A requires only 11 address lines; row and column address inputs are multiplexed. The device is packaged in a standard 300-mil and small outline package, and a 100-mil zig-zag in-line package (ZIP).

- Three-State Data Output
- Nibble Mode
- Test Mode
- TTL-Compatible Inputs and Outputs
- RAS Only Refresh
- CAS Before RAS Refresh
- · Hidden Refresh
- 1024 Cycle Refresh: MCM54101A = 16 ms
- Fast Access Time (t_{RAC}):

MCM54101A-60 = 60 ns (Max)

MCM54101A-70 = 70 ns (Max)

MCM54101A-80 = 80 ns (Max)

• Low Active Power Dissipation:


Low Active Power Dissipation:
 MCM54101A-60 = 660 mW (Max)

MCM54101A-80 = 660 HW (Max)


MCM54101A-70 = 350 mW (Max)MCM54101A-80 = 468 mW (Max)

 Low Standby Power Dissipation: MCM54101A = 11 mW (Max, TTL Levels) MCM54101A = 5.5 mW (Max, CMOS Levels)


MCM54101A



PIN NAMES
A0-A10 Address Input
D Data Input
Q Data Output
W Read/Write Enable
RAS Row Address Strobe
CS Chip Select
V _{CC} Power Supply (+ 5 V)
VSS Ground
NC No Connection



This document contains information on a new product. Specifications and information herein are subject to change without notice.



ABSOLUTE MAXIMUM RATING (See Note)

ABSOLUTE MAXIMUM HATTING (See Note)			
Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	-1 to +7	٧
Voltage Relative to V _{SS} for Any Pin Except V _{CC}	V _{in} , V _{out}	-1 to +7	٧
Data Out Current	l _{out}	50	mA
Power Dissipation	PD	700	mW
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T _{stg}	- 55 to +150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V	1
	V _{SS}	0	0	0		
Logic High Voltage, All Inputs	V _{IH}	2.4	_	6.5	٧	1
Logic Low Voltage, All Inputs	V _{IL}	-1.0	_	0.8	V	1

DC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current MCM54101A-60, t _{RC} = 110 ns MCM54101A-70, t _{RC} = 130 ns MCM54101A-80, t _{RC} = 150 ns	I _{CC1}		120 100 85	mA	2, 3
V _{CC} Power Supply Current (Standby) (RAS=CAS=V _{IH})	I _{CC2}		2.0	mA	
V _{CC} Power Supply Current During RAS Only Refresh Cycles (CAS=V _{IH}) MCM54101A-60, t _{RC} = 110 ns MCM54101A-70, t _{RC} = 130 ns MCM54101A-80, t _{RC} = 150 ns	ICC3	1 1 1	120 100 85	mA	2, 3
V_{CC} Power Supply Current During Nibble Mode Cycle (\overline{RAS} = V_{IL}) MCM54101A-60, t_{NC} = 40 ns MCM54101A-70, t_{NC} = 40 ns MCM54101A-80, t_{NC} = 40 ns	ICC4		50 50 50	mA	2, 3
V _{CC} Power Supply Current (Standby) (RAS = CAS =V _{CC} -0.2 V)	I _{CC5}	-	1.0	mA	
V_{CC} Power Supply Current During \overline{CAS} Before \overline{RAS} Refresh Cycle MCM54101A-60, t_{RC} = 110 ns MCM54101A-70, t_{RC} = 130 ns MCM54101A-80, t_{RC} = 150 ns	ICC6	1 1	120 100 85	mA	2
Input Leakage Current (0 V ≤ V _{in} ≤ 6.5 V)	l _{lkg(l)}	-10	10	μА	
Output Leakage Current ($\overline{CAS} = V_{IH}$, 0 V $\leq V_{Out} \leq 5.5 \text{ V}$)	l _{lkg(O)}	-10	10	μА	
Output High Voltage (I _{OH} = -5 mA)	VOH	2.4	_	٧	
Output Low Voltage (I _{OL} = 4.2 mA)	V _{OL}	_	0.4	V	

$\textbf{CAPACITANCE} \text{ (f = 1.0 MHz, T}_{A} = 25^{\circ}\text{C}, \text{ V}_{CC} = 5 \text{ V, Periodically Sampled Rather Than 100\% Tested)}$

Parameter		Symbol	Max	Unit	Notes
Input Capacitance	A0-A10, D	C _{in}	5	pF	4
	\overline{RAS} , \overline{CAS} , \overline{W}		7		
Output Capacitance (CAS = VIH to Disable Output)	Q	Cout	7	pF	4

NOTES:

- All voltages referenced to V_{SS}.
 Current is a function of cycle rate and output loading; maximum currents are specified cycle time (minimum) with the output open.
 Column address can be changed once or less while RAS = V_{IL} and CAS = V_{IH}.
 Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: C = IΔt/ΔV.

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Symi	ool	5410	0A-60	5410	0A-70	54100A-80			
Parameter	Std.	Alt.	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	†RELREL	tRC	110	_	130	-	150	<u> </u>	ns	5
Read-Write Cycle Time	†RELREL	tRWC	135	_	155		175	_	ns	5
Nibble Mode Cycle Time	^t CEHCEH	tNC	40	l –	40	_	40	_	ns	
Nibble Mode Read-Write Cycle Time	†CELCEL	tNRWC	65	_	65	_	65	_	ns	
Access Time from RAS	†RELQV	tRAC	_	60	_	70	-	80	ns	6, 7
Access Time from CAS	†CELQV	t _{CAC}	_	20	_	20	_	20	ns	6, 8
Access Time from Column Address	tAVQV	†AA	_	30	_	35	_	40	ns	6, 9
Nibble Mode Access Time	†CELQV	tNCAC	_	20	l –	20	_	20	ns	6
CAS to Output in Low-Z	tCELQX	tCLZ	0	_	0	_	0		ns	6
Output Buffer and Turn-Off Delay	tCEHQZ	^t OFF	0	20	0	20	0	20	ns,	10
Transition Time (Rise and Fall)	tΤ	t _T	3	50	3	50	3	50	ns	
RAS Precharge Time	tREHREL	t _{RP}	40	_	50	_	60	_	ns	
RAS Pulse Width	tRELREH	tRAS	60	10 k	70	10 k	80	10 k	ns	
RAS Hold Time	tCELREH	tRSH	20	_	20	_	20		ns	
CAS Hold Time	†RELCEH	tcsh	60	_	70	_	80	I –	ns	
CAS Pulse Width	tCELCEH	tCAS	20	10 k	20	10 k	20	10 k.	ns	
RAS to CAS Delay Time	tRELCEL.	tRCD	20	40	20	50	20	60	ns	11
RAS to Column Address Delay Time	tRELAV	†RAD	15	30	15	35	15	40	ns	12
CAS to RAS Precharge Time	tCEHREL	tCRP	5	_	5		5	_	ns	
CAS Precharge Time	†CEHCEL	t _{CP}	10	_	10		. 10	_	ns	
Row Address Setup Time	tAVREL	†ASR	0	_	0	_	0	_	ns	
Row Address Hold Time	†RELAX	tRAH	10	_	10	_	10	_	ns	

(continued)

NOTES:

- 1. V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL}.
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between VIH and VIL (or between VIL and VIH) in a monotonic manner.
- 4. AC measurements t_T = 5.0 ns.
- 5. The specifications for t_{RC} (min) and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C \leq T_A \leq 70°C) is ensured.
- 6. Measured with a current load equivalent to 2 TTL (- 200 μA, + 4 mA) loads and 100 pF with the data output trip points set at VOH = 2.0 V and $V_{OL} = 0.8 V$.
- Assumes that t_{RCD} ≤ t_{RCD} (max).
- Assumes that t_{RCD} ≥ t_{RCD} (max).
- 9. Assumes that f_{RAD} ≥ f_{RAD} (max).

 10. t_{OFF} (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.

 12. Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is
- greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA}.

READ, WRITE, AND READ-WRITE CYCLES (Continued)

	Symi	ool	5410	1A-60	5410	1A-70	5410 ⁻	1A-80		
Parameter	Std.	Alt.	Min	Max	Min	Max	Min	Max	Unit	Notes
Column Address Setup Time	†AVCEL	tASC	0	-	0	_	0	_	ns	
Column Address Hold Time	†CELAX	tCAH	15	_	15	_	15	_	ns	
Column Address to RAS Lead Time	tAVREH	tRAL	30	_	35	I –	40	_	ns	
Read Command Setup Time	tWHCEL	tRCS	0		0	_	0	_	ns	
Read Command Hold Time Referenced to CAS	tCEHWX	^t RCH	0	. —	0	_	0	_	ns	13
Read Command Hold Time Referenced to RAS	^t REHWX	tRRH	0	_	0	_	0		ns	13
Write Command Hold Time Referenced to CAS	tCELWH	twcH	10	_	15	-	15	_	ns	
Write Command Pulse Width	twlwh	twp	10	_	15	_	15	_	ns	
Write Command to RAS Lead Time	tWLREH	tRWL	20	_	20	_	20	_	ns	
Write Command to CAS Lead Time	tWLCEH	tCWL	20		20	_	20	_	ns	
Data in Setup Time	†DVCEL	t _{DS}	0	<u> </u>	0	_	0	_	ns	14
Data in Hold Time	t _{CELDX}	^t DH	15	_	15		15	_	ns	14
Refresh Period	tRVRV	tRFSH	_	16	_	16		16	ms	
Write Command Setup Time	†WLCEL	twcs	0		0		0		ns	15
CAS to Write Delay	t _{CELWL}	tCWD	20		20		20		ns	15
RAS to Write Delay	t _{RELWL}	tRWD	60		70		80	_	ns	15
Column Address to Write Delay Time	tAVWL	tAWD	30		35		45	_	ns	15
CAS Setup Time for CAS Before RAS Refresh	^t RELCEL	^t CSR	5		5	_	5	_	ns	
CAS Hold Time for CAS Before RAS Refresh	^t RELCEH	^t CHR	15	_	15	_	15	_	ns	
RAS Precharge to CAS Active Time	^t REHCEL	tRPC	0		0		0	_	ns	
CAS Precharge Time for CAS Before RAS Counter Test	[†] CEHCEL	^t CPT	30	_	40	_	40	_	ns	

(continued)

NOTES:

13. Either t_{RRH} or t_{RCH} must be staisfied for a read cycle.


14. These two parameters are referenced to $\overline{\text{CAS}}$ leading edge in early write cycles and to $\overline{\text{W}}$ leading edge in read-write cycles.

^{1.} MyCs. tRWD, tCWD, tAWD, and tCPWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if twCs ≥ twCs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if tcWD ≥ tcWD (min), tRWD ≥ tRWD (min), tAWD ≥ tAWD (min), and tcPWD ≥ tCPWD (min) (page mode), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.


READ, WRITE, AND READ-WRITE CYCLES (Continued)


	Symb	ool	5410	IA-60	5410	1A-70	5410	1A-80		
Parameter	Std.	Alt.	Min	Max	Min	Max	Min	Max	Unit	Notes
Nibble Mode Pulse Width	^t CELCEH	tNCAS	20	-	20	_	20	_	ns	
Nibble Mode CAS Precharge Time	†CEHCEL	tNCP	10	_	10	_	10	_	ns	
Nibble Mode RAS Hold Time	[†] CELREH	^t NRSH	20	_	20	_	20	_	ns	
Nibble Mode CAS to Write Delay Time	^t CELWL	tNCWD	20	_	20	_	20	_	ns	
Nibble Mode Write Command to RAS Lead Time	tWLREH	tNRWL	20	-	20		20	_	ns	
Nibble Mode Write Command to CAS Lead Time	tWLCEH	tNCWL	20	_	20	_	20	_	ns	
Write Command Setup Time (Test Mode)	tWLREL	twrs	10	-	10	_	10		ns	
Write Command Hold Time (Test Mode)	[†] RELWH	twth	10	_	10	_	10		ns	
Write to RAS Precharge Time (CAS Before RAS Refresh)	tWHREL	tWRP	10	_	10	_	10	_	ns	
Write to RAS Hold Time (CAS Before RAS Refresh)	^t RELWL	twRH	10		10	-	10	_	ns	


READ CYCLE



EARLY WRITE CYCLE









MOTOROLA MEMORY DATA


RAS ONLY REFRESH CYCLE (W and A10 are Don't Care)




CAS BEFORE RAS REFRESH CYCLE (A0 to A10 are Don't Care)




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (EARLY WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 16 milliseconds or 128 milliseconds in case of low power device, with the device powered up), a wakeup sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The eleven address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (RAS) and column address strobe (CAS), into two separate 11-bit address fields. A total of twenty-two address bits, eleven rows and eleven columns, will decode one of the 4,194,304 bit locations in the device. RAS active transition is followed by CAS active transition (active = V_{IL}, t_{RCD} minimum) for all read or write cycles. The delay between RAS and CAS active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external \overline{CAS} signal is ignored until an internal \overline{RAS} signal is available. This "gate" feature on the external \overline{CAS} clock enables the internal \overline{CAS} line as soon as the row address hold time (t_{RAH}) specification is met (and defines t_{RCD} minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the \overline{CAS} clock.

There are three other variations in addressing the 4M RAM: RAS only refresh cycle, CAS before RAS refresh cycle, and nibble mode. All three are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with four different cycles: "normal" random read cycle, nibble mode read cycle, read-write cycle, and nibble mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with \overline{RAS} and \overline{CAS} active transitions latching the desired bit location. The write (\overline{W}) input level must be high (V_{IH}) , t_{RCS} (minimum) before the \overline{CAS} active transition, to enable read mode.

Both the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window; however, $\overline{\text{CAS}}$ must be active before or at RCD maximum to guarantee valid data out (Q) at tRAC (access time from $\overline{\text{RAS}}$ active transition). If the tRCD maximum is exceeded, read access time is determined by the $\overline{\text{CAS}}$ clock active transition (tCAC).

tion (t_{CAC}). The RAS and CAS clocks must remain active for a minimum time of t_{RAS} and t_{CAS} respectively, to complete the read cycle. \overline{W} must remain high throughout the cycle, and for time t_{RRH} or t_{RCH} after \overline{RAS} or \overline{CAS} inactive transition, respectively, to maintain the data at that bit location. Once \overline{RAS} transitions to inactive, it must remain inactive for a minimum time of

 t_{RP} to precharge the internal device circuitry for the next active cycle. Q is valid, but not latched, as long as the \overline{CAS} clock is active. When the \overline{CAS} clock transitions to inactive, the output will switch to High Z (three-state).

WRITE CYCLE

The user can write to the DRAM with any of four cycles: early write, late write, nibble mode early write, and nibble mode read-write. Early and late write modes are discussed here, while nibble mode write operations are covered in another section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of \overline{W} to active (V_{IL}) . Early and late write modes are distinguished by the active transition of \overline{W} , with respect to \overline{CAS} . Minimum active time t_{RAS} and t_{CAS} , and precharge time t_{RP} apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time t_{WCS} before \overline{CAS} active transition. Data in (D) is referenced to \overline{CAS} in an early write cycle. \overline{RAS} and \overline{CAS} clocks must stay active for t_{RWL} and t_{CWL} , respectively, after the start of the early write operation to complete the cycle.

Q remains in three-state condition throughout an early write cycle because \overline{W} active transition precedes or coincides with \overline{CAS} active transition, keeping data-out buffers disabled. This feature can be utilized on systems with a common I/O bus, provided all writes are performed with early write cycles, to prevent bus contention.

A late write cycle occurs when \overline{W} active transition is made after \overline{CAS} active transition. \overline{W} active transition could be delayed for almost 10 microseconds after \overline{CAS} active transition, $(t_{RCD} + t_{CWD} + t_{RWL} + 2t_T) \le t_{RAS}$, if other timing minimums $(t_{RCD}, t_{RWL}, \text{and } t_T)$ are maintained. D is referenced to \overline{W} active transition in a late write cycle. Output buffers are enabled by \overline{CAS} active transition but Q may be indeterminate—see note 15 of ac operating conditions table. \overline{RAS} and \overline{CAS} must remain active for t_{RWL} and t_{CWL} , respectively, after \overline{W} active transition to complete the write cycle.

READ-WRITE CYCLE

A read-write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the <code>WRITE CYCLE</code> section, except \overline{W} must remain high for tcwp minimum after the CAS active transition, to guarantee valid Q before writing the bit.

NIBBLE MODE CYCLES

Nibble mode allows fast successive serial data operations at two, three, or four bits of the 4M dynamic RAM. Read access time in nibble mode (t_{NCAC}) is considerably faster than the regular \overline{RAS} clock access time, t_{RAC} . Nibble mode operation consists of keeping \overline{RAS} active while toggling \overline{CAS} between V_{IH} and V_{IL} . The address of the first nibble bit is latched by \overline{RAS} and \overline{CAS} active transitions. Each subsequent \overline{CAS} active transition increments the row and column addresses internally to access the next bit in binary fashion. After the fourth bit is accessed, the nibble pattern repeats itself (0,0) (0,1) (1,0) (1,1) (0,0) (0,1) (1,0) (1,1).... The A10 address determines the starting point of the 4-bit nibble, with row address A10 the least significant of the (column, row) ordered pair. External addresses are ignored after the first nibble bit is selected.

A nibble mode cycle is initiated by a normal read, write, or read-write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, $\overline{\text{CAS}}$ transitions to inactive for minimum of t_{NCP} , while $\overline{\text{RAS}}$ remains low (V_{IL}). The second $\overline{\text{CAS}}$ active transition while $\overline{\text{RAS}}$ is low initiates the first nibble mode cycle (t_{NC} or t_{NRWC}). Either a read, write, or read-write operation can be performed in a nibble mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive nibble mode cycles and performed in any order. The maximum number of consecutive nibble mode cycles is limited by t_{RAS} . Nibble mode operation ends when $\overline{\text{RAS}}$ transitions to inactive, coincident with or following a $\overline{\text{CAS}}$ inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the MCM54101A require refresh every 16 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM54101A. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 16 milliseconds on the MCM54101A.

A normal read, write, or read-write operation to the RAM will refresh all the bits (4096) associated with the particular row decoded. Three other methods of refresh, RAS-only refresh, CAS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

 \overline{RAS} -only refresh consists of \overline{RAS} transition to active, latching the row address to be refreshed, while \overline{CAS} remains high (VIH) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CAS Before RAS Refresh

CAS before RAS refresh is enabled by bringing CAS active before RAS. This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle.

The output buffer remains at the same state it was in during the previous cycle (hidden refresh). \overline{W} must be inactive for time t_{WRP} before and time t_{WRH} after \overline{RAS} active transition to prevent switching the device into test mode.

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding \overline{CAS} active at the end of a read or write cycle, while \overline{RAS} cycles inactive t_{RP} and back to active, starts the hidden refresh. This is essentially the execution of a \overline{CAS} before \overline{RAS} refresh from a cycle in progress (see Figure 1). \overline{W} is subject to the same conditions with respect to \overline{RAS} active transition (to prevent test mode) as in \overline{CAS} before \overline{RAS} refresh.

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a CAS before RAS refresh counter test. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 1024 cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed after a minimum of 8 **CAS** before **RAS** initialization cycles. Test procedure:

- Write "0"s into all memory cells with normal write mode.
- Select a column address, read "0" out and write "1" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 1024 times.
- Read the "1"s which were written in step 2 in normal read mode.
- Using the same starting column address as in step 2, read "1" out and write "0" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 1024 times.
- Read "0"s which were written in step 4 in normal read mode.
- 6. Repeat steps 1 to 5 using complement data.




Figure 1. Hidden Refresh Cycle

TEST MODE

The internal organization of this device $(512K \times 8)$ allows it to be tested as if it were a $512K \times 1$ DRAM. Nineteen of the twenty-two addresses are used when operating the device in test mode. Row address A10, and column addresses A0 and A10 are ignored by the device in test mode. A test mode cycle reads and/or writes data to a bit in each of eight 512K blocks (B0–B7) in parallel. External data out is determined by the in-

ternal test mode logic of the device. See the following truth table and test mode block diagram.

W, CAS before RAS timing puts the device in "Test Mode" as shown in the test mode timing diagram. A CAS before RAS or a RAS only refresh cycle puts the device back into normal mode. Refresh is performed in test mode by using a W, CAS before RAS refresh cycle which uses internal refresh address counter.

TEST MODE TRUTH TABLE

D	В0	B1	B2	В3	B4	B5	B6	B7	Q	
0	0	0	0	0	0	0	0	0	1	
1	1	1	1	1	1	1	1	1	1	
_		Any Other								

TEST MODE AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V ±10%, T_A = 0 to 70°C, Unless Otherwise Noted)


READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Symt	ool	5410	1A-60	5410	1A-70	5410	1A-80	1	
Parameter	Std.	Alt.	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	†RELREL	^t RC	115	_	135	_	155		ns	5
Access Time from RAS	†RELQV	t _{RAC}	_	65	_	75	_	85	ns	6, 7
Access Time from CAS	tCELQV	†CAC	T —	25	T	25	_	25	ns	6, 8
Access Time from Column Address	tAVQV	†AA	_	35	_	40	_	45	ns	6, 9
RAS Pulse Width	tRELREH	t _{RAS}	65	10 k	75	10 k	85	10 k	ns	
RAS Hold Time	^t CELREH	tRSH	25	_	25		25		ns	
CAS Hold Time	^t RELCEH	tcsH	65	_	75	l –	85	_	ns	
CAS Pulse Width	†CELCEH	tCAS	25	10 k	25	10 k	25	10 k	ns	
Column Address to RAS Lead Time	†AVREH	†RAL	35		40	_	45		ns	


NOTES:

- 1. VIH min and VIL max are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 μs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- AC measurements t_T = 5.0 ns.
- The specifications for t_{RC} (min) and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is ensured.
- Measured with a current load equivalent to 2 TTL (– 200 μA, + 4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- Assumes that t_{RCD} ≤ t_{RCD} (max).
- 8. Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- Assumes that t_{RAD} ≥ t_{RAD} (max).


WRITE, CAS BEFORE RAS REFRESH CYCLE (TEST MODE ENTRY) (D and A0-A10 are Don't Care)




TEST MODE - READ CYCLE




TEST MODE - EARLY WRITE CYCLE



TEST MODE BLOCK DIAGRAM



ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers— MCM54101AN60 MCM54101AN60R2 MCM54101AZ60 MCM54101AN70R2 MCM54101AN70R2 MCM54101AN80R2 MCM54101AZ70 MCM54101AN80R2 MCM54101AZ80

2

Advance Information 4M x 1 CMOS Dynamic RAM Static Column

The MCM54102A is a 0.7 μ CMOS high-speed, dynamic random access memory. It is organized as 4,194,304 one-bit words and fabricated with CMOS silicon-gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost. The static column mode feature allows column data to be accessed upon the column address transition when $\overline{\text{RAS}}$ and $\overline{\text{CS}}$ are held low, similar to static RAM operation.

The MCM54102A requires only 11 address lines; row and column address inputs are multiplexed. The device is packaged in standard 300-mil J-lead small outline package and a 100-mil zig-zag in-line package (ZIP).

- · Three-State Data Output
- Static Column Mode
- Test Mode
- TTL-Compatible Inputs and Outputs
- RAS Only Refresh
- CS Before RAS Refresh
- · Hidden Refresh
- 1024 Cycle Refresh: MCM54102A = 16 ms
- Fast Access Time (t_{RAC}):

MCM54102A-60 = 60 ns (Max) MCM54102A-70 = 70 ns (Max)

MCM54102A-80 = 80 ns (Max)


• Low Active Power Dissipation:

MCM54102A-60 = 660 mW (Max) MCM54102A-70 = 550 mW (Max) MCM54102A-80 = 468 mW (Max)

• Low Standby Power Dissipation:

MCM54102A = 11 mW (Max, TTL Levels) MCM54102A = 5.5 mW (Max, CMOS Levels)

MCM54102A




PIN NAMES	
A0-A10 Address Input D Data Input Q Data Output W Read/Write Enable RAS Row Address Strobe CS Chip Select VCC Power Supply (+ 5 V) VSS Ground	
NC No Connection	

				PIN A	ASSI	GNI	MENT
					Ю-М	IL Z	IP
	300-MIL	SO	J	A9	1_	2	
р С	1	26	v _{ss}	Q	3	4	<u>cs</u>
₩d	2	25	þα	D	5	==	V _{SS}
RAS	3	24	□ cs	-	7	6 = =	W
NC [4	23	₽ NC	RAS	==	8	A10
A10 [5	22	A9	NC	9	10	
				A0	11		NC
40.	•	40	T A8		13	12	A1
A0 [18 17	□ A8 □ A7	A2		14	A3
A1 L A2 [16	□ A6	VCC	15	16	.
A2 L A3 [15	□ A5	A5	17	10	A4
		14	D A4	A7	19	18	A6
v _{cc} [10		۲^•	A/	_ = =	20	A8

This document contains information on a new product. Specifications and information herein are subject to change without notice

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATING (See Note)

ADSOLUTE MAXIMUM NATING (See Note)			
Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	-1 to +7	٧
Voltage Relative to V _{SS} for Any Pin Except V _{CC}	V _{in} , V _{out}	-1 to +7	٧
Data Out Current	lout	50	mA
Power Dissipation	PD	700	mW
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T _{sta}	- 55 to +150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERAT-ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧	1
	V _{SS}	0	0	0		
Logic High Voltage, All Inputs	VIH	2.4	_	6.5	٧	1
Logic Low Voltage, All Inputs	VIL	- 1.0	_	0.8	V	1

DC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current MCM54102A-60, t _{RC} = 110 ns MCM54102A-70, t _{RC} = 130 ns MCM54102A-80, t _{RC} = 150 ns	I _{CC1}	=	120 100 85	mA	2, 3
V _{CC} Power Supply Current (Standby) (RAS = CS = V _{IH})	ICC2	_	2.0	mA	
V_{CC} Power Supply Current During \overline{RAS} Only Refresh Cycles (\overline{CS} = V_{IH}) MCM54102A-60, t_{RC} = 110 ns MCM54102A-70, t_{RC} = 130 ns MCM54102A-80, t_{RC} = 150 ns	ICC3	_	120 100 85	mA	2, 3
V_{CC} Power Supply Current During Static Column Mode Cycle ($\overline{RAS} = \overline{CS} = V_{IL}$) MCM54 † 02A-60, $t_{SC} = 35$ ns MCM54 † 02A-70, $t_{SC} = 40$ ns MCM54 † 02A-80, $t_{SC} = 45$ ns	IGC4	- -	85 75 65	mA	2, 3
V _{CC} Power Supply Current (Standby) ($\overline{RAS} = \overline{CS} = V_{CC}$ –0.2 V)	I _{CC5}		1.0	mA	
V_{CC} Power Supply Current During \overline{CS} Before \overline{RAS} Refresh Cycle MCM54102A-60, t_{RC} = 110 ns MCM54102A-70, t_{RC} = 130 ns MCM54102A-80, t_{RC} = 150 ns	ICC6	_ _ _	120 100 85	mA	2
Input Leakage Current (0 V ≤ V _{in} ≤ 6.5 V)	llkg(l)	-10	10	μА	
Output Leakage Current ($\overline{CS} = V_{IH}$, 0 V $\leq V_{out} \leq 5.5$ V)	l _{lkg(O)}	-10	10	μΑ	
Output High Voltage (I _{OH} = -5 mA)	VOH	2.4		V	
Output Low Voltage (I _{OL} = 4.2 mA)	VOL		0.4	V	

CAPACITANCE (f = 1.0 MHz, T_A = 25°C, V_{CC} = 5 V, Periodically Sampled Rather Than 100% Tested)

RAS, CS, W			Max	Unit	Notes
Input Capacitance A0	– A10, D	Cin	5	pF	4
RAS	S, CS, W		7		
Output Capacitance (CS = VIH to Disable Output)	Q	Cout	7	pF	4

NOTES:

- All voltage referenced to V_{SS}.
 Current is a function of cycle rate and output loading; maximum currents are specified cycle time (minimum) with the output open.
 Column address can be changed once or less while RAS = V_{IL} and CS = V_{IH}.
 Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: C = I∆t/∆V.

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Symi	bol	54102A-60		5410	2A-70	5410	2A-80	1 1	
Parameter	Std.	Alt.	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	†RELREL	†RC	110	_	130	_	150	_	ns	5
Read-Write Cycle Time	†RELREL	tRWC	135	_	155	_	175	_	ns	5
Static Column Mode Cycle Time	tavav	tsc	35	_	40	_	45	T -	ns	
Static Column Mode Read-Write Cycle Time	tAVAV	tSRWC	60	-	70	_	80	_	ns	
Access Time from RAS	tRELQV	tRAC	_	60	_	70	_	80	ns	6, 7
Access Time from CS	tCELQV	†CAC	_	20		20	_	20	ns	6, 8
Access Time from Column Address	†AVQV	tAA	_	30	l –	35	_	40	ns	6, 9
Access Time from Last Write	twlqv	†ALW	_	55		65	_	75	ns	6, 10
CS to Output in Low-Z	†CELQX	tCLZ	0	_	0	I —	0	_	ns	6
Output Buffer and Turn-Off Delay	tCEHQZ	tOFF	0	20	0	20	0	20	ns	11
Data Out Hold from Address Change	tAXQX	^t AOH	5	_	5		5	_	ns	
Data Out Enable from Write	tWHQV	tow	_	20	_	20	_	20	ns	
Data Out Hold from Write	twhqx	twoH	0	_	0	_	0		ns	
Transition Time (Rise and Fall)	t _T	t _T	3	50	3	50	3	50	ns	
RAS Precharge Time	†REHREL	tRP	40	_	50	_	60	_	ns	
RAS Pulse Width	†RELREH	†RAS	60	10 k	70	10 k	80	10 k	ns	
RAS Pulse Width (Static Column Mode)	†RELREH	†RASC	60	200 k	70	200 k	80	200 k	ns	
RAS Hold Time	tCELREH	tRSH	20	_	20	_	20	_	ns	
CS Hold Time	^t RELCEH	tcsH	60	_	70	_	80	_	ns	
CS Pulse Width	†CELCEH	tcs	20	10 k	20	10 k	20	10 k	ns	
CS Pulse Width (Static Column Mode)	^t CELCEH	tcsc	20	200 k	20	200 k	20	200 k	ns	
RAS to CS Delay Time	†RELCEL	tRCD	20	40	20	50	20	60	ns	12
RAS to Column Address Delay Time	t _{RELAV}	tRAD	15	30	15	35	15	40	ns	13
CS to RAS Precharge Time	†CEHREL	tCRP	5	_	5	_	5	_	ns	

NOTES:

- 1. VIH min and VIL max are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between VIH and VIL (or between VIL and VIH) in a monotonic manner.
- AC measurements t_T = 5.0 ns.
- 5. The specifications for t_{RC} (min) and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C \leq T_A \leq 70°C) is ensured.
- Measured with a current load equivalent to 2 TTL (- 200 μA, + 4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and $V_{OL} = 0.8 \text{ V}.$
- Assumes that t_{RCD} ≤ t_{RCD} (max).
- 8. Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- 9. Assumes that $t_{RAD} \ge t_{RAD}$ (max).
- Assumes that t_{LWAD} ≥ t_{LWAD} (max).
- 11. toff (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 12. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- 13. Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified tRAD (max), then access time is controlled exclusively by tAA.

READ, WRITE, AND READ-WRITE CYCLES (Continued)

	Symi	bol	5410	2A-60	5410	2A-70	5410	54102A-80		
Parameter	Std.	Alt.	Min	Max	Min	Max	Min	Max	Unit	Notes
CS Precharge Time (Static Column Mode)	tCEHCEL.	tCP	10	_	10	_	10	_	ns	
Row Address Setup Time	t _{AVREL}	†ASR	0		0	_	0	_	ns	
Row Address Hold Time	†RELAX	^t RAH	10		10		10		ns	
Column Address Setup Time	†AVCEL	tASC	0	_	0	_	0	_	ns	
Column Address Hold Time	†CELAX	^t CAH	15	_	15	_	15	_	ns	
Column Address Hold Time Referenced to RAS (Read Cycle)	†RELAX	^t AR	70		80	_	90		ns	1
Column Address to RAS Lead Time	[†] AVREH	†RAL	30	_	35	_	40	_	ns	
Column Address Hold Time Reference to RAS High	†REHAX	t _{AH}	5	_	5	_	5	-	ns	14
Write Command to CS Lead Time	tWLCEH	tCWL	20	_	20	_	20	I –	ns	
Last Write to Column Address Delay Time	tWLAV	tLWAD	20	25	20	30	20	35	ns	15
Last Write to Column Address Hold Time	tWLAX	tAHLW	55	_	65	-	75	_	ns	
Read Command Setup Time	tWHCEL	tRCS	0	_	0	_	0	_	ns	
Read Command Hold Time Referenced to CS	tCEHWX	tRCH	0	-	0	_	0	_	ns	16
Read Command Hold Time Referenced to RAS	^t REHWX	^t RRH	0	_	0	-	0	_	ns	16
Write Command Hold Time Referenced to CS	[†] CELWH	^t WCH	10	-	15	_	15	_	ns	
Write Command Pulse Width	twLwH	tWP	10	T -	15	_	15	_	ns	
Write Command Inactive Time	twhwl	tWI	10	I –	10	T -	10	l –	ns	
Write Command to RAS Lead Time	[‡] WLREH	tRWL	20	_	20	-	20	_	ns	
Data in Setup Time	†DVCEL	tDS	0		0	_	0	_	ns	17
Data in Hold Time	^t CELDX	^t DH	15		15		15	_	ns	17
Refresh Period	tRVRV	^t RFSH		16		16		16	ms	
Write Command Setup Time	tWLCEL	twcs	0		0	_	0		ns	18
CS to Write Delay	†CELWL	tCWD	20		20		20		ns	18
RAS to Write Delay	†RELWL	tRWD	60	_	70	_	80	_	ns	18
Column Address to Write Delay Time	†AVWL	tAWD	30	_	35	_	40	_	ns	18

(continued)

NOTES:

14. t_{AH} must be met for a read cycle.

- 15. Operation within the tLWAD (max) limit ensures that tALW can be met. tLWAD (max) is specified as a reference point only; if tLWAD is greater than the specified t_{LWAD} (max) limit, then access that tag was controlled exclusively by t_{AA}.

 16. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.


 17. These parameters are referenced to CS leading edge in early write cycles and to W leading edge in read-write cycles.

- 18. twcs, t_{RWD}, t_{CWD}, t_{AWD}, and t_{CPWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if twcs ≥ twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{CWD} \ge t_{CWD}$ (min), $t_{RWD} \ge t_{RWD}$ (min), $t_{RWD} \ge t_{AWD}$ (min), and $t_{CPWD} \ge t_{CPWD}$ (min) (page mode), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.


READ, WRITE, AND READ-WRITE CYCLES (Concluded)

Parameter	Syml	Symbol			54102A-70		54102A-80		1	
	Std.	Alt.	Min	Max	Min	Max	Min	Max	Unit	Notes
CS Setup Time for CS Before RAS Refresh	^t RELCEL	tCSR	5	_	5	_	5	_	ns	
CS Hold Time for CS Before RAS Refresh	†RELCEH	tCHR	15	_	15	_	15	_	ns	
RAS Precharge to CS Active Time	†REHCEL	^t RPC	0	_	0	_	0	_	ns	
CS Precharge Time for CS Before RAS Counter Test	†CEHCEL	[†] CPT	30	_	40	_	40	_	ns	
Write Command Setup Time (Test Mode)	tWLREL	twrs	10	_	10	_	10	_	ns	
Write Command Hold Time (Test Mode)	^t RELWH	^t WTH	10	_	10	_	10		ns	
Write to RAS Precharge Time (CS Before RAS Refresh)	tWHREL	tWRP	10	_	10	-	10	_	ns	
Write to RAS Hold Time (CS Before RAS Refresh)	tRELWL	twRH	10	_	10	-	10	_	ns	

READ CYCLE



EARLY WRITE CYCLE




READ-WRITE CYCLE $_{\overline{\rm RAS}}\,{^{\rm V}_{\rm IH}}^{-}_{\rm V_{\rm IL}}^{-}$ r trah-^tRWL - tASR tCAH ADDRESSES $\begin{array}{c} {\rm V_{IH}}-\\ {\rm V_{IL}}- \end{array}$ ROW ADDRESS COLUMN ADDRESS tRCD ^tRAD [†]RAL - tcs -^tRCS - tcwp ^tCWL tawDt_{WP} t_{CSH} ← t_{DS} → + tDH VALID DATA IN t_{AA}-HOW tAOH : <-toff→ †RAC ${\rm Q\,(DATA\,OUT)}\,{\rm V_{OH}^-}$ - HIGH Z -VALID DATA OUT - tCLZ STATIC COLUMN MODE READ CYCLE t RP ^tASR tsc ←tRAH-► addresses ${{ m v}_{IH}}-{{ m v}_{IL}}-$ COLUMN ADDRESS 1 COLUMN ADDRESS 2 COLUMN ADDRESS N tCRP [†]RAD - tar - trsh- $\overline{\text{cs}} \ \ \begin{matrix} \text{v}_{\text{IH}} - \\ \text{v}_{\text{IL}} - \end{matrix}$ + tcsc + tRCS-- trrh tRCD tRCH-^tRCH ^tCSH †RCS - toff -taa 🔫 toff. - tRAC Q (DATA OUT) VOH — VALID DATA OUT - HIGH Z-

VALID DATA OUT


tCLZ


VALID DATA OUT

STATIC COLUMN MODE EARLY WRITE CYCLE (A)




STATIC COLUMN MODE EARLY WRITE CYCLE (B)






STATIC COLUMN MODE READ/WRITE MIXED CYCLE $_{\overline{ m RAS}}$ $_{ m V_{IL}}^{ m V_{IH}}$ tRCD tRAD tASR tRAH ADDRESSES V_{IH} --ROW COLUMN ADDRESS 1 COLUMN ADDRESS 2 COLUMN ADDRESS N tASC-≠- t_{CAH}---◆ tCAH-> tcsc cs v_{IH} V_{IL} — ^tAHLW TAWD twcs- $\overline{w}_{V_{IL}-}^{V_{IH}-}$ + t_{DH} → tLWAD tDS tDH. D (DATA IN) $\begin{array}{c} v \text{ im} \\ V_{IL} - \end{array}$ VALID DATA IN VALID DATA IN - tCAC ^tAOH Q (DATA OUT) ${}^{ m V}_{ m OL}$ tCLZ VALID DATA OUT VALID DATA OUT HIGH Z -EARLY WRITE -READ READ-WRITE-


RAS ONLY REFRESH CYCLE (W and A10 are Don't Care)




CS BEFORE RAS REFRESH CYCLE (A0 to A10 are Don't Care)



HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (EARLY WRITE)



CS BEFORE RAS REFRESH COUNTER TEST CYCLE $\overline{\rm RAS} \, {\rm v_{IH}}^$ tcs tCRP- $\overline{\text{CS}} \begin{array}{c} \text{V}_{\text{IH}}- \end{array}$ READ CYCLE ADDRESSES V_{IH} - V_{IL} -**COLUMN ADDRESS** - ^tRAL Q (DATA OUT) ${}^{ m V_{OH}-}_{ m V_{OL}-}$ — VALID DATA OUT <-- t_{CLZ} **←** t_{RRH} tRCS-₩ V_{IL}-**EARLY WRITE CYCLE** - tCAH Q (DATA OUT) ${ m V_{OH}}^{ m V_{OH}}-$ HIGH Z D (DATA IN) VIH - VIL -VALID DATA IN READ-WRITE CYCLE tCAH -ADDRESSES $V_{IL} - V_{IL}$ COLUMN ADDRESS t_{AA} — †CAC Q (DATA OUT) $\frac{V_{OH}-}{V_{OL}-}$ - $\overline{w}_{V_{IL}-}^{V_{IH}-}$ tDS VALID DATA IN

DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 16 milliseconds with the device powered up), a wakeup sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The eleven address pins on the device are time multiplexed at the beginning of a memory cycle by the row address strobe (\overline{RAS}) clock, into two separate 11-bit address fields. A total of twenty-two address bits, eleven rows and eleven columns, will decode one of the 4,194,304 bit locations in the device. \overline{RAS} active transition latches the row address field. Column addresses are not latched, hence the "static column" designation of this device. Chip select (\overline{CS}) active transition (active = V_{IL} , t_{RCD} minimum) follows \overline{RAS} on all read, write, or readwrite cycles and is independent of column address. The static column feature allows greater flexibility in setting up the external column addresses into the RAM.

There are three other variations in addressing the 4M RAM: RAS only refresh cycle, CS before RAS refresh cycle, and Static Column mode. All three are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with four different cycles: "normal" random read cycle, static column mode read cycle, read-write cycle, and static column mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with $\overline{\text{RAS}}$ active transition latching the desired row. The write (\overline{W}) input level must be high $(V_{|H})$, t_{RCS} (minimum) before the \overline{CS} active transition, to enable read mode. A valid column address can be provided at any time $(t_{RAD}$ minimum), independent of the \overline{CS} active transition.

Both the $\overline{\text{RAS}}$ and $\overline{\text{CS}}$ clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. However, $\overline{\text{CS}}$ must be active and column address must be valid by t_{RCD} and t_{RAD} maximums, respectively, to guarantee valid data out (Q) at t_{RAC} (access time from $\overline{\text{RAS}}$ active transition). If either t_{RCD} or t_{RAD} maximum is exceeded, read access time is determined by the $\overline{\text{CS}}$ clock active transition (t_{CAC}) and/or valid column address (t_{AA}).

The $\overline{\mbox{AAS}}$ and $\overline{\mbox{CS}}$ clocks must remain active for a minimum time of $\mbox{t}_{\mbox{AAS}}$ and $\mbox{t}_{\mbox{CS}}$ respectively, to complete the read cycle. The column address must remain valid for $\mbox{t}_{\mbox{AA}}$ after $\overline{\mbox{AAS}}$ inactive transition to complete the read cycle. $\overline{\mbox{W}}$ must remain high throughout the cycle, and for time $\mbox{t}_{\mbox{RAS}}$ HTRH or $\mbox{t}_{\mbox{RAS}}$ and $\mbox{t}_{\mbox{CS}}$ inactive transition, respectively, to maintain the data at that bit location. Once $\overline{\mbox{RAS}}$ transitions to inactive, it must remain inactive for a minimum time of $\mbox{t}_{\mbox{RP}}$ to precharge the internal device circuitry for the next active cycle. \mbox{Q} is valid, but not latched, as long as the $\overline{\mbox{CS}}$ clock is active. When the $\overline{\mbox{CS}}$ clock transitions to inactive, the output will switch to High Z (three-state).

WRITE CYCLE

The user can write to the DRAM with any of four cycles: early write, late write, static column mode early write, and static column mode read-write. Early and late write modes are discussed here, while static column mode write operations are covered in another section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of \overline{W} to active (V_{IL}) . Early and late write modes are distinguished by the active transition of \overline{W} , with respect to \overline{CS} leading edge. Minimum active time t_{RAS} and t_{CS} , and precharge time t_{RP} apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time t_{WCS} before \overline{CS} active transition. Column address set up and hold times (t_{ASC}, t_{CAH}) , and data in (D) set up and hold times (t_{DS}, t_{DH}) are referenced to \overline{CS} in an early write cycle. \overline{RAS} and \overline{CS} clocks must stay active for t_{RWL} and t_{CWL} , respectively, after the start of the early write operation to complete the cycle.

Q remains in three-state condition throughout an early write cycle because \overline{W} active transition precedes or coincides with \overline{CS} active transition, keeping data-out buffers disabled. This feature can be utilized on systems with a common I/O bus, provided all writes are performed with early write cycles, to prevent bus contention.

A late write cycle occurs when \overline{W} active transition is made after \overline{CS} active transition. \overline{W} active transition could be delayed for almost 10 microseconds after \overline{CS} active transition, (tRCD+tCWD+tRWL+2tT) \leq tRAS, if other timing minimums (tRCD, tRWL, and tT) are maintained. Column address and D timing parameters are referenced to \overline{W} active transition in a late write cycle. Output buffers are enabled by \overline{CS} active transition but Q may be indeterminate—see note 18 of ac operating conditions table. Parameters tRWL and tCWL also apply to late write cycles.

READ-WRITE CYCLE

A read-write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the **WRITE CYCLE** section, except \overline{W} must remain high for t_{CWD} and/or t_{AWD} minimum, to guarantee valid Q before writing the bit.

STATIC COLUMN MODE CYCLES

Static column mode refers to multiple successive data operations performed at any or all 2048 column locations on the selected row of the 4M dynamic RAM during one \overline{RAS} cycle. Read access time of multiple operations (tAA or tCAC) is considerably faster than the regular \overline{RAS} clock access time tRAC. Multiple operations can be performed simply by keeping \overline{RAS} active. \overline{CS} may be toggled between active and inactive states at any time within the \overline{RAS} cycle.

Once the timing requirements for the initial read, write, or read-write cycle are met and \overline{RAS} remains low, the device is ready for the next operation. Operations can be intermixed in any order, at any column address, subject to normal operating conditions previously described. Every write operation must be clocked with either \overline{CS} or \overline{W} , as indicated in $static\ column\ mode\ early\ write\ cycle\ timing\ diagrams\ A\ and\ B\ . Column\ address\ and\ D\ timing\ parameters\ are\ referenced\ to\ the\ signal\ clocking\ the\ write\ operation.$

CS must be toggled inactive (t_{CP}) to perform a read operation after an early write operation (to turn output on), as indicated in **static column mode read/write mixed cycle** timing diagram. The maximum number of consecutive operations is limited to t_{RASC}. The cycle ends when RAS transitions to inactive.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the MCM54102A require refresh every 16 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM54102A. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 16 milliseconds on the MCM54102A.

A normal read, write, or read-write operation to the RAM will refresh all the bits (4096) associated with the particular row decoded. Three other methods of refresh, RAS-only refresh, CS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

 $\overline{\text{RAS}}$ -only refresh consists of $\overline{\text{RAS}}$ transition to active, latching the row address to be refreshed, while $\overline{\text{CS}}$ remains high (V_{IH}) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CS Before RAS Refresh

CS before RAS refresh is enabled by bringing CS active before RAS. This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh). \overline{W} must be inactive for time t_{WRP} before and time t_{WRH} after \overline{RAS} active transition to prevent switching the device into test mode.

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding \overline{CS} active the end of a read or write cycle, while \overline{RAS} cycles inactive for t_{RP} and back to active, starts the hidden refresh. This is essentially the execution of a \overline{CS} before \overline{RAS} refresh from a cycle in progress (see Figure 1). \overline{W} is subject to the same conditions with respect to \overline{RAS} active transition (to prevent test mode cycle) as in \overline{CS} before \overline{RAS} refresh.

CS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a $\overline{\text{CS}}$ before $\overline{\text{RAS}}$ refresh counter test. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 1024 cycles, as indicated by the check data written in each row. See $\overline{\text{CS}}$ before $\overline{\text{RAS}}$ refresh counter test cycle timing diagram

The test can be performed after a minimum of 8 $\overline{\textbf{CS}}$ before $\overline{\textbf{RAS}}$ initialization cycles. Test procedure:

- 1. Write "0"s into all memory cells with normal write mode.
- Select a column address, read "0" out and write "1" into the cell by performing the CS before RAS refresh counter test, read-write cycle. Repeat this operation 1024 times
- Read the "1"s which were written in step 2 in normal read mode.
- Using the same starting column address as in step 2, read "1" out and write "0" into the cell by performing the CS before RAS refresh counter test, read-write cycle. Repeat this operation 1024 times.
- Read "0" which were written in step 4 in normal read mode.
- 6. Repeat steps 1 to 5 using complement data.




Figure 1. Hidden Refresh Cycle

TEST MODE

The internal organization of this device (512×8) allows it to be tested as if it were a $512K \times 1$ DRAM. Nineteen of the twenty-two addresses are used when operating the device in test mode. Row address A10, and column addresses A0 and A10 are ignored by the device in test mode. A test mode cycle reads and/or writes data to a bit in each of eight 512K blocks (B0–B7) in parallel. External data out is determined by the

internal test mode logic of the device. See following truth table and test mode block diagram.

and test mode block diagram.

W, CS before RAS timing puts the device in "Test Mode", as shown in the test mode timing diagram. A "CS before RAS" refresh cycle or a "RAS only" refresh cycle puts the device back in normal mode. Refresh is performed in test mode by using a "W, CS before RAS" refresh cycle which uses the internal refresh address counter.

TEST MODE TRUTH TABLE

D	B0	B1	B2	B3	B4	B5	B6	B7	Q
0	0	0	0	0	0	0	0	0	1
1	1	1	1	1	1	1	1	1	1
— Any Other									0

TEST MODE AC OPERATING CONDITIONS AND CHARACTERISTICS


($V_{CC} = 5.0 \text{ V} \pm 10\%$, $T_A = 0 \text{ to } 70^{\circ}\text{C}$, Unless Otherwise Noted)

READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)


	Symt	Symbol		54102A-60		54102A-70		54102A-80		
Parameter	Std.	Alt.	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	[†] RELREL	^t RC	115	_	135	_	155	_	ns	5
Static Column Mode Cycle Time	†AVAV	tsc	40	_	45	T -	50	_	ns	
Access Time from RAS	tRELQV	†RAC	_	65	_	75	_	85	ns	6, 7
Access Time from CS	tCELQV	tCAC	_	25	_	25	_	25	ns	6, 8
Access Time from Column Address	tAVQV	†AA	_	35	_	40	_	45	ns	6, 9
RAS Pulse Width	†RELREH	tRAS	65	10 k	75	10 k	85	10 k	ns	
RAS Pulse Width (Static Column Mode)	· ^t RELREH	tRASC	65	200 k	75	200 k	85	200 k	ns	
RAS Hold Time	tCELREH	tRSH	25	I —	25	_	25	_	ns	
CS Hold Time	†RELCEH	tcsH	65	T —	75	_	85	_	ns	
CS Pulse Width	^t CELCEH	tcs	25	10 k	25	10 k	25	10 k	ns	
CS Pulse Width (Static Column Mode)	†CELCEH	tosc	25	200 k	25	200 k	25	200 k	ns	
Column Address to RAS Lead Time	tAVREH	†RAL	35	_	40	_	45	_	ns	

- 1. VIH min and VIL max are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 μs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- 4. AC measurements t_T = 5.0 ns.
- The specification for t_{RC} (min) is used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is ensured.
- Measured with a current load equivalent to 2 TTL (– 200 μA, + 4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- Assumes that t_{BCD} ≤ t_{BCD} (max).
- 8. Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- Assumes that t_{RAD} ≥ t_{RAD} (max).


$\overline{W}, \overline{CS}$ BEFORE \overline{RAS} REFRESH CYCLE (TEST MODE ENTRY) (D and A0-A10 are Don't Care)




TEST MODE - READ CYCLE




TEST MODE - EARLY WRITE CYCLE




TEST MODE - STATIC COLUMN MODE READ CYCLE




TEST MODE - STATIC COLUMN MODE EARLY WRITE CYCLE (A)




TEST MODE - STATIC COLUMN MODE EARLY WRITE CYCLE (B)



TEST MODE BLOCK DIAGRAM



ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers— MCM54102AN60 MCM54102AN60R2 MCM54102AZ60 MCM54102AN70R2 MCM54102AZ70 MCM54102AN80R2 MCM54102AN80R2 MCM54102AN10R2 MCM54102AZ10 MCM54102AZ10

2

Product Preview

256K x 16 CMOS Dynamic RAM Fast Page Mode – 1 CAS, 2 Write Enables

The MCM54170B is a 0.6μ CMOS high-speed, dynamic random access memory. It is organized as 262,144 sixteen-bit words and fabricated with CMOS silicon-gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost.

The MCM54170B requires only 10 address lines; row and column address inputs are multiplexed. The device is packaged in a standard 400-mil SOJ plastic package, a 100-mil zig-zag in-line package (ZIP), and a 400-mil thin-small-outline-package (TSOP).

- Three-State Data Output
- Fast Page Mode
- TTL-Compatible Inputs and Outputs
- RAS Only Refresh
- CAS Before RAS Refresh
- · Hidden Refresh
- Self Refresh (MCM5V4170B only)
- 1024 Cycle Refresh:

MCM54170B = 16 ms MCM5L4170B and MCM5V4170B = 128 ms

Fast Access Time (t_{RAC})

MCM54170B-70, MCM5L4170B-70, and MCM5V4170B-70 = 70 ns (Max) MCM54170B-80, MCM5L4170B-80, and MCM5V4170B-80 = 80 ns (Max) MCM54170B-10, MCM5L4170B-10, and MCM5V4170B-10 = 100 ns (Max)

• Low Active Power Dissipation:

MCM54170B-70, MCM5L4170B-70, and MCM5V4170B-70 = 385 mW (Max) MCM54170B-80, MCM5L4170B-80, and MCM5V4170B-80 = 330 mW (Max) MCM54170B-10, MCM5L4170B-10, and MCM5V4170B-10 = 303 mW (Max)

Low Standby Power Dissipation:

MCM54170B, MCM5L4170B, and MCM5V4170B = 5.5 mW (Max, TTL Levels)

• Battery Backup Power Dissipation:

MCM5L4170B = 1.7 mW (Max, battery backup mode, t_{RC} =125 μs)

· Self Refresh Power Dissipation:

MCM5V4170B = 1.1 mW (Max, self refresh mode)

MCM54170B MCM5L4170B MCM5V4170B

This document contains information on a new product. Specifications and information herein are subject to change without notice

PIN ASSIGNMENTS - MCM54170B

VCC [D00 [D01 [D02 [D03 [D04 [D05 [D05 [D05 [MC [MC [MC [A1 [A2 [A3 [A4 [A4 [A5	2 3 3 3 4 3 3 4 5 5 6 6 3 3 7 8 9 3 3 11 12 2 2 13 2 2 11 15 16 2 2 17 18 2 2 19 19 2 2 19	39 38 37 36 35 34 32 31 32 31 32 31 32 32 33 43 32 32 32 33 44 33 32 32 34 34 34 34 34 34 34 34 34 34 34 34 34	DQ8 DQ10 DQ15 VSS DQ15 DQ14 DQ13 DQ15 DQ12 VCC VSS DQ1 DQ11 DQ3 DQ11 DQ3 DQ10 DQ4 DQ9 DQ6 DQ8 NC	7 9 11 13 15 17 19 21 23 25 27 29 31 33 35	2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 38	DQ9 DQ11 DQ12 DQ14 VSS DQ0 DQ2 VCC DQ5 DQ7 TW RAS A0 A2 VCC A4 A6 A8R	A1 [2 3 4 5 6 7 8 9 10 13 14 15 16 17 18 19 20	43 42 41 40 39 38 37 36 35 32 31 30 29 28 27 26 25		A8R A7 A6 A5
1	19 2	22	[37				20 21	25 24		
										•	

256K X 16 DRAM 40-Pin 400-mil SOJ 256K X 16 DRAM 40-Pin 475-mil ZIP 256K X 16 DRAM 40/44-Pin 400-mil TSOP

PIN NAMES						
A0-A7, A8R, A9R Address Input DQ0-DQ15 Data Input/Output LW, UW Read/Write Enable RAS Row Address Strobe CAS Column Address Strobe	VCC Power Supply (+ 5 V) VSS Ground NC No Connection G Output Enable					

2

Product Preview

256K x 18 CMOS Dynamic RAM Fast Page Mode – 1 CAS, 2 Write Enables

The MCM54190B is a 0.6μ CMOS high-speed, dynamic random access memory. It is organized as 262,144 eighteen-bit words and fabricated with CMOS silicon-gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost.

The MCM54190B requires only 10 address lines; row and column address inputs are multiplexed. The device is packaged in a standard 400-mil SOJ plastic package, a 100-mil zig-zag in-line package (ZIP), and a 400-mil thin-small-outline-package (TSOP).

- · Three-State Data Output
- Fast Page Mode
- TTL-Compatible Inputs and Outputs
- RAS Only Refresh
- CAS Before RAS Refresh
- · Hidden Refresh
- Self Refresh (MCM5V4190B only)
- 1024 Cycle Refresh:

MCM54190B = 16 ms MCM5L4190B and MCM5V4190B = 128 ms

• Fast Access Time (t_{RAC})

MCM54190B -70, MCM5L4190B -70, and MCM5V4190B -70 = 70 ns (Max) MCM54190B - 80, MCM5L4190B - 80, and MCM5V4190B - 80 = 80 ns (Max) MCM54190B -10, MCM5L4190B -10, and MCM5V4190B -10 = 100 ns (Max)

Low Active Power Dissipation:

MCM54190B -70, MCM5L4190B -70, and MCM5V4190B -70 = 385 mW (Max) MCM54190B - 80, MCM5L4190B - 80, and MCM5V4190B - 80 = 330 mW (Max) MCM54190B -10, MCM5L4190B -10, and MCM5V4190B -10 = 303 mW (Max)

Low Standby Power Dissipation:

MCM54190B, MCM5L4190B, and MCM5V4190B = 5.5 mW (Max, TTL Levels)

Battery Backup Power Dissipation:

MCM5L4190B = 1.7 mW (Max, battery backup mode, t_{RC} =125 μ s)

• Self Refresh Power Dissipation:

MCM5V4190B = 1.1 mW (Max, self refresh mode)

MCM54190B MCM5L4190B MCM5V4190B

This document contains information on a new product. Specifications and information herein are subject to change without notice.

PIN ASSIGNMENTS - MCM54190B

256K X 18 DRAM 40-Pin 400-mil SOJ 256K X 18 DRAM 40-Pin 475-mil ZIP 256K X 18 DRAM 40/44-Pin 400-mil TSOP

PIN NAMES							
A0-A7, A8R, A9R Address Input DQ0-DQ17 Data Input/Output LW, UW Read/Write Enable RAS Row Address Strobe CAS Column Address Strobe	VCC Power Supply (+ 5 V) VSS Ground NC No Connection G Output Enable						

2

Product Preview

256K x 16 CMOS Dynamic RAM Fast Page Mode – 2 CAS, 1 Write Enable

The MCM54260B is a 0.6μ CMOS high-speed, dynamic random access memory. It is organized as 262,144 sixteen-bit words and fabricated with CMOS silicon-gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost.

The MCM54260B requires only 9 address lines; row and column address inputs are multiplexed. The device is packaged in a standard 400-mil SOJ plastic package, a 100-mil zig-zag in-line package (ZIP), and a 400-mil thin-small-outline-package (TSOP).

- · Three-State Data Output
- Fast Page Mode
- · TTL-Compatible Inputs and Outputs
- RAS Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- Self Refresh (MCM5V4260B only)
- 512 Cycle Refresh:

MCM54260B = 8 ms MCM5L4260B and MCM5V4260B = 64 ms

• Fast Access Time (tRAC)

MCM54260B -70, MCM5L4260B -70, and MCM5V4260B -70 = 70 ns (Max) MCM54260B - 80, MCM5L4260B - 80, and MCM5V4260B - 80 = 80 ns (Max) MCM54260B -10, MCM5L4260B -10, and MCM5V4260B -10 = 100 ns (Max)

• Low Active Power Dissipation:

MCM54260B -70, MCM5L4260B -70, and MCM5V4260B -70 = 550 mW (Max) MCM54260B - 80, MCM5L4260B - 80, and MCM5V4260B - 80 = 468 mW (Max) MCM54260B -10, MCM5L4260B -10, and MCM5V4260B -10 = 413 mW (Max)

- Low Standby Power Dissipation:
 - MCM54260B, MCM5L4260B, and MCM5V4260B = 5.5 mW (Max, TTL Levels)
- Battery Backup Power Dissipation:

MCM5L4260B = 1.7 mW (Max, battery backup mode, t_{RC} =125 μ s)

• Self Refresh Power Dissipation:

MCM5V4260B = 1.1 mW (Max, self refresh mode)

MCM54260B MCM5L4260B MCM5V4260B

This document contains information on a new product. Specifications and information herein are subject to change without notice.

PIN ASSIGNMENTS - MCM54260B

				DQ8	1			_		\neg	_
Г			1	DQ10	3	_2	DQ9	V _{CC} [1	44	I v _{ss}
v _{cc} [1	40	D v _{SS}		5	_4_	DQ11	DQ0 [2	43	DQ15
DQ0 [2	39	DQ15	V _{SS}		_6	DQ12	DQ1	3	42	DQ14
DQ1 [3	38	DQ14	DQ13		8	DQ14	DQ2	4	41	D Q13
DQ2	4	37	DQ13	DQ15	9	10		DQ3	5	40	DQ12
DQ3 [5	36	DQ12	VCC	11		VSS	V _{CC} [6	39	J v _{SS}
v _{cc} d	6	35	b v _{SS}	DQ1	13	12	DQ0	DQ4		38	DQ11
DQ4	7	34	DQ11	DQ3	15	14	DQ2	DQ5 [8	37	DQ10
DQ5 [8	33	DQ10	DQ4	17	16	Vcc	DQ6	9	36	DQ9
DQ6	9	32	DQ9	DQ6	19	18	DQ5	DQ7 [10	35	DQ8
DQ7	10	31	DQ8	NC	21	20	DQ7				
NC [11	30	NC NC	ŪW	23	22	NC				
NC [12	29	D LCAS		25	24	RAS	NC [13	32	NC
₩d	13	28	UCAS	NC		26	A0	NC [14	31	CAS
RAS [14	27	p <u>G</u>	A1	27	28	A2	W [15	30	UCAS
NC [15	26	A8	А3	29	30	Vcc	RAS [16	29] G
A0 🛚	16	25	þ A7	V_{SS}	31	32		NC [17	28	3A E
A1 [17	24	A6	A5	33		A4	A0 [18	27	3 A7
A2 🛭	18	23	A5	A 7	35	34	A6	A1 [19	26	A 6
АЗ [19	22	þ 🗚	ŌĒ	37	36	A8	A2 [20	25	A5
v _{cc} c	20	21	v _{ss}	LCAS	39	38	UCAS	A3 [21	24	A4
į			J	LOAG		40	NC	V _{CC} [22	23	J v _{ss}
					I	l	I			-	

256K X 16 DRAM 40-Pin 400-mil SOJ 256K X 16 DRAM 40-Pin 475-mil ZIP 256K X 16 DRAM 40/44-Pin 400-mil TSOP

PIN NAMES							
A0-A8 Address Input DQ0-DQ15 Data Input/Output W Read/Write Enable RAS Row Address Strobe LCAS,UCAS Column Address Strobe	VCC Power Supply (+ 5 V) VSS Ground NC No Connection G Output Enable						

2

Product Preview

256K x 18 CMOS Dynamic RAM Fast Page Mode – 2 CAS, 1 Write Enable

The MCM54280B is a 0.6 μ CMOS high-speed, dynamic random access memory. It is organized as 262,144 eighteen-bit words and fabricated with CMOS silicon-gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost.

The MCM54280B requires only 9 address lines; row and column address inputs are multiplexed. The device is packaged in a standard 400-mil SOJ plastic package, a 100-mil zig-zag in-line package (ZIP), and a 400-mil thin-small-outline-package (TSOP).

- · Three-State Data Output
- Fast Page Mode
- TTL-Compatible Inputs and Outputs
- RAS Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- Self Refresh (MCM5V4280B only)
- 512 Cycle Refresh:

MCM54280B = 8 ms MCM5L4280B and MCM5V4280B = 64 ms

• Fast Access Time (t_{RAC})

MCM54280B -70, MCM5L4280B -70, and MCM5V4280B -70 = 70 ns (Max) MCM54280B - 80, MCM5L4280B - 80, and MCM5V4280B - 80 = 80 ns (Max) MCM54280B -10, MCM5L4280B -10, and MCM5V4280B -10 = 100 ns (Max)

• Low Active Power Dissipation:

MCM54280B -70, MCM5L4280B -70, and MCM5V4280B -70 = 550 mW (Max) MCM54280B - 80, MCM5L4280B - 80, and MCM5V4280B - 80 = 468 mW (Max) MCM54280B -10, MCM5L4280B -10, and MCM5V4280B -10 = 413 mW (Max)

• Low Standby Power Dissipation:

MCM54280B, MCM5L4280B, and MCM5V4280B = 5.5 mW (Max, TTL Levels)

· Battery Backup Power Dissipation:

MCM5L4280B = 1.7 mW (Max, battery backup mode, t_{RC} =125 μ s)

• Self Refresh Power Dissipation:

MCM5V4280B = 1.1 mW (Max, self refresh mode)

MCM54280B MCM5L4280B MCM5V4280B

This document contains information on a new product. Specifications and information herein are subject to change without notice.

PIN ASSIGNMENTS - MCM54280B

			DQ10	1.		DO44			L
			DQ12	3	_2	DQ11	v _{CC} q		l v _{SS}
v _{CC} [1	40 D V _{SS}			-4	DQ13	DQ0 🛭	2 43	DQ17
DQ0 🛭	2	39 🛭 DQ			6	DQ14	DQ1 [3 42	DQ16
DQ1	3	38 🕽 DQ			8	DQ16	DQ2 [4 41	DQ15
DQ2	4	37 DQ	15 DQ17		10	VSS	DQ3 [5 40	DQ14
DQ3 🛛	5	36 DQ	14 V _{CC}	11	12	DQ0	v _{cc} [6 39	v _{SS}
v _{cc} q	6	35 D V _S	DQ1	13	12	l	DQ4 [7 38	DQ13
DQ4	7	34 j DQ	13 DQ3	15	14	DQ2	DQ5[8 37	DQ12
DQ5	8	33 DQ	12 DQ4		16	VCC	DQ6[9 36	DQ11
DQ6	9	32 DQ	11 DQ6	19	18	DQ5	DQ7 [10 35	DQ10
DQ7 [10	31 DQ			20	DQ7			
DQ8 [11	30 DQ	9 W	23	22	NC			
NC 🛚	12	29 D LC/	IS	25	24	RAS	DQ8[13 32	DQ9
₩D	13	28 D UC/		27	26	A0	NC [LCAS
RAS	14	27 🗖 🖫	A1		28	A2	₩D		UCAS
NC [15	26 A8	A3	29	30	v _{cc}	RAS	16 29	ŪĞ
A0 🛭	16	25 A7	V _{SS}	31	32	A4	NC [17 28	1 A8
A1 [17	24 🕽 A6	A5	33			A0 [18 27	A7
A2 🛭	18	23 A5	A7	35	34	A6	A1 [19 26	A6
АЗ 🛚	19	22] A4	G	37	36	A8	A2 [20 25	A5
v _{cc} q	20	21 1 V _S S		39	38	UCAS	A3 [21 24) A4
1	L		LOAG		40	DQ9	v _{CC} [22 23) v _{SS}
					<u> </u>	J		1	J

256K X 18 DRAM 40-Pin 400-mil SOJ 256K X 18 DRAM 40-Pin 475-mil ZIP 256K X 18 DRAM 40/44-Pin 400-mil TSOP

PIN NAMES							
A0-A8 Address Input DQ0-DQ17 Data Input/Output W Read/Write Enable RAS Row Address Strobe LCAS, UCAS Column Address Strobe	V _{CC} Power Supply (+ 5 V) V _{SS}						

2

Advance Information

1M x 4 CMOS Dynamic RAM

Fast Page Mode

The MCM54400A is a 0.7μ CMOS high-speed, dynamic random access memory. It is organized as 1,048,576 four-bit words and fabricated with CMOS silicon-gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost.

The MCM54400A requires only 10 address lines; row and column address inputs are multiplexed. The device is packaged in a standard 300 J-lead small outline package, and a 100-mil zig-zag in-line package (ZIP).


- Three-State Data Output
- Fast Page Mode
- Test Mode
- TTL-Compatible Inputs and Outputs
- RAS Only Refresh
- CAS Before RAS Refresh
- · Hidden Refresh
- 1024 Cycle Refresh: MCM54400A = 16 ms MCM5L4400A = 128 ms
- Fast Access Time (t_{RAC})
 MCM54400A-60 and MCM5L4400A-60 = 60 ns (Max)
 MCM54400A-70 and MCM5L4400A-70 = 70 ns (Max)
 MCM54400A-80 and MCM5L4400A-80 = 80 ns (Max)
- Low Active Power Dissipation:

MCM54400A-60 and MCM5L4400A-60 = 660 mW (Max) MCM54400A-70 and MCM5L4400A-70 = 550 mW (Max) MCM54400A-80 and MCM5L4400A-80 = 468 mW (Max)

 Low Standby Power Dissipation: MCM54400A and MCM5L4400A = 11 mW (Max, TTL Levels) MCM54400A = 5.5 mW (Max, CMOS Levels)


MCM5L4400A = 1.1 mW (Max, CMOS Levels)

MCM54400A MCM5L4400A




PIN NAMES						
A0-A9 DQ0-DQ3 G RAS Rr CAS Colul VCC Po VSS	Data Input/Output Output Enable Read/Write Enable by Address Strobe an Address Strobe wer Supply (+ 5 V)					

PIN ASSIGNMENT



This document contains information on a new product. Specifications and information herein are subject to change without notice.



ABSOLUTE MAXIMUM RATING (See Note)

ADSOLUTE WAXINGWI HATING (See Note)			
Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	1 to +7	٧
Voltage Relative to V _{SS} for Any Pin Except V _{CC}	V _{in} , V _{out}	-1 to +7	٧
Data Out Current	lout	50	mA
Power Dissipation	P_{D}	700	mW
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T _{sta}	- 55 to +150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERAT-ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = $5.0 \text{ V} \pm 10\%$, T_A = $0 \text{ to } 70^{\circ}\text{C}$, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.0	V	1
	V _{SS}	0	0	0	1	
Logic High Voltage, All Inputs	V _{IH}	2.4	_	6.5	٧	1
Logic Low Voltage, All Inputs	V _{IL}	-1.0	_	0.8	V	1

DC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current	I _{CC1}			mA	2, 3
MCM54400A-60 and MCM5L4400A-60, t _{RC} = 110 ns		_	120		
MCM54400A-70 and MCM5L4400A-70, t _{RC} = 130 ns			100		
MCM54400A-80 and MCM5L4400A-80, t _{RC} = 150 ns		_	85		
V _{CC} Power Supply Current (Standby) (RAS=CAS=V _{IH})	I _{CC2}	_	2.0	mA	
V _{CC} Power Supply Current During RAS Only Refresh Cycles (CAS = V _{IH})	I _{CC3}			mA	2, 3
MCM54400A-60 and MCM5L4400A-60, t _{RC} = 110 ns		_	120		
MCM54400A-70 and MCM5L4400A-70, t _{RC} = 130 ns			100		
MCM54400A-80 and MCM5L4400A-80, t _{RC} = 150 ns		_	85		
V _{CC} Power Supply Current During Fast Page Mode Cycle (RAS = V _{IL})	ICC4			mA	2, 3
MCM54400A-60 and MCM5L4400A-60, t _{PC} = 45 ns	1	_	70		
MCM54400A-70 and MCM5L4400A-70, t _{PC} = 45 ns			70		
MCM54400A-80 and MCM5L4400A-80, tpC = 50 ns		_	60		
V _{CC} Power Supply Current (Standby) (RAS = CAS = V _{CC} – 0.2 V)	ICC5				
MCM54400A		_	1.0	mA	
MCM5L4400A		_	200	μΑ	
V _{CC} Power Supply Current During CAS Before RAS Refresh Cycle	ICC6			mA	2
MCM54400A-60 and MCM5L4400A-60, t _{RC} = 110 ns		_	120		1
MCM54400A-70 and MCM5L4400A-70, t _{RC} = 130 ns		_	100		
MCM54400A-80 and MCM5L4400A-80, t _{RC} = 150 ns			85		
V _{CC} Power Supply Current, Battery Backup Mode—MCM5L4400A Only	ICC7		300	μА	2, 4
$(t_{RC} = 125 \mu s; \overline{CAS} = \overline{CAS} Before \overline{RAS} Cycling or 0.2 V; \overline{G}, \overline{W} = V_{CC} - 0.2 V;$				1	
$A0-A9 = V_{CC} - 0.2 \text{ V or } 0.2 \text{ V}; DQ0-DQ3 = V_{CC} - 0.2 \text{ V or } 0.2 \text{ V or } OPEN;$				ì	
$t_{RAS} = Min \text{ to } 1\mu s)$					
Input Leakage Current (0 V ≤ V _{in} ≤ 6.5 V)	l _{lkg(l)}	-10	10	μΑ	
Output Leakage Current (CAS = V _{IH} , 0 V ≤ V _{out} ≤ 5.5 V)	lkg(O)	-10	10	μА	
Output High Voltage (IOH = - 5 mA)	V _{OH}	2.4		V	
Output Low Voltage (I _{OL} = 4.2 mA)	V _{OL}		0.4	V	

CAPACITANCE (f = 1.0 MHz, T_A = 25°C, V_{CC} = 5 V, Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Max	Unit	Notes	
Input Capacitance	A0-A9	C _{in}	5	pF	5
	\overline{G} , \overline{RAS} , \overline{CAS} , \overline{W}		7		
I/O Capacitance (CAS = VIH to Disable Output)	DQ0-DQ3	CI/O	7	pF	5

- All voltages referenced to V_{SS}.
 Current is a function of cycle rate and output loading; maximum currents are specified cycle time (minimum) with the output open.
- Column address can be changed once or less while RAS = V_{IL} and CAS = V_{IH}.
 t_{RAS} (max) = 1 µs is only applied to refresh of battery-back up. t_{RAS} (max) = 10 µs is applied to functional operating.
 Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: C = IΔt/ΔV.

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V ±10%, T_A = 0 to 70°C, Unless Otherwise Noted)

READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Symi	ool	54400A-60 54400A-70 5L4400A-60 5L4400A-70			0A-80 0A-80				
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	†RELREL	tRC	110	_	130	-	150	_	ns	5
Read-Write Cycle Time	tRELREL	tRWC	165		185		205		ns	5
Fast Page Mode Cycle Time	†CELCEL	tPC	45	_	45		50	_	ns	
Fast Page Mode Read-Write Cycle Time	tCELCEL	^t PRWC	95		100		105	_	ns	
Access Time from RAS	tRELQV	^t RAC	_	60	_	70	_	80	ns	6, 7
Access Time from CAS	tCELQV	tCAC	_	20	_	20		20	ns	6, 8
Access Time from Column Address	†AVQV	†AA	_	30	_	35	_	40	ns	6, 9
Access Time from Precharge CAS	tCEHQV	tCPA	_	40	_	40	_	45	ns	6
CAS to Output in Low-Z	†CELQX	tCLZ	0	_	0	_	0	_	ns	6
Output Buffer and Turn-Off Delay	tCEHQZ	^t OFF	0	20	0	20	0	20	ns	10
Transition Time (Rise and Fall)	t _T	t _T	3	50	3	50	3	50	ns	
RAS Precharge Time	tREHREL	tRP	40	_	50	_	60	_	ns	
RAS Pulse Width	t _{RELREH}	t _{RAS}	60	10 k	70	10 k	80	10 k	ns	
RAS Pulse Width (Fast Page Mode)	tRELREH	†RASP	60	200 k	70	200 k	80	200 k	ns	
RAS Hold Time	tCELREH	tRSH	20	_	20		20		ns	i
CAS Hold Time	^t RELCEH	tCSH	60	_	70	-	80	_	ns	
CAS Precharge to RAS Hold Time	^t CEHREH	†RHCP	40	_	40		45	_	ns	
CAS Pulse Width	†CELCEH	tCAS	20	10 k	20	10 k	20	10 k	ns	
RAS to CAS Delay Time	†RELCEL	tRCD	20	40	20	50	20	60	ns	11
RAS to Column Address Delay Time	t _{RELAV}	tRAD	15	30	15	35	15	40	ns	12
CAS to RAS Precharge Time	^t CEHREL	tCRP	5	_	5	_	5	_	ns	
CAS Precharge Time	tCEHCEL	t _{CP}	10		10		10		ns	ontinued)

(continued)

- 1. V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
- 2. An initial pause of 200 μs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- 4. AC measurements t_T = 5.0 ns.
- 5. The specifications for t_{RC} (min) and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
- 6. Measured with a current load equivalent to 2 TTL (- 200 μA, + 4 mA) loads and 100 pF with the data output trip points set at VOH = 2.0 V and $V_{OL} = 0.8 V$.
- Assumes that t_{BCD} ≤ t_{BCD} (max).
- 8. Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- Assumes that t_{IAD} ≥ t_{IAD} (max).
 t_{OFF} (max) and/or t_{GZ} (max) define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- 12. Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA}.

READ, WRITE, AND READ-WRITE CYCLES (Continued)


	Symi	bol	54400A-60 5L4400A-60							
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Row Address Setup Time	tAVREL	†ASR	0		0	-	0	_	ns	
Row Address Hold Time	tRELAX.	^t RAH	10	_	10	_	10	_	ns	
Column Address Setup Time	†AVCEL	tASC	0	_	0	· —	0	_	ns	
Column Address Hold Time	†CELAX	^t CAH	15	_	15	—	15	_	ns	
Column Address to RAS Lead Time	†AVREH	†RAL	30	_	35	_	40	_	ns	
Read Command Setup Time	tWHCEL	tRCS	0	_	0	_	0	_	ns	
Read Command Hold Time Referenced to CAS	tCEHWX	^t RCH	0	_	0	_	0	_	ns	13
Read Command Hold Time Referenced to RAS	^t REHWX	^t RRH	0	_	0	_	0	-	ns	13
Write Command Hold Time Referenced to CAS	tCELWH	twcH	10	_	15	_	15	_	ns	
Write Command Pulse Width	twLwH	twp	10	_	15	_	15	_	ns	
Write Command to RAS Lead Time	twlreh	t _{RWL}	20	_	20	_	20	_	ns	
Write Command to CAS Lead Time	tWLCEH	tCWL	20	_	20	_	20	_	ns	
Data in Setup Time	†DVCEL	tDS	0	_	0	_	0	_	ns	14
Data in Hold Time	†CELDX	t _{DH}	15	_	15	_	15	_	ns	14
Refresh Period MCM54400A MCM5L4400A	[†] RVRV	tRFSH	_	16 128	_	16 128	_	16 128	ms	,
Write Command Setup Time	†WLCEL	twcs	0	_	0	_	0	T -	ns	15
CAS to Write Delay	tCELWL	tCWD	50	I -	50		50	_	ns	15
RAS to Write Delay	†RELWL	tRWD	90	I -	100		110	I —	ns	15
Column Address to Write Delay Time	†AVWL	tAWD	60	_	65	_	70		ns	15
CAS Precharge to Write Delay Time (Page Mode)	tCEHWL	tCPWD	70	_	70	_	75	-	ns	15
CAS Setup Time for CAS Before RAS Refresh	^t RELCEL	tCSR	5	_	5	_	5	_	ns	
CAS Hold Time for CAS Before RAS Refresh	^t RELCEH	^t CHR	15	_	15	_	15	_	ns	
RAS Precharge to CAS Active Time	†REHCEL	tRPC	. 0	_	0	_	0		ns	
CAS Precharge Time for CAS Before RAS Counter Time	†CEHCEL	†CPT	30	_	40	_	40	_	ns	
RAS Hold Time Referenced to G	^t GLREH	t _{ROH}	10	_	10		10		ns	
G Access Time	tGLQV	t _{GA}		20		20	_	20	ns	
G to Data Delay	tGLHDX	tGD	20		20	_	20	_	ns	
Output Buffer Turn-Off Delay Time from $\overline{\mathbf{G}}$	^t GHQZ	tGZ	0	20	0	20	0	20	ns	10 continued

(continued)

<sup>Ither t_{RRH} or t_{RCH} must be satisfied for a read cycle.
13. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
14. These parameters are referenced to CAS leading edge in early write cycles and to W leading edge in late write or read-write cycles.
15. t_{WCS}: t_{RWD}, t_{CWD}, t_{AWD}, and t_{CPWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t_{CWD} ≥ t_{CWD} (min), t_{RWD} ≥ t_{RWD} (min), t_{RWD} ≥ t_{AWD} (min), and t_{CPWD} ≥ t_{CPWD} (min) (page mode), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition</sup> of the data out (at access time) is indeterminate.

READ, WRITE, AND READ-WRITE CYCLES (Continued)


	Symbol		54400A-60 5L4400A-60		54400A-70 5L4400A-70		54400A-80 5L4400A-80			
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
G Command Hold Time	tWLGL	^t GH	20	_	20	_	20	_	ns	
Write Command Setup Time (Test Mode)	tWLREL	twrs	10	_	10	_	10	_	ns	
Write Command Hold Time (Test Mode)	^t RELWH	twTH	10	_	10	_	10	_	ns	
Write to RAS Precharge Time (CAS Before RAS Refresh)	tWHREL	twrp	10	_	10	_	10	_	ns	
Write to RAS Hold Time (CAS Before RAS Refresh)	tRELWL	twr	10	_	10	_	10		ns	




G CONTROLLED WRITE CYCLE - t_{RP} - t RAS t CRP -^tRCD - t_{RSH} -t CRP t RAL - t CAH t RAH-ROW ADDRESS COLUMN ADDRESS –^t CWL – ^t RWL t DH -- t DS $\begin{array}{cc} v_{IH} - \\ v_{IL} - \end{array}$ VALID DATA IN **READ-WRITE CYCLE** -- t RWC - tras -- ^t CSH -- ^tRCD -- t RSH ^tCRP -†CRP $\begin{array}{cc} & v_{IH} - \\ \hline \text{CAS} & v_{IL} - \end{array}$ - tcas -→ t_{ASC} → t RAH ADDRESSES V_{IH} - 7 ROW ADDRESS COLUMN ADDRESS ← TRAD → -t cwD t RWL $\overline{w} \begin{array}{c} v_{IH} - \\ v_{IL} - \end{array}$ -^tGA ⊢^tGD → CAC t RAC - t_{DS} t GZ --tDH → $_{\rm DQ0-DQ3} {\rm V_{IH}} \ {\rm /V_{OH}} - \\ {\rm V_{IL}} \ {\rm /V_{OL}} - \\$ DATA OUT t_{CLZ} -

FAST PAGE MODE READ CYCLE - ^trasp t RHCP t CRP -t_{RSH} - t_{RCD} **-**-^tCP-- t_{CRP} ^tCAS ⊷^trad⊸ RAL - ^t CAH -¹ CAH ^tASC ADDRESSES V_{IH} -COLUMN ADDRESS COLUMN COLUMN -t RCS -t RCS -t RCS t RCHtRCH -^t RRH AA —→ ^tGA → t_{GA} **⋖**-^tCAC→ <-¹CAC → t OFF -RAC t OFF **⋖**–^t OFF –^t GZ t GZ − t_{CLZ} --CLZtCLZ → VALID VALID DATA OUT VALID DQ0-DQ3 V_{OL} -DATA OUT DATA OUT


FAST PAGE MODE EARLY WRITE CYCLE




FAST PAGE MODE READ-WRITE CYCLE




RAS ONLY REFRESH CYCLE (W and G are Don't Care)




CAS BEFORE RAS REFRESH CYCLE (G and A0-A9 are Don't Care)




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (EARLY WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 16 milliseconds or 128 milliseconds in case of low power device with the device powered up), a wakeup sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The ten address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (RAS) and column address strobe (CAS), into two separate 10-bit address fields. A total of twenty address bits, ten rows and ten columns, will decode one of the 1,048,576 bit locations in the device. RAS active transition is followed by $\overline{\text{CAS}}$ active transition (active = V $_{\text{IL}}$, t $_{\text{RCD}}$ minimum) for all read or write cycles. The delay between RAS and $\overline{\text{CAS}}$ active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external $\overline{\text{CAS}}$ signal is ignored until an internal $\overline{\text{RAS}}$ signal is available. This "gate" feature on the external $\overline{\text{CAS}}$ clock enables the internal $\overline{\text{CAS}}$ line as soon as the row address hold time (t_{RAH}) specification is met (and defines t_{RCD} minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the $\overline{\text{CAS}}$ clock.

There are three other variations in addressing the 1M \times 4 RAM: $\overline{\text{RAS}}$ only refresh cycle, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle, and page mode. All three are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with four different cycles: "normal" random read cycle, page mode read cycle, read-write cycle, and page mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with \overline{RAS} and \overline{CAS} active transitions latching the desired bit location. The write (\overline{W}) input level must be high $(V_{IH}), t_{RCS}$ (minimum) before the \overline{CAS} active transition, to enable read mode.

Both the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. Both $\overline{\text{CAS}}$ and output enable ($\overline{\text{G}}$) control read access time: $\overline{\text{CAS}}$ must be active before or at t_{RCD} maximum and $\overline{\text{G}}$ must be active t_{RAC} - t_{GA} (both minimum) after $\overline{\text{RAS}}$ active transition to guarantee valid data out (Q) at t_{RAC} (access time from $\overline{\text{RAS}}$ active transition). If the t_{RCD} maximum is exceeded and/or $\overline{\text{G}}$ active transition does not occur in time, read access time is determined by either the $\overline{\text{CAS}}$ or $\overline{\text{G}}$ clock active transition (t_{CAC} or t_{GA}).

The RAS and CAS clocks must remain active for a minimum time of trans and transparent remain active for a minimum time of transparent remain high throughout the cycle, and for time transparent remains after RAS or CAS inactive transition, respectively, to maintain the data at that bit location. Once RAS transparent

tions to inactive, it must remain inactive for a minimum time of t_{RP} to precharge the internal device circuitry for the next active cycle. Q is valid, but not latched, as long as the \overline{CAS} and \overline{G} clocks are active. When either the \overline{CAS} or \overline{G} clock transitions to inactive, the output will switch to High Z (three-state) t_{OFF} or t_{GZ} after the inactive transition.

WRITE CYCLE

The user can write to the DRAM with any of four cycles: early write, late write, page mode early write, and page mode readwrite. Early and late write modes are discussed here, while page mode write operations are covered in a separate section.

 \bar{A} write cycle begins as described in ADDRESSING THE RAM. Write mode is enabled by the transition of \overline{W} to active (V_{IL}). Early and late write modes are distinguished by the active transition of \overline{W} , with respect to \overline{CAS} . Minimum active time t_{RAS} and t_{CAS}, and precharge time t_{RP} apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time t_{WCS} before \overline{CAS} active transition. Data in (D) is referenced to \overline{CAS} in an early write cycle. \overline{RAS} and \overline{CAS} clocks must stay active for t_{RWL} and t_{CWL} , respectively, after the start of the early write operation to complete the cycle.

Q remains in three-state condition throughout an early write cycle because \overline{W} active transition precedes or coincides with \overline{CAS} active transition, keeping data-out buffers and \overline{G} disabled.

A late write cycle (referred to as \overline{G} -controlled write) occurs when \overline{W} active transition is made after \overline{CAS} active transition. \overline{W} active transition could be delayed for almost 10 microseconds after \overline{CAS} active transition, $(t_{RCD} + t_{CWD} + t_{RWL} + 2t_T) \le t_{RAS}$, if other timing minimums $(t_{RCD}, t_{RWL}, \text{and } t_T)$ are maintained. D is referenced to \overline{W} active transition in a late write cycle. Output buffers are enabled by \overline{CAS} active transition but outputs are switched off by \overline{G} inactive transition, which is required to write to the device. Q may be indeterminate—see note 15 of ac operating conditions table. \overline{RAS} and \overline{CAS} must remain active for t_{RWL} and t_{CWL} , respectively, after \overline{W} active transition to complete the write cycle. \overline{G} must remain inactive for t_{GH} after \overline{W} active transition to complete the write cycle.

READ-WRITE CYCLE

A read-write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the WRITE CYCLE section, except $\overline{\mathbf{W}}$ must remain high for tCWD minimum after the CAS active transition, to guarantee valid Q before writing the bit.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 1024 column locations on a selected row of the 1M x 4 dynamic RAM. Read access time in page mode (t_{CAC}) is typically half the regular \overline{RAS} clock access time, t_{RAC} . Page mode operation consists of keeping \overline{RAS} active while toggling \overline{CAS} between V_{IH} and $\underline{V_{IL}}$. The row is latched by \overline{RAS} active transition, while each \overline{CAS} active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read, write, or read-write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, \overline{CAS} transitions to inactive for minimum t_{CP} , while \overline{RAS} remains low (V_{IL}). The section \overline{CAS} active transition while \overline{RAS} is low initiates the first page mode cycle (tp_C or tp_RWC). Either a read, write, or read-write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously

described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by t_{RASP}. Page mode operation is ended when RAS transitions to inactive, coincident with or following CAS inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the MCM54400A require refresh every 16 milliseconds, while refresh time for the MCM5L4400A is 128 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM54400A, and 124.8 microseconds for the MCM54400A are refresh of all 1024 rows consecutively, must be performed every 16 milliseconds on the MCM54400A and 128 milliseconds on the MCM514400A.

A normal read, write, or read-write operation to the RAM will refresh all the bits (4096) associated with the particular row decodes. Three other methods of refresh, RAS-only refresh, CAS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

 $\overline{\text{RAS}}$ -only refresh consists of $\overline{\text{RAS}}$ transition to active, latching the row address to be refreshed, while $\overline{\text{CAS}}$ remains high (V_{IH}) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CAS Before RAS Refresh

CAS before RAS refresh is enabled by bringing CAS active before RAS. This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in dur-

ing the previous cycle (hidden refresh). \overline{W} must be inactive for time t_{WRP} before and time t_{WRH} after \overline{RAS} active transition to prevent switching the device into a **test mode cycle**.

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding \overline{CAS} active at the end of a read or write cycle, while \overline{RAS} cycles inactive for t_{RP} and back to active, starts the hidden refresh. This is essentially the execution of a \overline{CAS} before \overline{RAS} refresh from a cycle in progress (see Figure 1). \overline{W} is subject to the same conditions with respect to \overline{RAS} active transition (to prevent test mode entry) as in \overline{CAS} before \overline{RAS} refresh.

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a CAS before RAS refresh counter test. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 1024 cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed after a minimum of eight **CAS** before **RAS** initialization cycles. Test procedure:

- 1. Write "0"s into all memory cells with normal write mode.
- Select a column address, read "0" out and write "1" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 1024 times.
- Read the "1"s which were written in step 2 in normal read mode.
- Using the same starting column address as in step 2, read "1" out and write "0" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 1024 times.
- Read "0"s which were written in step 4 in normal read mode.
- 6. Repeat steps 1 to 5 using complement data.




Figure 1. Hidden Refresh Cycle

TEST MODE

The internal organization of this device (512K x 8) allows it to be tested as if it were a 512K x 4 DRAM. Nineteen of the twenty addresses are used when operating the device in test mode. Column address A0 is ignored by the device in test mode. A test mode cycle reads and/or writes data to a bit in each of eight 512K blocks (B0–B7) in parallel. External data out is determined by the internal test mode logic of the device.

See following truth table and test mode block diagram.

W, CAS before RAS timing puts the device in "Test Mode" as shown in the test mode timing diagram. A CAS before RAS or a RAS only refresh cycle puts the device back into normal mode. Refresh is performed in test mode by using a W, CAS before RAS refresh cycle which uses internal refresh address counter.

TEST MODE TRUTH TABLE

D	B0, B1	B2, B3	B4, B5	B6, B7	Q
0	0	0	0	0	1
1	1	1	1	1	1
_		Any (ı Other	1	0

TEST MODE AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$


READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)


Parameter	Symbol		54400A-60 5L4400A-60		54400A-70 5L4400A-70		54400A-80 5L4400A-80		Unit	Notes
	Std	Alt	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	†RELREL	†RC	115	_	135	_	155	_	ns	5
Fast Page Mode Cycle Time	†CELCEL	tPC	50	_	50	_	55	T —	ns	
Access Time from RAS	t _{RELQV}	†RAC		65		75	_	85	ns	6, 7
Access Time from CAS	t _{CELQV}	tCAC	_	25		25	_	25	ns	6, 8
Access Time from Column Address	tAVQV	t _{AA}	_	35	_	40		45	ns	6, 9
Access Time from Precharge CAS	t _{CEHQV}	^t CPA		45	_	45	_	50	ns	6
RAS Pulse Width	tRELREH	tRAS	65	10 k	75	10 k	85	10 k	ns	
RAS Pulse Width (Fast Page Mode)	tRELREH	tRASP	65	200 k	75	200 k	85	200 k	ns	
RAS Hold Time	tCELREH	tRSH	25	_	25	_	25	_	ns	
CAS Hold Time	†RELCEH	tcsH	65	-	75	_	85	_	ns	
CAS Precharge to RAS Hold Time	†CEHREH	^t RHCP	45	. –	45	_	50		ns	
CAS Pulse Width	†CELCEH	tCAS	25	10 k	25	10 k	25	10 k	ns	
Column Address to RAS Lead Time	t _{AVREH}	†RAL	35	I -	40	_	45	-	ns	

NOTES:


- 1. V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL}.
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- AC measurements t_T = 5.0 ns.
- The specifications for t_{RC} (min) and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is ensured.
- Measured with a current load equivalent to 2 TTL (- 200 μA, + 4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- Assumes that t_{BCD} ≤ t_{BCD} (max).
- 8. Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- 9. Assumes that $t_{RAD} \ge t_{RAD}$ (max).

WRITE, CAS BEFORE RAS REFRESH CYCLE (TEST MODE ENTRY) (G and A0-A9 are Don't Care)






TEST MODE-EARLY WRITE CYCLE




MOTOROLA MEMORY DATA


TEST MODE-FAST PAGE MODE READ CYCLE $(\overline{G} = Low)$




TEST MODE-FAST PAGE MODE EARLY WRITE CYCLE



TEST MODE BLOCK DIAGRAM



ORDERING INFORMATION (Order by Full Part Number)



Advance Information

1M x 4 CMOS Dynamic RAM

Fast Page Mode Operating Temperature – 40°C to + 85°C

The MCM54400A is a 0.7μ CMOS high-speed, dynamic random access memory. It is organized as 1,048,576 four-bit words and fabricated with CMOS silicon-gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost.


The MCM54400A requires only 10 address lines; row and column address inputs are multiplexed. The device is packaged in standard 300-mil small outline J-lead (SOJ) and 100-mil zig-zag in-line (ZIP) package.

- Three-State Data Output
- Fast Page Mode
- Test Mode
- . TTL-Compatible Inputs and Outputs
- RAS Only Refresh
- CAS Before RAS Refresh
- · Hidden Refresh
- 1024 Cycle Refresh: MCM54400A = 16 ms
- Fast Access Time (t_{RAC})
 MCM54400A-C70 = 70 ns (Max)
 MCM54400A-C80 = 80 ns (Max)
- Low Active Power Dissipation: MCM54400A-C70 = 550 mW (Max) MCM54400A-C80 = 468 mW (Max)
- Low Standby Power Dissipation: MCM54400A = 11 mW (Max, TTL Levels) MCM54400A = 5.5 mW (Max, CMOS Levels)

MCM54400A-C




PIN NAMES
$ \begin{array}{cccc} \text{A0-A9} & \text{Address Inputs} \\ \text{DQ0-DQ3} & \text{Data Input/Output} \\ \hline G & \text{Output Enable} \\ \hline W & \text{Read/Write Input} \\ \hline RAS & \text{Row Address Strobe} \\ \hline CAS & \text{Column Address Strobe} \\ \hline \text{VCC} & \text{Power Supply (+ 5 V)} \\ \hline \text{VSS} & \text{Ground} \\ \end{array} $



This document contains information on a new product. Specifications and information herein are subject to change without notice.

BLOCK DIAGRAM



ARSOLUTE MAXIMUM RATING (See Note)

ABSOLUTE MAXIMUM HATTING (See Note)			
Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	-1 to +7	٧
Voltage Relative to V_{SS} for Any Pin Except V_{CC}	V _{in} , V _{out}	-1 to +7	٧
Data Out Current	lout	50	mA
Power Dissipation	PD	700	mW
Operating Temperature Range	TÀ	- 40 to + 85	°C
Storage Temperature Range	T _{sta}	- 55 to +150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERAT-ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = -40 \text{ to } 85^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.0	٧	1
	V _{SS}	0	0	0		
Logic High Voltage, All Inputs	V _{IH}	2.4	_	6.5	V	1
Logic Low Voltage, All Inputs	VIL	-1.0		0.8	V	1

DC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current	ICC1			mA	2, 3
MCM54400A-C70, t _{RC} = 130 ns		_	100		
MCM54400A-C80, t _{RC} = 150 ns			85		
V _{CC} Power Supply Current (Standby) (RAS=CAS=V _{IH})	I _{CC2}	_	2.0	mA	
V _{CC} Power Supply Current During RAS Only Refresh Cycles (CAS=V _{IH})	ICC3			mA	2, 3
MCM54400A-C70, t _{RC} = 130 ns		_	100		
MCM54400A-C80, t _{RC} = 150 ns			85		
V _{CC} Power Supply Current During Fast Page Mode Cycle (RAS = V _{IL})	ICC4			mA	2, 3
MCM54400A-C70, t _{PC} = 45 ns		_	70		
MCM54400A-C80, tpC = 50 ns		_	60		
V _{CC} Power Supply Current (Standby) (RAS = CAS = V _{CC} - 0.2 V) MCM54400A-C	I _{CC5}	_	1.0	mA	
V _{CC} Power Supply Current During CAS Before RAS Refresh Cycle	ICC6			mA	2
MCM54400A-C70, t _{RC} = 130 ns	1	-	100		
MCM54400A-C80, t _{RC} = 150 ns		-	85		
Input Leakage Current (0 V ≤ V _{in} ≤ 6.5 V)	l _{lkg(l)}	-10	10	μА	
Output Leakage Current (CAS = V _{IH} , 0 V ≤ V _{Out} ≤ 5.5 V)	I _{lkg(O)}	-10	10	μΑ	
Output High Voltage (IOH = -5 mA)	VOH	2.4	_	V	
Output Low Voltage (I _{OL} = 4.2 mA)	VOL	_	0.4	V	

$\textbf{CAPACITANCE} \text{ (f = 1.0 MHz, T}_{A} = 25^{\circ}\text{C}, \text{ V}_{CC} = 5 \text{ V, Periodically Sampled Rather Than 100\% Tested)}$

Parameter		Symbol	Max	Unit	Notes
Input Capacitance	A0-A9	C _{in}	5	pF	5
	\overline{G} , \overline{RAS} , \overline{CAS} , \overline{W}		7		
I/O Capacitance (CAS = VIH to Disable Output)	DQ0-DQ3	C _{I/O}	7	pF	5

NOTES:

- All voltages referenced to V_{SS}.
 Current is a function of cycle rate and output loading; maximum currents are specified cycle time (minimum) with the output open.
 Column address can be changed once or less while RAS = V_{IL} and CAS = V_{IH}.
 t_{RAS} (max) = 1 µs is only applied to refresh of battery-back up. t_{RAS} (max) = 10 µs is applied to functional operating.
 Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: C = I∆t/ΔV.

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = -40 \text{ to } 85^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

_	Symi	bol	MCM544	00A-C70	MCM544	00A-C80		
Parameter	Std	Alt	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	†RELREL	tRC	130	_	150	_	ns	5
Read-Write Cycle Time	†RELREL	t _{RWC}	185	_	205	_	ns	5
Fast Page Mode Cycle Time	^t CELCEL	tPC	45	_	50	_	ns	
Fast Page Mode Read-Write Cycle Time	†CELCEL	t _{PRWC}	100	_	105	_	ns	
Access Time from RAS	tRELQV	tRAC		70		80	ns	6, 7
Access Time from CAS	tCELQV	tCAC	_	20		20	ns	6, 8
Access Time from Column Address	tavqv	t _{AA}	_	35	_	40	ns	6, 9
Access Time from Precharge CAS	^t CEHQV	[†] CPA	_	40	_	45	ns	6
CAS to Output in Low-Z	†CELQX	†CLZ	0	_	0		ns	6
Output Buffer and Turn-Off Delay	t _{CEHQZ}	tOFF	0	20	0	20	ns	10
Transition Time (Rise and Fall)	tŢ	tŢ	3	50	3	50	ns	
RAS Precharge Time	†REHREL	tRP	50		60	_	ns	
RAS Pulse Width	^t RELREH	tRAS	70	10,000	80	10,000	ns	
RAS Pulse Width (Fast Page Mode)	†RELREH	tRASP	70	200,000	80	200,000	ns	
RAS Hold Time	^t CELREH	t _{RSH}	20		20		ns	
CAS Hold Time	†RELCEH	t _{CSH}	70		80	_	ns	
CAS Precharge to RAS Hold Time	tCEHREH	^t RHCP	40	_	45		ns	
CAS Pulse Width	^t CELCEH	tCAS	20	10,000	20	10,000	ns	
RAS to CAS Delay Time	†RELCEL	tRCD	20	50	20	60	ns	11
RAS to Column Address Delay Time	tRELAV	t _{RAD}	15	35	15	40	ns	12
CAS to RAS Precharge Time	^t CEHREL	tCRP	5		5		ns	
CAS Precharge Time	^t CEHCEL	tCP	10	_	10		ns	
Row Address Setup Time	tAVREL	tASR	0	_	0	_	ns	
Row Address Hold Time	tRELAX	^t RAH	10	_	10	_	ns	
Column Address Setup Time	†AVCEL	tASC	0	_	0	_	ns	
Column Address Hold Time	†CELAX	t _{CAH}	15		15		ns	
Column Address to RAS Lead Time	†AVREH	t _{RAL}	35	_	40	_	ns	
Read Command Setup Time	tWHCEL	tRCS	0		0		ns	ontinued)

(continued)

NOTES:

- 1. V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between VIH and VIL (or between VIL and VIH) in a monotonic manner.
- 4. AC measurements t_T = 5.0 ns.
- 5. The specifications for t_{RC} (min) and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range ($-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85^{\circ}\text{C}$) is assured.
- 6. Measured with a current load equivalent to 2 TTL (- 200 μA, + 4 mA) loads and 100 pF with the data output trip points set at VOH = 2.0 V and $V_{OL} = 0.8 V$.
- 7. Assumes that $t_{RCD} \le t_{RCD}$ (max).
- Assumes that t_{RCD} ≥ t_{RCD} (max).
- Assumes that tqAD ≥ tqAD (max).
 toFF (max) and/or tgZ (max) define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- 12. Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA}.

READ, WRITE, AND READ-WRITE CYCLES (Continued)


	Symi	bol	MCM544	00A-C70	MCM544	100A-C80	I	
Parameter	Std	Alt	Min	Max	Min	Max	Unit	Notes
Read Command Hold Time Referenced to CAS	tCEHWX	tRCH	0	_	0	_	ns	13
Read Command Hold Time Referenced to RAS	^t REHWX	^t RRH	0	_	0	_	ns	13
Write Command Hold Time Referenced to CAS	^t CELWH	tWCH	15	_	15	_	ns	
Write Command Pulse Width	tWLWH	tWP	15	_	15	_	ns	
Write Command to RAS Lead Time	tWLREH	tRWL	20	_	20	_	ns	
Write Command to CAS Lead Time	tWLCEH	tCWL	20	_	20	_	ns	
Data in Setup Time	†DVCEL	tDS	0	_	0	_	ns	14
Data in Hold Time	†CELDX	tDH	15	_	15	_	ns	14
Refresh Period MCM54400A-C	tRVRV	^t RFSH	_	16	_	16	ms	
Write Command Setup Time	tWLCEL	twcs	0	_	0	_	ns	15
CAS to Write Delay	†CELWL	tCMD	50	_	50	_	ns	15
RAS to Write Delay	^t RELWL	tRWD	100		110	_	ns	15
Column Address to Write Delay Time	t _{AVWL}	tAWD	65	_	70	_	ns	15
CAS Precharge to Write Delay Time (Page Mode)	tCEHWL	tCPWD	70	_	75	_	ns	15
CAS Setup Time for CAS Before RAS Refresh	†RELCEL	tCSR	5	_	5	_	ns	
CAS Hold Time for CAS Before RAS Refresh	tRELCEH	tCHR	15	_	15	_	ns	
RAS Precharge to CAS Active Time	^t REHCEL	^t RPC	0	_	0	_	ns	
CAS Precharge Time for CAS Before RAS Counter TEST	[†] CEHCEL	[‡] CPT	40	_	40	_	ns	
RAS Hold Time Referenced to G	^t GLREH	t _{ROH}	10		10	_	ns	
G Access Time	t _{GLQV}	t _{GA}	_	20	_	20	ns	
G to Data Delay	tGLHDX	tGD	20	_	20	_	ns	
Output Buffer Turn-Off Delay Time from G	tGHQZ	tGZ	0	20	0	20	ns	10
G Command Hold Time	tWLGL	^t GH	20	_	20	_	ns	
Write Command Setup Time (Test Mode)	tWLREL	twrs	10	_	10	_	ns	
Write Command Hold Time (Test Mode)	^t RELWH	twTH	10		10	_	ns	
Write to RAS Precharge Time (CAS Before RAS Refresh)	tWHREL	tWRP	10	_	10	_	ns	
Write to RAS Hold Time (CAS Before RAS Refresh)	^t RELWL	twrh	10		10		ns	

NOTES:

13. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.

^{14.} These parameters are referenced to CAS leading edge in early write cycles and to W leading edge in late write or read-write cycles.

^{15.} tWCS, tRWD, tCWD, tAWD, and tCPWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if tWCS ≥ tWCS (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if tCWD ≥ tCWD (min), tRWD ≥ tRWD (min), tAWD ≥ tAWD (min), and tCPWD ≥ tCPWD (min) (page mode), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.




G CONTROLLED WRITE CYCLE - t RAS -RAS V_{IL} tcsH tRCD -- trsh t_{CRP} t RAL - t CAH t RAH-ADDRESSES VIH -ROW ADDRESS COLUMN ADDRESS – ^t RWL $\begin{array}{ccc} V_{IH} - & V_{IL} - & & \\ V_{IL} - & & & \end{array}$ VALID DATA IN **READ-WRITE CYCLE** - t RWC - tras rRP → - t_{RCD} t CRP - t CRP - tcas -ASC t ASR -^t RAH ADDRESSES V_{IH} - 7 ROW ADDRESS COLUMN ADDRESS —^t RAD → t CWD -t RWL t RWD $\overline{w} \begin{array}{c} v_{1H} - \\ v_{1L} - \end{array}$ -^tGA -¹GD → CAC -- ^t RAC - t DS t GZ tDH → $_{\rm DQ0-DQ3} {\rm v_{IH}} \, {\rm \prime v_{OH}} - \\ {\rm v_{IL}} \, \, {\rm \prime v_{OL}} -$ VALID DATA OUT DATA IN tCLZ -


MOTOROLA MEMORY DATA

FAST PAGE MODE READ CYCLE t RHCP ^tCRP -t RSH -tRCD RAL - ^t CAH ^tASC ADDRESSES V IH -COLUMN ADDRESS COLUMN ADDRESS COLUMN ADDRESS t RCS -t'RCS -t RCS t RCH t RCH-t RRH → t_{GA} $^{\mathsf{t}}\mathsf{GA}$ ^tGA t OFF doff --^t GZ –^t GZ t_{CLZ} tCLZtclz- $_{ m DQ0-DQ3} \, _{ m V_{OL} \, -}$ VALID VALID VALID DATA OUT DATA OUT DATA OUT


FAST PAGE MODE EARLY WRITE CYCLE




FAST PAGE MODE READ-WRITE CYCLE




RAS ONLY REFRESH CYCLE (W and G are Don't Care)




CAS BEFORE RAS REFRESH CYCLE (G and A0-A9 are Don't Care)




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (EARLY WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 16 milliseconds with the device powered up), a wakeup sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The ten address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (RAS) and column address strobe (CAS), into two separate 10-bit address fields. A total of twenty address bits, ten rows and ten columns, will decode one of the 1,048,576 bit locations in the device. RAS active transition is followed by CAS active transition (active = V_{IL}, t_{RCD} minimum) for all read or write cycles. The delay between RAS and CAS active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external \overline{CAS} signal is ignored until an internal \overline{RAS} signal is available. This "gate" feature on the external \overline{CAS} clock enables the internal \overline{CAS} line as soon as the row address hold time (t_{RAH}) specification is met (and defines t_{RCD} minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the \overline{CAS} clock.

There are three other variations in addressing the 1M \times 4 RAM: \overline{RAS} only refresh cycle, \overline{CAS} before \overline{RAS} refresh cycle, and page mode. All three are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with four different cycles: "normal" random read cycle, page mode read cycle, read-write cycle, and page mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with \overline{RAS} and \overline{CAS} active transitions latching the desired bit location. The write (\overline{W}) input level must be high (V_{IH}) , t_{RCS} (minimum) before the \overline{CAS} active transition, to enable read mode

Both the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. Both $\overline{\text{CAS}}$ and output enable $(\overline{\text{G}})$ control read access time: $\overline{\text{CAS}}$ must be active before or at tRCD maximum and $\overline{\text{G}}$ must be active tRAC-tQA (both minimum) after $\overline{\text{RAS}}$ active transition to guarantee valid data out (Q) at tRAC (access time from $\overline{\text{RAS}}$ active transition). If the tRCD maximum is exceeded and/or $\overline{\text{G}}$ active transition does not occur in time, read access time is determined by either the $\overline{\text{CAS}}$ or $\overline{\text{G}}$ clock active transition (to $\overline{\text{CAS}}$ or $\overline{\text{G}}$ clock active transition (to $\overline{\text{CAS}}$ or $\overline{\text{C}}$ clock active transition (to \overline

tion (t_{CAC} or t_{GA}). The RAS and CAS clocks must remain active for a minimum time of t_{RAS} and t_{CAS} respectively, to complete the read cycle. \overline{W} must remain high throughout the cycle, and for time t_{RRH} or t_{RCH} after \overline{RAS} or \overline{CAS} inactive transition, respectively, to maintain the data at that bit location. Once \overline{RAS} transitions to inactive, it must remain inactive for a minimum time of

 t_{RP} to precharge the internal device circuitry for the next active cycle. Q is valid, but not latched, as long as the \overline{CAS} and \overline{G} clocks are active. When either the \overline{CAS} or \overline{G} clock transitions to inactive, the output will switch to High Z (three-state) t_{OFF} or t_{GZ} after the inactive transition.

WRITE CYCLE

The user can write to the DRAM with any of four cycles: early write, late write, page mode early write, and page mode readwrite. Early and late write modes are discussed here, while page mode write operations are covered in a separate section.

Å write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of \overline{W} to active (V_{IL}). Early and late write modes are distinguished by the active transition of \overline{W} , with respect to \overline{CAS} . Minimum active time t_{RAS} and t_{CAS} , and precharge time t_{RP} apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time t_{WCS} before \overline{CAS} active transition. Data in (D) is referenced to \overline{CAS} in an early write cycle. \overline{RAS} and \overline{CAS} clocks must stay active for t_{RWL} and t_{CWL} , respectively, after the start of the early write operation to complete the cycle.

Q remains in three-state condition throughout an early write cycle because \overline{W} active transition precedes or coincides with \overline{CAS} active transition, keeping data-out buffers and \overline{G} disabled

A late write cycle (referred to as \overline{G} -controlled write) occurs when \overline{W} active transition is made after \overline{CAS} active transition. \overline{W} active transition could be delayed for almost 10 microseconds after \overline{CAS} active transition, (th_RCD + tCWD + th_RWL + 2tT) \leq th_RS, if other timing minimums (th_RCD, th_RWL, and tT) are maintained. D is referenced to \overline{W} active transition in a late write cycle. Output buffers are enabled by \overline{CAS} active transition but outputs are switched off by \overline{G} inactive transition, which is required to write to the device. Q may be indeterminate—see note 15 of ac operating conditions table. \overline{RAS} and \overline{CAS} must remain active for the the write cycle. \overline{G} must remain inactive for tGH after \overline{W} active transition to complete the write cycle.

READ-WRITE CYCLE

A read-write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the **WRITE CYCLE** section, except \overline{W} must remain high for t_{CWD} minimum after the \overline{CAS} active transition, to guarantee valid Q before writing the bit.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 1024 column locations on a selected row of the 1M \times 4 dynamic RAM. Read access time in page mode (tCAC) is typically half the regular RAS clock access time, tpAC. Page mode operation consists of keeping RAS active while toggling $\overline{\text{CAS}}$ between VIH and VIL. The row is latched by $\overline{\text{RAS}}$ active transition, while each $\overline{\text{CAS}}$ active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read, write, or read-write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, $\overline{\text{CAS}}$ transitions to inactive for minimum t_{CP}, while $\overline{\text{RAS}}$ remains low (V_{IL}). The section $\overline{\text{CAS}}$ active transition while $\overline{\text{RAS}}$ is low initiates the first page mode cycle (tp_C or tp_{RWC}). Either a read, write, or read-write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecu-

tive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by t_{RASP} . Page mode operation is ended when \overline{RAS} transitions to inactive, coincident with or following \overline{CAS} inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the MCM54400A-C require refresh every 16 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM54400A-C. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 16 milliseconds on the MCM54400A-C.

A normal read, write, or read-write operation to the RAM will refresh all the bits (4096) associated with the particular row decoder. Three other methods of refresh, RAS-only refresh, CAS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

 \overline{RAS} -only refresh consists of \overline{RAS} transition to active, latching the row address to be refreshed, while \overline{CAS} remains high (V_{IH}) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CAS Before RAS Refresh

 $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh is enabled by bringing $\overline{\text{CAS}}$ active before $\overline{\text{RAS}}$. This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh). $\overline{\text{W}}$ must be inactive for

time t_{WRP} before and time t_{WRH} after \overline{RAS} active transition to prevent switching the device into a **test mode cycle**.

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding \overline{CAS} active at the end of a read or write cycle, while \overline{RAS} cycles inactive for t_{RP} and back to active, starts the hidden refresh. This is essentially the execution of a \overline{CAS} before \overline{RAS} refresh from a cycle in progress (see Figure 1). \overline{W} is subject to the same conditions with respect to \overline{RAS} active transition (to prevent test mode cycle) as in \overline{CAS} before \overline{RAS} refresh.

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a CAS before RAS refresh counter test. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 1024 cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed after a minimum of eight **CAS** before **FAS** initialization cycles. Test procedure:

- 1. Write "0"s into all memory cells with normal write mode.
- Select a column address, read "0" out and write "1" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 1024 times.
- Read the "1"s which were written in step 2 in normal read mode.
- Using the same starting column address as in step 2, read "1" out and write "0" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 1024 times.
- Read "0"s which were written in step 4 in normal read mode.
- 6. Repeat steps 1 to 5 using complement data.




Figure 1. Hidden Refresh Cycle

TEST MODE

The internal organization of this device ($512K \times 8$) allows it to be tested as if it were a $512K \times 4$ DRAM. Nineteen of the twenty addresses are used when operating the device in test mode. Column address A0 is ignored by the device in test mode. A test mode cycle reads and/or writes data to a bit in each of eight 512K blocks (B0–B7) in parallel. External data out is determined by the internal test mode logic of the device.

See following truth table and test mode block diagram.

 \overline{W} , \overline{CAS} before \overline{RAS} timing puts the device in "Test Mode" as shown in the test mode timing diagram. A \overline{CAS} before \overline{RAS} or a \overline{RAS} only refresh cycle puts the device back in normal mode. Refresh is performed in test mode by using a \overline{W} , \overline{CAS} before \overline{RAS} refresh cycle which uses internal refresh address counter.

TEST MODE TRUTH TABLE

D	B0, B1	B2, B3	B4, B5	B6, B7	Q
0 1	0	0	0 1	0 1	1
		Any (other	1	0

TEST MODE AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = -40 \text{ to } 85^{\circ}\text{C}, \text{ Unless Otherwise Noted})$


READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

Parameter	Sym	bol	MCM54400A-C70		MCM54400A-C80		Unit	Notes
	Std	Alt	Min	Max	Min	Max	1	
Random Read or Write Cycle Time	t _{RELREL}	tRC	135	_	155	_	ns	5
Fast Page Mode Cycle Time	†CELCEL	t _{PC}	50	_	55		ns	
Access Time from RAS	†RELQV	tRAC	_	75	_	85	ns	6, 7
Access Time from CAS	†CELQV	tCAC		25	_	25	ns	6, 8
Access Time from Column Address	† _{AVQV}	tAA		40	_	45	ns	6, 9
Access Time from Precharge CAS	t _{CEHQV}	^t CPA	_	45	_	50	ns	6
RAS Pulse Width	†RELREH	tRAS	75	10 k	85	10 k	ns	
RAS Pulse Width (Fast Page Mode)	†RELREH	^t RASP	75	200 k	85	200 k	ns	
RAS Hold Time	^t CELREH	tRSH	25		25	_	ns	
CAS Hold Time	†RELCEH	tCSH	75	_	85	_	ns	
CAS Precharge to RAS Hold Time	t _{CEHREH}	^t RHCP	45	_	50	_	ns	
CAS Pulse Width	†CELCEH	tCAS	25	10 k	25	10 k	ns	
Column Address to RAS Lead Time	†AVREH	†RAL	40	_	45	_	ns	

NOTES:


- 1. VIH min and VIL max are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- 4. AC measurements t_T = 5.0 ns.
- The specifications for t_{RC} (min) and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range (– 40°C ≤ T_A ≤ 85°C) is ensured.
- Measured with a current load equivalent to 2 TTL (– 200 μA, + 4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- Assumes that t_{RCD} ≤ t_{RCD} (max).
- 8. Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- 9. Assumes that $t_{RAD} \ge t_{RAD}$ (max).

WRITE, CAS BEFORE RAS REFRESH CYCLE (TEST MODE ENTRY) (G and A0-A9 are Don't Care)




TEST MODE-READ CYCLE $(\overline{G} = Low)$ - t RP-RAS VIH t CSH t CRP -— t RSH -† CRP t CAS - t RAD -> t RAL t ASR t ASCt RAH -t CAH $_{\rm ADDRESSES}\,^{\rm V}{}_{\rm IH}\,-\,$ ROW ADDRESS COLUMN ADDRESS _t RCH - ^t RRH t RCS -— ^toff -t RAC $_{\mathrm{DQ0-DQ3}}$ $_{\mathrm{V_{OL}}}^{\mathrm{V_{OH}}}$ - HIGH Z -VALID DATA OUT

TEST MODE-EARLY WRITE CYCLE




MOTOROLA MEMORY DATA


TEST MODE-FAST PAGE MODE READ CYCLE $(\overline{G} = Low)$



TEST MODE-FAST PAGE MODE EARLY WRITE CYCLE



TEST MODE BLOCK DIAGRAM



(Order by Full Part Number) MCM 54400A XX X XX XX Motorola Memory Prefix — Shipping Method (R2 = Tape & Reel, Blank = Rails) Part Number — Speed (70 = 70 ns, 80 = 80 ns) Temperature Range (C = -40 to 85°C)

ORDERING INFORMATION

Full Part Numbers— MCM54400ANJ70 MCM54400ANJ80

MCM54400ANJ70R2 MCM54400ANJ80R2 MCM54400AZ70 MCM54400AZ80

- Package (N = 300-mil SOJ, Z = 100-mil Plastic ZIP)

Advance Information

1M x 4 CMOS Dynamic RAM Static Column

The MCM54402A is a 0.7 μ CMOS high-speed, dynamic random access memory. It is organized as 1,048,576 four-bit words and fabricated with CMOS silicon-gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost. The static column mode feature allows column data to be accessed upon the column address transition when $\overline{\text{RAS}}$ and $\overline{\text{CS}}$ are held low, similar to static RAM operation.

The MCM54402A requires only 10 address lines; row and column address inputs are multiplexed. The device is packaged in a standard 300-mil J-lead small outline package, and a 100-mil zig-zag in-line package (ZIP).


- Three-State Data Output
- · Static Column Mode
- Test Mode
- · TTL-Compatible Inputs and Outputs
- RAS Only Refresh
- CS Before RAS Refresh
- · Hidden Refresh
- 1024 Cycle Refresh: MCM54402A = 16 ms
- Fast Access Time (t_{RAC}):
 MCM54402A-60 = 60 ns (Max)
 MCM54402A-70 = 70 ns (Max)
 MCM54402A-80 = 80 ns (Max)
- · Low Active Power Dissipation:

MCM54402A-60 = 660 mW (Max) MCM54402A-70 = 550 mW (Max) MCM54402A-80 = 468 mW (Max)

• Low Standby Power Dissipation:

MCM54402A = 11 mW (Max, TTL Levels) MCM54402A = 5.5 mW (Max, CMOS Levels)

MCM54402A




PIN NAMES					
A0-A9 Address DQ0-DQ3 Data G Output Er W Read/Write RAS Row Address Si CS Chip S	Input nable Input trobe elect				
V _{CC} Power Supply (+ V _{SS} Gr					

PIN ASSIGNMENT

100-MIL ZIP Ğ 300-MIL SOJ CS DQ2 DQ0 [] 1 26 D VSS DO3 DQ1 [2 25 DQ3 ٧ss DQ0 WПз 24 h DQ2 DQ1 RAS [4 23 h cs w A9 🛚 5 RAS 22 🛚 G 10 11 A0 12 Α1 13 A2 18 🛮 A8 A0 🛮 9 14 А3 15 A1 🛚 10 17 T A7 VCC 16 ∏ A6 A2 [] 11 16 17 A5 18 A3 🛚 12 15 D A5 46 19 Α7 V_{CC} ☐ 13 14 🛚 A4 20

This document contains information on a new product. Specifications and information herein are subject to change without notice.



ABSOLUTE MAXIMUM RATING (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	-1 to +7	٧
Voltage Relative to V _{SS} for Any Pin Except V _{CC}	V _{in} , V _{out}	-1 to +7	٧
Data Out Current	lout	50	mA
Power Dissipation	PD	700	mW
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T _{stg}	- 55 to +150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERAT-ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧	1
	V _{SS}	0	0	0		
Logic High Voltage, All Inputs	ViH	2.4	_	6.5	٧	1
Logic Low Voltage, All Inputs	VIL	1.0	_	0.8	V	1

DC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current MCM54402A-60, t _{RC} = 110 ns MCM54402A-70, t _{RC} = 130 ns MCM54402A-80, t _{RC} = 150 ns	I _{CC1}	=	120 100 85	mA	2, 3
V_{CC} Power Supply Current (Standby) ($\overline{RAS} = \overline{CS} \approx V_{IH}$)	I _{CC2}	_	2.0	mA	
V_{CC} Power Supply Current During \overline{RAS} Only Refresh Cycles (\overline{CS} = V_{IH}) MCM54402A-60, t_{RC} = 110 ns MCM54402A-70, t_{RC} = 130 ns MCM54402A-80, t_{RC} = 150 ns	ICC3		120 100 85	mA	2, 3
V_{CC} Power Supply Current During Static Column Mode Cycle $(\overline{RAS}=\overline{CS}=V_{ L})$ MCM54402A-60, $t_{SC}=35$ ns MCM54402A-70, $t_{SC}=40$ ns MCM54402A-80, $t_{SC}=45$ ns	ICC4	_ _ _	95 85 75	mA	2, 3
V_{CC} Power Supply Current (Standby) ($\overline{RAS} = \overline{CS} \approx V_{CC} - 0.2 \text{ V}$)	I _{CC5}	_	1.0	mA	
V_{CC} Power Supply Current During \overline{CS} Before \overline{RAS} Refresh Cycle MCM54402A-60, t_{RC} = 110 ns MCM54402A-70, t_{RC} = 130 ns MCM54402A-80, t_{RC} = 150 ns	ICC6	_ _ _	120 100 85	mA	2
Input Leakage Current (0 V ≤ V _{in} ≤ 6.5 V)	l _{lkg(l)}	-10	10	μА	
Output Leakage Current ($\overline{CS} = V_{IH}$, 0 V $\leq V_{OUt} \leq 5.5 \text{ V}$)	I _{lkg(O)}	-10	10	μА	
Output High Voltage (I _{OH} = - 5 mA)	VOH	2.4		٧	
Output Low Voltage (I _{OL} = 4.2 mA)	VOL		0.4	٧	

CAPACITANCE (f = 1.0 MHz, $T_A = 25^{\circ}C$, $V_{CC} = 5$ V, Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Max	Unit	Notes
Input Capacitance A0-A9	Cin	5	pF	4
G, RAS, CS, W		7		
I/O Capacitance ($\overline{\text{CS}}$ = V _{IH} to Disable Output) DQ0–DQ3	C _{I/O}	7	pF	4

NOTES:

- All voltage referenced to V_{SS}.
 Current is a function of cycle rate and output loading; maximum currents are specified cycle time (minimum) with the output open.
 Column address can be changed once or less while RAS = V_{IL} and CS = V_{IH}.
 Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: C = IΔt/ΔV.

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_{\Delta} = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

•	Symi	bol	5440	2A-60	54402A-70		54402A-80			l
Parameter	Std.	Alt.	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	^t RELREL	tRC	110	-	130	_	150	_	ns	5
Read-Write Cycle Time	†RELREL	tRWC	165		185	_	205		ns	5
Static Column Mode Cycle Time	†AVAV	tsc	35	_	40	_	45	_	ns	
Static Column Mode Read-Write Cycle Time	t _{AVAV}	tSRWC	90	_	100	_	110	_	ns	
Access Time from RAS	†RELQV	^t RAC	_	60	_	70		80	ns	6, 7
Access Time from $\overline{\text{CS}}$	†CELQV	tCAC		20	_	20	_	20	ns	6, 8
Access Time from Column Address	†AVQV	tAA	_	30	_	35	_	40	ns	6, 9
Access Time from Last Write	tWLQV	tALW	_	55	_	65	_	75	ns	6, 10
CS to Output in Low-Z	†CELQX	tCLZ	0	_	0	_	0	_	ns	6
Output Buffer and Turn-Off Delay	tCEHQZ	tOFF	0	20	0	20	0	20	ns	11
Data Out Hold from Address Change	tAXQX	^t AOH	5	_	5	_	5	-	ns	
Data Out Enable from Write	twhqv	tow	_	20	_	20	_	20	ns	
Transition Time (Rise and Fall)	tT	tŢ	3	50	3	50	3	50	ns	
RAS Precharge Time	tREHREL	t _{RP}	40	_	50		60	_	ns	
RAS Pulse Width	tRELREH	tRAS	60	10 k	70	10 k	80	10 k	ns	
RAS Pulse Width (Static Column Mode)	[†] RELREH	†RASC	60	200 k	70	200 k	80	200 k	ns	
RAS Hold Time	†CELREH	tRSH	20	_	20	_	20	_	ns	
CS Hold Time	tRELCEH	tCSH	60	_	70	_	80	_	ns	
CS Pulse Width	†CELCEH	tcs	20	10 k	20	10 k	20	10 k	ns	
CS Pulse Width (Static Column Mode)	†CELCEH	tcsc	20	200 k	20	200 k	20	200 k	ns	
RAS to CS Delay Time	†RELCEL	tRCD	20	40	20	50	20	60	ns	12
RAS to Column Address Delay Time	[†] RELAV	†RAD	15	30	15	35	15	40	ns	13
CS to RAS Precharge Time	^t CEHREL	tCRP	5	T -	5	_	5	T —	ns	

NOTES:

- 1. VIH min and VIL max are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IH} and V_{IH}) in a monotonic manner.
- AC measurements t_T = 5.0 ns.
- The specifications for t_{RC} (min) and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range (0 °C ≤T_A ≤70°C) is ensured.
- Measured with a current load equivalent to 2 TTL (– 200 μA, + 4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- 7. Assumes that $t_{RCD} \le t_{RCD}$ (max).
- Assumes that t_{RCD} ≥ t_{RCD} (max).
- Assumes that t_{RAD} ≥ t_{RAD} (max).
- 10. Assumes that $t_{LWAD} \ge t_{LWAD}$ (max).
- 11. t_{OFF} (max) and/or t_{GZ} (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- 13. Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max), then access time is controlled exclusively by t_{AA}.

READ, WRITE, AND READ-WRITE CYCLES (Continued)

	Symi	bol	5440	2A-60	5440	2A-70	5440	2A-80		ł
Parameter	Std.	Alt.	Min	Max	Min	Max	Min	Max	Unit	Note
CS Precharge Time	tCEHCEL.	tCP	10	_	10	Ī —	10	_	ns	
Row Address Setup Time	tAVREL	tASR	0	_	0	_	0	_	ns	
Row Address Hold Time	†RELAX	tRAH	10		10	_	10	_	ns	
Column Address Setup Time	†AVCEL	tASC	0		0	_	0	_	ns	
Column Address Hold Time	†CELAX	tCAH	15	_	15	_	15		ns	
Column Address Hold Time Referenced to RAS (Read Cycle)	^t RELAX	t _{AR}	70	_	80	-	90	_	ns	
Column Address to RAS Lead Time	t _{AVREH}	†RAL	30	_	35	_	40	_	ns	
Column Address Hold Time Reference to RAS High	^t REHAX	^t AH	5	_	5	-	5	_	ns	14
Last Write to Column Address Delay Time	^t WLAV	tLWAD	20	25	20	30	20	35	ns	15
Last Write to Column Address Hold Time	tWLAX	tAHLW	55	_	65	_	75	_	ns	
Read Command Setup Time	tWHCEL	tRCS	0	_	0	_	0	_	ns	
Read Command Hold Time Referenced to CS	tCEHWX	tRCH	0	_	0	_	0	_	ns	16
Read Command Hold Time Referenced to RAS	tREHWX	^t RRH	0	_	0	_	0	_	ns	16
Write Command Hold Time Referenced to CS	tCELWH	twcH	10	_	15		15	-	ns	
Write Command Pulse Width	twLwH	twp	10	_	15	_	15	_	ns	
Write Command Inactive Time	twhwl	twi	10	_	10	_	10	_	ns	
Write Command to RAS Lead Time	tWLREH	tRWL	20	_	20	_	20	-	ns	
Write Command to CS Lead Time	†WLCEH	tCWL	20	_	20	_	20	-	ns	
Data in Setup Time	†DVCEL	tDS	0	_	0	_	0	_	ns	17
Data in Hold Time	†CELDX	t _{DH}	15		15	_	15		ns	17
Refresh Period	tRVRV	†RFSH	_	16	-	16	_	16	ms	
Write Command Setup Time	tWLCEL	twcs	0	_	0	_	0	_	ns	18
CS to Write Delay	tCELWL	tCWD	50		50	_	50	_	ns	18
RAS to Write Delay	tRELWL	tRWD	90		100	_	110		ns	18
Column Address to Write Delay Time	tAVWL	tAWD	60	_	65	_	70	_	ns	18
CS Setup Time for CS Before RAS Refresh	†RELCEL	tCSR	5	_	5	-	5		ns	
CS Hold Time for CS Before RAS Refresh	†RELCEH	t _{CHR}	15	_	15	_	15	_	ns	

NOTES:

14. tAH must be met for a read cycle.


Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
 These parameters are referenced to CS leading edge in early write cycles and to W leading edge in read-write cycles.

Operation within the t_{LWAD} (max) limit ensures that t_{ALW} (max) can be met. t_{LWAD} (max) is specified as a reference point only; if t_{LWAD} is greater than the specified t_{LWAD} (max) limit, then access time is controlled exclusively by t_{AA}.

 $t_{WCS}, t_{RWD}, t_{CWD}, t_{AWD}, \text{ and } t_{CPWD} \text{ are not restrictive operating parameters}. They are included in the data sheet as electrical characteristic experience of the state of the st$ istics only; if twcs twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{CWD} \ge t_{CWD}$ (min), $t_{RWD} \ge t_{RWD}$ (min), $t_{RWD} \ge t_{RWD}$ (min), and $t_{CPWD} \ge t_{CPWD}$ (min) (page mode), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.

READ, WRITE, AND READ-WRITE CYCLES (Concluded)

	Symi	ool	5440	54402A-60		54402A-70		2A-80		
Parameter	Std.	Alt.	Min	Max	Min	Max	Min	Max	Unit	Notes
RAS Precharge to CS Active Time	†REHCEL	^t RPC	0	_	0	_	0	_	ns	
CS Precharge Time for CS Before RAS Counter Test	†CEHCEL	[†] CPT	30	_	40		40	_	ns	
RAS Hold Time Referenced to G	^t GLREH	^t ROH	10		10	_	10	_	ns	
G Access Time	tGLQV	tGA		20	_	20	_	20	ns	
G to Data Delay	^t GLHDX	^t GD	20	_	20	_	20	_	ns	
Output Buffer Turn-Off Delay Time from $\overline{\mathbf{G}}$	^t GHQZ	†GZ	0	20	0	20	0	20	ns	11
G Command Hold Time	tWLGL	^t GH	20	_	20	_	20	_	ns	
Write Command Setup Time (Test Mode)	tWLREL	twrs	10	_	10	_	10	-	ns	
Write Command Hold Time (Test Mode)	^t RELWH	twth	10		10	_	10	_	ns	
Write to RAS Precharge Time (CS Before RAS Refresh)	tWHREL	tWRP	10	-	10	_	10	_	ns	
Write to RAS Hold Time (CS Before RAS Refresh)	^t RELWL	twr	10	_	10	_	10	_	ns	




DQ0-DQ3 V_{IH} -- -


RAS VIH — tCRP tCSH tRAD tCSH tCSH tCRP TASR VIH — tASC TCSH tCAH ADDRESSES VIH — ROW ADDRESS COLUMN ADDRESS WIH — WUL — tWCS TWCH TWCH TWCS TWCH TWCH

tDS → tDH-

VALID DATA-IN


- HIGH Z -







MOTOROLA MEMORY DATA

STATIC COLUMN MODE EARLY WRITE CYCLE (A)




STATIC COLUMN MODE READ-WRITE CYCLE






RAS ONLY REFRESH CYCLE (W and G are Don't Care)




CS BEFORE RAS REFRESH CYCLE (G and A0-A9 are Don't Care)




HIDDEN REFRESH CYCLE (READ) RAS VIH CS VIH ADDRESSES VIL ROW ADD COLUMN ADDRESS VIH VIL TRAC TRAC TRAP TORP TRAC TRAD TORP TRAC TRAC

HIDDEN REFRESH CYCLE (EARLY WRITE)



CS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 16 milliseconds with the device powered up), a wakeup sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The ten address pins on the device are time multiplexed at the beginning of a memory cycle by the row address strobe $(\overline{\text{RAS}})$ clock, into two separate 10-bit address fields. A total of twenty address bits, ten rows and ten columns, will decode one of the 1,048,576 bit locations in the device. $\overline{\text{RAS}}$ active transition latches the row address field. Column addresses are not latched, hence the "static column" designation of this device. Chip select $(\overline{\text{CS}})$ active transition (active = V_{IL}, t_{RCD} minimum) follows $\overline{\text{RAS}}$ on all read, write, or read-write cycles and is independent of column address. The static column feature allows greater flexibility in setting up the external column addresses into the RAM.

There are three other variations in addressing the 1M \times 4 RAM: \overline{RAS} only refresh cycle, \overline{CS} before \overline{RAS} refresh cycle, and Static Column mode. All three are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with four different cycles: "normal" random read cycle, static column mode read cycle, read-write cycle, and static column mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with \overline{RAS} active transition latching the desired row. The write (\overline{W}) input level must be high (V_{IH}) , t_{RCS} (minimum) before the \overline{CS} active transition, to enable read mode. A valid column address can be provided at any time $(t_{RAD}$ minimum), independent of the \overline{CS} active transition.

Both the $\overline{\text{RAS}}$ and $\overline{\text{CS}}$ clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. Both $\overline{\text{CS}}$ and output enable $(\overline{\text{G}})$ control read access time; $\overline{\text{CS}}$ and $\overline{\text{G}}$ must be active (and column address must be valid) by t_{RCD} maximum, and t_{RAC} – t_{GA} minimum, respectively, to guarantee valid data out (Q) at t_{RAC} (access time from $\overline{\text{RAS}}$ active transition). If the t_{RCD} maximum is exceeded and/or $\overline{\text{G}}$ active transition does not occur in time, read access time is determined by either the $\overline{\text{CS}}$ or $\overline{\text{G}}$ clock active transition (t_{CAC} or t_{GA}).

The RAS and CS clocks must remain active for a minimum time of t_{RAS} and t_{CS} respectively, to complete the read cycle. The column address must remain valid for t_{AH} after RAS inactive transition to complete the read cycle. W must remain high throughout the cycle, and for time t_{RRH} or t_{RCH} after RAS or CS inactive transition, respectively, to maintain the data at that bit location. Once RAS transitions to inactive, it must remain inactive for a minimum time of t_{RP} to precharge the internal device circuitry for the next active cycle. Q is valid, but not latched, as long as the CS and G clocks are active. When either the CS or G clock transitions to inactive, the

output will switch to High Z (three-state) t_{OFF} or t_{GZ} after the inactive transition.

WRITE CYCLE

The user can write to the DRAM with any of four cycles: early write, late write, static column mode early write, and static column mode read-write. Early and late write modes are discussed here, while static column mode write operations are covered in another section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of \overline{W} to active $(V_{|L})$. Early and late write modes are distinguished by the active transition of \overline{W} , with respect to \overline{CS} leading edge. Minimum active time t_{RAS} and t_{CS} , and precharge time t_{RP} apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time t_{WCS} before \overline{CS} active transition. Column address set up and hold times (t_{ASC}, t_{CAH}) , and data in (D) set up and hold times (t_{DS}, t_{DH}) are referenced to \overline{CS} in an early write cycle. \overline{RAS} and \overline{CS} clocks must stay active for t_{RWL} and t_{CWL} , respectively, after the start of the early write operation to complete the cycle.

Q remains in three-state condition throughout an early write cycle because \overline{W} active transition precedes or coincides with \overline{CS} active transition, keeping data-out buffers and \overline{G} disabled.

A late write cycle (referred to as \overline{G} -controlled write) occurs when \overline{W} active transition is made after \overline{CS} active transition. \overline{W} active transition could be delayed for almost 10 microseconds after \overline{CS} active transition, $(t_{RCD} + t_{CWD} + t_{RWL} + 2t_T) \leq t_{RAS}$, if other timing minimums $(t_{RCD}, t_{RWL}, and t_T)$ are maintained. Column address and D timing parameters are referenced to \overline{W} active transition in a late write cycle. Output buffers are enabled by \overline{CS} active transition but Q may be indeterminate—see note 18 of ac operating conditions table. Parameters t_{RWL} and t_{CWL} also apply to late write cycles.

READ-WRITE CYCLE

A read-write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the **WRITE CYCLE** section, except \overline{W} must remain high for t_{CWD} and/or t_{AWD} minimum, to guarantee valid Q before writing the bit.

STATIC COLUMN MODE CYCLES

Static column mode refers to multiple successive data operations performed at any or all 1024 column locations on the selected row of the 1M x 4 dynamic RAM during one \overline{AAS} cycle. Read access time of multiple operations (taA or tCAC) is considerably faster than the regular \overline{RAS} clock access time taAC. Multiple operations can be performed simply by keeping \overline{RAS} active. \overline{CS} may be toggled between active and inactive states at any time within the \overline{RAS} cycle.

Once the timing requirements for the initial read, write, or read-write cycle are met and $\overline{\text{RAS}}$ remains low, the device is ready for the next operation. Operations can be intermixed in any order, at any column address, subject to normal operating conditions previously described. Every write operation must be clocked with either $\overline{\text{CS}}$ or $\overline{\text{W}}$, as indicated in **static column mode early write cycle** timing diagrams A and B. Column address and D timing parameters are referenced to the signal clocking the write operation. $\overline{\text{CS}}$ must be toggled inactive (t_{CP}) to perform a read operation after an early write operation (to turn output on), as indicated in **static column mode read/write mixed cycle** timing diagram. The maximum number of consecutive operations is limited to t_{RASC}. The cycle ends when $\overline{\text{RAS}}$ transitions to inactive.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically refreshed (recharged) to maintain the correct bit state. Bits in the MCM54402A require refresh every 16 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM54402A. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 16 milliseconds on the MCM54402A.

A normal read, write, or read-write operation to the RAM will refresh all the bits (4096) associated with the particular row decoded. Three other methods of refresh, RAS-only refresh, CS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

 $\overline{\text{RAS}}$ -only refresh consists of $\overline{\text{RAS}}$ transition to active, latching the row address to be refreshed, while $\overline{\text{CS}}$ remains high (V_{IH}) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CS Before RAS Refresh

CS before RAS refresh is enabled by bringing CS active before RAS. This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle.

The output buffer remains at the same state it was in during the previous cycle (hidden refresh). \overline{W} must be inactive for time t_{WRP} before and time t_{WRH} after \overline{RAS} active transition to prevent switching the device into **test mode**.

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the outputpin. Holding \overline{CS} active the end of a read or write cycle, while \overline{RAS} cycles inactive for t_{RP} and back to active, starts the hidden refresh. This is essentially the execution of a \overline{CS} before \overline{RAS} refresh from a cycle in progress (see Figure 1). \overline{W} is subject to the same conditions with respect to \overline{RAS} active transition (to prevent test mode) as in \overline{CS} before \overline{RAS} refresh.

CS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a $\overline{\text{CS}}$ before $\overline{\text{RAS}}$ refresh counter test. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 1024 cycles, as indicated by the check data written in each row. See $\overline{\text{CS}}$ before $\overline{\text{RAS}}$ refresh counter test cycle timing diagram.

The test can be performed after a minimum of 8 $\overline{\textbf{CS}}$ before $\overline{\textbf{RAS}}$ initialization cycles. Test procedure:

- 1. Write "0"s into all memory cells with normal write mode.
- Select a column address, read "0" out and write "1" into the cell by performing the CS before RAS refresh counter test, read-write cycle. Repeat this operation 1024 times.
- Read the "1"s which were written in step 2 in normal read mode.
- Using the same starting column address as in step 2, read "1" out and write "0" into the cell by performing the CS before RAS refresh counter test, read-write cycle. Repeat this operation 1024 times.
- Read "0" which were written in step 4 in normal read mode.
- 6. Repeat steps 1 to 5 using complement data.




Figure 1. Hidden Refresh Cycle

TEST MODE

The internal organization of this device (512 × 8) allows it to be tested as if it were a 512K × 4 DRAM. Nineteen of the twenty addresses are used when operating the device in test mode. Column address A0 is ignored by the device in test mode. A test mode cycle reads and/or writes data to a bit in each of eight 512K blocks (B0–B7) in parallel. External data

out is determined by the internal test mode logic of the device. See the following truth table and test mode block diagram.

W, CS before RAS timing puts the device in "Test Mode", as shown in the test mode timing diagram. A "CS before RAS" refresh cycle or a "RAS only" refresh cycle puts the device back in normal mode. Refresh is performed in test mode by using a "W, CS before RAS" refresh cycle which uses the internal refresh address counter.

TEST MODE TRUTH TABLE

D	B0, B1	B2, B3	B4, B5	B6, B7	Q
0	0	. 0	0	0	1
1	1	1	1	1	.1
-		Any	Other		0

TEST MODE AC OPERATING CONDITIONS AND CHARACTERISTICS


 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$


READ. WRITE. AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)


	Symi	Symbol		54402A-60		54402A-70		54402A-80		ŀ
Parameter	Std.	Alt.	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	^t RELREL	^t RC	115	_	. 135	_	155	_	ns	5
Static Column Mode Cycle Time	tAVAV	tsc	40	_	45	_	50	_	ns	
Access Time from RAS	†RELQV	†RAC	_	65	_	75		85	ns	6, 7
Access Time from CS	t _{CELQV}	tCAC	_	25	_	25	_	25	ns	6, 8
Access Time from Column Address	tAVQV	^t AA	_	35	_	40	_	45	ns	6, 9
RAS Pulse Width	^t RELREH	tRAS	65	10 k	75	10 k	85	10 k	ns	
RAS Pulse Width (Static Column Mode)	^t RELREH	^t RASC	65	200 k	75	200 k	85	200 k	ns	
RAS Hold Time	[†] CELREH	tRSH	25	_	25	_	25	_	ns	
CS Hold Time	^t RELCEH	tcsh	65	T -	75	_	85	_	ns	
CS Pulse Width	^t CELCEH	tcs	25	10 k	25	10 k	25	10 k	ns	
CS Pulse Width (Static Column Mode)	[‡] CELCEH	tcsc	25	200 k	25	200 k	25	200 k	ns	
Column Address to RAS Lead Time	tAVREH	[†] RAL	35	_	40	_	45	_	ns	


- 1. VIH min and VII max are reference levels for measuring timing of input signals. Transition times are measured between VIH and VII .
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{|H} and V_{|L} (or between V_{|L} and V_{|H}) in a monotonic manner.
- 4. AC measurements t_T = 5.0 ns.
- The specification for t_{RC} (min) is used only to indicate cycle time at which proper operation over the full temperature range (0 °C ≤ T_A ≤ 70 °C) is ensured.
- Measured with a current load equivalent to 2 TTL (– 200 μA, + 4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- Assumes that t_{RCD} ≤ t_{RCD} (max).
- 8. Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- Assumes that t_{RAD} ≥ t_{RAD} (max).

$\overline{W}, \, \overline{\text{CS}} \, \, \text{BEFORE} \, \, \overline{\text{RAS}} \, \, \text{REFRESH CYCLE (TEST MODE ENTRY)} \\ (\overline{G} \, \text{and A0-A9 are Don't Care)}$











MOTOROLA MEMORY DATA

TEST MODE BLOCK DIAGRAM



ORDERING INFORMATION (Order by Full Part Number)



 2

Advance Information


1M x 4 CMOS Dynamic RAM Write Per Bit Mode

The MCM54410A is a 0.7μ CMOS high-speed, dynamic random access memory. It is organized as 1,048,576 four-bit words and fabricated with CMOS silicon-gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost.

The MCM54410A requires only 10 address lines; row and column address inputs are multiplexed. The device is packaged in a standard 300-mil J-lead small outline package, and a 100-mil zig-zag in-line package (ZIP).

- Three-State Data Output
- Write Per Bit Mode
- · Fast Page Capability
- · Test Mode
- · TTL-Compatible Inputs and Outputs
- RAS Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 1024 Cycle Refresh: MCM54410A = 16 ms
- Fast Access Time (t_{RAC}):
 MCM54410A-60 = 60 ns (Max)
 MCM54410A-70 = 70 ns (Max)
 MCM54410A-80 = 80 ns (Max)
- Low Active Power Dissipation:
 MCM54410A-60 = 660 mW (Max)
 MCM54410A-70 = 550 mW (Max)
 MCM54410A-80 = 468 mW (Max)
- Low Standby Power Dissipation: MCM54410A = 11 mW (Max, TTL Levels) MCM54410A = 5.5 mW (Max, CMOS Levels)

MCM54410A




PIN ASSIGNMENT

	PIN	ASSIGNMENT
	10	00-MIL ZIP
300-MIL SOJ	J G	1 = 2
	W2/DQ2	= 4
W0/DQ0 [1 26]	v _{ss}	3 110,240
W1/DQ1 [2 25]	W3/DQ3	7 6 W0/DQ0
WB/WE [3 24]	W2/DQ2 W1/DQ1	= 8 WR/WE
RAS [4 23]	CAS RAS	9
A9 [5 22]	G AO	11 10 A9
	٨٥	12 13 = A1
A0 0 9 18 0	A2 A8	= = 14
1].	A7 VCC	15 A3
		17 == A4
1] [A6 A5	= = 18 A6
	A7	19 20
V _{CC} [13 14]	A4	A8

PIN NAMES										
A0-A9 Address Inpu	υt									
W0/DQ0-W3/DQ3 Write Select/Data Input Output	ut									
Q Data Outpu	ut									
W Read/Write Enabl	e									
RAS Row Address Strob	е									
CS Chip Selection	ct									
V _{CC} Power Supply (+ 5 V	/)									
V _{SS} Groun	d									
NC No Connectio	n									

This document contains information on a new product. Specifications and information herein are subject to change without notice.

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATING (See Note)

ABOULUTE INAXIMONI HATIIVA (GEE NOIE)			
Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	-1 to +7	V
Voltage Relative to V_{SS} for Any Pin Except V_{CC}	V _{in} , V _{out}	-1 to +7	٧
Data Out Current	lout	50	mA
Power Dissipation	PD	700	mW
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T _{stg}	– 55 to +150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERAT-ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

WRITE-PER-BIT MODE

The write-per-bit mode allows selective masking of a write operation on a particular set of device DQs for a given cycle. The write-per-bit function is enabled by holding the $\overline{WB/WE}$ signal "Low" at the falling edge of \overline{RAS} for the minimum hold time. Masked DQs are selected by holding Data in (Di) "Low" on the falling edge of \overline{RAS} for the minimum hold time. Data is then written into the device only on the unmasked DQs, which occurs on the falling edge of either $\overline{WB/WE}$ (late write) or \overline{CAS} (early write). Any combination of DQs can be selectively

masked for each write cycle. The truth table for the write-perbit function is shown in the following table:

At the	Falling Edge		
CAS	WB/WE	DQi	Function
Н	Н	Н	Write Enabled
Н	Н	L	Write Enabled
Н	L	н	Write Enabled
Н	L	L	Write Masked

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧	1
	V _{SS}	0	0	0		
Logic High Voltage, All Inputs	VIH	2.4	_	6.5	V	1
Logic Low Voltage, All Inputs	V _{IL}	-1.0	_	0.8	V	1

DC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current MCM54410A-60, t _{RC} = 110 ns MCM54410A-70, t _{RC} = 130 ns MCM54410A-80, t _{RC} = 150 ns	l _{CC1}		120 100 85	mA	2, 3
V _{CC} Power Supply Current (Standby) (RAS = CAS =V _{IH})	I _{CC2}	_	2.0	mA	
V _{CC} Power Supply Current During RAS Only Refresh Cycles (CAS=V _{IH}) MCM54410A-60, t _{RC} = 110 ns MCM54410A-70, t _{RC} = 130 ns MCM54410A-80, t _{RC} = 150 ns	ICC3	_	120 100 85	mA	2, 3
V _{CC} Power Supply Current During Fast Page Mode Cycle (\$\overline{RAS}\$ = V _{IL}) MCM54410A-60, tp _C = 45 ns MCM54410A-70, tp _C = 45 ns MCM54410A-80, tp _C = 50 ns	ICC4	_	70 70 60	mA	2, 3
V _{CC} Power Supply Current (Standby) (RAS = CAS = V _{CC} - 0.2 V)	I _{CC5}		1.0	mA	
V_{CC} Power Supply Current During \overline{CAS} Before \overline{RAS} Refresh Cycle MCM54410A-60, t _{RC} = 110 ns MCM54410A-70, t _{RC} = 130 ns MCM54410A-80, t _{RC} = 150 ns	ICC6	_ _ _	120 100 85	mA	2
Input Leakage Current (0 V ≤ V _{in} ≤ 6.5 V)	l _{lkg(l)}	-10	10	μА	
Output Leakage Current ($\overline{CAS} = V_{IH}$, 0 V $\leq V_{out} \leq 5.5 \text{ V}$)	l _{lkg(O)}	-10	10	μА	
Output High Voltage (I _{OH} = - 5 mA)	V _{OH}	2.4	_	V	
Output Low Voltage (I _{OL} = 4.2 mA)	VOL	_	0.4	V	

$\textbf{CAPACITANCE} \text{ (f = 1.0 MHz, T}_{A} = 25^{\circ}\text{C}, \text{ V}_{CC} = 5 \text{ V, Periodically Sampled Rather Than 100\% Tested)}$

Parameter	Symbol	Max	Unit	Notes	
Input Capacitance	A0-A9	C _{in}	5	pF	4
G, RAS, CAS	S, WB/WE		7		
I/O Capacitance (CAS = VIH to Disable Output) W0/DQ0	-W3/DQ3	C _{I/O}	7	pF	4

- All voltages referenced to V_{SS}.
 Current is a function of cycle rate and output loading; maximum currents are specified cycle time (minimum) with the output open.
- Column address can be changed once or less while RAS = V_{|L} and CAS = V_{|H}.
 Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: C = IΔt/ΔV.

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V ±10%, T_A = 0 to 70°C, Unless Otherwise Noted)

READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Syml	bol	5441	DA-60	54410A-70		54410A-80			
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	tRELREL	tRC	110	_	130	_	150	_	ns	5
Read-Write Cycle Time	†RELREL	tRWC	165	_	185	_	205	_	ns	5
Fast Page Mode Cycle Time	tCELCEL	tPC	45	_	45		50	_	ns	
Fast Page Mode Read-Write Cycle Time	†CELCEL	t _{PRWC}	100	_	100	_	105	_	ns	
Access Time from RAS	tRELQV	^t RAC	_	60	_	70	_	80	ns	6, 7
Access Time from CAS	tCELQV	t _{CAC}	_	20	_	20	_	20	ns	6, 8
Access Time from Column Address	†AVQV	tAA	_	30		35	_	40	ns	6, 9
Access Time from Precharge CAS	^t CEHQV	^t CPA		40	_	40	_	45	ns	6
CAS to Output in Low-Z	†CELQX	tCLZ	0	_	0	_	0	_	ns	6
Output Buffer and Turn-Off Delay	tCEHQZ	tOFF	0	20	0	20	0	20	ns	10
Transition Time (Rise and Fall)	tT	tŢ	3	50	3	50	3	50	ns	
RAS Precharge Time	tREHREL	tRP	40		50	_	60	_	ns	
RAS Pulse Width	tRELREH	†RAS	60	10 k	70	10 k	80	10 k	ns	
RAS Pulse Width (Fast Page Mode)	tRELREH	†RASP	60	200 k	70	200 k	80	200 k	ns	
RAS Hold Time	t _{CELREH}	t _{RSH}	20	_	20	_	20		ns	
CAS Hold Time	tRELCEH	tCSH	60	_	70	_	80	_	ns	
CAS Precharge to RAS Hold Time	tCEHREH	tRHCP	40	_	40	_	45		ns	
CAS Pulse Width	^t CELCEH	tCAS	20	10 k	20	10 k	20	10 k	ns	
RAS to CAS Delay Time	†RELCEL	tRCD	20	40	20	50	20	60	ns	11
RAS to Column Address Delay Time	t _{RELAV}	t _{RAD}	15	30	15	35	15	40	ns	12
CAS to RAS Precharge Time	^t CEHREL	tCRP	5	_	5	_	5	_	ns	
CAS Precharge Time	tCEHCEL	tCP	10	_	10	_	10	_	ns	

- 1. V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL}.
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between $V_{\mbox{\scriptsize IH}}$ and $V_{\mbox{\scriptsize IL}}$ (or between $V_{\mbox{\scriptsize IL}}$ and $V_{\mbox{\scriptsize IH}})$ in a monotonic manner.
- AC measurements t_T = 5.0 ns.
- 5. The specifications for t_{RC} (min) and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C \leq T_A \leq 70°C) is ensured.
- Measured with a current load equivalent to 2 TTL (– 200 μA, + 4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- 7. Assumes that $t_{RCD} \le t_{RCD}$ (max).
- 8. Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- 9. Assumes that $t_{RAD} \ge t_{RAD}$ (max).
- 10. t_{OFF} (max) and/or t_{GZ} (max) define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is
- greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.

 12. Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA}.

READ, WRITE, AND READ-WRITE CYCLES (Continued)


	Symi	ool	54410	DA-60	5441	0A-70	54410A-80			
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Row Address Setup Time	†AVREL	†ASR	0	_	0	_	0	_	ns	
Row Address Hold Time	†RELAX	^t RAH	10	_	10	_	10		ns	
Column Address Setup Time	†AVCEL	tASC	0		0	I -	0	_	ns	
Column Address Hold Time	†CELAX	^t CAH	15	_	15	I –	15	_	ns	
Column Address to RAS Lead Time	†AVREH	†RAL	30	_	35	_	40	_	ns	
Read Command Setup Time	tWHCEL	tRCS	0		0	_	0	_	ns	
Read Command Hold Time Referenced to CAS	tCEHWX	^t RCH	0	_	0	_	0	_	ns	13
Read Command Hold Time Referenced to RAS	^t REHWX	tRRH	0	_	0	_	0	_	ns	13
Write Command Hold Time Referenced to CAS	tCELWH	tWCH	10		15	_	15	_	ns	
Write Command Pulse Width	tWLWH	twp	10		15	I –	15	_	ns	
Write Command to RAS Lead Time	^t WLREH	tRWL	20	_	20	_	20	-	ns	
Write Command to CAS Lead Time	tWLCEH	tCWL	20	_	20	_	20	-	ns	
Data in Setup Time	†DVCEL	tDS	0	_	0	_	0	_	ns	14
Data in Hold Time	^t CELDX	t _{DH}	15	_	15	_	15	_	ns	14
Refresh Period	tRVRV	tRFSH	_	16	_	16	_	16	ms	
Write Command Setup Time	tWLCEL	twcs	0	_	0	_	0	_	ns	15
CAS to Write Delay	tCELWL	tcwp	50	_	50	_	50	_	ns	15
RAS to Write Delay	t _{RELWL}	tRWD	90	_	100	_	110	_	ns	15
Column Address to Write Delay Time	†AVWL	tAWD	60	_	65	_	70	_	ns	15
CAS Precharge to Write Delay Time (Page Mode)	†CEHWL	tCPWD	70		70	_	75	_	ns	15
CAS Setup Time for CAS Before RAS Refresh	^t RELCEL	tCSR	5		5	_	5	_	ns	
CAS Hold Time for CAS Before RAS Refresh	^t RELCEH	tCHR	15	-	15	_	15	-	ns	
RAS Precharge to CAS Active Time	^t REHCEL	†RPC	0		0	_	0	_	ns	
CAS Precharge Time for CAS Before RAS Counter Test	[†] CEHCEL	[†] CPT	30	_	40	_	40	_	ns	
RAS Hold Time Referenced to G	^t GLREH	^t ROH	10	_	10		10	_	ns	
G Access Time	^t GLQV	t _{GA}	_	20	_	20	_	20	ns	
G to Data Delay	tGLHDX	tGD	20	_	20	_	20	_	ns	
Output Buffer Turn-Off Delay Time from $\overline{\mathbf{G}}$	^t GHQZ	^t GZ	0	20	0	20	0	20	ns	10


(continued)

- 13. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- These parameters are referenced to CAS leading edge in early write cycles and to W leading edge in late write or read-write cycles.
 twcs, trwp, tcwp, tawp, and tcpwp are not restrictive operating parameters. They are included in the data sheet as electrical characterthe entire cycle; if $t_{\text{CPWD}} > t_{\text{CWD}}$ (min), $t_{\text{RWD}} > t_{\text{RWD}}$ (min), t_{RWD of the data out (at access time) is indeterminate.


READ, WRITE, AND READ-WRITE CYCLES (Continued)

	Symbol		54410A-60		54410A-70		54410A-80]	
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
G Command Hold Time	tWLGL	^t GH	20	_	20	_	20	_	ns	
Write Command Setup Time (Test Mode)	tWLREL	twrs	10	_	10	_	10	_	ns	
Write Command Hold Time (Test Mode)	tRELWH	twTH	10	_	10	_	10	_	ns	
Write to RAS Precharge Time (CAS Before RAS Refresh)	tWHREL	twRP	10	_	10	_	10	_	ns	
Write to RAS Hold Time (CAS Before RAS Refresh)	tRELWL	twrh	10	_	10	_	10	_	ns	
Write Per Bit Setup Time	twbvrel	twBS	0	_	0		0	_	ns	
Write Per Bit Hold Time	†RELWBV	twBH	10	_	10	T —	10	_	ns	
Write Per Bit Selection Setup Time	twdvrel	twds	0	_	0	_	0	_	ns	
Write Per Bit Selection Hold Time	†RELWDV	tWDH	10	_	10	_	10	_	ns	







FAST PAGE MODE READ CYCLE




FAST PAGE MODE EARLY WRITE CYCLE




FAST PAGE MODE READ-WRITE CYCLE




RAS ONLY REFRESH CYCLE (WB/WE and G are Don't Care)




CAS BEFORE RAS REFRESH CYCLE (G and A0-A9 are Don't Care)




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (EARLY WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 16 milliseconds with the device powered up), a wakeup sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The ten address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (RAS) and column address strobe (CAS), into two separate 10-bit address fields. A total of twenty address bits, ten rows and ten columns, will decode one of the 1,048,576 bit locations in the device. RAS active transition is followed by $\overline{\text{CAS}}$ active transition (active = V $_{\text{IL}}$, t $_{\text{RCD}}$ minimum) for all read or write cycles. The delay between RAS and $\overline{\text{CAS}}$ active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external \overline{CAS} signal is ignored until an internal \overline{RAS} signal is available. This "gate" feature on the external \overline{CAS} clock enables the internal \overline{CAS} line as soon as the row address hold time (t_{RAH}) specification is met (and defines t_{RCD} minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the \overline{CAS} clock.

There are three other variations in addressing the 1M×4 RAM: RAMS only refresh cycle, CAS before RAS refresh cycle, and page mode. All three are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with four different cycles: "normal" random read cycle, page mode read cycle, read-write cycle, and page mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in **ADDRESSING THE RAM**, with \overline{RAS} and \overline{CAS} active transitions latching the desired bit location. The write $(\overline{WB/WE})$ input level must be high (V_{IH}) , t_{RCS} (minimum) before the \overline{CAS} active transition, to enable read mode.

Both the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. Both $\overline{\text{CAS}}$ and output enable $(\overline{\text{G}})$ control read access time: $\overline{\text{CAS}}$ must be active before or at t_{RCD} maximum and $\overline{\text{G}}$ must be active transition data out (Q) at t_{RAC} (access time from $\overline{\text{RAS}}$ active transition). If the t_{RCD} maximum is exceeded and/or $\overline{\text{G}}$ active transition does not occur in time, read access time is determined by either the $\overline{\text{CAS}}$ or $\overline{\text{G}}$ clock active transition (tCAC or tGA).

tion (t_{CAC} or t_{GA}).

The RAS and CAS clocks must remain active for a minimum time of t_{RAS} and t_{CAS} respectively, to complete the read cycle. WB/WE must remain high throughout the cycle, and for time t_{RRH} or t_{RCH} after RAS or CAS inactive transition, respectively, to maintain the data at that bit location. Once RAS transitions to inactive, it must remain inactive for a minimum

time of t_{RP} to precharge the internal device circuitry for the next active cycle. Q is valid, but not latched, as long as the \overline{CAS} and \overline{G} clocks are active. When either the \overline{CAS} or \overline{G} clock transitions to inactive, the output will switch to High Z (three-state) t_{OFF} or t_{GZ} after the inactive transition.

WRITE CYCLE

The user can write to the DRAM with any of four cycles: early write, late write, page mode early write, and page mode readwrite. Early and late write modes are discussed here, while page mode write operations are covered in another section.

 $\bar{\bf A}$ write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of $\bar{\bf WB}/\bar{\bf WE}$ to active (V_{IL}). Early and late write modes are distinguished by the active transition of $\bar{\bf WB}/\bar{\bf WE}$, with respect to $\bar{\bf CAS}$. Minimum active time t_{RAS} and t_{CAS}, and precharge time t_{RP} apply to write mode, as in the read mode.

An early write cycle is characterized by $\overline{\text{WB}}/\overline{\text{WE}}$ active transition at minimum time t_{WCS} before $\overline{\text{CAS}}$ active transition. Data in (D) is referenced to $\overline{\text{CAS}}$ in an early write cycle. $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks must stay active for t_{RWL} and t_{CWL} , respectively, after the start of the early write operation to complete the cycle.

Q remains in three-state condition throughout an early write cycle because $\overline{WB/WE}$ active transition precedes or coincides with \overline{CAS} active transition, keeping data-out buffers and \overline{G} disabled.

A late write cycle (referred to as \overline{G} -controlled write) occurs when $\overline{WB/WE}$ active transition is made after \overline{CAS} active transition. $\overline{WB/WE}$ active transition could be delayed for almost 10 microseconds after \overline{CAS} active transition, $(t_{RCD} + t_{CWD} + t_{RWL} + 2t_T) \le t_{RAS}$, if other timing minimums $(t_{RCD}, t_{RWL}, t_{RCD}) = t_{RCD}$, the with the properties of the properties

READ-WRITE CYCLE

A read-write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the WRITE CYCLE section, except WB/WE must remain high for t_{CWD} minimum after the CAS active transition, to guarantee valid Q before writing the bit.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 1024 column locations on a selected row of the 1M \times 4 dynamic RAM. Read access time in page mode (tCAC) is typically half the regular $\overline{\text{RAS}}$ clock access time, tRAC. Page mode operation consists of keeping $\overline{\text{RAS}}$ active while toggling $\overline{\text{CAS}}$ between VIH and VIL. The row is latched by $\overline{\text{RAS}}$ active transition, while each $\overline{\text{CAS}}$ active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read, write, or read-write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, \overline{CAS} transitions to inactive for minimum t_{CP}, while \overline{RAS} remains low (V_{|L}). The second \overline{CAS} active transition while \overline{RAS} is low initiates the first page mode cycle (tp_C or tp_{RWC}). Either a read, write, or

read-write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by $t_{\rm RASP}$. Page mode operation is ended when $\overline{\rm RAS}$ transitions to inactive, coincident with or following $\overline{\rm CAS}$ inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically refreshed (recharged) to maintain the correct bit state. Bits in the MCM54410A require refresh every 16 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM54410A. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 16 milliseconds on the MCM54410A.

A normal read, write, or read-write operation to the RAM will refresh all the bits associated with the particular row decoded. Three other methods of refresh, RAS-only refresh, CAS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

 $\overline{\text{RAS}}$ -only refresh consists of $\overline{\text{RAS}}$ transition to active, latching the row address to be refreshed, while $\overline{\text{CAS}}$ remains high (V_{IH}) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CAS Before RAS Refresh

CAS before RAS refresh is enabled by bringing CAS active before RAS. This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in

during the previous cycle (hidden refresh). WB/WE must be inactive for time t_{WRP} before and time t_{WRH} after RAS active transition to prevent switching the device into **test mode**.

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding \overline{CAS} active at the end of a read or write cycle, while \overline{RAS} cycles inactive for t_{RP} and back to active, starts the hidden refresh. This is essentially the execution of a \overline{CAS} before \overline{RAS} refresh from a cycle in progress (see Figure 1). $\overline{WB/WE}$ is subject to the same conditions with respect to \overline{RAS} active transition (to prevent test mode cycle) as in \overline{CAS} before \overline{RAS} refresh.

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a CAS before RAS refresh counter test. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 1024 cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed after a minimum of eight CAS before RAS initialization cycles. Test procedure:

- 1. Write "0"s into all memory cells with normal write mode.
- Select a column address, read "0" out and write "1" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 1024 times.
- Read the "1"s which were written in step 2 in normal read mode.
- Using the same starting column address as in step 2, read "1" out and write "0" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 1024 times.
- Read "0"s which were written in step 4 in normal read mode.
- 6. Repeat steps 1 to 5 using complement data.




Figure 1. Hidden Refresh Cycle

TEST MODE

The internal organization of this device ($512K \times 8$) allows it to be tested as if it were a $512K \times 4$ DRAM. Nineteen of the twenty addresses are used when operating the device in test mode. Column address A0 is ignored by the device in test mode. A test mode cycle reads and/or writes data to a bit in each of eight 512K blocks (B0–B7) in parallel. External data out is determined by the internal test mode logic of the device.

See the following truth table and test mode block diagram.

W, CAS before RAS timing puts the device in "Test Mode" as shown in the test mode timing diagram. A CAS before RAS or a RAS only refresh cycle puts the device back into normal mode. Refresh is performed in test mode by using a W, CAS before RAS refresh cycle which uses internal refresh address counter.

TEST MODE TRUTH TABLE

D	B0, B1	B2, B3	B4, B5	B6, B7	Q
0	0	0	0	0	1
1	1	1	1	1	1
_		0			

TEST MODE AC OPERATING CONDITIONS AND CHARACTERISTICS


(V_{CC} = 5.0 V ±10%, T_A = 0 to 70°C, Unless Otherwise Noted)


READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Symbol		54410A-60		54410A-70		54410A-80			
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	tRELREL	tRC	115	_	135		155	_	ns	5
Fast Page Mode Cycle Time	†CELCEL	tPC	50	_	50	_	55	_	ns	
Access Time from RAS	†RELQV	^t RAC	_	65		75		85	ns	6, 7
Access Time from CAS	t _{CELQV}	tCAC	_	25	_	25		25	ns	6, 8
Access Time from Column Address	†AVQV	†AA	_	35		40	_	45	ns	6, 9
Access Time from Precharge CAS	t _{CEHQV}	tCPA	_	45	_	45	_	50	ns	6
RAS Pulse Width	tRELREH	t _{RAS}	65	10 k	75	10 k	85	10 k	ns	
RAS Pulse Width (Fast Page Mode)	tRELREH	tRASP	65	200 k	75	200 k	85	200 k	ns	
RAS Hold Time	†CELREH	tRSH	25	_	25	_	25		ns	
CAS Hold Time	tRELCEH	tcsH	65	_	75	_	85	_	ns	
CAS Precharge to RAS Hold Time	tCEHREH	tRHCP	45	_	45	_	50	-	ns	
CAS Pulse Width	†CELCEH	tCAS	25	10 k	25	10 k	25	10 k	ns	
Column Address to RAS Lead Time	t _{AVREH}	t _{RAL}	35	_	40	_	45	_	ns	


- 1. VIH min and VII max are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IH} and V_{IH}) in a monotonic manner.
- 4. AC measurements t_T = 5.0 ns.
- The specifications for t_{RC} (min) and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is ensured.
- Measured with a current load equivalent to 2 TTL (– 200 μA, + 4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- Assumes that t_{RCD} ≤ t_{RCD} (max).
- Assumes that t_{RCD} ≥ t_{RCD} (max).
- 9. Assumes that $t_{RAD} \ge t_{RAD}$ (max).

$\overline{\textbf{WRITE}}, \overline{\textbf{CAS}} \ \textbf{BEFORE} \ \overline{\textbf{RAS}} \ \textbf{REFRESH CYCLE} \ (\textbf{TEST MODE ENTRY}) \\ (\textbf{D and A0-A9 are Don't Care})$







TEST MODE-EARLY WRITE CYCLE




TEST MODE-FAST PAGE MODE READ CYCLE




TEST MODE-FAST PAGE MODE EARLY WRITE CYCLE



TEST MODE BLOCK DIAGRAM



ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers— MCM54410AN60 MCM54410AN70 MCM54410AN80 MCM54410AN60R2 MCM54410AN70R2 MCM54410AN80R2 MCM54410AZ60 MCM54410AZ70 MCM54410AZ80

Advance Information

512K x 8 CMOS Dynamic RAM Page Mode

The MCM54800A is a 0.7μ CMOS high-speed, dynamic random access memory. It is organized as 524,288 eight-bit words and fabricated with CMOS silicon-gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost.

The MCM54800A requires only 10 address lines; row and column address inputs are multiplexed. The device is packaged in a standard 400-mil-wide J-lead small outline package, and a 100-mil zig-zag in-line package (ZIP).

- Three-State Data Output
- Fast Page Mode
- TTL-Compatible Inputs and Outputs
- RAS Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- Self Refresh (MCM5V4800A only)
- 1024 Cycle Refresh:
 MCM54800A = 16 ms
 MCM5L4800A and MCM5V4800A = 128 ms
- Fast Access Time (t_{RAC})
 MCM54800A-70, MCM5L4800A-70, and
 MCM5V4800A-70 = 70 ns (Max)
 MCM54800A-80, MCM5L4800A-80, and
 MCM5V4800A-80 = 80 ns (Max)

MCM5V4800A-80 = 80 ns (Max) MCM54800A-10, MCM5L4800A-10, and MCM5V4800A-10 = 100 ns (Max)

Low Active Power Dissipation:
 MCM54800A-70, MCM5L4800A-70, and
 MCM5V4800A-70 = 578 mW (Max)
 MCM54800A-80, MCM5L4800A-80, and
 MCM5V4800A-80 = 495 mW (Max)
 MCM54800A-10, MCM5L4800A-10, and
 MCM5V4800A-10 = 440 mW (Max)

Low Standby Power Dissipation:

MCM54800A, MCM5L4800A, and MCM5V4800A = 11 mW (Max, TTL Levels)

MCM54800A = 5.5 mW (Max, CMOS Levels)

MCM5L4800A and MCM5V4800A = 1.1 mW (Max, CMOS Levels)

• Battery Backup Power Dissipation:

MCM5L4800A = 1.7 mW (Max, Battery Backup Mode, t_{RC} = 125 μs)
• Self Refresh Power Dissipation:

MCM5V4800A = 1.1 mW (Max, Self Refresh Mode)

PIN NAMES A0-A8, A9R Address Inputs RAS Row Address Strobe W Write Input G Output Enable DQ0-DQ7 Data Input/Output VCC Power Supply (+ 5 V) VSS Ground NC No Connect

VSSGround

This document contains information on a new product. Specifications and information herein are subject to change without notice.

MCM54800A MCM5L4800A MCM5V4800A



J PACKAGE 400 MIL SOJ CASE 810

Z PACKAGE PLASTIC ZIG-ZAG IN-LINE CASE TBD

PIN ASSIGNMENT							
400-МІ	10	100-MIL ZIP					
VCC			0-MII 1	2 4 5 8 8 8 10 112 114 116 118	CAS DQ5 DQ7 VCC DQ1 DQ3 W A9R		
		V _{CC} A4 A6	21 23 25 27	20 22 24 26 28	A3 VSS A5 A7 NC		

BLOCK DIAGRAM DQ0-DQ7 DATA IN BUFFER DATA OUT NO. 2 CLOCK CAS BUFFER G GENERATOR COLUMN COLUMN DECODER BUFFERS (9) A2 АЗ SENSE AMP REFRESH Α4 CONTROLLER/ I/O GATING COUNTER (10) Α5 Α6 ROW ADDRESS 512 x 8 BUFFERS (10) Α8 ROW DECODER A9R MEMORY 1024 ARRAY RAS NO. 1 CLOCK 1024 x 512 x 8 GENERATOR SUBSTRATE Vcc GENERATOR Vss

ABSOLUTE MAXIMUM RATING (See Note)

ABSOLUTE MAXIMUM RATING (See Note)			
Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	-1 to +7	٧
Voltage Relative to V _{SS} for Any Pin Except V _{CC}	V _{in} , V _{out}	-1 to +7	٧
Data Out Current	lout	50	mA
Power Dissipation	PD	600	mW
Operating Temperature Range	TA	0 to 70	°C
Storage Temperature Range	T _{sta}	- 55 to +150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERAT-ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧	1
	V _{SS}	0	0	0		
Logic High Voltage, All Inputs	V _{IH}	2.4	_	6.5	٧	1
Logic Low Voltage, All Inputs Except DQ0-DQ7	V _{IL}	-1.0*	_	0.8	٧	1
Logic Low Voltage, DQ0-DQ7	VII	- 0.5**		0.8	٧	1

^{*- 2.5} V at pulse width ≤ 20 ns

DC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current	l _{CC1}			mA	2, 3
MCM54800A-70, MCM5L4800A-70, and MCM5V4800A-70, t _{RC} = 130 ns	00.		105		
MCM54800A-80, MCM5L4800A-80, and MCM5V4800A-80, t_{RC} = 150 ns		_	90		
MCM54800A-10, MCM5L4800A-10, and MCM5V4800A-10, t_{RC} = 180 ns		_	80		
V_{CC} Power Supply Current (Standby) ($\overline{RAS} = \overline{CAS} = V_{IH}$)	ICC2		2	mA	
V _{CC} Power Supply Current During RAS Only Refresh Cycles (CAS = V _{IH})	lCC3			mA	2, 3
MCM54800A-70, MCM5L4800A-70, and MCM5V4800A-70, t _{RC} = 130 ns		_	105		
MCM54800A-80, MCM5L4800A-80, and MCM5V4800A-80, t_{RC} = 150 ns			90		
MCM54800A-10, MCM5L4800A-10, and MCM5V4800A-10, t _{RC} = 180 ns			80		
V_{CC} Power Supply Current During Fast Page Mode Cycle ($\overline{RAS} = V_{IL}$)	ICC4			mA	2, 3
MCM54800A-70, MCM5L4800A-70, and MCM5V4800A-70, tpC = 45 ns		_	75		
MCM54800A-80, MCM5L4800A-80, and MCM5V4800A-80, $t_{PC} = 50$ ns			65		
MCM54800A-10, MCM5L4800A-10, and MCM5V4800A-10, tpC = 60 ns			60		
V_{CC} Power Supply Current (Standby) ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2 \text{ V}$) MCM54800A	ICC5	_	1.0	mA	
MCM5L4800A and MCM5V4800A		_	200	μΑ	
V _{CC} Power Supply Current During CAS Before RAS Refresh Cycle	ICC6			mA	2
MCM54800A-70, MCM5L4800A-70, and MCM5V4800A-70, t _{RC} = 130 ns		_	105		
MCM54800A-80, MCM5L4800A-80, and MCM5V4800A-80, t_{RC} = 150 ns		_	90		
MCM54800A-10, MCM5L4800A-10, and MCM5V4800A-10, t _{RC} = 180 ns		_	80		
V _{CC} Power Supply Current, Battery Backup Mode—MCM5L4800A Only	ICC7	_	300	μΑ	2, 4
(t _{RC} = 125 μs; t _{RAS} = 1μs; CAS = CAS Before RAS Cycle or 0.2 V;					
A0–A8, A9R, \overline{W} , D = V_{CC} – 0.2 V or 0.2 V)					
V _{CC} Power Supply Current, Self Refresh Mode—MCM5V4800A Only	I _{CC8}		200	μΑ	
$(\overline{RAS} = \overline{CAS} = V_{IL}; A0-A8, A9R, \overline{W}, \overline{G} = V_{CC} - 0.2 \text{ V or } 0.2 \text{ V};$					
DQ0-DQ7 = V _{CC} - 0.2 V, 0.2 V, or Open)			İ		
Input Leakage Current (0 V ≤ V _{in} ≤ 7.0 V)	l _{lkg(l)}	-10	10	μА	
Output Leakage Current (0 V \leq V _{out} \leq 7.0 V, Output Disable)	l _{lkg(O)}	-10	10	μΑ	
Output High Voltage (I _{OH} = -5 mA)	VOH	2.4		V	
Output Low Voltage (I _{OL} = 4.2 mA)	VOL		0.4	V	

$\textbf{CAPACITANCE} \text{ (f = 1.0 MHz, } T_{\mbox{\scriptsize A}} = 25^{\circ}\mbox{\scriptsize C}, \ \mbox{\scriptsize V}_{\mbox{\scriptsize CC}} = 5 \ \mbox{\scriptsize V, periodically sampled, not 100\% tested)}$

Parameter		Symbol	Max	Unit	Notes
Input Capacitance	A0-A8, A9R	C _{in}	5	pF	5
	\overline{RAS} , \overline{CAS} , \overline{W} , \overline{G}		7		
Input/Output Capacitance (CAS = VIH to Disable Output)	DQ0-DQ7	Cout	7	pF	5

- 1. All voltages referenced to $V_{\mbox{SS}}$.
- Current is a function of cycle rate and output loading. Maximum currents are at the specified cycle time (min) with the output open.
 Column address can be changed once or less while RAS = V_{IL} and CAS = V_{IH}.
- t_{RAS} (max) = 1 μs is only applied to refresh of battery-back up. t_{RAS} (max) = 10 μs is applied to functional operating.
 Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: C = IΔt/ΔV.

^{**- 2.0} V at pulse width ≤ 20 ns

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

READ, WRITE, AND READ-MODIFY-WRITE CYCLES (See Notes 1, 2, 3, and 4)

Parameter	Symi	ool	MCM5L4	800A-70 1800A-70 1800A-70	MCM5L4	800A-80 1800A-80 1800A-80	MCM54800A-10 MCM5L4800A-10 MCM5V4800A-10		Unit	Notes
	Std	Alt	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	^t RELREL	tRC	130	_	150	_	180	_	ns	5
Read-Modify-Write Cycle Time	tRELREL.	tRWC	185	-	205	_	245	_	ns	5
Page Mode Cycle Time	†CELCEL	tPC	45		50	_	60	_	ns	
Page Mode Read-Modify-Write Cycle Time	†CELCEL	^t PRWC	100	_	105	_	125		ns	
Access Time from RAS	†RELQV	†RAC		70		80	_	100	ns	6,8,9
Access Time from CAS	^t CELQV	t _{CAC}	_	20	_	20	_	25	ns	6, 8
Access Time from Column Address	†AVQV	tAA	_	35	_	40		50	ns	6, 9
Access Time from CAS Precharge	[†] CEHQV	^t CPA		40		45	_	55	ns	6
CAS to Output in Low-Z	tCELQX	^t CLZ	0	-	0	_	0	_	ns	6
Output Buffer Turn-Off Delay	[†] CEHQZ	tOFF	0	20	0	20	0	20	ns	7
Transition Time (Rise and Fall)	t _T	t _T	3	50	3	50	3	50	ns	
RAS Precharge Time	tREHREL	t _{RP}	50	_	60	_	70	_	ns	
RAS Pulse Width	^t RELREH	^t RAS	70	10,000	80	10,000	100	10,000	ns	
RAS Pulse Width (Page Mode)	^t RELREH	†RASP	70	100,000	80	100,000	100	100,000	ns	
RAS Hold Time	tCELREH	tRSH	20	_	20	_	25	_	ns	
CAS Hold Time	^t RELCEH	tCSH	70		80	_	100	_	ns	
CAS Pulse Width	†CELCEH	tCAS	20	10,000	20	10,000	25	10,000	ns	
RAS to CAS Delay Time	†RELCEL	tRCD	20	50	20	60	25	75	ns	8
RAS to Column Address Delay Time	tRELAV	t _{RAD}	15	35	15	40	20	50	ns	9
CAS to RAS Precharge Time	^t CEHREL	tCRP	5	_	5	_	10	_	ns	
CAS Precharge Time (Page Mode Only)	†CEHCEL	^t CP	10	_	10	_	10	_	ns	
RAS Hold Time From CAS Precharge (Page Mode Only)	^t CEHREH	^t RHCP	40	-	45	_	55	_	ns	
Row Address Setup Time	tAVREL	†ASR	0	_	0	_	0		ns	
Row Address Hold Time	†RELAX	^t RAH	10		10	_	15	_	ns	
Column Address Setup Time	†AVCEL	†ASC	0	_	0	_	0	_	ns	
Column Address Hold Time	†CELAX	^t CAH	15	_	15	_	20	_	ns	
Column Address Hold Time Referenced to RAS	†RELAX	t _{AR}	55	_	60	_	75	_	ns	
Column Address to RAS Lead Time	t _{AVREH}	†RAL	35		40		50		ns	antinued)

(continued)

- 1. V_{IH} min and V_{IL} max are reference levels for measuring timing <u>of input signals. Transition times</u> are measured between V_{IH} and V_{IL}.
 2. An initial pause of 100 μs is required after power-up followed by 8 RAS only refresh cycles or 8 CAS before RAS refresh cycles, before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- A C measurements t_T = 5.0 ns.
 The specifications for t_{PC} (min) and t_{PWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range (0 ≤ T_A ≤ 70°C) is assured.
 Measured with a current load equivalent to 2 TTL (– 200 μA, + 4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V
- and $V_{OI} = 0.8 \text{ V}$.
- 7. toff (max) and to (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage
- Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{QAC} . Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA} .

READ, WRITE, AND READ-MODIFY-WRITE CYCLES (Continued)


Parameter	Symbol		MCM54800A-70 MCM5L4800A-70 MCM5V4800A-70		MCM54800A-80 MCM5L4800A-80 MCM5V4800A-80		MCM54800A-10 MCM5L4800A-10 MCM5V4800A-10		Unit	Notes
	Std	Alt	Min	Max	Min	Max	Min	Max		
Read Command Setup Time	tWHCEL	tRCS	0	_	0		0		ns	
Read Command Hold Time	t _{CEHWX}	tRCH	0	_	0	_	0	_	ns	10
Read Command Hold Time Referenced to RAS	[†] REHWX	tRRH	0	_	0	_	0		ns	10
Write Command Hold Time	[†] CELWH	twcH	15	_	15	_	20		ns	
Write Command Hold Time Referenced to CAS	^t RELWH	twcr	55	_	60	_	75		ns	
Write Command Pulse Width	twLwH	tWP	15	_	15	_	20		ns	
Write Command to RAS Lead Time	†WLREH	tRWL	20	_	20	_	25	_	ns	
Write Command to CAS Lead Time	tWLCEH	tCWL	20	_	20	_	25	_	ns	
Data in Setup Time	†DVCEL	tDS	0	_	0	_	0	_	ns	11
Data in Hold Time	^t CELDX	tDH	15	_	15		20	_	ns	11
Data in Hold Time Referenced to $\overline{\mbox{RAS}}$	^t RELDX	tDHR	55	_	60		75		ns	
Refresh Period MCM54800A MCM5L4800A and MCM5V4800A	^t RVRV	tRFSH		16 128	_	16 128	_	16 128	ms	
Write Command Setup Time	tWLCEL	twcs	0	_	0	_	0		ns	12
CAS to Write Delay	^t CELWL	tCWD	50	_	50	_	60		ns	12
RAS to Write Delay	tRELWL	tRWD	100	_	110	_	135	_	ns	12
Column Address to Write Delay	t _{AVWL}	tAWD	65	_	70	_	85	_	ns	12
CAS Precharge to Write Delay	^t CEHWL	tCPWD	70	_	75	_	90		ns	12
CAS Setup Time for CAS Before RAS Cycle	[†] RELCEL	^t CSR	5	_	5	_	5	_	ns	
CAS Hold Time for CAS Before RAS Cycle	^t RELCEH	tCHR	15	_	15		20	_	ns	
RAS Precharge to CAS Active Time	†REHCEL	tRPC	0	_	0	_	0	_	ns	
CAS Precharge Time (CAS Before RAS Counter Test)	[†] CEHCEL	tCPT	40	_	40	_	50	_	ns	
RAS Hold Time Referenced to G	^t GLREH	tROH	10	_	10	-	20	_	ns	
G Access Time	tGLQV	†GA	_	20		20		25	ns	6
G to Data Delay	^t GLHDX	tGD	20		20		25		ns	
Output Buffer Turn-Off Delay Time from $\overline{\mathbf{G}}$	^t GHQZ	t _{GZ}	0	20	0	20	0	25	ns	7
G Command Hold Time	tWLGL	†GH_	20	_	20	_	25	_	ns	
Output Disable Setup Time	†GLCEL	tgps	0	_	0	_	0	_	ns	

Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
 These parameters are referenced to CAS leading edge in early write cycles and to W leading edge in late write or read-write cycles.
 t_{WCS}, t_{RWD}, t_{CWD}, t_{CPWD}, and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical charactertistics only. If twos two two the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If tcwp≥tcwp (min), tcpwp≥tcpwp (min), tgwp≥tgwp (min), tgwp≥tgwp (min), tgwp≥tgwp (min), tgwp≥tgwp (min), tgwp≥tgwp (min), tgwp≥tgwp (min), tgwp>tgwp (min), tgwp>tgwp (min), tgwp>tgwp (min), tgwp>tgwp (min), tgwp>tgwp (min), tgwp (m out (at access time) is indeterminate.


SELF REFRESH CYCLE


Parameter	Symbol		MCM5L4800A-70 MCM		MCM5L4	800A-80 1800A-80 1800A-80	MCM54800A-10 MCM5L4800A-10 MCM5V4800A-10		Unit	Notes
	Std	Alt	Min	Max	Min	Max	Min	Max		
RAS Pulse Width (CAS Before RAS Self Refresh, MCM5V4800A Only)	^t RELREHS	†RASS	100		100	_	100	_	μS	
RAS Prechange Time (CAS Before RAS Self Refresh, MCM5V4800A Only)	†REHRELS	tRPS	130		150	_	180	_	ns	
CAS Hold Time (CAS Before RAS Self Refresh, MCM5V4800A Only)	^t REHCEH	tCHS	- 50		-60		-70	_	ns	

READ CYCLE




EARLY WRITE CYCLE






READ-MODIFY-WRITE CYCLE




FAST PAGE MODE READ CYCLE -- t RASP-- t_{AR} RAS V_{IL} -**←**t_{СР}→ t RHCP t CRP-⋖ ⋗ ¹crp - tcas-۷_H tCAS-CAS - ^t RAL t CSH -t CAH TASC <→ t CAH t ASR ^t CAH COLUMN ADDRESS COLUMN COLUMN - t RCS -t_{RCS} t RCS t RCH - t RCH t RCH--^t ROH - t CPA --t cpa V_{IL} t CACt CAC t_{CAC} ► t_{OFF} - ^tOFF <─ toff t RAC -t GZ | −¹GZ - ^t GZ **-** t_{CLZ} t_{CLZ}-DQ0-DQ7 DATA OUT DATA OU DATA OUT




FAST PAGE MODE READ-MODIFY-WRITE CYCLE -- ^trasp - tar-V_{IH} -- tcsh RAS V_{IL} — ^tPRWC CRP -trsh - t_{RCD} -t_{CP} tCAH v_{IH} -^tCAS CAS CAS $V_{IL} - t_{RAD}$ t_{RAL} -t_{CAH} t CAH tASC ^tASC ^tASC COL COL COL A0-A8 - t_{RAH} -t asr v_{IH} — ROW A9R I+t RWL-► t CWD ^tRWD t CPWD t CWL t CPWD ^tRCS — tcwp <--tcwL v_{IH} — W - [†] AWD - ^tawd † RCS -t RCS t CWL -t wp t AA t wp – ^tGA t GA - t GA ۷_{IH} -G VIL t GD t CAC t GZ t DS t_{GD} ^tGD t CAC - t_{DS} t CAC ^tGZ -†RAC t_{DS} t GZ 👆 t_{CLZ} t_{CLZ} -DQ0-DQ7 V_{IH} /V_{OH} — VIL /VOL -– t DH – t_{DH} -tDH DATA OUT DATA IN DATA OUT DATA IN DATA OUT DATA IN


RAS ONLY REFRESH CYCLE




CAS BEFORE RAS REFRESH CYCLE




CAS BEFORE RAS SELF REFRESH CYCLE (MCM5V4800A ONLY)




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power-up, an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight RAS-Only Refresh cycles or CAS-Before-RAS Refresh cycles to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 16 milliseconds with the device powered up), a wakeup sequence of eight RAS-Only Refresh cycles or CAS-Before-RAS Refresh cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The ten address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks and will decode one of the 524,288 bit locations in the device. The row address strobe ($\overline{R}AS$) latches 10 row addresses, and the column access strobe CAS latches nine column addresses. $\overline{R}AS$ active transition followed by $\overline{C}AS$ active transition (active = V_{IL} , t_{RCD} minimum) follows $\overline{R}AS$ on all read or write cycles. The delay between $\overline{R}AS$ and $\overline{C}AS$ active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the $\overline{R}AM$.

There are three other variations in addressing the 512K x 8 RAM: RAS only refresh cycle, CAS before RAS refresh cycle, and page mode. All three are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with four different cycles: "normal" random read cycle, page mode read cycle, read-write cycle, and page mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with \overline{RAS} and \overline{CAS} active transitions latching the desired bit location. The write (\overline{W}) input level must be high (V_{IH}) , t_{RCS} (minimum) before the \overline{CAS} active transition, to enable read mode.

Both the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. Both $\overline{\text{CAS}}$ and output enable $(\overline{\text{G}})$ control read access time: $\overline{\text{CAS}}$ must be active before or at tRCD maximum, and $\overline{\text{G}}$ must be active tRAC-tGA (both minimum) to guarantee valid data out (Q) at tRAC (access time from $\overline{\text{RAS}}$ active transition). If the tRCD maximum is exceeded and/or $\overline{\text{G}}$ active transition does not occur in time, read access time is determined by either the $\overline{\text{CAS}}$ or $\overline{\text{G}}$ clock active transition (tCAC or tGA).

The RAS and CAS clocks must remain active for a minimum time of thas and toas respectively, to complete the read cycle. We must remain high throughout the cycle, and for time than or the that after RAS or CAS inactive transition, respectively, to maintain the data at that bit location. Once RAS transitions to inactive, it must remain inactive for a minimum time of the than the thin the than the thin that the thin that the thin the

WRITE CYCLE

The user can write to the DRAM with any of four cycles: early write, late write, page mode early write, and page mode readwrite. Early and late write modes are discussed here, while page mode write operations are covered in a separate section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of \overline{W} to active (V_{IL}) . Early and late write modes are distinguished by the active transition of \overline{W} , with respect to \overline{CAS} . Minimum active time t_{RAS} and t_{CAS} , and precharge time t_{RP} apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time t_{WCS} before \overline{CAS} active transition. Data in (D) is referenced to \overline{CAS} in an early write cycle. \overline{RAS} and \overline{CAS} clocks must stay active for t_{RWL} and t_{CWL} , respectively, after the start of the early write operation to complete the cycle.

Q remains in three-state condition throughout an early write cycle because \overline{W} active transition precedes or coincides with \overline{CAS} active transition, keeping data-out buffers and \overline{G} disabled.

A late write cycle (referred to as \overline{G} -controlled write) occurs when \overline{W} active transition is made after \overline{CAS} active transition. \overline{W} active transition could be delayed for almost 10 microseconds after \overline{CAS} active transition, (thCD+tCWD+tRWL+2tT) \leq thAS, if other timing minimums (thCD, thWL, and th) are maintained. D is referenced to \overline{W} active transition in a late write cycle. Output buffers are enabled by \overline{CAS} active transition but outputs are switched off by \overline{G} inactive transition, which is required to write to the device. Q may be indeterminate—see note 12 of ac operating conditions table. \overline{RAS} and \overline{CAS} must remain active for the \overline{W} active transition to complete the write cycle. \overline{G} must remain inactive for the \overline{W} active transition to complete the write cycle.

READ-WRITE CYCLE

A read-write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the **WRITE CYCLE** section, except \overline{W} must remain high for t_{CWD} minimum after the \overline{CAS} active transition, to guarantee valid Q before writing the bit.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 1024 column locations on a selected row of the 512K x 8 dynamic RAM. Read access time in page mode (t_CAC) is typically half the regular $\overline{\text{RAS}}$ clock access time, t_RAC. Page mode operation consists of keeping $\overline{\text{RAS}}$ active while toggling $\overline{\text{CAS}}$ between V_IH and V_IL. The row is latched by $\overline{\text{RAS}}$ active transition, while each $\overline{\text{CAS}}$ active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read, write, or read-write cycle, as described in the prior sections. Once the timing requirements for the first cycle are met, \overline{CAS} transitions to inactive for minimum t_{CP} , while \overline{RAS} remains low (V_{IL}) . The second \overline{CAS} active transition while \overline{RAS} is low initiates the first page mode cycle (tp_C or tp_Rw_C). Either a read, write, or read-write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by tRASP. Page mode operation is ended when \overline{RAS} transitions to inactive, coincident with or following \overline{CAS} inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the MCM54800A require refresh every 16 milliseconds, while refresh for the MCM5L4800A and MCM5V4800A is 128 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM54800A, and 124.8 microseconds for the MCM54800A and MCM5V4800A. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 16 milliseconds on the MCM54800A, and 128 milliseconds for the MCM5L4800A and MCM5V4800A

A normal read, write, or read-write operation to the RAM will refresh all the bits (4096) associated with the particular row decodes. Three other methods of refresh, RAS-only refresh, CAS before RAS refresh, hidden refresh, and self refresh (MCM5V4800A only) are available on this device for greater system flexibility.

RAS-Only Refresh

 $\overline{\text{RAS}}$ -only refresh consists of $\overline{\text{RAS}}$ transition to active, latching the row address to be refreshed, while $\overline{\text{CAS}}$ remains high (V_{IH}) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CAS Before RAS Refresh

CAS before RAS refresh is enabled by bringing CAS active before RAS. This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during this automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh).

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding $\overline{\text{CAS}}$ active at the

end of a read or write cycle, while $\overline{\text{RAS}}$ cycles inactive for t_{RP} and back to active, starts the hidden refresh. This is essentially the execution of a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh from a cycle in progress (see Figure 1).

Self Refresh (MCM5V4800A Only)

The self refresh is a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh where $\overline{\text{RAS}}$ is held low for a period greater than t_{RASS} (100 microseconds). After this time, an internal timer activates a refresh operation of consecutive row addresses in the dynamic RAM. The self refresh mode is exited when either $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ transitions to high (V_{IH}). Because of the long periods involved for this method of refresh, it is recommended that the self refresh mode only be used for long periods of standby, such as a battery backup.

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a CAS before RAS refresh counter test. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 1024 cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed after a minimum of eight CAS before RAS initialization cycles. Test procedure:

- 1. Write "0"s into all memory cells with normal write mode.
- Select a column address, read "0" out and write "1" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 1024 times.
- Read the "1"s which were written in step 2 in normal read mode.
- 4. Using the same starting column address as in step 2, read "1" out and write "0" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 1024 times.
- 5. Read "0"s which were written in step 4 in normal read mode.
- 6. Repeat steps 1 to 5 using complement data.





Figure 1. Hidden Refresh Cycle

ORDERING INFORMATION (Order by Full Part Number)



Product Preview

512K x 9 CMOS Dynamic RAM

Fast Page Mode

The MCM54900A is a 0.7μ CMOS high-speed, dynamic random access memory. It is organized as 524,288 nine-bit words and fabricated with CMOS silicon-gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost.

The MCM54900A requires only 10 address lines; row and column address inputs are multiplexed. The device is packaged in a standard 400-mil SOJ plastic package and 100-mil zig-zag in-line package (ZIP).

- · Three-State Data Output
- Fast Page Mode
- · TTL-Compatible Inputs and Outputs
- RAS Only Refresh
- CAS Before RAS Refresh
- · Hidden Refresh
- Self Refresh (MCM5V4900A only)
- 1024 Cycle Refresh:

MCM54900A = 16 ms MCM5L4900A and MCM5V4900A = 128 ms

MCM5L4900A and MCM5V4900A
 Fast Access Time (tRAC)

MCM54900A - 70, MCM5L4900A - 70, and MCM5V4900A - 70 = 70 ns (Max) MCM54900A - 80, MCM5L4900A - 80, and MCM5V4900A - 80 = 80 ns (Max) MCM54900A - 10, MCM5L4900A - 10, and MCM5V4900A - 10 = 100 ns (Max)

• Low Active Power Dissipation:

MCM54900A -70, MCM5L4900A -70, and MCM5V4900A -70 = 633 mW (Max) MCM54900A - 80, MCM5L4900A - 80, and MCM5V4900A - 80 = 550 mW (Max) MCM54900A -10, MCM5L4900A -10, and MCM5V4900A -10 = 495 mW (Max)

- · Low Standby Power Dissipation:
 - MCM54900A, MCM5L4900A, and MCM5V4900A = 5.5 mW (Max. TTL Levels)
- Battery Backup Power Dissipation:
 - MCM5L4900A = 1.7 mW (Max, battery backup mode, t_{RC} =125 μ s)
- · Self Refresh Power Dissipation:

MCM5V4900A = 1.1 mW (Max, self refresh mode)

MCM54900A MCM5L4900A MCM5V4900A

This document contains information on a new product. Specifications and information herein are subject to change without notice.

PIN ASSIGNMENT - MCM54900A

VCC DOO DOO DOO DOO DOO DOO DOO DOO DOO D	3 4 5 6 7	28] V _{SS} 27] DO8 26] DO7 25] DO6 24] DO5 23] OAS 22] G 21] NC
A9R	-	20 A8
A0 [19 A7
A1 [18 A6
A2 [17 A5
A3 [13	16 A4
v _{cc} [14	15 V _{SS}
		

_	1		1
G	3	2	CAS
DQ5	- 1	4	DOC
DQ7	5	6	DQ6
.,	7	= =	DQ8
VSS	9	8	VCC
DQ0	- 3	10	DQ1
DQ2	11	12	
DQ4	13		DQ3
	15	14	W
RAS		16	A9R
A0	17 ==	18	A1
A2	19	20	AI
-	21	= =	A3
VCC	23	22	VSS
A4	==	24	A5
A6	25 = =	26	
A8	27	2 2	A7
AO		28	NC

256K X 16 DRAM 28-Pin 400-mil SOJ

256K X 16 DRAM 28-Pin 475-mil ZIP

PIN NA	AMES
A0-A8, A9R Address Input DQ0-DQ8 Data Input/Output W Read/Write Enable RAS Row Address Strobe CAS Column Address Strobe	VCC Power Supply (+ 5 V) VSS Ground NC No Connection G Output Enable

1Mx1 CMOS Dynamic RAM Page Mode, Commercial and Industrial Temperature Range

The MCM511000A is a 1.0 μ CMOS high-speed, dynamic random access memory. It is organized as 1,048,576 one-bit words and fabricated with CMOS silicon-gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost.

The MCM511000A requires only ten address lines; row and column address inputs are multiplexed. The device is packaged in a standard 300-mil dual-in-line plastic package (DIP), a 300-mil SOJ plastic package, and a 100-mil zig-zag in-line package (ZIP).

- Two Temperature Ranges: Commercial 0°C to 70°C
 Industrial -40°C to +85°C
- · Three-State Data Output
- · Common I/O with Early Write
- Fast Page Mode
- Test Mode
- TTL-Compatible Inputs and Output
- RAS Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 512 Cycle Refresh: MCM511000A = 8 ms MCM51L1000A = 64 ms
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (tRAC):

MCM511000A-70 and MCM51L1000A-70 = 70 ns (Max) MCM511000A-80 and MCM51L1000A-80 = 80 ns (Max) MCM511000A-10 and MCM51L1000A-10 = 100 ns (Max)

• Low Active Power Dissipation:

MCM511000A-70 and MCM51L1000A-70 = 440 mW (Max) MCM511000A-80 and MCM51L1000A-80 = 385 mW (Max) MCM511000A-10 and MCM51L1000A-10 = 330 mW (Max)

• Low Standby Power Dissipation:

MCM511000A and MCM51L1000A = 11 mW (Max, TTL Levels)

MCM511000A = 5.5 mW (Max, CMOS Levels)

MCM51L1000A = 1.1 mW (Max, CMOS Levels)

			D [1	26 J V _{SS}
	DUAL-II	N-LINE	₩ [2	25 🛮 Q
	D [1•	18 V _{SS}	RAS [3	24] CAS
	₩ 🛘 2	17 🛘 Q	TF [4	23 NC
PIN ASSIGNMENT	RAS [3	16 CAS	NC [5	22 A9
ASSIGNMENT	TF 🛚 4	15 A9		
	A0 [5	14] A8	A0 🗸 9	18 A8
	A1 🛭 6	13 A7	A1 🛘 10	17 🛘 A7
	A2 [7	12 A6	A2 [11	16 🛘 A6
	A3 🛘 8	11 A5	A3 🛘 12	15 🛘 A5
	V _{CC} 9	10 A4	V _{CC} ☐ 13	14 🛭 A4

MCM511000A MCM51L1000A



P PACKAGE 300 MIL PLASTIC CASE 707A



J PACKAGE 300 MIL SOJ CASE 822




Z PACKAGE PLASTIC ZIG-ZAG IN-LINE CASE 836

PIN NAMES
A0-A9 Address Input
D Data Input
Q Data Output
W Read/Write Enable
RAS Row Address Strobe
CAS Column Address Strobe
V _{CC} Power Supply (+5 V)
V _{SS} Ground
TF Test Function Enable
NC No Connection

ZIG-ZAG IN-LINE

A9	1_	2	
	3	2==	CAS
Q		4	VSS
D	5 = =		
	7==	_6 	w
RAS		8	TF
NC	9	10	
AO	11		NC
AU	13	12	A1
A2	==	14	
VCC	15		A3
	17	16	A4
A5	17	18	
A7	19		A6
		20	A8

SMALL OUTLINE



ABSOLUTE MAXIMUM RATING (See Note)

	Symbol	Value	Unit
	Vcc	-1 to +7	٧
Voltage Relative to V _{SS} for Any Pin Except V _{CC}			٧
Test Function Input Voltage			٧
	lout	50	mA
	PD	600	mW
Commercial Industrial	TA	0 to +70 -40 to +85	ů
	T _{stg}	-55 to +150	°C
	Commercial	V _{CC} N Except V _{CC} V _{in} , V _{out} Vin (TF) lout P _D Commercial Industrial	V _{CC} -1 to +7 V _{In} V _{out} -1 to +7 V _{in} (TF) -1 to +10.5 lout 50 P _D 600 Commercial Industrial TA 0 to +70 -40 to +85

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C and -40 to +85°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

TECOMMENDED OF ENAME CONDITIONS						
Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧	1
	V _{SS}	0	0	0		1
Logic High Voltage, All Inputs	VIH	2.4	_	6.5	٧	1
Logic Low Voltage, All Inputs	V _{IL}	-1.0	_	0.8	٧	1
Test Function Input High Voltage	VIH (TF)	V _{CC} + 4.5	_	10.5	٧	1
Test Function Input Low Voltage	VIL (TF)	-1.0		V _{CC} + 1.0	V	1

DC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit	Notes
$ \begin{array}{l} V_{CC} \mbox{ Power Supply Current} \\ \mbox{ MCM511000A-70 and MCM51L1000A-70, } t_{RC} = 130 \mbox{ ns, } T_{A} = 0^{\circ} \mbox{C to } 70^{\circ} \mbox{C} \\ \mbox{ MCM511000A-80 and MCM51L1000A-80, } t_{RC} = 150 \mbox{ ns, } T_{A} = 0^{\circ} \mbox{C to } 70^{\circ} \mbox{C} \\ \end{array} $	lcc1	_	80 70	mA	3
MCM511000A-10 and MCM51L1000A-10, t _{RC} = 180 ns, T _A = 0°C to 70°C MCM511000A-C70 and MCM51L1000A-C70, t _{RC} = 130 ns, T _A = -40°C to +85°C MCM511000A-C70 and MCM51L1000A-C70, t _{RC} = 130 ns, T _A = -40°C to +85°C MCM511000A-C70 and MCM5111000A-C70, t _{RC} = 150 ns, T _A = -40°C to +85°C		_ _	60 85 75		
MCM511000A-C80 and MCM51L1000A-C80, t_{RC} = 150 ns, T_{A} = -40°C to +85°C MCM511000A-C10 and MCM51L1000A-C10, t_{RC} = 180 ns, T_{A} = -40°C to +85°C			65		
V _{CC} Power Supply Current (Standby) (RAS = CAS =V _{IH}) MCM511000A- and MCM51L1000A-, T _A = 0°C to 70°C MCM511000A-C and MCM51L1000A-C, T _A = −40°C to +85°C	lCC2	_	2	mA	
V _{CC} Power Supply Current During RAS Only Refresh Cycles (CAS=V _{IH}) MCM511000A-70 and MCM51L1000A-70, t _{RC} = 130 ns, T _A = 0°C to 70°C MCM511000A-80 and MCM51L1000A-80, t _{RC} = 150 ns, T _A = 0°C to 70°C MCM511000A-10 and MCM51L1000A-10, t _{RC} = 180 ns, T _A = 0°C to 70°C	I _{CC3}	_ _ _	80 70 60	mA	3
MCM511000A-C70 and MCM51L1000A-C70, $t_{RC}=130$ ns, $T_A=-40^{\circ}C$ to +85°C MCM511000A-C80 and MCM51L1000A-C80, $t_{RC}=150$ ns, $T_A=-40^{\circ}C$ to +85°C MCM511000A-C10 and MCM51L1000A-C10, $t_{RC}=180$ ns, $T_A=-40^{\circ}C$ to +85°C		_ _ _	85 75 65		
$\begin{array}{l} V_{CC} \ \ Power \ Supply \ Current \ During \ Fast \ Page \ Mode \ Cycle \ (\overline{RAS} = V_{IL}) \\ MCM511000A-70 \ and \ MCM51L1000A-70, \ tp_C = 40 \ ns, \ T_A = 0^{\circ}C \ to \ 70^{\circ}C \\ MCM511000A-80 \ and \ MCM51L1000A-80, \ tp_C = 45 \ ns, \ T_A = 0^{\circ}C \ to \ 70^{\circ}C \\ MCM511000A-10 \ and \ MCM51L1000A-10, \ tp_C = 55 \ ns, \ T_A = 0^{\circ}C \ to \ 70^{\circ}C \\ MCM511000A-C70 \ and \ MCM51L1000A-C70, \ tp_C = 40 \ ns, \ T_A = -40^{\circ}C \ to \ +85^{\circ}C \\ MCM511000A-C80 \ and \ MCM51L1000A-C10, \ tp_C = 55 \ ns, \ T_A = -40^{\circ}C \ to \ +85^{\circ}C \\ MCM511000A-C10 \ and \ MCM51L1000A-C10, \ tp_C = 55 \ ns, \ T_A = -40^{\circ}C \ to \ +85^{\circ}C \\ MCM511000A-C10 \ and \ MCM51L1000A-C10, \ tp_C = 55 \ ns, \ T_A = -40^{\circ}C \ to \ +85^{\circ}C \\ \end{array}$	ICC4	- - - -	60 50 40 65 55 45	mA	3, 4
$ \begin{array}{l} V_{CC} \mbox{ Power Supply Current (Standby) } (\overline{\mbox{RAS}} = \mbox{V}_{CC} - 0.2 \mbox{ V}) \\ \mbox{ MCM511000A-, } T_{\mbox{\sc T}} = 0^{\circ}\mbox{C to } 70^{\circ}\mbox{C and MCM511000A-C, } T_{\mbox{\sc T}} = -40^{\circ}\mbox{C to } +85^{\circ}\mbox{C } \\ \mbox{ MCM51L1000A-, } T_{\mbox{\sc T}} = 0^{\circ}\mbox{C to } 70^{\circ}\mbox{C} \\ \mbox{ MCM51L1000A-C, } T_{\mbox{\sc T}} = -40^{\circ}\mbox{C to } +85^{\circ}\mbox{C} \\ \end{array} $	I _{CC5}	_ _ _	1.0 200 400	mΑ μΑ μΑ	
$\label{eq:vcc} V_{CC} Power Supply Current During $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle $$MCM511000A-70$ and $MCM51L1000A-70$, $t_{RC}=130$ ns, $t_{A}=0^{\circ}$C to 70°C $$MCM511000A-80$ and $MCM51L1000A-80$, $t_{RC}=150$ ns, $t_{A}=0^{\circ}$C to 70°C $$MCM511000A-10$ and $MCM51L1000A-10$, $t_{RC}=180$ ns, $t_{A}=0^{\circ}$C to 70°C $$MCM511000A-C70$ and $MCM51L1000A-C70$, $t_{RC}=130$ ns, $t_{A}=-40^{\circ}$C to $+85^{\circ}$C $$MCM511000A-C80$ and $MCM51L1000A-C80$, $t_{RC}=150$ ns, $t_{A}=-40^{\circ}$C to $+85^{\circ}$C $$MCM511000A-C10$ and $MCM51L1000A-C10$, $t_{RC}=180$ ns, $t_{A}=-40^{\circ}$C to $+85^{\circ}$C $$MCM511000A-C10$, $t_{A}=-40^{\circ}$C to $+85^{\circ}$C $$MCM51100A-C10$, $t_{A}=-40^{\circ}$C to $+85^{\circ}$C $$MCM51100A-C10$, $t_{A}=-40^{\circ}$C to $+85^{\circ}$C $$MCM51100A-C10$, $t_{A}=-40^{\circ}$C to $+85^{\circ}$C $$MCM511000A-C10$, $t_{A}=-40^{\circ}$C to $+85^{\circ}$C $$MCM51100A-C10$, $t_{A}=-40^{\circ}$C to $+85^{\circ}$C $$MCM51100A-C10$, $t_{A}=-40^{\circ}$C to $+85^{\circ}$C $$MCM51100A-C10$, $t_{A}=-40^{\circ}$C to $+85^{\circ}$C $$MCM511000A-C10$, $t_{A}=-40^{\circ}$C to $+85^{\circ}$C $$MCM51100A-C10$,$	ICC6	_ _ _ _ _	80 70 60 85 75 65	mA	3
V _{CC} Power Supply Current, Battery Backup Mode (t _{RC} = 125 μs, t _{RAS} = 1 μs, ČAS=CAS Before RAS Cycle or 0.2 V, A0–A9, W, D = V _{CC} – 0.2 V or 0.2 V) MCM51L1000A-, T _A = 0°C to 70°C MCM51L1000A-C, T _A = -40°C to +85°C	ICC7	_	300 500	μА	3
Input Leakage Current (Except TF) (0 V ≤ V _{in} ≤ 6.5 V)	llkg(l)	-10	10	μА	
Input Leakage Current (TF) (0 V ≤ V _{in} (TF) ≤ V _{CC} + 0.5 V)	likg(I)	10	10	μА	
Output Leakage Current ($\overline{CAS} = V_{IH}$, 0 V $\leq V_{OUt} \leq 5.5 \text{ V}$)	I _{lkg(O)}	-10	10	μА	
Test Function Input Current (V_{CC} + 4.5 V \leq V _{in} (TF) \leq V _{CC} \leq 10.5 V)	lin (TF)		1	mA	
Output High Voltage (I _{OH} = -5 mA)	V _{OH}	2.4		V	
Output Low Voltage (I _{OL} = 4.2 mA)	VOL	_	0.4	V	

$\textbf{CAPACITANCE} \text{ (f = 1.0 MHz, T}_{\mbox{A}} = 25 ^{\circ} \mbox{C, V}_{\mbox{CC}} = 5 \mbox{ V, Periodically Sampled Rather Than 100% Tested)}$

Parameter		Symbol	Max	Unit	Notes
Input Capacitance	D, A0-A9	C _{in}	5	pF	4
	RAS, CAS, W, TF		7		
Output Capacitance (CAS = VIH to Disable Output)	Q	C _{out}	7	pF	4

- All voltages referenced to V_{SS}.
 Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
 Measured with one address transition per page mode cycle.
- 4. Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: $C = I\Delta t/\Delta V$.

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C} \text{ and } -40 \text{ to } +85^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, 4, and 5)

	MCM511000A-70 MCM511000A-80 MCM511000A- Symbol MCM51L1000A-70 MCM51L1000A-80 MCM51L1000A		Symbol							
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	†RELREL	tRC	130	_	150	_	180	_	ns	6
Read-Write Cycle Time	t _{RELREL}	†RWC	155	_	175		210	_	ns	6
Page Mode Cycle Time	^t CELCEL	tPC	40	_	45	_	55	_	ns	
Page Mode Read-Write Cycle Time	^t CELCEL	t _{PRWC}	65	_	70	_	85	_	ns	
Access Time from RAS	t _{RELQV}	†RAC	_	70	_	80	_	100	ns	7, 8
Access Time from CAS	tCELQV	†CAC	_	20	_	20	_	25	ns	7, 9
Access Time from Column Address	†AVQV	†AA	_	35	_	40	_	50	ns	7, 10
Access Time from CAS Precharge	^t CEHQV	^t CPA	_	35	_	40	_	50	ns	7
CAS to Output in Low-Z	tCELQX	tCLZ	0	_	0	_	0	_	ns	7
Output Buffer and Turn-Off Delay	tCEHQZ	tOFF	0	20	0	20	0	20	ns	11
Transition Time (Rise and Fall)	tŢ	tΤ	3	50	3	50	3	50	ns	
RAS Precharge Time	†REHREL	t _{RP}	50	_	60	-	70	_	ns	
RAS Pulse Width	†RELREH	tRAS	70	10,000	80	10,000	100	10,000	ns	
RAS Pulse Width (Fast Page Mode)	†RELREH	†RASP	70	100,000	80	100,000	100	100,000	ns	
RAS Hold Time	†CELREH	tRSH	20	_	20	_	25	_	ns	
RAS Hold Time from CAS Precharge (Page Mode Cycle Only)	[†] CELREH	^t RHCP	35		40	_	50	_	ns	
CAS Hold Time	†RELCEH	tCSH	70	_	80	_	100	_	ns	
CAS Pulse Width	[†] CELCEH	tCAS	20	10,000	20	10,000	25	10,000	ns	
RAS to CAS Delay Time	^t RELCEL	tRCD	20	. 50	20	60	25	75	ns	12
RAS to Column Address Delay Time	t _{RELAV}	tRAD	15	35	15	40	20	50	ns	13
CAS to RAS Precharge Time	^t CEHREL	tCRP	5	_	5	_	5		ns	
CAS Precharge Time (Page Mode Cycle Only)	[†] CEHCEL	tCP	10	_	10	_	10	_	ns	
Row Address Setup Time	†AVREL	†ASR	0	I -	0	_	0	_	ns	
Row Address Hold Time	†RELAX	^t RAH	10		10	_	15		ns	
Column Address Setup Time	†AVCEL	tASC	0		0	_	0	_	ns	
Column Address Hold Time	†CELAX	^t CAH	15	_	15	_	20	_	ns	

- 1. VIH min and VII max are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- 4. AC measurements t_T = 5.0 ns.
- 5. TF pin must be at VIL or open if not used.
- 6. The specifications for t_{RC} (min) and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C \leq T_A \leq 70°C and -40°C \leq T_A \leq +85°C) is assured.
- 7. Measured with a current load equivalent to 2 TTL (-200 μA, +4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and $V_{OL} = 0.8 V$.
- Assumes that t_{RCD} ≤ t_{RCD} (max).
- Assumes that t_{RCD} ≥ t_{RCD} (max).
- Assumes that t_{RAD} ≥ t_{RAD} (max).
- 11. toff (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 12. Operation within the tBCD (max) limit ensures that tBAC (max) can be met. tBCD (max) is specified as a reference point only; if tBCD is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.

 13. Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is
- greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA}.

READ, WRITE, AND READ-WRITE CYCLES (Continued)

Parameter	Sym	bol		1000A-70 1000A-70		000A-80 1000A-80				Notes
rarameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	110103
Column Address Hold Time Referenced to RAS	†RELAX	t _{AR}	55	_	60	_	75	_	ns	
Column Address to RAS Lead Time	†AVREH	tRAL	35	_	40	_	50	_	ns	
Read Command Setup Time	tWHCEL	tRCS	0		0	_	0	_	ns	
Read Command Hold Time Referenced to CAS	tCEHWX	^t RCH	0	_	0		0	_	ns	14
Read Command Hold Time Referenced to RAS	^t REHWX	tRRH	0	_	0	_	0	_	ns	14
Write Command Hold Time Referenced to CAS	^t CELWH	tWCH	15	_	15	_	20	_	ns	
Write Command Hold Time Referenced to RAS	tRELWH	twcr	55	_	60	_	75	_	ns	
Write Command Pulse Width	twlwh	twp	15	_	15		20	_	ns	
Write Command to RAS Lead Time	tWLREH	†RWL	20	_	20	_	25	_	ns	
Write Command to CAS Lead Time	tWLCEH	t _{CWL}	20	_	20	_	25	_	ns	
Data in Setup Time	tDVCEL	t _{DS}	0		0	_	0	_	ns	15
Data in Hold Time	[†] CELDX	tDH	15	<u> </u>	15	_	20	_	ns	15
Data in Hold Time Referenced to RAS	^t RELDX	^t DHR	55	_	60	_	75	_	ns	
Refresh Period MCM511000A MCM51L1000A	†RVRV	tRFSH	_	8 64	_	8 64	_	8 64	ms	
Write Command Setup Time	tWLCEL	twcs	0		0		0		ns	16
CAS to Write Delay	†CELWL	tCMD	20		20		25		ns	16
RAS to Write Delay	^t RELWL	tRWD	70		80		100		ns	16
Column Address to Write Delay Time	^t AVWL	tAWD	35	_	40	_	50	_	ns	16
CAS Precharge to Write Delay Time	^t CEHWL	tCPWD	35		40		50	_	ns	16
CAS Setup Time for CAS Before RAS Refresh	†RELCEL	tCSR	5	_	5	_	5	_	ns	
CAS Hold Time for CAS Before RAS Refresh	[†] RELCEH	tCHR	15	_	15	_	20	_	ns	
CAS Precharge to CAS Active Time	†REHCEL	tRPC	0	_	0	_	0		ns	
CAS Precharge Time for CAS Before RAS Counter Test	[†] CEHCEL	tCPT	40	_	40	_	50	_	ns	
CAS Precharge Time	†CEHCEL	^t CPN	10	_	10	_	15	_	ns	
Test Mode Enable Setup Time Referenced to RAS	^t TEHREL	^t TES	0	_	0	_	0	_	ns	
Test Mode Enable Hold Time Referenced to RAS	^t REHTEL	[†] TEHR	0		0	_	0	_	ns	
Test Mode Enable Hold Time Referenced to CAS NOTES:	[†] CEHTEL	†TEHC	0		0	_	0	_	ns	


^{14.} Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.


^{15.} These parameters are referenced to CAS leading edge in early write cycles and to W leading edge in delayed write or read-write cycles.

^{16.} tWCS; tRWD, tCPWD, tCPWD, and tAWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if tWCS ≥ tWCS (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if tCWD ≥ tCWD (min), tRWD ≥ tRWD (min), tCPWD ≥ tCPWD (min), and tAWD ≥ tAWD (min), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.


READ CYCLE - t_{RP} tCSH <-t CRP→ t CPN t RAD t RAL -tasc -tcah-COLUMN ADDRESS ROW ADDRESS TRCH tRCS-►-- t_{RRH} · tCAC -tCLZ t OFF Q (DATA OUT) VOH -- HIGH Z -VALID DATA

EARLY WRITE CYCLE






FAST PAGE MODE READ CYCLE




MOTOROLA MEMORY DATA

FAST PAGE MODE EARLY WRITE CYCLE t_{RCD} -tRSH ^tPC -tCAS tCAS t_{ASC} ^t RAL ^tASC t_{ASR} ^tCAH t RAH ^tCAH ^{-t}CAH ADDRESSES **ADDRESS** ADDRESS ADDRESS **ADDRESS** -t_{RAD} twcs. - twch twcs--twch twcs+ - twch t_{DS} t_{DH}-D (DATA IN) VIH VALID DATA VALID DATA VALID DATA Q (DATA OUT) VOH - HIGH Z **FAST PAGE MODE READ-WRITE CYCLE** ^tRSH tcsh t PRWC tCP t_{CP} -t_{CAS}→ t_{RCD} **-**tcas-> -tcas ^tRAL t_{ASC} -tasc tASC ^tRAH ROW COLUMN COLUMN COLUMN ADDRESS ADDRESS ADDRESS ADDRESS -tcwb ► tcwD tRCS-CWL | TAWD → tcwL tCWL ^tAWD tawd tDS tDS tos twp ^tRWD ^tDH tрн tCLZ -tCAC tCAC TCAC tCLZ tCAC. ^tRAC - t_{CPA} Q (DATA OUT) DATA DATA DATA


RAS ONLY REFRESH CYCLE (W and A9 are Don't Care)




CAS BEFORE RAS REFRESH CYCLE (W and A0 to A9 are Don't Care)




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (EARLY WRITE)





DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 8 milliseconds with the device powered up), a wake up sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The ten address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (RAS) and column address strobe (CAS), into two separate 10-bit address fields. A total of twenty address bits, ten rows and ten columns, will decode one of the 1,048,576 bit locations in the device. RAS active transition is followed by CAS active transition (active = V $_{IL}$, t $_{RCD}$ minimum) for all read or write cycles. The delay between RAS and CAS active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external \overline{CAS} signal is ignored until an internal \overline{RAS} signal is available. This "gate" feature on the external \overline{CAS} clock enables the internal \overline{CAS} line as soon as the row address hold time (t_{RAH}) specification is met (and defines t_{RCD} minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the \overline{CAS} clock.

There are two other variations in addressing the 1M RAM: RAS only refresh cycle and CAS before RAS refresh cycle. Both are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with four different cycles: "normal" random read cycle, page mode read cycle, read-write cycle, and page mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with \overline{RAS} and \overline{CAS} active transitions latching the desired bit location. The write (\overline{W}) input level must be high (V_{IH}) , t_{RCS} (minimum) before the \overline{CAS} active transition, to enable read mode.

Both the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. However, $\overline{\text{CAS}}$ must be active before or at tRCD maximum to guarantee valid data out (Q) at tRAC (access time from $\overline{\text{RAS}}$ active transition). If the tRCD maximum is exceeded, read access time is determined by the $\overline{\text{CAS}}$ clock active transition (tCAC).

The RAS and CAS clocks must remain active for a minimum time of t_{RAS} and t_{CAS} respectively, to complete the read cycle. W must remain high throughout the cycle, and for time t_{RRH} or t_{RCH} after RAS or CAS inactive transition, respectively, to maintain the data at that bit location. Once RAS transitions to inactive, it must remain inactive for a minimum time of t_{RP} to precharge the internal device circuitry for the next active cycle. Q is valid, but not latched, as long as the CAS clock is active. When the CAS clock transitions to inactive, the output will switch to High Z.

WRITE CYCLE

The user can write to the DRAM with any of four cycles: early write, late write, page mode early write, and page mode readwrite. Early and late write modes are discussed here, while page mode write operations are covered in another section.

A write cycle begins as described in ADDRESSING THE RAM. Write mode is enabled by the transition of \overline{W} to active (V_{IL}). Early and late write modes are distinguished by the ative transition of \overline{W} , with respect to \overline{CAS} . Minimum active time t_{RAS} and t_{CAS} , and precharge time t_{RP} apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time t_{WCS} before \overline{CAS} active transition. Data in (D) is referenced to \overline{CAS} in an early write cycle. \overline{RAS} and \overline{CAS} clocks must stay active for t_{RWL} and t_{CWL} , respectively, after the start of the early write operation to complete the cycle.

Q remains High Z throughout an early write cycle because W active transition precedes or coincides with CAS active transition, keeping data-out buffers disabled. This feature can be utilized on systems with a common I/O bus, provided all writes are performed with early write cycles, to prevent bus contention

A late write cycle occurs when \overline{W} active transition is made after \overline{CAS} active transition. \overline{W} active transition could be delayed for almost 10 microseconds after \overline{CAS} active transition, $(t_{RCD} + t_{CWD} + t_{RWL} + 2t_T) \le t_{RAS}$, if other timing minimums $(t_{RCD}, t_{RWL}, \text{and } t_T)$ are maintained. D is referenced to \overline{W} active transition in a late write cycle. Output buffers are enabled by \overline{CAS} active transition but Q may be indeterminate—see note 16 of AC operating conditions table. \overline{RAS} and \overline{CAS} must remain active for t_{RWL} and t_{CWL} , respectively, after \overline{W} active transition to complete the write cycle.

READ-WRITE CYCLE

A read-write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the WRITE CYCLE section, except \overline{W} must remain high for t_{CWD} minimum after the \overline{CAS} active transition, to guarantee valid Q before writing the bit.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 2048 column locations on a selected row of the 1M dynamic RAM. Read access time in page mode (t_{CAC}) is typically half the regular $\overline{\text{RAS}}$ clock access time, t_{RAC} . Page mode operation consists of keeping $\overline{\text{RAS}}$ active while toggling $\overline{\text{CAS}}$ between V_{IH} and V_{IL} . The row is latched by $\overline{\text{RAS}}$ active transition, while each $\overline{\text{CAS}}$ active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read, write, or read-write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, \overline{CAS} transitions to inactive for minimum of t_{CP} , while \overline{RAS} remains low (VIL). The second \overline{CAS} active transition while \overline{RAS} is low initiates the first page mode cycle (t_{PC} or t_{PRWC}). Either a read, write, or read-write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by t_{RASP} . Page mode operation is ended when \overline{RAS} transitions to inactive, coincident with or following \overline{CAS} inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge degrades with time and temperature, thus each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the MCM511000A require refresh every 8 milliseconds while refresh time for the MCM51L1000A is 64 milliseconds...

Refresh is accomplished by cycling through the 512 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM511000A and 124.8 microseconds for the MCM51L1000A. Burst refresh, a refresh of all 512 rows consecutively, must be performed every 8 milliseconds on the MCM51L1000A and 64 milliseconds on the MCM51L1000A.

A normal read, write, or read-write operation to the RAM will refresh all the bits (2048) associated with the particular row decoded. Three other mehtods of refresh, RAS-only refresh, CAS before RAS refresh, and Hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

 $\overline{\text{RAS}}$ -only refresh consists of $\overline{\text{RAS}}$ transition to active, latching the row address to be refreshed, while $\overline{\text{CAS}}$ remains high (V_{IH}) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CAS Before RAS Refresh

CAS before RAS refresh is enabled by bringing CAS active before RAS. This clock order actives an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh).

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding \overline{CAS} active at the end of a read or write cycle, while \overline{RAS} cycles inactive for t_{RP} and back to active, starts the hidden refresh. This is essentially the execution of a \overline{CAS} before \overline{RAS} refresh from a cycle in progress (see Figure 1).

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a CAS before RAS refresh counter test. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 512 cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed after a minimum of **eight CAS before RAS** initialization cycles. Test procedure:

- 1. Write "0"s into all memory cells with normal write mode.
- Select a column address, read "0" out and write "1" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 512 times.
- Read the "1"s which were written in step 2 in normal read mode.
- 4. Using the same starting column address as in step 2, read "1" out and write "0" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 512 times.
- 5. Read "0"s which were written in step 4 in normal read mode.
- 6. Repeat steps 1 to 5 using complement data.




Figure 1. Hidden Refresh Cycle

TEST MODE

Internal organization of this device ($256K\times4$) allows it to be tested as if it were a $256K\times1$ DRAM. Only nine of the ten addresses (A0–A8) are used in test mode; A9 is internally disabled. A test mode write cycle writes data, D (data in), to a bit in each of the four $256K\times1$ blocks (B0–B3), in parallel. A test mode cycle reads a bit in each of the four blocks. If data is the same in all four bits, Q (data out) is the same as the data in each bit. If data is not the same in all four bits, Q is high Z. See truth table and test mode block diagram.

Test mode can be used in any timing cycle, including page

mode cycles. The test mode function is enabled by holding the "TF" pin on "super voltage" for the specified period (tTES, tTEHR, tTEHC; see **TEST MODE CYCLE**).


where

 $4.5~V < V_{CC} < ;5.5~V$ and maximum voltage = 10.5 V. A9 is ignored in test mode. In normal operation, the "TF" pin must either be connected to V_{IL} , or left open.


Test	Mode	Truth	Table

D	В0	B1	B2	В3	Q
0	0	0	0	0	0
	'	High-Z			


TEST MODE BLOCK DIAGRAM



TEST MODE BLOCK DIAGRAM



ORDERING INFORMATION (Order by Full Part Number)



Commercial Temperature Range 0 to 70°C

Full Part Numbers— MCM511000AP70 MCM511000AP80	MCM511000AJ70 MCM511000AJ80	MCM511000AJ70R2 MCM511000AJ80R2	MCM511000AZ70 MCM511000AZ80
MCM511000AP10	MCM511000AJ10	MCM511000AJ10R2	MCM511000AZ10
MCM51L1000AP70		MCM51L1000AJ70R2	MCM51L1000AZ70
MCM51L1000AP80 MCM51L1000AP10		MCM51L1000AJ80R2 MCM51L1000AJ10R2	MCM51L1000AZ80 MCM51L1000AZ10

Industrial Temperature Range -40 to +85°C

MCM511000APC70	MCM511000AJC70	MCM511000AJC70R2	MCM511000AZC70
MCM511000APC80	MCM511000AJC80	MCM511000AJC80R2	MCM511000AZC80
MCM511000APC10	MCM511000AJC10	MCM511000AJC10R2	MCM511000AZC10
MCM51L1000APC70	MCM51L100AJC70	MCM51L100AJC70R2	MCM51L1000AZC70
MCM51L1000APC80	MCM51L100AJC80	MCM51L100AJC80R2	MCM51L1000AZC80
MCM51L1000APC10	MCM51L100AJC10	MCM51L100AJC10R2	MCM51L1000AZC10

NOTE: Low Power Industrial Temperature SOJ device part numbers are one character shorter than corresponding PDIP or ZIP part numbers.

1Mx1 CMOS Dynamic RAM Page Mode

The MCM511000B is a 0.8u CMOS high-speed, dynamic random access memory. It is organized as 1,048,576 one-bit words and fabricated with CMOS silicon-gate process technology. Advanced circuit design and fine line processing provide high performance. improved reliability, and low cost.

The MCM511000B requires only ten address lines; row and column address inputs are multiplexed. The device is packaged in a 300-mil SOJ plastic package, and a 100-mil zigzag in-line package (ZIP).

- •Three-State Data Output
- •Common I/O with Early Write
- •Fast Page Mode
- •Test Mode
- •TTL-Compatible Inputs and Output
- •RAS Only Refresh
- •CAS Before RAS Refresh
- •Hidden Refresh
- •512 Cycle Refresh: MCM511000B = 8 ms
 - MCM51L1000B = 64 ms
- •Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- •Fast Access Time (t_{RAC}):

MCM511000B-60 and MCM51L1000B-60 = 60 ns (Max)

MCM511000B-80 and MCM51L1000B-80 = 80 ns (Max)

•Low Active Power Dissipation:

MCM511000B-60 and MCM51L1000B-60 = 495 mW (Max)

MCM511000B-80 and MCM51L1000B-80 = 385 mW (Max)

•Low Standby Power Dissipation:

MCM511000B and MCM51L1000B = 11 mW (Max, TTL Levels)

MCM511000B = 5.5 mW (Max, CMOS Levels) MCM51L1000B = 1.1 mW (Max, CMOS Levels)

MCM511000B MCM51L1000B




J PACKAGE 300 MIL SOJ **CASE 822**



Z PACKAGE PLASTIC ZIG-ZAG IN-LINE **CASE 836**

PIN NAMES							
A0-A9 Address Input							
D Data Input							
Q Data Output							
W Read/Write Enable							
RAS Row Address Strobe							
CAS Column Address Strobe							
V _{CC} Power Supply (+5 V)							
V _{SS} Ground							
TF Test Function Enable							
NC No Connection							

ZIG-ZAG IN-LINE 1_ A9 SMALL OUTLINE CAS 3 0 ٧ss 5 D | 1 26 | V_{SS} D 6 PIN Μď 25 DQ **ASSIGNMENT** RAS RAS I 3 24 T CAS 8 TF TF I 4 23 h NC NC 10 NC NC I 5 22 A9 11 A0 12 13 A2 14 18 🛚 A8 A0 [] 9 АЗ 15 VCC A1 🛚 10 17 D A7 16 17 A2 🛚 11 □ A6 16 A5 18 A6 ☐ A5 A3 🛛 12 15 19 Α7 20 14 A4 V_{CC} ☐ 13



ABSOLUTE MAXIMUM RATING (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	-1 to +7	٧
Voltage Relative to V _{SS} for Any Pin Except V _{CC}	V _{in} , V _{out}	-1 to +7	٧
Test Function Input Voltage	V _{in (TF)}	-1 to +10.5	٧
Data Out Current	lout	50	mA
Power Dissipation	PD	600	mW
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T _{sta}	-55 to +150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERAT-ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(VCC = 5.0 V $\pm 10\%$, T_A = 0 to 70°C Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	V _{CC}	4.5	5.0	5.5	V	1
	V _{SS}	0	0	0		
Logic High Voltage, All Inputs	VIH	2.4	_	6.5	V	1
Logic Low Voltage, All Inputs	V _{IL}	-1.0	_	0.8	V	1
Test Function Input High Voltage	VIH (TF)	V _{CC} + 4.5		10.5	V	1
Test Function Input Low Voltage	VIL (TF)	-1.0		V _{CC} + 1.0	V	1

DC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current MCM511000B-60 and MCM51L1000B-60, t _{RC} = 110 ns MCM511000B-80 and MCM51L1000B-80, t _{RC} = 150 ns	ICC1	_	90 70	mA	3
V _{CC} Power Supply Current (Standby) (RAS=CAS=V _{IH})	ICC2		2	mA	
V _{CC} Power Supply Current During RAS Only Refresh Cycles (CAS=V _{IH}) MCM511000B-60 and MCM51L1000B-60, t _{RC} = 110 ns MCM511000B-80 and MCM51L1000B-80, t _{RC} = 150 ns	ІССЗ	_	90 70	mA	3
V _{CC} Power Supply Current During Fast Page Mode Cycle (RAS = V _{IL}) MCM511000B-60 and MCM51L1000B-60, t _{PC} = 40 ns MCM511000B-80 and MCM51L1000B-80, t _{PC} = 45 ns	ICC4	_	60 50	mA	3, 4
V _{CC} Power Supply Current (Standby) (RAS=CAS= V _{CC} -0.2 V) MCM511000B- MCM51L1000B-	ICC5	_	1.0 200	mΑ μΑ	
V _{CC} Power Supply Current During CAS Before RAS Refresh Cycle MCM511000B-60 and MCM51L1000B-60, t _{RC} = 110 ns MCM511000B-80 and MCM51L1000B-80, t _{RC} = 150 ns	lCC6	_	90 70	mA	3
V _{CC} Power Supply Current, Battery Backup Mode (t _{RC} = 125 µs, t _{RAS} = 1 µs, CAS=CAS Before RAS Cycle or 0.2 V, A0–A9, W, D = V _{CC} – 0.2 V or 0.2 V) MCM51L1000B-	ICC7	_	300	μА	3
Input Leakage Current (Except TF) (0 V ≤ V _{in} ≤ 6.5 V)	lkg(I)	-10	10	μА	
Input Leakage Current (TF) (0 V ≤ V _{in} (TF) ≤ V _{CC} + 0.5 V)	l _{lkg(l)}	-10	10	μА	
Output Leakage Current (CAS = V _{IH} , 0 V ≤ V _{out} ≤ 5.5 V)	l _{lkg(O)}	-10	10	μА	
Test Function Input Current (V_{CC} + 4.5 V \leq V _{in} (TF) \leq V _{CC} \leq 10.5 V)	lin (TF)	_	1	mA	
Output High Voltage (I _{OH} = -5 mA)	Voн	2.4		V	
Output Low Voltage (I _{OL} = 4.2 mA)	VOL		0.4	٧	

CAPACITANCE (f = 1.0 MHz, T_A = 25°C, V_{CC} = 5 V, Periodically Sampled Rather Than 100% Tested)

Parameter		Symbol	Max	Unit	Notes
Input Capacitance	D, A0-A9	C _{in}	5	pF	4
	RAS, CAS, W, TF		7	1	
Output Capacitance (CAS = VIH to Disable Output)	Q	Cout	7	pF	4

- All voltages referenced to V_{SS}.
 Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
- 3. Measured with one address transition per page mode cycle.
- 4. Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: $C = I\Delta t/\Delta V$.

AC OPERATING CONDITIONS AND CHARACTERISTICS

(VCC = 5.0 V $\pm 10\%,\, T_{\mbox{\scriptsize A}}$ = 0 to 70°C , Unless Otherwise Noted)

READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, 4, and 5)


	Syml	bol		000B-60 1000B-60				
Parameter	Std	Alt	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	tRELREL.	tRC	110		150	_	ns	6
Read-Write Cycle Time	tRELREL.	tRWC	135	_	175		ns	6
Page Mode Cycle Time	†CELCEL	tPC	40	_	45		ns	
Page Mode Read-Write Cycle Time	†CELCEL	tPRWC	65	_	70	_	ns	
Access Time from RAS	t _{RELQV}	†RAC		60	_	80	ns	7, 8
Access Time from CAS	tCELQV	†CAC	_	20	_	20	ns	7, 9
Access Time from Column Address	†AVQV	t _{AA}		30	_	40	ns	7, 10
Access Time from CAS Precharge	^t CEHQV	^t CPA	_	35	_	45	ns	7
CAS to Output in Low-Z	t _{CELQX}	tCLZ	0	_	0	_	ns	7
Output Buffer and Turn-Off Delay	tCEHQZ	^t OFF	0	20	0	20	ns	11
Transition Time (Rise and Fall)	t _T	tT	3	50	3	50	ns	
RAS Precharge Time	tREHREL	t _{RP}	40		60	_	ns	
RAS Pulse Width	tRELREH	tRAS	60	10,000	80	10,000	ns	
RAS Pulse Width (Fast Page Mode)	^t RELREH	†RASP	60	100,000	80	100,000	ns	
RAS Hold Time	^t CELREH	tRSH	20	_	20		ns	
RAS Hold Time from CAS Precharge (Page Mode Cycle Only)	^t CELREH	tRHCP	35	_	40	_	ns	
CAS Hold Time	tRELCEH	tCSH	60		80	_	ns	
CAS Pulse Width	[†] CELCEH	tCAS	20	10,000	20	10,000	ns	
RAS to CAS Delay Time	†RELCEL	†RCD	20	40	20	60	ns	12
RAS to Column Address Delay Time	t _{RELAV}	†RAD	15	30	15	40	ns	13
CAS to RAS Precharge Time	^t CEHREL	tCRP	5		5	_	ns	
CAS Precharge Time	[†] CEHCEL	tCP	10	_	10	_	ns	
Row Address Setup Time	†AVREL	tASR	0	_	0		ns	
Row Address Hold Time	†RELAX	†RAH	10	_	10	_	ns	
Column Address Setup Time	†AVCEL	tASC	0	_	0	_	ns	
Column Address Hold Time	†CELAX	^t CAH	15		15	_	ns (continu	ied)

- 1. VIH min and VIL max are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 μs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- AC measurements t_T ≈ 5.0 ns.
- 5. TF pin must be at V_{IL} or open if not used.
- 6. The specifications for t_{RC} (min) and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range $(0^{\circ}C \le T_{A} \le 70^{\circ}C)$ is assured.
- 7. Measured with a current load equivalent to 2 TTL (-200 μA, +4 mA) loads and 100 pF with the data output trip points set at VOH = 2.0 V and $V_{OL} = 0.8 V$.
- 8. Assumes that $t_{RCD} \le t_{RCD}$ (max).
- Assumes that t_{RCD} ≥ t_{RCD} (max).
- 10. Assumes that $t_{RAD} \ge t_{RAD}$ (max).
- 11. tOFF (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 12. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- 13. Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA}.


READ, WRITE, AND READ-WRITE CYCLES (Continued)

	Symi	bol		MCM511000B-60 MCM51L1000B-60		MCM511000B-80 MCM51L1000B-80		
Parameter	Std	Alt	Min	Max	Min	Max	Unit	Notes
Column Address Hold Time Referenced to RAS	[†] RELAX	t _{AR}	50		60	_	ns	
Column Address to RAS Lead Time	†AVREH	t _{RAL}	30	_	40	_	ns	
Read Command Setup Time	tWHCEL	tRCS	0	_	0		ns	
Read Command Hold Time Referenced to CAS	^t CEHWX	t _{RCH}	0		0		ns	14
Read Command Hold Time Referenced to RAS	^t REHWX	tRRH	0	_	0	_	ns	14
Write Command Hold Time Referenced to CAS	^t CELWH	twch	10	_	15		ns	
Write Command Hold Time Referenced to RAS	^t RELWH	twcn	45	_	60		ns	
Write Command Pulse Width	twlwh	twp	10	_	15		ns	
Write Command to RAS Lead Time	tWLREH	†RWL	20	_	20	_	ns	
Write Command to CAS Lead Time	tWLCEH	tCWL	20		20	_	ns	
Data in Setup Time	†DVCEL	t _{DS}	0	_	0	_	ns	15
Data in Hold Time	[†] CELDX	^t DH	15	_	15	_	ns	15
Data in Hold Time Referenced to RAS	^t RELDX	^t DHR	50		60	_	ns	
Refresh Period MCM511000B MCM51L1000B	^t RVRV	^t RFSH	_	8 64		8 64	ms	
Write Command Setup Time	tWLCEL	twcs	0	_	0	_	ns	16
CAS to Write Delay	t _{CELWL}	tCWD	20		20	_	ns	16
RAS to Write Delay	^t RELWL	tRWD	60	_	80	_	ns	16
Column Address to Write Delay Time	†AVWL	tAWD	30		40		ns	16
CAS Precharge to Write Delay Time	^t CEHWL	tCPWD	35		40	_	ns	16
CAS Setup Time for CAS Before RAS Refresh	[†] RELCEL	tCSR	5	_	5	_	ns	
CAS Hold Time for CAS Before RAS Refresh	^t RELCEH	tCHR	15	_	15		ns	
CAS Precharge to CAS Active Time	^t REHCEL	tRPC	5	_	5	_	ns	
CAS Precharge Time for CAS Before RAS Counter Test	[†] CEHCEL	†CPT	30		40		ns	
Test Mode Enable Setup Time Referenced to RAS	^t TEHREL	^t TES	0	_	0	_	ns	
Test Mode Enable Hold Time Referenced to RAS	^t REHTEL	tTEHR	0		0		ns	
Test Mode Enable Hold Time Referenced to CAS	[†] CEHTEL	^t TEHC	0	_	0		ns	

 ^{14.} Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
 15. These parameters are referenced to CAS leading edge in early write cycles and to W leading edge in delayed write or read-write cycles.
 16. t_{WCS}, t_{RWD}, t_{CCWD}, t_{CCWD}, and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characterthe entire cycle; if $t_{WCS} \ge t_{WCS}$ (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{WCS} \ge t_{WCS}$ (min), $t_{RWD} \ge t_{RWD}$ (min), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.




EARLY WRITE CYCLE



READ-WRITE CYCLE - tRWC t RP - t RSH tRCD t CRP -t_{CP} t_{RWL} ⊢t_{CWL}--COLUMN ADDRESSES tAWDt_{RWD} - t_{DH} t_{RCS} -t_{DS} D (DATA IN) VALID DATA ^tOFF Q (DATA OUT) VOH VOL HIGH Z -VALID DATA tCLZ-

FAST PAGE MODE READ CYCLE




MOTOROLA MEMORY DATA

FAST PAGE MODE EARLY WRITE CYCLE $_{\overline{\text{RAS}}}$ $_{\text{V}_{\text{IL}}}^{\text{V}_{\text{IH}}}$ – RCD -t_{PC} -t_{RSH} t CAS CAS ^tAR t_{ASC} [†]ASC tasc -^tRAH ^tCAH ^{−t}CAH COLUMN COLUMN **ADDRESS ADDRESS** - twch -tRAD twcs. twcs--twch - twch twcst WP -t_{DS}t_{DS} t_{DH}→ t_{DH} $^{\rm D\,(DATA\,IN)}$ $^{\rm V_{IH}}_{\rm V_{IL}}$ -VALID DATA VALID DATA VALID DATA t DHR Q (DATA OUT) VOH — - HIGH Z -**FAST PAGE MODE READ-WRITE CYCLE** $_{\overline{RAS}}$ $_{V_{IL}}^{V_{IH}}$ $^{-}$ -t_{RSH} t_{CSH} ^tPRWC ^tCP t_{CP} t_{CP} -t_{CAS}tasc-**⁴**†ASC tCAH tCAH tÇAH 🔫 tRAH 🔫 COLUMN COLUMN ADDRESSES ADDRESS ADDRESS ADDRESS tcwb. -t_{RAD} tcwd tcWL tAWD tRCStcw tcwi tAWD tAWD tCPWD tDS t_{DS} twp t_{RWD} tDHt_{DH} DATA. + t_{CLZ} -t_{CLZ} t_{CAC} t_{AA}t_{RAC} Q (DATA OUT) $\frac{v_{OH}}{v_{OL}}$ VALID DATA


toff 🔫

DATA


RAS ONLY REFRESH CYCLE (W and A9 are Don't Care)




CAS BEFORE RAS REFRESH CYCLE (W and A0 to A9 are Don't Care)




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (EARLY WRITE)





DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 8 milliseconds with the device powered up), a wake up sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The ten address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (RAS) and column address strobe (CAS), into two separate 10-bit address fields. A total of twenty address bits, ten rows and ten columns, will decode one of the 1,048,576 bit locations in the device. RAS active transition is followed by CAS active transition (active = V $_{IL}$, t $_{RCD}$ minimum) for all read or write cycles. The delay between RAS and CAS active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external \overline{CAS} signal is ignored until an internal \overline{RAS} signal is available. This "gate" feature on the external \overline{CAS} clock enables the internal \overline{CAS} line as soon as the row address hold time (t_{RAH}) specification is met (and defines t_{RCD} minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the \overline{CAS} clock.

There are two other variations in addressing the 1M RAM: RAS only refresh cycle and CAS before RAS refresh cycle. Both are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with four different cycles: "normal" random read cycle, page mode read cycle, read-write cycle, and page mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with \overline{RAS} and \overline{CAS} active transitions latching the desired bit location. The write (\overline{W}) input level must be high (V_{IH}) , t_{RCS} (minimum) before the \overline{CAS} active transition, to enable read mode

Both the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. However, $\overline{\text{CAS}}$ must be active before or at t_{RCD} maximum to guarantee valid data out (Q) at t_{RAC} (access time from $\overline{\text{RAS}}$ active transition). If the t_{RCD} maximum is exceeded, read access time is determined by the $\overline{\text{CAS}}$ clock active transition (t_{CAS})

tion (t_{CAC}).

The RAS and CAS clocks must remain active for a minimum time of t_{RAS} and t_{CAS} respectively, to complete the read cycle. W must remain high throughout the cycle, and for time t_{RRH} or t_{RCH} after RAS or CAS inactive transition, respectively, to maintain the data at that bit location. Once RAS transitions to inactive, it must remain inactive for a minimum time of t_{RP} to precharge the internal device circuitry for the next active cycle. Q is valid, but not latched, as long as the CAS clock is active. When the CAS clock transitions to inactive, the output will switch to High Z.

WRITE CYCLE

The user can write to the DRAM with any of four cycles: early write, late write, page mode early write, and page mode readwrite. Early and late write modes are discussed here, while page mode write operations are covered in another section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of \overline{W} to active (V_{IL}) . Early and late write modes are distinguished by the active transition of \overline{W} , with respect to \overline{CAS} . Minimum active time t_{RAS} and t_{CAS} , and precharge time t_{RP} apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time t_{WCS} before \overline{CAS} active transition. Data in (D) is referenced to \overline{CAS} in an early write cycle. \overline{RAS} and \overline{CAS} clocks must stay active for t_{RWL} and t_{CWL} , respectively, after the start of the early write operation to complete the cycle.

Q remains High Z throughout an early write cycle because \overline{W} active transition precedes or coincides with \overline{CAS} active transition, keeping data-out buffers disabled. This feature can be utilized on systems with a common I/O bus, provided all writes are performed with early write cycles, to prevent bus contention.

A late write cycle occurs when \overline{W} active transition is made after \overline{CAS} active transition. \overline{W} active transition could be delayed for almost 10 microseconds after \overline{CAS} active transition, (tRCD+tCWD+tRWL+2tT) \leq tRAS, if other timing minimums (tRCD, tRWL, and tT) are maintained. D is referenced to \overline{W} active transition in a late write cycle. Output buffers are enabled by \overline{CAS} active transition but Q may be indeterminate—see note 16 of AC operating conditions table. \overline{RAS} and \overline{CAS} must remain active for tRWL and tCWL, respectively, after \overline{W} active transition to complete the write cycle.

READ-WRITE CYCLE

A read-write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the **WRITE CYCLE** section, except \overline{W} must remain high for t_{CWD} minimum after the $\overline{\text{CAS}}$ active transition, to guarantee valid Q before writing the bit.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 2048 column locations on a selected row of the 1M dynamic RAM. Read access time in page mode (tCAC) is typically half the regular \overline{RAS} clock access time, tRAC. Page mode operation consists of keeping \overline{RAS} active while toggling \overline{CAS} between V_{IH} and $\underline{V_{IL}}$. The row is latched by \overline{RAS} active transition, while each \overline{CAS} active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read, write, or read-write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, \overline{CAS} transitions to inactive for minimum of t_{CP} , while \overline{RAS} remains low (V_{IL}). The second \overline{CAS} active transition while \overline{RAS} is low initiates the first page mode cycle (t_{PC} or t_{PRWC}). Either a read, write, or read-write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by t_{RASP} . Page mode operation is ended when \overline{RAS} transitions to inactive, coincident with or following \overline{CAS} inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge degrades with time and temperature, thus each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the MCM511000B require refresh every 8 milliseconds while refresh time for the MCM51L1000B is 64 milliseconds...

Refresh is accomplished by cycling through the 512 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM511000B and 124.8 microseconds for the MCM511000B. Burst refresh, a refresh of all 512 rows consecutively, must be performed every 8 milliseconds on the MCM511000B and 64 milliseconds on the MCM5111000B.

A normal read, write, or read-write operation to the RAM will refresh all the bits (2048) associated with the particular row decoded. Three other mehtods of refresh, RAS-only refresh, CAS before RAS refresh, and Hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

 $\overline{\text{RAS}}$ -only refresh consists of $\overline{\text{RAS}}$ transition to active, latching the row address to be refreshed, while $\overline{\text{CAS}}$ remains high (V_{IH}) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CAS Before RAS Refresh

 $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh is enabled by bringing $\overline{\text{CAS}}$ active before $\overline{\text{RAS}}$. This clock order actives an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh).

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding $\overline{\text{CAS}}$ active at the end of a read or write cycle, while $\overline{\text{RAS}}$ cycles inactive for $\overline{\text{Rp}}$ and back to active, starts the hidden refresh. This is essentially the execution of a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh from a cycle in progress (see Figure 1).

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a CAS before RAS refresh counter test. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 512 cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed after a minimum of **eight CAS before RAS** initialization cycles. Test procedure:

- 1. Write "0"s into all memory cells with normal write mode.
- Select a column address, read "0" out and write "1" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 512 times.
- Read the "1"s which were written in step 2 in normal read mode.
- 4. Using the same starting column address as in step 2, read "1" out and write "0" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 512 times.
- 5. Read "0"s which were written in step 4 in normal read mode.
- 6. Repeat steps 1 to 5 using complement data.




Figure 1. Hidden Refresh Cycle

TEST MODE

Internal organization of this device (256K×4) allows it to be tested as if it were a 256K×1 DRAM. Only nine of the ten addresses (A0–A8) are used in test mode; A9 is internally disabled. A test mode write cycle writes data, D (data in), to a bit in each of the four 256K×1 blocks (B0–B3), in parallel. A test mode cycle reads a bit in each of the four blocks. If data is the same in all four bits, Q (data out) is the same as the data in each bit. If data is not the same in all four bits, Q is high Z. See truth table and test mode block diagram.

Test mode can be used in any timing cycle, including page

mode cycles. The test mode function is enabled by holding the "TF" pin on "super voltage" for the specified period (t_{TES} , t_{TEHC} , see **TEST MODE CYCLE**).


where

 $4.5~V < V_{CC} < ; 5.5~V$ and maximum voltage = 10.5 V. A9 is ignored in test mode. In normal operation, the "TF" pin must either be connected to V_{IL} , or left open.


Test Mode Truth Table

D	В0	B1	B2	В3	Q
0	0	0	0 1	0	0
-		Any C	Other	ı	High-Z


TEST MODE BLOCK DIAGRAM



TEST MODE BLOCK DIAGRAM



ORDERING INFORMATION (Order by Full Part Number)



Commercial Temperature Range 0 to 70°C

Full Part Number

MCM511000BJ60R2 MCM511000BZ60

MCM511000BJ60 MCM511000BJ80

MCM511000BJ80R2 MCM511000BZ80

MCM51L1000BJ60 MCM51L1000BJ60R2 MCM51L1000BZ60

MCM51L1000BJ80 MCM51L1000BJ80R2 MCM51L1000BZ80

1M×1 CMOS Dynamic RAM

The MCM511001A is a 1.0μ CMOS high-speed, dynamic random access memory. It is organized as 1,048,576 one-bit words and fabricated with CMOS silicon-gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost. The fast nibble mode feature allows high-speed serial access of up to 4 bits of data.

The MCM511001A requires only 10 address lines; row and column address inputs are multiplexed. The device is packaged in a standard 300-mil dual-in-line plastic package (DIP), a 300-mil SOJ plastic package, and a 100-mil zig-zag in-line plastic package (ZIP).

- Three-State Data Output
- Common I/O with Early Write
- Fast Nibble Mode
- Test Mode
- TTL-Compatible Inputs and Output
- RAS Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 512 Cycle, 8 ms Refresh
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (t_{RAC}): MCM511001A-70 = 70 ns (Maximum) MCM511001A-80 = 80 ns (Maximum)


MCM511001A-10 = 100 ns (Maximum)

Low Active Power Dissipation: MCM511001A-70 = 440 mW (Maximum)

MCM511001A-80 = 385 mW (Maximum) MCM511001A-10 = 330 mW (Maximum)


Low Standby Power Dissipation: 11 mW (Maximum, TTL Levels)
 5.5 mW (Maximum, CMOS Levels)

MCM511001A



PIN NAMES										
A0-A9 Address Input										
D Data Input										
Q Data Output										
W Read/Write Enable										
RAS Row Address Strobe										
CAS Column Address Strobe										
V _{CC} Power (+5 V)										
VSS Ground										
TF Test Function Enable										
NC No Connection										

ZIG-ZAG IN-LINE SMALL OUTLINE Ω **DUAL-IN-LINE** 26 D VSS ٧ss n 🗗 1 D wd 2 25 D Q 18 D Vss RAS [3 24 D CAS RAS PIN ΜŲ 17 h a **ASSIGNMENT** TF d 4 23 D NC RAS | 3 16 CAS NC 22 D A9 NC [5 15 A9 TF ΑO AO [14 T A8 13 H A7 А1 П A0 🛮 9 18 🛮 A8 A2 🛛 12 A6 ٧cc 17 A7 A1 🛛 10 A3 🛛 11 D A5 A2 [11 16 🛮 A6 10 D A4 Aß 15 🛮 A5 14 🛮 A4



ABSOLUTE MAXIMUM RATINGS (See Note)

			
Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	-1 to +7	٧
Voltage Relative to VSS for Any Pin Except VCC	V _{in} , V _{out}	~1 to +7	٧
Test Function Input Voltage	V _{in(TF)}	-1 to +10.5	٧
Data Out Current	lout	50	mA
Power Dissipation	PD	600	mW
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC}=5.0 V \pm 10%, T_A=0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V	1
	VSS	0	0	0	}	
Logic High Voltage, All Inputs	VIH	2.4	-	6.5	V	1
Logic Low Voltage, All Inputs	V _{IL}	- 1.0	_	0.8	V	1
Test Function Input High Voltage	VIH (TF)	V _{CC} +4.5	_	10.5	V	1

DC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current	ICC1			mA	2
MCM511001A-70, t _{RC} = 130 ns		-	80	!	
MCM511001A-80, t _{RC} = 150 ns		_	70		ĺ
MCM511001A-10, t _{RC} = 180 ns			60		
V_{CC} Power Supply Current (Standby) ($\overline{RAS} = \overline{CAS} = V_{IH}$)	ICC2		2.0	mA	
V _{CC} Power Supply Current During RAS only Refresh Cycles (CAS = V _{IH})	ICC3			mA	2
MCM511001A-70, t _{RC} = 130 ns		-	80		
MCM511001A-80, t _{RC} = 150 ns		-	70		1
MCM511001A-10, t _{RC} = 180 ns			60		
V _{CC} Power Supply Current During Nibble Mode Cycle (RAS = V _{IL})	ICC4			mA	2
MCM511001A-70, t _{NC} =35 ns		-	60	ļ	l
MCM511001A-80, t _{NC} =35 ns		-	50	Į	j
MCM511001A-10, t _{NC} =40 ns			40		
V _{CC} Power Supply Current (Standby) (RAS = CAS = V _{CC} - 0.2 V)	I _{CC5}	_	1.0	mA	
V _{CC} Power Supply Current During CAS Before RAS Refresh Cycle	I _{CC6}			mA	2
MCM511001A-70, t _{RC} = 130 ns		-	80	j	ĺ
MCM511001A-80, t _{RC} = 150 ns		-	70]	Ì
MCM511001A-10, t _{RC} = 180 ns			60		
Input Leakage Current (Except TF) (0 V ≤ V _{in} ≤ 6.5 V)	llkg(l)	- 10	10	μΑ	,
Input Leakage Current (TF) (0 V≤V _{in(TF)} ≤V _{CC} +0.5 V)	likg(I)	- 10	10	μΑ	
Output Leakage Current (CAS = V _{IH} , 0 V ≤ V _{out} ≤ 5.5 V)	likg(O)	- 10	10	μА	
Test Function Input Current (V _{CC} +4.5 V≤V _{In(TF)} ≤10.5 V)	(in(TF)	_	1	mA	
Output High Voltage (I _{OH} = -5 mA)	Voн	2.4		V	
Output Low Voltage (I _{OL} =4.2 mA)	VOL	-	0.4	٧	

$\textbf{CAPACITANCE} \text{ (f = 1.0 MHz, } T_{A} = 25^{o}\text{C, } V_{CC} = 5 \text{ V, Periodically Sampled Rather Than 100\% Tested)}$

Parameter	S	Symbol	Max	Unit	Notes
Input Capacitance A0-A9,	D	Cin	5	pF	3
RAS, CAS, W,	rf		7	pF	3
Output Capacitance (CAS = VIH to Disable Output)	Q	Cout	7	pF	3

- 1. All voltages referenced to VSS.
- 2. Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
- 3. Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: $C = I\Delta t/\Delta V$.

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC}=5.0 V \pm 10%, T_A=0 to 70°C, Unless Otherwise Noted)

READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, 4, and 5)

	Syr	nbol	MCM51	1001A-70	MCM51	1001A-80	MCM511001A-10			
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	tRELREL.	tRC	130	_	150	_	180	_	ns	6
Read-Write Cycle Time	^t RELREL	tRWC	155	_	175	_	210	_	ns	6
Nibble Mode Cycle Time	^t CEHCEH	tNC	35	_	35	_	40	_	ns	
Nibble Mode Read-Write Cycle Time	†CEHCEH	tNRMW	55	_	55	_	65	_	ns	}
Access Time from RAS	tRELQV	tRAC	_	70	_	80	_	100	ns	7, 8
Access Time from CAS	tCELQV	tCAC	_	20	_	20	_	25	ns	7, 9
Access Time from Column Address	tAVQV	tAA	_	35	_	40	_	50	ns	7, 10
Nibble Mode Access Time	tCELQV	tNCAC	_	15	_	15	_	20	ns	7
CAS to Output in Low-Z	tCELQX	tCLZ	0	_	0	-	0	_	ns	7
Output Buffer and Turn-Off Delay	tCEHQZ	tOFF	0	20	0	20	0	20	ns	11
Transition Time (Rise and Fall)	tŢ	tŢ	3	50	3	50	3	50	ns	
RAS Precharge Time	^t REHREL	tRP	50	-	60	-	70		ns	
RAS Pulse Width	^t RELREH	tRAS	70	10,000	80	10,000	100	10,000	ns	
RAS Hold Time	^t CELREH	tRSH	20	_	20	_	25	-	ns	
CAS Hold Time	^t RELCEH	tCSH	70	_	80	_	100	_	ns	
CAS Pulse Width	^t CELCEH	tCAS	20	10,000	20	10,000	25	10,000	ns	
RAS to CAS Delay Time	†RELCEL	tRCD	20	50	20	60	25	75	ns	12
RAS to Column Address Delay Time	†RELAV	tRAD	15	35	15	40	20	50	ns	13
CAS to RAS Precharge Time	^t CEHREL	tCRP	5	_	5	_	5	_	ns	
CAS Precharge Time	†CEHCEL	tCPN	10	_	10	_	10	_	ns	
Row Address Setup Time	†AVREL	tASR	0	_	0	_	0	-	ns	
Row Address Hold Time	†RELAX	tRAH	10	-	10	_	15	_	ns	
Column Address Setup Time	†AVCEL	tASC	0	_	0	_	0	_	ns	
Column Address Hold Time	†CELAX	tCAH	15		15	_	20	_	ns	
Column Address Hold Time Referenced to RAS	†RELAX	tAR	55	_	60	_	75	_	ns	
Column Address to RAS Lead Time	tAVREH	tRAL	35	_	40	-	50	_	ns	

(continued)

- 1. VIH min and VIL max are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{|H} and V_{|L} (or between V_{|H} and V_{|H}) in a monotonic manner.
- 4. AC measurements t_T = 5.0 ns.
- 5. The TF pin must be at VIL or open if not used.
- The specifications for t_{RC} (min) and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C≤T_A≤70°C) is assured.
- Measured with a current load equivalent to 2 TTL (-200 μA, +4 mA) loads and 100 pF with the data output trip points set at VOH=2.0 V and VOI = 0.8 V.
- 8. Assumes that t_{RCD}≤t_{RCD} (max).
- Assumes that t_{RCD}≥t_{RCD} (max).
- 10. Assumes that t_{RAD}≥t_{RAD} (max).
- 11. tOFF (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 12. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- 13. Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max), then access time is controlled exclusively by t_{AA}.

READ, WRITE, AND READ-WRITE CYCLES (Continued)

D	Syr	nbol	MCM51	1001A-70	MCM511001A-80		MCM511001A-10			NI
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Command Setup Time	†WHCEL	tRCS	0		0		0	_	ns	
Read Command Hold Time Referenced to CAS	^t CEHWX	tRCH	0	_	0	_	0	_	ns	14
Read Command Hold Time Referenced to RAS	†REHWX	tRRH	0	_	0	_	0	_	ns	14
Write Command Hold Time Referenced to CAS	†CELWH	tWCH	15	_	15	_	20	_	ns	
Write Command Hold Time Referenced to RAS	^t RELWH	tWCR	55	_	60	_	75	-	ns	
Write Command Pulse Width	tWLWH	tWP	15	_	15	_	20	_	ns	
Write Command to RAS Lead Time	tWLREH	tRWL	20	_	20	_	25	_	ns	
Write Command to CAS Lead Time	†WLCEH	^t CWL	20	-	20	_	25	_	ns	
Data In Setup Time	†DVCEL	tDS	0	_	0	_	0	_	ns	15
Data In Hold Time	tCELDX	^t DH	15	_	15	_	20	_	ns	15
Data In Hold Time Referenced to RAS	tRELDX	^t DHR	55	_	60		75	_	ns	
Refresh Period	tRVRV	tRFSH	_	8	_	8	_	8	ms	
Write Command Setup Time	tWLCEL	twcs	0	_	0		0	_	ns	16
CAS to Write Delay	tCELWL	tCWD	20	_	20	_	25	_	ns	16
RAS to Write Delay	^t RELWL	tRWD	70	_	80	_	100	_	ns	16
Column Address to Write Delay Time	tAVWL	tAWD	35	_	40	_	50	-	ns	16
CAS Setup Time for CAS Before RAS Refresh	†RELCEL	tCSR	10	_	10	_	10	_	ns	
CAS Hold Time for CAS Before RAS Refresh	^t RELCEH	tCHR	30	_	30	-	30	_	ns	
RAS Precharge to CAS Active Time	†REHCEL	^t RPC	0	_	0	_	0	_	ns	
CAS Precharge Time for CAS Before RAS Counter Test	†CEHCEL	tCPT	40	-	40	-	50	_	ns	
Nibble Mode Pulse Width	^t CELCEH	tNCAS	15	_	15	_	20	_	ns	
Nibble Mode CAS Precharge Time	†CEHCEL	tNCP	10	_	10	_	10	_	ns	
Nibble Mode RAS Hold Time	^t CELREH	tNRSH	15	_	15	_	20	_	ns	
Nibble Mode CAS to Write Delay Time	^t CELWL	^t NCWD	15	_	15	_	20	_	ns	
Nibble Mode Write Command to RAS Lead Time	tWLREH	tNRWL	15	_	15	-	20	_	ns	
Nibble Mode Write Command to CAS Lead Time	†WLCEH	tNCWL	15	_	15	-	20	_	ns	
Test Mode Enable Setup Time Referenced to RAS	[†] TEHREL	[†] TES	0	_	0	_	0	-	ns	
Test Mode Enable Hold Time Referenced to RAS	^t REHTEL	[‡] TEHR	0	-	0	-	0	-	ns	
Test Mode Enable Hold Time Referenced to CAS	[†] CEHTEL	[†] TEHC	0	-	0	-	0	-	ns	

NOTES:


14. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.

^{15.} These parameters are referenced to CAS leading edge in random write cycles and to W leading edge in delayed write or read-write cycles.

^{16.} tWCS, tRWD, tCWD, and tAWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if tWCS≥tWCS (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if tCWD≥tCWD (min), tRWD≥tRWD (min), and tAWD≥tAWD (min), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.


Q (DATA OUT)


VOL -




EARLY WRITE CYCLE RAS -tRCDtrsh tcsHtCRP -CAS - tRAL tcah → tasr -> tASC -COLUMN ADDRESSES tRWL twcr : VALID DATA tohr.


- HIGH Z -









CAS BEFORE RAS REFRESH CYCLE (W and A0 to A9 are Don't Care)




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (EARLY WRITE)



CAS BEFORE **RAS** REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 8 milliseconds with the device powered up), a wake up sequence of eight active cycles is necessary to assure proper operation.

ADDRESSING THE RAM

The ten address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (RAS) and column address strobe (CAS), into two separate 10-bit address fields. A total of twenty address bits, ten rows and ten columns, will decode one of the 1,048,576 bit locations in the device. RAS active transition is followed by CAS active transition (active = V_{IL}, t_{RCD} minimum) for all read or write cycles. The delay between RAS and CAS active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external \overline{CAS} signal is ignored until an internal \overline{RAS} signal is available. This "gate" feature on the external \overline{CAS} clock enables the internal \overline{CAS} line as soon as the row address hold time (tRAH) specification is met (and defines tRCD minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the \overline{CAS} clock.

There are two other variations in addressing the 1M RAM:

RAS only refresh cycle and CAS before RAS refresh cycle. Both are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with four different cycles: "normal" random read cycle, nibble mode read cycle, read-write cycle, and nibble mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in ADDRESS-ING THE RAM, with $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ active transitions latching the desired bit location. The write (\overline{W}) input level must be high (V_{1H}) , t_{RCS} (minimum) before the $\overline{\text{CAS}}$ active transition, to enable read mode.

Both the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. However, $\overline{\text{CAS}}$ must be active before or at tRCD maximum to guarantee valid data out (Q) at tRAC (access time from $\overline{\text{RAS}}$ active transition). If the tRCD maximum is exceeded, read access time is determined by the $\overline{\text{CAS}}$ clock active transition (tCAC).

The RAS and CAS clocks must remain active for a minimum time of trans and transfer respectively, to complete the read cycle. W must remain high throughout the cycle, and for time transfer ras or CAS inactive transition, respectively, to maintain the data at that bit location. Once RAS transitions to inactive, it must remain inactive for a minimum

time of tRP to precharge the internal device circuitry for the $\frac{\text{next}}{\text{CAS}}$ clock. Q is valid, but $\frac{\text{not}}{\text{CAS}}$ clock is active. When the $\frac{\text{CAS}}{\text{CAS}}$ clock transitions to inactive, the output will switch to High Z (three-state).

WRITE CYCLE

The user can write to the DRAM with any of four cycles: early write, late write, nibble mode early write, and nibble mode read-write. Early and late write modes are discussed here, while nibble mode write operations are covered in another section.

A write cycle begins as described in ADDRESSING THE RAM. Write mode is enabled by the transition of \overline{W} to active (V_{IL}). Early and late write modes are distinguished by the active transition of \overline{W} , with respect to \overline{CAS} . Minimum active times tRAS and tCAS, and precharge time tRP apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time twos before \overline{CAS} active transition. Data in (D) is referenced to \overline{CAS} in an early write cycle. \overline{RAS} and \overline{CAS} clocks must stay active for trwl and tcwl, respectively, after the start of the early write operation to complete the cycle.

 Ω remains in three-state condition throughout an early write cycle because \overline{W} active transition precedes or coincides with $\overline{\text{CAS}}$ active transition, keeping data-out buffers disabled. This feature can be utilized on systems with a common I/O bus, provided all writes are performed with early write cycles, to prevent bus contention.

A late write cycle occurs when \overline{W} active transition is made after \overline{CAS} active transition. \overline{W} active transition could be delayed for almost 10 microseconds after \overline{CAS} active transition, $(t_{RCD}+t_{CWD}+t_{RWL}+2t_{T})\leq t_{RAS}$, if other timing minimums $(t_{RCD},t_{RWL}$ and $t_{T})$ are maintained. D is referenced to \overline{W} active transition in a late write cycle. Output buffers are enabled by \overline{CAS} active transition but Q may be indeterminate—see note 16 of AC operating conditions table. \overline{RAS} and \overline{CAS} must remain active for t_{RWL} and t_{CWL} , respectively, after \overline{W} active transition to complete the write cycle.

READ-WRITE CYCLE

A read-write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the **WRITE CYCLE** section, except \overline{W} must remain high for tcWD minimum after the \overline{CAS} active transition, to guarantee valid Q before writing the bit.

NIBBLE MODE CYCLES

Nibble mode allows fast successive serial data operations at two, three, or four bits of the 1M dynamic RAM. Read access time in nibble mode (tNCAC) is considerably faster than the regular $\overline{\text{RAS}}$ clock access time tRAC. Nibble mode operation consists of keeping $\overline{\text{RAS}}$ active while toggling $\overline{\text{CAS}}$ between VIH and VIL. The address of the first nibble bit is latched by $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ active transitions. Each subsequent $\overline{\text{CAS}}$ active transition increments the row and column addresses internally to access the next bit in binary fashion. After the fourth bit is accessed, the nibble pattern repeats itself: (0,0) (0,1) (1,0) (1,1) (0,0) (0,1) (1,0) (1,1) The A10 address determines the starting point of the 4-bit nibble, with row address A10 the least significant of the (column, row) ordered

pair. External addresses are ignored after the first nibble bit is selected.

A nibble mode cycle is initiated by a normal read, write, or read-write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, \overline{CAS} transitions to inactive for minimum of tNCP, while \overline{RAS} remains low (VIL). The second \overline{CAS} active transition while \overline{RAS} is low initiates the first nibble mode cycle (tNC or tNRMW). Either a read, write, or read-write operation can be performed in a nibble mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive nibble mode cycles and performed in any order. The maximum number of consecutive nibble mode cycles is limited by tRAS. Nibble mode operation ends when \overline{RAS} transitions to inactive, coincident with or following a \overline{CAS} inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge degrades with time and temperature, thus each bit must be periodically re-freshed (recharged) to maintain the correct bit state. Bits in the MCM511001A require refresh every 8 milliseconds.

Refresh is accomplished by cycling through the 512 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM511001A. Burst refresh, a refresh of all 512 rows consecutively, must be performed every 8 milliseconds.

A normal read, write, or read-write operation to the RAM will refresh all the bits (2048) associated with the particular row decoded. Three other methods of refresh, RAS-only refresh, CAS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

 \overline{RAS} -only refresh consists of \overline{RAS} transition to active, latching the row address to be refreshed, while \overline{CAS} remains high (V_{IH}) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CAS Before RAS Refresh

 $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh is enabled by bringing $\overline{\text{CAS}}$ active before $\overline{\text{RAS}}$. This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh).

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding $\overline{\text{CAS}}$ active at the end of a read or write cycle, while $\overline{\text{RAS}}$ cycles inactive for tgp and back to active, starts the hidden refresh. This is essentially the execution of a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh from a cycle in progress (see Figure 1).

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a CAS before RAS refresh counter test. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 512 cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed after a minimum of eight $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ initialization cycles. Test procedure:

- 1. Write "0"s into all memory cells with normal write mode.
- Select a column address, read "0" out and write "1" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 512 times.
- 3. Read the "1"s which were written in step 2 in normal read
- 4. Using the same starting column address as in step 2, read "1" out and write "0" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 512 times.
- Read "0"s which were written in step 4 in normal read mode.
- 6. Repeat steps 1 to 5 using complement data.




Figure 1. Hidden Refresh Cycle

TEST MODE

Internal organization of this device (256K \times 4) allows it to be tested as if it were a 256K \times 1 DRAM. Only nine of the ten addresses (A0-A8) are used in test mode; A9 is internally disabled. A test mode write cycle writes data, D (data in), to a bit in each of the four 256K \times 1 blocks (B0-B3), in parallel. A test mode read cycle reads a bit in each of the four blocks. If data is the same in all four bits, Q (data out) is the same as the data in each bit. If data is not the same in all four bits, Q is high Z. See truth table and block diagram.

Test mode can be used in any timing cycle except nibble mode cycles. The test mode function is enabled by holding the "TF" pin on "super voltage" for the specified period (tTES, tTEHR, tTEHC; see TEST MODE CYCLE).


"Super voltage" = VCC+4.5 V

where


4.5 V < V_{CC} < 5.5 V and maximum voltage = 10.5 V. A9 is ignored in test mode. In normal operation, the "TF" pin must either be connected to V_{II}, or left open.

Test Mode Truth Table


D	B0	B1	B2	B3	ď
0	0	0	0	0	0
1	1	1 1	1	1	1
		Any	Other		High-Z



TEST FUNCTION BLOCK DIAGRAM



ORDERING INFORMATION (Order by Full Part Number)



1M×1 CMOS Dynamic RAM Static Column

The MCM511002A is a 1.0 µ CMOS high-speed, dynamic random access memory. It is organized as 1,048,576 one-bit words and fabricated with CMOS silicon-gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost. The static column mode feature allows column data to be accessed upon the column address transition when RAS and CS are held low, similar to static RAM operation.

The MCM511002A requires only 10 address lines; row and column address inputs are multiplexed. The device is packaged in a standard 300-mil dual-in-line plastic package (DIP), a 300-mil SOJ plastic package, and a 100-mil zig-zag in-line plastic package (ZIP).

- Three-State Data Output
- Common I/O with Early Write
- Static Column Mode
- Test Mode
- TTL-Compatible Inputs and Output
- RAS Only Refresh
- CS Before RAS Refresh
- Hidden Refresh
- 512 Cycle, 8 ms Refresh
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (tRAC): MCM511002A-70=70 ns (Maximum)


MCM511002A-80 = 80 ns (Maximum)

MCM511002A-10 = 100 ns (Maximum)

 Low Active Power Dissipation: MCM511002A-70 = 440 mW (Maximum) MCM511002A-80 = 385 mW (Maximum) MCM511002A-10 = 330 mW (Maximum)

 Low Standby Power Dissipation: 11 mW (Maximum, TTL Levels) 5.5 mW (Maximum, CMOS Levels)

MCM511002A




PIN NAMES										
A0-A9 Address Input										
D Data Input										
Q Data Output										
W Read/Write Enable										
RAS Row Address Strobe										
CS Chip Select										
V _{CC} Power (+5 V)										
VSS Ground										
TF Test Function Enable										
NC No Connection										

ZIG-ZAG IN-LINE

SMALL OUTLINE DUAL-IN-LINE 26 D VSS 001 25 **b** a 18 D VSS 24 D CS RAS I 3 PIN 17 **h**a 23 D NC **ASSIGNMENT** TF [] 4 RAS I 3 16 CS 22 D A9 NC D 5 15 A9 TF 14 D A8 AO F 13 D A7 A1 [**AO** ☐ 9 18 D A8 12 D A6 A2 [] 17 DA7 11 A5 A3 [] A2 ∏ 11 16 D A6 10 D A4 15 A5 14 🛮 A4

A9	1_	,	
a	3	===	CS
D	5_	===	VSS
RAS	7_	<u>-6</u>	W
	9	<u>=</u> =	TF
NC	11	<u>10</u>	NC
A0	12	12	A1
A2	13	14	A3
vcc	15	16	A4
A5	17	18	
A 7	<u>19</u>	20	A6
	L	==	A8

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	-1 to +7	٧
Voltage Relative to VSS for Any Pin Except VCC	V _{in} , V _{out}	-1 to +7	٧
Test Function Input Voltage	V _{in(TF)}	-1 to +10.5	٧
Data Out Current	lout	50	mA
Power Dissipation	PD	600	mW
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high statious outages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V	1
	VSS	0	0	0		
Logic High Voltage, All Inputs	VIH	2.4	_	6.5	V	1
Logic Low Voltage, All Inputs	VIL	-1.0		0.8	V	1
Test Function Input High Voltage	VIH (TF)	V _{CC} +4.5	_	10.5	V	1

DC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current MCM511002A-70, t _{RC} = 130 ns MCM511002A-80, t _{RC} = 150 ns MCM511002A-10, t _{RC} = 180 ns	Icc1	_ _ _	80 70 60	mA	2
V _{CC} Power Supply Current (Standby) (RAS = CS = V _{IH})	I _{CC2}	_	2.0	mA	
V_{CC} Power Supply Current During \overline{RAS} only Refresh Cycles (\overline{CS} = V_{IH}) MCM511002A-70, t_{RC} = 130 ns MCM511002A-80, t_{RC} = 150 ns MCM511002A-10, t_{RC} = 180 ns	ICC3	- - -	80 70 60	mA	2
V_{CC} Power Supply Current During Static Column Mode Cycle $(\overline{RAS}=\overline{CS}=V_{ L})$ MCM511002A-70, $t_{SC}=40$ ns MCM511002A-80, $t_{SC}=45$ ns MCM511002A-10, $t_{SC}=50$ ns	ICC4	- - -	60 50 40	mA	2, 3
V _{CC} Power Supply Current (Standby) (RAS = CS = V _{CC} − 0.2 V)	I _{CC5}	_	1.0	mA	
V_{CC} Power Supply Current During \overline{CS} Before \overline{RAS} Refresh Cycle MCM511002A-70, t_{RC} = 130 ns MCM511002A-80, t_{RC} = 150 ns MCM511002A-10, t_{RC} = 180 ns	ICC6	_ _ _	80 70 60	mA	2
Input Leakage Current (Except TF) (0 V≤V _{in} ≤6.5 V)	llkg(I)	- 10	10	μΑ	
Input Leakage Current (TF) (0 V≤V _{in(TF)} ≤V _{CC} +0.5 V)	lkg(I)	- 10	10	μΑ	
Output Leakage Current (CS=V _{IH} , 0 V≤V _{OUt} ≤5.5 V)	llkg(O)	- 10	10	μΑ	
Test Function Input Current (V _{CC} +4.5 V≤V _{in(TF)} ≤10.5 V)	lin(TF)	_	1	mA	
Output High Voltage (I _{OH} = -5 mA)	Voн	2.4	_	V	
Output Low Voltage (I _{OL} = 4.2 mA)	VOL	_	0.4	٧	

$\textbf{CAPACITANCE} \text{ (f=1.0 MHz, $T_A=25^{\circ}$C, $V_{CC}=5$ V, Periodically Sampled Rather Than 100\% Tested)}$

Parameter	Symbol	Max	Unit	Notes
Input Capacitance A0-A9, D	Cin	5	pF	4
RAS, CS, W, TF		7	pF	4
Output Capacitance (CS = VIH to Disable Output)	Cout	7	pF	4

- All voltages referenced to V_{SS}.
 Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
- 3. Measured with one address transition per static column mode cycle.
- 4. Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: $C = I\Delta t/\Delta V$.

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, 4, and 5)

	Syn	nbol	MCM51	1002A-70	MCM51	1002A-80	MCM51	1002A-10		Notes
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	†RELREL	tRC	130	_	150	_	180	_	ns	6
Read-Write Cycle Time	†RELREL	tRWC	155	_	155	_	210	_	ns	6
Static Column Mode Cycle Time	tAVAV	tsc	40	_	45	-	50	_	ns	
Static Column Mode Read-Write Cycle Time	tAVAV	tSRWC	70	_	80	_	100	_	ns	
Access Time from RAS	tRELQV	tRAC	_	70	_	80	_	100	ns	7, 8
Access Time from CS	tCELQV	tCAC	_	20	_	20	_	25	ns	7, 9
Access Time from Column Address	tAVQV	tAA	_	35	_	40	_	50	ns	7, 10
Access Time from Last Write	tWLQV	tALW	_	65	_	75	-	95	ns	7, 11
CS to Output in Low-Z	tCELQX	tCLZ	0	_	0	_	0	_	ns	7
Output Buffer and Turn-Off Delay	tCEHQZ	tOFF	0	20	0	20	0	20	ns	12
Data Out Hold from Address Change	tAXQX	tAOH	5	_	5		5	_	ns	
Data Out Enable from Write	tWHQV	tow	_	20	_	20	_	25	ns	
Data Out Hold from Write	twhox	twoH	0	-	0	_	0	_	ns	
Transition Time (Rise and Fall)	ŧτ	ŧТ	3	50	3	50	3	50	ns	
RAS Precharge Time	tREHREL.	tRP	50	_	60	_	70	_	ns	
RAS Pulse Width	†RELREH	tRAS	70	10,000	80	10,000	100	10,000	ns	
RAS Pulse Width (Static Column Mode)	^t RELREH	tRASC	70	100,000	80	100,000	100	100,000	ns	
RAS Hold Time	^t CELREH	tRSH	20	_	20	_	25	_	ns	
CS Hold Time	†RELCEH	tCSH	70	_	80	_	100	_	ns	
CS Pulse Width	†CELCEH	tcs	20	10,000	20	10,000	25	10,000	ns	
CS Pulse Width (Static Column Mode)	†CELCEH	tcsc	20	100,000	20	100,000	25	100,000	ns	
RAS to CS Delay Time	†RELCEL	tRCD	20	50	20	60	25	75	ns	13
RAS to Column Address Delay Time	tRELAV	tRAD	15	35	15	40	20	50	ns	1,4
CS to RAS Precharge Time	tCEHREL	tCRP	5	_	5	_	5	_	ns	
CS Precharge Time (Static Column Mode Cycle Only)	†CEHCEL	tCP	10	_	10	_	10	_	ns	
Row Address Setup Time	tAVREL	†ASR	0	_	0	_	0	_	ns	
Row Address Hold Time	†RELAX	tRAH	10	_	10		15		ns	


(continued)

- 1. V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL}.
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- 4. AC measurements t_T = 5.0 ns.
- 5. TF pin must be at VIL or open if not used.
- The specifications for t_{RC} (min) and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C≤T_A≤70°C) is assured.
- 7. Measured with a current load equivalent to 2 TTL ($-200~\mu$ A, +4~mA) loads and 100 pF with the data output trip points set at $V_{OH} = 2.0~V$ and $V_{OL} = 0.8~V$.
- Assumes that t_{RCD}≤t_{RCD} (max).
- 9. Assumes that t_{RCD}≥t_{RCD} (max).
- 10. Assumes that t_{RAD}≥t_{RAD} (max), and/or t_{LWAD}≥t_{LWAD} (max).
- 11. Assumes that t_{LWAD} ≤t_{LWAD} (max).
- 12. toff (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 13. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- 14. Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max), then access time is controlled exclusively by t_{AA}.


READ, WRITE, AND READ-WRITE CYCLES (Continued)


Danama adam	Symbol		MCM511002A-70		MCM51	1002A-80	MCM511002A-10			Notes
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Column Address Setup Time	†AVCEL	tASC	0	_	0	_	0	_	ns	
Column Address Hold Time	tCELAX	tCAH	15	_	15	_	20		ns	
Write Address Hold Time Referenced to RAS	†RELAX	†AWR	55	_	60	_	75	_	ns	
Column Address Hold Time Referenced to RAS	^t RELAX	t _{AR}	80	_	90	_	115	-	ns	
Column Address to RAS Lead Time	†AVREH	^t RAL	35	_	40	_	50	_	ns	
Column Address Hold Time Referenced to RAS High	^t REHAX	^t AH	5	_	5		10	-	ns	15
Write Command to CS Lead Time	†WLCEH	tCWL	20	_	20	-	25	_	ns	
Last Write to Column Address Delay Time	tWLAV	tLWAD	20	30	20	35	25	45	ns	16
Last Write to Column Address Hold Time	tWLAX	tAHLW	65	_	·75	_	95	_	ns	
Read Command Setup Time	†WHCEL	tRCS	0	_	0	_	0	_	ns	
Read Command Hold Time	tCEHWX	tRCH	0	_	0	_	0	_	ns	17
Read Command Hold Time Referenced to RAS	^t REHWX	tRRH	0	_	0	-	0	_	ns	17
Write Command Hold Time	^t CELWX	tWCH	15	_	15	_	20	_	ns	18
Write Command Hold Time Referenced to RAS	^t RELWH	tWCR	55	-	60	-	75	-	ns	
Write Command Pulse Width	tWLWH	twp	15	_	15	_	20	_	ns	
Write Command Inactive Time	tWHWL	twi	10	_	10	_	10	_	ns	
Write Command to RAS Lead Time	tWLREH	tRWL	20	_	20	_	25	_	ns	
Data In Setup Time	†DVCEL	tDS	0		0		0	_	ns	19
Data In Hold Time	†CELDX	tDH	15	_	15	_	20	_	ns	19
Data In Hold Time Referenced to RAS	†RELDX	tDHR	55	_	60	_	75	_	ns	
Refresh Period	tRVRV	tRFSH		8	_	8	-	8	ms	
Write Command Setup Time (Output Data Disable)	tWLCEL	twcs	0	_	0	_	0	_	ns	18
CS to Write Delay	tCELWL	tcwD	20	_	20	_	25	_	ns	18
RAS to Write Delay	†RELWL	tRWD	70	_	80	_	100	-	ns	18
Column Address to Write Delay Time	†AVWL	tAWD	35	_	40	_	50	_	ns	18
CS Setup Time for CS Before RAS Refresh	†RELCEL	tCSR	10	_	10	_	10	_	ns	
CS Hold Time for CS Before RAS Refresh	^t RELCEH	tCHR	30	_	30	_	30	_	ns	
CS Precharge to CS Active Time	†REHCEL	tRPC	0	_	0	_	0	_	ns	
CS Precharge Time for CS Before RAS Counter Test	†CEHCEL	[‡] CPT	40	-	40	-	50	_	ns	
CS Precharge Time	†CEHCEL	^t CPN	10		10	_	15	_	ns	
Test Mode Enable Setup Time Referenced to RAS	[†] TEHREL	[†] TES	0	-	0	_	0	_	ns	
Test Mode Enable Hold Time Referenced to RAS	^t REHTEL	^t TEHR	0	_	0	_	0	_	ns	
Test Mode Enable Hold Time Referenced to CAS	†CEHTEL	†TEHC	0	_	0	_	0	_	ns	

- 15. tAH must be met for a read cycle.
- 16. Operation within the tLWAD limit ensures that tALW can be met. tLWAD (max) is specified as a reference point only; if tLWAD is greater than the specified tLWAD (max) limit, then access time is controlled exclusively by tAA.
- 17. Either tRRH or tRCH must be satisfied for a read cycle.
- 18. tWCS, tWCH, tRWD, tCWD, and tAWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If tWCS≥tWCS (min) and tWCH≥tWCH (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if tRWD≥tRWD (min), tCWD≥tCWD (min), and tAWD≥tAWD (min), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 19. These parameters are referenced to CS leading edge in early write cycles and to W leading edge in late write or read-write cycles.




READ-WRITE CYCLE







STATIC COLUMN MODE EARLY WRITE CYCLE (A)




STATIC COLUMN MODE EARLY WRITE CYCLE (B)




STATIC COLUMN MODE READ-WRITE CYCLE







RAS ONLY REFRESH CYCLE (W and A9 are Don't Care) -- trc--tras-RAS $\overline{\text{CS}}$ tasr -trah ROW 8A OT 0A V_{OH} -Q (DATA OUT) HIGH Z -VOL -CS BEFORE RAS REFRESH CYCLE (W and A0 to A9 are Don't Care)




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (EARLY WRITE)





DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 8 milliseconds with the device powered up), a wake up sequence of eight active cycles is necessary to assure proper operation.

ADDRESSING THE RAM

The ten address pins on the device are time multiplexed at the beginning of a memory cycle by the row address strobe (\overline{RAS}) clock, into two separate 10-bit address fields. A total of twenty address bits, ten rows and ten columns, will decode one of the 1,048,576 bit locations in the device. \overline{RAS} active transition latches the row address field. Column addresses are not latched, hence the "static column" designation of this device. Chip select (\overline{CS}) active transition (active = V_{IL}, t_{RCD} minimum) follows \overline{RAS} on all read, write, or read-write cycles, and is independent of column address. The static column feature allows greater flexibility in setting up the external external column addresses into the RAM.

There are other variations in addressing the 1M RAM: RAS only refresh cycle and CS before RAS refresh cycle. Both are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with four different cycles: random read cycle, read-write cycle, and "static column mode" read, and read-write. The random read cycle is outlined here, while the other cycles are discussed in separate sections.

The random read cycle begins as described in **ADDRESS-ING THE RAM**, with $\overline{\text{RAS}}$ active transition latching the desired row. The write (\overline{W}) input level must be high (V_{IH}) , t_{RCS} (minimum) before the \overline{CS} active transition, to enable read mode. A valid column address can be provided at any time (t_{RAD}) minimum, independent of the \overline{CS} active transition.

Both the RAS and CS clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. CS must be active and column address must be valid by tRCD and tRAD maximums, respectively, to guarantee valid data out (Q) at tRAC (access time from RAS active transition). If either tRCD or tRAD maximum is exceeded, read access time is determined by the CS clock active transition (tCAC) and/or valid column address (tAA).

The \overline{RAS} and \overline{CS} clocks must remain active for a minimum time of tRAS and tCS, respectively, to complete the read cycle. The column address must remain valid for tAH after \overline{RAS} inactive transition to complete the read cycle. W must remain high throughout the cycle, and for time tRRH or tRCH after \overline{RAS} or \overline{CS} inactive transition, respectively, to maintain the data at that bit location. Once \overline{RAS} transitions to inactive, it must remain inactive for a minimum time of tRP to precharge the internal device circuitry for the next active cycle. Q is valid, but not latched, as long as the \overline{CS} clock is active. When the \overline{CS} clock transitions to inactive, the output will switch to High Z.

WRITE CYCLE

The DRAM may be written with any of four cycles: early write, late write and "static column mode" early write, and read-write. Early and late write modes are discussed here, while static column mode write operations are covered in another section.

A write cycle begins as described in ADDRESSING THE RAM. Write mode is enabled by the transition of \overline{W} to active (VIL level). Early and late write modes are distinguished by the active transition of \overline{W} with respect to \overline{CS} leading edge. Minimum active time t_RAS and t_{CS} , and precharge time t_RP apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time twcs before \overline{CS} active transition. Column address set up and hold times (tasc, tcah), and data in (D) set up and hold times (tps, tph) are referenced to \overline{CS} in an early write cycle. \overline{RAS} and \overline{CS} clocks must stay active for trawl and tcwl, respectively, after the start of the early write operation to complete the cycle.

 \underline{O} remains High Z throughout an early write cycle because \overline{W} active transition precedes or coincides with \overline{CS} active transition, keeping data-out buffers disabled. This feature can be utilized on systems with a common I/O bus, provided all writes are performed with early write cycles, to prevent bus contention.

A late write cycle occurs when \overline{W} active transition is made after \overline{CS} active transition. \overline{W} active transition could be delayed for almost 10 microseconds after \overline{CS} active transition, $t_{RCD}+t_{CWD}+t_{RWL}+2t_{T})\leq t_{RAS}$, if other timing minimums t_{RCD} , t_{RWL} , and t_{T}) are maintained. Column address and D timing parameters are referenced to \overline{W} active transition in a late write cycle. Output buffers are enabled by \overline{CS} active transition but Q may be indeterminate—see note 18 of AC operating conditions table. Parameters t_{RWL} and t_{CWL} also apply to late write cycles.

READ-WRITE CYCLE

A read-write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the WRITE CYCLE section, except \overline{W} must remain high for tCWD and/or tAWD minimum, to quarantee valid Q before writing the bit.

STATIC COLUMN MODE CYCLES

Static column mode refers to multiple successive data operations performed at any or all 1024 column locations on the selected row of the 1M dynamic RAM during one \overline{RAS} cycle. Read access time of multiple operations (tAA or tCAC) is considerably faster than the regular \overline{RAS} clock access time tRAC. Multiple operations can be performed simply by keeping RAS active. \overline{CS} may be toggled between active and inactive states at any time within the \overline{RAS} cycle.

Once the timing requirements for the initial read, write, or read-write cycle are met and \overline{RAS} remains low, the device is ready for the next operation. Operations can be intermixed in any order, at any column address, subject to normal operating conditions previously described. Every write operation must be clocked with either \overline{CS} or \overline{W} , as indicated in static column mode early write cycle timing diagrams A and B. Column address and D timing parameters are referenced to the signal

clocking the write operation. \overline{CS} must be toggled inactive (tcp) to perform a read operation after an early write operation (to turn output on), as indicated in **static column mode read/write mixed cycle** timing diagram. The maximum number of consecutive operations is limited by tRASC. The cycle ends when \overline{RAS} transitions to inactive.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge degrades with time and temperature, thus each bit must be periodically **re-freshed** (recharged) to maintain the correct bit state. Bits in the MCM511002A require refresh every 8 milliseconds.

Refresh is accomplished by cycling through the 512 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM511002A. Burst refresh, a refresh of all 512 rows consecutively, must be performed every 8 milliseconds on the MCM511002A.

A normal read, write, or read-write operation to the RAM will refresh all the bits (2048) associated with the particular row decoded. Three other methods of refresh, RAS only refresh, CS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

 \overline{RAS} -only refresh consists of \overline{RAS} transition to active, latching the row address to be refreshed, while \overline{CS} remains high (V_{IH}) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CS Before RAS Refresh

CS before RAS refresh is enabled by bringing CS active before RAS. This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh).

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding \overline{CS} active at the end of a read or write cycle, while \overline{RAS} cycles inactive for tap and back to active, starts the hidden refresh. This is essentially the execution of a \overline{CS} before \overline{RAS} refresh from a cycle in progress (see Figure 1).

CS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a $\overline{\text{CS}}$ before $\overline{\text{RAS}}$ refresh counter test. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 512 test cycles, as indicated by the check data written in each row. See $\overline{\text{CS}}$ before $\overline{\text{RAS}}$ refresh counter test cycle timing diagram.

The test can be performed after a minimum of eight $\overline{\text{CS}}$ before $\overline{\text{RAS}}$ initialization cycles. Test procedure:

- 1. Write "0"s into all memory cells with normal write mode.
- Select a column address, read "0" out and write "1" into the cell by performing the CS before RAS refresh counter test, read-write cycle. Repeat this operation 512 times.
- Read the "1"s which were written in step 2 in normal read mode.
- Using the same column address as in step 2, read "1" out and write "0" into the cell by performing the CS before RAS refresh counter test, read-write cycle. Repeat this operation 512 times.
- Read "0"s which were written at in step 4 in normal read mode.
- Repeat steps 1 to 5 using complement data.

TEST MODE


Internal organization of this device (256K × 4) allows it to be tested as if it were a 256K × 1 DRAM. Only nine of the ten addresses (A0-A8) are used in test mode; A9 is internally disabled. A test mode write cycle writes data, D (data in), to a bit in each of the four 256K × 1 blocks (B0-B3), in parallel. A test mode read cycle reads a bit in each of the four blocks. If data is the same in all four bits, Q (data out) is the same as the data in each bit. If data is not the same in all four bits, Q is high Z. See truth table and block diagram.

Test mode can be used in any timing cycle, including page mode cycles. The test mode function is enabled by holding the "TF" pin on "super voltage" for the specified period (t_{TES}, t_{TEHR}, t_{TEHC}; see TEST MODE CYCLE).

where


4.5 V < V_{CC} < 5.5 V and maximum voltage = 10.5 V.

A9 is ignored in test mode. In normal operation, the "TF" pin must either be connected to V_{IL}, or left open.




Test Mode Truth Table


D	В0	B1	B2	В3	Q			
0	0	0	0	0	0			
1	1	1	1	1	1			
_		Any Other						



TEST FUNCTION BLOCK DIAGRAM



ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers—MCM511002AP70 MCM511002AP80

MCM511002AP10

MCM511002AJ70 MCM511002AJ80 MCM511002AJ10 MCM511002AJ70R2 MCM511002AJ80R2 MCM511002AJ10R2 MCM511002AZ70 MCM511002AZ80 MCM511002AZ10

256Kx4 CMOS Dynamic RAM Page Mode, Commercial and Industrial **Temperature Range**

The MCM514256A is a 1.0µ CMOS high-speed, dynamic random access memory. It is organized as 262,144 four-bit words and fabricated with CMOS silicon-gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost.

The MCM514256A requires only nine address lines; row and column address inputs are multiplexed. The device is packaged in a standard 300-mil dual-in-line package (DIP), a 300-mil SOJ plastic package, and a 100-mil zig-zag in-line package (ZIP).

• Two Temperature Ranges: Commercial — 0°C to 70°C Industrial - -40°C to +85°C

- Three-State Data Output
- Fast Page Mode
- TTL-Compatible Inputs and Output • RAS Only Refresh
- CAS Before RAS Refresh
- · Hidden Refresh
- 512 Cycle Refresh:

MCM514256A = 8 ms

MCM51L4256A = 64 ms

- · Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (t_{RAC}):

MCM514256A-70 and MCM51L4256A-70 = 70 ns (Max) MCM514256A-80 and MCM51L4256A-80 = 80 ns (Max)

MCM514256A-10 and MCM51L4256A-10 = 100 ns (Max)

• Low Active Power Dissipation:

MCM514256A-70 and MCM51L4256A-70 = 440 mW (Max) MCM514256A-80 and MCM51L4256A-80 = 385 mW (Max)


MCM514256A-10 and MCM51L4256A-10 = 330 mW (Max)

· Low Standby Power Dissipation:

MCM514256A and MCM51L4256A = 11 mW (Max), TTL Levels MCM514256A = 5.5 mW (Max), CMOS Levels MCM51L4256A = 1.1 mW (Max), CMOS Levels

SMALL OUTLINE DUAL-IN-LINE DQ0 [1 26 VSS DQ0 1 1 • 20 D V_{SS} DQ1 [2 25 р роз 19 DQ3 DQ1 0 2 ₩ | 3 DQ2 PIN ₩ 🛮 з 18 DQ2 ASSIGNMENT BAS I 4 T CAS 23 RAS [4 17 CAS NC 5 22 T G 16 🛭 🛱 NC [5 15 A8 An II a A1 🛮 7 14 🛮 A7 A0 🛚 9 18 🛮 A8 A1 [A2 [] 8 13 🛮 A6 10 17 D A7 A3 1 9 12 T A5 16 T A6 A2 1 11 V_{CC} ☐ 10 11 A4 15 A5 A3 🛮 12 14 🛭 A4 V_{CC} ☐ 13


MCM514256A MCM51L4256A



PIN N	AMES
DQ0-DQ3	Address Input Data Input/Output Output Enable Read/Write Input Row Address Strobe umn Address Strobe
	Power Supply (+5 V) Ground
	No Connection

ZIG-Z	AG	IN-L	INE
Ğ	1.	2	
DQ2	3	2	CAS
	5	4 = =	DQ3
V _{SS}		6	DQ0
DQ1	7 ==	8	$ _{\overline{\mathbf{w}}}$
RAS	9 =		
AO	11	10	NC
	13	12	A1
A2	45	14	A3
VCC	15	16	A4
A5	17	18	
A7	19		A6
		20	A8

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATING (See Note)

7.2002012 III/ (7.11110 III 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	(555 .1010)			
Rating		Symbol	Value	Unit
Power Supply Voltage		Vcc	-1 to +7	٧
Voltage Relative to V _{SS} for Any P	V _{in} , V _{out}	-1 to +7	٧	
Data Out Current		lout	50	mA
Power Dissipation		PD	600	mW
Operating Temperature Range	Commercial Industrial	TA	0 to +70 -40 to +85	°C
Storage Temperature Range		T _{stq}	-55 to +150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERAT-ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V ±10%, T_A = 0 to 70°C and -40 to +85°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V	1
	V _{SS}	0	0	0		
Logic High Voltage, All Inputs	V _{IH}	2.4		6.5	V	1
Logic Low Voltage, All Inputs	VII	-1.0	_	0.8	V	1

DC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current MCM514256A-70 and MCM51L4256A-70, t _{RC} = 130 ns, T _A = 0°C to 70°C MCM514256A-80 and MCM51L4256A-80, t _{RC} = 150 ns, T _A = 0°C to 70°C MCM514256A-10 and MCM51L4256A-10, t _{RC} = 180 ns, T _A = 0°C to 70°C MCM514256A-C70 and MCM51L4256A-C70, t _{RC} = 180 ns, T _A = −40°C to +85°C MCM514256A-C80 and MCM51L4256A-C80, t _{RC} = 150 ns, T _A = −40°C to +85°C MCM514256A-C10 and MCM51L4256A-C10, t _{RC} = 180 ns, T _A = −40°C to +85°C	lcc1	_ _ _ _	80 70 60 85 75 65	mA	3
V _{CC} Power Supply Current (Standby) (RAS=CAS=VIH) MCM514256A- and MCM51L4256A- T _A = 0°C to 70°C MCM514256A-C and MCM51L4256A-C, T _A = −40°C to +85°C	ICC2	_	2 3	mA	
V _{CC} Power Supply Current During RAS Only Refresh Cycles (CAS=V _{IH}) MCM514256A-70 and MCM5114256A-70, t _{RC} = 130 ns, T _A = 0°C to 70°C MCM514256A-80 and MCM5114256A-80, t _{RC} = 150 ns, T _A = 0°C to 70°C MCM514256A-10 and MCM5114256A-10, t _{RC} = 180 ns, T _A = 0°C to 70°C MCM514256A-C70 and MCM5114256A-C70, t _{RC} = 180 ns, T _A = -40°C to +85°C MCM514256A-C80 and MCM5114256A-C80, t _{RC} = 150 ns, T _A = -40°C to +85°C MCM514256A-C10 and MCM5114256A-C10, t _{RC} = 180 ns, T _A = -40°C to +85°C	Іссз	_ _ _ _ _ _	80 70 60 85 75 65	mA	3
$\begin{array}{c} V_{CC} \ \ Power \ Supply \ \ Current \ During \ Fast \ Page \ \ Mode \ \ Cycle \ (\overline{RAS} = V_{ }) \\ MCM514256A-70 \ \ and \ \ MCM514256A-70, \ \ tp_{C} = 40 \ \ ns, \ \ T_{A} = 0^{\circ}C \ \ to \ 70^{\circ}C \\ MCM514256A-80 \ \ and \ \ MCM514256A-80, \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	ICC4	- - - - -	60 50 40 65 55 45	mA	3, 4
$\begin{array}{l} V_{CC} \ \ Power \ Supply \ Current \ (Standby) \ (\overline{RAS} = \overline{CAS} = V_{CC} - 0.2 \ V) \\ MCM514256A \cdot, \ T_A = 0^{\circ}C \ to \ 70^{\circ}C \ and \ MCM514256A \cdot C, \ T_A = -40^{\circ}C \ to \ +85^{\circ}C \\ MCM51L4256A \cdot, \ T_A = 0^{\circ}C \ to \ 70^{\circ}C \\ MCM51L4256A \cdot C, \ T_A = -40^{\circ}C \ to \ +85^{\circ}C \\ \end{array}$	I _{CC5}		1.0 200 400	mA μΑ μΑ	
V _{CC} Power Supply Current During CAS Before RAS Refresh Cycle MCM514256A-70 and MCM51L4256A-70, t _{RC} = 130 ns, T _A = 0°C to 70°C MCM514256A-80 and MCM51L4256A-80, t _{RC} = 150 ns, T _A = 0°C to 70°C MCM514256A-10 and MCM51L4256A-10, t _{RC} = 180 ns, T _A = 0°C to 70°C MCM514256A-C70 and MCM51L4256A-C70, t _{RC} = 180 ns, T _A = −40°C to +85°C MCM514256A-C80 and MCM51L4256A-C80, t _{RC} = 150 ns, T _A = −40°C to +85°C MCM514256A-C10 and MCM51L4256A-C10, t _{RC} = 180 ns, T _A = −40°C to +85°C	ICC6	- - - - -	80 70 60 85 75 65	mA	3
V_{CC} Power Supply Current, Battery Backup Mode (t _{RC} = 125 μs, t _{RAS} = 1 μs, CAS=CAS Before RAS Cycle or 0.2 V, AO-A9, \overline{W} , \overline{D} = V_{CC} = 0.2 V or 0.2 V) MCM51L4256A-, \overline{T}_A = 0°C to 70°C MCM51L4256A-C, \overline{T}_A = -40°C to +85°C	I _{CC5}	_	300 500	μА	3
Input Leakage Current (0 V ≤ V _{in} ≤ 6.5 V)	l _{lkg(l)}	-10	10	μА	
Output Leakage Current (CAS = V _{IH} , 0 V ≤ V _{out} ≤ 5.5 V, Output Disable)	Ilkg(O)	-10	10	μА	
Output High Voltage (I _{OH} = -5 mA)	VOH	2.4	_	٧	
Output Low Voltage (I _{OL} = 4.2 mA)	V _{OL}		0.4	V	

CAPACITANCE (f = 1.0 MHz, T_A = 25°C, V_{CC} = 5 V. Periodically Sampled Rather Than 100% Tested)

Parameter		Symbol	Max	Unit	Notes
Input Capacitance	A0-A8	C _{in}	5	pF	4
	$\overline{G}, \overline{RAS}, \overline{CAS}, \overline{W}$		7	1	
I/O Capacitance (CAS = VIH to Disable Output)	DQ0-DQ3	C _{out}	7	pF	4

- All voltages referenced to V_{SS}.
- Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
 Measured with one address transition per page mode cycle.
- 4. Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: $C = I\Delta t/\Delta V$.

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V ±10%, T_A = 0 to 70°C and -40 to +85°C, Unless Otherwise Noted)

READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Symi	bol	MCM514 MCM51L			1256A-80 4256A-80		1256A-10 4256A-10		
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	^t RELREL	†RC	130	_	150	_	180	_	ns	5
Read-Write Cycle Time	†RELREL	tRMW	185	_	205	_	245	_	ns	5
Fast Page Mode Cycle Time	†CELCEL	tPC	40	_	45	_	55	_	ns	
Fast Page Mode Read-Write Cycle Time	†CELCEL	tPRMW	95	_	100	_	115	_	ns	
Access Time from RAS	^t RELQV	t _{RAC}		70	_	80	_	100	ns	6, 7
Access Time from CAS	^t CELQV	tCAC	_	20	_	20	_	25	ns	6, 8
Access Time from Column Address	†AVQV	t _{AA}	_	35	_	40	_	50	ns	6, 9
Access Time from CAS Precharge	†CEHQV	tCPA	_	35	_	40		50	ns	6
CAS to Output in Low-Z	t _{CELQX}	tCLZ	0	_	0	_	0	_	ns	6
Output Buffer and Turn-Off Delay	t _{CEHQZ}	tOFF	0	20	0	20	0	20	ns	10
Transition Time (Rise and Fall)	t _T	tŢ	3	50	3	50	3	50	ns	
RAS Precharge Time	†REHREL	t _{RP}	50		60		70	_	ns	
RAS Pulse Width	†RELREH	tRAS	70	10,000	80	10,000	100	10,000	ns	
RAS Pulse Width (Fast Page Mode)	†RELREH	tRASP	70	100,000	80	100,000	100	100,000	ns	
RAS Hold Time	^t CELREH	tRSH	20	_	20	_	25	_	ns	
RAS Hold Time from CAS Precharge (Page Mode Cycle Only)	[†] CELREH	^t RHCP	35	_	40	_	50	_	ns	
CAS Hold Time	^t RELCEH	tCSH	70	_	80	_	100	_	ns	
CAS Pulse Width	†CELCEH	tCAS	20	10,000	20	10,000	25	10,000	ns	
RAS to CAS Delay Time	†RELCEL	tRCD	20	50	20	60	25	75	ns	11
RAS to Column Address Delay Time	[†] RELAV	t _{RAD}	15	35	15	40	20	50	ns	12
CAS to RAS Precharge Time	†CEHREL	tCRP	5	_	5	_	10		ns	
CAS Precharge Time	†CEHCEL	^t CPN	10	_	10	_	15	_	ns	
CAS Precharge Time (Page Mode Cycle Only)	[†] CEHCEL	tCP	10	_	10	_	10		ns	
Row Address Setup Time	†AVREL	tASR	0	_	0	_	0	_	ns	
Row Address Hold Time	†RELAX	t _{RAH}	10		10		15		ns	

(continued)

- 1. V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL}.
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IH} and V_{IH}) in a monotonic manner.
- 4. AC measurements $t_T = 5.0 \text{ ns}$.
- The specifications for t_{RC} (min) and t_{RMW} (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C and −40 to +85°C) is assured.
- Measured with a current load equivalent to 2 TTL (–200 μA, +4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- 7. Assumes that $t_{RCD} \le t_{RCD}$ (max).
- Assumes that t_{RCD} ≥ t_{RCD} (max).
- 9. Assumes that $t_{RAD} \ge t_{RAD}$ (max).
- t_{OFF} (max) and/or t_{GZ} (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- 12. Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA}.

READ, WRITE, AND READ-WRITE CYCLES (Continued)


Parameter	Symi	Symbol				1256A-80 4256A-80		1256A-10 4256A-10	Unit	Notes
Farameter	Std	Alt	Min	Max	Min	Max	Min	Max	Uiiii	Notes
Column Address Setup Time	†AVCEL	tASC	0		0	_	0	_	ns	
Column Address Hold Time	†CELAX	t _{CAH}	15		15		20	_	ns	
Column Address Hold Time Referenced to RAS	†RELAX	tAR	55	-	60	_	75	_	ns	
Column Address to RAS Lead Time	t _{AVREH}	tRAL	35	_	40		50		ns	
Read Command Setup Time	tWHCEL	tRCS	0	_	0	_	0	_	ns	
Read Command Hold Time	tCEHWX	tRCH	0	_	0	_	0	_	ns	13
Read Command Hold Time Referenced to RAS	^t REHWX	^t RRH	0	_	0	_	0	_	ns	13
Write Command Hold Time Referenced to CAS	tCELWH	tWCH	15	_	15	_	20	_	ns	
Write Command Hold Time Referenced to RAS	^t RELWH	tWCR	55	_	60	_	75	_	ns	
Write Command Pulse Width	tWLWH	twp	15		15	_	20	_	ns	
Write Command to RAS Lead Time	tWLREH	tRWL	20	_	20	_	25	_	ns	
Write Command to CAS Lead Time	^t WLCEH	tCWL	20	_	20	_	25	_	ns	
Data in Setup Time	^t DVCEL	t _{DS}	0	_	0	_	0	_	ns	14
Data in Hold Time	[†] CELDX	^t DH	15	_	15	_	20		ns	14
Data in Hold Time Referenced to RAS	[†] RELDX	^t DHR	55	_	60	_	75	_	ns	
Refresh Period MCM514256A MCM51L4256A	^t RVRV	^t RFSH	=	8 64	=	8 64	=	8 64	ms	
Write Command Setup Time	tWLCEL	twcs	0	_	0	_	0	_	ns	15
CAS to Write Delay	[†] CELWL	tCWD	50		50	_	60		ns	15
RAS to Write Delay	^t RELWL	tRWD	100	_	110	_	135	_	ns	15
Column Address to Write Delay Time	^t AVWL	^t AWD	65	_	70	_	85	_	ns	15
CAS Precharge to Write Delay	^t CEHWL	tCPWD	65		70	_	85	_	ns	15
CAS Setup Time for CAS Before RAS Refresh	^t RELCEL	^t CSR	5	_	5	_	5	-	ns	
CAS Hold Time for CAS Before RAS Refresh	[†] RELCEH	^t CHR	15	_	15	_	20	-	ns	
RAS Precharge to CAS Active Time	†REHCEL	tRPC	0	_	0		0		ns	
CAS Precharge Time for CAS Before RAS Counter Test	†CEHCEL	^t CPT	40	_	40	_	50	-	ns	
RAS Hold Time Referenced to G	^t GLREH	^t ROH	10		10		20		ns	
G Access Time	^t GLQV	^t GA		20		20	_	25	ns	
G to Data Delay	^t GLHDX	†GD	20	_	20	_	25	_	ns	
Output Buffer Turn-Off Delay Time from $\overline{\mathbf{G}}$	^t GHQZ	^t GZ	0	20	0	20	0	25	ns	10
G Command Hold Time	tWLGL	^t GH	20		20		25	_	ns	

^{13.} Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.


^{14.} These parameters are referenced to CAS leading edge in early write cycles and to W leading edge in delayed write or read-write cycles.

^{15.} tWCS, tpWD, tCPWD, tpWD, and tawn are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if twCS ≥ twCS (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if tcWD ≥ tcWD (min), tpWD ≥ tpWD (min), tpWD ≥ tcPWD (min), tpWD ≥ tcPWD (min), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.


READ CYCLE




EARLY WRITE CYCLE




G CONTROLLED LATE WRITE CYCLE




READ-WRITE CYCLE




FAST PAGE MODE READ CYCLE




FAST PAGE MODE EARLY WRITE CYCLE







RAS ONLY REFRESH CYCLE (W and G are Don't Care)




CAS BEFORE RAS REFRESH CYCLE (W, G, and A0-A8 are Don't Care)




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (EARLY WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 8 milliseconds with the device powered up), a wake up sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The nine address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (RAS) and column address strobe (CAS), into two separate 9-bit address fields. A total of eighteen address bits, nine rows and nine columns, will decode one of the 262,144 bit locations in the device. RAS active transition is followed by CAS active transition (active = V $_{IL}$, t $_{RCD}$ minimum) for all read or write cycles. The delay between RAS and CAS active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external \overline{CAS} signal is ignored until an internal \overline{RAS} signal is available. This gate feature on the external \overline{CAS} clock enables the internal \overline{CAS} line as soon as the row address hold time (t_{RAH}) specification is met (and defines t_{RCD} minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the \overline{CAS} clock.

There are two other variations in addressing the 256K×4 RAM: RAS only refresh cycle and CAS before RAS refresh cycle. Both are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with four different cycles: normal random read cycle, page mode read cycle, read-write cycle, and page mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with \overline{RAS} and \overline{CAS} active transitions latching the desired bit location. The write (\overline{W}) input level must be high (V_{IH}) , t_{RCS} (minimum) before the \overline{CAS} active transition, to enable read mode.

Both the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. Both $\overline{\text{CAS}}$ and output enable $(\overline{\text{G}})$ control read access time: $\overline{\text{CAS}}$ must be active before or at t_{RCD} maximum and $\overline{\text{G}}$ must be active t_{RAC} - t_{GA} (both minimum) after $\overline{\text{RAS}}$ active transition to guarantee valid data out (Q) at t_{RAC} (access time from $\overline{\text{RAS}}$ active transition). If the t_{RCD} maximum is exceeded and/or $\overline{\text{G}}$ active transition does not occur in time, read access time is determined by either the $\overline{\text{CAS}}$ or $\overline{\text{G}}$ clock active transition (t_{CAC} or t_{GA}).

The RAS and CAS clocks must remain active for a minimum time of t_{RAS} and t_{CAS} respectively, to complete the read cycle. W must remain high throughout the cycle, and for time t_{RRH} or t_{RCH} after RAS or CAS inactive transition, respectively, to maintain the data at that bit location. Once RAS transitions to inactive, it must remain inactive for a minimum time of t_{RP} to precharge the internal device circuitry for the next active

cycle. Q is valid, but not latched, as long as the $\overline{\text{CAS}}$ and $\overline{\text{G}}$ clocks are active. When either the $\overline{\text{CAS}}$ or $\overline{\text{G}}$ clock transitions to inactive, the output will switch to High Z, t_{OFF} or t_{GZ} after the inactive transition.

WRITE CYCLE

The DRAM may be written with any of four cycles: early write, late write, page mode early write, and page mode readwrite. Early and late write modes are discussed here, while page mode write operations are covered in another section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of \overline{W} to active $(V_{|L})$. Early and late write modes are distinguished by the active transition of \overline{W} , with respect to \overline{CAS} . Minimum active time t_{RAS} and t_{CAS} , and precharge time t_{RP} apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time t_{WCS} before \overline{CAS} active transition. Data In (D) is referenced to \overline{CAS} in an early write cycle. \overline{RAS} and \overline{CAS} clocks must stay active for t_{RWL} and t_{CWL} , respectively, after the start of the early write operation to complete the cycle.

Q remains High Z throughout an early write cycle because \overline{W} active transition precedes or coincides with \overline{CAS} active transition, keeping data out buffers disabled, effectively disabling \overline{G} .

A late write cycle (referred to as \overline{G} controlled write) occurs when \overline{W} active transition is made after \overline{CAS} active transition. \overline{W} active transition could be delayed for almost 10 microseconds after \overline{CAS} active transition, (tRCD + tCWD + tRWL + tT) \leq tRAS, if timing minimums (tRCD, tRWL, and tT) are maintained. D is referenced to \overline{W} active transition in a late write cycle. Output buffers are enabled by \overline{CAS} active transition but Q may be indeterminate—see note 15 of AC operating conditions table. Parameters tRWL and tCWL also apply to late write cycles.

READ-WRITE CYCLE

A read-write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the **WRITE CYCLE** section, except \overline{W} must remain high for t_{CWD} minimum after the \overline{CAS} active transition, to guarantee valid Q before writing the bit.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 512 column locations on a selected row of the 256K×4 dynamic RAM. Read access time in page mode (tCAC) is typically half the regular $\overline{\text{RAS}}$ clock access time, tRAC. Page mode operation consists of keeping $\overline{\text{RAS}}$ active while toggling $\overline{\text{CAS}}$ between V $_{IH}$ and V $_{IL}$. The row is latched by $\overline{\text{RAS}}$ active transition, while each $\overline{\text{CAS}}$ active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read, write, or read-write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, \overline{CAS} transitions to inactive for minimum t_{CP}, while \overline{RAS} remains low (V_{IL}). The second \overline{CAS} active transition while \overline{RAS} is low initiates the first page mode cycle (tp_C or tp_{RWC}). Either a read, write, or read-write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by t_{RASP}. Page mode operation is ended when \overline{RAS}

transitions to inactive, coincident with or following $\overline{\text{CAS}}$ inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge degrades with time and temperature, thus each bit must be periodically refreshed (recharged) to maintain the correct bit state. Bits in the MCM514256A require refresh every 8 milliseconds while refresh time for the MCM51L4256A is 64 milliseconds...

Refresh is accomplished by cycling through the 512 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM514256A and 124.8 microseconds for the MCM51L4256A. Burst refresh, a refresh of all 512 rows consecutively, must be performed every 8 milliseconds on the MCM514256A and 64 milliseconds on the MCM5114256A

A normal read, write, or read-write operation to the RAM will refresh all the bits (2048) associated with the particular row decoded. Three other mehtods of refresh, RAS-only refresh, CAS before RAS refresh, and Hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

 $\overline{\text{RAS}}$ -only refresh consists of $\overline{\text{RAS}}$ transition to active, latching the row address to be refreshed, while $\overline{\text{CAS}}$ remains high (V_{IH}) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CAS Before RAS Refresh

CAS before RAS refresh is enabled by bringing CAS active before RAS. This clock order actives an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh).

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding \overline{CAS} active at the end of a read or write cycle, while \overline{RAS} cycles inactive for t_{RP} and back to active, starts the hidden refresh. This is essentially the execution of a \overline{CAS} before \overline{RAS} refresh from a cycle in progress (see Figure 1).

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a CAS before RAS refresh counter test. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 512 cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed after a minimum of eight CAS before RAS initialization cycles. Test procedure:

- 1. Write "0"s into all memory cells with normal write mode.
- Select a column address, read "0" out and write "1" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 512 times.
- Read the "1"s which were written in step 2 in normal read mode.
- 4. Using the same starting column address as in step 2, read "1" out and write "0" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 512 times.
- 5. Read "0"s which were written in step 4 in normal read mode.
- 6. Repeat steps 1 to 5 using complement data.





Figure 1. Hidden Refresh Cycle

ORDERING INFORMATION (Order by Full Part Number)



Commercial Temperature Range 0 to 70°C

Full Part Numbers—	MCM514256AP70 MCM514256AP80 MCM514256AP10	MCM514256AJ70 MCM514256AJ80 MCM514256AJ10	MCM514256AJ70R2 MCM514256AJ80R2 MCM514256AJ10R2	MCM514256AZ70 MCM514256AZ80 MCM514256AZ10
	MCM51L4256AP70 MCM51L4256AP80	MCM51L4256AJ70 MCM51L4256AJ80	MCM51L4256AJ70R2 MCM51L4256AJ80R2	MCM51L4256AZ70 MCM51L4256AZ80
	MCMETI ASECADIO	MCMETT ASECA HO	MCMETT ASSET HODS	MCMETI ASECATIO

Industrial Temperature Range -40 to +85°C

MCM514256APC70	MCM514256AJC70	MCM514256AJC70B2	MCM514256AZC70
MCM514256APC80	MCM514256AJC80	MCM514256AJC80B2	MCM514256AZC80
MCM514256APC10	MCM514256AJC10	MCM514256AJC10B2	MCM514256AZC10
14014541 40504 0070	14014541 4004 1070	14014541 4004 107000	11014541 405017070
MCM51L4256APC70		MCM51L426AJC70R2	MCM51L4256AZC70
MCM51L4256APC80	MCM51L426AJC80	MCM51L426AJC80R2	MCM51L4256AZC80
MCMETI ASSCADOTO	MCMETI 426A IC10	MCMETI 426A IC10D2	MCMETI ASSENTATO

NOTE: Low Power Industrial Temperature SOJ device part numbers are one character shorter than corresponding PDIP or ZIP part numbers.

2

256K x 4 CMOS Dynamic RAM Page Mode

The MCM514256B is a 0.8µ CMOS high-speed, dynamic random access memory. It is organized as 262,144 four-bit words and fabricated with CMOS silicon-gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost.

The MCM514256B requires only nine address lines; row and column address inputs are multiplexed. The device is packaged in a 300-mil SOJ plastic package, and a 100-mil zigzag in-line package (ZIP).

- · Three-State Data Output
- Fast Page Mode
- TTL-Compatible Inputs and Output
- RAS Only Refresh
- CAS Before RAS Refresh
- · Hidden Refresh
- 512 Cycle Refresh:

MCM514256B = 8 ms MCM51L4256B = 64 ms

Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection

Fast Access Time (tRAC):

MCM514256B-60 and MCM51L4256B-60 = 60 ns (Max) MCM514256B-80 and MCM51L4256B-80 = 80 ns (Max)


• Low Active Power Dissipation:

MCM514256B-60 and MCM51L4256B-60 = 495 mW (Max) MCM514256B-80 and MCM51L4256B-80 = 385 mW (Max)

· Low Standby Power Dissipation:

MCM514256B and MCM51L4256B = 11 mW (Max), TTL Levels MCM514256B = 5.5 mW (Max), CMOS Levels MCM51L4256B = 1.1 mW (Max), CMOS Levels

MCM514256B MCM51L4256B



PIN NAMES						
A0-A8	Address Input					
DQ0-DQ3	Data Input/Output					
Ğ	Output Enable					
₩	. Read/Write Input					
RAS R	ow Address Strobe					
CAS Colu	mn Address Strobe					
VCC Po	wer Supply (+ 5 V)					
VSS	Ground					
	No Connection					

			PIN A	SSIC	GNN	MENT
			ZIG-Z	ZAG	IN-L	INE
SM	IALL OUTLI	NE	G	1_ 3	_2_	CAS
			DQ2	==	4	
D 000 [1 26) v _{ss}	V _{SS}	5	==	DQ3
DQ1	2 25	DO3		7	_6 ==	DQ0
₩₫	3 24	DO3	DQ1	==	8	w
RAS [4 23	CAS	RAS	9	1	
NC [5 22	þē	AO	11_	10	NC
				13	12	A1
A0 [9 18] A8	A2		14	A3
A1 [10 17	D A7	Vcc	15	16	
A2 [11 16] A6	A5	17	==	A4
A3 [12 15] A5			18	A6
Vcc [13 14) A4	A7	19	20	A8

This document contains information on a new product. Specifications and information herein are subject to change without notice.

BLOCK DIAGRAM DO0-DO3 w DATA IN BUFFER NO. 2 CLOCK DATA OUT CAS ਫ BUFFER **GENERATOR** COLUMN COLUMN ADDRESS (9) DECODER BUFFERS (9) A1 A2 REFRESH 512 x 4 АЗ CONTROLLER/ (9) A4 COUNTER (9) A5 SENSE AMP Α6 I/O GATING ROW ADDRESS **A7** (9) BUFFERS (9) ROW DECODER 512 x 4 MEMORY NO. 1 CLOCK 512 ARRAY RAS **GENERATOR** 512 x 512 x 4 SUBSTRATE - Vcc BIAS GENERATOR -Vss

ABSOLUTE MAXIMUM RATING (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	-1 to +7	٧
Voltage Relative to VSS for Any Pin Except VCC	V _{in} , V _{out}	-1 to +7	٧
Data Out Current	lout	50	mA
Power Dissipation	PD	600	mW
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(VCC = 5.0 V ±10%, TA = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V	1
	V _{SS}	0	0	0		
Logic High Voltage, All Inputs	ViH	2.4	_	6.5	V	1
Logic Low Voltage, All Inputs	V _{IL}	-1.0	_	0.8	V	1

DC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current MCM514256B-60 and MCM51L4256B-60, t _{RC} = 110 ns MCM514256B-80 and MCM51L4256B-80, t _{RC} = 150 ns	ICC1	_	90 70	mA	3
V _{CC} Power Supply Current (Standby) (RAS = CAS =V _{IH}) MCM514256B and MCM51L4256B	ICC2	_	2	mA	
V _{CC} Power Supply Current During RAS Only Refresh Cycles (CAS=V _{IH}) MCM514256B-60 and MCM51L4256B-60, t _{RC} = 110 ns MCM514256B-80 and MCM51L4256B-80, t _{RC} = 150 ns	Іссз	_	90 70	mA	3
V _{CC} Power Supply Current During Fast Page Mode Cycle (RAS = V _{IL}) MCM514256B-60 and MCM51L4256B-60, tp _C = 40 ns MCM514256B-80 and MCM51L4256B-80, tp _C = 45 ns	ICC4	_	60 50	mA	3, 4
V _{CC} Power Supply Current (Standby) (RAS=CAS= V _{CC} -0.2 V) MCM514256B- MCM51L4256B-	ICC5	_	1.0 200	mA μA	
V _{CC} Power Supply Current During CAS Before RAS Refresh Cycle MCM514256B-60 and MCM51L4256B-60, t _{RC} = 110 ns MCM514256B-80 and MCM51L4256B-80, t _{RC} = 150 ns	ICC6	_	90 70	mA	3
V _{CC} Power Supply Current, Battery Backup Mode (t _{RC} = 125 μs, t _{RAS} = 1 μs, CAS=CAS Before RAS Cycle or 0.2 V, A0–A8, W, D = V _{CC} – 0.2 V or 0.2 V) MCM51L4256B-	I _{CC5}	_	300	μА	3
Input Leakage Current (0 V ≤ V _{in} ≤ 6.5 V)	likg(l)	-10	10	μА	
Output Leakage Current (CAS = VIH, 0 V ≤ Vout ≤ 5.5 V, Output Disable)	l _{lkg(O)}	-10	10	μА	
Output High Voltage (IOH = -5 mA)	Voн	2.4	_	V	
Output Low Voltage (IOL = 4.2 mA)	VOL		0.4	V	

$\textbf{CAPACITANCE} \text{ (f = 1.0 MHz, T}_{A} = 25^{\circ}\text{C, V}_{CC} = 5 \text{ V, Periodically Sampled Rather Than 100% Tested)}$

Parameter		Symbol	Max	Unit	Notes
Input Capacitance A	0-A8	Cin	5	pF	4
G, RAS, CA	.s, ₩		7		
I/O Capacitance (CAS = VIH to Disable Output)	-DQ3	Cout	7	pF	4

- 1. All voltages referenced to VSS.
- Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
 Measured with one address transition per page mode cycle.
- 4. Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: C = IΔt/ΔV.

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V ± 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Symbol			4256B-60 MCM514256B-80 L4256B-60 MCM51L4256B-80				
Parameter	Std	Alt	Min	Max	Min	Max	Units	Notes
Random Read or Write Cycle Time	†RELREL	tRC	110		150	_	ns	5
Read-Write Cycle Time	^t RELREL	tRMW	165		205	_	ns	5
Fast Page Mode Cycle Time	†CELCEL	tPC	40	_	45	_	ns	
Fast Page Mode Read-Write Cycle Time	tCELCEL.	tPRMW	95	_	100	_	ns	
Access Time from RAS	tRELQV	tRAC		60	_	80	ns	6, 7
Access Time from CAS	tCELQV	†CAC	_	20	_	20	ns	6, 8
Access Time from Column Address	tAVQV	†AA		30	_	40	ns	6, 9
Access Time from CAS Precharge	tCEHQV	t _{CPA}		35	_	45	ns	6
CAS to Output in Low-Z	tCELQX	tCLZ	0	_	0	_	ns	6
Output Buffer and Turn-Off Delay	tCEHQZ	^t OFF	0	20	0	20	ns	10
Transition Time (Rise and Fall)	tŢ	tŢ	3	50	3	50	ns	
RAS Precharge Time	^t REHREL	tRP	40	-	60	_	ns	
RAS Pulse Width	tRELREH .	tras .	60	10,000	80	10,000	ns	-
RAS Pulse Width (Fast Page Mode)	tRELREH	tRASP	60	100,000	80	100,000	ns	
RAS Hold Time	tCELREH	trsh	20	_	20		ns	
RAS Hold Time from CAS Precharge (Page Mode Cycle Only)	tCELREH	tRHCP	35	_	40	_	ns	
CAS Hold Time	^t RELCEH	tcsh	60		80	_	ns	
CAS Pulse Width	tCELCEH	tCAS	20	10,000	20	10,000	ns	
RAS to CAS Delay Time	†RELCEL	tRCD	20	40	20	60	ns	11
RAS to Column Address Delay Time	^t RELAV	†RAD	15	30	15	40	ns	12
CAS to RAS Precharge Time	tCEHREL	tCRP	5	_	5	_	ns	
CAS Precharge Time	†CEHCEL	tCP	10	_	10	_	ns	
Row Address Setup Time	t _{AVREL}	†ASR	0		0		ns	
Row Address Hold Time	^t RELAX	tRAH	10		10		ns	continued

(continued)


- 1. VIH min and VIL max are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IH} and V_{IH}) in a monotonic manner.
- AC measurements t_T = 5.0 ns.
- The specifications for t_{RC} (min) and t_{RMW} (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
- Measured with a current load equivalent to 2 TTL (- 200 μA, + 4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- 7. Assumes that t_{RCD} ≤ t_{RCD} (max).
- 8. Assumes that t_{RCD} ≥ t_{RCD} (max).
- 9. Assumes that $t_{RAD} \ge t_{RAD}$ (max).
- toff (max) and/or toz (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- 12. Operation within the t_{RAD} (max) limit ensures that t_{RAD} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA}.

READ, WRITE, AND READ-WRITE CYCLES (Continued)


	Syml	ool	MCM514 MCM51L	256B-60 4256B-60	MCM514256B-80 MCM51L4256B-80			
Parameter	Std	Alt	Min Max	Max	Min	Max	Unit	Notes
Column Address Setup Time	†AVCEL	tASC	0	_	0	_	ns	
Column Address Hold Time	†CELAX	†CAH	15	_	15	_	ns	
Column Address Hold Time Referenced to RAS	^t RELAX	t _{AR}	50	_	60	_	ns	
Column Address to RAS Lead Time	†AVREH	†RAL.	30	_	40	_	ns	
Read Command Setup Time	tWHCEL	tRCS	0	_	0	_	ns	
Read Command Hold Time	tCEHWX	tRCH	0	_	0		ns	13
Read Command Hold Time Referenced to RAS	tREHWX	^t RRH	0	_	0	_	ns	13
Write Command Hold Time Referenced to CAS	tCELWH	twch	10	_	15	_	ns	
Write Command Hold Time Referenced to RAS	^t RELWH	twcn	45	_	60	_	ns	
Write Command Pulse Width	twLwH	twp	10	_	15		ns	
Write Command to RAS Lead Time	tWLREH	tRWL	20	_	20	_	ns	
Write Command to CAS Lead Time	tWLCEH	tcwL	20	_	20	_	ns	
Data in Setup Time	†DVCEL	tDS	0	_	0	_	ns	14
Data in Hold Time	†CELDX	tDH	15	_	15	_	ns	14
Data in Hold Time Referenced to RAS	†RELDX	tDHR	50	_	60	_	ns	
Refresh Period MCM514256B MCM51L4256B	^t RVRV	^t RFSH	_	8 64	_	8 64	ms	
Write Command Setup Time	tWLCEL	twcs	0	_	0	_	ns	15
CAS to Write Delay	tCELWL	tCWD	50	_	50		ns	15
RAS to Write Delay	tRELWL	tRWD	90		110	_	ns	15
Column Address to Write Delay Time	tAVWL	tAWD	60	_	70	_	ns	15
CAS Precharge to Write Delay	tCEHWL	tCPWD	65	_	70	_	ns	15
CAS Setup Time for CAS Before RAS Refresh	†RELCEL	tCSR	5	_	5	_	ns	
CAS Hold Time for CAS Before RAS Refresh	^t RELCEH	tchr	15	_	15	_	ns	
RAS Precharge to CAS Active Time	†REHCEL	tRPC	0	_	0	_	ns	
CAS Precharge Time for CAS Before RAS Counter Test	†CEHCEL	tCPT	30	_	40	_	ns	
RAS Hold Time Referenced to G	†GLREH	tROH	10	_	10	T -	ns	
G Access Time	tGLQV	tGA	_	. 20	_	20	ns	
G to Data Delay	tGLHDX	tGD	20		20	_	ns	
Output Buffer Turn-Off Delay Time from G	tGHQZ	tGZ	0	20	0	20	ns	10
G Command Hold Time	tWLGL	tGH	20	I –	20	_	ns	
Output Disable Setup Time	tGHCEL	tgs	0	_	0	_	ns	

- Either tqqq or tqcq must be satisfied for a read cycle.
 These parameters are referenced to CAS leading edge in early write cycles and to W leading edge in delayed write or read-write cycles.
- 15. tWCS, tRWD, tCPWD, and tAWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if twcs ≥ twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{CWD} \ge t_{CWD}$ (min), $t_{RWD} \ge t_{RWD}$ (min), $t_{RWD} \ge t_{RWD}$ (min), and $t_{RWD} \ge t_{RWD}$ (min), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.

READ CYCLE




EARLY WRITE CYCLE




MOTOROLA MEMORY DATA

G CONTROLLED LATE WRITE CYCLE




READ-WRITE CYCLE




MOTOROLA MEMORY DATA


FAST PAGE MODE READ CYCLE




FAST PAGE MODE EARLY WRITE CYCLE




FAST PAGE MODE READ-WRITE CYCLE




RAS ONLY REFRESH CYCLE (W and G are Don't Care)




CAS BEFORE RAS REFRESH CYCLE (W, G, and A0-A8 are Don't Care)




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (EARLY WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 8 milliseconds with the device powered up), a wakeup sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The nine address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (RAS) and column address strobe (CAS), into two separate 9-bit address fields. A total of eighteen address bits, nine rows and nine columns, will decode one of the 262,144 bit locations in the device. RAS active transition is followed by $\overline{\text{CAS}}$ active transition (active = VIL, t_{RCD} minimum) for all read or write cycles. The delay between $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external \overline{CAS} signal is ignored until an internal \overline{RAS} signal is available. This gate feature on the external \overline{CAS} clock enables the internal \overline{CAS} line as soon as the row address hold time (tpAH) specification is met (and defines tpCD minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the \overline{CAS} clock.

There are two other variations in addressing the 256Kx4 RAM: RAS only refresh cycle and CAS before RAS refresh cycle. Both are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with four different cycles: normal random read cycle, page mode read cycle, read-write cycle, and page mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in ADDRESSING THE RAM, with \overline{RAS} and \overline{CAS} active transitions latching the desired bit location. The write (\overline{W}) input level must be high (V_{IH}) , t_{RCS} (minimum) before the \overline{CAS} active transition, to enable read mode.

Both the RAS and CAS clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. Both CAS and output enable (G) control read access time: CAS must be active before or at tRCD maximum and G must be active tRAC-tGA (both minimum) after RAS active transition to guarantee valid data out (Q) at tRAC (access time from RAS active transition). If the tRCD maximum is exceeded and/or G active transition does not occur in time, read access time is determined by either the CAS or G clock active transition (tCAC or tGA).

The RAS and CAS clocks must remain active for a minimum time of tRAS and tCAS respectively, to complete the read cycle. W must remain high throughout the cycle, and for time tRRH or tRCH after RAS or CAS inactive transition, respectively, to maintain the data at that bit location. Once RAS transitions to inactive, it must remain inactive for a minimum time of tRP to precharge the internal device circuitry for the next active

cycle. Q is valid, but not latched, as long as the \overline{CAS} and \overline{G} clocks are active. When either the \overline{CAS} or \overline{G} clock transitions to inactive, the output will switch to High Z, tOFF or tGZ after the inactive transition.

WRITE CYCLE

The DRAM may be written with any of four cycles: early write, late write, page mode early write, and page mode readwrite. Early and late write modes are discussed here, while page mode write operations are covered in another section.

Ā write cycle begins as described in ADDRESSING THE RAM. Write mode is enabled by the transition of \overline{W} to active (V_{IL}). Early and late write modes are distinguished by the active transition of \overline{W} , with respect to \overline{CAS} . Minimum active time tRAS and tCAS, and precharge time tRP apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time twos before \overline{CAS} active transition. Data In (D) is referenced to \overline{CAS} in an early write cycle. \overline{RAS} and \overline{CAS} clocks must stay active for tpwL and tcwL, respectively, after the start of the early write operation to complete the cycle.

Q remains High Z throughout an early write cycle because \overline{W} active transition precedes or coincides with \overline{CAS} active transition, keeping data out buffers disabled, effectively disabling \overline{G} .

A late write cycle (referred to as \$\overline{\mathbb{G}}\$ controlled write) occurs when \$\overline{\mathbb{W}}\$ active transition is made after \$\overline{\mathbb{CAS}}\$ active transition. \$\overline{\mathbb{W}}\$ active transition could be delayed for almost 10 microseconds after \$\overline{\mathbb{CAS}}\$ active transition, (tRCD + tCWD + tRWL + tT) \leq tRAS, if timing minimums (tRCD, tRWL, and tT) are maintained. \$\overline{\mathbb{D}}\$ is referenced to \$\overline{\mathbb{W}}\$ active transition in a late write cycle. Output buffers are enabled by \$\overline{\mathbb{CAS}}\$ active transition but \$\overline{\mathbb{Q}}\$ may be indeterminate—see note 15 of AC operating conditions table. Parameters tRWL and tCWL also apply to late write cycles.

READ-WRITE CYCLE

A read-write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the WRITE CYCLE section, except W must remain high for tcwp minimum after the CAS active transition, to guarantee valid Q before writing the bit.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 512 column locations on a selected row of the 256K×4 dynamic RAM. Read access time in page mode (tcAC) is typically half the regular RAS clock access time, tRAC. Page mode operation consists of keeping RAS active while toggling CAS between VIH and VIL. The row is latched by RAS active transition, while each CAS active transition, while each CAS active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read, write, or read-write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, \overline{CAS} transitions to inactive for minimum t_{CP}, while \overline{RAS} remains low (V_{IL}). The second \overline{CAS} active transition while \overline{RAS} is low initiates the first page mode cycle (tp_C or tp_{RWC}). Either a read, write, or read-write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by t_{RASP}. Page mode operation is ended when \overline{RAS}

transitions to inactive, coincident with or following $\overline{\text{CAS}}$ inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge degrades with time and temperature, thus each bit must be periodically refreshed (recharged) to maintain the correct bit state. Bits in the MCM514256B require refresh every 8 milliseconds while refresh time for the MCM51L4256B is 64 milliseconds.

Refresh is accomplished by cycling through the 512 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM514256B and 124.8 microseconds for the MCM51L4256B. Burst refresh, a refresh of all 512 rows consecutively, must be performed every 8 milliseconds on the MCM514256B and 64 milliseconds on the MCM51L4256B.

A normal read, write, or read-write operation to the RAM will refresh all the bits (2048) associated with the particular row decoded. Three other methods of refresh, RAS-only refresh, CAS before RAS refresh, and Hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

RAS-only refresh consists of RAS transition to active, latching the row address to be refreshed, while CAS remains high (V_{IH}) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CAS Before RAS Refresh

CAS before RAS refresh is enabled by bringing CAS active before RAS. This clock order actives an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh).

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding \overline{CAS} active at the end of a read or write cycle, while \overline{RAS} cycles inactive for \overline{RP} and back to active, starts the hidden refresh. This is essentially the execution of a \overline{CAS} before \overline{RAS} refresh from a cycle in progress (see Figure 1).

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a CAS before RAS refresh counter test. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 512 cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed after a minimum of eight CAS before RAS initialization cycles. Test procedure:

- 1. Write "0"s into all memory cells with normal write mode.
- Select a column address, read "0" out and write "1" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 512 times.
- 3. Read the "1"s which were written in step 2 in normal read
- 4. Using the same starting column address as in step 2, read "1" out and write "0" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 512 times.
- 5. Read "0"s which were written in step 4 in normal read mode.
- 6. Repeat steps 1 to 5 using complement data.





Figure 1. Hidden Refresh Cycle

ORDERING INFORMATION (Order by Full Part Number)



Commercial Temperature Range 0 to 70°C

Full Part Numbers-

MCM514256BJ60 MCM514256BJ80 MCM514256BJ60R2 MCM514256BJ80R2

MCM514256BZ60 MCM514256BZ80

MCM51L4256BJ60 MCM51L4256BJ80 MCM51L4256BJ60R2 MCM51L4256BJ80R2 MCM51L4256BZ60

MCM51L4256BJ80R2 MCM51L4256BZ80

256K×4 CMOS Dynamic RAM **Static Column**

The MCM514258A is a 1.0μ CMOS high-speed, dynamic random access memory. It is organized as 262,144 four-bit words and fabricated with CMOS silicon-gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost.

The MCM514258A requires only nine address lines; row and column address inputs are multiplexed. The device is packaged in a standard 300-mil dual-in-line plastic package (DIP), a 300-mil SOJ plastic package, and a 100-mil zig-zag in-line plastic package (ZIP).

- Three-State Data Output
- Static Column Mode
- TTL-Compatible Inputs and Output
- RAS Only Refresh
- CS Before RAS Refresh
- Hidden Refresh
- 512 Cycle, 8 ms Refresh
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (tRAC):

MCM514258A-70 = 70 ns (Max)


MCM514258A-80 = 80 ns (Max) MCM514258A-10 = 100 ns (Max)

Low Active Power Dissipation:


MCM514258A-70 = 440 mW (Max) MCM514258A-80 = 385 mW (Max)

MCM514258A-10 = 330 mW (Max) Low Standby Power Dissipation: 11 mW (Max), TTL Levels 5.5 mW (Max), CMOS Levels

MCM514258A



PIN NAMES												
A0-A8	Address Input											
DQ0-DQ3	Data Input/Output											
G	Output Enable											
₩	Read/Write Input											
RAS Ro	w Address Strobe											
<u> </u>	Chip Select											
Vcc												
VSS	Ground											
NC	No Connection											



D00-D03 DATA IN BUFFER DATA OUT NO. 2 CLOCK BUFFER GENERATOR COLUMN COLUMN ADDRESS DECODER BUFFERS (9) REFRESH 512×4 CONTROLLER/ COUNTER (9) SENSE AMP I/O GATING **ROW ADDRESS** BUFFERS (9)

ROW Decoder

512

NO. 1 CLOCK

GENERATOR

512×4 MEMORY

ARRAY

512×512×4

SUBSTRATE

BIAS GENERATOR

BLOCK DIAGRAM

ABSOLUTE MAXIMUM RATINGS (See Note)

CS

AO.

A1 A2

A3

A4

A5 A6

A7

RAS

ABGGEGTE INFORMATION THAT IN GGG TOOL	•,		
Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	-1 to +7	٧
Voltage Relative to VSS for Any Pin Except VCC	V _{in} , V _{out}	-1 to +7	٧
Data Out Current	lout	50	mA
Power Dissipation	PD	600	mW
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T _{stq}	-55 to +150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

VCC

- Vss

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC}=5.0 V \pm 10%, T_A=0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V	1
	VSS	0	0	0]	
Logic High Voltage, All Inputs	VIH	2.4	_	6.5	V	1
Logic Low Voltage, All Inputs	V _{IL}	-1.0	_	0.8	V	1

DC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current	ICC1			mA	2
MCM514258A-70, t _{RC} = 130 ns		-	80	1	
MCM514258A-80, t _{RC} = 150 ns		-	70	ŀ	l
MCM514258A-10, t _{RC} = 180 ns		-	60		
V _{CC} Power Supply Current (Standby) (RAS = CS = V _{IH})	ICC2	_	2.0	mA	
V _{CC} Power Supply Current During RAS only Refresh Cycles (CS=V _{IH})	ICC3			mA	2
MCM514258A-70, t _{RC} = 130 ns		-	80	1	
MCM514258A-80, t _{RC} = 150 ns		-	70	ł	
MCM514258A-10, t _{RC} = 180 ns		-	60		
V _{CC} Power Supply Current During Static Column Mode Cycle (RAS = CS = V _{IL})	ICC4			mA	2, 4
MCM514258A-70, t _{SC} =40 ns		-	60		
MCM514258A-80, t _{SC} =45 ns	1	-	50	ĺ	1
MCM514258A-10, t _{SC} = 50 ns		_	40		
V _{CC} Power Supply Current (Standby) (RAS = CS = V _{CC} - 0.2 V)	I _{CC5}	_	1.0	mA	
V _{CC} Power Supply Current During CS Before RAS Refresh Cycle	ICC6			mA	2
MCM514258A-70, t _{RC} = 130 ns		_	80		l
MCM514258A-80, t _{RC} = 150 ns		-	70		
MCM514258A-10, t _{RC} =180 ns		_	60		l
Input Leakage Current (0 V≤V _{in} ≤6.5 V)	l _{lkg(I)}	- 10	10	μΑ	
Output Leakage Current (CS=V _{IH} , 0 V≤V _{OUt} ≤5.5 V)	likg(O)	-10	10	μΑ	
Output High Voltage (I _{OH} = -5 mA)	Voн	2.4	_	V	
Output Low Voltage (I _{OL} =4.2 mA)	VOL	_	0.4	V	

CAPACITANCE (f = 1.0 MHz, T_A = 25°C, V_{CC} = 5 V, Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Max	Unit	Notes
Input Capacitance A0-A8	C _{in}	5	pF	3
G, RAS, CS, W		7	pF	3
Output Capacitance (CS = VIH to Disable Output)	Cout	7	pF	3

NOTES:

- 1. All voltages referenced to $\ensuremath{\text{V}_{\text{SS}}}.$
- 2. Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
- 3. Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: $C = I\Delta t/\Delta V$.
- 4. Measured with one address transition per static column mode cycle.

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Syn	nbol	MCM51	4258A-70	MCM51	4258A-80	MCM51	4258A-10	l lmis	Notes
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	NOTES
Random Read or Write Cycle Time	^t RELREL	tRC	130	_	150	_	180	_	ns	5
Read-Write Cycle Time	†RELREL	tRMW	185	_	205	_	245	_	ns	5
Static Column Mode Cycle Time	tAVAV	tsc	40	_	45	_	55	_	ns	
Static Column Mode Read-Write Cycle Time	tAVAV	tSRMW	100	_	110	_	135	_	ns	
Access Time from RAS	†RELQV	†RAC	_	70	_	80	_	100	ns	6, 7
Access Time from CS	†CELQV	^t CAC	_	25	_	25	_	30	ns	6, 8
Access Time from Column Address	†AVQV	tAA	_	35	_	40	_	50	ns	6, 9
Access Time from Last Write	†WLQV	tALW	_	65	_	75	-	95	ns	6, 10
CS to Output in Low-Z	tCELQX	tCLZ	0	_	0	_	0	_	ns	6
Output Buffer and Turn-Off Delay	tCEHQZ	tOFF	0	20	0	20	0	30	ns	11
Output Data Hold Time from Column Address	tAXQX	tAOH	5	_	5	-	5	_	ns	
Output Data Enable Time from Write	tWHQV	tow	_	20	_	20	_	30	ns	
Transition Time (Rise and Fall)	tŢ	tΤ	3	50	3	50	3	50	ns	
RAS Precharge Time	^t REHREL	tRP	50	_	60	-	70	_	ns	
RAS Pulse Width	^t RELREH	tRAS	70	10,000	80	10,000	100	10,000	ns	
RAS Pulse Width (Static Column Mode)	^t RELREH	tRASC	70	100,000	80	100,000	100	100,000	ns	
CS to RAS Hold Time	^t CELREH	tRSH	25	_	25	_	30	_	ns	
RAS to CS Hold Time	^t RELCEH	tCSH	70	_	80	_	100	_	ns	
CS Pulse Width	†CELCEH	tcs	25	10,000	25	10,000	30	10,000	ns	
CS Pulse Width (Static Column Mode)	^t CELCEH	tcsc	25	100,000	25	100,000	30	100,000	ns	
RAS to CS Delay Time	†RELCEL	tRCD	20	45	20	55	25	70	ns	12
RAS to Column Address Delay Time	tRELAV	tRAD	15	35	15	40	20	50	ns	13
CS to RAS Precharge Time	[†] CEHREL	tCRP	5	_	5	_	5	_	ns	
CS Precharge Time	^t CEHCEL	tCPN	10		10	T -	15	_	ns	
CS Precharge Time (Static Column Mode)	†CEHCEL	tCP	10	_	10	_	10	_	ns	
Row Address Setup Time	†AVREL	†ASR	0	_	0	_	0	_	ns	
Row Address Hold Time	tRELAX	t _{RAH}	10	_	10	_	15	_	ns	
Column Address Setup Time	†AVCEL	tASC	0	_	0	_	0	_	ns	
Column Address Hold Time	†CELAX	^t CAH	15	_	15	_	20	_	ns	
Write Address Hold Time Referenced to RAS	tRELAX	tAWR	55	_	60	_	75	_	ns	
Column Address Hold Time Referenced to RAS	†RELAX	^t AR	85	_	95	_	115	_	ns	
Column Address to RAS Lead Time	^t AVREH	†RAL	35	-	40	_	50	_	ns	

NOTES:

(continued)

- 1. VIH min and VIL max are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IH} and V_{IH}) in a monotonic manner.
- 4. AC measurements t_T = 5.0 ns.
- The specifications for t_{RC} (min) and t_{RMW} (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C≤T_A≤70°C) is assured.
- 6. Measured with a current load equivalent to 2 TTL (-200 μ A, +4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- 7. Assumes that t_{RCD}≤t_{RCD} (max).
- 8. Assumes that t_{RCD}≥t_{RCD} (max).
- Assumes that t_{RAD}≥t_{RAD} (max).
- 10. Assumes that t_{LWAD}≤t_{LWAD} (max).
- 11. tope (max) and/or togz define the time at which the output achieves the open circuit condition and is not referenced to output voltage
- Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max), then access time is controlled exclusively by t_{AA}.


READ, WRITE, AND READ-WRITE CYCLES (Continued)

Parameter	Syn	nbol	MCM51	4258A-70	MCM51	4258A-80	MCM51	4258A-10	11-14	Notes
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	NOTES
Column Address Hold Time Referenced to RAS	tREHAX	tAH	10	1	10	-	10	_	ns	14
Last Write to Column Address Delay Time	tWLAV	tLWAD	20	30	20	35	25	45	ns	15
Last Write to Column Address Hold Time	tWLAX	tAHLW	65	_	75	_	95	_	ns	
Read Command Setup Time Referenced to CS	tWHCEL	tRCS	0	-	0	-	0	_	ns	
Read Command Hold Time Referenced to CS	tCEHWX	tRCH	0	_	0		0	_	ns	16
Read Command Hold Time Referenced to RAS	tREHWX	tRRH	0	-	0	_	0	_	ns	16
Write Command Hold Time (Output Data Disable)	tCEHWH	tWCH	15	_	15	_	20	-	ns	17
Write Command Hold Time Referenced to RAS	^t RELWH	tWCR	55	-	60	_	75	_	ns	
Write Command Pulse Width	tWLWH	tWP	15	_	15	-	20	_	ns	
Write Inactive Time	tWHWL	tWI	10	_	10	_	10	_	ns	
Write Command to RAS Lead Time	†WLREH	tRWL	20	-	20	_	25	_	ns	
Write Command to CS Lead Time	†WLCEH	tCWL	20	-	20	-	25	-	ns	
Data In Setup Time	†DVCEL	tDS	0	_	0	_	0	_	ns	18
Data In Hold Time	†CELDX	tDH	15	_	15	_	20	_	ns	18
Data In Hold Time Referenced to RAS	tRELDX	^t DHR	55	1	60	_	75	-	ns	
Refresh Period	tRVRV	tRFSH	-	8	-	8	_	8	ms	
Write Command Setup Time (Output Data Disable)	tWLCEL	twcs	0	-	0	-	0	_	ns	17
CS to Write Delay (RW Cycle)	^t CELWL	tCWD	55	_	55	_	65	-	ns	17
RAS to Write Delay (RW Cycle)	tRELWL	tRWD	100	_	110		135	_	ns	17
Column Address to Write Delay Time	†AVWL	^t AWD	65	-	70		85	_	ns	17
CS Setup Time for CS Before RAS Refresh	†CELREL	tCSR	10		10		10		ns	
CS Hold Time for CS Before RAS Refresh	^t RELCEH	tCHR	30	1	30	_	30	-	ns	
RAS Precharge to CS Active Time	^t REHCEL	tRPC	0	_	0	-	0	_	ns	
CS Precharge Time for CS Before RAS Counter Test	†CEHCEL	tCPT	40	_	40	_	50	-	ns	
RAS Hold Time Referenced to G	^t GLREH	tROH	10	_	10 [§]	_	20		ns	
G Access Time	tGLQV	tGA	_	25	_	25	_	25	ns	
G to Data Delay	tGHDX	tGD	20		20		25	-	ns	
Output Buffer Turn-off Delay Time from G	tGHQZ	tGZ	0	20	0	20	0	25	ns	11
G Command Hold Time	tWLGL	tGH	20	-	20		25	_	ns	


NOTES:


- 14. tAH must be met for a read cycle.
- 15. Operation within the tLWAD (max) limit ensures that tALW (max) can be met. tLWAD (max) is specified as a reference point only; if tLWAD is greater than the specified t_{LWAD} (max) limit, then access time is controlled exclusively by t_{AA}.

 16. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- 17. twch, twcs, trwp, tcwp, and tawp are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if t_{WCS}≥t_{WCS} (min) and t_{WCH}≥t_{WCH} (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t_{CWD}≥t_{CWD} (min), t_{RWD}≥t_{RWD} (min), and t_{AWD}≥t_{AWD} (min), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 18. These parameters are referenced to $\overline{\text{CS}}$ leading edge in random write cycles and to $\overline{\text{W}}$ leading edge in late write or read-write cycles.




EARLY WRITE CYCLE (G is Don't Care)







STATIC COLUMN MODE READ CYCLE




STATIC COLUMN MODE EARLY WRITE CYCLE (A) (G is Don't Care)




STATIC COLUMN MODE EARLY WRITE CYCLE (B)



STATIC COLUMN MODE READ-WRITE CYCLE



MOTOROLA MEMORY DATA




MOTOROLA MEMORY DATA

HIGH Z -


^tOFF


V_{OH}

HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (EARLY WRITE) (G is Don't Care)





DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 8 milliseconds with the device powered up), a wake up sequence of eight active cycles is necessary to assure proper operation.

ADDRESSING THE RAM

The nine address pins on the device are time multiplexed at the beginning of a memory cycle by the row address strobe (RAS) clock, into two separate 9-bit address fields. A total of eighteen address bits, nine rows and nine columns, will decode one of the 262,144 bit locations in the device. RAS active transition latches the row address field. Column addresses are not latched, hence the "static column" designation of this device. Chip select ($\overline{\text{CS}}$) active transition (active = V_{IL}, t_{RCD} minimum) follows $\overline{\text{RAS}}$ on all read, write, or read-write cycles, and is independent of column address. The static column feature allows greater flexibility in setting up the external external column addresses into the RAM.

There are two other variations in addressing the 256K×4 RAM: RAS only refresh cycle and CS before RAS refresh cycle. Both are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with four different cycles: random read cycle, read-write cycle, and "static column mode" read, and read-write. The random read cycle is outlined here, while the other cycles are discussed in separate sections.

The random read cycle begins as described in ADDRESS-ING THE RAM, with \overline{RAS} active transition latching the desired row. The write $\langle \overline{W} \rangle$ input level must be high $\langle V_{|H} \rangle$, t_{RCS} (minimum) before the \overline{CS} active transition, to enable read mode. A valid column address can be provided at any time $\langle t_{RAD} \rangle$ minimum), independent of the \overline{CS} active transition.

Both the $\overline{\text{RAS}}$ and $\overline{\text{CS}}$ clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. Both $\overline{\text{CS}}$ and output enable $\overline{\text{G}}$ control read access time: $\overline{\text{CS}}$ and $\overline{\text{G}}$ must be active (and column address must be valid) by tRCD maximum, and tRAC-tGA minimum, respectively, to guarantee valid data out (Ω) at tRAC (access time from $\overline{\text{RAS}}$ active transition). If either tRCD maximum is exceeded or $\overline{\text{G}}$ active transition does not occur in time, read access time is determined by the $\overline{\text{CS}}$ and/or $\overline{\text{G}}$ clock active transition (tCAC, tGA).

The RAS and CS clocks must remain active for a minimum time of tRAS and tCS, respectively, to complete the read cycle. The column address must remain valid for tAH after RAS inactive transition to complete the read cycle. W must remain high throughout the cycle, and for time tRRH or tRCH after RAS or CS inactive transition, respectively, to maintain the data at that bit location. Once RAS transitions to inactive, it must remain inactive for a minimum time of tRP to precharge the internal device circuitry for the next active cycle. Q is valid, but not latched, as long as the CS and G clocks are active.

When either the $\overline{\text{CS}}$ or $\overline{\text{G}}$ clock transitions to inactive, the output will switch to High Z, topp or top after inactive transition.

WRITE CYCLE

The DRAM may be written with any of four cycles: early write, late write and "static column mode" early write, and read-write. Early and late write modes are discussed here, while static column mode write operations are covered in another section.

A write cycle begins as described in ADDRESSING THE RAM. Write mode is enabled by the transition of \overline{W} to active (V_{IL} level). Early and late write modes are distinguished by the active transition of \overline{W} with respect to \overline{CS} leading edge. Minimum active time t_RAS and t_{CS} , and precharge time t_RPS apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time twcs before \overline{CS} active transition. Column address set up and hold times (tps, tph) are referenced to \overline{CS} in an early write cycle. \overline{RAS} and \overline{CS} clocks must stay active for trwL and tcwL, respectively, after the start of the early write operation to complete the cycle.

 \underline{Q} remains High Z throughout an early write cycle because \overline{W} active transition precedes or coincides with \overline{CS} active transition, keeping data-out buffers disabled effectively disabling \overline{G}

A late write cycle (referred to as \overline{G} controlled write) occurs when \overline{W} active transition is made after \overline{CS} active transition. \overline{W} active transition could be delayed for almost 10 microseconds after \overline{CS} active transition, (tRAD+tASC+tRWL+2tT \leq tRAS, if other timing minimums (tASC, tRWL, and tr) are maintained. Column address and D timing parameters are referenced to \overline{W} active transition in a late write cycle. Output buffers are enabled by \overline{CS} active transition but Ω may be indeterminate—see note 17 of AC operating conditions table. Parameters tRWL and tCWL also apply to late write cycles.

READ-WRITE CYCLE

A read-write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the **WRITE CYCLE** section, except \overline{W} must remain high for tcWD and/or tawD minimum, to guarantee valid Ω before writing the bit.

STATIC COLUMN MODE CYCLES

Static column mode refers to multiple successive data operations performed at any or all 512 column locations on the selected row of the 256 \times 4 dynamic RAM during one \overline{RAS} cycle. Read access time of multiple operations (tAA or tCAC) is considerably faster than the regular \overline{RAS} clock access time tRAC. Multiple operations can be performed simply by keeping RAS active. \overline{CS} may be toggled between active and inactive states at any time within the \overline{RAS} cycle.

Once the timing requirements for the initial read, write, or read-write cycle are met and \overline{RAS} remains low, the device is ready for the next operation. Operations can be intermixed in any order, at any column address, subject to normal operating conditions previously described. Every write operation must be clocked with either \overline{CS} or \overline{W} , as indicated in **static column**

mode early write cycle timing diagrams A and B. Column address and D timing parameters are referenced to the signal clocking the write operation. CS must be toggled inactive (tcp) to perform a read operation after an early write operation (to turn output on), as indicated in static column mode read/write mixed cycle timing diagram. The maximum number of consecutive operations is limited by tRASC. The cycle ends when RAS transitions to inactive.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge degrades with time and temperature, thus each bit must be periodically **re-freshed** (recharged) to maintain the correct bit state. Bits in the MCM514258A require refresh every 8 milliseconds.

Refresh is accomplished by cycling through the 512 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM514258A. Burst refresh, a refresh of all 512 rows consecutively, must be performed every 8 milliseconds on the MCM514258A.

A normal read, write, or read-write operation to the RAM will refresh all the bits (2048) associated with the particular row decoded. Three other methods of refresh, RAS only refresh, CS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

 \overline{RAS} -only refresh consists of \overline{RAS} transition to active, latching the row address to be refreshed, while \overline{CS} remains high (V_{IH}) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CS Before RAS Refresh

CS before RAS refresh is enabled by bringing CS active before RAS. This clock order activates an internal refresh counter

that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh).

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding \overline{CS} active at the end of a read or write cycle, while \overline{RAS} cycles inactive for tpp and back to active, starts the hidden refresh. This is essentially the execution of a \overline{CS} before \overline{RAS} refresh from a cycle in progress (see Figure 1).

CS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a $\overline{\text{CS}}$ before $\overline{\text{RAS}}$ refresh counter test. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 512 test cycles, as indicated by the check data written in each row. See $\overline{\text{CS}}$ before $\overline{\text{RAS}}$ refresh counter test cycle timing diagram.

The test can be performed after a minimum of eight $\overline{\text{CS}}$ before $\overline{\text{RAS}}$ initialization cycles. Test procedure:

- Write "0"s into all memory cells with normal write mode.
- Select a column address, read "0" out and write "1" into the cell by performing the CS before RAS refresh counter test, read-write cycle. Repeat this operation 512 times.
- Read the "1"s which were written in step 2 in normal read mode.
- Using the same column address as in step 2, read "1" out and write "0" into the cell by performing the CS before RAS refresh counter test, read-write cycle.
 Repeat this operation 512 times.
- Read "0"s which were written at in step 4 in normal read mode.
- 6. Repeat steps 1 to 5 using complement data.





Figure 1. Hidden Refresh Cycle

ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers—MCM514258AP70 MCM514257AP80

MCM514258AP10

MCM514258AJ70 MCM514258AJ80 MCM514258AJ10 MCM514258AJ70R2 MCM514258AJ80R2 MCM514258AJ10R2 MCM514258AZ70 MCM514258AZ80 MCM514258AZ10

DRAM Modules 3

3

MOTOROLA SEMICONDUCTOR | TECHNICAL DATA

1M × 32 Bit Dynamic Random Access Memory Module

The MCM32100S is a 32M, dynamic random access memory (DRAM) module organized as 1,048,576 \times 32 bits. The module is a 72-lead single-in-line memory module (SIMM) consisting of eight MCM514400 DRAMs housed in standard 350-milwide SOJ packages mounted on a substrate along with a 0.22 μF (min) decoupling capacitor mounted under each DRAM. The MCM514400 is a CMOS high speed, dynamic random access memory organized as 1,048,576 four-bit words and fabricated with CMOS silicon-gate process technology.


- · Three-State Data Output
- Early-Write Common I/O Capability
- Fast Page Mode Capability
- . TTL-Compatible Inputs and Outputs
- RAS Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 1024 Cycle Refresh:
 MCM32100S = 16 ms (Max)
 MCM32L100S = 128 ms (Max)
- Consists of Eight 1M × 4 DRAMs and Eight 0.22 μF (Min) Decoupling Capacitors
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (t_{RAC}):
 MCM32100S-80 = 80 ns (Max)
 MCM32100S-10 = 100 ns (Max)
- Low Active Power Dissipation: MCM32100S-80 = 4.62 W (Max) MCM32100S-10 = 3.96 W (Max)
- Low Standby Power Dissipation:

TTL Levels = 88 mW (Max) CMOS Levels = 44 mW (Max, MCM32100S) CMOS Levels = 18 mW (Max, MCM32L100S)

PIN OUT

Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	VSS	13	A1	25	DQ22	37	NC	49	DQ8	61	DQ13
2	DQ0	14	A2	26	DQ7	38	NC	50	DQ24	62	DQ30
3	DQ16	15	A3	27	DQ23	39	VSS	51	DQ9	63	DQ14
4	DQ1	16	A4	28	A 7	40	CAS0	52	DQ25	64	DQ31
5	DQ17	- 17	A5	29	NC	41	CAS2	53	DQ10	65	DQ15
6	DQ2	18	A6	30	VCC	42	CAS3	54	DQ26	66	NC
7	DQ18	19	NC	31	A8	43	CAS1	55	DQ11	67	PD1
8	DQ3	20	DQ4	32	A9	44	RAS0	56	DQ27	68	PD2
9	DQ19	21	DQ20	33	NC	45	NC	57	DQ12	69	PD3
10	ν _{CC}	22	DQ5	34	RAS2	46	NC	58	DQ28	70	PD4
11	NC	23	DQ21	35	NC	47	W	59	VCC	71	NC
12	A0	24	DQ6	36	NC	48	NC	60	DQ29	72	VSS


MCM32100 MCM32L100



PIN NAMES							
A0-A9	Data Input/Output nn Address Strobe . Presence Detect ow Address Strobe . Read/Write Input Power (+ 5 V)						

All power supply and ground pins must be connected for proper operation of the device.

BLOCK DIAGRAM



	PRESENCE DETECT PIN OUT										
Pin Name	80 ns	100 ns									
PD1	V _{SS}	V _{SS}	V _{SS}								
PD2	V _{SS} V _{SS} V _{SS}	V _{SS} V _{SS} NC	V _{SS} V _{SS}								
PD3	VSS	NC	Vee								
PD4	NC	VSS	VSS								

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 1 to + 7	٧
Voltage Relative to V _{SS} (For Any Pin Except V _{CC})	V _{in} , V _{out}	- 1 to + 7	٧
Data Output Current per DQ Pin	lout	50	mA
Power Dissipation	PD	4.8	w
Operating Temperature Range	TA	0 to + 70	°C
Storage Temperature Range	T _{stg}	- 25 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high impedence circuits.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

time could affect device reliability.

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧	1
	V _{SS}	0	0	0		
Logic High Voltage, All Inputs	VIH	2.4	_	6.5	٧	-1
Logic Low Voltage, All Inputs	VIL	- 1.0		0.8	V	1

RECOMMENDED OPERATING CONDITIONS

Characteristic	Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current MCM32100-80, t _{RC} = 150 ns MCM32100-10, t _{RC} = 180 ns	I _{CC1}	_	840 720	mA	2
V _{CC} Power Supply Current (Standby) (RAS = CAS = V _{IH})	ICC2	_	16	mA	
V _{CC} Power Supply Current During RAS only Refresh Cycles MCM32100-80, t _{RC} = 150 ns MCM32100-10, t _{RC} = 180 ns	I _{CC3}	=	840 720	mA	2
V _{CC} Power Supply Current During Fast Page Mode Cycle MCM32100-80, t _{PC} = 50 ns MCM32100-10, t _{PC} = 60 ns	ICC4	_	560 480	mA	2,3
$\label{eq:vcc} V_{CC} \mbox{ Power Supply Current (Standby)} \ (\overline{\mbox{RAS}} = \overline{\mbox{CAS}} = V_{CC} - 0.2 \mbox{ V}) \mbox{MCM32100} \mbox{MCM32L100} $	ICC5	_ `	8 3.2	mA	
V _{CC} Power Supply Current During CAS Before RAS Refresh Cycle MCM32100-80, t _{RC} = 150 ns MCM32100-10, t _{RC} = 180 ns	ICC6	=	840 720	mA	2
V _{CC} Power Supply Current Battery Backup Mode (t _{RC} = 125µs; t _{RAS} = 1µs; CAS = CAS before RAS Cycling or 0.2V; W, DQ, A0—A9 = VCC—0.2V or 0.2V) MCM32L100 only	ICC7		4	mA	2,4
Input Leakage Current (V _{SS} ≤ V _{in} ≤ V _{CC})	l _{lkg(l)}	- 80	+ 80	μА	
Output Leakage Current (CAS at Logic 1, V _{SS} ≤ V _{out} ≤ V _{CC})	llkg(O)	- 10	10	μА	
Output High Voltage ($I_{OH} = -5 \text{ mA}$)	VOH	2.4	-	٧	
Output Low Voltage (I _{OL} = 4.2 mA)	VOL	_	0.4	V	

NOTES:

- 1. All voltages referenced to V_{SS}.
 2. Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
 3. Column Address can be changed once or less while RAS = V_{IL} and CAS = V_{IH}.
 4. t_{RAS} (MAX) = 1µs is only applied to refresh of battery backup. t_{RAS} (MAX) = 10µs is applied to functional operating.

CAPACITANCE (f = 1.0 MHz, T_A = 25°C, V_{CC} = 5 V, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Min	Max	Unit	Notes
Input Capacitance (A0–A9)	C _{I1}	_	50	pF	1
Input Capacitance (W)	C _{I2}	_	66	pF	1
Input Capacitance (RAS0, RAS2)	Cl3		38	pF	1
Input Capacitance (CAS0-CAS3)	C _{I4}		24	pF	1
I/O Capacitance (DQ0-DQ31)	C _{DQ}	_	17	pF	1

NOTE:

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V ± 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

READ AND WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Syn	Symbol		MCM32100-80		32100-10		
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	†RELREL	tRC	150		180	_	ns	5
Page Mode Cycle Time	†CELCEL	tPC	50	_	60	_	ns	
Access Time from RAS	†RELQV	†RAC	_	80	_	100	ns	6, 7
Access Time from CAS	†CELQV	†CAC	_	20	_	25	ns	6, 8
Access Time from Column Address	†AVQV	†AA	_	40		50	ns	6, 9
Access Time from Precharge CAS	^t CEHQV	^t CPA	_	45	_	55	ns	6
CAS to Output in Low-Z	†CELQX	tCLZ	0	_	0	_	ns	6
Output Buffer and Turn-Off Delay	^t CEHQZ	^t OFF	0	20	0	20	ns	10
Transition Time (Rise and Fall)	tŢ	tŢ	3	50	3	50	ns	
RAS Precharge Time	†REHREL	tRP	60	_	70		ns	
RAS Pulse Width	†RELREH	†RAS	80	10,000	100	10,000	ns	
RAS Pulse Width (Fast Page Mode)	^t RELREH	†RASP	80	100,000	100	100,000	ns	
RAS Hold Time	†CELREH	^t RSH	25	_	25	_	. ns	
CAS Hold Time	†RELCEH	tcsH	80	_	100	_	ns	
CAS Pulse Width	†CELCEH	tCAS	20	10,000	25	10,000	ns	
RAS to CAS Delay Time	†RELCEL	tRCD	20	60	25	75	ns	11
RAS to Column Address Delay Time	†RELAV	tRAD	15	40	20	50	ns	12
								(continue

NOTES:

- 1. V_{IH} min and V_{II} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{II}.
- An initial pause of 200 μs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- 4. AC measurements t_T = 5.0 ns.
- 5. The specification for \dot{t}_{RC} (min) is used only to indicate cycle time at which proper operation over the full temperature range (0°C \leq T_A \leq 70°C) is assured.
- Measured with a current load equivalent to 2 TTL (-200 μA, +4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- 7. Assumes that t_{RCD} ≤ t_{RCD} (max).
- 8. Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- Assumes that t_{RAD} ≥ t_{RAD} (max).
- 10.toff (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the tpcD (max) limit ensures that tpAC (max) can be met. tpcD (max) is specified as a reference point only; if tpcD is greater than the specified tpcD (max) limit, then access time is controlled exclusively to tcAC.
- 12. Operation within the taAD (max) limit ensures that taAD (max) can be met. taAD (max) is specified as a reference point only; if taAD is greater than the specified taAD (max), then access time is controlled exclusively by taA.

^{1.} Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: $C = 1 \Delta t / \Delta V$.


READ AND WRITE CYCLES (Continued)

	Syn	nbol	MCM32100-80		MCM32100-10			
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Notes
CAS to RAS Precharge Time	tCEHREL.	^t CRP	5	_	10	_	ns	
CAS Precharge Time (Page Mode Cyle Only)	tCEHCEL.	tCP	10	_	10		ns	
Row Address Setup Time	tAVREL	t _{ASR}	0	_	0	_	ns	
Row Address Hold Time	†RELAX	†RAH	10		15	_	ns	
Column Address Setup Time	†AVCEL	†ASC	0	_	0	_	ns	
Column Address Hold Time	†CELAX	^t CAH	15	_	20	_	ns	
Column Address Hold Time Referenced to RAS	†RELAX	^t AR	60	_	75	_	ns	
Column Address to RAS Lead Time	†AVREH	tRAL	40	_	50	_	ns	
Read Command Setup Time	tWHCEL	tRCS	0	_	0	_	ns	
Read Command Hold Time Referenced to CAS	^t CEHWX	^t RCH	0	_	0	_	ns	13
Read Command Hold Time Referenced to RAS	tREHWX	t _{RRH}	0	_	0	_	ns	13
Write Command Hold Time Referenced to CAS	tCELWH	twcH	15		20	_	ns	
Write Command Hold Time Referenced to RAS	^t RELWH	twcr	60	_	75	_	ns	
Write Command Pulse Width	tWLWH	twp	15		20		ns	
Write Command to RAS Lead Time	tWLREH	†RWL	20	_	25	_	ns	
Write Command to CAS Lead Time	tWLCEH	tCWL	20		25	_	ns	
Data in Setup Time	†DVCEL	t _{DS}	0	_	0	_	ns	14
Data in Hold Time	†CELDX	t _{DH}	15	_	20		ns	14
Data in Hold Time Referenced to RAS	†RELDX	t _{DHR}	60	_	75	_	ns	
Refresh Period MCM32100 MCM32L100	†RVRV	[†] RFSH	=	16 128	=	16 128	ms	
Write Command Setup Time	tWLCEL	twcs	0	_	0	_	ns	15
CAS Setup Time for CAS Before RAS Refresh	†RELCEL	tcsr	10	_	10	_	ns	
CAS Hold Time for CAS Before RAS Refresh	†RELCEH	tCHR	30	_	30	_	ns	
CAS Precharge to CAS Active Time	†REHCEL	†RPC	0	_	0	_	ns	
CAS Precharge Time for CAS Before RAS Counter Test	[†] CEHCEL	^t CPT	40	_	50	_	ns	
CAS Precharge Time	†CEHCEL	^t CPN	10	_	15	_	ns	


 ^{13.} Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
 14. These parameters are referenced to CAS leading edge in random write cycles.

^{15.} twos is not a restrictive operating parameter. It is included in the data sheet as an electrical characteristic only; if twos ≥ twos (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If this condition is not sati sifed, the condition of the data out (at access time) is indeterminate.


READ CYCLE




EARLY WRITE CYCLE




FAST PAGE MODE READ CYCLE




FAST PAGE MODE WRITE CYCLE (EARLY WRITE)




RAS ONLY REFRESH CYCLE (W and A9 are Don't Care)




CAS BEFORE RAS REFRESH CYCLE (W and A0 to A9 are Don't Care)




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substate generator pump to establish the correct bias voltage. This is to be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize the various dynamic nodes internal to the module. During an extended inactive state of the device (greater than 4 milliseconds with device powered up), the wake up sequence (8 active cycles) will be necessary to assure proper device operation.

ADDRESSING THE RAM

The ten address bus pins on the device are time multiplexed with two separate 10-bit address fields that are strobed at the beginning of the memory cycle by two clocks (active negative) called the row address strobe (RAS) and the column address strobe (CAS). A total of twenty address bits will decode one of the 1,048,576 word locations in the device. The column address strobe follows the row address strobe by a specified minimum and maxium time called tRCD, which is the row to column strobe delay. This time interval is also referred to as the multiplex window which gives flexibility to a system designer to set up the external addresses into the RAM. These conditions have to be met for normal read or write cycles. This initial portion of the cycle accomplishes the normal addressing of the device. These are, however, two other variations in addressing the module, one is called the RAS only refresh cycle (described later) where a 9-bit row address field is presented on the input pins and latched by the RAS clock. The most significant bit on Row Address A9 is not required for refresh. The other variation, which is called page mode, allows the user to column access all words within a selected row. (See PAGE-MODE CYCLES section.)

READ CYCLE

A read cycle is referred to as a normal read cycle to differentiate it from a page mode read cycle, which is covered in a later section.

The memory read cycle begins with the row addresses valid and the \overline{RAS} clock transitioning from V_{IH} to the V_{IL} level. The CAS clock must also make a transition from VIH to the VIL level at the specified t_{RCD} timing limits when the column addresses are latched. Both the RAS and CAS clocks trigger a sequence of events which are controlled by several delayed internal clocks. Also, these clocks are linked in such a manner that the access time of the device is independent of the address multiplex window. The only stipulation is that the CAS clock must be active before or at the t_{RCD} maximum specification for an access (data valid) from the RAS clock edge to be guaranteed (t_RAC). If the t_RCD maximum condition is not met, the access (t_CAC) from the CAS clock active transition will determine read access time. The external CAS signal is ignored until an internal RAS signal is available. This gating feature on the CAS clock will allow the external CAS signal to become active as soon as the row address hold time (t_{RAH}) specification has been met and defines the tRCD minimum specification. The time difference between t_{RCD} minimum and t_{RCD} maximum can be used to absorb skew delays in switching the address bus from the row to column addresses and in generating the CAS clock.

Once the clocks have become active, they must stay active for the minimum (t_{RAS}) period for the \overline{RAS} clock and the minimum

mum (t_{CAS}) period for the \overline{CAS} clock. The \overline{RAS} clock must stay inactive for the minimum (t_{RP}) time. The former is for the completion of the cycle in progress, and the latter is for the device internal circuitry to be precharged for the next active cycle.

Data out is not latched and is valid as long as the \overline{CAS} clock is active; the output will switch to the three-state mode when the \overline{CAS} clock goes inactive. To perform a read cycle, the write $\overline{(W)}$ input must be held at the V $_{IH}$ level from the time the \overline{CAS} clock makes its active transition (t_{RCS}) to the time when it transitions into the inactive (t_{RCH}) mode.

WRITE CYCLE

A write cycle is similar to a read cycle except that the write $\langle \overline{W} \rangle$ clock must go active (V_{IL} level) at or before the \overline{CAS} clock goes active at a minimum twCS time. If the above condition is met, then the cycle in progress is referred to as an early write cycle. In an early write cycle, the write clock and the data in are referenced to the active transition of the \overline{CAS} clock edge. There are two important parameters with respect to the write cycle: the column strobe to write lead time ($t_{CWL}\rangle$ and the row strobe to write lead time ($t_{RWL}\rangle$). These define the minimum time that \overline{RAS} and \overline{CAS} clocks need to be active after the write operation has started (\overline{W} clock at V_{II} level).

PAGE-MODE CYCLES

Page mode operation allows fast successive data operations at all 1024 column locations on a selected row. Page access (t_{CAC}) is typically half the regular \overline{RAS} clock access (t_{RAC}) on the Motorola 1M dynamic RAM. Page mode operation consists of holding the \overline{RAS} clock active while cycling the \overline{CAS} clock to access the column locations determined by the 10-bit column address field.

The page cycle is always initiated with a row address being provided and latched by the $\overline{\text{RAS}}$ clock, followed by the column address and $\overline{\text{CAS}}$ clock. From the timing illustrated, the initial cycle is a normal read or write cycle, that has been previously described, followed by the shorter $\overline{\text{CAS}}$ cycles (tpc). The $\overline{\text{CAS}}$ cycle time (tpc) consists of the $\overline{\text{CAS}}$ clock active time (tcAs), and $\overline{\text{CAS}}$ clock precharge time (tpc) and two transitions. In practice, any combination of read and write cycles can be performed to suit a particular application.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Therefore, to retain the correct information, the module needs to be refreshed at least once every 16 milliseconds. This is accomplished by sequentially cycling through the 1024 row address locations every 16 milliseconds (i.e., at least one row every 15.6 microseconds). A normal read or write operation to the module will also refresh all the words associated with the particular row(s) decoded.

RAS-Only Refresh

In this refresh method, the system must perform a $\overline{\text{RAS}}$ -only cycle on 1024 row addresses every 16 milliseconds. The row addresses are latched in with the $\overline{\text{RAS}}$ clock, and the associated internal row locations are refreshed. As the heading implies, the $\overline{\text{CAS}}$ clock is not required and must be inactive or at a VI_{II} level.

CAS Before RAS Refresh

This refresh cycle is initiated when RAS falls, after CAS has been low (by t_{CSR}). This activates the internal refresh counter which generates the row address to be refreshed. Externally applied addresses are ignored during the automatic refresh cycle. If the output buffer was off before the automatic refresh cycle, the output will stay in the high impedance state. If the output was enabled by CAS in the previous cycle, the data out will be maintained during the automatic refresh cycle as long as CAS is held active (hidden refresh).

Hidden Refresh

The hidden refresh method allows refresh cycles to be performed while maintaining valid data at the output pin. Hidden refresh is performed by holding $\overline{\text{CAS}}$ at $\text{V}_{|L}$ and taking $\overline{\text{RAS}}$ high and after a specified precharge period (tpp), executing a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle. (See Figure 1.)

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of the device can be tested with a CAS before RAS refresh counter test. This refresh counter

test is performed with read and write operations. During this test, the internal refresh counter generates the row address, while the external address input supplies the column address. The entire array is refreshed after 1024 test cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed only after a minimum of 8 CAS before RAS initialization cycles. The test procedure is as follows:

- 1. Write "0"s into all memory cells (normal write mode).
- Select a column address, and read "0" out of the cell by performing CAS before RAS refresh counter test, read cycle. Repeat this operation 1024 times.
- Select a column address, and write "1" into the cell by performing CAS before RAS refresh counter test, write cycle. Repeat this operation 1024 times.
- Read "1"s (normal read mode), which were written at step 3
- 5. Repeat steps 1 to 4 using complement data.





Figure 1. Hidden Refresh Cycle

ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers -

MCM32100S80 MCM32100S10

MCM32100SG80 MCM32100SG10 MCM32100SH80 MCM32100SH10 MCM32100SHG80 MCM32100SHG10

MCM32L100S80 MCM32L100S10 MCM32L100SG80 MCM32L100SG10 MCM32L100SH80 MCM32L100SH10 MCM32L100SHG80 MCM32L100SHG10

NOTE: Contact your Motorola representative for further information on the Gold Pad SIMM packages.

MOTOROLA SEMICONDUCTOR TECHNICAL DATA

1M × 32 Bit Dynamic Random Access Memory Module

The MCM32130S is a 32M, dynamic random access memory (DRAM) module organized as 1,048,576 \times 32 bits. The module is a 72-lead single-in-line memory module (SIMM) consisting of eight MCM54400AN DRAMs housed in standard 300-mil-wide SOJ packages mounted on a substrate along with a 0.22 μF (min) decoupling capacitor mounted under each DRAM. The MCM54400AN is a CMOS high speed, dynamic random access memory organized as 1,048,576 four-bit words and fabricated with CMOS silicon-gate process technology.

- · Three-State Data Output
- · Early-Write Common I/O Capability
- · Fast Page Mode Capability
- · TTL-Compatible Inputs and Outputs
- RAS Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 1024 Cycle Refresh: MCM32130S = 16 ms (Max) MCM32L130S = 128 ms (Max)
- Consists of Eight 1M × 4 DRAMs and Eight 0.22 μF (Min) Decoupling Capacitors

MCM32130S-10 = 100 ns (Max)

- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (t_{RAC}): MCM32130S-70 = 70 ns (Max) MCM32130S-80 = 80 ns (Max)
- Low Active Power Dissipation: MCM32130S-70 = 4.40 W (Max)

MCM32130S-80 = 3.74 W (Max) MCM32130S-10 = 3.30 W (Max)


Low Standby Power Dissipation: TTL Levels = 88 mW (Max)

CMOS Levels = 44 mW (Max, MCM32130S) CMOS Levels = 8.8 mW (Max, MCM32L130S)

PIN OUT

Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	V _{SS}	13	A1	25	DQ22	37	NC	49	DQ8	61	DQ13
2	DQ0	14	A2	26	DQ7	38	NC	50	DQ24	62	DQ30
3	DQ16	15	A3	27	DQ23	39	VSS	51	DQ9	63	DQ14
4	DQ1	16	A4	28	A7	40	CAS0	52	DQ25	64	DQ31
5	DQ17	17	A5	29	NC	41	CAS2	53	DQ10	65	DQ15
6	DQ2	18	A6	30	VCC	42	CAS3	54	DQ26	66	NC
7	DQ18	19	NC	31	A8	43	CAS1	55	DQ11	67	PD1
8	DQ3	20	DQ4	32	A9	44	RAS0	56	DQ27	68	PD2
9	DQ19	21	DQ20	33	NC	45	NC	57	DQ12	69	PD3
10	VCC	22	DQ5	34	RAS2	46	NC	58	DQ28	70	PD4
11	NC	23	DQ21	35	NC	47	W	59	VCC	71	NC
12	A0	24	DQ6	36	NC	48	NC	60	DQ29	72	VSS


MCM32130 MCM32L130



PIN NAMES							
A0-A9 Address Inputs							
DQ0-DQ31 Data Input/Output							
CAS0-CAS3 Column Address Strobe							
PD1-PD4 Presence Detect							
RAS0, RAS2 Row Address Strobe							
W Read/Write Input							
V _{CC} Power (+ 5 V)							
VSS Ground							
NC No Connection							

All power supply and ground pins must be connected for proper operation of the device.

BLOCK DIAGRAM



PRESENCE DETECT PIN OUT						
Pin Name	70 ns	80 ns	100 ns			
PD1	V _{SS}	VSS	VSS			
PD2	VSS	VSS	Vss			
PD3	٧SS	NC	Vss			
PD4	NC	V _{SS}	Vss			

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	~ 1 to + 7	V
Voltage Relative to V _{SS} (For Any Pin Except V _{CC})	V _{in} , V _{out}	- 1 to + 7	٧
Data Output Current per DQ Pin	lout	50	mA
Power Dissipation	PD	6.0	w
Operating Temperature Range	TA	0 to + 70	°C
Storage Temperature Range	T _{stg}	- 25 to + 125	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high impedence circuits.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V	1
	V _{SS}	0	0	0		
Logic High Voltage, All Inputs	V _{IH}	2.4	I –	6.5	V	1
Logic Low Voltage, All Inputs	VIL	-1.0	l –	0.8	V	1

RECOMMENDED OPERATING CONDITIONS

Characteristic			Min	Max	Unit	Notes
V _{CC} Power Supply Current	MCM32130-70, t _{RC} = 130 ns MCM32130-80, t _{RC} = 150 ns MCM32130-10, t _{RC} = 180 ns	lcc1	_	800 680 600	mA	2, 3
V _{CC} Power Supply Current (Standby) (RAS	= CAS = V _{IH})	ICC2	-	16	mA	
V _{CC} Power Supply Current During RAS only Refresh Cycles	MCM32130-70, t _{RC} = 130 ns MCM32130-80, t _{RC} = 150 ns MCM32130-10, t _{RC} = 180 ns	lCC3	=	800 680 600	mA	2, 3
V _{CC} Power Supply Current During Fast Page Mode Cycle	MCM32130-70, tp _C = 45 ns MCM32130-80, tp _C = 50 ns MCM32130-10, tp _C = 60 ns	I _{CC4}		560 480 440	mA	2, 3
V _{CC} Power Supply Current (Standby) (RAS	= CAS = V _{CC} - 0.2 V) MCM32130 MCM32L130	I _{CC5}	_	8 1.6	mA	
V _{CC} Power Supply Current During CAS Before RAS Refresh Cycle	MCM32130-70, t _{RC} = 130 ns MCM32130-80, t _{RC} = 150 ns MCM32130-10, t _{RC} = 180 ns	ICC6	=	800 680 600	mA	2
V _{CC} Power Supply Current Battery Backup Mode (t _{RC} = 125µs; t _{RAS} = 1µs; CAS = CAS before RAS Cycling or 0.2V; W, DQ, A0–A9 = VCC–0.2V or 0.2V) MCM32L130 only		I _{CC7}	_	2.4	mA	2,4
Input Leakage Current (V _{SS} ≤ V _{in} ≤ V _{CC})		l _{lkg(l)}	- 80	+ 80	μА	
Output Leakage Current (CAS at Logic 1, VSS ≤ Vout ≤ VCC)		lkg(O)	- 10	10	μА	
Output High Voltage (I _{OH} = -5 mA)		VOH	2.4	_	٧	
Output Low Voltage (I _{OL} = 4.2 mA)		VOL	_	0.4	V	

NOTES:

- All voltages referenced to V_{SS}.
 Current is a function of cycle rate and output loading; <u>maximum current is</u> measured at the fastest cycle rate with the output open.
 Column Address can be changed once or less while RAS = V_{IL} and CAS = V_{IH}.
 t_{RAS} (MAX) = 1µs is only applied to refresh of battery backup. t_{RAS} (MAX) = 10µs is applied to functional operating.

CAPACITANCE (f = 1.0 MHz, T_A = 25°C, V_{CC} = 5 V, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Min	Max	Unit	Notes
Input Capacitance (A0-A9)	C _{I1}	_	50	pF	1
Input Capacitance (W)	C _{I2}	_	66	pF	1
Input Capacitance (RASO, RAS2)	C _{I3}	_	38	pF	1
Input Capacitance (CAS0-CAS3)	C ₁₄	_	24	pF	1
I/O Capacitance (DQ0-DQ31)	CDQ	_	17	pF	1

NOTE: 1. Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: C = 1 Δ t / Δ V.

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

READ AND WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Symi	ool		30-70 30-70		30-80 30-80		30-10 30-10		
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	†RELREL	†RC	130	_	150	I —	180	_	ns	5
Fast Page Mode Cycle Time	†CELCEL	tPC	45	_	50	I —	60	_	ns	
Access Time from RAS	†RELQV	tRAC	_	70		80	_	100	ns	6, 7
Access Time from CAS	tCELQV	tCAC	_	20	_	20		25	ns	6, 8
Access Time from Column Address	†AVQV	†AA	_	35		40	_	50	ns	6, 9
Access Time from Precharge CAS	t _{CEHQV}	^t CPA	_	40	_	45	_	55	ns	6
CAS to Output in Low-Z	†CELQX	tCLZ	0	_	0	Ι –	0	_	ns	6
Output Buffer and Turn-Off Delay	tCEHQZ	^t OFF	0	20	0	20	0	20	ns	10
Transition Time (Rise and Fall)	t _T ·	tΤ	3	50	3	50	3	50	ns	
RAS Precharge Time	tREHREL.	tRP	50	_	60	_	70		ns	
RAS Pulse Width	†RELREH	†RAS	70	10 k	80	10 k	100	10 k	ns	
RAS Pulse Width (Fast Page Mode)	†RELREH	†RASP	70	200 k	80	200 k	100	200 k	ns	
RAS Hold Time	†CELREH	trsh	20	_	20	_	25	_	ns	
CAS Hold Time	†RELCEH	tcsh	70	_	80	_	100	_	ns	
CAS Precharge to RAS Hold Time	tCEHREH	†RHCP	40	_	45	_	55	_	ns	
CAS Pulse Width	†CELCEH	tCAS	20	10 k	20	10 k	25	10 k	ns	
RAS to CAS Delay Time	†RELCEL	tRCD	20	50	20	60	25	75	ns	11
RAS to Column Address Delay Time	†RELAV	tRAD	15	35	15	40	20	50	ns	12
CAS to RAS Precharge Time	†CEHREL	tCRP	5	_	5	T —	10	_	ns	
CAS Precharge Time	tCEHCEL	tCP	10	_	10	-	10	_	ns	

- 1. V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL}.
- An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
 The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IH} and V_{IH}) in a monotonic manner.
- 4. AC measurements t_T = 5.0 ns.
- The specification for t_{RC} (min) is used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
- Measured with a current load equivalent to 2 TTL (-200 μA, +4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OI} = 0.8 V.
- Assumes that t_{RCD} ≤ t_{RCD} (max).
- 8. Assumes that t_{RCD} ≥ t_{RCD} (max).
- 9. Assumes that $t_{RAD} \ge t_{RAD}$ (max).
- 10.tope (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively to t_{CAC}.
- 12. Operation within the tiqAD (max) limit ensures that tqAD (max) can be met. tqAD (max) is specified as a reference point only; if tqAD is greater than the specified tqAD (max), then access time is controlled exclusively by tqA.


READ AND WRITE CYCLES (Continued)


	Syml	ool		0-70 30-70		30-80 30-80		30-10 30-10		
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Row Address Setup Time	tAVREL	tASR	0	_	0	_	0	_	ns	
Row Address Hold Time	t _{RELAX}	t _{RAH}	10	_	10	_	15	-	ns	
Column Address Setup Time	†AVCEL	tASC	0	_	0		0		ns	
Column Address Hold Time	†CELAX	t _{CAH}	15	_	15	_	20	_	ns	
Column Address to RAS Lead Time	tAVREH	t _{RAL}	35	_	40	_	50		ns	
Read Command Setup Time	tWHCEL	tRCS	0	_	0	_	0	_	ns	
Read Command Hold Time Referenced to CAS	^t CEHWX	^t RCH	0	_	0	_	0		ns	13
Read Command Hold Time Referenced to RAS	^t REHWX	^t RRH	0	_	0	_	0	_	ns	13
Write Command Hold Time Referenced to CAS	^t CELWH	tWCH	15	_	15	_	20		ns	
Write Command Pulse Width	twlwh	tWP	15	_	15	_	20	_	ns	
Write Command to RAS Lead Time	tWLREH	tRWL	20		20	_	25	_	ns	
Write Command to CAS Lead Time	†WLCEH	tCWL	20	_	20		25	_	ns	
Data in Setup Time	†DVCEL	tDS	0	_	0	_	0	_	ns	14
Data in Hold Time	†CELDX	tDH	15	_	15	_	20	_	ns	14
Refresh Period MCM32130 MCM32L130	^t RVRV	^t RFSH	_	16 128	=	16 128	_	16 128	ms	
Write Command Setup Time	tWLCEL	twcs	0	_	0	_	0	_	ns	15
CAS Setup Time for CAS Before RAS Refresh	[†] RELCEL	^t CSR	5		5	_	5	_	ns	
CAS Hold Time for CAS Before RAS Refresh	^t RELCEH	^t CHR	15	_	15	_	20	_	ns	
RAS Precharge to CAS Active Time	^t REHCEL	^t RPC	0	_	0	_	0		ns	
CAS Precharge Time for CAS Before RAS Counter Time	†CEHCEL	[†] CPT	40	_	40		50	_	ns	
Write to RAS Precharge Time (CAS Before RAS Refresh)	tWHREL	tWRP	10	_	10	_	10		ns	
Write to RAS Hold Time (CAS Before RAS Refresh)	[†] RELWL	tWRH	10	_	10	_	10		ns	

^{13.} Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.


14. These parameters are referenced to CAS leading edge in random write cycles.

^{15.}tWCS is not a restrictive operating parameter. It is included in the data sheet as an electrical characteristic only; if tWCS≥tWCS (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If this condition is not satisifed, the condition of the data out (at access time) is indeterminate.


READ CYCLE READ CYCLE TRAS VIII TRAD





FAST PAGE MODE EARLY WRITE CYCLE




RAS ONLY REFRESH CYCLE (W is Don't Care)




CAS BEFORE RAS REFRESH CYCLE (A0-A9 is Don't Care)




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (EARLY WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the module. During an extended inactive state (greater than 16 milliseconds with the device powered up), a wake up sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The ten address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (\overline{RAS}) and column address strobe (\overline{CAS}), into two separate 10-bit address fields. A total of twenty address bits, ten rows and ten columns, will decode one of the 1,048,576 word locations in the device. \overline{RAS} active transition is followed by \overline{CAS} active transition (active = V_{IL} , t_{RCD} minimum) for all read or write cycles. The delay between \overline{RAS} and \overline{CAS} active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the \overline{RAS}

The external $\overline{\text{CAS}}$ signal is ignored until an internal $\overline{\text{RAS}}$ signal is available. This "gate" feature on the external $\overline{\text{CAS}}$ clock enables the internal $\overline{\text{CAS}}$ line as soon as the row address hold time (t_{RAH}) specification is met (and defines t_{RCD} minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the $\overline{\text{CAS}}$ clock.

There are three other variations in addressing the module: RAS only refresh cycle, CAS before RAS refresh cycle, and page mode. All three are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with either a "normal" random read cycle or a page mode read cycle. The normal read cycle is outlined here, while the page mode cycle is discussed in a separate section.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with \overline{RAS} and \overline{CAS} active transitions latching the desired bit location. The write (\overline{W}) input level must be high (V_{IH}) , t_{RCS} (minimum) before the \overline{CAS} active transition, to enable read mode.

Both the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. $\overline{\text{CAS}}$ controls read access time: $\overline{\text{CAS}}$ must be active before or at t_{RCD} maximum to guarantee valid data out (DQ) at t_{RAC} (access time from $\overline{\text{RAS}}$ active transition). If the t_{RCD} maximum is exceeded, read access time is determined by the $\overline{\text{CAS}}$ clock active transition (t_{CAC}).

The RAS and CAS clocks must remain active for a minimum time of tras and tras respectively, to complete the read cycle. W must remain high throughout the cycle, and for time transition or trace and the transition of trace transition or trace and the data at that bit location. Once RAS transitions to inactive, it must remain inactive for a minimum time of trace to precharge the internal device circuitry for the next active cycle. DQ is valid, but not latched, as long as the CAS clock is active. When the CAS clock transitions to inactive, the output

will switch to High Z (three-state) $t_{\mbox{OFF}}$ after the inactive transition.

WRITE CYCLE

The user can write to the DRAM with either an early write or a page mode early write cycle. Early write mode is discussed here, while page mode write operations are covered in a separate section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of \overline{W} to active $(V_{||})$. Early write mode is distinguished by the active transition of \overline{W} , with respect to \overline{CAS} . Minimum active time t_{RAS} and t_{RAS} and precharge time t_{RAS} apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time t_{WCS} before \overline{CAS} active transition. Data in (DQ) is referenced to \overline{CAS} in an early write cycle. \overline{RAS} and \overline{CAS} clocks must stay active for t_{RWL} and t_{CWL} , respectively, after the start of the early write operation to complete the cycle.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 1024 column locations on a selected row of the module. Read access time in page mode (t_{CAC}) is typically half the regular RAS clock access time, t_{RAC} . Page mode operation consists of keeping RAS active while toggling CAS between v_{IH} and v_{IL} . The row is latched by RAS active transition, while each CAS active transition allows selection of a new column location on the row

A page mode cycle is initiated by a normal read or write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, \overline{CAS} transitions to inactive for minimum t_{CP} , while \overline{RAS} remains low (V_{IL}). The second \overline{CAS} active transition while \overline{RAS} is low initiates the first page mode cycle (tpc). Either a read or write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by tpAsp. Page mode operation is ended when \overline{RAS} transitions to inactive, coincident with or following \overline{CAS} inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the MCM32130 require refresh every 16 milliseconds, while refresh time for the MCM32L130 is 128 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM32130, and 124.8 microseconds for the MCM32L130. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 16 milliseconds on the MCM32130 and 128 milliseconds on the MCM32L130.

A normal read or write operation to the RAM will refresh all the bits associated with the particular row decoded. Three other methods of refresh, RAS-only refresh, CAS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

 $\overline{\text{RAS}}$ -only refresh consists of $\overline{\text{RAS}}$ transition to active, latching the row address to be refreshed, while $\overline{\text{CAS}}$ remains high (V_{IH}) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CAS Before RAS Refresh

 $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh is enabled by bringing $\overline{\text{CAS}}$ active before $\overline{\text{RAS}}$. This clock order actives an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh). \overline{W} must be inactive for time t_{WRP} before and time t_{WRH} after $\overline{\text{RAS}}$ active transition to prevent switching the device into a **test mode cycle**.

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding $\overline{\text{CAS}}$ active at the end of a read or write cycle, while $\overline{\text{RAS}}$ cycles inactive for $\overline{\text{RP}}$ and back to active, starts the hidden refresh. This is essentially the execution of a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh from a cycle in progress (see Figure 1). $\overline{\text{W}}$ is subject to the same conditions with respect to $\overline{\text{RAS}}$ active transition (to prevent test mode cycle) as in $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh.

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of the device can be tested with a CAS before RAS refresh counter test. This refresh counter test is performed with read and write operations. During this test, the internal refresh counter generates the row address, while the external address input supplies the column address. The entire array is refreshed after 1024 test cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed only after a minimum of 8 CAS before RAS initialization cycles. The test procedure is as follows:

- 1. Write "0"s into all memory cells (normal write mode).
- Select a column address, and read "0" out of the cell by performing CAS before RAS refresh counter test, read cycle. Repeat this operation 1024 times.
- Select a column address, and write "1" into the cell by performing CAS before RAS refresh counter test, write cycle. Repeat this operation 1024 times.
- 4. Read "1"s (normal read mode), which were written at step 3.
- 5. Repeat steps 1 to 4 using complement data.




Figure 1. Hidden Refresh Cycle

ORDERING INFORMATION (Order by Full Part Number) **MCM** 32130 or 32L130 Motorola Memory Prefix Speed (70 = 70 ns, 80 = 80 ns, 10 = 100 ns)Part Number Package (SH = SIMM, SHG = Gold Pad SIMM) Full Part Numbers -MCM32100SH70 MCM32100SHG70 MCM32100SH80 MCM32100SHG80 MCM32100SH10 MCM32100SHG10 MCM32L100SH70 MCM32L100SHG70 MCM32L100SHG80 MCM32L100SH80 MCM32L100SH10 MCM32L100SHG10

MOTOROLA SEMICONDUCTOR TECHNICAL DATA

2M × 32 Bit Dynamic Random Access Memory Module


The MCM32200S is a 64M, dynamic random access memory (DRAM) module organized as 2,097,152 \times 32 bits. The module is a 72-lead double sided single-inline memory module (SIMM) consisting of sixteen MCM514400 DRAMs housed in standard 350-mil-wide SOJ packages mounted on a substrate along with a 0.22 μF (min) decoupling capacitor mounted under each DRAM. The MCM514400 is a CMOS high speed, dynamic random access memory organized as 1,048,576 four-bit words and fabricated with CMOS silicon-gate process technology.

- · Three-State Data Output
- Early-Write Common I/O Capability
- Fast Page Mode Capability
- · TTL-Compatible Inputs and Outputs
- RAS Only Refresh
- CAS Before RAS Refresh
- · Hidden Refresh
- 1024 Cycle Refresh:
 MCM32200S = 16 ms (Max)
 MCM32L200S = 128 ms (Max)
- Consists of Sixteen 1M \times 4 DRAMs and Sixteen 0.22 μF (Min) Decoupling Capacitors
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (t_{RAC}):
 MCM32200S-80 = 80 ns (Max)
 MCM32200S-10 = 100 ns (Max)
- Low Active Power Dissipation: MCM32200S-80 = 4.71 W (Max) MCM32200S-10 = 4.05 W (Max)
- Low Standby Power Dissipation:
 TTL Levels = 176 mW (Max)
 CMOS Levels = 88 mW (Max, MCM32200S)
 CMOS Levels = 36 mW (Max, MCM32L200S)

PIN OUT

Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	V _{SS}	13	A1	25	DQ22	37	NC	49	DQ8	61	DQ13
2	DQ0	14	A2	26	DQ7	38	NC	50	DQ24	62	DQ30
3	DQ16	15	A3	27	DQ23	39	VSS	51	DQ9	63	DQ14
4	DQ1	16	A4	28	A7	40	CAS0	52	DQ25	64	DQ31
5	DQ17	17	A5	29	NC	41	CAS2	53	DQ10	65	DQ15
6	DQ2	18	A6	30	VCC	42	CAS3	54	DQ26	66	NC
7	DQ18	19	NC	31	A8	43	CAS1	55	DQ11	67	PD1
8	DQ3	20	DQ4	32	A9	44	RAS0	56	DQ27	68	PD2
9	DQ19	21	DQ20	33	RAS3	45	RAS1	57	DQ12	69	PD3
10	Vcc	22	DQ5	34	RAS2	46	NC	58	DQ28	70	PD4
11	NC	23	DQ21	35	NC	47	W	59	VCC	71	NC
12	A0	24	DQ6	36	NC	48	NC	60	DQ29	72	VSS


MCM32200 MCM32L200



PIN NAMES
THUMANEO
A0-A9 Address Inputs DQ0-DQ31 Data Input/Output CAS0-CAS3 Column Address Strobe PD1-PD4 Presence Detect RAS0-RAS3 Row Address Strobe W Read/Write Input VCC Power (+ 5 V)
VSS Ground NC No Connection

All power supply and ground pins must be connected for proper operation of the device.

BLOCK DIAGRAM



	PRESENCE DE	TECT PIN OUT						
Pin Name								
PD1	NC	NC	NC					
PD2	NC	NC	NC					
PD3	V _{SS}	NC	V _{SS}					
PD4	NC	V _{SS}	V _{SS} V _{SS}					

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 1 to + 7	V
Voltage Relative to V _{SS} (For Any Pin Except V _{CC})	V _{in} , V _{out}	- 1 to + 7	V
Data Output Current per DQ Pin	lout	50	mA
Power Dissipation	PD	6.42	w
Operating Temperature Range	TA	0 to + 70	°C
Storage Temperature Range	T _{stg}	- 25 to + 125	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V	1
	V _{SS}	0	0	0		
Logic High Voltage, All Inputs	V _{IH}	2.4	_	6.5	٧	1
Logic Low Voltage, All Inputs	VIL	- 1.0	_	0.8	V	1

RECOMMENDED OPERATING CONDITIONS

Characteristic	Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current MCM32200-80, t _{RC} = 150 ns MCM32200-10, t _{RC} = 180 ns	l _{CC1}	_	856 736	mA	2
V _{CC} Power Supply Current (Standby) (RAS = CAS = V _{IH})	I _{CC2}	_	32	mA	
V_{CC} Power Supply Current During \overline{RAS} only Refresh Cycles MCM32200-80, t_{RC} = 150 ns MCM32200-10, t_{RC} = 180 ns	l _{CC3}	_ _	856 736	mA	2
V _{CC} Power Supply Current During Fast Page Mode Cycle MCM32200-80, t _{PC} = 50 ns MCM32200-10, t _{PC} = 60 ns	lCC4	_	576 496	mA	2, 3
V_{CC} Power Supply Current (Standby) ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2 \text{ V}$ MCM32100 MCM32L200	I _{CC5}	_	16 6.4	mA	
V _{CC} Power Supply Current During CAS Before RAS Refresh Cycle MCM32200-80, t _{RC} = 150 ns MCM32200-10, t _{RC} = 180 ns	l _{CC6}	_	856 736	mA	2
$ \begin{array}{l} V_{CC} \ \ Power \ Supply \ Current \ Battery \ Backup \ Mode \ (t_{RC} = 125 \mu s; t_{RAS} = 1 \mu s; \\ \overline{CAS} = \overline{CAS} \ \ before \ \overline{RAS} \ \ Cycling \ \ or \ 0.2V; \overline{W}, \ DQ, \ A0-A9 = VCC-0.2V \ \ or \ 0.2V) \\ MCM32L200 \ \ only \end{array} $	lcc7		8.0	mA	2,4
Input Leakage Current (V _{SS} ≤ V _{in} ≤ V _{CC})	l _{lkg(l)}	- 160	160	μА	
Output Leakage Current (CAS at Logic 1, V _{SS} ≤ V _{out} ≤ V _{CC})	lkg(O)	- 20	20	μА	
Output High Voltage (I _{OH} = - 5 mA)	VOH	2.4	_	٧	
Output Low Voltage (I _{OL} = 4.2 mA)	V _{OL}	_	0.4	٧	

- 1. All voltages referenced to V_{SS}.
 2. Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
 3. Column Address can be changed once or less while RAS = V_{II} and CAS = V_{IH}.
 4. t_{RAS} (MAX) = 1µs is only applied to refresh of battery backup. t_{RAS} (MAX) = 10µs is applied to functional operating.

CAPACITANCE (f = 1.0 MHz, T_A = 25°C, V_{CC} = 5 V, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Min	Max	Unit	Notes
Input Capacitance (A0–A9)	C _{I1}	_	90	pF	1
Input Capacitance (W)	C _{I2}		122	pF	1
Input Capacitance (RAS0-RAS2)	C _{I3}	_	38	pF	1
Input Capacitance (CAS0-CAS3)	C ₁₄	_	38	pF	1
I/O Capacitance (DQ0-DQ31)	C _{DQ}		24	ρF	1

NOTE:

1. Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: C = 1 Δ t / Δ V.

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

READ AND WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Sym	nbol	MCM	32200-80	MCM	32200-10		
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	†RELREL	tRC	150	_	180	-	ns	5
Page Mode Cycle Time	†CELCEL	t _{PC}	50	_	60	_	ns	
Access Time from RAS	^t RELQV	†RAC	_	80	_	100	ns	6, 7
Access Time from CAS	^t CELQV	†CAC	_	20	_	25	ns	6, 8
Access Time from Column Address	^t AVQV	^t AA		40	_	50	ns	6, 9
Access Time from Precharge CAS	^t CEHQV	^t CPA	_	45	_	55	ns	6
CAS to Output in Low-Z	†CELQX	tCLZ	0	_	0	. —	ns	6
Output Buffer and Turn-Off Delay	tCEHQZ	^t OFF	0	20	0	20	ns	10
Transition Time (Rise and Fall)	tŢ	t _T	3	50	3	50	ns	
RAS Precharge Time	t _{REHREL}	tRP	60	_	70	_	ns	
RAS Pulse Width	^t RELREH	†RAS	80	10,000	100	10,000	ns	
RAS Pulse Width (Fast Page Mode)	^t RELREH	^t RASP	80	100,000	100	100,000	ns	
RAS Hold Time	[†] CELREH	^t RSH	25	_	25	_	ns	
CAS Hold Time	^t RELCEH	tcsh	80	_	100	_	ns	
CAS Pulse Width	†CELCEH	tCAS	20	10,000	25	10,000	ns	
RAS to CAS Delay Time	†RELCEL	tRCD	20	60	25	75	ns	11
RAS to Column Address Delay Time	†RELAV	tRAD	15	40	20	50	ns	12

(continued)

- 1. VIH min and VIL max are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- 4. AC measurements $t_T = 5.0 \text{ ns.}$
- The specification for t_{RC} (min) is used only to indicate cycle time at which proper operation over the full temperature range (0°C≤T_A≤70°C) is assured.
- Measured with a current load equivalent to 2 TTL (- 200 μA, + 4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- 7. Assumes that $t_{RCD} \le t_{RCD}$ (max).
- 8. Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- Assumes that t_{RAD} ≥ t_{RAD} (max).
- 10.tOFF (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively to t_{CAC}.
- 12. Operation within the t_{RAD} (max) limit ensures that t_{RAD} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max), then access time is controlled exclusively by t_{AA}.

READ AND WRITE CYCLES (Continued)


	Syn	nbol	MCM	32200-80	мсм	32200-10		
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Notes
CAS to RAS Precharge Time	tCEHREL.	tCRP	5	_	10	_	ns	
CAS Precharge Time (Page Mode Cyle Only)	tCEHCEL	tCP	10		10	_	ns	
Row Address Setup Time	†AVREL	t _{ASR}	0	_	0	_	ns	
Row Address Hold Time	†RELAX	[†] RAH	10	_	15		ns	
Column Address Setup Time	†AVCEL	tASC	0	_	0	_	ns	
Column Address Hold Time	tCELAX	^t CAH	15		20	_	ns	
Column Address Hold Time Referenced to RAS	^t RELAX	t _{AR}	60	_	75	_	ns	
Column Address to RAS Lead Time	tAVREH	t _{RAL}	40	_	50	_	ns	
Read Command Setup Time	tWHCEL	†RCS	0	_	0	_	ns	
Read Command Hold Time Referenced to CAS	tCEHWX	^t RCH	0	_	0		ns	13
Read Command Hold Time Referenced to RAS	^t REHWX	^t RRH	0	_	0	_	ns	13
Write Command Hold Time Referenced to CAS	tCELWH	twcH	15	_	20	_	ns	
Write Command Hold Time Referenced to RAS	^t RELWH	twcn	60	_	75	_	ns	
Write Command Pulse Width	tWLWH	twp	15	_	20	_	ns	
Write Command to RAS Lead Time	tWLREH	†RWL	20	_	25	_	ns	
Write Command to CAS Lead Time	tWLCEH	tcwL	20	_	25	_	ns	
Data in Setup Time	†DVCEL	tDS	0	_	0	_	ns	14
Data in Hold Time	†CELDX	t _{DH}	15	_	20	_	ns	14
Data in Hold Time Referenced to RAS	†RELDX	t _{DHR}	60	_	75	_	ns	
Refresh Period MCM32200 MCM32L200	†RVRV	^t RFSH	=	16 128	=	16 128	ms	
Write Command Setup Time	tWLCEL	twcs	0		0	_	ns	15
CAS Setup Time for CAS Before RAS Refresh	^t RELCEL	tcsr	10		10	_	ns	
CAS Hold Time for CAS Before RAS Refresh	†RELCEH	tCHR	30	_	30	_	ns	
CAS Precharge to CAS Active Time	^t REHCEL	tRPC	0	_	0	_	ns	
CAS Precharge Time for CAS Before RAS Counter Test	†CEHCEL	^t CPT	40	_	50	_	ns	
CAS Precharge Time	†CEHCEL	†CPN	10	_	15	_	ns	

- 13. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- 14. These parameters are referenced to CAS leading edge in random write cycles.


^{15.} twcs is not a restrictive operating parameter. It is included in the data sheet as an electrical characteristic only; if twcs ≥ twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If this condition is not satisifed, the condition of the data out (at access time) is indeterminate.

^{16.} To avoid bus contention and potential damage to the module, RAS0 and RAS1 may not be active low simultaneously. Similarly, RAS2 and RAS3 may not be simultaneously active low.


READ CYCLE




EARLY WRITE CYCLE




FAST PAGE MODE READ CYCLE




FAST PAGE MODE WRITE CYCLE (EARLY WRITE)




RAS ONLY REFRESH CYCLE (W and A9 are Don't Care)




CAS BEFORE RAS REFRESH CYCLE (A0 to A9 are Don't Care)




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substate generator pump to establish the correct bias voltage. This is to be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize the various dynamic nodes internal to the module. During an extended inactive state of the device (greater than 4 milliseconds with device powered up), the wakeup sequence (8 active cycles) will be necessary to assure proper device operation.

ADDRESSING THE RAM

The ten address bus pins on the device are time multiplexed with two separate 10-bit address fields that are strobed at the beginning of the memory cycle by two clocks (active negative) called the row address strobe (RAS) and the column address strobe (CAS). A total of twenty address bits will decode one of the 2,097,152 word locations in the device. The column address strobe follows the row address strobe by a specified minimum and maxium time called tRCD, which is the row to column strobe delay. This time interval is also referred to as the multiplex window which gives flexibility to a system designer to set up the external addresses into the RAM. These conditions have to be met for normal read or write cycles. This initial portion of the cycle accomplishes the normal addressing of the device. These are, however, two other variations in addressing the module, one is called the RAS only refresh cycle (described later) where a 9-bit row address field is presented on the input pins and latched by the RAS clock. The most significant bit on Row Address A9 is not required for refresh. The other variation, which is called page mode, allows the user to column access all words within a selected row. (See PAGE-MODE CYCLES section.)

READ CYCLE

A read cycle is referred to as a normal read cycle to differentiate it from a page mode read cycle, which is covered in a later section.

The memory read cycle begins with the row addresses valid and the RAS clock transitioning from VIH to the VII level. The CAS clock must also make a transition from VIH to the VIL level at the specified tRCD timing limits when the column addresses are latched. Both the RAS and CAS clocks trigger a sequence of events which are controlled by several delayed internal clocks. Also, these clocks are linked in such a manner that the access time of the device is independent of the address multiplex window. The only stipulation is that the CAS clock must be active before or at the t_{RCD} maximum specification for an access (data valid) from the RAS clock edge to be guaranteed (t_{RAC}). If the t_{RCD} maximum condition is not met, the access (tCAC) from the CAS clock active transition will determine read access time. The external CAS signal is ignored until an internal RAS signal is available. This gating feature on the CAS clock will allow the external CAS signal to become active as soon as the row address hold time (tRAH) specification has been met and defines the t_{RCD} minimum specification. The time difference between t_{RCD} minimum and t_{RCD} maximum can be used to absorb skew delays in switching the address bus from the row to column addresses and in generating the CAS clock.

Once the clocks have become active, they must stay active for the minimum (t_{RAS}) period for the RAS clock and the mini-

mum (t_{CAS}) period for the \overline{CAS} clock. The \overline{RAS} clock must stay inactive for the minimum (t_{RP}) time. The former is for the completion of the cycle in progress, and the latter is for the device internal circuitry to be precharged for the next active cycle.

Data out is not latched and is valid as long as the \overline{CAS} clock is active; the output will switch to the three-state mode when the \overline{CAS} clock goes inactive. To perform a read cycle, the write \overline{CAS} clock must be held at the V $_{IH}$ level from the time the \overline{CAS} clock makes its active transition (t_{RCS}) to the time when it transitions into the inactive (t_{RCH}) mode.

WRITE CYCLE

A write cycle is similar to a read cycle except that the write $\langle \overline{W} \rangle$ clock must go active (VI_L level) at or before the \overline{CAS} clock goes active at a minimum twCS time. If the above condition is met, then the cycle in progress is referred to as an early write cycle. In an early write cycle, the write clock and the data in are referenced to the active transition of the \overline{CAS} clock edge. There are two important parameters with respect to the write cycle: the column strobe to write lead time (tRWL). These define the minimum time that \overline{FAS} and \overline{CAS} clocks need to be active after the write operation has started (\overline{W} clock at V_{IL} level).

PAGE-MODE CYCLES

Page mode operation allows fast successive data operations at all 1024 column locations on a selected row. Page access (t_{CAC}) is typically half the regular \overline{RAS} clock access (t_{RAC}) on the Motorola 1M dynamic RAM. Page mode operation consists of holding the \overline{RAS} clock active while cycling the \overline{CAS} clock to access the column locations determined by the 10-bit column address field.

The page cycle is always initiated with a row address being provided and latched by the $\overline{\text{RAS}}$ clock, followed by the column address and $\overline{\text{CAS}}$ clock. From the timing illustrated, the initial cycle is a normal read or write cycle, that has been previously described, followed by the shorter $\overline{\text{CAS}}$ cycles (tpC). The $\overline{\text{CAS}}$ cycle time (tpC) consists of the $\overline{\text{CAS}}$ clock active time (tCAS), and $\overline{\text{CAS}}$ clock precharge time (tp) and two transitions. In practice, any combination of read and write cycles can be performed to suit a particular application.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Therefore, to retain the correct information, the module needs to be refreshed at least once every 16 milliseconds. This is accomplished by sequentially cycling through the 1024 row address locations every 16 milliseconds (i.e., at least one row every 15.6 microseconds). A normal read or write operation to the module will also refresh all the words associated with the particular row(s) decoded.

RAS-Only Refresh

In this refresh method, the system must perform a $\overline{\text{RAS}}$ -only cycle on 1024 row addresses every 16 milliseconds. The row addresses are latched in with the $\overline{\text{RAS}}$ clock, and the associated internal row locations are refreshed. As the heading implies, the $\overline{\text{CAS}}$ clock is not required and must be inactive or at a VIH level.

CAS Before RAS Refresh

This refresh cycle is initiated when RAS falls, after CAS has been low (by t_{CSR}). This activates the internal refresh counter which generates the row address to be refreshed. Externally applied addresses are ignored during the automatic refresh cycle. If the output buffer was off before the automatic refresh cycle, the output will stay in the high-impedance state. If the output was enabled by CAS in the previous cycle, the data out will be maintained during the automatic refresh cycle as long as CAS is held active (hidden refresh).

Hidden Refresh

The hidden refresh method allows refresh cycles to be performed while maintaining valid data at the output pin. Hidden refresh is performed by holding CAS at VII and taking RAS high and after a specified precharge period (tpp), executing a CAS before RAS refresh cycle. (See Figure 1.)

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of the device can be tested with a CAS before RAS refresh counter test. This refresh counter test is performed with read and write operations. During this test, the internal refresh counter generates the row address. while the external address input supplies the column address. The entire array is refreshed after 1024 test cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed only after a minimum of 8 CAS before RAS initialization cycles. The test procedure is as

- 1. Write "0"s into all memory cells (normal write mode).
- 2. Select a column address, and read "0" out of the cell by performing CAS before RAS refresh counter test, read cycle. Repeat this operation 1024 times.
- 3. Select a column address, and write "1" into the cell by performing CAS before RAS refresh counter test, write cycle. Repeat this operation 1024 times.
- 4. Read "1"s (normal read mode), which were written at step
- 5. Repeat steps 1 to 4 using complement data.




Figure 1. Hidden Refresh Cycle

ORDERING INFORMATION (Order by Full Part Number) MCM 32200 or 32L200 Motorola Memory Prefix-Speed (80 = 80 ns, 10 = 100 ns)Package (S = SIMM, SG = Gold Pad SIMM, SH = Low Height SIMM, SHG = Gold Pad Low Height SIMM) Part Number Full Part Numbers -MCM32200S80 MCM32200SG80 MCM32200SH80 MCM32200SHG80

MCM32200S10

MCM32200SG10

MCM32200SH10

MCM32200SHG10

MCM32L200S80 MCM32L200S10

MCM32L200SG80 MCM32L200SG10 MCM32L200SH80 MCM32L200SH10

MCM32L200SHG80 MCM32L200SHG10

NOTE: Contact your Motorola representative for further information on the Gold Pad SIMM packages.

MOTOROLA SEMICONDUCTOR TECHNICAL DATA

2M × 32 Bit Dynamic Random Access Memory Module

The MCM32230S is a 64M, dynamic random access memory (DRAM) module organized as 2,097,152 \times 32 bits. The module is a 72-lead double sided single-in-line memory module (SIMM) consisting of sixteen MCM54400AN DRAMs housed in standard 300-mil-wide SOJ packages mounted on a substrate along with a 0.22 μF (min) decoupling capacitor mounted under each DRAM. The MCM54400AN is a CMOS high speed, dynamic random access memory organized as 1,048,576 four-bit words and fabricated with CMOS silicon-gate process technology.

- · Three-State Data Output
- Early-Write Common I/O Capability
- Fast Page Mode Capability
- . TTL-Compatible Inputs and Outputs
- RAS Only Refresh
- CAS Before RAS Refresh
- Hidden Befresh
- 1024 Cycle Refresh: MCM32230S = 16 ms (Max) MCM32L230S = 128 ms (Max)
- Consists of Sixteen 1M × 4 DRAMs and Sixteen 0.22 μF (Min) Decoupling Capacitors
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (t_{RAC}): MCM32230S-70 = 70 ns (Max)

MCM32230S-80 = 80 ns (Max) MCM32230S-10 = 100 ns (Max)

• Low Active Power Dissipation: MCM32230S-70 = 4.49 W (Max)

MCM32230S-80 = 3.83 W (Max) MCM32230S-10 = 3.39 W (Max)


Low Standby Power Dissipation: TTL Levels = 176 mW (Max)

CMOS Levels = 88 mW (Max, MCM32230S) CMOS Levels = 18 mW (Max, MCM32L230S)

PIN OUT

Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	VSS	13	A1	25	DQ22	37	NC	49	DQ8	61	DQ13
2	DQ0	14	A2	26	DQ7	38	NC	50	DQ24	62	DQ30
3	DQ16	15	A3	27	DQ23	39	V _{SS}	51	DQ9	63	DQ14
4	DQ1	16	A4	28	A 7	40	CAS0	52	DQ25	64	DQ31
5	DQ17	17	A5	29	NC	41	CAS2	53	DQ10	65	DQ15
6	DQ2	18	A6	30	Vcc	42	CAS3	54	DQ26	66	NC
7	DQ18	19	NC	31	A8	43	CAS1	55	DQ11	67	PD1
8	DQ3	20	DQ4	32	A9	44	RAS0	56	DQ27	68	PD2
9	DQ19	21	DQ20	33	RAS3	45	RAS1	57	DQ12	69	PD3
10	VCC	22	DQ5	34	RAS2	46	NC	58	DQ28	70	PD4
11	NC	23	DQ21	35	NC	47	W	59	VCC	71	NC
12	A0	24	DQ6	36	NC	48	NC	60	DQ29	72	V _{SS}


MCM32230 MCM32L230



PIN NAMES								
A0-A9 Address Inputs DQ0-DQ31 Data Input/Output CAS0-CAS3 Column Address Strobe PDI-PD4 Presence Detect RAS0-RAS3 Row Address Strobe W Read/Write Input VCC Power (+ 5 V) VSS Ground								
NC No Connection								

All power supply and ground pins must be connected for proper operation of the device.

BLOCK DIAGRAM



PRESENCE DETECT PIN OUT									
Pin Name	70 ns	80 ns	100 ns						
PD1	NC	NC	NC						
PD2	NC	NC	NC NC						
PD3	v_{SS}	NC	Vss						
PD4	NC	VSS	V _{SS} V _{SS}						

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 1 to + 7	٧
Voltage Relative to V _{SS} (For Any Pin Except V _{CC})	V _{in} , V _{out}	- 1 to + 7	٧
Data Output Current per DQ Pin	lout	50	mA
Power Dissipation	PD	6.12	W
Operating Temperature Range	TA	0 to + 70	°C
Storage Temperature Range	T _{stg}	- 25 to + 125	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high impedence circuits.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V	1
	V _{SS}	0	0	0	1	
Logic High Voltage, All Inputs	V _{IH}	2.4	_	6.5	V	1
Logic Low Voltage, All Inputs	V _{IL}	- 1.0	_	0.8	V	1

RECOMMENDED OPERATING CONDITIONS

Characteris	Symbol	Min	Max	Unit	Notes	
V _{CC} Power Supply Current	MCM32230-70, t _{RC} = 130 ns MCM32230-80, t _{RC} = 150 ns MCM32230-10, t _{RC} = 180 ns	I _{CC1}	=	816 696 616	mA	2, 3
V _{CC} Power Supply Current (Standby) (RAS =	CAS = V _{IH})	ICC2	_	32	mA	
V _{CC} Power Supply Current During RAS only Refresh Cycles	MCM32230-70, t _{RC} = 130 ns MCM32230-80, t _{RC} = 150 ns MCM32230-10, t _{RC} = 180 ns	lcc3	_	816 696 616	mA	2, 3
V _{CC} Power Supply Current During Fast Page Mode Cycle	MCM32230-80, tp _C = 45 ns MCM32230-80, tp _C = 50 ns MCM32230-10, tp _C = 60 ns	I _{CC4}		576 496 456	mA	2, 3
V _{CC} Power Supply Current (Standby) (RAS =	= CAS = V _{CC} - 0.2 V) MCM32230 MCM32L230	ICC5	_	16 3.2	mA	
V _{CC} Power Supply Current During CAS Before RAS Refresh Cycle	MCM32230-70, t_{RC} = 130 ns MCM32230-80, t_{RC} = 150 ns MCM32230-10, t_{RC} = 180 ns	I _{CC6}	_	816 696 616	mA	2
$\frac{V_{CC}}{CAS}$ Power Supply Current Battery Backup M \overline{CAS} = \overline{CAS} before \overline{RAS} Cycling or 0.2V; \overline{W} , \overline{U}	ode (t _{RC = 125} µs; t _{RAS =} 1µs; IQ, A0–A9 = VCC–0.2V or 0.2V) MCM32L230 only	I _{CC7}	_	2.4	mA	2,4
Input Leakage Current ($V_{SS} \le V_{in} \le V_{CC}$)		llkg(I)	- 160	160	μА	
Output Leakage Current (CAS at Logic 1, VSS	l _{lkg(O)}	- 20	20	μА		
Output High Voltage (I _{OH} = - 5 mA)	VOH	2.4		٧		
Output Low Voltage (I _{OL} = 4.2 mA)		V _{OL}	_	0.4	V	

- 1. All voltages referenced to V_{SS}.

 2. Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.

 3. Column Address can be changed once or less while RAS = V_{IL} and CAS = V_{IH}.

 4. t_{RAS} (MAX) = 1µs is only applied to refresh of battery backup. t_{RAS} (MAX) = 10µs is applied to functional operating.

CAPACITANCE (f = 1.0 MHz, T_A = 25°C, V_{CC} = 5 V, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Min	Max	Unit	Notes
Input Capacitance (A0–A9)	C _{I1}	_	90	pF	1
Input Capacitance (W)	C _{l2}	_	122	pF	1
Input Capacitance (RAS0-RAS2)	C _{I3}	_	38	pF	1
Input Capacitance (CASO-CAS3)	C _{I4}	_	38	pF	1
I/O Capacitance (DQ0-DQ31)	CDQ	_	24	pF	1

NOTE: 1. Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: $C = 1 \Delta t / \Delta V$.

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

READ AND WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Symt	Symbol		30-70 30-70	32230-80 32L230-80		32230-10 32L230-10			
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	t _{RELREL}	tRC	130	_	150	_	180	_	ns	5
Fast Page Mode Cycle Time	tCELCEL.	tPC	45	_	50	_	60		ns	
Access Time from RAS	tRELQV	tRAC	_	70		80	_	100	ns	6, 7
Access Time from CAS	tCELQV	tCAC	_	20	_	20	_	25	ns	6, 8
Access Time from Column Address	†AVQV	†AA	_	35		40	_	50	ns	6, 9
Access Time from Precharge CAS	t _{CEHQV}	t _{CPA}	_	40	_	45	_	55	ns	6
CAS to Output in Low-Z	tCELQX	tCLZ	0	_	0	_	0		ns	6
Output Buffer and Turn-Off Delay	tCEHQZ	tOFF	0	20	0	20	0	20	ns	10
Transition Time (Rise and Fall)	tT	tT	3	50	3	50	3	50	ns	
RAS Precharge Time	†REHREL	tRP	50	I —	60		70		ns	
RAS Pulse Width	†RELREH	t _{RAS}	70	10 k	80	10 k	100	10 k	ns	
RAS Pulse Width (Fast Page Mode)	†RELREH	tRASP	70	200 k	80	200 k	100	200 k	ns	
RAS Hold Time	†CELREH	tRSH	20	_	20	_	25	T -	ns	
CAS Hold Time	†RELCEH	tcsH	70		80	_	100	_	ns	
CAS Precharge to RAS Hold Time	tCEHREH	^t RHCP	40	_	45	_	55	T -	ns	
CAS Pulse Width	†CELCEH	tCAS	20	10 k	20	10 k	25	10 k	ns	
RAS to CAS Delay Time	tRELCEL.	tRCD	20	50	20	60	25	75	ns	11
RAS to Column Address Delay Time	t _{RELAV}	^t RAD	15	35	15	40	20	50	ns	12
CAS to RAS Precharge Time	†CEHREL	tCRP	5	_	5		10	_	nș	
CAS Precharge Time	†CEHCEL	tCP	10	_	10	_	10	_	ns	

- 1. VIH min and VIL max are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 µs is required after power-up followed by 8 TAS cycles before proper device operation is guaranteed.
- The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- 4. AC measurements $t_T = 5.0 \text{ ns}$.
- The specification for t_{RC} (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
- Measured with a current load equivalent to 2 TTL (-200 μA, +4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- 7. Assumes that $t_{RCD} \le t_{RCD}$ (max).
- 8. Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- Assumes that t_{RAD} ≥ t_{RAD} (max).
- 10.topp (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively to t_{CAC}.
- 12. Operation within the t_{RAD} (max) limit ensures that t_{RAD} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max), then access time is controlled exclusively by t_{AA}.


READ AND WRITE CYCLES (Continued)


	Symt	ool		30-70 30-70	32230-80 32L230-80		32230-10 32L230-10			
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Row Address Setup Time	†AVREL	†ASR	0	_	0	_	0	_	ns	
Row Address Hold Time	†RELAX	^t RAH	10	_	10		15	_	ns	
Column Address Setup Time	tAVCEL	t _{ASC}	0		0	_	0	_	ns	
Column Address Hold Time	†CELAX	^t CAH	15	_	15	_	20	_	ns	
Column Address to RAS Lead Time	t _{AVREH}	^t RAL	35	_	40	_	50		ns	
Read Command Setup Time	tWHCEL	tRCS	0	-	0	_	0	_	ns	
Read Command Hold Time Referenced to CAS	^t CEHWX	^t RCH	0	_	0	_	0	_	ns	13
Read Command Hold Time Referenced to RAS	tREHWX	^t RRH	0	_	0	_	0	_	ns	13
Write Command Hold Time Referenced to CAS	[†] CELWH	tWCH	15	_	15		20	_	ns	
Write Command Pulse Width	tWLWH	twp	15		15	_	20	_	ns	
Write Command to RAS Lead Time	tWLREH	†RWL	20	_	20	_	25	_	ns	
Write Command to CAS Lead Time	†WLCEH	tCWL	20		20	_	25	_	ns	
Data in Setup Time	†DVCEL	tDS	0		0	_	0	_	ns	14
Data in Hold Time	^t CELDX	tDH	15		15		20	_	ns	14
Refresh Period MCM32230 MCM32L230	^t RVRV	^t RFSH		16 128	=	16 128	_	16 128	ms	
Write Command Setup Time	tWLCEL	twcs	0	_	0	_	0	_	ns	15
CAS Setup Time for CAS Before RAS Refresh	†RELCEL	^t CSR	5	_	5	_	5	_	ns	
CAS Hold Time for CAS Before RAS Refresh	^t RELCEH	^t CHR	15		15	_	20	_	ns	
RAS Precharge to CAS Active Time	†REHCEL	tRPC	0		0	_	0	_	ns	
CAS Precharge Time for CAS Before RAS Counter Time	†CEHCEL	^t CPT	40	_	40		50	_	ns	
Write to RAS Precharge Time (CAS Before RAS Refresh)	tWHREL	tWRP	10		10		10	_	ns	
Write to RAS Hold Time (CAS Before RAS Refresh)	^t RELWL	twrh	10	_	10	_	10		ns	


^{13.} Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.

14. These parameters are referenced to CAS leading edge in random write cycles.


15. t_{WCS} is not a restrictive operating parameter. It is included in the data sheet as an electrical characteristic only; if t_{WCS}≥t_{WCS} (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If this condition is not satisifed, the condition of the data out (at access time) is indeterminate.









FAST PAGE MODE EARLY WRITE CYCLE




RAS ONLY REFRESH CYCLE (W is Don't Care)




CAS BEFORE RAS REFRESH CYCLE (A0-A9 is Don't Care)




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (EARLY WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the module. During an extended inactive state (greater than 16 milliseconds with the device powered up), a wake up sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The ten address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (RAS) and column address strobe (CAS), into two separate 10-bit address fields. A total of twenty address bits, ten rows and ten columns, will decode one of the 1,048,576 word locations in the device. RAS active transition is followed by CAS active transition (active = V_{IL} , t_RCD minimum) for all read or write cycles. The delay between RAS and CAS active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external \overline{CAS} signal is ignored until an internal \overline{RAS} signal is available. This "gate" feature on the external \overline{CAS} clock enables the internal \overline{CAS} line as soon as the row address hold time (t_{RAH}) specification is met (and defines t_{RCD} minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the \overline{CAS} clock.

There are three other variations in addressing the module: RAS only refresh cycle, CAS before RAS refresh cycle, and page mode. All three are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with either a "normal" random read cycle or a page mode read cycle. The normal read cycle is outlined here, while the page mode cycle is discussed in a separate section.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with \overline{RAS} and \overline{CAS} active transitions latching the desired bit location. The write (\overline{W}) input level must be high (V_{IH}) , t_{RCS} (minimum) before the \overline{CAS} active transition, to enable read mode.

Both the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. $\overline{\text{CAS}}$ controls read access time: $\overline{\text{CAS}}$ must be active before or at t_{RCD} maximum to guarantee valid data out (DQ) at t_{RAC} (access time from $\overline{\text{RAS}}$ active transition). If the t_{RCD} maximum is exceeded, read access time is determined by the $\overline{\text{CAS}}$ clock active transition (t_{CAC}).

The RAS and CAS clocks must remain active for a minimum time of tras and tras respectively, to complete the read cycle. W must remain high throughout the cycle, and for time transition or trace and the transition of trace and the data at that bit location. Once RAS transitions to inactive, it must remain inactive for a minimum time of trace to precharge the internal device circuitry for the next active cycle. DQ is valid, but not latched, as long as the CAS clock is active. When the CAS clock transitions to inactive, the output

will switch to High Z (three-state) $t_{\mbox{OFF}}$ after the inactive transition.

WRITE CYCLE

The user can write to the DRAM with either an early write or a page mode early write cycle. Early write mode is discussed here, while page mode write operations are covered in a separate section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of \overline{W} to active (V_{IL}). Early write mode is distinguished by the active transition of \overline{W} , with respect to \overline{CAS} . Minimum active time t_{RAS} and t_{CAS} , and precharge time t_{RP} apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time t_{WCS} before \overline{CAS} active transition. Data in (DQ) is referenced to \overline{CAS} in an early write cycle. \overline{RAS} and \overline{CAS} clocks must stay active for t_{RWL} and t_{CWL} , respectively, after the start of the early write operation to complete the cycle.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 1024 column locations on a selected row of the module. Read access time in page mode (t_{CAC}) is typically half the regular \overline{RAS} clock access time, t_{RAC} . Page mode operation consists of keeping \overline{RAS} active while toggling \overline{CAS} between V_{IH} and V_{IL} . The row is latched by \overline{RAS} active transition, while each \overline{CAS} active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read or write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, \overline{CAS} transitions to inactive for minimum t_{CP} , while \overline{RAS} remains low (V_{IL}). The second \overline{CAS} active transition while \overline{RAS} is low initiates the first page mode cycle (tpc). Either a read or write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by tqASP. Page mode operation is ended when \overline{RAS} transitions to inactive, coincident with or following \overline{CAS} inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the MCM32230 require refresh every 16 milliseconds, while refresh time for the MCM32L230 is 128 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM32230, and 124.8 microseconds for the MCM32L230. Burst refresh of all 1024 rows consecutively, must be performed every 16 milliseconds on the MCM32L230.

A normal read or write operation to the RAM will refresh all the bits associated with the particular row decodes. Three other methods of refresh, RAS-only refresh, CAS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

 $\overline{\text{RAS}}$ -only refresh consists of $\overline{\text{RAS}}$ transition to active, latching the row address to be refreshed, while $\overline{\text{CAS}}$ remains high (V_{IH}) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CAS Before RAS Refresh

 $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh is enabled by bringing $\overline{\text{CAS}}$ active before $\overline{\text{RAS}}$. This clock order actives an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh). \overline{W} must be inactive for time t_{WRP} before and time t_{WRH} after $\overline{\text{RAS}}$ active transition to prevent switching the device into a **test mode cycle**.

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding $\overline{\text{CAS}}$ active at the end of a read or write cycle, while $\overline{\text{RAS}}$ cycles inactive for $\overline{\text{RP}}$ and back to active, starts the hidden refresh. This is essentially the execution of a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh from a cycle in progress (see Figure 1). $\overline{\text{W}}$ is subject to the same conditions with respect to $\overline{\text{RAS}}$ active transition (to prevent test mode cycle) as in $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh.

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of the device can be tested with a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh counter test. This refresh counter test is performed with read and write operations. During this test, the internal refresh counter generates the row address, while the external address input supplies the column address. The entire array is refreshed after 1024 test cycles, as indicated by the check data written in each row. See $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh counter test cycle timing diagram.

The test can be performed only after a minimum of 8 CAS before RAS initialization cycles. The test procedure is as follows:

- 1. Write "0"s into all memory cells (normal write mode).
- Select a column address, and read "0" out of the cell by performing CAS before RAS refresh counter test, read cycle. Repeat this operation 1024 times.
- Select a column address, and write "1" into the cell by performing CAS before RAS refresh counter test, write cycle. Repeat this operation 1024 times.
- Read "1"s (normal read mode), which were written at step 3.
- 5. Repeat steps 1 to 4 using complement data.





Figure 1. Hidden Refresh Cycle

ORDERING INFORMATION (Order by Full Part Number)



256K × 32 Bit Dynamic Random Access Memory Module

The MCM32256S is a 8M, dynamic random access memory (DRAM) module organized as 262,144 \times 32 bits. The module is a 72-lead single-in-line memory module (SIMM) consisting of eight MCM514256A DRAMs housed in 20/26 J-lead small outline packages (SOJ) mounted on a substrate along with a 0.22 μF (min) decoupling capacitor mounted under each DRAM. The MCM514256A is a 1.0 μ CMOS high speed, dynamic random access memory organized as 262,144 four-bit words and fabricated with CMOS silicon-gate process technology.

- · Three-State Data Output
- Early-Write Common I/O Capability
- Fast Page Mode Capability
- · TTL-Compatible Inputs and Outputs
- RAS Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 512 Cycle Refresh:

MCM32256 = 8 ms (Max) MCM32L256 = 64 ms (Max)

- Consists of Eight 256K × 4 DRAMs and Eight 0.22 μF (Min) Decoupling Capacitors
- · Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (t_{RAC}): MCM32256S-70 = 70 ns (Max)

MCM32256S-70 = 70 ns (Max)MCM32256S-80 = 80 ns (Max)

MCM32256S-10 = 100 ns (Max)

· Low Active Power Dissipation:

MCM32256S-70 = 3.6 W (Max) MCM32256S-80 = 3.1 W (Max)

MCM32256S-10 = 2.7 W (Max)

 Low Standby Power Dissipation: TTL Levels = 88 mW (Max)


CMOS Levels = MCM32256S 44 mW (Max)

MCM32L256S = 8.8 mW (Max)

PIN OUT

Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	V _{SS}	13	A1	25	DQ22	37	NC	49	DQ8	61	DQ13
2	DQ0	14	A2	26	DQ7	38	NC	50	DQ24	62	DQ30
3	DQ16	15	A3	27	DQ23	39	VSS	51	DQ9	63	DQ14
4	DQ1	16	A4	28	A7	40	CAS0	52	DQ25	64	DQ31
5	DQ17	17	A5	29	NC	41	CAS2	53	DQ10	65	DQ15
6	DQ2	18	A6	30	V _{CC}	42	CAS3	54	DQ26	66	NC
7	DQ18	19	NC	31	A8	43	CAS1	55	DQ11	67	PD1
8	DQ3	20	DQ4	32	NC	44	RAS0	56	DQ27	68	PD2
9	DQ19	21	DQ20	33	NC	45	NC	57	DQ12	69	PD3
10	VCC	22	DQ5	34	RAS2	46	NC	58	DQ28	70	PD4
11	NC	23	DQ21	35	NC	47	W	59	V _{CC}	71	NC
12	A0	24	DQ6	36	NC	48	NC	60	DQ29	72	VSS


MCM32256 MCM32L256



PIN NAMES								
A0-A8 Address Inputs								
DQ0-DQ31 Data Input/Output CAS0-CAS3 Column Address Strobe								
PD1-PD4 Presence Detect								
RASO, RAS2 Row Address Strobe W Read/Write Input								
V _{CC} Power (+ 5 V)								
VSS Ground NC No Connection								

All power supply and ground pins must be connected for proper operation of the device.

BLOCK DIAGRAM



PRESENCE DETECT PIN OUT										
Pin Name	70 ns	80 ns	100 ns							
PD1	V _{SS} NC	V _{SS} NC	V _{SS} NC							
PD2	NC	NC	NC							
PD3	Vss	NC NC	V _{SS} V _{SS}							
PD4	NC	Vss	VSS							

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 1 to + 7	V
Voltage Relative to V _{SS} (For Any Pin Except V _{CC})	V _{in} , V _{out}	- 1 to + 7	٧
Data Output Current per DQ Pin	lout	50	mA
Power Dissipation	PD	4.8	W
Operating Temperature Range	TA	0 to + 70	°C
Storage Temperature Range	T _{stq}	- 25 to + 125	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high impedence circuits.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧	1
	V _{SS}	0	0	0		
Logic High Voltage, All Inputs	V _{IH}	2.4	_	6.5	٧	1
Logic Low Voltage, All Inputs	V _{IL}	- 1.0		0.8	V	1

RECOMMENDED OPERATING CONDITIONS

Characteristic		Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current	MCM32256-70, t _{RC} = 130 ns MCM32256-80, t _{RC} = 150 ns MCM32256-10, t _{RC} = 180 ns	loc1	_	640 560 480	mA	2
V _{CC} Power Supply Current (Standby) (RAS = CAS = V _{IH})		I _{CC2}	_	16	mA	
V _{CC} Power Supply Current During RAS only Refresh Cycles	MCM32256-70, t _{RC} = 130 ns MCM32256-80, t _{RC} = 150 ns MCM32256-10, t _{RC} = 180 ns	lcc3	=	640 560 480	mA	2
V _{CC} Power Supply Current During Fast Page Mode Cycle	MCM32256-70, tp _C = 40 ns MCM32256-80, tp _C = 45 ns MCM32256-10, tp _C = 55 ns	ICC4	=	480 400 320	mA	2, 3
V _{CC} Power Supply Current (Standby) (\$\overline{RAS}\$ = \$\overline{CAS}\$ = V _{CC} - 0.2 V) MCM32L256 MCM32L256		I _{CC5}	=	8 1.6	mA	
V _{CC} Power Supply Current During CAS Before RAS Refresh Cycle	MCM32256-70, t _{RC} = 130 ns MCM32256-80, t _{RC} = 150 ns MCM32256-10, t _{RC} = 180 ns	lcc6	=	640 560 480	mA	2
$\begin{array}{c} V_{CC} \ Power \ Supply \ Current \ Battery \ Backup \ Mode \ (t_{RC} = 125 \mu s; \overline{CAS} = \overline{CAS} \\ before \ \overline{RAS} \ Cycling \ or \ 0.2V; \ \overline{W}, \ DQ, \ A0-A8 = VCC-0.2V \ or \ 0.2V) \ t_{RAS} = 1 \mu s \\ MCM32L256 \ only \end{array}$		ICC7	_	2.4	mA	
Input Leakage Current (V _{SS} ≤ V _{in} ≤ V _{CC})		likg(l)	- 80	+ 80	μА	
Output Leakage Current (CAS at Logic 1, V _{SS} ≤ V _{out} ≤ V _{CC})		lkg(O)	- 10	+ 10	μΑ	
Output High Voltage (I _{OH} = -5 mA)		VOH	2.4	_	٧	
Output Low Voltage (I _{OL} = 4.2 mA)		V _{OL}		0.4	٧	

- All voltages referenced to V_{SS}.
 Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
 Measured with one address transition per page mode cycle.

CAPACITANCE (f = 1.0 MHz, T_A = 25°C, V_{CC} = 5 V, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Min	Max	Unit	Notes
Input Capacitance (A0–A8)	CI1	_	50	pF	-1
Input Capacitance (W)	C _{l2}	_	66	pF	1
Input Capacitance (RASO, RAS2)	C _{I3}	_	38	pF	1
Input Capacitance (CASO-CAS3)	C _{I4}	. —	24	pF	1
I/O Capacitance (DQ0-DQ31)	C _{DQ}	_	17	pF	1

NOTE:

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

READ AND WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Sym	nbol	мсма	32256-70	мсма	32256-80	мсма	32256-10		
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	^t RELREL	tRC	130	_	150	_	180	_	ns	5
Page Mode Cycle Time	^t CELCEL	tPC	40	_	45	_	55	_	ns	
Access Time from RAS	^t RELQV	^t RAC	_	70	_	80	_	100	ns	6, 7
Access Time from CAS	^t CELQV	tCAC	_	20		20	_	25	ns	6, 8
Access Time from Column Address	tAVQV	t _{AA}	_	35		40	_	50	ns	6, 9
Access Time from Precharge CAS	^t CEHQV	^t CPA	_	35	_	40	_	50	ns	6
CAS to Output in Low-Z	^t CELQX	^t CLZ	0	-	0	-	0	_	ns	6
Output Buffer and Turn-Off Delay	^t CEHQZ	^t OFF	0	20	0	20	0	20	ns	10
Transition Time (Rise and Fall)	tŢ	tŢ	3	50	3	50	3	50	ns	
RAS Precharge Time	†REHREL	tRP	50	_	60	_	70	_	ns	
RAS Pulse Width	†RELREH	†RAS	70	10,000	80	10,000	100	10,000	ns	
RAS Pulse Width (Fast Page Mode)	†RELREH	^t RASP	70	100,000	80	100,000	100	100,000	ns	
RAS Hold Time	†CELREH	tRSH	20	_	20		25	_	ns	
CAS Hold Time	^t RELCEH	tcsh	70	_	80	_	100	_	ns	
CAS Pulse Width	†CELCEH	t _{CAS}	20	10,000	20	10,000	25	10,000	ns	
RAS to CAS Delay Time	^t RELCEL	tRCD	20	50	20	60	25	75	ns	11
RAS to Column Address Delay Time	t _{RELAV}	^t RAD	15	35	15	40	20	50	ns	12

(continued)

- 1. V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IH} and V_{IH}) in a monotonic manner.
- AC measurements t_T = 5.0 ns.
- The specification for t_{RC} (min) is used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
- Measured with a current load equivalent to 2 TTL (-200 μA, +4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- Assumes that t_{RCD} ≤ t_{RCD} (max).
- 8. Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- Assumes that t_{RAD} ≥ t_{RAD} (max).
- 10.tOFF (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively to t_{CAC}.
- 12. Operation within the IqAD (max) limit ensures that tqAC (max) can be met. tqAD (max) is specified as a reference point only; if tqAD is greater than the specified tqAD (max), then access time is controlled exclusively by tqA.

^{1.} Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: $C = 1 \Delta t / \Delta V$.


READ AND WRITE CYCLES (Continued)

	Syn	nbol	MCM	32256-70	MCM	32256-80	мсм	32256-10		
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
CAS to RAS Precharge Time	^t CEHREL	^t CRP	5	_	5	_	10	_	ns	
CAS Precharge Time (Page Mode Cyle Only)	^t CEHCEL	[†] CP	10	_	10	_	10	_	ns	
Row Address Setup Time	tAVREL	†ASR	0	_	0		0	_	ns	
Row Address Hold Time	†RELAX	^t RAH	10	_	10	_	15	_	ns	
Column Address Setup Time	†AVCEL	†ASC	0	_	0	_	0	_	ns	
Column Address Hold Time	†CELAX	^t CAH	15	_	15	_	20	_	ns	
Column Address Hold Time Referenced to RAS	^t RELAX	t _{AR}	55	_	60	_	75	_	ns	
Column Address to RAS Lead Time	t _{AVREH}	†RAL	35	_	40	_	50	_	ns	
Read Command Setup Time	tWHCEL	tRCS	0	_	0	_	0	_	ns	
Read Command Hold Time Referenced to CAS	tCEHWX	^t RCH	0	_	0	_	0	_	ns	13
Read Command Hold Time Referenced to RAS	^t REHWX	^t RRH	0	_	0	_	0		ns	13
Write Command Hold Time Referenced to CAS	tCELWH	twcH	15	_	15	_	20		ns	
Write Command Hold Time Referenced to RAS	†RELWH	twcr	55	_	60	_	75	_	ns	
Write Command Pulse Width	twLwH	twp	15	_	15	_	20	_	ns	
Write Command to RAS Lead Time	tWLREH	tRWL	20	_	20		25	_	ns	
Write Command to CAS Lead Time	tWLCEH	tcwL	20	_	20	_	25	_	ns	
Data in Setup Time	†DVCEL	tDS	0	_	0	_	0	_	ns	14
Data in Hold Time	†CELDX	t _{DH}	15	_	15	_	20		ns	14
Data in Hold Time Referenced to RAS	†RELDX	^t DHR	55	_	60		75	_	ns	
Refresh Period MCM32256 MCM32L256	^t RVRV	^t RFSH	=	8 64	_	8 64	=	8 64	ms	
Write Command Setup Time	tWLCEL	twcs	0	_	0	_	0	_	ns	15
CAS Setup Time for CAS Before RAS Refresh	[†] RELCEL	^t CSR	10	_	10	_	10	_	ns	
CAS Hold Time for CAS Before RAS Refresh	^t RELCEH	^t CHR	30	_	30	_	30		ns	
CAS Precharge to CAS Active Time	†REHCEL	^t RPC	0		0		0	_	ns	
CAS Precharge Time for CAS Before RAS Counter Test	[†] CEHCEL	^t CPT	40	_	40	_	50		ns	
CAS Precharge Time	^t CEHCEL	^t CPN	10		10		15	_	ns	


Either tare or tare must be satisfied for a read cycle.
 These parameters are referenced to CAS leading edge in random write cycles.

^{15.}twcs is not a restrictive operating parameter. It is included in the data sheet as an electrical characteristic only; if twcs ≥ twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If this condition is not satisifed, the condition of the data out (at access time) is indeterminate.


READ CYCLE




EARLY WRITE CYCLE




FAST PAGE MODE READ CYCLE




FAST PAGE MODE WRITE CYCLE (EARLY WRITE)




RAS ONLY REFRESH CYCLE (W and A8 are Don't Care)




CAS BEFORE RAS REFRESH CYCLE (W and A0 to A8 are Don't Care)




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substate generator pump to establish the correct bias voltage. This is to be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize the various dynamic nodes internal to the module. During an extended inactive state of the module (greater than 4 milliseconds with device powered up), the wake up sequence (8 active cycles) will be necessary to assure proper device operation.

ADDRESSING THE RAM

The nine address bus pins on the device are time multiplexed with two separate 9-bit address fields that are strobed at the beginning of the memory cycle by two clocks (active negative) called the row address strobe (RAS) and the column address strobe (CAS). A total of eighteen address bits will decode one of the 262.144 word locations in the device. The column address strobe follows the row address strobe by a specified minimum and maxium time called tRCD, which is the row to column strobe delay. This time interval is also referred to as the multiplex window which gives flexibility to a system designer to set up the external addresses into the RAM. These conditions have to be met for normal read or write cycles. This initial portion of the cycle accomplishes the normal addressing of the device. These are, however, other variations in addressing the module: the refresh modes (RAS only refresh, CAS before RAS refresh, hidden refresh), and another mode called page mode which allows the user to column access all words within a selected row. The refresh mode and page mode operations are described in more detail in later sections.

READ CYCLE

A read cycle is referred to as a normal read cycle to differentiate it from a page mode read cycle, which is covered in a later section.

The memory read cycle begins with the row addresses valid and the \overline{RAS} clock transitioning from V_{IH} to the V_{IL} level. The CAS clock must also make a transition from VIH to the VII level at the specified t_{RCD} timing limits when the column addresses are latched. Both the RAS and CAS clocks trigger a sequence of events which are controlled by several delayed internal clocks. Also, these clocks are linked in such a manner that the access time of the device is independent of the address multiplex window. The only stipulation is that the CAS clock must be active before or at the tRCD maximum specification for an access (data valid) from the RAS clock edge to be guaranteed (t_{RAC}). If the t_{RCD} maximum condition is not met, the access (t_{CAC}) from the CAS clock active transition will determine read access time. The external CAS signal is ignored until an internal RAS signal is available. This gating feature on the CAS clock will allow the external CAS signal to become active as soon as the row address hold time (tRAH) specification has been met and defines the tRCD minimum specification. The time difference between tRCD minimum and tRCD maximum can be used to absorb skew delays in switching the address bus from the row to column addresses and in generating the CAS clock

Once the clocks have become active, they must stay active for the minimum (t_{RAS}) period for the \overline{RAS} clock and the minimum (t_{CAS}) period for the \overline{CAS} clock. The \overline{RAS} clock must

stay inactive for the minimum (t_{RP}) time. The former is for the completion of the cycle in progress, and the latter is for the device internal circuitry to be precharged for the next active cycle.

Data out is not latched and is valid as long as the \overline{CAS} clock is active; the output will switch to the three-state mode when the \overline{CAS} clock goes inactive. To perform a read cycle, the write $\overline{(W)}$ input must be held at the V $_{IH}$ level from the time the \overline{CAS} clock makes its active transition (t_{RCS}) to the time when it transitions into the inactive (t_{RCB}) mode.

WRITE CYCLE

A write cycle is similar to a read cycle except that the write $\langle \overline{W} \rangle$ clock must go active (V_{IL} level) at or before the \overline{CAS} clock goes active at a minimum twCS time. If the above condition is met, then the cycle in progress is referred to as an early write cycle. In an early write cycle, the write clock and the data in are referenced to the active transition of the \overline{CAS} clock edge. There are two important parameters with respect to the write cycle: the column strobe to write lead time ($t_{CWL}\rangle$ and the row strobe to write lead time ($t_{RWL}\rangle$). These define the minimum time that \overline{RAS} and \overline{CAS} clocks need to be active after the write operation has started (\overline{W} clock at V_{II} level).

PAGE-MODE CYCLES

Page mode operation allows fast successive data operations at all 512 column locations on a selected row. Page access (t_{CAC}) is typically half the regular \overline{RAS} clock access (t_{RAC}) on the Motorola 1M dynamic RAM. Page mode operation consists of holding the \overline{RAS} clock active while cycling the \overline{CAS} clock to access the column locations determined by the 10-bit column address field.

The page cycle is always initiated with a row address being provided and latched by the $\overline{\text{RAS}}$ clock, followed by the column address and $\overline{\text{CAS}}$ clock. From the timing illustrated, the initial cycle is a normal read or write cycle, that has been previously described, followed by the shorter $\overline{\text{CAS}}$ cycles (tp_C). The $\overline{\text{CAS}}$ cycle time (tp_C) consists of the $\overline{\text{CAS}}$ clock active time (t_{CAS}), and $\overline{\text{CAS}}$ clock precharge time (t_{CP}) and two transitions. In practice, any combination of read and write cycles can be performed to suit a particular application.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Therefore, to retain the correct information, the module needs to be refreshed at least once every 8 milliseconds. This is accomplished by sequentially cycling through the 512 row address locations every 8 milliseconds (i.e., at least one row every 15.6 microseconds). A normal read or write operation to the module will also refresh all the words associated with the particular row(s) decoded.

RAS-Only Refresh

In this refresh method, the system must perform a $\overline{\text{RAS}}$ -only cycle on 512 row addresses every 8 milliseconds. The row addresses are latched in with the $\overline{\text{RAS}}$ clock, and the associated internal row locations are refreshed. As the heading implies, the $\overline{\text{CAS}}$ clock is not required and must be inactive or at a VIH level.

CAS Before RAS Refresh

This refresh cycle is initiated when \overline{RAS} falls, after \overline{CAS} has been low (by t_{CSR}). This activates the internal refresh counter which generates the row address to be refreshed. Externally applied addresses are ignored during the automatic refresh cycle. If the output buffer was off before the automatic refresh cycle, the output will stay in the high impedance state. If the output was enabled by \overline{CAS} in the previous cycle, the data out will be maintained during the automatic refresh cycle as long as \overline{CAS} is held active (hidden refresh).

Hidden Refresh

The hidden refresh method allows refresh cycles to be performed while maintaining valid data at the output pin. Hidden refresh is performed by holding \overline{CAS} at VI_L and taking \overline{RAS} high and after a specified precharge period (tpp), executing a \overline{CAS} before \overline{RAS} refresh cycle. (See Figure 1.)

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of the device can be tested with a **CAS** before **RAS** refresh counter test. This refresh counter

test is performed with read and write operations. During this test, the internal refresh counter generates the row address, while the external address input supplies the column address. The entire array is refreshed after 512 test cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed only after a minimum of 8 CAS before RAS initialization cycles. The test procedure is as follows:

- 1. Write "0"s into all memory cells (normal write mode).
- Select a column address, and read "0" out of the cell by performing CAS before RAS refresh counter test, read cycle. Repeat this operation 512 times.
- Select a column address, and write "1" into the cell by performing CAS before RAS refresh counter test, write cycle. Repeat this operation 512 times.
- Read "1"s (normal read mode), which were written at step 3.
- 5. Repeat steps 1 to 4 using complement data.




Figure 1. Hidden Refresh Cycle

ORDERING INFORMATION (Order by Full Part Number) MCM 32256 or 32L256 Motorola Memory Prefix-Speed (70 = 70 ns, 80 = 80 ns, 10 = 100 ns)Part Number Package (S = SIMM, SG = Gold Pad SIMM) MCM32256S70 Full Part Numbers -MCM32256SG70 MCM32256S80 MCM32256SG80 MCM32256S10 MCM32256SG10 MCM32L256S70 MCM32L256SG70 MCM32L256S80 MCM32L256SG80 MCM32L256S10 MCM32L256SG10

$512K \times 32$ Bit Dynamic Random Access Memory Module

The MCM32512S is an 16M, dynamic random access memory (DRAM) module organized as 524,288 \times 32 bits. The module is a 72-lead double-sided single-in-line memory module (SIMM) consisting of sixteen MCM514256A DRAMs housed in 20/26 J-lead small outline packages (SOJ) mounted on a substrate along with a 0.22 μF (min) decoupling capacitor mounted under each DRAM. The MCM514256A is a 1.0 μ CMOS high speed, dynamic random access memory organized as 262,144 four-bit words and fabricated with CMOS silicon-gate process technology.

- Three-State Data Output
- · Early-Write Common I/O Capability
- Fast Page Mode Capability
- . TTL-Compatible Inputs and Outputs
- RAS Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 512 Cycle Refresh:
 MCM32512 = 8 ms (Max)
 MCM32L512 = 64 ms (Max)
- Consists of Sixteen 256K × 4 DRAMs and Sixteen 0.22 μF (Min) Decoupling Capacitors
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (t_{RAC}):

MCM32512S-70 = 70 ns (Max) MCM32512S-80 = 80 ns (Max) MCM32512S-10 = 100 ns (Max)

· Low Active Power Dissipation:

MCM32512S-70 = 3.608 W (Max) MCM32512S-80 = 3.168 W (Max) MCM32512S-10 = 2.728 W (Max)


 Low Standby Power Dissipation: TTL Levels = 176 mW (Max) CMOS Levels = 88 mW (Max)

18 mW (Max, MCM32L512)

PIN OUT

Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	VSS	13	A1	25	DQ22	37	NC	49	DQ8	61	DQ13
2	DQ0	14	A2	26	DQ7	38	NC	50	DQ24	62	DQ30
3	DQ16	15	A3	27	DQ23	39	VSS	51	DQ9	63	DQ14
4	DQ1	16	A4	28	A7	40	CAS0	52	DQ25	64	DQ31
5	DQ17	17	A5	29	NC	41	CAS2	53	DQ10	65	DQ15
6	DQ2	18	A6	30	VCC	42	CAS3	54	DQ26	66	NC
7	DQ18	19	NC	31	A8	43	CAS1	55	DQ11	67	PD1
8	DQ3	20	DQ4	32	NC	44	RAS0	56	DQ27	68	PD2
9	DQ19	21	DQ20	33	RAS3	45	RAS1	57	DQ12	69	PD3
10	VCC	22	DQ5	34	RAS2	46	NC	58	DQ28	70	PD4
11	NC	23	DQ21	35	NC	47	W	59	VCC	71	NC
12	A0	24	DQ6	36	NC	48	NC	60	DQ29	72	VSS


MCM32512 MCM32L512



PIN NAI	MES
A0-A8	Data Input/Output Imn Address Strobe Presence Detect Now Address Strobe Read/Write Input Power (+ 5 V)

All power supply and ground pins must be connected for proper operation of the device.

BLOCK DIAGRAM



	PRESENCE DE	TECT PIN OUT	
Pin Name	70 ns	80 ns	100 ns
PD1	NC	NC -	NC
PD2 ·	VSS	V _{SS} NC	VSS
PD3	V _{SS} V _{SS}	NC	VSS
PD4	NC	V _{SS}	V _{SS} V _{SS} V _{SS}

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 1 to + 7	V
Voltage Relative to V _{SS} (For Any Pin Except V _{CC})	V _{in} , V _{out}	- 1 to + 7	V
Data Output Current per DQ Pin	lout	50	mA
Power Dissipation	PD	4.92	w
Operating Temperature Range	TA	0 to + 70	°C
Storage Temperature Range	T _{stg}	- 25 to + 125	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high impedence circuits.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V	1
	V _{SS}	0	0	0	1	
Logic High Voltage, All Inputs	V _{IH}	2.4	_	6.5	٧	1
Logic Low Voltage, All Inputs	V _{IL}	- 1.0		0.8	V	1

RECOMMENDED OPERATING CONDITIONS

Characteris	tic	Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current	MCM32512-70, t_{RC} = 130 ns MCM32512-80, t_{RC} = 150 ns MCM32512-10, t_{RC} = 180 ns	I _{CC1}	_ _	656 576 496	mA	2
V _{CC} Power Supply Current (Standby) (RAS =	CAS = V _{IH})	I _{CC2}		32	mA	
V _{CC} Power Supply Current During RAS only Refresh Cycles	MCM32512-70, t_{RC} = 130 ns MCM32512-80, t_{RC} = 150 ns MCM32512-10, t_{RC} = 180 ns	lcc3	_ _ _	656 576 496	mA	2
V _{CC} Power Supply Current During Fast Page Mode Cycle	MCM32512-70, tp _C = 40 ns MCM32512-80, tp _C = 45 ns MCM32512-10, tp _C = 55 ns	I _{CC4}	_ _ _	496 416 336	mA	2, 3
V _{CC} Power Supply Current (Standby) (RAS =	ICC5	_	16 3.2	mA		
V _{CC} Power Supply Current During CAS Before RAS Refresh Cycle	MCM32512-70, t_{RC} = 130 ns MCM32512-80, t_{RC} = 150 ns MCM32512-10, t_{RC} = 180 ns	I _{CC6}	_ _	656 576 496	mA	2
V _{CC} Power Supply Current Battery Backup M before RAS Cycling or 0.2V; W, DQ, A0–A8 =	ode (t _{RC = 125} μs; CAS = CAS VCC-0.2V or 0.2V) t _{RAS} = 1μs MCM32L512 only	ICC7	_	4.8	mA	
Input Leakage Current (V _{SS} ≤ V _{in} ≤ V _{CC})		l _{lkg(l)}	160	160	μА	
Output Leakage Current (CAS at Logic 1, VSS	$S \le V_{out} \le V_{CC}$	llkg(O)	- 20	20	μА	
Output High Voltage (I _{OH} = - 5 mA)		VOH	2.4		٧	
Output Low Voltage (I _{OL} = 4.2 mA)		V _{OL}	_	0.4	٧	

- All voltages referenced to V_{SS}.
 Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
- 3. Measured with one address transition per page mode cycle..

CAPACITANCE (f = 1.0 MHz, T_A = 25°C, V_{CC} = 5 V, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Min	Max	Unit	Notes
Input Capacitance (A0–A8)	C _{I1}	_	90	pF	1
Input Capacitance (W)	C _{l2}	_	122	pF	1
Input Capacitance (RAS0-RAS3)	C _{I3}	_	38	pF	1
Input Capacitance (CASO-CAS3)	C _{I4}	_	38	pF	1
I/O Capacitance (DQ0-DQ31)	CDQ	_	24	pF	1

NOTE:

1. Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: $C = 1 \Delta t / \Delta V$.

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

READ AND WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Sym	ıbol	мсм	32512-70	мсма	32512-80	мсм	32512-10		
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	^t RELREL	tRC	130	_	150	_	180	_	ns	5
Page Mode Cycle Time	[†] CELCEL	t _{PC}	40		45	_	55	_	ns	
Access Time from RAS	^t RELQV	^t RAC	_	70	_	80	_	100	ns	6, 7
Access Time from CAS	[†] CELQV	^t CAC	_	20	_	20	_	25	ns	6, 8
Access Time from Column Address	†AVQV	^t AA	_	35	_	40	_	50	ns	6, 9
Access Time from Precharge CAS	t _{CEHQV}	^t CPA		35	_	40	_	50	ns	6
CAS to Output in Low-Z	†CELQX	†CLZ	0	-	0	_	0	_	ns	6
Output Buffer and Turn-Off Delay	†CEHQZ	tOFF	0	20	0	20	0	20	ns	10
Transition Time (Rise and Fall)	t _T	tΤ	3	50	3	50	3	50	ns	
RAS Precharge Time	^t REHREL	tRP	50	_	60	_	70	_	ns	
RAS Pulse Width	†RELREH	tRAS	70	10,000	80	10,000	100	10,000	ns	
RAS Pulse Width (Fast Page Mode)	[†] RELREH	t _{RASP}	70	100,000	80	100,000	100	100,000	ns	
RAS Hold Time	^t CELREH	^t RSH	20	_	20		25	_	ns	
CAS Hold Time	[†] RELCEH	^t CSH	70	_	80	_	100	_	ns	
CAS Pulse Width	^t CELCEH	†CAS	20	10,000	20	10,000	25	10,000	ns	
RAS to CAS Delay Time	^t RELCEL	^t RCD	20	50	20	60	25	75	ns	11
RAS to Column Address Delay Time	^t RELAV	^t RAD	15	35	15	40	20	50	ns	12

NOTES:

1. V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL}.

(continued)

- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- 4. AC measurements $t_T = 5.0$ ns
- The specification for t_{RC} (min) is used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
- Measured with a current load equivalent to 2 TTL (- 200 μA, + 4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- 7. Assumes that $t_{RCD} \le t_{RCD}$ (max).
- Assumes that t_{RCD} ≥ t_{RCD} (max).
- Assumes that t_{RAD} ≥ t_{RAD} (max).
- 10.toff (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively to t_{CAC}.
- 12. Operation within the tqAD (max) limit ensures that tqAD (max) can be met. tqAD (max) is specified as a reference point only; if tqAD is greater than the specified tqAD (max), then access time is controlled exclusively by tqA.

READ AND WRITE CYCLES (Continued)

	Syn	nbol	MCM3	32512-70	мсма	32512-80	MCM	32512-10		
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
CAS to RAS Precharge Time	†CEHREL	tCRP	5	_	5	_	10	_	ns	
CAS Precharge Time (Page Mode Cyle Only)	[†] CEHCEL	tCP	10	_	10	_	10	_	ns	
Row Address Setup Time	†AVREL	†ASR	0		0	_	0	_	ns	
Row Address Hold Time	†RELAX	^t RAH	10	_	10	_	15	_	ns	
Column Address Setup Time	†AVCEL	tASC	0	_	0	_	0	_	ns	
Column Address Hold Time	†CELAX	[†] CAH	15	_	15	_	20	_	ns	
Column Address Hold Time Referenced to RAS	^t RELAX	^t AR	55	_	60	_	75	_	ns	
Column Address to RAS Lead Time	tAVREH	†RAL	35		40	_	50	_	ns	
Read Command Setup Time	tWHCEL	tRCS	0	_	0		0	_	ns	
Read Command Hold Time Referenced to CAS	[†] CEHWX	^t RCH	0	_	0	_	0	_	ns	13
Read Command Hold Time Referenced to RAS	[†] REHWX	^t RRH	0	_	0	_	0	_	ns	13
Write Command Hold Time Referenced to CAS	tCELWH	twcH	15	_	15	_	20	_	ns	
Write Command Hold Time Referenced to RAS	^t RELWH	twcr	55	_	60	_	75	_	ns	
Write Command Pulse Width	twLwH	tWP	15	_	15	_	20	_	ns	
Write Command to RAS Lead Time	tWLREH	tRWL	20	_	20	_	25	_	ns	
Write Command to CAS Lead Time	†WLCEH	tCWL	20	_	20	_	25	_	ns	
Data in Setup Time	†DVCEL	tDS	0	_	0	_	0	_	ns	14
Data in Hold Time	^t CELDX	^t DH	15	_	15		20	_	ns	14
Data in Hold Time Referenced to RAS	^t RELDX	^t DHR	55	_	60	_	75		ns	
Refresh Period MCM32512 MCM32L512	^t RVRV	^t RFSH	_	8 64	_	8 64	_	8 64	ms	
Write Command Setup Time	tWLCEL	twcs	0	_	0	_	0	_	ns	15
CAS Setup Time for CAS Before RAS Refresh	†RELCEL	^t CSR	10		10	_	10	_	ns	
CAS Hold Time for CAS Before RAS Refresh	^t RELCEH	^t CHR	30	_	30		30	_	ns	
CAS Precharge to CAS Active Time	†REHCEL	^t RPC	0		0	_	0	l –	ns	
CAS Precharge Time for CAS Before RAS Counter Test	[†] CEHCEL	[†] CPT	40	_	40	_	50	_	ns	
CAS Precharge Time	[†] CEHCEL	tCPN	10	_	10		15	_	ns	


- 13. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.

 14. These parameters are referenced to CAS leading edge in random write cycles.


^{15.}twCs is not a restrictive operating parameter. It is included in the data sheet as an electrical characteristic only; if twCs ≥ twCs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If this condition is not satisifed, the condition of the data out (at access time) is indeterminate.

^{16.} To avoid bus contention and potential damage to the module, RASO and RAS1 may not be active low simultaneously. Similarly, RAS2 and RAS3 may not be simultaneously active low.


READ CYCLE




EARLY WRITE CYCLE



FAST PAGE MODE READ CYCLE




FAST PAGE MODE WRITE CYCLE (EARLY WRITE)




3


RAS ONLY REFRESH CYCLE (W and A8 are Don't Care)




CAS BEFORE RAS REFRESH CYCLE (W and A0 to A8 are Don't Care)




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substate generator pump to establish the correct bias voltage. This is to be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize the various dynamic nodes internal to the module. During an extended inactive state of the module (greater than 4 milliseconds with device powered up), the wake up sequence (8 active cycles) will be necessary to assure proper device operation.

ADDRESSING THE RAM

The nine address bus pins on the device are time multiplexed with two separate 9-bit address fields that are strobed at the beginning of the memory cycle by two clocks (active negative) called the row address strobe (RAS) and the column address strobe (CAS). A total of eighteen address bits will decode one of the 524,288 word locations in the device. The column address strobe follows the row address strobe by a specified minimum and maxium time called tRCD, which is the row to column strobe delay. This time interval is also referred to as the multiplex window which gives flexibility to a system designer to set up the external addresses into the RAM. These conditions have to be met for normal read or write cycles. This initial portion of the cycle accomplishes the normal addressing of the device. These are, however, other variations in addressing the module: the refresh modes (RAS only refresh, CAS before $\overline{\mbox{RAS}}$ refresh, hidden refresh), and another mode called page mode which allows the user to column access all words within a selected row. The refresh mode and page mode operations are described in more detail in later sections.

READ CYCLE

A read cycle is referred to as a normal read cycle to differentiate it from a page mode read cycle, which is covered in a later section

The memory read cycle begins with the row addresses valid and the RAS clock transitioning from VIH to the VII level. The CAS clock must also make a transition from VIH to the VII level at the specified t_{RCD} timing limits when the column addresses are latched. Both the RAS and CAS clocks trigger a sequence of events which are controlled by several delayed internal clocks. Also, these clocks are linked in such a manner that the access time of the device is independent of the address multiplex window. The only stipulation is that the CAS clock must be active before or at the tRCD maximum specification for an access (data valid) from the RAS clock edge to be guaranteed (trac). If the trace maximum condition is not met, the access (trac) from the CAS clock active transition will determine read access time. The external CAS signal is ignored until an internal RAS signal is available. This gating feature on the CAS clock will allow the external CAS signal to become active as soon as the row address hold time (tRAH) specification has been met and defines the tRCD minimum specification. The time difference between tRCD minimum and tRCD maximum can be used to absorb skew delays in switching the address bus from the row to column addresses and in generating the CAS clock.

Once the clocks have become active, they must stay active for the minimum (t_{RAS}) period for the $\overline{\text{RAS}}$ clock and the minimum (t_{CAS}) period for the $\overline{\text{CAS}}$ clock. The $\overline{\text{RAS}}$ clock must

stay inactive for the minimum (t_{RP}) time. The former is for the completion of the cycle in progress, and the latter is for the device internal circuitry to be precharged for the next active cycle.

Data out is not latched and is valid as long as the \overline{CAS} clock is active; the output will switch to the three-state mode when the \overline{CAS} clock goes inactive. To perform a read cycle, the write $\overline{(W)}$ input must be held at the V $_{IH}$ level from the time the \overline{CAS} clock makes its active transition (t_{RCS}) to the time when it transitions into the inactive (t_{RCH}) mode.

WRITE CYCLE

A write cycle is similar to a read cycle except that the write $\langle \overline{W} \rangle$ clock must go active (V_{IL} level) at or before the \overline{CAS} clock goes active at a minimum t_{WCS} time. If the above condition is met, then the cycle in progress is referred to as an early write cycle, in an early write cycle, the write clock and the data in are referenced to the active transition of the \overline{CAS} clock edge. There are two important parameters with respect to the write cycle: the column strobe to write lead time ($t_{CWL}\rangle$ and the row strobe to write lead time ($t_{RWL}\rangle$). These define the minimum time that \overline{RAS} and \overline{CAS} clocks need to be active after the write operation has started (\overline{W} clock at V_{II} level).

PAGE-MODE CYCLES

Page mode operation allows fast successive data operations at all 512 column locations on a selected row. Page access (t_{CAC}) is typically half the regular \overline{RAS} clock access (t_{RAC}) on the Motorola 1M dynamic RAM. Page mode operation consists of holding the \overline{RAS} clock active while cycling the \overline{CAS} clock to access the column locations determined by the 10-bit column address field.

The page cycle is always initiated with a row address being provided and latched by the $\overline{\text{RAS}}$ clock, followed by the column address and $\overline{\text{CAS}}$ clock. From the timing illustrated, the initial cycle is a normal read or write cycle, that has been previously described, followed by the shorter $\overline{\text{CAS}}$ cycles (tpc). The $\overline{\text{CAS}}$ cycle time (tpc) consists of the $\overline{\text{CAS}}$ clock active time (tCAS), and $\overline{\text{CAS}}$ clock precharge time (tcp) and two transitions. In practice, any combination of read and write cycles can be performed to suit a particular application.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Therefore, to retain the correct information, the module needs to be refreshed at least once every 8 milliseconds. This is accomplished by sequentially cycling through the 512 row address locations every 8 milliseconds (i.e., at least one row every 15.6 microseconds). A normal read or write operation to the module will also refresh all the words associated with the particular row(s) decoded.

RAS-Only Refresh

In this refresh method, the system must perform a $\overline{\text{RAS}}$ -only cycle on 512 row addresses every 8 milliseconds. The row addresses are latched in with the $\overline{\text{RAS}}$ clock, and the associated internal row locations are refreshed. As the heading implies, the $\overline{\text{CAS}}$ clock is not required and must be inactive or at a VIH level.

CAS Before RAS Refresh

This refresh cycle is initiated when RAS falls, after CAS has been low (by t_{CSR}). This activates the internal refresh counter which generates the row address to be refreshed. Externally applied addresses are ignored during the automatic refresh cycle. If the output buffer was off before the automatic refresh cycle, the output will stay in the high impedance state. If the output was enabled by CAS in the previous cycle, the data out will be maintained during the automatic refresh cycle as long as CAS is held active (hidden refresh).

Hidden Refresh

The hidden refresh method allows refresh cycles to be performed while maintaining valid data at the output pin. Hidden refresh is performed by holding $\overline{\text{CAS}}$ at V_{IL} and taking $\overline{\text{RAS}}$ high and after a specified precharge period (t_{RP}), executing a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle. (See Figure 1.)

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of the device can be tested with a **CAS** before **RAS** refresh counter test. This refresh counter

test is performed with read and write operations. During this test, the internal refresh counter generates the row address, while the external address input supplies the column address. The entire array is refreshed after 512 test cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed only after a minimum of 8 $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ initialization cycles. The test procedure is as follows:

- 1. Write "0"s into all memory cells (normal write mode).
- Select a column address, and read "0" out of the cell by performing CAS before RAS refresh counter test, read cycle. Repeat this operation 512 times.
- Select a column address, and write "1" into the cell by performing CAS before RAS refresh counter test, write cycle. Repeat this operation 512 times.
- Read "1"s (normal read mode), which were written at step 3.
- 5. Repeat steps 1 to 4 using complement data.





Figure 1. Hidden Refresh Cycle

ORDERING INFORMATION (Order by Full Part Number)



1M × 36 Bit Dynamic Random **Access Memory Module**

The MCM36100S is a 36M, dynamic random access memory (DRAM) module organized as 1,048,576 × 36 bits. The module is a 72-lead single-in-line memory module (SIMM) consisting of eight MCM514400 DRAMs housed in standard 350-milwide SOJ packages and four CMOS 1M × 1 DRAMs housed in 20/26 lead SOJ packages, mounted on a substrate along with a 0.22 μF (min) decoupling capacitor mounted under each DRAM. The MCM514400 is a CMOS high speed, dynamic random access memory organized as 1,048,576 four-bit words and fabricated with CMOS silicon-gate process technology.

- Three-State Data Output
- Early-Write Common I/O Capability
- Fast Page Mode Capability
- TTL-Compatible Inputs and Outputs
- RAS Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 1024 Cycle Refresh: MCM36100S = 16 ms (Max) MCM36L100S = 128 ms (Max)
- Consists of Eight 1M × 4 DRAMs, Four 1M × 1 DRAMs, and Twelve 0.22 μF (Min) **Decoupling Capacitors**
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection

Fast Access Time (t_{RAC}): MCM36100S-80 = 80 ns (Max)

MCM36100S-10 = 100 ns (Max)

- · Low Active Power Dissipation: MCM36100S-80 = 6.16 W (Max) MCM36100S-10 = 5.28 W (Max)
- · Low Standby Power Dissipation:


TTL Levels = 132 mW (Max)

CMOS Levels = 66 mW (Max, MCM36100S) CMOS Levels = 22 mW (Max, MCM36L100S)

PIN OUT


Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	V _{SS}	13	A1	25	DQ24	37	DQ17	49	DQ9	61	DQ14
2	DQ0	14	A2	26	DQ7	38	DQ35	50	DQ27	62	DQ33
3	DQ18	15	A3	27	DQ25	39	VSS	51	DQ10	63	DQ15
4	DQ1	16	A4	28	A7	40	CAS0	52	DQ28	64	DQ34
5	DQ19	17	A5	29	NC	41	CAS2	53	DQ11	65	DQ16
6	DQ2	18	A6	30	VCC	42	CAS3	54	DQ29	66	NC
7	DQ20	19	NC	31	A8	43	CAS1	55	DQ12	67	PD1
8	DQ3	20	DQ4	32	A9	44	RAS0	56	DQ30	68	PD2
9	DQ21	21	DQ22	33	NC	45	NC	57	DQ13	69	PD3
10	VCC	22	DQ5	34	RAS2	46	NC	58	DQ31	70	PD4
11	NC	23	DQ23	35	DQ26	47	W	59	VCC	71	NC
12	A0	24	DQ6	36	DQ8	48	NC	60	DQ32	72	V _{SS}

MCM36100 MCM36L100



PIN NAMES								
A0-A9	Data Input/Output mn Address Strobe Presence Detect low Address Strobe Read/Write Input Power (+ 5 V)							

All power supply and ground pins must be connected for proper operation of the device.



ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 1 to + 7	٧
Voltage Relative to V _{SS} (For Any Pin Except V _{CC})	V _{in} , V _{out}	- 1 to + 7	٧
Data Output Current per DQ Pin	lout	50	mA
Power Dissipation	PD	8.4	w
Operating Temperature Range	[⊤] A	0 to + 70	°C
Storage Temperature Range	T _{stg}	- 25 to + 125	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high impedence circuits.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	vcc	4.5	5.0	5.5	V	1
	V _{SS}	0	0	0		
Logic High Voltage, All Inputs	VIH	2.4	_	6.5	٧	1
Logic Low Voltage, All Inputs	VIL	-1.0	_	0.8	v	1

RECOMMENDED OPERATING CONDITIONS

Characteristic	Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current MCM36100-80, t _{RC} = 150 ns MCM36100-10, t _{RC} = 180 ns	l _{CC1}	=	1120 960	mA	2
V _{CC} Power Supply Current (Standby) (RAS = CAS = V _{IH})	lCC2	_	24	mA	
V_{CC} Power Supply Current During \overline{RAS} only Refresh Cycles MCM36100-80, t_{RC} = 150 ns MCM36100-10, t_{RC} = 180 ns	lCC3	=	1120 960	mA	2
V _{CC} Power Supply Current During Fast Page Mode Cycle MCM36100-80, t _{PC} = 45 ns MCM36100-10, t _{PC} = 55 ns	ICC4	=	760 640	mA	2,3
V_{CC} Power Supply Current (Standby) ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2 \text{ V}$) MCM36100 MCM36L100	ICC5	_	12 4	mA	
V _{CC} Power Supply Current During CAS Before RAS Refresh Cycle MCM36100-80, t _{RC} = 150 ns MCM36100-10, t _{RC} = 180 ns	I _{CC6}	=	1120 960	mA	2
$\begin{array}{l} V_{CC} \ \text{Power Supply Current Battery Backup Mode} \\ (t_{RC} = 125 \mu \text{s; } t_{RAS} = 1 \mu \text{s; } \overline{\text{CAS}} = \overline{\text{CAS}} \ \text{Before } \overline{\text{RAS}} \ \text{Cycling or } 0.2 \text{V; } \overline{\text{W}}, \ \text{DQ}, \\ A0-A9 = V_{CC} -0.2 \text{V or } 0.2 \text{V)} \\ \end{array}$	I _{CC7}	_	5.2	mA	
Input Leakage Current (V _{SS} ≤ V _{in} ≤ V _{CC})	l _{lkg(l)}	- 120	120	μА	
Output Leakage Current (\overline{CAS} at Logic 1, $V_{SS} \le V_{Out} \le V_{CC}$)	llkg(O)	- 20	20	μА	
Output High Voltage (I _{OH} = -5 mA)	VOH	2.4	_	٧	
Output Low Voltage (I _{OL} = 4.2 mA)	VOL	_	0.4	٧	

- All voltages referenced to V_{SS}.
 Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
- 3. Measured with one address transition per page mode cycle.

CAPACITANCE (f = 1.0 MHz, T_A = 25°C, V_{CC} = 5 V, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Min	Max	Unit	Notes
Input Capacitance (A0–A9)	C _{I1}	_	70	pF	1
Input Capacitance (\overline{W})	C _{I2}	l –	94	pF	1
Input Capacitance (RAS0, RAS2)	C ₁₃	-	52	pF	1
Input Capacitance (CAS0-CAS3)	C _{I4}	_	31	pF	1
I/O Capacitance (DQ0-DQ7, DQ9-DQ16, DQ18-DQ25, DQ27-DQ34)	C _{DQ1}	_	17	pF	1
I/O Capacitance (DQ8, DQ17, DQ26, DQ35)	C _{DQ2}	_	22	pF	1

NOTE: 1. Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: C = 1 Δ t / Δ V.

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

READ AND WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Syn	nbol	MCM36100-80		MCM36100-10			
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	†RELREL	tRC	150	_	180	_	ns	5
Page Mode Cycle Time	†CELCEL	tPC	50	_	60	_	ns	
Access Time from RAS	†RELQV	†RAC	_	80	_	100	ns	6, 7
Access Time from CAS	†CELQV	[†] CAC	_	20	_	25	ns	6, 8
Access Time from Column Address	†AVQV	t _{AA}	_	40	_	50	ns	6, 9
Access Time from Precharge CAS	t _{CEHQV}	^t CPA		45	_	55	ns	6
CAS to Output in Low-Z	†CELQX	tCLZ	0	_	0	_	ns	6
Output Buffer and Turn-Off Delay	t _{CEHQZ}	^t OFF	0	20	0	20	ns	10
Transition Time (Rise and Fall)	t⊤	tΤ	3	50	3	50	ns	
RAS Precharge Time	tREHREL.	t _{RP}	60	_	70	_	ns	
RAS Pulse Width	†RELREH	t _{RAS}	80	10,000	100	10,000	ns	
RAS Pulse Width (Fast Page Mode)	^t RELREH	^t RASP	80	100,000	100	100,000	ns	
RAS Hold Time	†CELREH	^t RSH	25	_	25	_	ns	
CAS Hold Time	^t RELCEH	tCSH	80	_	100	_	ns	
CAS Pulse Width	^t CELCEH	tCAS	20	10,000	25	10,000	ns	
RAS to CAS Delay Time	tRELCEL.	t _{RCD}	20	60	25	75	ns	11
RAS to Column Address Delay Time	†RELAV	tRAD	15	40	20	50	ns	12

(continued)

- 1. VIH min and VIL max are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IH} and V_{IH}) in a monotonic manner.
- AC measurements t_T = 5.0 ns.
- The specification for t_{RC} (min) is used only to indicate cycle time at which proper operation over the full temperature range (0°C≤T_A≤70°C) is assured.
- Measured with a current load equivalent to 2 TTL (-200 μA, + 4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- 7. Assumes that $t_{RCD} \le t_{RCD}$ (max).
- 8. Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- Assumes that t_{RAD} ≥ t_{RAD} (max).
- 10.tOFF (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only, if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively to t_{CAC}.
- 12. Operation within the t_{RAD} (max) limit ensures that t_{RAD} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max), then access time is controlled exclusively by t_{AA}.

READ AND WRITE CYCLES (Continued)


	Syn	nbol	мсм	36100-80	MCM36100-10			
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Notes
CAS to RAS Precharge Time	tCEHREL	tCRP	5	_	10	_	ns	
CAS Precharge Time (Page Mode Cyle Only)	tCEHCEL	tCP	10	_	10		ns	
Row Address Setup Time	†AVREL	t _{ASR}	0	_	0	_	ns	
Row Address Hold Time	†RELAX	^t RAH	10	_	15	_	ns	
Column Address Setup Time	†AVCEL	†ASC	0	_	0		ns	
Column Address Hold Time	†CELAX	^t CAH	15	_	20		ns	
Column Address Hold Time Referenced to RAS	†RELAX	^t AR	60	_	75	_	ns	
Column Address to RAS Lead Time	†AVREH	^t RAL	40	_	50	_	ns	
Read Command Setup Time	tWHCEL	†RCS	0	_	0	_	ns	
Read Command Hold Time Referenced to CAS	^t CEHWX	^t RCH	0	_	0	_	ns	13
Read Command Hold Time Referenced to RAS	^t REHWX	tRRH	0	_	0	_	ns	13
Write Command Hold Time Referenced to CAS	tCELWH	twch	15	_	20	_	ns	
Write Command Hold Time Referenced to RAS	^t RELWH	twcr	60	_	75	_	ns	
Write Command Pulse Width	twLwH	twp	15	_	20		ns	
Write Command to RAS Lead Time	tWLREH	tRWL	20	_	25	_	ns	
Write Command to CAS Lead Time	tWLCEH	tCWL	20	_	25		ns	
Data in Setup Time	†DVCEL	tDS	0	_	0	_	ns	14
Data in Hold Time	†CELDX	^t DH	15	_	20		ns	14
Data in Hold Time Referenced to RAS	†RELDX	t _{DHR}	60	_	75	_	ns	
Refresh Period MCM36100 MCM36L100	^t RVRV	^t RFSH	_	16 128	_	16 128	ms	
Write Command Setup Time	†WLCEL	twcs	0	_	0	_	ns	15
CAS Setup Time for CAS Before RAS Refresh	†RELCEL	tCSR	10	_	10	_	ns	
CAS Hold Time for CAS Before RAS Refresh	†RELCEH	tCHR	30	_	30	_	ns	
CAS Precharge to CAS Active Time	tREHCEL	†RPC	0	_	0	_	ns	
CAS Precharge Time for CAS Before RAS Counter Test	[†] CEHCEL	^t CPT	40	_	50	_	ns	
CAS Precharge Time	tCEHCEL	tCPN	10	_	15		ns	

^{13.} Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.


14. These parameters are referenced to CAS leading edge in random write cycles.

15. t_{WCS} is not a restrictive operating parameter. It is included in the data sheet as an electrical characteristic only; if t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If this condition is not satisifed, the condition of the data out (at access time) is indeterminate.


READ CYCLE




EARLY WRITE CYCLE




FAST PAGE MODE READ CYCLE




FAST PAGE MODE WRITE CYCLE (EARLY WRITE)




RAS ONLY REFRESH CYCLE (W and A9 are Don't Care)




CAS BEFORE RAS REFRESH CYCLE (A0 to A9 are Don't Care)




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substate generator pump to establish the correct bias voltage. This is to be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize the various dynamic nodes internal to the module. During an extended inactive state of the device (greater than 4 milliseconds with device powered up), the wake up sequence (8 active cycles) will be necessary to assure proper device operation.

ADDRESSING THE RAM

The ten address bus pins on the device are time multiplexed with two separate 10-bit address fields that are strobed at the beginning of the memory cycle by two clocks (active negative) called the row address strobe (RAS) and the column address strobe (CAS). A total of twenty address bits will decode one of the 524,288 word locations in the device. The column address strobe follows the row address strobe by a specified minimum and maxium time called tRCD, which is the row to column strobe delay. This time interval is also referred to as the multiplex window which gives flexibility to a system designer to set up the external addresses into the RAM. These conditions have to be met for normal read or write cycles. This initial portion of the cycle accomplishes the normal addressing of the device. These are, however, two other variations in addressing the module, one is called the RAS only refresh cycle (described later) where a 9-bit row address field is presented on the input pins and latched by the RAS clock. The most significant bit on Row Address A9 is not required for refresh. The other variation, which is called page mode, allows the user to column access all words within a selected row. (See PAGE-MODE CYCLES section.)

READ CYCLE

A read cycle is referred to as a normal read cycle to differentiate it from a page mode read cycle, which is covered in a later section.

The memory read cycle begins with the row addresses valid and the RAS clock transitioning from VIH to the VII level. The CAS clock must also make a transition from VIH to the VIL level at the specified t_{RCD} timing limits when the column addresses are latched. Both the RAS and CAS clocks trigger a sequence of events which are controlled by several delayed internal clocks. Also, these clocks are linked in such a manner that the access time of the device is independent of the address multiplex window. The only stipulation is that the CAS clock must be active before or at the t_{RCD} maximum specification for an access (data valid) from the RAS clock edge to be guaranteed (tRAC). If the tRCD maximum condition is not met, the access (tCAC) from the CAS clock active transition will determine read access time. The external CAS signal is ignored until an internal $\overline{\text{RAS}}$ signal is available. This gating feature on the $\overline{\text{CAS}}$ clock will allow the external $\overline{\text{CAS}}$ signal to become active as soon as the row address hold time (tRAH) specification has been met and defines the tRCD minimum specification. The time difference between tRCD minimum and tRCD maximum can be used to absorb skew delays in switching the address bus from the row to column addresses and in generating the CAS clock.

Once the clocks have become active, they must stay active for the minimum (t_{RAS}) period for the \overline{RAS} clock and the minimum

mum (t_{CAS}) period for the $\overline{\text{CAS}}$ clock. The $\overline{\text{RAS}}$ clock must stay inactive for the minimum (t_{RP}) time. The former is for the completion of the cycle in progress, and the latter is for the device internal circuitry to be precharged for the next active cycle.

Data out is not latched and is valid as long as the \overline{CAS} clock is active; the output will switch to the three-state mode when the \overline{CAS} clock goes inactive. To perform a read cycle, the write $\overline{(W)}$ input must be held at the V_{IH} level from the time the \overline{CAS} clock makes its active transition (t_{RCS}) to the time when it transitions into the inactive (t_{RCH}) mode.

WRITE CYCLE

A write cycle is similar to a read cycle except that the write $\langle \overline{W} \rangle$ clock must go active ($\langle V \rangle_L$ level) at or before the \overline{CAS} clock goes active at a minimum twCS time. If the above condition is met, then the cycle in progress is referred to as an early write cycle. In an early write cycle, the write clock and the data in are referenced to the active transition of the \overline{CAS} clock edge. There are two important parameters with respect to the write cycle: the column strobe to write lead time (tow), and the row strobe to write lead time (trwL). These define the minimum time that \overline{RAS} and \overline{CAS} clocks need to be active after the write operation has started (\overline{W} clock at V_{II} level).

PAGE-MODE CYCLES

Page mode operation allows fast successive data operations at all 1024 column locations on a selected row. Page access (t_{CAC}) is typically half the regular \overline{RAS} clock access (t_{RAC}) on the Motorola 1M dynamic RAM. Page mode operation consists of holding the \overline{RAS} clock active while cycling the \overline{CAS} clock to access the column locations determined by the 10-bit column address field.

The page cycle is always initiated with a row address being provided and latched by the $\overline{\text{RAS}}$ clock, followed by the column address and $\overline{\text{CAS}}$ clock. From the timing illustrated, the initial cycle is a normal read or write cycle, that has been previously described, followed by the shorter $\overline{\text{CAS}}$ cycles (tpc). The $\overline{\text{CAS}}$ cycle time (tpc) consists of the $\overline{\text{CAS}}$ clock active time (tcAs), and $\overline{\text{CAS}}$ clock precharge time (tp) and two transitions. In practice, any combination of read and write cycles can be performed to suit a particular application.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Therefore, to retain the correct information, the module needs to be refreshed at least once every 16 milliseconds. This is accomplished by sequentially cycling through the 1024 row address locations every 16 milliseconds (i.e., at least one row every 15.6 microseconds). A normal read or write operation to the module will also refresh all the words associated with the particular row(s) decoded.

RAS-Only Refresh

In this refresh method, the system must perform a $\overline{\text{RAS}}$ -only cycle on 1024 row addresses every 16 milliseconds. The row addresses are latched in with the $\overline{\text{RAS}}$ clock, and the associated internal row locations are refreshed. As the heading implies, the $\overline{\text{CAS}}$ clock is not required and must be inactive or at a V_{IH} level.

CAS Before RAS Refresh

This refresh cycle is initiated when $\overline{\text{RAS}}$ falls, after $\overline{\text{CAS}}$ has been low (by tCSR). This activates the internal refresh counter which generates the row address to be refreshed. Externally applied addresses are ignored during the automatic refresh cycle. If the output buffer was off before the automatic refresh cycle, the output will stay in the high impedance state. If the output was enabled by $\overline{\text{CAS}}$ in the previous cycle, the data out will be maintained during the automatic refresh cycle as long as $\overline{\text{CAS}}$ is held active (hidden refresh).

Hidden Refresh

The hidden refresh method allows refresh cycles to be performed while maintaining valid data at the output pin. Hidden refresh is performed by holding \overline{CAS} at V_{IL} and taking \overline{RAS} high and after a specified precharge period (tpp), executing a \overline{CAS} before \overline{RAS} refresh cycle. (See Figure 1.)

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of the device can be tested with a **CAS** before **RAS** refresh counter test. This refresh counter

test is performed with read and write operations. During this test, the internal refresh counter generates the row address, while the external address input supplies the column address. The entire array is refreshed after 1024 test cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed only after a minimum of 8 $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ initialization cycles. The test procedure is as follows:

- 1. Write "0"s into all memory cells (normal write mode).
- Select a column address, and read "0" out of the cell by performing CAS before RAS refresh counter test, read cycle. Repeat this operation 1024 times.
- Select a column address, and write "1" into the cell by performing CAS before RAS refresh counter test, write cycle. Repeat this operation 1024 times.
- Read "1"s (normal read mode), which were written at step 3.
- 5. Repeat steps 1 to 4 using complement data.




Figure 1. Hidden Refresh Cycle

ORDERING INFORMATION (Order by Full Part Number) MCM 36100 or 36L100 Speed (80 = 80 ns, 10 = 100 ns)Motorola Memory Prefix-Part Number -Package (S = SIMM, SG = Gold Pad SIMM) Full Part Numbers - MCM36100S80 MCM36100SG80 MCM36100S10 MCM36100SG10 MCM36L100S80 MCM36L100SG80 MCM36L100S10 MCM36L100SG10



2M × 36 Bit Dynamic Random **Access Memory Module**

The MCM36200S is a 72M, dynamic random access memory (DRAM) module organized as 2,097,152 × 36 bits. The module is a double-sided 72-lead single-in-line memory module (SIMM) consisting of sixteen MCM514400 DRAMs housed in standard 350-mil-wide SOJ packages and eight CMOS 1M × 1 DRAMs housed in 20/26 lead SOJ packages, mounted on a substrate along with a 0.22 µF (min) decoupling capacitor mounted under each DRAM. The MCM514400 is a CMOS high speed, dynamic random access memory organized as 1,048,576 four-bit words and fabricated with CMOS silicon-gate process technology.

- Three-State Data Output
- Early-Write Common I/O Capability
- Fast Page Mode Capability
- TTL-Compatible Inputs and Outputs
- RAS Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 1024 Cycle Refresh:

MCM36200S = 16 ms (Max) MCM36L200S = 128 ms (Max)

- Consists of Sixteen 1M \times 4 DRAMs, Eight 1M \times 1 DRAMs, and Twenty Four 0.22 µF (Min) Decoupling Capacitors
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection

Fast Access Time (t_{RAC}): MCM36200S-80 = 80 ns (Max)

MCM36200S-10 = 100 ns (Max) Low Active Power Dissipation:

- MCM36200S-80 = 6.30 W (Max)
 - MCM36200S-10 = 5.41 W (Max)
- · Low Standby Power Dissipation:


TTL Levels = 264 mW (Max)

CMOS Levels = 132 mW (Max, MCM36200S) CMOS Levels = 44 mW (Max, MCM36L200S)

PIN OUT


Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	VSS	13	A1	25	DQ24	37	DQ17	49	DQ9	61	DQ14
2	DQ0	14	A2	26	DQ7	38	DQ35	50	DQ27	62	DQ33
3	DQ18	15	A3	27	DQ25	39	VSS	51	DQ10	63	DQ15
4	DQ1	16	A4	28	A7	40	CAS0	52	DQ28	64	DQ34
5	DQ19	17	A5	29	NC	41	CAS2	53	DQ11	65	DQ16
6	DQ2	18	A6	30	VCC	42	CAS3	54	DQ29	66	NC
7	DQ20	19	NC	31	A8	43	CAS1	55	DQ12	67	PD1
8	DQ3	20	DQ4	32	A9	44	RAS0	56	DQ30	68	PD2
9	DQ21	21	DQ22	33	RAS3	45	RAS1	57	DQ13	69	PD3
10	VCC	22	DQ5	34	RAS2	46	NC	58	DQ31	70	PD4
11	NC	23	DQ23	35	DQ26	47	W	59	VCC	71	NC
12	A0	24	DQ6	36	DQ8	48	NC	60	DQ32	72	VSS

MCM36200 MCM36L200



PIN NAMES								
A0-A9 Address Inputs DQ0-DQ35 Data Input/Output CAS0-CAS3 Column Address Strobe PD1-PD4 Presence Detect RAS0-RAS3 Row Address Strobe W Read/Write Input								
VCC Power (+ 5 V) VSS Ground NC No Connection								
NC No Connection								

All power supply and ground pins must be connected for proper operation of the device.



ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	VCC	-1 to +7	V
Voltage Relative to V _{SS} (For Any Pin Except V _{CC})	V _{in} , V _{out}	– 1 to + 7	٧
Data Output Current per DQ Pin	lout	50	mA
Power Dissipation	PD	8.66	W
Operating Temperature Range	TA	0 to + 70	°C
Storage Temperature Range	T _{stg}	- 25 to + 125	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high impedence circuits.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V	1
	V _{SS}	0	0	0		
Logic High Voltage, All Inputs	ViH	2.4	_	6.5	٧	1
Logic Low Voltage, All Inputs	VIL	-1.0	_	0.8	V	1

RECOMMENDED OPERATING CONDITIONS

Characteristic	Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current MCM36200-80, t _{RC} = 150 ns MCM36200-10, t _{RC} = 180 ns	I _{CC1}	=	1144 984	mA	2
V _{CC} Power Supply Current (Standby) (RAS = CAS = V _{IH})	lCC2	_	48	mA	
V _{CC} Power Supply Current During RAS only Refresh Cycles MCM36200-80, t _{RC} = 150 ns MCM36200-10, t _{RC} = 180 ns	I _{CC3}	_	1144 984	mA	2
V _{CC} Power Supply Current During Fast Page Mode Cycle MCM36200-80, t _{PC} = 45 ns MCM36200-10, t _{PC} = 55 ns	I _{CC4}	=	784 664	mA	2,3
V_{CC} Power Supply Current (Standby) ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2 \text{ V}$) MCM36200 MCM36L200	I _{CC5}	=	24 8	mA	
V _{CC} Power Supply Current During CAS Before RAS Refresh Cycle MCM36200-80, t _{RC} = 150 ns MCM36200-10, t _{RC} = 180 ns	ICC6	=	1144 984	mA	2
	ICC7		10.4	mA	
Input Leakage Current ($V_{SS} \le V_{in} \le V_{CC}$)	lkg(i)	- 240	240	μА	
Output Leakage Current (CAS at Logic 1, V _{SS} ≤ V _{OUt} ≤ V _{CC})	l _{lkg(O)}	- 20	20	μА	
Output High Voltage (I _{OH} = -5 mA)	VOH	2.4	_	٧	
Output Low Voltage (I _{OL} = 4.2 mA)	V _{OL}		0.4	V	

- All voltages referenced to V_{SS}.
 Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
- 3. Measured with one address transition per page mode cycle.

RECOMMENDED OPERATING CONDITIONS

Characteristic	Symbol	Min	Max	Unit	Notes
Input Capacitance (A0–A9)	C _{I1}	_	130	pF	1
Input Capacitance (\overline{W})	C _{l2}	_	178	pF	1
Input Capacitance (RAS0-RAS2)	C _{I3}		52	pF	1
Input Capacitance (CASO-CAS3)	C _{I4}	_	52	pF	1
I/O Capacitance (DQ0-DQ7, DQ9-DQ16, DQ18-DQ25, DQ27-DQ34)	C _{DQ1}	_	24	pF	1
I/O Capacitance (DQ8, DQ17, DQ26, DQ35)	C _{DQ2}	_	34	pF	1

NOTE: 1. Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: C = 1 Δ t / Δ V.

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

READ AND WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Syn	nbol	MCM	36200-80	MCM:	36200-10		
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	†RELREL	tRC	150	_	180	_	ns	5
Page Mode Cycle Time	^t CELCEL	tPC	50	_	60	_	ns	
Access Time from RAS	^t RELQV	†RAC		80		100	ns	6, 7
Access Time from CAS	^t CELQV	†CAC	_	20	_	25	ns	6, 8
Access Time from Column Address	†AVQV	t _{AA}	_	40	_	50	ns	6, 9
Access Time from Precharge CAS	t _{CEHQV}	^t CPA	_	45		55	ns	6
CAS to Output in Low-Z	^t CELQX	t _{CLZ}	0	_	0	_	ns	6
Output Buffer and Turn-Off Delay	tCEHQZ	^t OFF	0	20	0	20	ns	10
Transition Time (Rise and Fall)	t _T	tŢ	3	50	3	50	ns	
RAS Precharge Time	tREHREL.	t _{RP}	60	_	70	_	ns	
RAS Pulse Width	t _{RELREH}	†RAS	80	10,000	100	10,000	ns	
RAS Pulse Width (Fast Page Mode)	^t RELREH	tRASP	80	100,000	100	100,000	ns	
RAS Hold Time	tCELREH	†RSH	25	_	25	_	ns	
CAS Hold Time	†RELCEH	^t CSH	80	_	100	_	ns	
CAS Pulse Width	^t CELCEH	†CAS	20	10,000	25	10,000	ns	
RAS to CAS Delay Time	†RELCEL	^t RCD	20	60	25	75	ns	11
RAS to Column Address Delay Time	†RELAV	t _{RAD}	15	40	20	50	ns	12

(continued)

- 1. VIH min and VIL max are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- 4. AC measurements t_T = 5.0 ns.
- The specification for t_{RC} (min) is used only to indicate cycle time at which proper operation over the full temperature range (0°C≤T_A≤70°C) is assured.
- Measured with a current load equivalent to 2 TTL (-200 μA, +4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OH} = 0.8 V.
- 7. Assumes that $t_{RCD} \le t_{RCD}$ (max).
- Assumes that t_{RCD} ≥ t_{RCD} (max).
- 9. Assumes that $t_{RAD} \ge t_{RAD}$ (max).
- 10.toff (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively to t_{CAC}.
- 12. Operation within the tpAD (max) limit ensures that tpAC (max) can be met. tpAD (max) is specified as a reference point only; if tpAD is greater than the specified tpAD (max), then access time is controlled exclusively by tpA.

READ AND WRITE CYCLES (Continued)


	Sym	nbol	MCI	M36200	MCN	136L200		
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Notes
CAS to RAS Precharge Time	†CEHREL	tCRP	5	_	10	_	ns	
CAS Precharge Time (Page Mode Cyle Only)	†CEHCEL	tCP	10	_	10	_	ns	
Row Address Setup Time	tAVREL	†ASR	0	_	0	_	ns	
Row Address Hold Time	†RELAX	^t RAH	10	_	15	_	ns	
Column Address Setup Time	†AVCEL	†ASC	0	_	0	_	ns	
Column Address Hold Time	†CELAX	†CAH	15	_	20	_	ns	
Column Address Hold Time Referenced to RAS	[†] RELAX	t _{AR}	60	_	75	_	ns	
Column Address to RAS Lead Time	†AVREH	^t RAL	40	_	50	_	ns	
Read Command Setup Time	tWHCEL	†RCS	0	_	0	_	ns	
Read Command Hold Time Referenced to CAS	tCEHWX	^t RCH	0	_	0	_	ns	13
Read Command Hold Time Referenced to RAS	^t REHWX	^t RRH	0	_	0	_	ns	13
Write Command Hold Time Referenced to CAS	[†] CELWH	twcH	15	_	20	_	ns	
Write Command Hold Time Referenced to RAS	^t RELWH	twcr	60	_	75	_	ns	
Write Command Pulse Width	twLwH	tWP	15	_	20		ns	
Write Command to RAS Lead Time	tWLREH	^t RWL	20	_	25	_	ns	
Write Command to CAS Lead Time	tWLCEH	tCWL	20	_	25		ns	
Data in Setup Time	†DVCEL.	tDS	0	_	0	_	ns	14
Data in Hold Time	[†] CELDX	t _{DH}	15	-	20	_	ns	14
Data in Hold Time Referenced to RAS	†RELDX	t _{DHR}	60	_	75	_	ns	
Refresh Period MCM36200 MCM36L200	^t RVRV	^t RFSH	_	16 128	_	16 128	ms	
Write Command Setup Time	tWLCEL	twcs	0	_	0	_	ns	15
CAS Setup Time for CAS Before RAS Refresh	†RELCEL	tCSR	10	_	10	_	ns	
CAS Hold Time for CAS Before RAS Refresh	tRELCEH	t _{CHR}	30	_	30	_	ns	
CAS Precharge to CAS Active Time	^t REHCEL	^t RPC	0	_	0	_	ns	
CAS Precharge Time for CAS Before RAS Counter Test	[†] CEHCEL	^t CPT	40	_	50	_	ns	
CAS Precharge Time	^t CEHCEL	t _{CPN}	10	_	15	_	ns	

- 13. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- 14. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in random write cycles.


^{15.} twCs is not a restrictive operating parameter. It is included in the data sheet as an electrical characteristic only; if twCs ≥ twCs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If this condition is not satisifed, the condition of the data out (at access time) is indeterminate.

^{16.} To avoid bus contention and potential damage to the module, RASO and RAS1 may not be active low simultaneously. Similarly, RAS2 and RAS3 may not be simultaneously active low.


READ CYCLE




EARLY WRITE CYCLE




FAST PAGE MODE READ CYCLE




FAST PAGE MODE WRITE CYCLE (EARLY WRITE)




RAS ONLY REFRESH CYCLE (W and A9 are Don't Care)




CAS BEFORE RAS REFRESH CYCLE (A0 to A9 are Don't Care)




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substate generator pump to establish the correct bias voltage. This is to be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize the various dynamic nodes internal to the module. During an extended inactive state of the module (greater than 4 milliseconds with device powered up), the wake up sequence (8 active cycles) will be necessary to assure proper device operation.

ADDRESSING THE RAM

The ten address bus pins on the device are time multiplexed with two separate 10-bit address fields that are strobed at the beginning of the memory cycle by two clocks (active negative) called the row address strobe (RAS) and the column address strobe (CAS). A total of twenty address bits will decode one of the 2.097,152 word locations in the module. The column address strobe follows the row address strobe by a specified minimum and maxium time called tRCD, which is the row to column strobe delay. This time interval is also referred to as the multiplex window which gives flexibility to a system designer to set up the external addresses into the RAM. These conditions have to be met for normal read or write cycles. This initial portion of the cycle accomplishes the normal addressing of the device. These are, however, two other variations in addressing the module, one is called the RAS only refresh cycle (described later) where a 9-bit row address field is presented on the input pins and latched by the RAS clock. The most significant bit on Row Address A9 is not required for refresh. The other variation, which is called page mode, allows the user to column access all words within a selected row. (See PAGE-MODE CYCLES section).

READ CYCLE

A read cycle is referred to as a normal read cycle to differentiate it from a page mode read cycle, which is covered in a later section.

The memory read cycle begins with the row addresses valid and the \overline{RAS} clock transitioning from V_{IH} to the V_{II} level. The CAS clock must also make a transition from VIH to the VIL level at the specified tBCD timing limits when the column addresses are latched. Both the RAS and CAS clocks trigger a sequence of events which are controlled by several delayed internal clocks. Also, these clocks are linked in such a manner that the access time of the device is independent of the address multiplex window. The only stipulation is that the CAS clock must be active before or at the t_{RCD} maximum specification for an access (data valid) from the RAS clock edge to be guaranteed $(t_{\mbox{RAC}})$. If the $t_{\mbox{RCD}}$ maximum condition is not met, the access (tCAC) from the CAS clock active transition will determine read access time. The external CAS signal is ignored until an internal \overline{RAS} signal is available. This gating feature on the \overline{CAS} clock will allow the external CAS signal to become active as soon as the row address hold time (t_{RAH}) specification has been met and defines the t_{RCD} minimum specification. The time difference between $t_{\mbox{\scriptsize RCD}}$ minimum and $t_{\mbox{\scriptsize RCD}}$ maximum can be used to absorb skew delays in switching the address bus from the row to column addresses and in generating the CAS clock.

Once the clocks have become active, they must stay active for the minimum (t_{RAS}) period for the \overline{RAS} clock and the mini-

mum (t_{CAS}) period for the \overline{CAS} clock. The \overline{RAS} clock must stay inactive for the minimum (t_{RP}) time. The former is for the completion of the cycle in progress, and the latter is for the device internal circuitry to be precharged for the next active cycle.

Data out is not latched and is valid as long as the \overline{CAS} clock is active; the output will switch to the three-state mode when the \overline{CAS} clock goes inactive. To perform a read cycle, the write $\overline{(W)}$ input must be held at the V_{IH} level from the time the \overline{CAS} clock makes its active transition (t_{RCS}) to the time when it transitions into the inactive (t_{RCH}) mode.

WRITE CYCLE

A write cycle is similar to a read cycle except that the write $\overline{(W)}$ clock must go active ($V_{\parallel}L$ level) at or before the \overline{CAS} clock goes active at a minimum t_{WCS} time. If the above condition is met, then the cycle in progress is referred to as an early write cycle. In an early write cycle, the write clock and the data in are referenced to the active transition of the \overline{CAS} clock edge. There are two important parameters with respect to the write cycle: the column strobe to write lead time (t_{CWL}) and the row strobe to write lead time (t_{RWL}). These define the minimum time that \overline{RAS} and \overline{CAS} clocks need to be active after the write operation has started (\overline{W} clock at $V_{\parallel}L$ level).

PAGE-MODE CYCLES

Page mode operation allows fast successive data operations at all 1024 column locations on a selected row. Page access (t_{CAC}) is typically half the regular \overline{RAS} clock access (t_{RAC}) on the Motorola 1M dynamic RAM. Page mode operation consists of holding the \overline{RAS} clock active while cycling the \overline{CAS} clock to access the column locations determined by the 10-bit column address field.

The page cycle is always initiated with a row address being provided and latched by the $\overline{\text{RAS}}$ clock, followed by the collumn address and $\overline{\text{CAS}}$ clock. From the timing illustrated, the initial cycle is a normal read or write cycle, that has been previously described, followed by the shorter $\overline{\text{CAS}}$ cycles (tpc). The $\overline{\text{CAS}}$ cycle time (tpc) consists of the $\overline{\text{CAS}}$ clock active time (tcAs), and $\overline{\text{CAS}}$ clock precharge time (tp) and two transitions. In practice, any combination of read and write cycles can be performed to suit a particular application.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Therefore, to retain the correct information, the module needs to be refreshed at least once every 16 milliseconds. This is accomplished by sequentially cycling through the 1024 row address locations every 16 milliseconds (i.e., at least one row every 15.6 microseconds). A normal read or write operation to the module will also refresh all the words associated with the particular row(s) decoded.

RAS-Only Refresh

In this refresh method, the system must perform a $\overline{\text{RAS}}$ -only cycle on 1024 row addresses every 16 milliseconds. The row addresses are latched in with the $\overline{\text{RAS}}$ clock, and the associated internal row locations are refreshed. As the heading implies, the $\overline{\text{CAS}}$ clock is not required and must be inactive or at a VI_{IH} level.

CAS Before RAS Refresh

This refresh cycle is initiated when $\overline{\text{HAS}}$ falls, after $\overline{\text{CAS}}$ has been low (by t_{CSR}). This activates the internal refresh counter which generates the row address to be refreshed. Externally applied addresses are ignored during the automatic refresh cycle. If the output buffer was off before the automatic refresh cycle, the output will stay in the high impedance state. If the output was enabled by $\overline{\text{CAS}}$ in the previous cycle, the data out will be maintained during the automatic refresh cycle as long as $\overline{\text{CAS}}$ is held active (hidden refresh).

Hidden Refresh

The hidden refresh method allows refresh cycles to be performed while maintaining valid data at the output pin. Hidden refresh is performed by holding \overline{CAS} at $V_{|L}$ and taking \overline{RAS} high and after a specified precharge period (tpp), executing a \overline{CAS} before \overline{RAS} refresh cycle. (See Figure 1.)

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of the device can be tested with a CAS before RAS refresh counter test. This refresh counter

test is performed with read and write operations. During this test, the internal refresh counter generates the row address, while the external address input supplies the column address. The entire array is refreshed after 1024 test cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed only after a minimum of 8 CAS before RAS initialization cycles. The test procedure is as follows:

- 1. Write "0"s into all memory cells (normal write mode).
- Select a column address, and read "0" out of the cell by performing CAS before RAS refresh counter test, read cycle. Repeat this operation 1024 times.
- Select a column address, and write "1" into the cell by performing CAS before RAS refresh counter test, write cycle. Repeat this operation 1024 times.
- 4. Read "1"s (normal read mode), which were written at step 3.
- 5. Repeat steps 1 to 4 using complement data.





Figure 1. Hidden Refresh Cycle



MOTOROLA SEMICONDUCTOR TECHNICAL DATA

256K × 36 Bit Dynamic Random Access Memory Module

The MCM36256S is a 9M, dynamic random access memory (DRAM) module organized as 262,144 \times 36 bits. The module is a 72-lead single-in-line memory module (SIMM) consisting of eight MCM514256A DRAMs housed in 20/26 J-lead small outline packages (SOJ) and four CMOS 256K \times 1 DRAMs housed in 18-lead PLCC packages, mounted on a substrate along with a 0.22 μF (min) decoupling capacitor mounted under each DRAM. The MCM514256A is a 1.0 μ CMOS high speed, dynamic random access memory organized as 262,144 four-bit words and fabricated with CMOS silicon-gate process technology.

- · Three-State Data Output
- · Early-Write Common I/O Capability
- · Fast Page Mode Capability
- · TTL-Compatible Inputs and Outputs
- RAS Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 512 Cycle Refresh: MCM36256 ≈ 8 ms (Max)
- Consists of Eight 256K × 4 DRAMs, Four 256K × 1 DRAMs, and Twelve 0.22 μF (Min) Decoupling Capacitors
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (t_{RAC}): MCM36256S-70 = 70 ns (Max) MCM36256S-80 = 80 ns (Max)

MCM36256S-10 = 100 ns (Max)


 Low Active Power Dissipation: MCM36256S-70 = 5.17 W (Max) MCM36256S-80 = 4.51 W (Max) MCM36256S-10 = 3.85 W (Max)

 Low Standby Power Dissipation: TTL Levels = 132 mW (Max) CMOS Levels = 66 mW (Max)

PIN OUT

Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	VSS	13	A1	25	DQ24	37	DQ17	49	DQ9	61	DQ14
2	DQ0	14	A2	26	DQ7	38	DQ35	50	DQ27	62	DQ33
3	DQ18	15	A3	27	DQ25	39	VSS	51	DQ10	63	DQ15
4	DQ1	16	A4	28	A7	40	CAS0	52	DQ28	64	DQ34
5	DQ19	17	A5	29	NC	41	CAS2	53	DQ11	65	DQ16
6	DQ2	18	A6	30	vcc	42	CAS3	54	DQ29	66	NC
7	DQ20	19	NC	31	A8	43	CAS1	55	DQ12	67	PD1
8	DQ3	20	DQ4	32	NC	44	RAS0	56	DQ30	68	PD2
9	DQ21	21	DQ22	33	NC	45	NC	57	DQ13	69	PD3
10	VCC	22	DQ5	34	RAS2	46	NC	58	DQ31	70	PD4
11	NC	23	DQ23	35	DQ26	47	W	59	VCC	71	NC
12	A0	24	DQ6	36	DQ8	48	NC	60	DQ32	72	VSS


MCM36256



PIN NAMES									
A0-A8 DQ0-DQ35 CAS0-CAS3 Colu PD1-PD4 RAS0, RAS2 R W VCC VSS NC	Data Input/Output mn Address Strobe Presence Detect ow Address Strobe Read/Write Input Power (+ 5 V)								

All power supply and ground pins must be connected for proper operation of the device.

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 1 to + 7	V
Voltage Relative to V _{SS} (For Any Pin Except V _{CC})	V _{in} , V _{out}	- 1 to + 7	٧
Data Output Current per DQ Pin	l _{out}	50	mA
Power Dissipation	PD	7.05	w
Operating Temperature Range	TA	0 to + 70	°C
Storage Temperature Range	T _{stq}	- 25 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high impedence circuits.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V	1
	V _{SS}	0	0	0		
Logic High Voltage, All Inputs	VIH	2.4	_	6.5	٧	1
Logic Low Voltage, All Inputs	V _{IL}	- 1.0	_	0.8	v	1

RECOMMENDED OPERATING CONDITIONS

Characteristic	Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current MCM36256-70, t _{RC} = 130 ns MCM36256-80, t _{RC} = 150 ns MCM36256-10, t _{RC} = 180 ns	I _{CC1}	 	940 820 700	mA	2
V_{CC} Power Supply Current (Standby) ($\overline{RAS} = \overline{CAS} = V_{IH}$)	lCC2	_	24	mA	
V_{CC} Power Supply Current During \overline{RAS} only Refresh Cycles MCM36256-70, t_{RC} = 130 ns MCM36256-80, t_{RC} = 150 ns MCM36256-10, t_{RC} = 180 ns	I _{CC3}	_ _ _	940 820 700	mA	2
V _{CC} Power Supply Current During Fast Page Mode Cycle MCM36256-70, t _{PC} = 40 ns MCM36256-80, t _{PC} = 45 ns MCM36256-10, t _{PC} = 55 ns	I _{CC4}	=	680 560 460	mA	2,3
V _{CC} Power Supply Current (Standby) (RAS = CAS = V _{CC} - 0.2 V)	l _{CC5}		12	mA	
V_{CC} Power Supply Current During \overline{CAS} Before \overline{RAS} Refresh Cycle MCM36256-70, t_{RC} = 130 ns MCM36256-80, t_{RC} = 150 ns MCM36256-10, t_{RC} = 180 ns	Icce	_	940 820 700	mA	2
Input Leakage Current (V _{SS} ≤ V _{in} ≤ V _{CC})	l _{lkg(l)}	- 120	120	μA	
Output Leakage Current (CAS at Logic 1, V _{SS} ≤ V _{out} ≤ V _{CC})	l _{lkg(O)}	- 10	+ 10	μА	
Output High Voltage (I _{OH} = - 5 mA)	VOH	2.4	_	٧	
Output Low Voltage (I _{OL} = 4.2 mA)	V _{OL}		0.4	V	

- All voltages referenced to V_{SS}.
 Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
 Measured with one address transition per page mode cycle.

CAPACITANCE (f = 1.0 MHz, T_A = 25°C, V_{CC} = 5 V, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Min	Max	Unit	Notes
Input Capacitance (A0-A8)	C _{I1}	_	75	pF	1
Input Capacitance (W)	C _{l2}	_	94	pF	1
Input Capacitance (RASO, RAS2)	C _{I3}	l –	52	pF	1
Input Capacitance (CASO-CAS3)	C ₁₄		31	pF	1
I/O Capacitance (DQ0-DQ7, DQ9-DQ16, DQ18-DQ25, DQ27-DQ34)	C _{DQ1}	_	17	pF	1
I/O Capacitance (DQ8, DQ17, DQ26, DQ35)	C _{DQ2}	_	22	pF	1

NOTE: 1. Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: C = 1 Δ t / Δ V.

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

READ AND WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Syn	lodr	мсма	36256-70	мсма	36256-80	мсм	36256-10		
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	^t RELREL	tRC	130	_	150	_	180	_	ns	5
Page Mode Cycle Time	†CELCEL	t _{PC}	40	_	45	_	55	_	ns	
Access Time from RAS	tRELQV	^t RAC		70	_	80	_	100	ns	6, 7
Access Time from CAS	^t CELQV	t _{CAC}	_	20	_	20	_	25	ns	6, 8
Access Time from Column Address	tAVQV	† _{AA}	_	35	_	40	_	50	ns	6, 9
Access Time from Precharge CAS	t _{CEHQV}	^t CPA	_	35	_	40	_	50	ns	6
CAS to Output in Low-Z	tCELQX	tCLZ	0	_	0	_	0	_	ns	6
Output Buffer and Turn-Off Delay	^t CEHQZ	^t OFF	0	20	0	20	0	20	ns	10
Transition Time (Rise and Fall)	tΤ	tŢ	3	50	3	50	3	50	ns	
RAS Precharge Time	[†] REHREL	tRP	50	_	60	_	70	_	ns	
RAS Pulse Width	^t RELREH	†RAS	70	10,000	80	10,000	100	10,000	ns	
RAS Pulse Width (Fast Page Mode)	^t RELREH	tRASP	70	100,000	80	100,000	100	100,000	ns	
RAS Hold Time	^t CELREH	tRSH	20	_	20	_	25	_	ns	
CAS Hold Time	^t RELCEH	tCSH	70	_	80	_	100	_	ns	
CAS Pulse Width	†CELCEH	tCAS	20	10,000	20	10,000	25	10,000	ns	
RAS to CAS Delay Time	†RELCEL	tRCD	20	50	20	60	25	75	ns	11
RAS to Column Address Delay Time	†RELAV	†RAD	15	35	15	40	20	50	ns	12

NOTES:

1. V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL}.

(continued)


- 2. An initial pause of 200 μs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IH} and V_{IH}) in a monotonic manner.
- AC measurements t_T = 5.0 ns.
- The specification for t_{RC} (min) is used only to indicate cycle time at which proper operation over the full temperature range (0°C≤T_A≤70°C) is assured.
- Measured with a current load equivalent to 2 TTL (- 200 μA, + 4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- 7. Assumes that $t_{RCD} \le t_{RCD}$ (max).
- Assumes that t_{RCD} ≥ t_{RCD} (max).
- Assumes that t_{RAD} ≥ t_{RAD} (max).
- 10.toff (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively to t_{CAC}.
- Operation within the t_{RAD} (max) limit ensures that t_{RAD} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max), then access time is controlled exclusively by t_{AA}.

READ AND WRITE CYCLES (Continued)


	Sym	ibol	мсма	36256-70	MCM	36256-80	MCM	36256-10	I	
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
CAS to RAS Precharge Time	^t CEHREL	tCRP	5		5	_	10		ns	
CAS Precharge Time (Page Mode Cyle Only)	†CEHCEL	tCP	10	_	10	_	10	_	ns	
Row Address Setup Time	†AVREL	†ASR	0		0	_	0	_	ns	
Row Address Hold Time	†RELAX	^t RAH	10	_	10	_	15		ns	
Column Address Setup Time	†AVCEL	†ASC	0	_	0	_	0	_	ns	
Column Address Hold Time	†CELAX	^t CAH	15	_	15	_	20	_	ns	
Column Address Hold Time Referenced to RAS	^t RELAX	t _{AR}	55	_	60	_	75	_	ns	
Column Address to RAS Lead Time	†AVREH	†RAL	35	_	40		50	_	ns	
Read Command Setup Time	tWHCEL	tRCS	0	_	0		0	_	ns	
Read Command Hold Time Referenced to CAS	[†] CEHWX	^t RCH	0	_	0	_	0		ns	13
Read Command Hold Time Referenced to RAS	tREHWX	tRRH	0	_	0	_	0	_	ns	13
Write Command Hold Time Referenced to CAS	tCELWH	twcH	15	_	15	_	20	_	ns	
Write Command Hold Time Referenced to RAS	^t RELWH	twcn	55		60	_	75	-	ns	
Write Command Pulse Width	tWLWH	twp	15		15	_	20	_	ns	
Write Command to RAS Lead Time	†WLREH	†RWL	20	_	20	_	25	_	ns	
Write Command to CAS Lead Time	†WLCEH	tcwL	20	_	20	_	25	_	ns	
Data in Setup Time	†DVCEL	t _{DS}	0	_	0	_	0		ns	14
Data in Hold Time	tCELDX	t _{DH}	15	_	15	_	20	_	ns	14
Data in Hold Time Referenced to RAS	[†] RELDX	^t DHR	55	_	60	_	75		ns	
Refresh Period	tRVRV	tRFSH	_	8	-	8	_	8	ms	
Write Command Setup Time	tWLCEL	twcs	0	_	0	-	0	_	ns	15
CAS Setup Time for CAS Before RAS Refresh	[†] RELCEL	· tcsr	10	_	10	_	10	_	ns	
CAS Hold Time for CAS Before RAS Refresh	†RELCEH	tCHR	30	_	30		30	_	ns	
CAS Precharge to CAS Active Time	†REHCEL	tRPC	0	_	0	_	0	_	ns	
CAS Precharge Time for CAS Before RAS Counter Test	^t CEHCEL	^t CPT	40	_	40	_	50	_	ns	
CAS Precharge Time	[†] CEHCEL	^t CPN	10	_	10	_	15	_	ns	
Fast Page Mode Cycle Time	†CELCELP	tPCP	45	_	45	_	55	_	ns	16
Output Buffer and Turn-Off Delay	[†] CEHQZP	tOFFP	0	25	0	25	0	25	ns	10,16
Access Time from Precharge CAS	^t CEHQVP	tCPAP		45		45		50	ns	6,16

- 13. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- 14. These parameters are referenced to CAS leading edge in random write cycles.
- 15. twcs is not a restrictive operating parameter. It is included in the data sheet as an electrical characteristic only; if twcs ≥ twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If this condition is not satisifed, the condition of the data out (at access time) is indeterminate.
- 16. This parameter applies to the parity bits only.


READ CYCLE




EARLY WRITE CYCLE




FAST PAGE MODE READ CYCLE




FAST PAGE MODE WRITE CYCLE (EARLY WRITE)




RAS ONLY REFRESH CYCLE (W and A8 are Don't Care)




CAS BEFORE RAS REFRESH CYCLE (W and A0 to A8 are Don't Care)




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the module. During an extended inactive state (greater than 8 milliseconds with the device powered up), a wake up sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The nine address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (RAS) and column address strobe (CAS), into two separate 9-bit address fields. A total of eighteen address bits, nine rows and nine columns, will decode one of the 262,144 word locations in the device. RAS active transition is followed by CAS active transition (active = V_{IL}, t_{RCD} minimum) for all read or write cycles. The delay between RAS and CAS active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external \overline{CAS} signal is ignored until an internal \overline{RAS} signal is available. This gate feature on the external \overline{CAS} clock enables the internal \overline{CAS} line as soon as the row address hold time (tRAH) specification is met (and defines tRCD minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the \overline{CAS} clock.

There are two other variations in addressing the 256K×4 module: RAS only refresh cycle and CAS before RAS refresh cycle. Both are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with either a normal random read cycle or a page mode read cycle. The normal read cycle is outlined here, while the page mode cycle is discussed in a separate section.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with \overline{RAS} and \overline{CAS} active transitions latching the desired bit location. The write (\overline{W}) input level must be high (V_{IH}) , t_{RCS} (minimum) before the \overline{CAS} active transition, to enable read mode.

Both the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. $\overline{\text{CAS}}$ controls read access time: $\overline{\text{CAS}}$ must be active before or at t_{RCD} maximum to guarantee valid data out (DQ) at t_{RAC} (access time from $\overline{\text{RAS}}$ active transition). If the t_{RCD} maximum is exceeded read access time is determined by the $\overline{\text{CAS}}$ active transition (t_{CAC}).

The RAS and CAS clocks must remain active for a minimum time of trans and transcription of transcription of transcription of transcriptions. The RAS and transcription of transc

WRITE CYCLE

The DRAM may be written by either an early write or a page mode early write cycle. Early write mode is discussed here, while page mode write operations are covered in another section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of $\overline{\mathbb{W}}$ to active $(V_{|L})$. Early write mode is distinguished by the active transition of $\overline{\mathbb{W}}$, with respect to $\overline{\mathsf{CAS}}$. Minimum active time $\mathsf{t}_{\mathsf{RAS}}$ and $\mathsf{t}_{\mathsf{CAS}}$, and precharge time t_{RP} apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time t_{WCS} before \overline{CAS} active transition. Data in (DQ) is referenced to \overline{CAS} in an early write cycle. \overline{FAS} and \overline{CAS} clocks must stay active for t_{RWL} and t_{CWL} , respectively, after the start of the early write operation to complete the cycle.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 512 column locations on a selected row of the module. Read access time in page mode (t_{CAC}) is typically half the regular \overline{RAS} clock access time, t_{RAC} . Page mode operation consists of keeping \overline{RAS} active while toggling \overline{CAS} between V_{IH} and V_{IL} . The row is latched by \overline{RAS} active transition, while each \overline{CAS} active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read or write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, $\overline{\text{CAS}}$ transitions to inactive for minimum t_{CP} , while $\overline{\text{RAS}}$ remains low (V_{IL}) . The second $\overline{\text{CAS}}$ active transition while $\overline{\text{RAS}}$ is low initiates the first page mode cycle (t_{PC}). Either a read or write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by t_{RASP} . Page mode operation is ended when $\overline{\text{RAS}}$ transitions to inactive, coincident with or following $\overline{\text{CAS}}$ inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge degrades with time and temperature, thus each bit must be periodically refreshed (recharged) to maintain the correct bit state. Bits in the MCM36512 require refresh every 8 milliseconds.

Refresh is accomplished by cycling through the 512 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM36512. Burst refresh, a refresh of all 512 rows consecutively, must be performed every 8 milliseconds on the MCM36512.

A normal read or write operation to the RAM will refresh all the bits associated with the particular row decoded. Three other methods of refresh, RAS-only refresh, CAS before RAS refresh, and Hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

 $\overline{\text{RAS}}$ -only refresh consists of $\overline{\text{RAS}}$ transition to active, latching the row address to be refreshed, while $\overline{\text{CAS}}$ remains high (V_{IH}) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CAS Before RAS Refresh

CAS before RAS refresh is enabled by bringing CAS active before RAS. This clock order actives an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh).

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding $\overline{\text{CAS}}$ active at the end of a read or write cycle, while $\overline{\text{RAS}}$ cycles inactive for $\overline{\text{Rp}}$ and back to active, starts the hidden refresh. This is essentially the execution of a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh from a cycle in progress (see Figure 1).

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of the device can be tested with a **CAS** before **RAS** refresh counter test. This refresh counter test is performed with read and write operations. During this

test, the internal refresh counter generates the row address, while the external address input supplies the column address. The entire array is refreshed after 512 test cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed only after a minimum of 8 CAS before RAS initialization cycles. The test procedure is as follows:

- 1. Write "0"s into all memory cells (normal write mode).
- Select a column address, and read "0" out of the cell by performing CAS before RAS refresh counter test, read cycle. Repeat this operation 512 times.
- Select a column address, and write "1" into the cell by performing CAS before RAS refresh counter test, write cycle. Repeat this operation 512 times.
- 4. Read "1"s (normal read mode), which were written at step 3.
- 5. Repeat steps 1 to 4 using complement data.





Figure 1. Hidden Refresh Cycle



512K × **36** Bit Dynamic Random Access Memory Module


The MCM36512S is an 18M, dynamic random access memory (DRAM) module organized as $524,288 \times 36$ bits. The module is a 72-lead double-sided single-in-line memory module (SIMM) consisting of sixteen MCM514256A DRAMs housed in 20/26 J-lead small outline packages (SOJ) and eight CMOS $256K \times 1$ DRAMs housed in 18-lead PLCC packages, mounted on a substrate along with a $0.22~\mu F$ (min) decoupling capacitor mounted under each DRAM. The MCM514256A is a $1.0~\mu$ CMOS high speed, dynamic random access memory organized as 262,144 four-bit words and fabricated with CMOS silicon-gate process technology.

- · Three-State Data Output
- Early-Write Common I/O Capability
- · Fast Page Mode Capability
- · TTL-Compatible Inputs and Outputs
- . RAS Only Refresh
- CAS Before RAS Refresh
- · Hidden Refresh
- 512 Cycle Refresh: MCM36512 = 8 ms (Max)
- Consists of Sixteen 256K \times 4 DRAMs, Eight 256K \times 1 DRAMs, and Twenty Four 0.22 μF (Min) Decoupling Capacitors
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (t_{RAC}): MCM36512S-70 = 70 ns (Max) MCM36512S-80 = 80 ns (Max) MCM36512S-10 = 100 ns (Max)
- Low Active Power Dissipation: MCM36512S-70 = 5.302 W (Max) MCM36512S-80 = 4.642 W (Max) MCM36512S-10 = 3.982 W (Max)
- Low Standby Power Dissipation: TTL Levels = 264 mW (Max) CMOS Levels = 132 mW (Max)

PIN OUT

Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	VSS	13	A1	25	DQ24	37	DQ17	49	DQ9	61	DQ14
2	DQ0	14	A2	26	DQ7	38	DQ35	50	DQ27	62	DQ33
3	DQ18	15	A3	27	DQ25	39	VSS	51	DQ10	63	DQ15
4	DQ1	16	A4	28	A7	40	CAS0	52	DQ28	64	DQ34
5	DQ19	17	A5	29	NC	41	CAS2	53	DQ11	65	DQ16
6	DQ2	18	A6	30	VCC	42	CAS3	54	DQ29	66	NC
7	DQ20	19	NC	31	A8	43	CAS1	55	DQ12	67	PD1
8	DQ3	20	DQ4	32	NC	44	RAS0	56	DQ30	68	PD2
9	DQ21	21	DQ22	33	RAS3	45	RAS1	57	DQ13	69	PD3
10	VCC	22	DQ5	34	RAS2	46	NC	58	DQ31	70	PD4
11	NC	23	DQ23	35	DQ26	47	W	59	V _{CC}	71	NC
12	A0	24	DQ6	36	DQ8	48	NC	60	DQ32	72	VSS

MCM36512



PIN NAMES
A0-A8 Address Inputs DQ0-DQ35 Data Input/Output CAS0-CAS3 Column Address Strobe PD1-PD4 Presence Detect RAS0-RAS3 Row Address Strobe W Read/Write Input VCC Power (+5 V) VSS Ground NC No Connection

All power supply and ground pins must be connected for proper operation of the device.

BLOCK DIAGRAM CAS0 DQ0-DQ3 1/01 1/01 CAS CAS 1/02 1/02 RAS RASO -RAS RAS1 1/03 o I/O3 Ō/Ē Ō/Ē w A0-A8 1/04 1/04 DQ4-DQ7 1/01 1/01 CAS CAS 1/02 1/02 RAS RAS 1/03 I/O3 0 Ō/Ē O/E $\overline{\mathbf{W}}$ A0-A8 1/04 w 1/04 A0-A8 0 DQ8 CAS CAS Din Din w RAS A0-A8 RAS 8A-0A Dou Dout CAST -DQ9-DQ12 1/01 1/01 CAS CAS 1/02 1/02 RAS RAS 1/03 1/03 O/E O/E $\overline{\mathsf{W}}$ 1/04 1/04 0 DQ13_DQ16 1/01 1/01 CAS CAS 1/02 1/02 RAS RAS 1/03 O I/O3 O/E 0/E W A0-A8 1/04 1/04 0 DQ17 CAS CAS Din Din RAS \overline{W} w Dout RAS 8A-0A Dout CAS2 DQ18-DQ21 1/01 1/01 CAS CAS 1/02 1/02 RAS2 RAS RAS RAS3 I/O3 I/O3 O/E 0/E w A0-A8 1/04 1/04 o DQ22-DQ25 1/01 1/01 CAS CAS 1/02 1/02 RAS RAS I/O3 I/O3 o O/E O/E $\overline{\mathbf{W}}$ A0-A8 1/04 1/04 0 DQ26 CAS CAS Din D_{out} RAS A0-A8 RAS CAS3 -1/01 1/01 CAS CAS 1/02 1/02 RAS RAS 1/03 0 I/O3 O/E O/E W A0-A8 1/04 1/04 0 DQ31-DQ34 1/01 1/01 CAS CAS 1/02 1/02 RAS RAS 1/03 0 1/03 O/E O/E $\overline{\mathsf{w}}$ A0-A8 1/04 1/04 DQ35 CAS CAS Din Din D_{out} w w Dout A0-A8 RAS A0-A8 U0-U23 V_{CC} 0.22 µF (MIN) U0-U23 V_{SS} PRESENCE DETECT PIN OUT 70 ns 80 ns 100 ns Pin Name PD1 NC NC NC v_{SS} PD2 V_{SS} NC ٧ss PD3 VSS ٧ss PD4 ٧ss

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	– 1 to + 7	V
Voltage Relative to V _{SS} (For Any Pin Except V _{CC})	V _{in} , V _{out}	– 1 to + 7	V
Data Output Current per DQ Pin	lout	50	mA
Power Dissipation	PD	7.23	W
Operating Temperature Range	TA	0 to + 70	°C
Storage Temperature Range	T _{stg}	- 25 to + 125	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high impedence circuits.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V	1
	V _{SS}	0	0	0		
Logic High Voltage, All Inputs	V _{IH}	2.4	_	6.5	V	1
Logic Low Voltage, All Inputs	VIL	-1.0	_	0.8	v	1

RECOMMENDED OPERATING CONDITIONS

Characteristic	Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current MCM36512-70, t _{RC} = 130 ns MCM36512-80, t _{RC} = 150 ns MCM36512-10, t _{RC} = 180 ns	lcc1	=	964 844 724	mA	2
V _{CC} Power Supply Current (Standby) (RAS = CAS = V _{IH})	I _{CC2}	_	48	mA	
V_{CC} Power Supply Current During \overline{RAS} only Refresh Cycles MCM36512-70, t_{RC} = 130 ns MCM36512-80, t_{RC} = 150 ns MCM36512-10, t_{RC} = 180 ns	Іссз	=	964 844 724	mA	2
V _{CC} Power Supply Current During Fast Page Mode Cycle MCM36512-70, tp _C = 40 ns MCM36512-80, tp _C = 45 ns MCM36512-10, tp _C = 55 ns	ICC4	=	704 584 484	mA	2,3
V _{CC} Power Supply Current (Standby) (RAS = CAS = V _{CC} − 0.2 V)	I _{CC5}	_	24	mA	
V_{CC} Power Supply Current During \overline{CAS} Before \overline{RAS} Refresh Cycle MCM36512-70, t_{RC} = 130 ns MCM36512-80, t_{RC} = 150 ns MCM36512-10, t_{RC} = 180 ns	Icc6	_ _ _	964 844 724	mA	2
Input Leakage Current (V _{SS} ≤ V _{in} ≤ V _{CC})	llkg(l)	- 240	240	μА	
Output Leakage Current (\overline{CAS} at Logic 1, $V_{SS} \le V_{out} \le V_{CC}$)	lkg(O)	- 20	20	μА	
Output High Voltage (I _{OH} = -5 mA)	VOH	2.4	_	٧	
Output Low Voltage (I _{OL} = 4.2 mA)	VOL	I –	0.4	٧	

- All voltages referenced to V_{SS}.
 Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
- 3. Measured with one address transition per page mode cycle.

CAPACITANCE (f = 1.0 MHz, T_A = 25°C, V_{CC} = 5 V, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Min	Max	Unit	Notes
Input Capacitance (A0–A8)	C _{I1}	I -	138	pF	1
Input Capacitance (W)	C _{l2}	_	178	pF	1
Input Capacitance (RASO-RAS3)	C _{I3}	_	52	pF	1
Input Capacitance (CASO-CAS3)	C _{I4}	I -	52	pF	1
I/O Capacitance (DQ0-DQ7, DQ9-DQ16, DQ18-DQ25, DQ27-DQ34)	C _{DQ1}	_	24	pF	1
I/O Capacitance (DQ8, DQ17, DQ26, DQ35)	C _{DQ2}	_	34	pF	1

NOTE: 1. Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: C = 1 Δ t / Δ V.

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

READ AND WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Syn	nbol	MCM:	36512-70	MCM	36512-80	MCM:	36512-10		
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	†RELREL	tRC	130	_	150	_	180	_	ns	5
Page Mode Cycle Time	tCELCEL	tPC	40	_	45	_	55	_	ns	
Access Time from RAS	t _{RELQV}	†RAC	_	70	_	80	_	100	ns	6, 7
Access Time from CAS	tCELQV	†CAC	_	20	_	20	-	25	ns	6, 8
Access Time from Column Address	tAVQV	†AA		35	_	40		50	ns	6, 9
Access Time from Precharge CAS	†CEHQV	[†] CPA	_	35	_	40	_	50	ns	6
CAS to Output in Low-Z	t _{CELQX}	tCLZ	0	_	0	_	0	_	ns	6
Output Buffer and Turn-Off Delay	^t CEHQZ	^t OFF	0	20	0	20	0	20	ns	10
Transition Time (Rise and Fall)	tŢ	tΤ	3	50	3	50	3	50	ns	
RAS Precharge Time	^t REHREL	tRP	50	_	60	_	70	_	ns	
RAS Pulse Width	^t RELREH	†RAS	70	10,000	80	10,000	100	10,000	ns	
RAS Pulse Width (Fast Page Mode)	^t RELREH	tRASP	70	100,000	80	100,000	100	100,000	ns	
RAS Hold Time	^t CELREH	^t RSH	20	_	20	_	25	_	ns	
CAS Hold Time	^t RELCEH	tCSH	70	_	80	_	100	_	ns	
CAS Pulse Width	^t CELCEH	tCAS	20	10,000	20	10,000	25	10,000	ns	
RAS to CAS Delay Time	tRELCEL.	tRCD	20	50	20	60	25	75	ns	11
RAS to Column Address Delay Time	†RELAV	tRAD	15	35	15	40	20	50	ns	12

- (continued)
- 1. VIH min and VIL max are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IH} and V_{IH}) in a monotonic manner.
- 4. AC measurements $t_T = 5.0 \text{ ns}$
- 5. The specification for t_{RC} (min) IS used only to indicate cycle time at which proper operation over the full temperature range (0°C \leq T_A \leq 70°C) is assured.
- Measured with a current load equivalent to 2 TTL (– 200 μA, + 4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- 7. Assumes that $t_{RCD} \le t_{RCD}$ (max).
- 8. Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- Assumes that t_{RAD} ≥ t_{RAD} (max).
- 10.toff (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively to t_{CAC}.
- 12. Operation within the tpAD (max) limit ensures that tpAC (max) can be met. tpAD (max) is specified as a reference point only; if tpAD is greater than the specified tpAD (max), then access time is controlled exclusively by tpA.

READ AND WRITE CYCLES (Continued)

	Sym	nbol	MCM:	36512-70	мсм	36512-80	MCM:	36512-10]	
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
CAS to RAS Precharge Time	tCEHREL.	tCRP	5	-	5	_	10	_	ns	
CAS Precharge Time (Page Mode Cyle Only)	†CEHCEL	tCP	10	_	10	_	10	_	ns	
Row Address Setup Time	tAVREL	†ASR	0	_	0		0	_	ns	
Row Address Hold Time	†RELAX	^t RAH	10	_	10		15	_	ns	
Column Address Setup Time	†AVCEL	tASC	0	_	0	_	0	_	ns	
Column Address Hold Time	†CELAX	^t CAH	15	_	15	_	20	_	ns	
Column Address Hold Time Referenced to RAS	tRELAX.	t _{AR}	55	_	60	_	75	_	ns	
Column Address to RAS Lead Time	†AVREH	tRAL	35	_	40	_	50	_	ns	
Read Command Setup Time	†WHCEL	tRCS	0	_	0	_	0	_	ns	
Read Command Hold Time Referenced to CAS	tCEHWX	^t RCH	0		0		0	_	ns	13
Read Command Hold Time Referenced to RAS	tREHWX	^t RRH	0		0	_	0	_	ns	13
Write Command Hold Time Referenced to CAS	tCELWH	twcH	15	_	15	_	20	_	ns	
Write Command Hold Time Referenced to RAS	tRELWH	twcr	55	_	60	_	75	_	ns	
Write Command Pulse Width	twlwh	twp	15		15		20	_	ns	
Write Command to RAS Lead Time	†WLREH	†RWL	20		20		25		ns	
Write Command to CAS Lead Time	†WLCEH	tCWL	20	_	20	_	25	_	ns	
Data in Setup Time	†DVCEL	t _{DS}	0	_	0	_	0		ns	14
Data in Hold Time	†CELDX	tDH	15	_	15	_	20	_	ns	14
Data in Hold Time Referenced to RAS	†RELDX	†DHR	55	_	60	_	75	_	ns	
Refresh Period	tRVRV	tRFSH	_	8	_	8	_	8	ms	
Write Command Setup Time	tWLCEL	twcs	0		0	_	0	_	ns	15
CAS Setup Time for CAS Before RAS Refresh	†RELCEL	tCSR	10	_	10	_	10	_	ns	
CAS Hold Time for CAS Before RAS Refresh	†RELCEH	tCHR	30	_	30		30	_	ns	
CAS Precharge to CAS Active Time	†REHCEL	tRPC	0		0	_	0	_	ns	
CAS Precharge Time for CAS Before RAS Counter Test	†CEHCEL	[†] CPT	40	_	40		50	_	ns	
CAS Precharge Time	†CEHCEL	tCPN	10	_	10	_	15	<u> </u>	ns	
Fast Page Mode Cycle Time	†CELCELP	tPCP	45	_	45	_	55	_	ns	17
Output Buffer and Turn-Off Delay	^t CEHQZP	tOFFP	0	25	0	25	0	25	ns	10,17
Access Time from Precharge CAS	†CEHQVP	tCPAP		45		45		50	ns	6,17


- 13. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
 14. These parameters are referenced to CAS leading edge in random write cycles.

^{15.} t_{WCS} is not a restrictive operating parameter. It is included in the data sheet as an electrical characteristic only; if t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If this condition is not satisifed, the condition of the data out (at access time) is indeterminate.


^{16.} To avoid bus contention and potential damage to the module, RAS0 and RAS1 may not be active low simultaneously. Similarly, RAS2 and RAS3 may not be simultaneously active low.

^{17.} This parameter applies to parity bits only.


READ CYCLE




EARLY WRITE CYCLE




FAST PAGE MODE READ CYCLE




FAST PAGE MODE WRITE CYCLE (EARLY WRITE)




RAS ONLY REFRESH CYCLE (W and A9 are Don't Care)




CAS BEFORE RAS REFRESH CYCLE (W and A0 to A9 are Don't Care)




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the module. During an extended inactive state (greater than 8 milliseconds with the device powered up), a wake up sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The nine address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (RAS) and column address strobe (CAS), into two separate 9-bit address fields. A total of eighteen address bits, nine rows and nine columns, will decode one of the 262,144 word locations in the device. RAS active transition is followed by CAS active transition (active = V_{IL}, t_{RCD} minimum) for all read or write cycles. The delay between RAS and CAS active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external \overline{CAS} signal is ignored until an internal \overline{RAS} signal is available. This gate feature on the external \overline{CAS} clock enables the internal \overline{CAS} line as soon as the row address hold time (t_{RAH}) specification is met (and defines t_{RCD} minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the \overline{CAS} clock.

There are two other variations in addressing the 256K×4 module: RAS only refresh cycle and CAS before RAS refresh cycle. Both are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with either a normal random read cycle or a page mode read cycle. The normal read cycle is outlined here, while the page mode cycle is discussed in a separate section.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with \overline{RAS} and \overline{CAS} active transitions latching the desired bit location. The write (\overline{W}) input level must be high (V_{IH}) , t_{RCS} (minimum) before the \overline{CAS} active transition, to enable read mode.

Both the $\overline{\text{NAS}}$ and $\overline{\text{CAS}}$ clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. $\overline{\text{CAS}}$ controls read access time: $\overline{\text{CAS}}$ must be active before or at $\overline{\text{1RCD}}$ maximum to guarantee valid data out (DQ) at $\overline{\text{1RAC}}$ (access time from $\overline{\text{RAS}}$ active transition). If the $\overline{\text{1RCD}}$ maximum is exceeded, read access time is determined by the $\overline{\text{CAS}}$ active transition ($\overline{\text{1CAC}}$).

The RAS and CAS clocks must remain active for a minimum time of tras and tras respectively, to complete the read cycle. We must remain high throughout the cycle, and for time trans or CAS inactive transition, respectively, to maintain the data at that bit location. Once RAS transitions to inactive, it must remain inactive for a minimum time of transition to precharge the internal device circuitry for the next active cycle. DQ is valid, but not latched, as long as the CAS clock is active. When the CAS clock transitions to inactive, the output will switch to High Z, tors after the inactive transition.

WRITE CYCLE

The DRAM may be written by either an early write or a page mode early write cycle. Early write mode is discussed here, while page mode write operations are covered in another section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of \overline{W} to active $(V_{|L})$. Early write mode is distinguished by the active transition of \overline{W} , with respect to \overline{CAS} . Minimum active time t_{RAS} and t_{CAS} , and precharge time t_{RP} apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time t_{WCS} before \overline{CAS} active transition. Data In (DQ) is referenced to \overline{CAS} in an early write cycle. \overline{RAS} and \overline{CAS} clocks must stay active for t_{RWL} and t_{CWL} , respectively, after the start of the early write operation to complete the cycle.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 512 column locations on a selected row of the module. Read access time in page mode (t_{CAC}) is typically half the regular $\overline{A}\overline{A}S$ clock access time, t_{RAC} . Page mode operation consists of keeping $\overline{R}AS$ active while toggling $\overline{C}AS$ between V_{IH} and V_{IL} . The row is latched by $\overline{R}AS$ active transition, while each $\overline{C}AS$ active transition allows selection of a new column location on the row

A page mode cycle is initiated by a normal read or write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, \overline{CAS} transitions to inactive for minimum t_{CP} , while \overline{RAS} remains low (V_{IL}) . The second \overline{CAS} active transition while \overline{RAS} is low initiates the first page mode cycle (t_{PC}) . Either a read or write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by t_{RASP} . Page mode operation is ended when \overline{RAS} transitions to inactive, coincident with or following \overline{CAS} inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge degrades with time and temperature, thus each bit must be periodically refreshed (recharged) to maintain the correct bit state. Bits in the MCM36512 require refresh every 8 milliseconds.

Refresh is accomplished by cycling through the 512 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM36512. Burst refresh, a refresh of all 512 rows consecutively, must be performed every 8 milliseconds on the MCM36512.

A normal read or write operation to the RAM will refresh all the bits associated with the particular row decoded. Three other methods of refresh, RAS-only refresh, CAS before RAS refresh, and Hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

 \overline{RAS} -only refresh consists of \overline{RAS} transition to active, latching the row address to be refreshed, while \overline{CAS} remains high (V_{IH}) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CAS Before RAS Refresh

CAS before RAS refresh is enabled by bringing CAS active before RAS. This clock order actives an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh).

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding $\overline{\text{CAS}}$ active at the end of a read or write cycle, while $\overline{\text{RAS}}$ cycles inactive for tag and back to active, starts the hidden refresh. This is essentially the execution of a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh from a cycle in progress (see Figure 1).

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of the device can be tested with a **CAS before RAS refresh counter test**. This refresh counter test is performed with read and write operations. During this

test, the internal refresh counter generates the row address, while the external address input supplies the column address. The entire array is refreshed after 512 test cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed only after a minimum of 8 CAS before RAS initialization cycles. The test procedure is as follows:

- 1. Write "0"s into all memory cells (normal write mode).
- Select a column address, and read "0" out of the cell by performing CAS before RAS refresh counter test, read cycle. Repeat this operation 512 times.
- Select a column address, and write "1" into the cell by performing CAS before RAS refresh counter test, write cycle. Repeat this operation 512 times.
- Read "1"s (normal read mode), which were written at step 3.
- 5. Repeat steps 1 to 4 using complement data.





Figure 1. Hidden Refresh Cycle



MOTOROLA SEMICONDUCTOR TECHNICAL DATA

1M × 40 Bit Dynamic Random Access Memory Module for Error Correction Applications


The MCM40100S and MCM40L100S are 40M, dynamic random access memory (DRAM) modules organized as 1,048,576 \times 40 bits. The module is a 72-lead single-in-line memory module (SIMM) consisting of ten MCM54400AN DRAMs housed in 20/26 J-lead small outline packages (SOJ), mounted on a substrate along with a 0.22 μF (min) decoupling capacitor mounted under each DRAM. The MCM54400AN is a CMOS high speed, dynamic random access memory organized as 1,048,576 four-bit words and fabricated with CMOS silicon-gate process technology.

- · Three-State Data Output
- · Early-Write Common I/O Capability
- · Fast Page Mode Capability
- TTL-Compatible Inputs and Outputs
- RAS Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 1024 Cycle Refresh: MCM40100 = 16 ms (Max) MCM40L100 = 128 ms (Max)
- Consists of Ten 1M \times 4 DRAMs, and Ten 0.22 μF (Min) Decoupling Capacitors
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (t_{RAC}):
 MCM40100S-70 = 70 ns (Max)
 MCM40100S-80 = 80 ns (Max)
 MCM40100S-10 = 100 ns (Max)
- Low Active Power Dissipation: MCM40100S-70 = 5.50 W (Max) MCM40100S-80 = 4.68 W (Max) MCM40100S-10 = 4.13 W (Max)
- Low Standby Power Dissipation: TTL Levels = 110 mW (Max) CMOS Levels (MCM40100) = 55 mW (Max) (MCM40L100) = 11 mW (Max)

PIN OUT

Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	V _{SS}	13	A1	25	DQ22	37	ECC3	49	DQ8	61	DQ13
2	DQ0	14	A2	26	DQ7	38	ECC4	50	DQ24	62	DQ20
3	DQ16	15	A3	27	DQ23	39	VSS	51	DQ9	63	DQ14
4	DQ1	16	A4	28	A7	40	CAS0	52	DQ25	64	DQ31
5	DQ17	17	A5	29	ECC0	41	CAS2	53	DQ10	65	DQ15
6	DQ2	18	A6	30	VCC	42	CAS3	54	DQ26	66	ECC6
7	DQ18	19	NC	31	A8	43	CAS1	55	DQ11	67	PD1
8	DQ3	20	DQ4	32	A9	44	RAS0	56	DQ27	68	PD2
9	DQ19	21	DQ20	33	NC	45	NC	57	DQ12	69	PD3
10	VCC	22	DQ5	34	RAS2	46	ECC5	58	DQ28	70	PD4
11	NC	23	DQ21	35	ECC1	47	W	59	VCC	71	ECC7
12	A0	24	DQ6	36	ECC2	48	CD	60	DQ29	72	V _{SS}

MCM40100 MCM40L100




PIN NAI	IES
A0-A9 DQ0-DQ31 ECC0-ECC7 . Error	Data Input/Output Correction Data I/O
CASO-CAS3 Colu	
<u>PD1</u> P <u>D4</u>	
RAS0, RAS2 P	
<u>W</u>	
CD Con	
Vcc	
Vss	Ground

All power supply and ground pins must be connected for proper operation of the device.

..... No Connection

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 1 to + 7	V
Voltage Relative to V _{SS} (For Any Pin Except V _{CC})	V _{in} , V _{out}	- 1 to + 7	V
Data Output Current per DQ Pin	lout	50	mA
Power Dissipation	PD	7.5	W
Operating Temperature Range	TA	0 to + 70	°C
Storage Temperature Range	T _{stq}	- 25 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high impedence circuits.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧	1
	VSS	0	0	0		
Logic High Voltage, All Inputs	VIH	2.4	_	6.5	٧	1
Logic Low Voltage, All Inputs	V _{IL}	-1.0	_	0.8	V	1

RECOMMENDED OPERATING CONDITIONS

Characteris	tic	Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current	MCM40100-70, t _{RC} = 130 ns MCM40100-80, t _{RC} = 150 ns MCM40100-10, t _{RC} = 180 ns	lCC1	=	1000 850 750	mA	2
V_{CC} Power Supply Current (Standby) (\overline{RAS} =	CAS = V _{IH})	I _{CC2}	_	20	mA	
V _{CC} Power Supply Current During RAS only Refresh Cycles	MCM40100-70, t _{RC} = 130 ns MCM40100-80, t _{RC} = 150 ns MCM40100-10, t _{RC} = 180 ns	I _{CC3}	=	1000 850 750	mA	2
V _{CC} Power Supply Current During Fast Page Mode Cycle	MCM40100-70, tp _C = 45 ns MCM40100-80, tp _C = 50 ns MCM40100-10, tp _C = 60 ns	I _{CC4}	=	700 600 550	mA	2,3
V _{CC} Power Supply Current (Standby) (RAS =	CAS = V _{CC} - 0.2 V) MCM40100 MCM40L100	ICC5	=	10 2	mA	
V _{CC} Power Supply Current During CAS Before RAS Refresh Cycle	MCM40100-70, t _{RC} = 130 ns MCM40100-80, t _{RC} = 150 ns MCM40100-10, t _{RC} = 180 ns	ICC6	_	1000 850 750	mA	2
V_{CC} Power Supply Current Battery Backup M CAS = \overline{CAS} before \overline{RAS} Cycling or 0.2V; \overline{W} ,	ode (t _{RC} = 125µs; t _{RAS} = 1µs; DQ, A0-A9 = VCC-0.2V or 0.2V) MCM40L100 only	ICC7		3.0	mA	2,4
Input Leakage Current ($V_{SS} \le V_{in} \le V_{CC}$)		likg(I)	- 100	+ 100	μА	
Output Leakage Current (CAS at Logic 1, VSS	$S \le V_{out} \le V_{CC}$	l _{lkg(O)}	- 20	20	μА	
Output High Voltage (I _{OH} = -5 mA)		VOH	2.4		V	
Output Low Voltage (I _{OL} = 4.2 mA)		VOL	-	0.4	V	

- All voltages referenced to V_{SS}.
 Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
- 4. Measured with one address transition per page mode cycle.
- 3. t_{RAS} (Max) = 1 µs is only applied to refresh of battery backup. t_{RAS} (Max) = 10µs is applied to functional operating.

CAPACITANCE (f = 1.0 MHz, T_A = 25°C, V_{CC} = 5 V, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Min	Max	Unit	Notes
Input Capacitance (A0–A9)	C _{I1}	_	60	pF	1
Input Capacitance (\overline{W})	C _{I2}	_	80	pF	1
Input Capacitance (RASO, RAS2)	C _{I3}	_	45	pF	1
Input Capacitance (CASO-CAS3)	C ₁₄	_	31	pF	1
I/O Capacitance (DQ0-DQ31)	C _{DQ1}		17	pF	1
I/O Capacitance (ECC0–ECC7)	C _{DQ2}	_	17	pF	1

NOTE: 1. Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: C = 1 Δ t / Δ V.

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_{\Delta} = 0 \text{ to } 70^{\circ}\text{C}, \text{Unless Otherwise Noted})$

READ AND WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Symt	ool	4010 40L1		4010 40L1	0-80 00-80	4010 40L1	0–10 00-10		
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	†RELREL	^t RC	130	_	150	_	180	-	ns	5
Fast Page Mode Cycle Time	†CELCEL	tPC	45	_	50	_	60	_	ns	
Access Time from RAS	†RELQV	†RAC	_	70	_	80	_	100	ns	6, 7
Access Time from CAS	†CELQV	†CAC		20	_	20	_	25	ns	6, 8
Access Time from Column Address	†AVQV	tAA	_	35	_	40	_	50	ns	6, 9
Access Time from Precharge CAS	t _{CEHQV}	^t CPA	_	40	_	45	_	55	ns	6
CAS to Output in Low-Z	tCELQX	tCLZ	0	_	0	_	0	_	ns	6
Output Buffer and Turn-Off Delay	tCEHQZ	^t OFF	0	20	0	20	0	20	ns	10
Transition Time (Rise and Fall)	tŢ	tŢ	3	50	3	50	3	50	ns	
RAS Precharge Time	†REHREL	t _{RP}	50	_	60		70	_	ns	
RAS Pulse Width	†RELREH	†RAS	70	10 k	80	10 k	100	10 k	ns	
RAS Pulse Width (Fast Page Mode)	†RELREH	tRASP	70	200 k	80	200 k	100	200 k	ns	
RAS Hold Time	^t CELREH	tRSH	20		20	T -	25	_	ns	
CAS Hold Time	†RELCEH	tcsh	70	_	80	_	100	_	ns	
CAS Precharge to RAS Hold Time	tCEHREH	†RHCP	40	_	45	_	55		ns	
CAS Pulse Width	†CELCEH	tCAS	20	10 k	20	10 k	25	10 k	ns	
RAS to CAS Delay Time	†RELCEL	tRCD	20	50	20	60	25	75	ns	11
RAS to Column Address Delay Time	t _{RELAV}	t _{RAD}	15	35	15	40	20	50	ns	12
CAS to RAS Precharge Time	†CEHREL	tCRP	5	_	5	_	10	_	ns	
CAS Precharge Time	†CEHCEL	tCP	10	_	10	_	10	_	ns	

NOTES:


- (continued)
- 1. VIH min and VIL max are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL. 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- 4. AC measurements $t_T = 5.0$ ns.
- 5. The specification for t_{RC} (min) is used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
- 6. Measured with a current load equivalent to 2 TTL (-200 μA, +4 mA) loads and 100 pF with the data output trip points set at VOH = 2.0 V and $V_{OL} = 0.8 V$.
- 7. Assumes that $t_{RCD} \le t_{RCD}$ (max).
- Assumes that t_{RCD} ≥ t_{RCD} (max).
- Assumes that t_{RAD} ≥ t_{RAD} (max).
 t_{OFF} (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- 12. Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA}.


READ AND WRITE CYCLES (Continued)


	Symt	ool		0-70 00-70		40100-80 40L100-80		0-10 00-10		
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Row Address Setup Time	†AVREL	t _{ASR}	0	_	0	_	0	_	ns	
Row Address Hold Time	^t RELAX	tRAH	10	_	10	_	15	_	ns	
Column Address Setup Time	†AVCEL	tASC	0	_	0		0	_	ns	
Column Address Hold Time	^t CELAX	t _{CAH}	15	_	15	_	20	_	ns	
Column Address to RAS Lead Time	^t AVREH	^t RAL	35	_	40	_	50		ns	
Read Command Setup Time	tWHCEL	tRCS	0	_	0	_	0	_	ns	
Read Command Hold Time Referenced to CAS	^t CEHWX	^t RCH	0	_	0	_	0	_	ns	13
Read Command Hold Time Referenced to RAS	^t REHWX	^t RRH	0		0	_	0	_	ns	13
Write Command Hold Time Referenced to CAS	^t CELWH	†WCH	15	_	15	_	20	_	ns	
Write Command Pulse Width	tWLWH	twp	15	_	15	l –	20	_	ns	
Write Command to RAS Lead Time	twlreh	†RWL	20	_	20	_	25	_	ns	1
Write Command to CAS Lead Time	tWLCEH	tCWL	20	_	20	_	25	_	ns	
Data in Setup Time	^t DVCEL	tDS	0		0		0	_	ns	14
Data in Hold Time	[†] CELDX	tDH	15	_	15	_	20	_	ns	14
Refresh Period MCM40100 MCM40L100	^t RVRV	tRFSH	_	16 128	_	16 128	_	16 128	ms	
Write Command Setup Time	tWLCEL	twcs	0	_	0	_	0	_	ns	15
CAS Setup Time for CAS Before RAS Refresh	^t RELCEL	^t CSR	5	_	5	_	5	_	ns	
CAS Hold Time for CAS Before RAS Refresh	†RELCEH	^t CHR	15	_	15	_	20	_	ns	
RAS Precharge to CAS Active Time	†REHCEL	tRPC	0	_	0	_	0	_	ns	
CAS Precharge Time for CAS Before RAS Counter Time	[†] CEHCEL	^t CPT	40	_	40	_	50	_	ns	
Write to RAS Precharge Time (CAS Before RAS Refresh)	^t WHREL	tWRP	10	_	10	_	10	_	ns	
Write to RAS Hold Time (CAS Before RAS Refresh)	^t RELWL	twrh	10	_	10	_	10	_	ns	

NOTES:


- 13. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
 14. These parameters are referenced to CAS leading edge in early write cycles and to W leading edge in late write cycles.
 15. t_{WCS} is not a restrictive operating parameter. It is included in the data sheet as an electrical characteristic only; if t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle and the data out pin will remain in open circuit (high impedance) throughout the entire cycle. If this condition is not satisfied, the condition of the data out (at access time) is indeterminate.









FAST PAGE MODE EARLY WRITE CYCLE




RAS ONLY REFRESH CYCLE (W is Don't Care)




CAS BEFORE RAS REFRESH CYCLE (A0-A9 is Don't Care)




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (EARLY WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the module. During an extended inactive state (greater than 16 milliseconds with the device powered up), a wake up sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The ten address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (RAS) and column address strobe (CAS), into two separate 10-bit address fields. A total of twenty address bits, ten rows and ten columns, will decode one of the 1,048,576 word locations in the device. RAS active transition is followed by CAS active transition (active = V_{IL} , tRCD minimum) for all read or write cycles. The delay between RAS and CAS active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external $\overline{\text{CAS}}$ signal is ignored until an internal $\overline{\text{RAS}}$ signal is available. This "gate" feature on the external $\overline{\text{CAS}}$ clock enables the internal $\overline{\text{CAS}}$ line as soon as the row address hold time (tRAH) specification is met (and defines tRCD minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the $\overline{\text{CAS}}$ clock.

There are three other variations in addressing the module:

RAS only refresh cycle, CAS before RAS refresh cycle, and page mode. All three are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with either a "normal" random read cycle or a page mode read cycle. The normal read cycle is outlined here, while the page mode cycle is discussed in a separate section.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with \overline{RAS} and \overline{CAS} active transitions latching the desired bit location. The write (\overline{W}) input level must be high (V_{IH}) , t_{RCS} (minimum) before the \overline{CAS} active transition, to enable read mode.

Both the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. $\overline{\text{CAS}}$ controls read access time: $\overline{\text{CAS}}$ must be active before or at t_{RCD} maximum to guarantee valid data out (DQ) at t_{RAC} (access time from $\overline{\text{RAS}}$ active transition). If the t_{RCD} maximum is exceeded, read access time is determined by the $\overline{\text{CAS}}$ clock active transition (t_{CAC}).

The RAS and CAS clocks must remain active for a minimum time of t_{RAS} and t_{CAS} respectively, to complete the read cycle. W must remain high throughout the cycle, and for time t_{RRH} or t_{RCH} after RAS or CAS inactive transition, respectively, to maintain the data at that bit location. Once RAS transitions to inactive, it must remain inactive for a minimum time of t_{RP} to precharge the internal device circuitry for the next active cycle. DQ is valid, but not latched, as long as the CAS clock is active. When the CAS clock transitions to inactive, the output

will switch to High Z (three-state) t_{OFF} after the inactive transition

WRITE CYCLE

The user can write to the DRAM with either an early write or a page mode early write cycle. Early write mode is discussed here, while page mode write operations are covered in a separate section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of \overline{W} to active (V_{IL}). Early write mode is distinguished by the active transition of \overline{W} , with respect to \overline{CAS} . Minimum active time t_{RAS} and t_{CAS} , and precharge time t_{RAS} apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time t_{WCS} before \overline{CAS} active transition. Data in (DQ) is referenced to \overline{CAS} in an early write cycle. \overline{RAS} and \overline{CAS} clocks must stay active for t_{RWL} and t_{CWL} , respectively, after the start of the early write operation to complete the cycle.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 1024 column locations on a selected row of the module. Read access time in page mode (t_{CAC}) is typically half the regular RAS clock access time, t_{RAC} . Page mode operation consists of keeping RAS active while toggling CAS between v_{IH} and v_{IL} . The row is latched by RAS active transition, while each CAS active transition allows selection of a new column location on the row

A page mode cycle is initiated by a normal read or write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, \overline{CAS} transitions to inactive for minimum t_{CP} , while \overline{RAS} remains low (V_{IL}). The second \overline{CAS} active transition while \overline{RAS} is low initiates the first page mode cycle (tpc). Either a read or write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by tpage. Page mode operation is ended when \overline{RAS} transitions to inactive, coincident with or following \overline{CAS} inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the MCM40100 require refresh every 16 milliseconds, while refresh time for the MCM40L100 is 128 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM40100, and 124.8 microseconds for the MCM40100. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 16 milliseconds on the MCM40100 and 128 milliseconds on the MCM401100.

A normal read or write operation to the RAM will refresh all the bits associated with the particular row decoded. Three other methods of refresh, RAS-only refresh, CAS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

 \overline{RAS} -only refresh consists of \overline{RAS} transition to active, latching the row address to be refreshed, while \overline{CAS} remains high (V_{IH}) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CAS Before RAS Refresh

 $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh is enabled by bringing $\overline{\text{CAS}}$ active before $\overline{\text{RAS}}$. This clock order actives an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh). $\overline{\text{W}}$ must be inactive for time t_{WRP} before and time t_{WRH} after $\overline{\text{RAS}}$ active transition to prevent switching the device into a **test mode cycle**.

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding \overline{CAS} active at the end of a read or write cycle, while \overline{RAS} cycles inactive for t_{RP} and back to active, starts the hidden refresh. This is essentially the execution of a \overline{CAS} before \overline{RAS} refresh from a cycle in progress (see Figure 1). \overline{W} is subject to the same conditions with respect to \overline{RAS} active transition (to prevent test mode cycle) as in \overline{CAS} before \overline{RAS} refresh.

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of the device can be tested with a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh counter test. This refresh counter test is performed with read and write operations. During this test, the internal refresh counter generates the row address, while the external address input supplies the column address. The entire array is refreshed after 1024 test cycles, as indicated by the check data written in each row. See $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh counter test cycle timing diagram.

The test can be performed only after a minimum of 8 CAS before RAS initialization cycles. The test procedure is as follows:

- 1. Write "0"s into all memory cells (normal write mode).
- Select a column address, and read "0" out of the cell by performing CAS before RAS refresh counter test, read cycle. Repeat this operation 1024 times.
- Select a column address, and write "1" into the cell by performing CAS before RAS refresh counter test, write cycle. Repeat this operation 1024 times.
- Read "1"s (normal read mode), which were written at step 3.
- 5. Repeat steps 1 to 4 using complement data.





Figure 1. Hidden Refresh Cycle

ORDERING INFORMATION (Order by Full Part Number)



MOTOROLA SEMICONDUCTOR TECHNICAL DATA

2M × 40 Bit Dynamic Random Access Memory Module

for Error Correction Applications

The MCM40200S and MCM40L200S are 80M, dynamic random access memory (DRAM) modules organized as 2,097,152 \times 40 bits. The module is a double-sided 72-lead single-in-line memory module (SIMM) consisting of twenty MCM54400AN DRAMs housed in 20/26 J-lead small outline packages (SOJ), mounted on a substrate along with a 0.22 μF (min) decoupling capacitor mounted under each DRAM. The MCM54400AN is a CMOS high speed, dynamic random access memory organized as 1,048,576 four-bit words and fabricated with CMOS silicon-gate process technology.

- Three-State Data Output
- Early-Write Common I/O Capability
- · Fast Page Mode Capability
- . TTL-Compatible Inputs and Outputs
- RAS Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 1024 Cycle Refresh: MCM40200 = 16 ms (Max) MCM40L200 = 128 ms (Max)
- Consists of Twenty 1M × 4 DRAMs, and Twenty 0.22 μF (Min) Decoupling Capacitors
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (t_{RAC}): MCM40200S-70 = 70 ns (Max)

MCM40200S-80 = 80 ns (Max) MCM40200S-10 = 100 ns (Max)

Low Active Power Dissipation: MCM40200S-70 = 5.61 W (Max)

MCM40200S-80 = 4.79 W (Max) MCM40200S-10 = 4.24 W (Max)

· Low Standby Power Dissipation:


TTL Levels = 220 mW (Max)

CMOS Levels (MCM40200) = 110 mW (Max) (MCM40L200) = 22 mW (Max)

PIN OUT

Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	VSS	13	A1	25	DQ22	37	ECC3	49	DQ8	61	DQ13
2	DQ0	14	A2	26	DQ7	38	ECC4	50	DQ24	62	DQ20
3	DQ16	15	A3	27	DQ23	39	VSS	51	DQ9	63	DQ14
4	DQ1	16	A4	28	A7	40	CAS0	52	DQ25	64	DQ31
5	DQ17	17	A5	29	ECC0	41	CAS2	53	DQ10	65	DQ15
6	DQ2	18	A6	30	VCC	42	CAS3	54	DQ26	66	ECC6
7	DQ18	19	NC	31	A8	43	CAS1	55	DQ11	67	PD1
8	DQ3	20	DQ4	32	A9	44	RAS0	56	DQ27	68	PD2
9	DQ19	21	DQ20	33	RAS3	45	RAS1	57	DQ12	69	PD3
10	VCC	22	DQ5	34	RAS2	46	ECC5	58	DQ28	70	PD4
11	NC	23	DQ21	35	ECC1	47	W	59	VCC	71	ECC7
12	A0	24	DQ6	36	ECC2	48	CD	60	DQ29	72	VSS


MCM40200 MCM40L200



PIN NAMES
A0-A9 Address Inputs DQ0-DQ31 Data Input/Output ECC0-ECC7 Error Correction Data I/O CASO-CAS3 Column Address Strobe PD1-PD4 Presence Detect RAS0-RAS2 Row Address Strobe W Read/Write Input CD Configuration Detection VCC Power (+ 5 V)
Vee Ground
VSS Ground NC No Connection

All power supply and ground pins must be connected for proper operation of the device.

$2M \times 40$ BLOCK DIAGRAM



Pres	ence Det	ect Pin O	ut
Pin Name	70 ns	80 ns	100 ns
PD1 PD2 PD3 PD4	NC NS S	NC NC NC VSS	NC NC VSS VSS
CD	VSS	VSS	VSS

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	– 1 to + 7	٧
Voltage Relative to V _{SS} (For Any Pin Except V _{CC})	V _{in} , V _{out}	- 1 to + 7	V
Data Output Current per DQ Pin	lout	50	mA
Power Dissipation	PD	7.65	w
Operating Temperature Range	TA	0 to + 70	°C
Storage Temperature Range	T _{stq}	- 25 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high impedence circuits.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	V _{CC}	4.5	5.0	5.5	٧	1
	V _{SS}	0	0	0		
Logic High Voltage, All Inputs	VIH	2.4	_	6.5	٧	1
Logic Low Voltage, All Inputs	V _{IL}	- 1.0	_	0.8	٧	1

RECOMMENDED OPERATING CONDITIONS

Character	istic	Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current	MCM40200-70, t_{RC} = 130 ns MCM40200-80, t_{RC} = 150 ns MCM40200-10, t_{RC} = 180 ns	ICC1		1020 870 770	mA	2
V _{CC} Power Supply Current (Standby) (RAS	= CAS = V _{IH})	lCC2	_	40	mA	
V _{CC} Power Supply Current During RAS only Refresh Cycles	MCM40200-70, t_{RC} = 130 ns MCM40200-80, t_{RC} = 150 ns MCM40200-10, t_{RC} = 180 ns	lCC3	=	1020 870 770	mA	2
V _{CC} Power Supply Current During Fast Page Mode Cycle	MCM40200-70, t_{PC} = 45 ns MCM40200-80, t_{PC} = 50 ns MCM40200-10, t_{PC} = 60 ns	ICC4	=	720 620 570	mA	2, 3
V _{CC} Power Supply Current (Standby) (RAS	= CAS = V _{CC} - 0.2 V) MCM40200 MCM40L200	ICC5	=	20 4	mA	
V _{CC} Power Supply Current During CAS Before RAS Refresh Cycle	MCM40200-70, t_{RC} = 130 ns MCM40200-80, t_{RC} = 150 ns MCM40200-10, t_{RC} = 180 ns	ICC6	=	1020 870 770	mA	2
V_{CC} Power Supply Current Battery Backup $\overline{\text{CAS}}$ = $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Cycling or 0.2V; \overline{W} ,	Mode (t _{RC = 125} µs; t _{RAS =} 1µs; DQ, A0-A9 = VCC-0.2V or 0.2V) MCM40L200 only	ICC7		6.0	mA	2,4
Input Leakage Current ($V_{SS} \le V_{in} \le V_{CC}$)		l _{lkg(l)}	- 200	200	μА	
Output Leakage Current (CAS at Logic 1, Vo	$SS \leq V_{out} \leq V_{CC}$	llkg(O)	-20	20	μА	
Output High Voltage (I _{OH} = − 5 mA)		VOH	2.4	_	٧	
Output Low Voltage (I _{OL} = 4.2 mA)		V _{OL}	_	0.4	V	

NOTES:

- All voltages referenced to VSS.
 Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
- 2. Other is a linear of other transition per page mode cycle.

 4. t_{RAS} (Max) = 1μs is only applied to refresh of battery backup. t_{RAS} (Max) = 10μs is applied to functional operating.

RECOMMENDED OPERATING CONDITIONS

Characteristic	Symbol	Min	Max	Unit	Notes
Input Capacitance (A0-A9)	C _{I1}	_	110	pF	1
Input Capacitance (W)	C _{I2}	_	150	pF	1
Input Capacitance (RAS0-RAS2)	C _{I3}	_	45	pF	1
Input Capacitance (CAS0-CAS3)	C _{I4}		45	pF	1
I/O Capacitance (DQ0-DQ31)	C _{DQ1}	_	24	pF	1
I/O Capacitance (ECC0–ECC7)	C _{DQ2}	_	24	pF	1

NOTE: 1. Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: C = 1 Δ t / Δ V.

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

READ AND WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Symt	ool	4020 40L2	00-70 00-70	40200-80 40L200-80		40200-10 40L200-10			
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	tRELREL.	tRC	130	_	150	—	180	_	ns	5
Fast Page Mode Cycle Time	†CELCEL	tPC	45	_	50	_	60	_	ns	
Access Time from RAS	t _{RELQV}	tRAC	_	70	_	80	_	100	ns	6, 7
Access Time from CAS	tCELQV	tCAC		20		20	_	25	ns	6, 8
Access Time from Column Address	tAVQV	tAA	_	35	_	40	_	50	ns	6, 9
Access Time from Precharge CAS	t _{CEHQV}	^t CPA	_	40		45	_	55	ns	6
CAS to Output in Low-Z	†CELQX	tCLZ	0	_	0	_	0		ns	6
Output Buffer and Turn-Off Delay	tCEHQZ	^t OFF	0	20	0	20	0	20	ns	10
Transition Time (Rise and Fall)	t _T	t⊤	3	50	3	50	3	50	ns	
RAS Precharge Time	†REHREL	t _{RP}	50		60	_	70	_	ns	
RAS Pulse Width	^t RELREH	tRAS	70	10 k	80	10 k	100	10 k	ns	
RAS Pulse Width (Fast Page Mode)	†RELREH	tRASP	70	200 k	80	200 k	100	200 k	ns	
RAS Hold Time	^t CELREH	tRSH	20	_	20		25		ns	
CAS Hold Time	†RELCEH	tCSH	70		80	_	100	_	ns	
CAS Precharge to RAS Hold Time	t _{CEHREH}	†RHCP	40		45	_	55	_	ns	
CAS Pulse Width	†CELCEH	tCAS	20	10 k	20	10 k	25	10 k	ns	
RAS to CAS Delay Time	^t RELCEL	tRCD	20	50	20	60	25	75	ns	11
RAS to Column Address Delay Time	tRELAV	tRAD	15	35	15	40	20	50	ns	12
CAS to RAS Precharge Time	†CEHREL	tCRP	5	_	5		10	_	ns	
CAS Precharge Time	^t CEHCEL	t _{CP}	10	_	10	_	10	_	ns	

NOTES:

1. V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL}.

(continued)

- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between VIH and VIL (or between VIL and VIH) in a monotonic manner.
- 4. AC measurements $t_T = 5.0$ ns.
- 5. The specification for t_{RC} (min) is used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤T_A≤70°C) is assured.
- 6. Measured with a current load equivalent to 2 TTL (–200 μA, +4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and $V_{OL} = 0.8 V$.
- 7. Assumes that $t_{RCD} \le t_{RCD}$ (max).
- 8. Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- Assumes that t_{RAD} ≥ t_{RAD} (max).
 t_{OFF} (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- 12. Operation within the tpAD (max) limit ensures that tpAC (max) can be met. tpAD (max) is specified as a reference point only; if tpAD is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA}.

READ AND WRITE CYCLES (Continued)

	Symt	ool		0-70 00-70	40100-80 40L100-80		40100-10 40L100-10			
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Row Address Setup Time	tAVREL	†ASR	0		0	_	0	_	ns	
Row Address Hold Time	†RELAX	t _{RAH}	10	_	10	_	15	_	ns	
Column Address Setup Time	tAVCEL	tASC	0	_	0	_	0	_	ns	
Column Address Hold Time	†CELAX	†CAH	15	_	15	_	20	_	ns	
Column Address to RAS Lead Time	tAVREH	tRAL	35	_	40		50	_	ns	
Read Command Setup Time	tWHCEL	tRCS	0	_	0	_	0	_	ns	
Read Command Hold Time Referenced to CAS	tCEHWX	^t RCH	0	_	0	_	0	_	ns	13
Read Command Hold Time Referenced to RAS	tREHWX	tRRH	0	_	0	_	0	_	ns	13
Write Command Hold Time Referenced to CAS	tCELWH	twcH	15	_	15	_	20	_	ns	
Write Command Pulse Width	twLwH	tWP	15	_	15	_	20	_	ns	
Write Command to RAS Lead Time	tWLREH	†RWL	20	_	20	_	25	_	ns	
Write Command to CAS Lead Time	tWLCEH	tCWL	20	_	20		25		ns	
Data in Setup Time	†DVCEL	tDS	0	_	0	_	0	_	ns	14
Data in Hold Time	†CELDX	tDH	15	_	15	_	20	_	ns	14
Refresh Period MCM40200 MCM40L200	tRVRV	^t RFSH	_	16 128	=	16 128	_	16 128	ms	
Write Command Setup Time	tWLCEL	twcs	0	_	0		0		ns	15
CAS Setup Time for CAS Before RAS Refresh	[†] RELCEL	tCSR	5	_	5	_	5	_	ns	
CAS Hold Time for CAS Before RAS Refresh	^t RELCEH	^t CHR	15	_	15	_	20	_	ns	
RAS Precharge to CAS Active Time	^t REHCEL	tRPC	0	_	0	_	0	_	ns	
CAS Precharge Time for CAS Before RAS Counter Time	†CEHCEL	[‡] CPT	40	_	40	_	50	_	ns	
Write to RAS Precharge Time (CAS Before RAS Refresh)	twhrel	twRP	10	_	10	_	10	_	ns	
Write to RAS Hold Time (CAS Before RAS Refresh)	[†] RELWL	twrh	10	_	10	_	10	_	ns	


NOTES:


not satisfied, the condition of the data out (at access time) is indeterminate.

To avoid bus contention and potential damage to the module, RAS0 and RAS1 may not be active low simultaneously. Similarly, RAS2 and RAS3 may not be simultaneously.


Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
 These parameters are referenced to CAS leading edge in early write cycles and to W leading edge in late write cycles.
 t_{WCS} is not a restrictive operating parameter. It is included in the data sheet as an electrical characteristic only; if t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If this condition is

READ CYCLE ------ t RC -- t CSH t CRP -— ^t RSH - t CRP t ASC ADDRESSES V IH t RAH COLUMN - t RRH t RCS --toff - t CAC -- HIGH Z -VALID DATA OUT







FAST PAGE MODE EARLY WRITE CYCLE




RAS ONLY REFRESH CYCLE (W is Don't Care)




CAS BEFORE RAS REFRESH CYCLE (A0-A9 is Don't Care)




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (EARLY WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the module. During an extended inactive state (greater than 16 milliseconds with the device powered up), a wake up sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The ten address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (RAS) and column address strobe (CAS), into two separate 10-bit address fields. A total of twenty address bits, ten rows and ten columns, will decode one of the 1,048,576 word locations in the device. RAS active transition is followed by CAS active transition (active = V_{IL}, t_{RCD} minimum) for all read or write cycles. The delay between RAS and CAS active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external \overline{CAS} signal is ignored until an internal \overline{RAS} signal is available. This "gate" feature on the external \overline{CAS} clock enables the internal \overline{CAS} line as soon as the row address hold time (t_{RAH}) specification is met (and defines t_{RCD} minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the \overline{CAS} clock.

There are three other variations in addressing the module: RAS only refresh cycle, CAS before RAS refresh cycle, and page mode. All three are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with either a "normal" random read cycle or a page mode read cycle. The normal read cycle is outlined here, while the page mode cycle is discussed in a separate section.

The normal read cycle begins as described in ADDRESSING THE RAM, with RAS and CAS active transitions latching the desired bit location. The write (\overline{W}) input level must be high $(V_{IH}),\,t_{RCS}$ (minimum) before the \overline{CAS} active transition, to enable read mode.

Both the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. $\overline{\text{CAS}}$ controls read access time: $\overline{\text{CAS}}$ must be active before or at tRCD maximum to guarantee valid data out (DQ) at tRAC (access time from $\overline{\text{RAS}}$ active transition). If the tRCD maximum is exceeded, read access time is determined by the $\overline{\text{CAS}}$ clock active transition (tCAC).

The RAS and CAS clocks must remain active for a minimum time of thas and that respectively, to complete the read cycle. We must remain high throughout the cycle, and for time that or that after RAS or CAS inactive transition, respectively, to maintain the data at that bit location. Once RAS transitions to inactive, it must remain inactive for a minimum time of the precharge the internal device circuitry for the next active cycle. DQ is valid, but not latched, as long as the CAS clock is active. When the CAS clock transitions to inactive, the output

will switch to High Z (three-state) $t_{\mbox{OFF}}$ after the inactive transition

WRITE CYCLE

The user can write to the DRAM with either an early write or a page mode early write cycle. Early write mode is discussed here, while page mode write operations are covered in a separate section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of \overline{W} to active $(V_{|L})$. Early write mode is distinguished by the active transition of \overline{W} , with respect to \overline{CAS} . Minimum active time t_{RAS} and t_{CAS} , and precharge time t_{RP} apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time t_{WCS} before \overline{CAS} active transition. Data in (DQ) is referenced to \overline{CAS} in an early write cycle. \overline{RAS} and \overline{CAS} clocks must stay active for t_{RWL} and t_{CWL} , respectively, after the start of the early write operation to complete the cycle.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 1024 column locations on a selected row of the module. Read access time in page mode (t_{CAC}) is typically half the regular \overline{RAS} clock access time, t_{RAC} . Page mode operation consists of keeping \overline{RAS} active while toggling \overline{CAS} between V_{IH} and V_{IL} . The row is latched by \overline{RAS} active transition, while each \overline{CAS} active transition allows selection of a new column location on the row

A page mode cycle is initiated by a normal read or write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, \overline{CAS} transitions to inactive for minimum tcp, while \overline{RAS} remains low (V_{IL}). The second \overline{CAS} active transition while \overline{RAS} is low initiates the first page mode cycle (tpc). Either a read or write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by tpASp. Page mode operation is ended when \overline{RAS} transitions to inactive, coincident with or following \overline{CAS} inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the MCM40200 require refresh every 16 milliseconds, while refresh time for the MCM40L200 is 128 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM40200, and 124.8 microseconds for the MCM40L200. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 16 milliseconds on the MCM40200 and 128 milliseconds on the MCM40L200.

A normal read or write operation to the RAM will refresh all the bits associated with the particular row decoded. Three other methods of refresh, RAS-only refresh, CAS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

 $\overline{\text{RAS}}$ -only refresh consists of $\overline{\text{RAS}}$ transition to active, latching the row address to be refreshed, while $\overline{\text{CAS}}$ remains high (V_{IH}) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CAS Before RAS Refresh

 $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh is enabled by bringing $\overline{\text{CAS}}$ active before $\overline{\text{RAS}}$. This clock order actives an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh). \overline{W} must be inactive for time t_{WRP} before and time t_{WRH} after $\overline{\text{RAS}}$ active transition to prevent switching the device into a **test mode cycle**.

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding \overline{CAS} active at the end of a read or write cycle, while \overline{RAS} cycles inactive for t_{RP} and back to active, starts the hidden refresh. This is essentially the execution of a \overline{CAS} before \overline{RAS} refresh from a cycle in progress (see Figure 1). \overline{W} is subject to the same conditions with respect to \overline{RAS} active transition (to prevent test mode cycle) as in \overline{CAS} before \overline{RAS} refresh.

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of the device can be tested with a CAS before RAS refresh counter test. This refresh counter test is performed with read and write operations. During this test, the internal refresh counter generates the row address, while the external address input supplies the column address. The entire array is refreshed after 1024 test cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed only after a minimum of 8 CAS before RAS initialization cycles. The test procedure is as follows:

- 1. Write "0"s into all memory cells (normal write mode).
- Select a column address, and read "0" out of the cell by performing CAS before RAS refresh counter test, read cycle. Repeat this operation 1024 times.
- Select a column address, and write "1" into the cell by performing CAS before RAS refresh counter test, write cycle. Repeat this operation 1024 times.
- Read "1"s (normal read mode), which were written at step 3.
- 5. Repeat steps 1 to 4 using complement data.




Figure 1. Hidden Refresh Cycle

ORDERING INFORMATION (Order by Full Part Number) MCM 40200 or 40L200 Motorola Memory Prefix-Speed (70 = 70ns, 80 = 80ns, 10 = 100ns) Part Number -Package (S = SIMM, SG = Gold Pad SIMM) Full Part Numbers - MCM40200S70 MCM40200SG70 MCM40200SG80 MCM40200S80 MCM40200SG10 MCM40200S10 MCM40L200S70 MCM40L200SG70 MCM40L200S80 MCM40L200SG80 MCM40L200S10 MCM40L200SG10

MOTOROLA SEMICONDUCTOR TECHNICAL DATA

256K \times 40 Bit Dynamic Random Access Memory Module for Error Correction Applications

The MCM40256S and MCM40L256S are 10M, dynamic random access memory (DRAM) modules organized as 262,144 \times 40 bits. The module is a 72-lead single-in-line memory module (SIMM) consisting of ten MCM514256A DRAMs housed in 20/26 J-lead small outline packages (SOJ), mounted on a substrate along with a 0.22 μF (min) decoupling capacitor mounted under each DRAM. The MCM514256A is a 1.0 μ CMOS high speed, dynamic random access memory organized as 262,144 four-bit words and fabricated with CMOS silicon-gate process technology.

- · Three-State Data Output
- Early-Write Common I/O Capability
- Fast Page Mode Capability
- TTL-Compatible Inputs and Outputs
- RAS Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 512 Cycle Refresh:

MCM40256 = 8 ms (Max) MCM40L256 = 64 ms (Max)

- Consists of Ten 256K × 4 DRAMs, and Ten 0.22 μF (Min) Decoupling Capacitors
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (t_{RAC}): MCM40256S-70 = 70 ns (Max) MCM40256S-80 = 80 ns (Max

MCM40256S-50 = 50 HS (Max)

• Low Active Power Dissipation: MCM40256S-70 = 4.40 W (Max)

MCM40256S-80 = 3.85 W (Max) MCM40200S-10 = 3.30 W (Max)

Low Standby Power Dissipation:


TTL Levels = 110 mW (Max)

CMOS Levels (MCM40256) = 55 mW (Max) (MCM40L256) = 11 mW (Max)

PIN OUT


Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	VSS	13	A1	25	DQ22	37	ECC3	49	DQ8	61	DQ13
2	DQ0	14	A2	26	DQ7	38	ECC4	50	DQ24	62	DQ20
3	DQ16	15	A3	27	DQ23	39	VSS	51	DQ9	63	DQ14
4	DQ1	16	A4	28	A7	40	CAS0	52	DQ25	64	DQ31
5	DQ17	17	A5	29	ECC0	41	CAS2	53	DQ10	65	DQ15
6	DQ2	18	A6	30	VCC	42	CAS3	54	DQ26	66	ECC6
7	DQ18	19	NC	31	A8	43	CAS1	55	DQ11	67	PD1
8	DQ3	20	DQ4	32	NC	44	RAS0	56	DQ27	68	PD2
9	DQ19	21	DQ20	33	NC	45	NC	57	DQ12	69	PD3
10	VCC	22	DQ5	34	RAS2	46	ECC5	58	DQ28	70	PD4
11	NC	23	DQ21	35	ECC1	47	W	59	VCC	71	ECC7
12	A0	24	DQ6	36	ECC2	48	CD	60	DQ29	72	VSS

MCM40256 MCM40L256



PIN NAMES								
A0-A8 Address Inputs DQ0-DQ31 Data Input/Output ECC0-ECC7 Error Correction Data I/O CAS0-CAS3 Column Address Strobe PD1-PD4 Presence Detect RAS0, RAS2 Row Address Strobe W Read/Write Input CD Configuration Detection								
V _{CC} Power (+ 5 V)								
V _{SS} Ground								
NC No Connection								

All power supply and ground pins must be connected for proper operation of the device.



Presence Detect Pin Out									
Pin Name	100 ns								
PD1 PD2 PD3 PD4	25 25 00 000	>55 >55 >55 >55 >55	V _{SS} NC V _{SS} V _{SS}						
CD	V _{SS}	V _{SS}	V _{SS}						

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 1 to + 7	V
Voltage Relative to V _{SS} (For Any Pin Except V _{CC})	V _{in} , V _{out}	- 1 to + 7	٧
Data Output Current per DQ Pin	lout	50	mA
Power Dissipation	PD	6.0	w
Operating Temperature Range	TA	0 to + 70	°C
Storage Temperature Range	T _{stg}	- 25 to + 125	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V	1
	VSS	0	0	0	1	
Logic High Voltage, All Inputs	VIH	2.4	_	6.5	V	1
Logic Low Voltage, All Inputs	V _{IL}	-1.0	_	0.8	v	1

RECOMMENDED OPERATING CONDITIONS

Characteris	stic	Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current	MCM40256-70, t _{RC} = 130 ns MCM40256-80, t _{RC} = 150 ns MCM40256-10, t _{RC} = 180 ns	I _{CC1}	=	800 700 600	mA	2
V _{CC} Power Supply Current (Standby) (RAS =	ICC2	_	20	mA		
V _{CC} Power Supply Current During RAS only Refresh Cycles	MCM40256-70, t _{RC} = 130 ns MCM40256-80, t _{RC} = 150 ns MCM40256-10, t _{RC} = 180 ns	lcc3	=	800 700 600	mA	2
V _{CC} Power Supply Current During Fast Page Mode Cycle	MCM40256-70, tpC = 40 ns MCM40256-80, tpC = 45 ns MCM40256-10, tpC = 55 ns	I _{CC4}	=	600 500 400	mA	2, 3
V _{CC} Power Supply Current (Standby) (RAS	ICC5	=	10 2	mA		
V _{CC} Power Supply Current During CAS Before RAS Refresh Cycle	MCM40256-70, t _{RC} = 130 ns MCM40256-80, t _{RC} = 150 ns MCM40256-10, t _{RC} = 180 ns	ICC6	=	800 700 600	mA	2
V _{CC} Power Supply Current Battery Backup N before RAS Cycling or 0.2V; W, DQ, A0–A8	lode (t _{RC = 125} μs; CAS = CAS = VCC-0.2V or 0.2V) t _{RAS} = 1μs MCM40L256 only	ICC7		3.0	mA	
Input Leakage Current (V _{SS} ≤ V _{in} ≤ V _{CC})		l _{lkg(l)}	- 100	100	μА	
Output Leakage Current (CAS at Logic 1, VS	llkg(O)	- 10	+ 10	μА		
Output High Voltage (I _{OH} = − 5 mA)	VOH	2.4	_	٧		
Output Low Voltage (I _{OL} = 4.2 mA)		VOL	_	0.4	V	

NOTES:

- 1. 2.
- All voltages referenced to V_{SS}. Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
- Measured with one address transition per page mode cycle.

$\textbf{CAPACITANCE} \text{ (f = 1.0 MHz, T}_{A} = 25^{\circ}\text{C}, \text{ V}_{CC} = 5 \text{ V, Periodically Sampled Rather Than 100\% Tested)}$

Characteristic	Symbol	Min	Max	Unit	Notes
Input Capacitance (A0–A8)	C _{I1}	_	60	pF	1
Input Capacitance (W)	C _{I2}		80	pF	1
Input Capacitance (RAS0, RAS2)	C _{I3}	_	45	pF	1
Input Capacitance (CAS0-CAS3)	C _{I4}	_	31	pF	1
I/O Capacitance (DQ0-DQ31)	C _{DQ1}	_	17	pF	1
I/O Capacitance (ECC0-ECC7)	C _{DQ2}	_	17	pF	1

NOTE: 1. Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: $C = 1 \Delta t / \Delta V$.

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

READ AND WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Symbol		MCM4	40256-70	MCM4	40256-80 MCM40256-10				
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	^t RELREL	tRC	130	_	150	_	180	_	ns	5
Page Mode Cycle Time	^t CELCEL	tPC	40	_	45	_	55	_	ns	
Access Time from RAS	tRELQV	tRAC	_	70	_	80	_	100	ns	6, 7
Access Time from CAS	tCELQV	tCAC	_	20	_	20	_	25	ns	6, 8
Access Time from Column Address	†AVQV	tAA	_	35	-	40	_	50	ns	6, 9
Access Time from Precharge CAS	^t CEHQV	^t CPA	_	35	_	40	_	50	ns	6
CAS to Output in Low-Z	t _{CELQX}	†CLZ	0	_	0	_	0	_	ns	6
Output Buffer and Turn-Off Delay	^t CEHQZ	^t OFF	0	20	0	20	0	20	ns	10
Transition Time (Rise and Fall)	tŢ	tŢ	3	50	3	50	3	50	ns	
RAS Precharge Time	^t REHREL	t _{RP}	50	_	60		70	_	ns	
RAS Pulse Width	†RELREH	†RAS	70	10,000	80	10,000	100	10,000	ns	
RAS Pulse Width (Fast Page Mode)	^t RELREH	tRASP	70	100,000	80	100,000	100	100,000	ns	
RAS Hold Time	^t CELREH	tRSH	20	_	20	_	25	_	ns	
CAS Hold Time	^t RELCEH	t _{CSH}	70 .	_	80	_	100	_	ns	
CAS Pulse Width	[†] CELCEH	tCAS	20	10,000	20	10,000	25	10,000	ns	
RAS to CAS Delay Time	^t RELCEL	tRCD	20	50	20	60	25	75	ns	11
RAS to Column Address Delay Time	†RELAV	^t RAD	15	35	15	40	20	50	ns	12

(continued)

NOTES:

- V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL}. An initial pause of 200 μs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed. 2.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between VIH and VIL (or between VIL and VIH) in a monotonic manner.
- AC measurements t_T = 5.0 ns.
- The specification for t_{BC} (min) is used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
- 6. Measured with a current load equivalent to $2\,TTL\,(-200\,\mu A, +4\,m A)$ loads and $100\,pF$ with the data output trip points set at $V_{OH} = 2.0\,V$ and
- 7.
- 8.
- 10.
- 11.
- Measured with a current load equivalent to 2 TTL ($-200\,\mu\text{A}$, $+4\,\text{mA}$) roads and 100 pr with the data output any point of the X-Sumes that $t_{RCD} \leq t_{RCD}$ (max). Assumes that $t_{RCD} \geq t_{RAD}$ (max). Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{RAD} . Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max), then access time is controlled exclusively by t_{RAD} .

READ AND WRITE CYCLES (Continued)


	Syn	nbol	MCM4	10256-70	MCM4	40256-80	MCM40256-10			
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
CAS to RAS Precharge Time	^t CEHREL	tCRP	5	-	5	_	10	_	ns	
CAS Precharge Time (Page Mode Cyle Only)	[†] CEHCEL	tCP	10	_	10	_	10	_	ns	
Row Address Setup Time	†AVREL	t _{ASR}	0		0	_	0	_	ns	
Row Address Hold Time	tRELAX	tRAH	10	_	10	_	15	_	ns	
Column Address Setup Time	†AVCEL	tASC	0	-	0	_	0	_	ns	
Column Address Hold Time	†CELAX	tCAH	15	_	15	_	20	_	ns	
Column Address Hold Time Referenced to RAS	^t RELAX	t _{AR}	55	_	60	_	75	_	ns	
Column Address to RAS Lead Time	†AVREH	†RAL	35	_	40	_	50	_	ns	
Read Command Setup Time	tWHCEL	tRCS	0	_	0	_	0	_	ns	
Read Command Hold Time Referenced to CAS	tCEHWX	^t RCH	0	_	0	_	0	_	ns	13
Read Command Hold Time Referenced to RAS	^t REHWX	tRRH	0	_	0	_	0	_	ns	13
Write Command Hold Time Referenced to CAS	[†] CELWH	twcH	15	_	15	_	20		ns	
Write Command Hold Time Referenced to RAS	[†] RELWH	twcr	55	_	60	_	75	-	ns	
Write Command Pulse Width	twLWH	tWP	15		15	_	20	_	ns	
Write Command to RAS Lead Time	†WLREH	tRWL	20		20	_	25	_	ns	
Write Command to CAS Lead Time	†WLCEH	tCWL	20	_	20	_	25	_	ns	
Data in Setup Time	†DVCEL	t _{DS}	0		0	_	0		ns	14
Data in Hold Time	[†] CELDX	^t DH	15	_	15	_	20		ns	14
Data in Hold Time Referenced to RAS	^t RELDX	^t DHR	55	-	60	_	75	_	ns	
Refresh Period MCM40256 MCM40L256	^t RVRV	^t RFSH	=	8 64	=	8 64	=	8 64	ms	
Write Command Setup Time	†WLCEL	twcs	0	_	0	_	0		ns	15
CAS Setup Time for CAS Before RAS Refresh	^t RELCEL	tosa	10	_	10	_	10		ns	
CAS Hold Time for CAS Before RAS Refresh	^t RELCEH	^t CHR	30	_	30	7 -	30	_	ns	
CAS Precharge to CAS Active Time	†REHCEL	tRPC	0	_	0	_	0	_	ns	
CAS Precharge Time for CAS Before RAS Counter Test	†CEHCEL	[†] CPT	40	_	40	_	50	_	ns	
CAS Precharge Time	†CEHCEL	tCPN	10	_	10	_	15	_	ns	

NOTES:


13. 14. 15.

Either t_{RRH} or t_{RCH} must be satisfied for a read cycle. These parameters are referenced to CAS leading edge in random write cycles. t_{WCS} is not a restrictive operating parameter. It is included in the data sheet as an electrical characteristic only; if $t_{WCS} \ge t_{WCS}$ (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If this condition is not satisifed, the condition of the data out (at access time) is indeterminate.


READ CYCLE




EARLY WRITE CYCLE




FAST PAGE MODE READ CYCLE




FAST PAGE MODE WRITE CYCLE (EARLY WRITE)




RAS ONLY REFRESH CYCLE (W and A8 are Don't Care)




CAS BEFORE RAS REFRESH CYCLE (W and A0 to A8 are Don't Care)




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substate generator pump to establish the correct bias voltage. This is to be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize the various dynamic nodes internal to the module. During an extended inactive state of the module (greater than 4 milliseconds with device powered up), the wakeup sequence (8 active cycles) will be necessary to assure proper device operation.

ADDRESSING THE RAM

The nine address bus pins on the device are time multiplexed with two separate 9-bit address fields that are strobed at the beginning of the memory cycle by two clocks (active negative) called the row address strobe (RAS) and the column address strobe (CAS). A total of eighteen address bits will decode one of the 262,144 word locations in the device. The column address strobe follows the row address strobe by a specified minimum and maximum time called tRCD, which is the row to column strobe delay. This time interval is also referred to as the multiplex window which gives flexibility to a system designer to set up the external addresses into the RAM. These conditions have to be met for normal read or write cycles. This initial portion of the cycle accomplishes the normal addressing of the device. These are, however, other variations in addressing the module: the refresh modes (RAS only refresh, CAS before RAS refresh, hidden refresh), and another mode called page mode which allows the user to column access all words within a selected row. The refresh mode and page mode operations are described in more detail in later sections.

READ CYCLE

A read cycle is referred to as a normal read cycle to differentiate it from a page mode read cycle, which is covered in a later section.

The memory read cycle begins with the row addresses valid and the RAS clock transitioning from VIH to the VIL level. The CAS clock must also make a transition from VIH to the VII level at the specified tRCD timing limits when the column addresses are latched. Both the RAS and CAS clocks trigger a sequence of events which are controlled by several delayed internal clocks. Also, these clocks are linked in such a manner that the access time of the device is independent of the address multiplex window. The only stipulation is that the CAS clock must be active before or at the t_{RCD} maximum specification for an access (data valid) from the RAS clock edge to be guaranteed (trac). If the trace maximum condition is not met, the access (tCAC) from the CAS clock active transition will determine read access time. The external CAS signal is ignored until an internal RAS signal is available. This gating feature on the $\overline{\text{CAS}}$ clock will allow the external $\overline{\text{CAS}}$ signal to become active as soon as the row address hold time (t_{RAH}) specification has been met and defines the tRCD minimum specification. The time difference between t_{RCD} minimum and t_{RCD} maximum can be used to absorb skew delays in switching the address bus from the row to column addresses and in generating the CAS clock.

Once the clocks have become active, they must stay active for the minimum (t_{RAS}) period for the \overline{RAS} clock and the minimum (t_{CAS}) period for the \overline{CAS} clock. The \overline{RAS} clock must

stay inactive for the minimum (t_{RP}) time. The former is for the completion of the cycle in progress, and the latter is for the device internal circuitry to be precharged for the next active cycle.

Data out is not latched and is valid as long as the $\overline{\text{CAS}}$ clock is active; the output will switch to the three-state mode when the $\overline{\text{CAS}}$ clock goes inactive. To perform a read cycle, the write ($\overline{\text{W}}$) input must be held at the V $_{\text{IH}}$ level from the time the $\overline{\text{CAS}}$ clock makes its active transition (t $_{\text{RCS}}$) to the time when it transitions into the inactive (t $_{\text{RCH}}$) mode.

WRITE CYCLE

A write cycle is similar to a read cycle except that the write (\overline{W}) clock must go active (V_{IL} level) at or before the \overline{CAS} clock goes active at a minimum twCS time. If the above condition is met, then the cycle in progress is referred to as an early write cycle. In an early write cycle, the write clock and the data in are referenced to the active transition of the \overline{CAS} clock edge. There are two important parameters with respect to the write cycle: the column strobe to write lead time (t_{CWL}) and the row strobe to write lead time (t_{RWL}). These define the minimum time that \overline{RAS} and \overline{CAS} clocks need to be active after the write operation has started (\overline{W} clock at V_{II} level).

PAGE-MODE CYCLES

Page mode operation allows fast successive data operations at all 512 column locations on a selected row. Page access (t_{CAC}) is typically half the regular \overline{RAS} clock access (t_{RAC}) on the Motorola 1M dynamic RAM. Page mode operation consists of holding the \overline{RAS} clock active while cycling the \overline{CAS} clock to access the column locations determined by the 10-bit column address field.

The page cycle is always initiated with a row address being provided and latched by the RAS clock, followed by the column address and CAS clock. From the timing illustrated, the initial cycle is a normal read or write cycle, that has been previously described, followed by the shorter CAS cycles (tpc). The CAS cycle time (tpc) consists of the CAS clock active time (tcAS), and CAS clock precharge time (tcp) and two transitions. In practice, any combination of read and write cycles can be performed to suit a particular application.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Therefore, to retain the correct information, the module needs to be refreshed at least once every 8 milliseconds. This is accomplished by sequentially cycling through the 512 row address locations every 8 miliseconds (i.e., at least one row every 15.6 microseconds). A normal read or write operation to the module will also refresh all the words associated with the particular row(s) decoded.

RAS-Only Refresh

In this refresh method, the system must perform a $\overline{\text{RAS}}$ -only cycle on 512 row addresses every 8 milliseconds. The row addresses are latched in with the $\overline{\text{RAS}}$ clock, and the associated internal row locations are refreshed. As the heading implies, the $\overline{\text{CAS}}$ clock is not required and must be inactive or at a VI_{II} level.

CAS Before RAS Refresh

This refresh cycle is initiated when \overline{RAS} falls, after \overline{CAS} has been low (by t_{CSR}). This activates the internal refresh counter which generates the row address to be refreshed. Externally applied addresses are ignored during the automatic refresh cycle. If the output buffer was off before the automatic refresh cycle, the output will stay in the high-impedance state. If the output was enabled by \overline{CAS} in the previous cycle, the data out will be maintained during the automatic refresh cycle as long as \overline{CAS} is held active (hidden refresh).

Hidden Refresh

The hidden refresh method allows refresh cycles to be performed while maintaining valid data at the output pin. Hidden refresh is performed by holding \overline{CAS} at V_{IL} and taking \overline{RAS} high and after a specified precharge period (t_{RP}), executing a \overline{CAS} before \overline{RAS} refresh cycle. (See Figure 1.)

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of the device can be tested with a **CAS** before **RAS** refresh counter test. This refresh counter

test is performed with read and write operations. During this test, the internal refresh counter generates the row address, while the external address input supplies the column address. The entire array is refreshed after 512 test cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed only after a minimum of 8 CAS before RAS initialization cycles. The test procedure is as follows:

- 1. Write "0"s into all memory cells (normal write mode).
- Select a column address, and read "0" out of the cell by performing CAS before RAS refresh counter test, read cycle. Repeat this operation 512 times.
- Select a column address, and write "1" into the cell by performing CAS before RAS refresh counter test, write cycle. Repeat this operation 512 times.
- Read "1"s (normal read mode), which were written at step 3.
- 5. Repeat steps 1 to 4 using complement data.




Figure 1. Hidden Refresh Cycle

ORDERING INFORMATION (Order by Full Part Number) MCM 40256 or 40L256 Motorola Memory Prefix-Speed (70 = 70 ns, 80 = 80 ns, 10 = 100 ns) Part Number Package (S = SIMM, SG = Gold Pad SIMM) Full Part Numbers -MCM40256S70 MCM40256SG70 MCM40256S80 MCM40256SG80 MCM40256S10 MCM40256SG10 MCM40L256S70 MCM40L256SG70 MCM40L256S80 MCM40L256SG80

MCM40L256S10

MCM40L256SG10

512K × 40 Bit Dynamic Random Access Memory Module for Error Correction Applications

The MCM40512S and MCM40L512S are 20M, dynamic random access memory (DRAM) modules organized as 524,288 \times 40 bits. The module is a double-sided 72-lead single-in-line memory module (SIMM) consisting of twenty MCM514256A DRAMs housed in 20/26 J-lead small outline packages (SOJ), mounted on a substrate along with a 0.22 μF (min) decoupling capacitor mounted under each DRAM. The MCM514256A is a 1.0 μ CMOS high speed, dynamic random access memory organized as 262,144 four-bit words and fabricated with CMOS silicon-gate process technology.

- Three-State Data Output
- · Early-Write Common I/O Capability
- Fast Page Mode Capability
- · TTL-Compatible Inputs and Outputs
- RAS Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 1024 Cycle Refresh:
 MCM40512 = 8 ms (Max)
 MCM40L512 = 164 ms (Max)
- Consists of Twenty 256K × 4 DRAMs, and Twenty 0.22 μF (Min) Decoupling Capacitors
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (t_{RAC}): MCM40512S-70 = 70 ns (Max)

MCM40512S-80 = 80 ns (Max) MCM40512S-10 = 100 ns (Max)

 Low Active Power Dissipation: MCM40512S-70 = 4.51 W (Max) MCM40512S-80 = 3.96 W (Max)

MCM40512S-80 = 3.96 W (Max) MCM40512S-10 = 3.41 W (Max)


 Low Standby Power Dissipation: TTL Levels = 220 mW (Max)

CMOS Levels (MCM40512) = 110 mW (Max) (MCM40L512) = 22 mW (Max)

PIN OUT

Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	VSS	13	A1	25	DQ22	37	ECC3	49	DQ8	61	DQ13
2	DQ0	14	A2	26	DQ7	38	ECC4	50	DQ24	62	DQ20
3	DQ16	15	A3	27	DQ23	39	VSS	51	DQ9	63	DQ14
4	DQ1	16	A4	28	A7	40	CAS0	52	DQ25	64	DQ31
5	DQ17	17	A5	29	ECC0	41	CAS2	53	DQ10	65	DQ15
6	DQ2	18	A6	30	V _{CC}	42	CAS3	54	DQ26	66	ECC6
7	DQ18	19	NC	31	A8	43	CAS1	55	DQ11	67	PD1
8	DQ3	20	DQ4	32	A9	44	RAS0	56	DQ27	68	PD2
9	DQ19	21	DQ20	33	RAS3	45	RAS1	57	DQ12	69	PD3
10	VCC	22	DQ5	34	RAS2	46	ECC5	58	DQ28	70	PD4
11	NC	23	DQ21	35	ECC1	47	W	59	Vcc	71	ECC7
12	A0	24	DQ6	36	ECC2	48	CD	60	DQ29	72	VSS


MCM40512 MCM40L512



PIN NAMES								
A0-A9 Address Inputs DQ0-DQ31 Data Input/Output ECC0-ECC7 Error Correction Data I/O CAS0-CAS3 Column Address Strobe PD1-PD4 Presence Detect RAS0-RAS2 Row Address Strobe W Read/Write Input CD Configuration Detection Vcc Power (+5 V)								
VSS Ground NC No Connection								

All power supply and ground pins must be connected for proper operation of the device.

512K × 40 BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	1 to + 7	V
Voltage Relative to V _{SS} (For Any Pin Except V _{CC})	V _{in} , V _{out}	- 1 to + 7	٧
Data Output Current per DQ Pin	lout	50	mA
Power Dissipation	PD	6.15	w
Operating Temperature Range	TA	0 to + 70	°C
Storage Temperature Range	T _{stg}	- 25 to + 125	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDI-TIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V	1
	V _{SS}	0	0	0		
Logic High Voltage, All Inputs	V _{IH}	2.4	_	6.5	٧	1
Logic Low Voltage, All Inputs	VIL	-1.0	_	0.8	٧	1

RECOMMENDED OPERATING CONDITIONS

Characteristic		Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current	MCM40512-70, t _{RC} = 130 ns MCM40512-80, t _{RC} = 150 ns MCM40512-10, t _{RC} = 180 ns	l _{CC1}	_ _ _	820 720 620	mA	2
V _{CC} Power Supply Current (Standby) (RAS = CAS = V _{IH})		I _{CC2}	_	40	mA	
V _{CC} Power Supply Current During RAS only Refresh Cycles	MCM40512-70, t _{RC} = 130 ns MCM40512-80, t _{RC} = 150 ns MCM40512-10, t _{RC} = 180 ns	lcc3	=	820 720 620	mA	2
V _{CC} Power Supply Current During Fast Page Mode Cycle	MCM40512-70, tp _C = 40 ns MCM40512-80, tp _C = 45 ns MCM40512-10, tp _C = 55 ns	I _{CC4}	_	620 520 420	mA	2, 3
V_{CC} Power Supply Current (Standby) ($\overline{AAS} = \overline{CAS} = V_{CC} - 0.2 \text{ V}$) MCM40512 MCM40L512		I _{CC5}	_	20 4	mA	
V _{CC} Power Supply Current During CAS Before RAS Refresh Cycle	MCM40512-70, t _{RC} = 130 ns MCM40512-80, t _{RC} = 150 ns MCM40512-10, t _{RC} = 180 ns	l _{CC6}	=	820 720 620	mA	2
V_{CC} Power Supply Current Battery Backup Modbefore \overline{RAS} Cycling or 0.2V; \overline{W} , DQ, A0 – A8 = \		ICC7	_	6.0	mA	
Input Leakage Current ($V_{SS} \le V_{in} \le V_{CC}$)		lkg(l)	- 200	200	μА	
Output Leakage Current (CAS at Logic 1, V _{SS} ≤ V _{out} ≤ V _{CC})		l _{lkg(O)}	- 20	20	μА	
Output High Voltage (I _{OH} = -5 mA)		V _{OH}	2.4	_	٧	
Output Low Voltage (I _{OL} = 4.2 mA)		VOL	_	0.4	V	

NOTES:

- 1. All voltages referenced to V_{SS}.
 2. Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
 3. Measured with one address transition per page mode cycle.

CAPACITANCE (f = 1.0 MHz, T_A = 25°C, V_{CC} = 5 V, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Min	Max	Unit	Notes
Input Capacitance (A0-A8)	C _{I1}	_	110	pF	1
Input Capacitance (W)	C _{l2}	_	150	pF	1
Input Capacitance (RAS0-RAS3)	Cl3	_	45	pF	1
Input Capacitance (CASO-CAS3)	C _{I4}	_	45	pF	1
I/O Capacitance (DQ0-DQ31)	C _{DQ1}	_	24	pF	1
I/O Capacitance (ECC0–ECC7)	C _{DQ2}	_	24	pF	1

NOTE: 1. Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: C = 1 Δ t / Δ V.

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

READ AND WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Symbol		Symbol MCM40512-70 MCM40512-80		MCM40512-70 MCM40512-80 MCM40512-10		MCM40512-10			
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	tRELREL	tRC	130	_	150	-	180	_	ns	5
Page Mode Cycle Time	^t CELCEL	tPC	40	_	45	_	55	_	ns	
Access Time from RAS	^t RELQV	^t RAC	_	70	_	80	_	100	ns	6, 7
Access Time from CAS	t _{CELQV}	tCAC .	_	20	_	20	_	25	ns	6, 8
Access Time from Column Address	†AVQV	^t AA	_	35	_	40	-	50	ns	6, 9
Access Time from Precharge CAS	†CEHQV	^t CPA	_	35	_	40	_	50	ns	6
CAS to Output in Low-Z	t _{CELQX}	tCLZ	0	_	0	_	0	-	ns	, 6
Output Buffer and Turn-Off Delay	[†] CEHQZ	^t OFF	0	20	0	20	0	20	ns	10
Transition Time (Rise and Fall)	tŢ	t⊤	3	50	3	50	3	50	ns	
RAS Precharge Time	[†] REHREL	tRP	50	_	60		70	_	ns	
RAS Pulse Width	†RELREH	t _{RAS}	70	10,000	80	10,000	100	10,000	ns	
RAS Pulse Width (Fast Page Mode)	[†] RELREH	^t RASP	70	100,000	80	100,000	100	100,000	ns	
RAS Hold Time	†CELREH	^t RSH	20	_	20	_	25	_	ns	
CAS Hold Time	†RELCEH	tcsh	70	_	80	_	100	_	ns	
CAS Pulse Width	†CELCEH	tCAS	20	10,000	20	10,000	25	10,000	ns	
RAS to CAS Delay Time	†RELCEL	tRCD	20	50	20	60	25	75	ns	11
RAS to Column Address Delay Time	^t RELAV	^t RAD	15	35	15	40	20	50	ns	12


- (continued
- V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL}.
 An initial pause of 200 μs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IH} and V_{IH}) in a monotonic manner.
- AC measurements t_T = 5.0 ns.
- The specification for t_{RC} (min) is used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
- 6. Measured with a current load equivalent to 2 TTL ($-200 \,\mu\text{A}$, $+4 \,\text{mA}$) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- Assumes that t_{RCD} ≤ t_{RCD} (max).
- Assumes that t_{RCD} ≥ t_{RCD} (max).
- 9. Assumes that $t_{RAD} \ge t_{RAD}$ (max).
- 10. t_{OFF} (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively to t_{CAC}.
- Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max), then access time is controlled exclusively by t_{AA}.

READ AND WRITE CYCLES (Continued)


	Syn	nbol	MCM4	10512-70	MCM4	40512-80	МСМ	40512-10		
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
CAS to RAS Precharge Time	^t CEHREL	tCRP	5	_	5	_	10	_	ns	
CAS Precharge Time (Page Mode Cyle Only)	[†] CEHCEL	tCP	10	_	10	_	10	_	ns	
Row Address Setup Time	†AVREL	†ASR	0	_	0	_	0	_	ns	
Row Address Hold Time	†RELAX	^t RAH	10	_	10	_	15		ns	
Column Address Setup Time	†AVCEL	tASC	0	_	0	_	0	_	ns	
Column Address Hold Time	†CELAX	^t CAH	15	_	15	_	20	_	ns	
Column Address Hold Time Referenced to RAS	^t RELAX	t _{AR}	55	_	60	_	75	_	ns	
Column Address to RAS Lead Time	^t AVREH	tRAL	35	_	40	_	50	_	ns	
Read Command Setup Time	tWHCEL	tRCS	0	_	0		0	_	ns	
Read Command Hold Time Referenced to CAS	tCEHWX	^t RCH	0	_	0	. —	0	_	ns	13
Read Command Hold Time Referenced to RAS	^t REHWX	t _{RRH}	0	_	0	_	0	_	ns	13
Write Command Hold Time Referenced to CAS	^t CELWH	twcH	15	_	15	_	20	_	ns	
Write Command Hold Time Referenced to RAS	^t RELWH	^t WCR	55	_	60	_	75		ns	
Write Command Pulse Width	tWLWH	tWP	15		15	_	20	_	ns	
Write Command to RAS Lead Time	tWLREH	tRWL	20	_	20	_	25	_	ns	
Write Command to CAS Lead Time	tWLCEH	tCWL	20	_	20	_	25	_	ns	
Data in Setup Time	†DVCEL	t _{DS}	0		0		0	_	ns	14
Data in Hold Time	†CELDX	^t DH	15	_	15		20		ns	14
Data in Hold Time Referenced to RAS	†RELDX	^t DHR	55	_	60	_	75		ns	
Refresh Period MCM40512 MCM40L512	tRVRV	tRFSH	_	8 64	_	8 64	_	8 64	ms	
Write Command Setup Time	tWLCEL	twcs	0	_	0	_	0	_	ns	15
CAS Setup Time for CAS Before RAS Refresh	[†] RELCEL	^t CSR	10	_	10	_	10	_	ns	
CAS Hold Time for CAS Before RAS Refresh	^t RELCEH	^t CHR	30		30		30	_	ns	
CAS Precharge to CAS Active Time	TREHCEL	tRPC	0		0	_	0		ns	
CAS Precharge Time for CAS Before RAS Counter Test	†CEHCEL	[†] CPT	40	_	40	_	50	-	ns	
CAS Precharge Time	†CEHCEL	^t CPN	10	_	10		15	_	ns	

- 13.
- 14.
- Either t_{RRH} or t_{RCH} must be satisfied for a read cycle. These parameters are referenced to CAS leading edge in random write cycles. t_{WCS} is not a restrictive operating parameter. It is included in the data sheet as an electrical characteristic only; if t_{WCS} ≥ t_{WCS} (min), the 15. cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If this condition is not To avoid bus contention and potential damage to the module, RAS0 and RAS1 may not be active low simultaneously. Similarly, RAS2 and
- RAS3 may not be simultaneously active low.


READ CYCLE




EARLY WRITE CYCLE




FAST PAGE MODE READ CYCLE




FAST PAGE MODE WRITE CYCLE (EARLY WRITE)




RAS ONLY REFRESH CYCLE (W and A8 are Don't Care)




CAS BEFORE RAS REFRESH CYCLE (W and A0 to A8 are Don't Care)




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substate generator pump to establish the correct bias voltage. This is to be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize the various dynamic nodes internal to the module. During an extended inactive state of the module (greater than 4 milliseconds with device powered up), the wakeup sequence (8 active cycles) will be necessary to assure proper device operation.

ADDRESSING THE RAM

The nine address bus pins on the device are time multiplexed with two separate 9-bit address fields that are strobed at the beginning of the memory cycle by two clocks (active negative) called the row address strobe (RAS) and the column address strobe (CAS). A total of eighteen address bits will decode one of the 524,288 word locations in the device. The column address strobe follows the row address strobe by a specified minimum and maximum time called $t_{\mbox{RCD}}$, which is the row to column strobe delay. This time interval is also referred to as the multiplex window which gives flexibility to a system designer to set up the external addresses into the RAM. These conditions have to be met for normal read or write cycles. This initial portion of the cycle accomplishes the normal addressing of the device. These are, however, other variations in addressing the module: the refresh modes (RAS only refresh, CAS before RAS refresh, hidden refresh), and another mode called page mode which allows the user to column access all words within a selected row. The refresh mode and page mode operations are described in more detail in later sections.

READ CYCLE

A read cycle is referred to as a normal read cycle to differentiate it from a page mode read cycle, which is covered in a later section.

The memory read cycle begins with the row addresses valid and the RAS clock transitioning from VIH to the VIL level. The CAS clock must also make a transition from VIH to the VIL level at the specified tBCD timing limits when the column addresses are latched. Both the RAS and CAS clocks trigger a sequence of events which are controlled by several delayed internal clocks. Also, these clocks are linked in such a manner that the access time of the device is independent of the address multiplex window. The only stipulation is that the CAS clock must be active before or at the t_{RCD} maximum specification for an access (data valid) from the RAS clock edge to be guaranteed (t_{RAC}). If the t_{RCD} maximum condition is not met, the access (t_{CAC}) from the CAS clock active transition will determine read access time. The external CAS signal is ignored until an internal RAS signal is available. This gating feature on the CAS clock will allow the external CAS signal to become active as soon as the row address hold time (tRAH) specification has been met and defines the t_{RCD} minimum specification. The time difference between tRCD minimum and tRCD maximum can be used to absorb skew delays in switching the address bus from the row to column addresses and in generating the

Once the clocks have become active, they must stay active for the minimum (t_{RAS}) period for the $\overline{\text{RAS}}$ clock and the minimum (t_{CAS}) period for the $\overline{\text{CAS}}$ clock. The $\overline{\text{RAS}}$ clock must

stay inactive for the minimum (t_{RP}) time. The former is for the completion of the cycle in progress, and the latter is for the device internal circuitry to be precharged for the next active cycle.

Data out is not latched and is valid as long as the \overline{CAS} clock is active; the output will switch to the three-state mode when the \overline{CAS} clock goes inactive. To perform a read cycle, the write (\overline{W}) input must be held at the V $_{IH}$ level from the time the \overline{CAS} clock makes its active transition (t_{RCS}) to the time when it transitions into the inactive (t_{RCH}) mode.

WRITE CYCLE

A write cycle is similar to a read cycle except that the write $\langle \overline{W} \rangle$ clock must go active ($V_{|L|}$ level) at or before the \overline{CAS} clock goes active at a minimum t_{WCS} time. If the above condition is met, then the cycle in progress is referred to as an early write cycle. In an early write cycle, the write clock and the data in are referenced to the active transition of the \overline{CAS} clock edge. There are two important parameters with respect to the write cycle: the column strobe to write lead time ($t_{CWL}\rangle$ and the row strobe to write lead time ($t_{RWL}\rangle$). These define the minimum time that \overline{RAS} and \overline{CAS} clocks need to be active after the write operation has started (\overline{W} clock at $V_{|L|}$ level).

PAGE-MODE CYCLES

Page mode operation allows fast successive data operations at all 512 column locations on a selected row. Page access (t_{CAC}) is typically half the regular \overline{RAS} clock access (t_{RAC}) on the Motorola 1M dynamic RAM. Page mode operation consists of holding the \overline{RAS} clock active while cycling the \overline{CAS} clock to access the column locations determined by the 10-bit column address field.

The page cycle is always initiated with a row address being provided and latched by the $\overline{\text{RAS}}$ clock, followed by the column address and $\overline{\text{CAS}}$ clock. From the timing illustrated, the initial cycle is a normal read or write cycle, that has been previously described, followed by the shorter $\overline{\text{CAS}}$ cycles (tpc). The $\overline{\text{CAS}}$ cycle time (tpc) consists of the $\overline{\text{CAS}}$ clock active time (tcAS), and $\overline{\text{CAS}}$ clock precharge time (tcp) and two transitions. In practice, any combination of read and write cycles can be performed to suit a particular application.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Therefore, to retain the correct information, the module needs to be refreshed at least once every 8 milliseconds. This is accomplished by sequentially cycling through the 512 row address locations every 8 milliseconds (i.e., at least one row every 15.6 microseconds). A normal read or write operation to the module will also refresh all the words associated with the particular row(s) decoded.

RAS-Only Refresh

In this refresh method, the system must perform a $\overline{\text{RAS}}$ -only cycle on 512 row addresses every 8 milliseconds. The row addresses are latched in with the $\overline{\text{RAS}}$ clock, and the associated internal row locations are refreshed. As the heading implies, the $\overline{\text{CAS}}$ clock is not required and must be inactive or at a VIH level.

CAS Before RAS Refresh

This refresh cycle is initiated when $\overline{\text{RAS}}$ falls, after $\overline{\text{CAS}}$ has been low (by t_{CSR}). This activates the internal refresh counter which generates the row address to be refreshed. Externally applied addresses are ignored during the automatic refresh cycle. If the output buffer was off before the automatic refresh cycle, the output will stay in the high-impedance state. If the output was enabled by $\overline{\text{CAS}}$ in the previous cycle, the data out will be maintained during the automatic refresh cycle as long as $\overline{\text{CAS}}$ is held active (hidden refresh).

Hidden Refresh

The hidden refresh method allows refresh cycles to be performed while maintaining valid data at the output pin. Hidden refresh is performed by holding \overline{CAS} at V_{IL} and taking \overline{RAS} high and after a specified precharge period (tpp), executing a \overline{CAS} before \overline{RAS} refresh cycle. (See Figure 1.)

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of the device can be tested with a CAS before RAS refresh counter test. This refresh counter

test is performed with read and write operations. During this test, the internal refresh counter generates the row address, while the external address input supplies the column address. The entire array is refreshed after 512 test cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed only after a minimum of 8 CAS before RAS initialization cycles. The test procedure is as follows:

- 1. Write "0"s into all memory cells (normal write mode).
- Select a column address, and read "0" out of the cell by performing CAS before RAS refresh counter test, read cycle. Repeat this operation 512 times.
- Select a column address, and write "1" into the cell by performing CAS before RAS refresh counter test, write cycle. Repeat this operation 512 times.
- Read "1"s (normal read mode), which were written at step 3.
- 5. Repeat steps 1 to 4 using complement data.




Figure 1. Hidden Refresh Cycle

ORDERING INFORMATION (Order by Full Part Number) 40512 or 40L512 Motorola Memory Prefix-Speed (70 = 70 ns, 80 = 80 ns, 10 = 100 ns)Part Number -Package (S = SIMM, SG = Gold Pad SIMM) Full Part Numbers - MCM40512S70 MCM40512SG70 MCM40512S80 MCM40512SG80 MCM40512S10 MCM40512SG10 MCM40L512S70 MCM40L512SG70 MCM40L512S80 MCM40L512SG80 MCM40L512S10 MCM40L512SG10

1Mx8 Bit Dynamic Random Access Module

The MCM81000 and MCM8L1000 are 8M dynamic random access memory (DRAM) modules organized as 1,048,576 \times 8 bits. The modules are 30-lead single-in-line memory modules (SIMM) or 30-pin single-in-line packages (SIP) consisting of eight MCM511000A DRAMs housed in a 20/26 J-lead small outline package (SOJ) and mounted on a substrate along with a 0.22 μF (min) decoupling capacitor mounted under each DRAM. The MCM511000A is a 1.0 μ CMOS high speed, dynamic random access memory organized as 1,048,576 one-bit words and fabricated with CMOS silicon-gate process technology.

- · Three-State Data Output
- Early-Write Common I/O Capability
- Fast Page Mode Capability
- TTL-Compatible Inputs and Outputs
- RAS Only Refresh
 RAS Date
- CAS Before RAS Refresh
- Hidden Refresh
- 512 Cycle Refresh:

MCM81000 = 8 ms (Max) MCM8L1000 = 64 ms (Max)

- Consists of Eight 1M DRAMs and Eight 0.22 μF (Min) Decoupling Capacitors
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (t_{RAC})

MCM81000-70 = 70 ns (Max)

MCM81000-80 = 80 ns (Max)

MCM81000-10 = 100 ns (Max)

Low Active Power Dissipation:

MCM81000-70 = 3.6 W (Max)

MCM81000-80 = 3.1 W (Max)

MCM81000-10 = 2.7 W (Max)

• Low Standby Power Dissipation:

TTL Levels = 88 mW (Max)


CMOS Levels (MCM81000) = 45 mW (Max)


(MCM8L1000) = 9 mW (Max)

- CAS Control for Eight Common I/O Lines
- Available in Edge Connector (MCM81000S) or Two-Layer PCB Edge Connector (MCM81000AS)
- Available in Pin Connector (MCM81000L) or Double-Sided Low Height Pin Connector (MCM81000LH)


	PIN NAMES								
DQ0-DQ7 CAS RAS W VCC VSS	Address Inputs Data Input/Output Column Address Strobe Row Address Strobe Read/Write Input Power (-5 V) Ground No Connection								

MCM81000 MCM8L1000





FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATING (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	-1 to +7	٧
Voltage Relative to V _{SS} for Any Pin Except V _{CC}	V _{in} , V _{out}	-1 to +7	٧
Data Out Current per DQ Pin	lout	50	mA
Power Dissipation	PD	4.8	W
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T _{sta}	-25 to +125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERAT-ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V	1
	V _{SS}	0	0	0	1	
Logic High Voltage, All Inputs	V _{IH}	2.4	_	6.5	V	1
Logic Low Voltage, All Inputs	V _{IL}	-1.0		0.8	V	1

DC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current MCM81000-70, t _{RC} = 130 ns MCM81000-80, t _{RC} = 150 ns MCM81000-10, t _{RC} = 180 ns	l _{CC1}	_ _ _	640 560 480	mA	2
V _{CC} Power Supply Current (Standby) (RAS=CAS=V _{IH})	lCC2	_	16	mA	
V _{CC} Power Supply Current During RAS Only Refresh Cycles MCM81000-70, t _{RC} = 130 ns MCM81000-80, t _{RC} = 150 ns MCM81000-10, t _{RC} = 180 ns	lcc3	=	640 560 480	mA	2
V _{CC} Power Supply Current During Fast Page Mode Cycle MCM81000-70, tp _C = 40 ns MCM81000-80, tp _C = 45 ns MCM81000-10, tp _C = 55 ns	ICC4		480 400 320	mA	2
V _{CC} Power Supply Current (Standby) (RAS = CAS = V _{CC} - 0.2 V) MCM8 MCM8L		_	8 1.6	mA	
V _{CC} Power Supply Current During CAS Before RAS Refresh Cycle MCM81000-70, t _{RC} = 130 ns MCM81000-80, t _{RC} = 150 ns MCM81000-10, t _{RC} = 180 ns	I _{CC6}	_ _	640 560 480	mA	2
V _{CC} Power Supply Current, Battery Backup Mode—MCM8L1000 and MCM8L1000A Only ($t_{RAC} = 125 \mu s$; $t_{RAS} = 1 \mu s$; $\overline{CAS} = \overline{CAS}$ Before \overline{RAS} Cycle or 0.2 V; A0–A9, \overline{W} , DQ = V _{CC} –0.2 V or 0.2 V)	ICC7		2.4	mA	
Input Leakage Current (0 $V_{SS} \le V_{in} \le V_{CC}$)	llkg(l)	80	80	μA	
Output Leakage Current (\overline{CAS} at Logic 1, $V_{SS} \le V_{out} \le V_{CC}$)	lkg(O)	-20	20	μА	
Output High Voltage ($I_{OH} = -5 \text{ mA}$)	VOH	2.4		V	
Output Low Voltage (I _{OL} = 4.2 mA)	V _{OL}		0.4	V	

CAPACITANCE (f = 1.0 MHz, T_A = 25°C, V_{CC} = 5 V, Periodically Sampled Rather Than 100% Tested)

Parameter		Symbol	Max	Unit	Notes
Input Capacitance	A0-A9, W, CAS, RAS	C _{in}	50	pF	3
Input/Output Capacitance	DQ0-DQ7	C _{I/O}	15	pF	3

- All voltages referenced to V_{SS}.
- 2. Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
- 3. Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: $C = I\Delta t/\Delta V$.

AC OPERATING CONDITIONS AND CHARACTERISTICS

($V_{CC} = 5.0 \text{ V} \pm 10\%$, $T_A = 0 \text{ to } 70^{\circ}\text{C}$, Unless Otherwise Noted)

READ AND WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Syn	nbol	MCM8	1000-70	MCM8	1000-80	MCM8	81000-10		
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	tRELREL	t _{RC}	130	_	150		180	_	ns	5
Page Mode Cycle Time	†CELCEL	tPC	40	_	45		55	_	ns	
Access Time from RAS	†RELQV	†RAC	_	70		80	_	100	ns	6, 7
Access Time from CAS	[†] CELQV	†CAC	_	20		20	_	25	ns	6, 8
Access Time from Column Address	†AVQV	t _{AA}	_	35	_	40		50	ns	6, 9
Access Time from Precharge CAS	^t CEHQV	^t CPA	_	35	_	40		50	ns	6
CAS to Output in Low-Z	[†] CELQX	tCLZ	0	_	0	_	0	_	ns	6
Output Buffer and Turn-Off Delay	†CEHQZ	^t OFF	0	20	0	20	0	20	ns	10
Transition Time (Rise and Fall)	t _T	tT	3	50	3	50	3	50	ns	
RAS Precharge Time	^t REHREL	tRP	50	_	60	_	70	_	ns	
RAS Pulse Width	^t RELREH	†RAS	70	10,000	80	10,000	100	10,000	ns	
RAS Pulse Width (Fast Page Mode)	^t RELREH	^t RASP	70	100,000	80	100,000	100	100,000	ns	
RAS Hold Time	^t CELREH	^t RSH	20	_	20	_	25	_	ns	
CAS Hold Time	^t RELCEH	tCSH	70	_	80	_	100	_	ns	
CAS Pulse Width	^t CELCEH	†CAS	20	10,000	20	10,000	25	10,000	ns	
RAS to CAS Delay Time	^t RELCEL	†RCD	20	50	20	60	25	75	ns	11
RAS to Column Address Delay Time	†RELAV	tRAD	15	35	15	40	20	50	ns	12
CAS to RAS Precharge Time	[†] CEHREL	[†] CRP	5	_	5	_	5	T -	ns	
CAS Precharge Time (Page Mode Cycle Only)	[†] CEHCEL	tCP	10	_	10	_	10	_	ns	
Row Address Setup Time	†AVREL	†ASR	0	_	0	I –	0	I -	ns	
Row Address Hold Time	†RELAX	^t RAH	10	_	10	—	15	_	ns	
Column Address Setup Time	†AVCEL	†ASC	0	_	0	_	0	_	ns	
Column Address Hold Time	†CELAX	^t CAH	15	_	15	_	20		ns	
Column Address Hold Time Referenced to RAS	[†] RELAX	^t AR	55	_	60	_	75	_	ns	
Column Address to RAS Lead Time	^t AVREH	^t RAL	35	_	40	_	50	_	ns	

(continued)


- 1. V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL}.
- 2. An initial pause of 200 μs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IH} and V_{IH}) in a monotonic manner.
- 4. AC measurements t_T = 5.0 ns.
- The specifications for t_{RC} (min) and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
- Measured with a current load equivalent to 2 TTL (–200 μA, +4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- 7. Assumes that $t_{RCD} \le t_{RCD}$ (max).
- 8. Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- Assumes that t_{RAD} ≥ t_{RAD} (max).
- 10. toff (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- 12. Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA}.

READ AND WRITE CYCLES (Continued)


_	Syn	nbol	MCM8	1000-70	70 MCM81000-80		MCM81000-10		l l	
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Command Setup Time	tWHCEL	tRCS	0	_	0	_	0	_	ns	
Read Command Hold Time Referenced to CAS	tCEHWX	^t RCH	0	_	0	_	0	_	ns	13
Read Command Hold Time Referenced to RAS	^t REHWX	^t RRH	0	_	0	_	0	_	ns	13
Write Command Hold Time Referenced to CAS	tCELWH	twch	15	_	15	_	20	_	ns	
Write Command Hold Time Referenced to RAS	tRELWH	twcr	55	_	60	_	75	_	ns	
Write Command Pulse Width	twlwh	tWP	15	_	15		20	_	ns	
Write Command to RAS Lead Time	tWLREH	t _{RWL}	20	_	20	_	25	_	ns	
Write Command to CAS Lead Time	tWLCEH	^t CWL	20	_	20	_	25	_	ns	
Data in Setup Time	†DVCEL	tDS	0	_	0	_	0		ns	14, 15
Data in Hold Time	†CELDX	^t DH	15	_	15	_	20	_	ns	14, 15
Data in Hold Time Referenced to RAS	^t RELDX	^t DHR	55	_	60	_	75	_	ns	
Refresh Period MCM81000 MCM8L1000	tRVRV	^t RFSH	_	8 64	_	8 64	=	8 64	ms	
Write Command Setup Time	twlcel	twcs	0	_	0	_	0	_	ns	15, 16
CAS Setup Time for CAS Before RAS Refresh	†RELCEL	^t CSR	10	_	10	_	10	_	ns	
CAS Hold Time for CAS Before RAS Refresh	^t RELCEH	^t CHR	30	_	30	_	30	_	ns	
CAS Precharge to CAS Active Time	^t REHCEL	^t RPC	0	_	0		0	_	ns	
CAS Precharge Time for CAS Before RAS Counter Test	[†] CEHCEL	^t CPT	40	_	40	_	50	_	ns	
CAS Precharge Time	^t CEHCEL	^t CPN	10	_	10	_	15	-	ns	


- 13. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
 14. These parameters are referenced to CAS leading edge in random write cycles.
- 15. Early write only (tw_{CS} ≥ tw_{CS} (min)).
 16. tw_{CS} is not a restrictive operating parameter. It is included in the data sheet as an electrical characteristic only; if tw_{CS} ≥ tw_{CS} (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If this condition is not satisfied, the condition of the data out (at access time) is indeterminate.

READ CYCLE




EARLY WRITE CYCLE







FAST PAGE MODE WRITE CYCLE (EARLY WRITE)




RAS ONLY REFRESH CYCLE (W and A9 are Don't Care)




CAS BEFORE RAS REFRESH CYCLE (W and A0 to A9 are Don't Care)




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 16 milliseconds with the device powered up), a wake up sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The eleven address pins on the module are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (RAS) and column address strobe (CAS), into two separate 10-bit address fields. A total of twenty address bits, ten rows and ten columns, will decode one of the 1,048,576 byte locations in the module. RAS active transition is followed by $\overline{\text{CAS}}$ active transition (active = V_{IL} , t_{RCD} minimum) for all read or write cycles. The delay between RAS and $\overline{\text{CAS}}$ active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external \overline{CAS} signal is ignored until an internal \overline{RAS} signal is available. This "gate" feature on the external \overline{CAS} clock enables the internal \overline{CAS} line as soon as the row address hold time (t_{RAH}) specification is met (and defines t_{RCD} minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the \overline{CAS} clock.

There are two other variations in addressing the 1M RAM:

RAS only refresh cycle, and CAS before RAS refresh cycle. Both are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with either the "normal" random read cycle or the page mode read cycle. The normal read cycle is outlined here, while the page mode is discussed in a separate section.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with \overline{RAS} and \overline{CAS} active transitions latching the desired byte location. The write (\overline{W}) input level must be high (V_{IH}) , t_{RCS} (minimum) before the \overline{CAS} active transition, to enable read mode.

Both the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. However, $\overline{\text{CAS}}$ must be active before or at RCD maximum to guarantee valid data out (DQ) at tRAC (access time from $\overline{\text{RAS}}$ active transition). If the tRCD maximum is exceeded, read access time is determined by the $\overline{\text{CAS}}$ clock active transition (tCAC).

The $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks must remain active for a minimum time of t_{RAS} and t_{CAS} respectively, to complete the read cycle. $\overline{\text{W}}$ must remain high throughout the cycle, and for time t_{RRH} or t_{RCH} after $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ inactive transition, respectively, to maintain the data at that bit location. Once $\overline{\text{RAS}}$ transitions to inactive, it must remain inactive for a minimum time of t_{RP} to precharge the internal device circuitry for the next active cycle. Data out (DQ) is valid, but not latched, as long as the

 $\overline{\text{CAS}}$ clock is active. When the $\overline{\text{CAS}}$ clock transitions to inactive, the output will switch to High Z.

WRITE CYCLE

The user can write to the module with either of two cycles: early write or page mode early write. Early write mode is discussed here, while the page mode write operation is covered in another section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of \overline{W} to active (V_{IL}) . Minimum active time t_{RAS} and t_{CAS} , and precharge time t_{RP} apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time t_{WCS} before \overline{CAS} active transition. Data in (DQ) is referenced to \overline{CAS} in an early write cycle. \overline{RAS} and \overline{CAS} clocks must stay active for t_{RWL} and t_{CWL} , respectively, after the start of the early write operation to complete the cycle.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 2048 column locations on a selected row of the 1M dynamic RAM. Read access time in page mode (tCAC) is typically half the regular $\overline{\text{RAS}}$ clock access time, tRAC. Page mode operation consists of keeping $\overline{\text{RAS}}$ active while toggling $\overline{\text{CAS}}$ between VIH and VIL. The row is latched by $\overline{\text{RAS}}$ active transition, while each $\overline{\text{CAS}}$ active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read or write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, \overline{CAS} transitions to inactive for minimum of tcp, while \overline{RAS} remains low (V_{IL}). The second \overline{CAS} active transition while \overline{RAS} is low initiates the first page mode cycle (tpc). Either a read or write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by tpASp. Page mode operation is ended when \overline{RAS} transitions to inactive, coincident with or following \overline{CAS} inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge degrades with time and temperature, thus each bit must be periodically **re-freshed** (recharged) to maintain the correct bit state. Bytes in the MCM81000 require refresh every 8 milliseconds, while refresh time for the MCM8L1000 is 64 milliseconds.

Refresh is accomplished by cycling through the 512 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM81000, and 124.8 microseconds for the MCM81000. Burst refresh, a refresh of all 512 rows consecutively, must be performed every 8 milliseconds on the MCM81000 and 64 milliseconds on the MCM8L1000.

A normal read, write, or read-write operation to the RAM will refresh all the bytes associated with the particular row decoded. Three other methods of refresh, RAS-only refresh, CAS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

 $\overline{\text{RAS}}$ -only refresh consists of $\overline{\text{RAS}}$ transition to active, latching the row address to be refreshed, while $\overline{\text{CAS}}$ remains high (V_{IH}) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CAS Before RAS Refresh

 $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh is enabled by bringing $\overline{\text{CAS}}$ active before $\overline{\text{RAS}}$. This clock order actives an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh).

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding $\overline{\text{CAS}}$ active at the end of a read or write cycle, while $\overline{\text{RAS}}$ cycles inactive for $\overline{\text{tp}}$ and back to active, starts the hidden refresh. This is essentially the execution of a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh from a cycle in progress (see Figure 1). $\overline{\text{W}}$ is subject to the same conditions with respect to $\overline{\text{RAS}}$ active transition (to prevent test mode cycle) as in $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh.

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a CAS before RAS refresh counter test. This refresh counter test is performed with read and write operations. During this test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 512 test cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed only after a minimum of 8 CAS before RAS initialization cycles. The test procedure is as follows:

- 1. Write "0"s into all memory cells with normal write mode.
- Select a column address, and read "0" out of the cell by performing CAS before RAS refresh counter test, read cycle. Repeat this operation 512 times.
- Select a column address and write "1" into the cell by performing the CAS before RAS refresh counter test, write cycle. Repeat this operation 512 times.
- Read "1"s (normal read mode), which were written at step 3.
- Repeat steps 1 to 4 using complement data.





Figure 1. Hidden Refresh Cycle

ORDERING INFORMATION (Order by Full Part Number)





Advance Information

1Mx8 Bit Dynamic Random Access Module

The MCM81430 and MCM8L1430 are 8M dynamic random access memory (DRAM) modules organized as 1,048,576 \times 8 bits. The modules are 30-lead single-in-line memory modules (SIMM) consisting of two MCM54400AN DRAMs housed in a 20/26 J-lead small outline package (SOJ) and mounted on a substrate along with a 0.22 μF (min) decoupling capacitor mounted adjacent to each DRAM. The MCM54400AN is a CMOS high speed, dynamic random access memory organized as 1,048,576 four-bit words and fabricated with CMOS silicon-gate process technology.

- Three-State Data Output
- · Early-Write Common I/O Capability
- · Fast Page Mode Capability
- · TTL-Compatible Inputs and Outputs
- RAS Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 1024 Cycle Refresh:

MCM81430 = 16 ms (Max)

MCM8L1430 = 128 ms (Max)

- \bullet Consists of Two 4M DRAMs and Two 0.22 μF (Min) Decoupling Capacitors
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (t_{RAC})

MCM81430-60 = 60 ns (Max)

MCM81430-70 = 70 ns (Max)

MCM81430-80 = 80 ns (Max)

MCM81430-10 = 100 ns (Max)

Low Active Power Dissipation:

MCM81430-60 = 1.32 W (Max)

MCM81430-70 = 1.10 W (Max)

MCM81430-80 = 0.94 W (Max)

MCM81430-10 = 0.83 W (Max)

· Low Standby Power Dissipation:

TTL Levels = 22 mW (Max)


CMOS Levels (MCM81430) = 11 mW (Max)


(MCM8L1430) = 2.2 mW (Max)

- CAS Control for Eight Common I/O Lines
- Available in Edge Connector (MCM81430S)

PIN NAMES									
DQ0-DQ7 CAS RAS W VCC VSS	Address Inputs Data Input/Output Column Address Strobe Read/Write Input Power (+5 V) Ground No Connection								


MCM81430 MCM8L1430





This document contains information on a new product. Specifications and information herein are subject to change without notice.

FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATING (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	-1 to +7	٧
Voltage Relative to V _{SS} for Any Pin Except V _{CC}	V _{in} , V _{out}	-1 to +7	٧
Data Out Current per DQ Pin	lout	50	mA
Power Dissipation	PD	1.4	W
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T _{stq}	-25 to +125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

DC OPERATING CONDITIONS AND CHARACTERISTICS (V_{CC} = $5.0 \text{ V} \pm 10\%$, T_A = $0 \text{ to } 70^{\circ}\text{C}$, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧	1
	V _{SS}	0	0	0		
Logic High Voltage, All Inputs	VIH	2.4	_	6.5	٧	1
Logic Low Voltage, All Inputs	V _{IL}	-1.0	_	0.8	V	1

DC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit	Notes
V_{CC} Power Supply Current MCM81430-60, t_{RC} = 110 ns MCM81430-70, t_{RC} = 130 ns MCM81430-80, t_{RC} = 150 ns MCM81430-80, t_{RC} = 180 ns	I _{CC1}	=	240 200 170 150	mA	2
V _{CC} Power Supply Current (Standby) (RAS=CAS=V _{IH})	lCC2	_	4	mA	
V_{CC} Power Supply Current During \overline{RAS} Only Refresh Cycles MCM81430-60, $t_{RC}=110$ ns MCM81430-70, $t_{RC}=130$ ns MCM81430-80, $t_{RC}=150$ ns MCM81430-10, $t_{RC}=180$ ns	ICC3	=	240 200 170 150	mA	2
V _{CC} Power Supply Current During Fast Page Mode Cycle MCM81430-60, tp _C = 45 ns MCM81430-70, tp _C = 45 ns MCM81430-80, tp _C = 50 ns MCM81430-80, tp _C = 60 ns	I _{CC4}	_ _ _	140 140 120 110	mA	2, 3
$\label{eq:VCC} V_{CC} \mbox{ Power Supply Current (Standby) } (\overline{\mbox{RAS}} = \overline{\mbox{CAS}} = V_{CC} - 0.2 \mbox{ V}) \\ \mbox{ MCM81430 } \\ \mbox{ MCM8L1430 }$	I _{CC5}	=	2 0.4	mA	
V _{CC} Power Supply Current During CAS Before RAS Refresh Cycle MCM81430-60, t _{RC} = 110 ns MCM81430-70, t _{RC} = 130 ns MCM81430-80, t _{RC} = 150 ns MCM81430-10, t _{RC} = 180 ns	ICC6		240 200 170 150	mA	2
V _{CC} Power Supply Current, Battery Backup Mode—MCM81430 Only (t _{RAC} = 125 μs; t _{RAS} = 1 μs; CAS = CAS Before RAS Cycle or 0.2 V; A0–A9, W, DQ = V _{CC} –0.2 V or 0.2 V)	I _{CC7}	_	0.6	mA	2, 4
Input Leakage Current (0 V _{SS} ≤ V _{in} ≤ V _{CC})	likg(i)	-20	20	μА	
Output Leakage Current (\overline{CAS} at Logic 1, $V_{SS} \le V_{out} \le V_{CC}$)	l _{lkg} (O)	-10	10	μА	
Output High Voltage (I _{OH} = -5 mA)	VOH	2.4	_	٧	
Output Low Voltage (I _{OL} = 4.2 mA)	VOL	_	0.4	V	

$\textbf{CAPACITANCE} \text{ (f = 1.0 MHz, T_A = $25^{\circ}C$, V_{CC} = 5 V, Periodically Sampled Rather Than 100% Tested)}$

Parameter		Symbol	Max	Unit	Notes
Input Capacitance	A0-A9, W, CAS, RAS	C _{in}	24	pF	5
Input/Output Capacitance	DQ0-DQ7	C _{I/O}	17	pF	5

- 1. All voltages referenced to V_{SS} .
- All Vollages Telefalled to VSS.
 Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
 Column address can be changed once or less while RAS = V_{|L} and CAS = V_{|H}.
 t_{RAS} (max) = 1μs is only applied to refresh of battery backup. t_{RAS} (max) = 10 μs is applied to functional operating.
 Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: C = IΔt/ΔV.

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

READ AND WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Symi	ool	81430-60 8L1430-60			30-70 30-70		80-80 30-80		30-10 30-10		
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	^t RELREL	tRC	110	-	130	_	150	_	180	_	ns	5
Fast Page Mode Cycle Time	^t CELCEL	tPC	45	_	45	_	50	_	60	_	ns	,
Access Time from RAS	†RELQV	†RAC	_	60	_	70	_	80	_	100	ns	6, 7
Access Time from CAS	t _{CELQV}	tCAC	_	20	-	20	_	20	-	25	ns	6, 8
Access Time from Column Address	tAVQV	t _{AA}	_	30	_	35	_	40	_	50	ns	6, 9
Access Time from Precharge CAS	^t CEHQV	t _{CPA}		40	_	40	_	45	_	55	ns	6
CAS to Output in Low-Z	[†] CELQX	tCLZ	0	-	0	_	0	_	0	-	ns	6
Output Buffer and Turn-Off Delay	^t CEHQZ	^t OFF	0	20	0	20	0	20	0	20	ns	10
Transition Time (Rise and Fall)	tŢ	tŢ	3	50	3	50	3	50	3	50	ns	
RAS Precharge Time	^t REHREL	t _{RP}	40	_	50	_	60	_	70	_	ns	
RAS Pulse Width	†RELREH	†RAS	60	10 k	70	10 k	80	10 k	100	10 k	ns	
RAS Pulse Width (Fast Page Mode)	^t RELREH	^t RASP	60	200 k	70	200 k	80	200 k	100	200 k	ns	
RAS Hold Time	†CELREH	^t RSH	20	_	20	_	20	_	25	-	ns	
CAS Hold Time	†RELCEH	tcsH	60	_	70	_	80	_	100	_	ns	
CAS Precharge to RAS Hold Time	tCEHREH	^t RHCP	40	_	40	_	45		55	_	ns	
CAS Pulse Width	†CELCEH	†CAS	20	10 k	20	10 k	20	10 k	25	10 k	ns	
RAS to CAS Delay Time	^t RELCEL	^t RCD	20	40	20	50	20	60	25	75	ns	11
RAS to Column Address Delay Time	^t RELAV	^t RAD	्र15	30	15	35	15	40	20	50	ns	12
CAS to RAS Precharge Time	†CEHREL	tCRP	5	-	5	_	5	_	10	_	ns	
CAS Precharge Time	†CEHCEL	^t CP	10	_	10	_	10	_	10	_	ns	
Row Address Setup Time	†AVREL	t _{ASR}	0	_	0	_	0	_	0	_	ns	
Row Address Hold Time	†RELAX	^t RAH	10	_	10	_	10	_	15	_	ns	
Column Address Setup Time	†AVCEL	tASC	0	_	0		0	_	0	_	ns	
Column Address Hold Time	†CELAX	^t CAH	15	_	15	_	15	_	20	_	ns	
Column Address to RAS Lead Time	t _{AVREH}	^t RAL	30	_	35	_	40	-	50	_	ns	
Read Command Setup Time	tWHCEL	tRCS	0		0	_	0		0		ns	

(continued)


- 1. V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL}.
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IH} and V_{IH}) in a monotonic manner.
- AC measurements t_T = 5.0 ns.
- The specification for t_{RC} (min) is used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
- Measured with a current load equivalent to 2 TTL (-200 μA, +4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- 7. Assumes that $t_{RCD} \le t_{RCD}$ (max).
- 8. Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- Assumes that t_{RAD} ≥ t_{RAD} (max).
- 10. toff (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA}.

READ AND WRITE CYCLES (Continued)


Parameter	Symi	bol		30-60 30-60		30-70 30-70		80-80 30-80	81430-10 8L1430-10		Unit	A 1-4
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Command Hold Time Referenced to CAS	tCEHWX	^t RCH	0	-	0	_	0	_	0		ns	13
Read Command Hold Time Referenced to RAS	^t REHWX	tRRH	0	_	0	_	0	_	0		ns	13
Write Command Hold Time Referenced to CAS	tCELWH	tWCH	10	-	15	_	15	_	20	_	ns	
Write Command Pulse Width	tWLWH	tWP	10	_	15		15	_	20	_	ns	
Write Command to RAS Lead Time	tWLREH	tRWL	20	_	20		20	_	25	_	ns	
Write Command to CAS Lead Time	tWLCEH	tCWL	20	_	20	_	20	_	25	_	ns	
Data in Setup Time	†DVCEL	tDS	0	_	0	_	0	_	0	—	ns	14
Data in Hold Time	†CELDX	^t DH	15	_	15	_	15	_	20	_	ns	14
Refresh Period MCM81430 MCM8L1430	tRVRV	^t RFSH	_	16 128	=	16 128	_	16 128	=	16 128	ms	
Write Command Setup Time	†WLCEL	twcs	0	_	0		0		0	 	ns	15
CAS to Write Delay	^t CELWL	tCWD	50	-	50	_	50		60	 	ns	15
RAS to Write Delay	^t RELWL	tRWD	90	_	100	_	110		135	_	ns	15
Column Address to Write Delay Time	tAVWL	^t AWD	60	_	65	_	70	_	85	_	ns	15
CAS Precharge to Write Delay Time (Page Mode)	tCEHWL	tCPWD	70	_	70	_	75	_	90	_	ns	15
CAS Setup Time for CAS Before RAS Refresh	^t RELCEL	tCSR	5	_	5	_	5	_	5		ns	
CAS Hold Time for CAS Before RAS Refresh	^t RELCEH	tCHR	15	_	15	_	15	_	20	-	ns	
RAS Precharge to CAS Active Time	^t REHCEL	^t RPC	0	_	0	_	0	_	0	_	ns	
CAS Precharge Time for CAS Before RAS Counter Time	^t CEHCEL	^t CPT	30	_	40	_	40	-	50	-	ns	
Write Command Setup Time (Test Mode)	[†] WLREL	twrs	10	_	10	_	10	-	10	-	ns	
Write Command Hold Time (Test Mode)	^t RELWH	tWTH	10	_	10	_	10	_	10	_	ns	
Write to RAS Precharge Time (CAS Before RAS Refresh)	twhrel	tWRP	10	_	10	_	10	_	10	-	ns	
Write to RAS Hold Time (CAS Before RAS Refresh)	[†] RELWL	twr	10	_	10	_	10	_	10	_	ns	


- 13. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
 14. These parameters are referenced to CAS leading edge in early write cycles.
- twcs is not a restrictive operating parameters. It is included in the data sheet as an electrical characteristic only; if twcs ≥ twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If this condition is not satisfied, the condition of the data out (at access time) is indeterminate.

READ CYCLE




EARLY WRITE CYCLE







FAST PAGE MODE EARLY WRITE CYCLE




RAS ONLY REFRESH CYCLE (W is Don't Care)




CAS BEFORE RAS REFRESH CYCLE (A0-A9 is Don't Care)



HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (EARLY WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE tRAS ^tRSH t RAL ^tASC COLUMN ADDRESS -t_{AA} ^tRRH READ CYCLE tRCS--t CAC tCLZ $_{\rm DQ}$ $_{\rm V_{OL}-}^{\rm V_{OH}-}$ HIGH Z VALID DATA OUT WRITE CYCLE twee - tcwL twcstwrh twch ^tDH VALID DATA IN HIGH Z

DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the module. During an extended inactive state (greater than 16 milliseconds with the device powered up), a wake up sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The ten address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (RAS) and column address strobe (CAS), into two separate 10-bit address fields. A total of twenty address bits, ten rows and ten columns, will decode one of the 1,048,576 byte locations in the device. RAS active transition is followed by CAS active transition (active = V_{IL}, t_{RCD} minimum) for all read or write cycles. The delay between RAS and CAS active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external \overline{CAS} signal is ignored until an internal \overline{RAS} signal is available. This "gate" feature on the external \overline{CAS} clock enables the internal \overline{CAS} line as soon as the row address hold time (t_{RAH}) specification is met (and defines t_{RCD} minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the \overline{CAS} clock.

There are three other variations in addressing the module: RAS only refresh cycle, CAS before RAS refresh cycle, and page mode. All three are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with either a "normal" random read cycle or a page mode read cycle. The normal read cycle is outlined here, while the page mode cycle is discussed in a separate section.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with \overline{RAS} and \overline{CAS} active transitions latching the desired bit location. The write (\overline{W}) input level must be high (V_{IH}) , t_{RCS} (minimum) before the \overline{CAS} active transition, to enable read mode.

Both the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. $\overline{\text{CAS}}$ controls read access time: $\overline{\text{CAS}}$ must be active before or at t_{RCD} maximum to guarantee valid data out (DQ) at t_{RAC} (access time from $\overline{\text{RAS}}$ active transition). If the t_{RCD} maximum is exceeded, read access time is determined by the $\overline{\text{CAS}}$ clock active transition (t_{CAC}).

The $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks must remain active for a minimum time of t_{RAS} and t_{CAS} respectively, to complete the read cycle. $\overline{\text{W}}$ must remain high throughout the cycle, and for time t_{RRH} or t_{RCH} after $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ inactive transition, respectively, to maintain the data at that bit location. Once $\overline{\text{RAS}}$ transitions to inactive, it must remain inactive for a minimum time of t_{RP} to precharge the internal device circuitry for the next active cycle. $\overline{\text{DQ}}$ is valid, but not latched, as long as the $\overline{\text{CAS}}$ clock is active. When the $\overline{\text{CAS}}$ clock transitions to inactive, the output

will switch to High Z (three-state) $t_{\mbox{OFF}}$ after the inactive transition.

WRITE CYCLE

The user can write to the DRAM with either an early write or page mode early write cycle. Early write mode is discussed here, while page mode write operations are covered in a separate section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of \overline{W} to active (V_{IL}). Early write mode is distinguished by the active transition of \overline{W} , with respect to \overline{CAS} . Minimum active time t_{RAS} and t_{CAS} , and precharge time t_{RP} apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time t_{WCS} before \overline{CAS} active transition. Data in (DQ) is referenced to \overline{CAS} in an early write cycle. \overline{RAS} and \overline{CAS} clocks must stay active for t_{RWL} and t_{CWL} , respectively, after the start of the early write operation to complete the cycle.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 1024 column locations on a selected row of the module. Read access time in page mode (t_{CAC}) is typically half the regular RAS clock access time, t_{RAC} . Page mode operation consists of keeping RAS active while toggling CAS between V_{IH} and V_{IL} . The row is latched by RAS active transition, while each CAS active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read or write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, CAS transitions to inactive for minimum t_{CP}, while RAS remains low (V_{IL}). The second CAS active transition while RAS is low initiates the first page mode cycle (t_{PC}). Either a read or write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by t_{RASP}. Page mode operation is ended when RAS transitions to inactive, coincident with or following CAS inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the MCM81430 require refresh every 16 milliseconds, while refresh time for the MCM8L1430 is 128 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM81430, and 124.8 microseconds for the MCM8L1430. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 16 milliseconds on the MCM81430 and 128 milliseconds on the MCM81430.

A normal read or write operation to the RAM will refresh all the bits associated with the particular row decoded. Three other methods of refresh, RAS-only refresh, CAS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

 $\overline{\text{RAS}}$ -only refresh consists of $\overline{\text{RAS}}$ transition to active, latching the row address to be refreshed, while $\overline{\text{CAS}}$ remains high (V_{IH}) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CAS Before RAS Refresh

 $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh is enabled by bringing $\overline{\text{CAS}}$ active before $\overline{\text{RAS}}$. This clock order actives an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh). \overline{W} must be inactive for time t_{WRP} before and time t_{WRH} after $\overline{\text{RAS}}$ active transition to prevent switching the device into a **test mode cycle**.

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding \overline{CAS} active at the end of a read or write cycle, while \overline{RAS} cycles inactive for t_{RP} and back to active, starts the hidden refresh. This is essentially the execution of a \overline{CAS} before \overline{RAS} refresh from a cycle in progress (see Figure 1). \overline{W} is subject to the same conditions with respect to \overline{RAS} active transition (to prevent test mode cycle) as in \overline{CAS} before \overline{RAS} refresh.

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a CAS before RAS refresh counter test. This refresh counter test is performed with read and write operations. During this test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 1024 test cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed only after a minimum of 8 CAS before RAS initialization cycles. The test procedure is as follows:

- 1. Write "0"s into all memory cells with normal write mode.
- Select a column address, and read "0" out of the cell by performing CAS before RAS refresh counter test, read cycle. Repeat this operation 512 times.
- Select a column address and write "1" into the cell by performing the CAS before RAS refresh counter test, write cycle. Repeat this operation 512 times.
- Read "1"s (normal read mode), which were written at step 3.
- 5. Repeat steps 1 to 4 using complement data.





Figure 1. Hidden Refresh Cycle

ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers— MCM81430S60 MCM81430S70

MCM81430S70 MCM81430S80 MCM81430S10 MCM8L1430S60 MCM8L1430S70 MCM8L1430S80 MCM8L1430S10

MOTOROLA SEMICONDUCTOR TECHNICAL DATA

4Mx8 Bit Dynamic Random Access Memory Module

The MCM84000S is a 32M, dynamic random access memory (DRAM) module organized as 4,194,304 \times 8 bits. The module is a 30-lead single-in-line memory module (SIMM) consisting of eight MCM54100A DRAMs housed in 20/26 J-lead small outline packages (SOJ) mounted on a substrate along with a 0.22 μF (min) decoupling capacitor mounted under each DRAM. The MCM54100A is a CMOS high speed, dynamic random access memory organized as 4,194,304 one-bit words and fabricated with CMOS silicon-gate process technology.

- Three-State Data Output
- Early-Write Common I/O Capability
- Fast Page Mode Capability
- TTL-Compatible Inputs and Outputs
- RAS Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 1024 Cycle Refresh:

MCM84000 = 16 ms MCM8L4000 = 128 ms

- Consists of Eight 4M \times 1 DRAMs and Eight 0.22 μ F (Min) Decoupling Capacitors
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (t_{RAC})

MCM84000S-80 = 80 ns (Max)

MCM84000S-10 = 100 ns (Max)

• Low Active Power Dissipation:

MCM84000S-80 and MCM8L4000S-80 = 4.4 W (Max) MCM84000S-10 and MCM8L4000S-10 = 3.75 W (Max)


• Low Standby Power Dissipation:


TTL Levels = 88 mW (Max)

CMOS Levels (MCM84000) = 45 mW (Max) (MCM8L4000) = 18 mW (Max)

- CAS Control for Eight Common I/O Lines
- Available in Edge Connector (MCM84000S) or Low Height Pin Connector (MCM84000LH)


MCM84000 MCM8L4000





PIN NAMES									
A0-A10	Data Input/Output Column Address Strobe Row Address Strobe Read/Write Input Power (+5 V) Ground								

FUNCTIONAL BLOCK DIAGRAM



ARCOLLITE MAYIMUM PATING (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	-1 to +7	٧
Voltage Relative to V _{SS} for Any Pin Except V _{CC}	V _{in} , V _{out}	-1 to +7	٧
Data Out Current per DQ Pin	lout	50	mA
Power Dissipation	PD	4.8	W
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T _{sta}	-25 to +125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERAT-ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

DC OPERATING CONDITIONS AND CHARACTERISTICS (V_{CC} = $5.0 \text{ V} \pm 10\%$, T_A = $0 \text{ to } 70^{\circ}\text{C}$, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	V _{CC}	4.5	5.0	5.5	V	1
	V _{SS}	0	0	0]	l
Logic High Voltage, All Inputs	V _{IH}	2.4		6.5	V	1
Logic Low Voltage, All Inputs	V _{IL}	-1.0	_	0.8	V	1

DC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current MCM84000-80, t _{RC} = 150 ns MCM84000-10, t _{RC} = 180 ns	lcc1		800 680	mA	2
V _{CC} Power Supply Current (Standby) (RAS=CAS=V _{IH})	lCC2	_	16	mA	
V_{CC} Power Supply Current During \overline{RAS} Only Refresh Cycles MCM84000-80, t_{RC} = 150 ns MCM84000-10, t_{RC} = 180 ns	lCC3	_	800 680	mA	2
V_{CC} Power Supply Current During Fast Page Mode Cycle MCM84000-80, t_{PC} = 45 ns MCM84000-10, t_{PC} = 55 ns	I _{CC4}	_	480 400	mA	2,3
V_{CC} Power Supply Current (Standby) ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2 \text{ V}$) MCM84000 MCM8L4000	ICC5	_	8 3.2	mA	
V _{CC} Power Supply Current During CAS Before RAS Refresh Cycle MCM84000-80, t _{RC} = 150 ns MCM84000-10, t _{RC} = 180 ns	ICC6	_	800 680	mA	2
$\label{eq:vcc} \begin{array}{l} V_{CC} \mbox{ Power Supply Current, Battery Backup Mode—MCM8L4000 Only} \\ (t_{RC} = 125 \mu s; \overline{CAS} = \overline{CAS} \mbox{ Before } \overline{RAS} \mbox{ Cycling or 0.2 V; } \overline{W} = V_{CC}-0.2 \mbox{ V; } DQ = V_{CC}-0.2 \mbox{ V; 0.2 V or Open; A0-A10} = V_{CC}-0.2 \mbox{ V or 0.2 V)} \\ t_{RAS} = \mbox{ Min to 1 } \mu s \end{array}$	ICC7	_	4.0	mA	2, 4
Input Leakage Current ($V_{SS} \le V_{in} \le V_{CC}$)	lkg(I)	-80	80	μΑ	
Output Leakage Current (\overline{CAS} at Logic 1, $V_{SS} \le V_{out} \le V_{CC}$)	lkg(O)	-20	20	μА	
Output High Voltage (I _{OH} = -5 mA)	VOH	2.4	_	V	
Output Low Voltage (I _{OL} = 4.2 mA)	V _{OL}		0.4	٧	

$\textbf{CAPACITANCE} \text{ (f = 1.0 MHz, T}_{A} = 25^{\circ}\text{C}, \text{ V}_{CC} = 5 \text{ V, Periodically Sampled Rather Than 100\% Tested)}$

Parameter	Syi	mbol	Max	Unit	Notes
Input Capacitance A0-	A10, W, CAS, RAS	Cin	50	pF	5
Input/Output Capacitance	DQ0-DQ7	C _{I/O}	15	рF	5

- All voltages referenced to V_{SS}.
 Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
- Measured with one address transition per page mode cycle.
- t_{RAS} (max) = 1 μs is only applied to refresh of battery backup. t_{RAS} (max) = 10 μs is applied to functional operating.
 Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: C = lΔt/ΔV.

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

READ AND WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Syn	nbol	мсм8	4000-80	MCM84			
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	†RELREL	^t RC	150	_	180	_	ns	5
Page Mode Cycle Time	†CELCEL	tPC	50	_	60	_	ns	
Access Time from RAS	t _{RELQV}	^t RAC	_	80	_	100	ns	6, 7
Access Time from CAS	†CELQV	tCAC	_	20	_	25	ns	6, 8
Access Time from Column Address	tAVQV	t _{AA}	_	40	_	50	ns	6, 9
Access Time from Precharge CAS	tCEHQV	^t CPA	_	45	_	55	ns	6
CAS to Output in Low-Z	t _{CELQX}	tCLZ	0	_	0	_	ns	6
Output Buffer and Turn-Off Delay	tCEHQZ	^t OFF	0	20	0	20	ns	10
Transition Time (Rise and Fall)	tŢ	tŢ	3	50	3	50	ns	
RAS Precharge Time	TREHREL	tRP	60	_	70	_	ns	
RAS Pulse Width	†RELREH	^t RAS	80	10,000	100	10,000	ns	
RAS Pulse Width (Fast Page Mode)	tRELREH	tRASP	80	200,000	100	200,000	ns	
RAS Hold Time	†CELREH	tRSH	20	_	25	_	ns	
CAS Hold Time	†RELCEH	t _{CSH}	80	_	100	_	ns	
CAS Pulse Width	†CELCEH	†CAS	20	10,000	25	10,000	ns	
RAS to CAS Delay Time	†RELCEL	tRCD	20	60	25	75	ns	11
RAS to Column Address Delay Time	tRELAV	tRAD	15	40	20	50	ns	12
CAS to RAS Precharge Time	tCEHREL.	tCRP	5		10		ns	
CAS Precharge Time	†CEHCEL	tCP	10	_	10		ns	
Row Address Setup Time	tAVREL	†ASR	0	_	0		ns	
Row Address Hold Time	tRELAX	t _{RAH}	10	_	15	_	ns	
Column Address Setup Time	tAVCEL	tASC	0		0		ns	
Column Address Hold Time	^t CELAX	^t CAH	15	_	20		ns	
Column Address Hold Time Referenced to RAS	†RELAX	t _{AR}	60		75		ns	
Column Address to RAS Lead Time	tAVREH	t _{RAL}	40		50		ns	ontinued)

(continued)


- 1. VIH min and VIL max are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between $V_{\mbox{\scriptsize IH}}$ and $V_{\mbox{\scriptsize IL}}$ (or between $V_{\mbox{\scriptsize IL}}$ and $V_{\mbox{\scriptsize IH}})$ in a monotonic manner.
- 4. AC measurements t_T = 5.0 ns.
- The specification for t_{RC} (min) is used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
- Measured with a current load equivalent to 2 TTL (-200 μA, +4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and $V_{OL} = 0.8 V$.
- Assumes that t_{RCD} ≤ t_{RCD} (max).
- Assumes that t_{RCD} ≥ t_{RCD} (max).
- Assumes that t_{RAD} ≥ t_{RAD} (max).
 t_{OFF} (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- 12. Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified tRAD (max) limit, then access time is controlled exclusively by tAA.

READ AND WRITE CYCLES (Continued)


	Syn	nbol	MCM84	1000-80	MCM84	1000-10		
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Notes
Read Command Setup Time	tWHCEL	tRCS	0		0	_	ns	
Read Command Hold Time Referenced to CAS	tCEHWX	^t RCH	0	_	0	-	ns	13
Read Command Hold Time Referenced to RAS	tREHWX	tRRH	0	_	0		ns	13
Write Command Hold Time Referenced to CAS	[†] CELWH	tWCH	15	_	20	_	ns	
Write Command Hold Time Referenced to RAS	tRELWH	twcr	60	_	75	_	ns	
Write Command Pulse Width	twLWH	twp	15	_	20	-	ns	
Write Command to RAS Lead Time	tWLREH	tRWL	20		25	_	ns	
Write Command to CAS Lead Time	†WLCEH	tCWL	20	_	25	-	ns	
Data in Setup Time	†DVCEL	tDS	0	_	0	-	ns	14, 15
Data in Hold Time	^t CELDX	^t DH	15		20	_	ns	14, 15
Data in Hold Time Referenced to RAS	tRELDX	^t DHR	60	_	75		ns	
Refresh Period MCM84000 MCM8L4000	^t RVRV	^t RFSH	_	16 128		16 128	ms	
Write Command Setup Time	tWLCEL	twcs	0	_	0		ns	15, 16
CAS Setup Time for CAS Before RAS Refresh	†RELCEL	tCSR	5	_	10	_	ns	
CAS Hold Time for CAS Before RAS Refresh	†RELCEH	tCHR	15		20		ns	
CAS Precharge to CAS Active Time	†REHCEL	tRPC	0	_	0	_	ns	
CAS Precharge Time for CAS Before RAS Counter Test	tCEHCEL.	†CPT	40	_	50		ns	


- 13. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
 14. These parameters are referenced to CAS leading edge in random write cycles.
 15. Early write only (t_{WCS} ≥ t_{WCS} (min)).
 16. t_{WCS} is not a restrictive operating parameter. It is included in the data sheet as an electrical characteristic only; if t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If this condition is not satisfied, the condition of the data out (at access time) is indeterminate.

READ CYCLE




EARLY WRITE CYCLE







FAST PAGE MODE WRITE CYCLE (EARLY WRITE)




RAS ONLY REFRESH CYCLE (W and A10 are Don't Care)




CAS BEFORE RAS REFRESH CYCLE (W and A0 to A10 are Don't Care)




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substrate generator pump to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 16 milliseconds with device powered up), a wake up sequence of eight active cycles is necessary to assure proper operation.

ADDRESSING THE RAM

The eleven address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (RAS) and column address strobe (CAS), into two separate 11-bit address fields. A total of twenty two address bits, eleven rows and eleven columns, will decode one of the 4,194,304 byte locations in the device. RAS active transition is followed by CAS active transition (active = V_{IL}, t_{RCD} minimum) for all read or write cycles. The delay between RAS and CAS active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external \overline{CAS} signal is ignored until an internal \overline{RAS} signal is available. This "gate" feature on the external \overline{CAS} clock enables the internal \overline{CAS} line as soon as the row address hold time (t_{RAH}) specification is met (and defines t_{RCD} minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the \overline{CAS} clock.

There are three other variations in addressing the 4M RAM: RAS only refresh cycle, CAS before RAS refresh cycle, and page mode. All three are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with two different cycles: "normal" random read cycle and page mode read cycle. The normal read cycle is outlined here, while the page mode cycle is discussed in a separate section.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ active transitions latching the desired bit location. The write (\overline{W}) input level must be high (V_{IH}) , t_{RCS} (minimum) before the $\overline{\text{CAS}}$ active transition, to enable read mode.

Both the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. However, $\overline{\text{CAS}}$ must be active before or at RCD maximum to guarantee valid data out (DQ) at tRAC (access time from $\overline{\text{RAS}}$ active transition). If the tRCD maximum is exceeded, read access time is determined by the $\overline{\text{CAS}}$ clock active transition (tCAC).

The $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks must remain active for a minimum time of t_{RAS} and t_{CAS} respectively, to complete the read cycle. $\overline{\text{W}}$ must remain high throughout the cycle, and for time t_{RRH} or t_{RCH} after $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ inactive transition, respectively, to maintain the data at that bit location. Once $\overline{\text{RAS}}$ transitions to inactive, it must remain inactive for a minimum time of t_{RP} to precharge the internal device circuitry for the next active cycle. $\overline{\text{DQ}}$ is valid, but not latched, as long as the $\overline{\text{CAS}}$ clock is

active. When the CAS clock transitions to inactive, the output will switch to High Z (three-state).

WRITE CYCLE

The user can write to the DRAM with two cycles; early write and page mode early write. Early write mode is discussed here, while the page mode write operation is covered in another section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of \overline{W} to active (V_{IL}) . Minimum active time t_{RAS} and t_{CAS} , and precharge time t_{RP} apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time t_{WCS} before \overline{CAS} active transition. Data in (DQ) is referenced to \overline{CAS} in an early write cycle. \overline{RAS} and \overline{CAS} clocks must stay active for t_{RWL} and t_{CWL} , respectively, after the start of the early write operation to complete the cycle.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 2048 column locations on a selected row of the dynamic RAM. Read access time in page mode (t_{CAC}) is typically half the regular $\overline{\text{RAS}}$ clock access time, t_{RAC}. Page mode operation consists of keeping $\overline{\text{RAS}}$ active while toggling $\overline{\text{CAS}}$ between V_{IH} and V_{IL}. The row is latched by $\overline{\text{RAS}}$ active transition, while each $\overline{\text{CAS}}$ active transition allows selection of a new-column location on the row.

A page mode cycle is initiated by a normal read or write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, \overline{CAS} transitions to inactive for minimum of t_{CP} , while \overline{RAS} remains low (VIL). The second \overline{CAS} active transition while \overline{RAS} is low initiates the first page mode cycle (tpc). Either a read or write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by tpasp. Page mode operation is ended when \overline{RAS} transitions to inactive, coincident with or following \overline{CAS} inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each byte must be periodically refreshed (recharged) to maintain the correct byte state. Bytes in the MCM84000 require refresh every 16 milliseconds, while refresh time for the MCM8L4000 is 128 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bytes on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM84000, and 124.8 microseconds for the MCM8L4000. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 16 milliseconds on the MCM84000 and 128 milliseconds on the MCM8L4000.

A normal read, write, or read-write operation to the RAM will refresh all the bytes (4096) associated with the particular row decoded. Three other methods of refresh, RAS-only refresh, CAS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

RAS-only refresh consists of RAS transition to active, latching the row address to be refreshed, while CAS remains high (VIH) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CAS Before RAS Refresh

CAS before RAS refresh is enabled by bring CAS active before RAS. This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh).

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding CAS active the end of a read or write cycle, while RAS cycles inactive for the and back to active, starts the hidden refresh. This is essentially the execution of a CAS before RAS refresh from a cycle in progress (see Figure 1).

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a CAS before RAS refresh counter test. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 1024 cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cvcle timing diagram.

The test can be performed after a minimum of 8 CAS before RAS initialization cycles. Test procedure:

- 1. Write "0"s into all memory cells (normal write mode).
- 2. Select a column address, and read "0" out of the cell by performing CAS before RAS refresh counter test, read cycle. Repeat this operation 1024 times.
- 3. Select a column address, and write "1" into the cell by performing CAS before RAS refresh counter test, write cycle. Repeat this operation 1024 times.
- 4. Read "1"s (normal read mode), which were written at step
- Repeat steps 1 to 4 using complement data.





Figure 1. Hidden Refresh Cycle

ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers-MCM84000S80 MCM84000S10

MCM84000LH80 MCM84000LH10

MCM8L4000S80

MCM8L4000LH80

MCM8L4000S10

MCM8L4000LH10

MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Advance Information

4Mx8 Bit Dynamic Random **Access Memory Module**

The MCM84000AS is a 32M, dynamic random access memory (DRAM) module organized as 4,194,304 × 8 bits. The module is a 30-lead single-in-line memory modules (SIMM) consisting of eight MCM54100A DRAMs housed in a 20/26 J-lead small outline packages (SOJ) mounted on a substrate along with a 0.22 µF (min) decoupling capacitor mounted under each DRAM. The MCM54100A is a CMOS high speed, dynamic random access memory organized as 4,194,304 one-bit words and fabricated with CMOS silicon-gate process technology.

- Three-State Data Output
- Early-Write Common I/O Capability
- Fast Page Mode Capability
- TTL-Compatible Inputs and Outputs
- RAS Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 1024 Cycle Refresh:

MCM84000A = 16 ms (Max)

- MCM8L4000A = 128 ms (Max)
- Consists of Eight 4M × 1 DRAMs and Eight 0.22 μF (Min) Decoupling Capacitors
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (tRAC):

MCM84000AS-60 = 60 ns (Max)

MCM84000AS-70 = 70 ns (Max)

MCM84000AS-80 = 80 ns (Max)

MCM84000AS-10 = 100 ns (Max)

Low Active Power Dissipation:

MCM84000AS-60 and MCM8L4000AS-60 = 5.28 W (Max)

MCM84000AS-70 and MCM8L4000AS-70 = 4.40 W (Max)

MCM84000AS-80 and MCM8L4000AS-80 = 3.74 W (Max) MCM84000AS-10 and MCM8L4000AS-10 = 3.30 W (Max)

• Low Standby Power Dissipation:

TTL Levels = 88 mW (Max)


CMOS Levels (MCM84000A) = 44 mW (Max)


(MCM8L4000A) = 8.8 mW (Max)

- CAS Control for Eight Common I/O Lines
- Available in Edge Connector (MCM84000AS), Pin Connector (MCM84000L), or Low Height Pin Connector (MCM84030LH)

PIN NAMES								
DQ0-DQ7 CAS RAS W VCC VSS VSS CAS CA	Address Inputs Data Input/Output Column Address Strobe Row Address Strobe Read/Write Input Power (+5 V) Ground No Connection							


MCM84000A MCM8L4000A





This document contains information on a new product. Specifications and information herein are subject to change without notice.

FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATING (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	-1 to +7	٧
Voltage Relative to V _{SS} for Any Pin Except V _{CC}	V _{in} , V _{out}	-1 to +7	٧
Data Out Current per DQ Pin	l _{out}	50	mA
Power Dissipation	PD	5.6	W
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T _{sta}	-25 to +125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERAT-ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

DC OPERATING CONDITIONS AND CHARACTERISTICS (V_{CC} = 5.0 V $\pm 10\%$, T_A = 0 to 70° C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧	1
	V _{SS}	0	0	0		
Logic High Voltage, All Inputs	ViH	2.4	_	6.5	٧	1
Logic Low Voltage, All Inputs	VĮL	-1.0	_	0.8	V	1

DC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit	Notes
$\begin{array}{c} V_{CC} \ \text{Power Supply Current} \\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $	lcc1	_ _ _	960 800 680 600	mA	2
V_{CC} Power Supply Current (Standby) ($\overline{RAS} = \overline{CAS} = V_{IH}$)	lcc2	_	16	mA	
$\begin{array}{l} V_{CC} \mbox{ Power Supply Current During $\overline{\rm RAS}$ Only Refresh Cycles} \\ \mbox{ MCM84000A-60, $t_{RC}=110$ ns} \\ \mbox{ MCM84000A-70, $t_{RC}=130$ ns} \\ \mbox{ MCM84000A-80, $t_{RC}=150$ ns} \\ \mbox{ MCM84000A-10, $t_{RC}=180$ ns} \\ \end{array}$	ICC3	_ _ _ _	960 800 680 600	mA	2
V _{CC} Power Supply Current During Fast Page Mode Cycle MCM84000A-60, t _{PC} = 110 ns MCM84000A-70, t _{PC} = 45 ns MCM84000A-80, t _{PC} = 50 ns MCM84000A-10, t _{PC} = 60 ns	ICC4	_ _ _ _	480 480 400 360	mA	2, 3
V_{CC} Power Supply Current (Standby) ($\overline{AAS} = \overline{CAS} = V_{CC} - 0.2 \text{ V}$) MCM84000A MCM8L4000A	ICC5	=	8 1.6	mA	
$\label{eq:vcc} $$V_{CC}$ Power Supply Current During $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle $$MCM84000A-60, t_{RC} = 110 ns $$MCM84000A-70, t_{RC} = 130 ns $$MCM84000A-80, t_{RC} = 150 ns $$MCM84000A-10, t_{RC} = 180 ns $$$	ICC6		960 800 680 600	mA	2
$\begin{array}{l} V_{CC} \mbox{ Power Supply Current, Battery Backup Mode—MCM8L4000A Only} \\ (t_{RC} = 125 \mu s; \overline{CAS} = \overline{CAS} \mbox{ Before } \overline{RAS} \mbox{ Cycling or } 0.2 V; \overline{W} = V_{CC} - 0.2 V; \\ DQ = V_{CC} - 0.2 V, 0.2 V \mbox{ or Open; } A0-A10 = V_{CC} - 0.2 V \mbox{ or } 0.2 V) \\ t_{RAS} = \mbox{ Min to 1 } \mu s \end{array}$	ICC7	_	2.4	mA	2, 4
Input Leakage Current (V _{SS} ≤ V _{in} ≤ V _{CC})	l _{lkg(l)}	80	80	μΑ	
Output Leakage Current (\overline{CAS} at Logic 1, $V_{SS} \le V_{in} \le V_{CC}$)	l[kg(O)	-20	20	μΑ	
Output High Voltage ($I_{OH} = -5 \text{ mA}$)	VOH	2.4		٧	
Output Low Voltage (I _{OL} = 4.2 mA)	VOL		0.4	V	

CAPACITANCE (f = 1.0 MHz, TA = 25°C, VCC = 5 V, Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Max	Unit	Notes	
Input Capacitance	A0-A10, W, CAS, RAS	C _{in}	50	pF	5
Input/Output Capacitance	DQ0-DQ7	CI/O	22	pF	5

NOTES:

- All voltages referenced to VSS.
- 2. Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
- 3. Measured with one address transition per page mode cycle.
- t_{RAS} (max) = 1 µs is only applied to refresh of battery backup. t_{RAS} (max) = 10 µs is applied to functional operating.
- 5. Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: $C = I\Delta t/\Delta V$.

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

READ AND WRITE CYCLES (See Notes 1, 2, 3, and 4)

Parameter	Symi	ool		0A-60 0A-60		0A-70 10A-70	84000A-80 8L4000A-80				Unit	Notes
raiailletei	Std	Alt	Min	Max	Min	Max	Min	Max	Min	Max	Oiii	140163
Random Read or Write Cycle Time	†RELREL	^t RC	110	_	130	-	150	_	180	_	ns	5
Fast Page Mode Cycle Time	^t CELCEL	tPC	45	_	45	_	50	_	60	_	ns	
Access Time from RAS	tRELQV	†RAC	_	60	-	70		80	_	100	ns	6, 7
Access Time from CAS	†CELQV	†CAC	_	20	_	20	-	20	_	25	ns	6, 8
Access Time from Column Address	^t AVQV	^t AA	_	30	_	35	_	40	_	50	ns	6, 9
Access Time from Precharge CAS	^t CEHQV	tCPA		40	_	40	_	45	_	55	ns	6
CAS to Output in Low-Z	^t CELQX	tCLZ	0	_	0	_	0	_	0	_	ns	6
Output Buffer and Turn-Off Delay	†CEHQZ	tOFF	0	20	0	20	0	20	0	20	ns	10
Transition Time (Rise and Fall)	tŢ	tŢ	3	50	3	50	3	50	3	50	ns	
RAS Precharge Time	†REHREL	t _{RP}	40	-	50	-	60	_	70	_	ns	
RAS Pulse Width	†RELREH	†RAS	60	10 k	70	10 k	80	10 k	100	10 k	ns	
RAS Pulse Width (Fast Page Mode)	^t RELREH	†RASP	60	200 k	70	200 k	80	200 k	100	200 k	ns	
RAS Hold Time	^t CELREH	tRSH	20	_	20		20	_	25	_	ns	
CAS Hold Time	^t RELCEH	tcsH	60	_	70	_	80	_	100	_	ns	
CAS Precharge to RAS Hold Time	^t CEHREH	^t RHCP	40	_	40	_	45	_	55	_	ns	
CAS Pulse Width	^t CELCEH	tCAS	20	10 k	20	10 k	20	10 k	25	10 k	ns	
RAS to CAS Delay Time	†RELCEL	†RCD	20	40	20	50	20	60	25	75	ns	11

- 1. VIH min and VIL max are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between VIH and VIL (or between VIL and VIH) in a monotonic manner.
- AC measurements t_T = 5.0 ns.
- The specification for t_{RC} (min) is used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
- 6. Measured with a current load equivalent to 2 TTL (-200 μA, +4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and $V_{OL} = 0.8 \text{ V}$.
- 7. Assumes that $t_{RCD} \le t_{RCD}$ (max). Assumes that t_{RCD} ≥ t_{RCD} (max).
- 9. Assumes that $t_{RAD} \ge t_{RAD}$ (max).
- 10. toff (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified tBCD (max) limit, then access time is controlled exclusively by tCAC.


READ AND WRITE CYCLES (Continued)

Parameter	Symi	ool		0A-60 0A-60		0A-70 0A-70		08-A0 08-A0	84000A-10 8L4000A-10		Unit	Notes
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Min	Max	Uiiii	Notes
RAS to Column Address Delay Time	^t RELAV	^t RAD	15	30	15	35	15	40	20	50	ns	12
CAS to RAS Precharge Time	†CEHREL	tCRP	5	-	5	_	5	_	10	_	ns	
CAS Precharge Time	†CEHCEL	^t CP	10	_	10	-	10	_	10	-	ns	
Row Address Setup Time	t _{AVREL}	†ASR	0		0	_	0	_	0	_	ns	
Row Address Hold Time	t _{RELAX}	t _{RAH}	10	_	10	_	10	_	15	_	ns	
Column Address Setup Time	†AVCEL	†ASC	0	_	0	_	0	_	0	_	ns	
Column Address Hold Time	[†] CELAX	^t CAH	15	_	15	_	15	_	20	_	ns	
Column Address to RAS Lead Time	^t AVREH	[†] RAL	30	_	35	_	40	_	50	_	ns	
Read Command Setup Time	tWHCEL	tRCS	0	_	0	_	0	_	0	_	ns	
Read Command Hold Time Referenced to CAS	[†] CEHWX	^t RCH	0	_	0	_	0	-	0	_	ns	13
Read Command Hold Time Referenced to RAS	[†] REHWX	tRRH	0	-	0	_	0	-	0	_	ns	13
Write Command Hold Time Referenced to CAS	^t CELWH	tWCH	10	_	15	_	15	-	20	_	ns	
Write Command Pulse Width	twlwh	twp	10	_	15	_	15	_	20	-	ns	
Write Command to RAS Lead Time	tWLREH	tRWL	20	-	20	_	20	_	25	_	ns	
Write Command to CAS Lead Time	tWLCEH	tCWL	20	-	20	_	20	_	25	_	ns	
Data in Setup Time	†DVCEL	t _{DS}	0	_	0	_	0	_	0	-	ns	14
Data in Hold Time	tCELDX	^t DH	15	_	15	_	15	_	20	_	ns	14
Refresh Period MCM84000A MCM8L4000A	^t RVRV	†RFSH	_	16 128	_	16 128	_	16 128	_	16 128	ms	
Write Command Setup Time	tWLCEL	twcs	0	_	0	_	0	_	0	_	ns	15
CAS Setup Time for CAS Before RAS Refresh	^t RELCEL	tCSR	5	_	5	_	5	_	5	_	ns	
CAS Hold Time for CAS Before RAS Refresh	^t RELCEH	tCHR	15	_	15	_	15	_	20	_	ns	
RAS Precharge to CAS Active Time	^t REHCEL	tRPC	0	_	0	_	0	_	0	_	ns	
CAS Precharge Time for CAS Before RAS Counter Time	†CEHCEL	†CPT	30	-	40	_	40	-	50	_	ns	
Write Command Setup Time (Test Mode)	[†] WLREL	twrs	10	_	10	_	10		10	_	ns	
Write Command Hold Time (Test Mode)	^t RELWH	tw⊤H	10		10	_	10	_	10	_	ns	
Write to RAS Precharge Time (CAS Before RAS Refresh)	tWHREL	tWRP	10	_	10	_	10		10	_	ns	
Write to RAS Hold Time (CAS Before RAS Refresh)	†RELWL	twrh	10	_	10	_	10	_	10	_	ns	


Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA}.
 Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
 These parameters are referenced to CAS leading edge in early write cycles.

^{15.} twos parameters are restrictive operating parameter. It is included in the data sheet as an electrical characteristic only; if twos ≥ twos (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If this condition is not satisfied, the condition of the data out (at access time) is indeterminate.


READ CYCLE




EARLY WRITE CYCLE




FAST PAGE MODE READ CYCLE




FAST PAGE MODE EARLY WRITE CYCLE




RAS ONLY REFRESH CYCLE (W and A10 are Don't Care)




CAS BEFORE RAS REFRESH CYCLE (A0 to A10 are Don't Care)




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (EARLY WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the module. During an extended inactive state (greater than 16 milliseconds with the device powered up), a wake up sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The eleven address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (\overline{RAS}) and column address strobe (\overline{CAS}), into two separate 11-bit address fields. A total of twenty two address bits, eleven rows and eleven columns, will decode one of the 4,194,304 word locations in the device. \overline{RAS} active transition is followed by \overline{CAS} active transition (active = V_{IL} , t_{RCD} minimum) for all read or write cycles. The delay between \overline{RAS} and \overline{CAS} active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external \overline{CAS} signal is ignored until an internal \overline{RAS} signal is available. This "gate" feature on the external \overline{CAS} clock enables the internal \overline{CAS} line as soon as the row address hold time (t_{RAH}) specification is met (and defines t_{RCD} minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the \overline{CAS} clock.

There are three other variations in addressing the module: RAS only refresh cycle, CAS before RAS refresh cycle, and page mode.

READ CYCLE

The DRAM may be read with either a "normal" random read cycle or a page mode read cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with \overline{RAS} and \overline{CAS} active transitions latching the desired bit location. The write (\overline{W}) input level must be high (V_{IH}) , t_{RCS} (minimum) before the \overline{CAS} active transition, to enable read mode

Both the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window; however, $\overline{\text{CAS}}$ must be active before or at RCD maximum to guarantee valid data out (DQ) at tRAC (access time from $\overline{\text{RAS}}$ active transition). If the tRCD maximum is exceeded, read access time is determined by the $\overline{\text{CAS}}$ clock active transition (tCAC).

The RAS and CAS clocks must remain active for a minimum time of t_{RAS} and t_{CAS} respectively, to complete the read cycle. W must remain high throughout the cycle, and for time t_{RRH} or t_{RCH} after RAS or CAS inactive transition, respectively, to maintain the data at that bit location. Once RAS transitions to inactive, it must remain inactive for a minimum time of t_{RP} to precharge the internal device circuitry for the next active cycle. DQ is valid, but not latched, as long as the CAS clock is

active. When the CAS clock transitions to inactive, the output will switch to High Z (three-state).

WRITE CYCLE

The user can write to the DRAM with either an early write or page mode early write cycle. Early write mode is discussed here, while page mode write operation is covered elsewhere.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of $\overline{\mathbb{W}}$ to active $(V_{|L})$. Early write mode is distinguished by the active transition of $\overline{\mathbb{W}}$, with respect to \overline{CAS} . Minimum active time t_{RAS} and t_{CAS} , and precharge time t_{RP} apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time t_{WCS} before \overline{CAS} active transition. Data in (DQ) is referenced to \overline{CAS} in an early write cycle. \overline{RAS} and \overline{CAS} clocks must stay active for t_{RWL} and t_{CWL} , respectively, after the start of the early write operation to complete the cycle.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 2048 column locations on a selected row of the module. Read access time in page mode (t_{CAC}) is typically half the regular \overline{RAS} clock access time, t_{RAC} . Page mode operation consists of keeping \overline{RAS} active while toggling \overline{CAS} between v_{IH} and v_{IL} . The row is latched by \overline{RAS} active transition, while each \overline{CAS} active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read or write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, \overline{CAS} transitions to inactive for minimum of tcp, while \overline{RAS} remains low (V_{IL}). The second \overline{CAS} active transition while \overline{RAS} is low initiates the first page mode cycle (tpc). Either a read or write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed inconsecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by tpASp. Page mode operation is ended when \overline{RAS} transitions to inactive, coincident with or following \overline{CAS} inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically refreshed (recharged) to maintain the correct bit state. Bits in the MCM84000A require refresh every 16 milliseconds, while refresh time for the MCM84000A is 128 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM84000A, and 124.8 microseconds for the MCM84000A, are refresh of all 1024 rows consecutively, must be performed every 16 milliseconds on the MCM84000A and 128 milliseconds on the MCM84000A.

A normal read or write operation to the RAM will refresh all the bits (4096) associated with the particular row decoded. Three other methods of refresh, RAS-only refresh, CAS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

 $\overline{\text{RAS}}$ -only refresh consists of $\overline{\text{RAS}}$ transition to active, latching the row address to be refreshed, while $\overline{\text{CAS}}$ remains high (V_{IH}) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CAS Before RAS Refresh

CAS before RAS refresh is enabled by bringing CAS active before RAS. This clock order actives an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle.

The output buffer remains at the same state it was in during the previous cycle (hidden refresh). \overline{W} must be inactive for time t_{WRP} before and time t_{WRH} after \overline{RAS} active transition to prevent switching the device into a **test mode cycle**.

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding \overline{CAS} active the end of a read or write cycle, while \overline{RAS} cycles inactive for t_{RP} and back to active, starts the hidden refresh. This is essentially the execution of a \overline{CAS} before \overline{RAS} refresh from a cycle in progress (see Figure 1). \overline{W} is subject to the same conditions with

respect to \overline{RAS} active transition (to prevent test mode cycle) as in \overline{CAS} before \overline{RAS} refresh.

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a CAS before RAS refresh counter test. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 1024 cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed after a minimum of 8 CAS before RAS initialization cycles. Test procedure:

- 1. Write "0"s into all memory cells (normal write mode).
- Select a column address, and read "0" out of the cell by performing CAS before RAS refresh counter test, read cycle. Repeat this operation 1024 times.
- Select a column address, and write "1" into the cell by performing CAS before RAS refresh counter test, write cycle. Repeat this operation 1024 times.
- Read "1"s (normal read mode), which were written at step 3
- 5. Repeat steps 1 to 4 using complement data.





Figure 1. Hidden Refresh Cycle

ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers-	MCM84000AS60	MCM84000L60	MCM84030LH60
	MCM84000AS70	MCM84000L70	MCM84030LH70
	MCM84000AS80	MCM84000L80	MCM84030LH80
	MCM84000AS10	MCM84000L10	MCM84030LH10
	MCM8L4000AS60	MCM8L4000L60	MCM8L4030LH60
	MCM8L4000AS70	MCM8L4000L70	MCM8L4030LH70
	MCM8L4000AS80	MCM8L4000L80	MCM8L4030LH80
	MCM8L4000AS10	MCM8L4000L10	MCM8L4030LH10

256Kx8 Bit Dynamic Random Access Memory Module

The MCM84256 is a 2M, dynamic random access memory (DRAM) module organized as 262,144 \times 8 bits. The module is a 30-lead single-in-line memory module (SIMM) consisting of two MCM514256A DRAMs housed in 20/26 J-lead small outline package (SOJ) and mounted on a substrate along with a 0.22 μF (min) decoupling capacitor mounted adjacent to each DRAM. The MCM514256A is a 1.0 μ CMOS high speed, dynamic random access memory organized as 262,144 four-bit words and fabricated with CMOS silicon-gate process technology.

- Three-State Data Output
- Early-Write Common I/O Capability
- Fast Page Mode Capability
- TTL-Compatible Inputs and Outputs
- RAS Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 512 Cycle Refresh:

MCM84256 = 8 ms (Max) MCM8L4256 = 64 ms (Max)

- Consists of Two 256K×4 DRAMs and Two 0.22 μF (Min) Decoupling Capacitors
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (t_{RAC}):

MCM84256-70 = 70 ns (Max)

MCM84256-80 = 80 ns (Max)

MCM84256-10 = 100 ns (Max)

• Low Active Power Dissipation:

MCM84256-70 = 0.9 W (Max)

MCM84256-80 = 0.8 W (Max)

MCM84256-10 = 0.7 W (Max)


• Low Standby Power Dissipation:


TTL Levels = 22 mW (Max) CMOS Levels (MCM84256) = 11 mW (Max)

(MCM8L4256) = 2.2 mW (Max)

- CAS Control for Eight Common I/O Lines
- · Available in Edge Connector


MCM84256 MCM8L4256





PIN NAMES								
A0-A8 Address Inputs DQ0-DQ7 Data Input/Output CAS Column Address Strobe RAS Row Address Strobe W Read/Write Input VCC Power (+5 V) VSS Ground NC No Connection								

FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATING (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	-1 to +7	٧
Voltage Relative to V _{SS} for Any Pin Except V _{CC}	V _{in} , V _{out}	-1 to +7	٧
Data Out Current per DQ Pin	lout	50	mA
Power Dissipation	PD	1.2	w
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T _{stq}	-25 to +125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERAT-ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V ±10%, T_A = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V	1
	V _{SS}	0	0	0	1	
Logic High Voltage, All Inputs	VIH	2.4	_	6.5	V	1
Logic Low Voltage, All Inputs	VIL	-1.0	_	0.8	V	1

DC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit	Notes
V_{CC} Power Supply Current MCM84256-70, t_{RC} = 130 ns MCM84256-80, t_{RC} = 150 ns MCM84256-10, t_{RC} = 180 ns	lcc1		160 140 120	mA	2
V _{CC} Power Supply Current (Standby) (RAS=CAS=V _{IH})	ICC2	-	4	mA	
V_{CC} Power Supply Current During \overline{RAS} Only Refresh Cycles MCM84256-70, t_{RC} = 130 ns MCM84256-80, t_{RC} = 150 ns MCM84256-10, t_{RC} = 180 ns	lcc3	_ _ _	160 140 120	mA	2
V _{CC} Power Supply Current During Fast Page Mode Cycle MCM84256-70, tp _C = 40 ns MCM84256-80, tp _C = 45 ns MCM84256-10, tp _C = 55 ns	I _{CC4}	=	120 100 80	mA	2, 3
V_{CC} Power Supply Current (Standby) ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2 \text{ V}$) MCM84256 MCM8L4256	lCC5	_	2 400	mA μA	
V_{CC} Power Supply Current During \overline{CAS} Before \overline{RAS} Refresh Cycle MCM84256-70, t_{RC} = 130 ns MCM84256-80, t_{RC} = 150 ns MCM84256-10, t_{RC} = 180 ns	ICC6	_ _ _	160 140 120	mA	2
V_{CC} Power Supply Current, Battery Backup Mode—MCM8L4256 Only (t _{RC} = 125 μs; $\overline{CAS} = \overline{CAS}$ Before \overline{RAS} Cycling or 0.2 V; $\overline{W} = V_{CC} - 0.2$ V; DQ = $V_{CC} - 0.2$ V or Open; A0–A8 = $V_{CC} - 0.2$ or 0.2 V) t _{RAS} = min to 1 μs	ICC7	_	0.6	mA	2, 4
Input Leakage Current (V _{SS} ≤ V _{in} ≤ V _{CC})	l _{lkg(l)}	-20	20	μΑ	
Output Leakage Current (\overline{CAS} at Logic 1, $V_{SS} \le V_{Out} \le V_{CC}$)	l _{lkg(O)}	-10	10	μΑ	
Output High Voltage (I _{OH} = -5 mA)	V _{OH}	2.4	_	٧	
Output Low Voltage (I _{OL} = 4.2 mA)	V _{OL}	_	0.4	V	

CAPACITANCE (f = 1.0 MHz, $T_A = 25$ °C, $V_{CC} = 5$ V, Periodically Sampled Rather Than 100% Tested)

Parameter		Symbol	Max	Unit	Notes
Input Capacitance	A0-A8, W, CAS, RAS	C _{in}	24	pF	5
Input/Output Capacitance	DQ0-DQ7	C _{I/O}	17	pF	5

- All voltages referenced to V_{SS}.
 Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
 Measured with one address transition per page mode cycle.
 t_{RAS} (max) = 1 μs is only applied to refresh of battery backup. t_{RAS} (max) = 10 μs is applied to functional operating.
 Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: C = IΔt/ΔV.

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

READ AND WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Syn	nbol	мсмв	4256-70	MCM84256-80		MCM84256-10			
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	†RELREL	t _{RC}	130	_	150	_	180	_	ns	5
Page Mode Cycle Time	†CELCEL	tPC	40		45	_	55	_	ns	
Access Time from RAS	†RELQV	†RAC	_	70	_	80	_	100	ns	6, 7
Access Time from CAS	†CELQV	tCAC	_	20		20	_	25	ns	6, 8
Access Time from Column Address	tavqv	†AA	_	35	_	40	_	50	ns	6, 9
Access Time from Precharge CAS	tCEHQV	[†] CPA	_	35		40	_	50	ns	6
CAS to Output in Low-Z	†CELQX	tCLZ	0		0	_	0	_	ns	6
Output Buffer and Turn-Off Delay	^t CEHQZ	^t OFF	0	20	0	20	0	20	ns	10
Transition Time (Rise and Fall)	t _T	tŢ	3	50	3	50	3	50	ns	
RAS Precharge Time	t _{REHREL}	tRP	50	_	60	_	70	_	ns	
RAS Pulse Width	^t RELREH	†RAS	70	10,000	80	10,000	100	10,000	ns	
RAS Pulse Width (Fast Page Mode)	^t RELREH	^t RASP	70	100,000	80	100,000	100	100,000	ns	
RAS Hold Time	^t CELREH	^t RSH	20	_	20	_	25	_	ns	
CAS Hold Time	^t RELCEH	^t CSH	70	_	80	_	100	_	ns	
CAS Pulse Width	^t CELCEH	tCAS	20	10,000	20	10,000	25	10,000	ns	
RAS to CAS Delay Time	†RELCEL	tRCD	20	50	20	60	25	75	ns	11
RAS to Column Address Delay Time	t _{RELAV}	^t RAD	15	35	15	40	20	50	ns	12
CAS to RAS Precharge Time	tCEHREL	tCRP	5	_	5	_	10	_	ns	
CAS Precharge Time (Page Mode Cycle Only)	†CEHCEL	tCP	10	_	10	_	10	_	ns	
Row Address Setup Time	†AVREL	†ASR	0		0		0	_	ns	
Row Address Hold Time	†RELAX	†RAH	10	_	10	_	15	_	ns	
Column Address Setup Time	†AVCEL	†ASC	0		0		0	T -	ns	
Column Address Hold Time	†CELAX	†CAH	15	_	15	_	20	_	ns	
Column Address Hold Time Referenced to RAS	^t RELAX	^t AR	55	_	60	_	75	-	ns	
Column Address to RAS Lead Time	[†] AVREH	^t RAL	35	_	40	_	50	_	ns	

(continued)

- 1. VIH min and VIL max are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 µs is required after power-up followed by 8 AS cycles before proper device operation is guaranteed.
- The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IH} and V_{IH}) in a monotonic manner.
- 4. AC measurements $t_T = 5.0 \text{ ns.}$
- The specification for t_{RC} (min) is used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
- Measured with a current load equivalent to 2 TTL (-200 μA, +4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- 7. Assumes that $t_{RCD} \le t_{RCD}$ (max).
- 8. Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- Assumes that t_{RAD} ≥ t_{RAD} (max).
- 10. topp (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- 12. Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA}.

READ AND WRITE CYCLES (Continued)

_	Sym	lodi	MCM84	1256-70	MCM84	256-80	MCM84	1256-10		
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Command Setup Time	tWHCEL	tRCS	0	_	0	_	0	_	ns	
Read Command Hold Time Referenced to CAS	[†] CEHWX	^t RCH	0	_	0	-	0	_	ns	13
Read Command Hold Time Referenced to RAS	^t REHWX	^t RRH	0	_	0	_	0	_	ns	13
Write Command Hold Time Referenced to CAS	^t CELWH	twcH	15	_	15	_	20	_	ns	
Write Command Hold Time Referenced to RAS	tRELWH	twcr	55	_	60	_	75	_	ns	
Write Command Pulse Width	twLwH	tWP	15	_	15		20	_	ns	
Write Command to RAS Lead Time	tWLREH	^t RWL	20	_	20	_	25	_	ns	
Write Command to CAS Lead Time	†WLCEH	^t CWL	20	_	20	_	25	_	ns	
Data in Setup Time	†DVCEL	tDS	0	_	0	_	0	_	ns	14, 15
Data in Hold Time	^t CELDX	tDH	15	_	15	_	20	_	ns	14, 15
Data in Hold Time Referenced to RAS	^t RELDX	^t DHR	55	_	60	_	75	_	ns	
Refresh Period MCM84256 MCM8L4256	tRVRV	^t RFSH	_	8 64	=	8 64	=	8 64	ms	
Write Command Setup Time	†WLCEL	twcs	0	_	0	_	0		ns	15, 16
CAS Setup Time for CAS Before RAS Refresh	†RELCEL	^t CSR	10	_	10	-	10	_	ns	
CAS Hold Time for CAS Before RAS Refresh	^t RELCEH	^t CHR	30	_	30	_	30		ns	
CAS Precharge to CAS Active Time	^t REHCEL	tRPC	0	_	0	_	0	_	ns	
CAS Precharge Time for CAS Before RAS Counter Test	†CEHCEL	[†] CPT	40	_	40	_	50	_	ns	
CAS Precharge Time	†CEHCEL	^t CPN	10		10		15		ns	


- Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
 These parameters are referenced to CAS leading edge in random write cycles.
- 15. Early write only (twCs ≥ twCs (min)).
 16. twCs is not a restrictive operating parameter. It is included in the data sheet as an electrical characteristic only; if twCs ≥ twCs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If this condition is not satisfied, the condition of the data out (at access time) is indeterminate.

 $_{\overline{RAS}} \begin{array}{c} v_{IH} - \\ v_{IL} - \end{array}$

DQ VOH - OL -

TRAD CYCLE trans
- t CPN -


VALID DATA




EARLY WRITE CYCLE


- tRAC-

- HIGH Z -







FAST PAGE MODE WRITE CYCLE (EARLY WRITE)




RAS ONLY REFRESH CYCLE (W and A8 are Don't Care)




CAS BEFORE RAS REFRESH CYCLE (W and A0 to A8 are Don't Care)




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (\overline{RAS}) to initialize all dynamic nodes within the module. During an extended inactive state (greater than 8 milliseconds with the device powered up), a wake up sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The nine address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (RAS) and column address strobe (CAS), into two separate 9-bit address fields. A total of eighteen address bits, nine rows and nine columns, will decode one of the 262,144 byte locations in the device. RAS active transition is followed by CAS active transition (active = V_{IL}, t_{RCD} minimum) for all read or write cycles. The delay between RAS and CAS active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external \overline{CAS} signal is ignored until an internal \overline{RAS} signal is available. This gate feature on the external \overline{CAS} clock enables the internal \overline{CAS} line as soon as the row address hold time (tRAH) specification is met (and defines tRCD minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the \overline{CAS} clock.

There are two other variations in addressing the module: RAS only refresh cycle and CAS before RAS refresh cycle. Both are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with either a normal random read cycle or a page mode read cycle. The normal read cycle is outlined here, while the page mode cycle is discussed in a separate section.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with \overline{RAS} and \overline{CAS} active transitions latching the desired bit location. The write (\overline{W}) input level must be high (V_{IH}) , t_{RCS} (minimum) before the \overline{CAS} active transition, to enable read mode.

Both the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. $\overline{\text{CAS}}$ controls read access time: $\overline{\text{CAS}}$ must be active before or at tracp maximum to guarantee valid data out (DQ) at trace (access time from $\overline{\text{RAS}}$ active transition). If the trace $\overline{\text{CAS}}$ maximum is exceeded, read access time is determined by the $\overline{\text{CAS}}$ active transition (trace).

The $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks must remain active for a minimum time of t_{RAS} and t_{CAS} respectively, to complete the read cycle. $\overline{\text{W}}$ must remain high throughout the cycle, and for time t_{RRH} or t_{RCH} after $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ inactive transition, respectively, to maintain the data at that bit location. Once $\overline{\text{RAS}}$ transitions to inactive, it must remain inactive for a minimum time of t_{RP} to precharge the internal device circuitry for the next active cycle. DQ is valid, but not latched, as long as the $\overline{\text{CAS}}$ clock is active. When the $\overline{\text{CAS}}$ clock transitions to inactive, the output will switch to High Z, t_{OFF} after inactive transition.

WRITE CYCLE

The DRAM may be written with either an early write or page mode early write cycle. The early write mode is discussed here, while the page mode write operation is covered in another section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of \overline{W} to active $(V_{|\underline{I}})$. Early write mode is distinguished by the active transition of \overline{W} , with respect to \overline{CAS} . Minimum active time t_{RAS} and t_{CAS} , and precharge time t_{RP} apply to write mode, as in the read mode

An early write cycle is characterized by \overline{W} active transition at minimum time t_{WCS} before \overline{CAS} active transition. Data In (DQ) is referenced to \overline{CAS} in an early write cycle. \overline{RAS} and \overline{CAS} clocks must stay active for t_{RWL} and t_{CWL} , respectively, after the start of the early write operation to complete the cycle.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 512 column locations on a selected row of the module. Read access time in page mode (t_{CAC}) is typically half the regular \overline{AAS} clock access time, t_{RAC} . Page mode operation consists of keeping \overline{RAS} active while toggling \overline{CAS} between V_{IH} and V_{IL} . The row is latched by \overline{RAS} active transition, while each \overline{CAS} active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read or write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, \overline{CAS} transitions to inactive for minimum t_{CP} , while \overline{RAS} remains low (V_{IL}) . The second \overline{CAS} active transition while \overline{RAS} is low initiates the first page mode cycle (t_{PC}). Either a read or write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by trasp. Page mode operation is ended when \overline{RAS} transitions to inactive, coincident with or following \overline{CAS} inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge degrades with time and temperature, thus each bit must be periodically refreshed (recharged) to maintain the correct bit state. Bits in the MCM84256 require refresh every 8 milliseconds while refresh time for the MCM8L4256 is 64 milliseconds...

Refresh is accomplished by cycling through the 512 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM84256 and 124.8 microseconds for the MCM8L4256A. Burst refresh, a refresh of all 512 rows consecutively, must be performed every 8 milliseconds on the MCM84256A and 64 milliseconds on the MCM8L4256A.

A normal read or write operation to the RAM will refresh all the bits associated with the particular row decoded. Three other methods of refresh, RAS-only refresh, CAS before RAS refresh, and Hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

RAS-only refresh consists of RAS transition to active, latching the row address to be refreshed, while CAS remains high (VIH) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CAS Before **RAS** Refresh

CAS before RAS refresh is enabled by bringing CAS active before RAS. This clock order actives an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh).

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding CAS active at the end of a read or write cycle, while RAS cycles inactive for tpp and back to active, starts the hidden refresh. This is essentially the execution of a CAS before RAS refresh from a cycle in progress (see Figure 1).

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a CAS before RAS refresh counter test. This refresh count-

er test is performed with read and write operations. During this test, the internal refresh counter generates the row address, while the external address input supplies the column address. The entire array is refreshed after 512 test cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed only after a minimum of 8 CAS before RAS initialization cycles. The test procedure is as follows:

- 1. Write "0"s into all memory cells (normal write mode).
- Select a column address, and read "0" out of the cell by performing CAS before RAS refresh counter test, read cycle. Repeat this operation 512 times.
- 3. Select a column address, and write "1" into the cell by performing the CAS before RAS refresh counter test. write cycle. Repeat this operation 512 times.
- Read "1"s (normal read mode), which were written at
- Repeat steps 1 to 4 using complement data.





Figure 1. Hidden Refresh Cycle

ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers-MCM84256S70 MCM84256S80 MCM84256S10 MCM8L4256S70 MCM8L4256S80 MCM8L4256S10

1Mx9 Bit Dynamic Random **Access Memory Module**

The MCM91000 and MCM9L1000 are 9M dynamic random access memory (DRAM) modules organized as 1.048.576 × 9 bits. The modules are 30-lead single-in-line memory modules (SIMM) or 30-pin single-in-line packages (SIP) consisting of nine MCM511000A DRAMs housed in a 20/26 J-lead small outline package (SOJ) and mounted on a substrate along with a 0.22 μF (min) decoupling capacitor mounted under each DRAM. The MCM511000A is a 1.0µ CMOS high speed, dynamic random access memory organized as 1,048,576 one-bit words and fabricated with CMOS silicon-gate process technology.

- · Three-State Data Output
- · Early-Write Common I/O Capability
- Fast Page Mode Capability
- . TTL-Compatible Inputs and Outputs
- RAS Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 512 Cycle Refresh:

MCM91000 = 8 ms (Max)

- MCM9L1000 = 64 ms (Max)
- Consists of Nine 1M DRAMs and Nine 0.22 μF (Min) Decoupling Capacitors
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (tRAC)

MCM91000-70 = 70 ns (Max) MCM91000-80 = 80 ns (Max)

MCM91000-10 = 100 ns (Max)

Low Active Power Dissipation:

MCM91000-70 = 4.0 W (Max) MCM91000-80 = 3.5 W (Max)

MCM91000-10 = 3.0 W (Max)


Low Standby Power Dissipation:


TTL Levels = 99 mW (Max) CMOS Levels (MCM91000) = 50 mW (Max) (MCM9L1000) = 10 mW (Max)

- CAS Control for Eight Common I/O Lines
- CAS Control for Separate I/O Pair
- · Available in Edge Connector (MCM91000S) or Two-Layer PCB Edge Connector (MCM91000AS)
- Available in Gold Pad Edge Connector (MCM91000SG)
- Available in Pin Connector (MCM91000L) or Double-Sided Low Height Pin Connector (MCM91000LH)


PIN NAMES
A0-A9 Address Inputs
DQ0-DQ7 Data Input/Output
D8 Data Input
Q8 Data Output
CAS Column Address Strobe
RAS Row Address Strobe
W Read/Write Input
CAS8 Column Address Strobe
VCC Power (+5 V)
VSS Ground
NC No Connection

MCM91000 MCM9L1000





FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATING (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	-1 to +7	٧
Voltage Relative to V _{SS} for Any Pin Except V _{CC}	V _{in} , V _{out}	-1 to +7	٧
Data Out Current per DQ Pin	lout	50	mA
Power Dissipation	PD	5.4	W
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T _{stg}	-25 to +125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERAT-ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(VCC = 5.0 V ±10%, TA = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧	1
	V _{SS}	0	0	0		
Logic High Voltage, All Inputs	ViH	2.4	_	6.5	V	1
Logic Low Voltage, All Inputs	VIL	-1.0		0.8	V	1

DC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current MCM91000-70, tRC = 130 ns MCM91000-80, tRC = 150 ns MCM91000-10, tRC = 180 ns	ICC1		720 630 540	mA	2
V _{CC} Power Supply Current (Standby) (RAS=CAS=V _{IH})	ICC2		18	mA	
V _{CC} Power Supply Current During RAS Only Refresh Cycles MCM91000-70, t _{RC} = 130 ns MCM91000-80, t _{RC} = 150 ns MCM91000-10, t _{RC} = 180 ns	ICC3		720 630 540	mA	2
V _{CC} Power Supply Current During Fast Page Mode Cycle MCM91000-70, tp _C = 40 ns MCM91000-80, tp _C = 45 ns MCM91000-10, tp _C = 55 ns	ICC4	_	540 450 360	mA	2
V _{CC} Power Supply Current (Standby) (RAS = CAS = V _{CC} - 0.2 V) MCM91000 MCM9L1000	ICC5	_	9 1.8	mA	
V _{CC} Power Supply Current During CAS Before RAS Refresh Cycle MCM91000-70, tRC = 130 ns MCM91000-80, tRC = 150 ns MCM91000-10, tRC = 180 ns	ICC6	=	720 630 540	mA	2
V _{CC} Power Supply Current, Battery Backup Mode—MCM9L1000 and MCM9L1000A Only	ICC7	_	2.7	mA	
(t _{RAC} = 125 μ s; t _{RAS} = 1 μ s; \overline{CAS} = \overline{CAS} Before \overline{RAS} Cycle or 0.2 V; A0–A9, \overline{W} , DQ = V _{CC} –0.2 V or 0.2 V)	<u>.</u>				
Input Leakage Current (V _{SS} ≤ V _{in} ≤ V _{CC})	llkg(I)	-90	90	μА	
Output Leakage Current (\overline{CAS} at Logic 1, $V_{SS} \le V_{OUt} \le V_{CC}$)	likg(O)	-20	20	μА	
Output High Voltage (I _{OH} = -5 mA)	VOH	2.4	_	V	
Output Low Voltage (I _{OL} = 4.2 mA)	VOL	_	0.4	٧	

CAPACITANCE (f = 1.0 MHz, T_A = 25°C, V_{CC} = 5 V, Periodically Sampled Rather Than 100% Tested)

Parameter		Symbol	Max	Unit	Notes
Input Capacitance	A0-A9, W, CAS, RAS	Cin	60	pF	3
	D8, CAS8		7	pF	3
Input/Output Capacitance	DQ0-DQ7	C _{I/O}	15	pF	3
Output Capacitance (CAS = VIH to Disable Output)	Q8	Cout	10	pF	3

- All voltages referenced to Vss.
- 2. Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
- 3. Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: $C = |\Delta t/\Delta V$.

AC OPERATING CONDITIONS AND CHARACTERISTICS

(VCC = 5.0 V ±10%, TA = 0 to 70°C, Unless Otherwise Noted)

READ AND WRITE CYCLES (See Notes 1, 2, 3, and 4)

Parameter	Syn	ibol	мсм9	1000-70	MCM9	1000-80	MCM91000-10		Unit	Notes
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Onit	Motes
Random Read or Write Cycle Time	^t RELREL	tRC	130	_	150	_	180	_	ns	5
Page Mode Cycle Time	*CELCEL	tPC	40	_	45	_	55	_	ns	
Access Time from RAS	†RELQV	trac	_	70	_	80	_	100	ns	6, 7
Access Time from CAS	tCELQV	tCAC		20	_	20	_	25	ns	6, 8
Access Time from Column Address	tAVQV	†AA	_	35	_	40	_	50	ns	6, 9
Access Time from Precharge CAS	tCEHQV	^t CPA	_	35	_	40	_	50	ns	6
CAS to Output in Low-Z	*CELQX	tCLZ	0	_	0	_	0	_	ns	6
Output Buffer and Turn-Off Delay	tCEHQZ	^t OFF	0	20	0	20	0	20	ns	10
Transition Time (Rise and Fall)	ŧŢ	ŧт	3	50	3	50	3	50	ns	
RAS Precharge Time	tREHREL.	tRP	50	_	60	_	70	_	ns	
RAS Pulse Width	^t RELREH	†RAS	70	10,000	80	10,000	100	10,000	ns	
RAS Pulse Width (Fast Page Mode)	^t RELREH	†RASP	70	100,000	80	100,000	100	100,000	ns	
RAS Hold Time	tCELREH	tRSH	20		20	_	25	_	ns	
CAS Hold Time	^t RELCEH	tcsh	70	_	80	_	100	_	ns	
CAS Pulse Width	^t CELCEH	tCAS	20	10,000	20	10,000	25	10,000	ns	
RAS to CAS Delay Time	†RELCEL	†RCD	20	50	20	60	25	75	ns	11
RAS to Column Address Delay Time	†RELAV	tRAD .	15	35	15	40	20	50	ns	12
CAS to RAS Precharge Time	tCEHREL	tCRP	5	_	5	_	5	_	ns	
CAS Precharge Time (Page Mode Cycle Only)	†CEHCEL	^t CP	10	_	10	_	10	_	ns	
Row Address Setup Time	t _{AVREL}	tasr.	0		0	_	0	_	ns	
Row Address Hold Time	†RELAX	tRAH	10	_	10	_	15	_	ns	
Column Address Setup Time	†AVCEL	†ASC	0	I -	0		0	_	ns	
Column Address Hold Time	†CELAX	[‡] CAH	15		15	_	20	_	ns	
Column Address Hold Time Referenced to RAS	†RELAX	t _{AR}	55	_	60	_	75	_	ns	
Column Address to RAS Lead Time	^t AVREH	^t RAL	35	_	40	_	50	_	ns	

(continued)

- 1. VIH min and VIL max are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 μs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- 4. AC measurements tT = 5.0 ns.
- 5. The specifications for t_{RC} (min) and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C \leq TA \leq 70°C) is assured.
- 6. Measured with a current load equivalent to 2 TTL (-200 µA, +4 mA) loads and 100 pF with the data output trip points set at VOH = 2.0 V and $V_{OL} = 0.8 \text{ V}$.
- 7. Assumes that $t_{RCD} \le t_{RCD}$ (max).
- Assumes that t_{RCD} ≥ t_{RCD} (max).
- 9. Assumes that t_{RAD} ≥ t_{RAD} (max).
- 10. toff (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the tRCD (max) limit ensures that tRAC (max) can be met. tRCD (max) is specified as a reference point only; if tRCD is greater than the specified tpcp (max) limit, then access time is controlled exclusively by tcac.

 12. Operation within the tpap (max) limit ensures that tpac (max) can be met. tpap (max) is specified as a reference point only; if tpap is
- greater than the specified tRAD (max) limit, then access time is controlled exclusively by tAA.


READ AND WRITE CYCLES (Continued)


_	Syn	Symbol		MCM91000-70 MCM91000-80			MCM9	1000-10	l l	
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Command Setup Time	tWHCEL	tRCS	0	_	0	_	0	_	ns	
Read Command Hold Time Referenced to CAS	tCEHWX	^t RCH	0	_	0	_	0	_	ns	13
Read Command Hold Time Referenced to RAS	†REHWX	trrh	0	_	0	_	0	_	ns	13
Write Command Hold Time Referenced to CAS	tCELWH	tWCH	15	_	15	_	20	_	ns	
Write Command Hold Time Referenced to RAS	tRELWH	twcn	55	_	60	_	75	_	ns	
Write Command Pulse Width	tWLWH	tWP	15	_	15	_	20	_	ns	
Write Command to RAS Lead Time	tWLREH	tRWL	20	_	20	_	25	_	ns	
Write Command to CAS Lead Time	tWLCEH	‡CWL	20	_	20		25		ns	
Data in Setup Time	†DVCEL	tDS	0	_	0	_	0	_	ns	14, 15
Data in Hold Time	[‡] CELDX	tDH	15	_	15	_	20	_	ns	14, 15
Data in Hold Time Referenced to RAS	^t RELDX	t _{DHR}	55	_	60	_	75	_	ns	
Refresh Period MCM91000 MCM9L1000	tRVRV	tRFSH	_	8 64	=	8 64	=	8 64	ms	
Write Command Setup Time	†WLCEL	twcs	0	_	0	_	0	_	ns	15, 16
CAS Setup Time for CAS Before RAS Refresh	†RELCEL	tcsr	10	_	10	_	10	_	ns	
CAS Hold Time for CAS Before RAS Refresh	^t RELCEH	^t CHR	30	_	30	_	30	_	ns	
CAS Precharge to CAS Active Time	†REHCEL	trpc trpc	0	_	0	_	0	_	ns	
CAS Precharge Time for CAS Before RAS Counter Test	*CEHCEL	[‡] CPT	40	_	40	_	50	_	ns	
CAS Precharge Time	*CEHCEL	[‡] CPN	10	-	10	_	15		ns	

- Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
 These parameters are referenced to CAS leading edge in random write cycles.
- 15. Early write only (twcs \geq twcs (min)).
- 16. tWCS is not a restrictive operating parameter. It is included in the data sheet as an electrical characteristic only; if tWCS ≥ tWCS (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If this condition is not satisfied, the condition of the data out (at access time) is indeterminate.


READ CYCLE - tRC t_{RAS} tCSH --1 CPN tRCD. tRSH t CRP tRAL tASC --tCAH-ROW ADDRESS COLUMN ADDRESS ADDRESSES - t_{RRH} tRCS · tCAC tCLZ t OFF $_{\rm DQO-DQ7}$ $\rm v_{\rm OH}-$ (DATA OUT) $\rm v_{\rm OL}-$ - HIGH Z -VALID DATA

EARLY WRITE CYCLE







FAST PAGE MODE WRITE CYCLE (EARLY WRITE)




RAS ONLY REFRESH CYCLE W and A9 are Don't Care




CAS BEFORE RAS REFRESH CYCLE (W and A0 to A9 are Don't Care)




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 8 milliseconds with the device powered up), a wake up sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The ten address pins on the module are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (RAS) and column address strobe (CAS), into two separate 10-bit address fields. A total of twenty address bits, ten rows and ten columns, will decode one of the 1,048,576 word locations in the module. RAS active transition is followed by CAS active transition (active = V_{IL}, t_{RCD} minimum) for all read or write cycles. The delay between RAS and CAS active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external \overline{CAS} signal is ignored until an internal \overline{RAS} signal is available. This "gate" feature on the external \overline{CAS} clock enables the internal \overline{CAS} line as soon as the row address hold time (tpAH) specification is met (and defines tpCD minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the \overline{CAS} clock.

There are two other variations in addressing the 1M RAM:

RAS only refresh cycle, and CAS before RAS refresh
cycle. Both are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with either the "normal" random read cycle or the page mode read cycle. The normal read cycle is outlined here, while the page mode is discussed in a separate section.

The normal read cycle begins as described in ADDRESS-ING THE RAM, with \overline{RAS} and \overline{CAS} active transitions latching the desired word location. The write $\langle \overline{W} \rangle$ input level must be high $\langle V_{IH} \rangle$, t_{RCS} (minimum) before the \overline{CAS} active transition, to enable read mode.

Both the RAS and CAS clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. However, CAS must be active before or at RCD maximum to guarantee valid data out (DQ) at tRAC (access time from RAS active transition). If the tRCD maximum is exceeded, read access time is determined by the CAS clock active transition (tCAC).

The RAS and CAS clocks must remain active for a minimum time of tRAS and tCAS respectively, to complete the read cycle, \overline{W} must remain high throughout the cycle, and for time tRRH or tRCH after RAS or \overline{CAS} inactive transition, respectively, to maintain the data at that bit location. Once RAS transitions to inactive, it must remain inactive for a minimum time of tRP to precharge the internal device circuitry for the next active cycle. Data out (DQ) is valid, but not latched, as long as the

CAS clock is active. When the CAS clock transitions to inactive, the output will switch to High Z.

WRITE CYCLE

The user can write to the module with either of two cycles: early write or page mode early write. Early write mode is discussed here, while the page mode write operation is covered in another section.

A write cycle begins as described in ADDRESSING THE RAM. Write mode is enabled by the transition of \overline{W} to active (V_{IL}). Minimum active time t_{RAS} and t_{CAS}, and precharge time t_{RP} apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time twcs before \overline{CAS} active transition. Data in (DQ) is referenced to \overline{CAS} in an early write cycle. \overline{RAS} and \overline{CAS} clocks must stay active for tRWL and tCWL, respectively, after the start of the early write operation to complete the cycle.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 2048 column locations on a selected row of the 1M dynamic RAM. Read access time in page mode (tCAC) is typically half the regular RAS clock access time, tRAC. Page mode operation consists of keeping RAS active while toggling CAS between VIH and VIL. The row is latched by RAS active transition, while each CAS active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read or write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, \overline{CAS} transitions to inactive for minimum of tcp, while \overline{RAS} remains low (V_IL). The second \overline{CAS} active transition while \overline{RAS} is low initiates the first page mode cycle (tpc). Either a read or write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by tpASp. Page mode operation is ended when \overline{RAS} transitions to inactive, coincident with or following \overline{CAS} inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge degrades with time and temperature, thus each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Words in the MCM91000 require refresh every 8 milliseconds, while refresh time for the MCM9L1000 is 64 milliseconds.

Refresh is accomplished by cycling through the 512 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM91000, and 124.8 microseconds for the MCM91000. Burst refresh, a refresh of all 512 rows consecutively, must be performed every 8 milliseconds on the MCM91000 and 64 milliseconds on the MCM91000.

A normal read, write, or read-write operation to the RAM will refresh all the words associated with the particular row decoded. Three other methods of refresh, RAS-only refresh, CAS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

RAS-only refresh consists of RAS transition to active, latching the row address to be refreshed, while CAS remains high (V_{IH}) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CAS Before RAS Refresh

CAS before RAS refresh is enabled by bringing CAS active before RAS. This clock order actives an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh).

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding \overline{CAS} active at the end of a read or write cycle, while \overline{RAS} cycles inactive for \overline{RAS} and back to active, starts the hidden refresh. This is essentially the execution of a \overline{CAS} before \overline{RAS} refresh from a cycle in progress (see Figure 1).

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a CAS before RAS refresh counter test. This refresh counter

er test is performed with read and write operations. During this test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 512 test cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed only after a minimum of 8 CAS before RAS initialization cycles. The test procedure is as follows:

- 1. Write "0"s into all memory cells (normal write mode).
- Select a column address, and read "0" out of the cell by performing CAS before RAS refresh counter test, read cycle. Repeat this operation 512 times.
- Select a column address and write "1" into the cell by performing CAS before RAS refresh counter test, write cycle. Repeat this operation 512 times.
- Read "1"s (normal read mode), which were written at step 3.
- Repeat steps 1 to 4 using complement data.





Figure 1. Hidden Refresh Cycle

ORDERING INFORMATION (Order by Full Part Number)



MCM91000SG70 Full Part Numbers- MCM91000AS70 MCM91000S70 MCM91000L70 MCM91000LH70 MCM91000SG80 MCM91000L80 MCM91000LH80 MCM91000AS80 MCM91000S80 MCM91000AS10 MCM91000S10 MCM91000SG10 MCM91000L10 MCM91000LH10 MCM9L1000AS70 MCM9L1000S70 MCM9L1000SG70 MCM9L1000L70 MCM9L1000LH70 MCM9L1000AS80 MCM9L1000S80 MCM9L1000SG80 MCM9L1000L80 MCM9L1000LH80 MCM9L1000AS10 MCM9L1000S10 MCM9L1000SG10 MCM9L1000L10 MCM9L1000LH10

Advance Information

1Mx9 Bit Dynamic Random **Access Memory Module**

The MCM91430 and MCM9L1430 are 9M dynamic random access memory (DRAM) modules organized as $1,048,576 \times 9$ bits. The modules are 30-lead single-in-line memory modules (SIMM) consisting of two MCM54400AN and one MCM511000A DRAMs housed in a 20/26 J-lead small outline package (SOJ) and mounted on a substrate along with a 0.22 µF (min) decoupling capacitor mounted adjacent to each DRAM. The MCM54400AN is a CMOS high speed. dynamic random access memory organized as 1,048,576 four-bit words and fabricated with CMOS silicon-gate process technology.

- · Three-State Data Output
- Early-Write Common I/O Capability
- Fast Page Mode Capability
- TTL-Compatible Inputs and Outputs
- RAS Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 1024 Cycle Refresh:

MCM91430 = 16 ms (Max)MCM9L1430 = 128 ms (Max)

- Consists of Two 4M and One 1M DRAMs and Three 0.22 µF (Min) Decoupling Capacitors
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection

• Fast Access Time (t_{RAC}): MCM91430-70 = 70 ns (Max) MCM91430-80 = 80 ns (Max)

MCM91430-10 = 100 ns (Max)

Low Active Power Dissipation:

MCM91430-70 = 1.54 W (Max) MCM91430-80 = 1.32 W (Max)MCM91430-10 = 1.16 W (Max)

· Low Standby Power Dissipation:


TTL Levels = 33 mW (Max) CMOS Levels (MCM91430) = 16.5 mW (Max)


(MCM9L1430) = 3.3 mW (Max)

- CAS Control for Eight Common I/O Lines
- CAS Control for Separate I/O Pair
- Available in Edge Connector (MCM91430S)

PIN N	AMES
A0-A9	Address Inputs Data Input/Output Data Input Data Output Column Address Strobe Row Address Strobe Read/Write Input Column Address Strobe
	Power (+5 V) Ground
	No Connection


MCM91430 MCM9L1430





This document contains information on a new product. Specifications and information herein are subject to change without notice.

FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATING (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	-1 to +7	٧
Voltage Relative to V _{SS} for Any Pin Except V _{CC}	V _{in} , V _{out}	-1 to +7	٧
Data Out Current per DQ Pin	lout	50	mA
Power Dissipation	PD	2.0	w
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T _{sta}	-25 to +125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	v _{cc}	4.5	5.0	5.5	V	1
	V _{SS}	0	0	0		
Logic High Voltage, All Inputs	V _{IH}	2.4		6.5	V	1
Logic Low Voltage, All Inputs	VII	-1.0	_	0.8	V	1

DC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current MCM91430-70, t _{RC} = 130 ns MCM91430-80, t _{RC} = 150 ns MCM91430-10, t _{RC} = 180 ns	l _{CC1}		280 240 210	mA	2
V_{CC} Power Supply Current (Standby) ($\overline{RAS} = \overline{CAS} = V_{IH}$)	lCC2	_	6	mA	
V _{CC} Power Supply Current During RAS Only Refresh Cycles MCM91430-70, t _{RC} = 130 ns MCM91430-80, t _{RC} = 150 ns MCM91430-10, t _{RC} = 180 ns	Іссз	=	280 240 210	mA	2
V _{CC} Power Supply Current During Fast Page Mode Cycle MCM91430-70, t _{PC} = 45 ns MCM91430-80, t _{PC} = 50 ns MCM91430-10, t _{PC} = 60 ns	ICC4		200 170 150	mA	2, 3
$\label{eq:VCC} V_{CC} \mbox{ Power Supply Current (Standby) } (\overline{\mbox{RAS}} = \overline{\mbox{CAS}} = V_{CC} - 0.2 \mbox{ V)} \\ \mbox{MCM91430 } \\ \mbox{MCM9L1430}$	ICC5	-	3 0.6	mA	
V _{CC} Power Supply Current During CAS Before RAS Refresh Cycle MCM91430-70, t _{RC} = 130 ns MCM91430-80, t _{RC} = 150 ns MCM91430-10, t _{RC} = 180 ns	I _{CC6}	<u>-</u>	280 240 210	mA	2
V _{CC} Power Supply Current, Battery Backup Mode—MCM9L1430 Only (t _{RAC} = 125 µs; t _{RAS} = 1 µs; CAS = CAS Before RAS Cycle or 0.2 V; A0-A9, W, DQ = V _{CC} -0.2 V or 0.2 V)	ICC7	_	0.9	mA	2, 4
Input Leakage Current (V _{SS} ≤ V _{in} ≤ V _{CC})	likg(i)	-30	30	μА	
Output Leakage Current (\overline{CAS} at Logic 1, $V_{SS} \le V_{OUt} \le V_{CC}$)	lkg(O)	-10	10	μА	
Output High Voltage (I _{OH} = -5 mA)	VOH	2.4	_	٧	
Output Low Voltage (I _{OL} = 4.2 mA)	VOL	_	0.4	٧	

CAPACITANCE (f = 1.0 MHz, $T_A = 25$ °C, $V_{CC} = 5$ V, Periodically Sampled Rather Than 100% Tested)

Parameter		Symbol	Max	Unit	Notes
Input Capacitance	A0-A9, W, CAS, RAS	Cin	25	pF	5
	D8, CAS8		17	pF	5
Input/Output Capacitance	DQ0-DQ7	C _{I/O}	17	pF	5
Output Capacitance (CAS = VIH to Disable Output)	Q8	Cout	17	pF	5

- All voltages referenced to V_{SS}.
 Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
- Column address can be changed once or less while RAS = V_{IL} and CAS = V_{IH}.
 t_{RAS} (max) = 1 µs is only applied to refresh of battery backup. t_{RAS} (max) = 10 µs is applied to functional operating.
- Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: C = ΙΔt/ΔV.

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

READ AND WRITE CYCLES (See Notes 1, 2, 3, and 4)

P	Symbol			1430-70 1430-70	MCM91430-80 MCM9L1430-80			1430-10 1430-10	Unit	Natas
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	tRELREL.	tRC	130		150		180		ns	5
Page Mode Cycle Time	†CELCEL	t _{PC}	45	_	50		60	_	ns	
Access Time from RAS	tRELQV	t _{RAC}	_	70		80	_	100	ns	6, 7
Access Time from CAS	tCELQV	t _{CAC}	_	20		20	_	25	ns	6, 8
Access Time from Column Address	tAVQV	† _{AA}	-	35	_	40		50	ns	6, 9
Access Time from Precharge CAS	^t CEHQV	[†] CPA	_	40		45		55	ns	6
CAS to Output in Low-Z	tCELQX	†CLZ	0	_	0		0	_	ns	6
Output Buffer and Turn-Off Delay	^t CEHQZ	^t OFF	0	20	0	20	0	20	ns	10
Transition Time (Rise and Fall)	tŢ	tŢ	3	50	3	50	3	50	ns	
RAS Precharge Time	^t REHREL	t _{RP}	50	_	60	_	70	_	ns	
RAS Pulse Width	^t RELREH	†RAS	70	10,000	80	10,000	100	10,000	ns	
RAS Pulse Width (Fast Page Mode)	^t RELREH	^t RASP	70	100,000	80	100,000	100	100,000	ns	
RAS Hold Time	^t CELREH	t _{RSH}	20	_	20	_	25		ns	
CAS Hold Time	†RELCEH	^t CSH	70	_	80		100	_	ns	
CAS Precharge to RAS Hold Time	^t CEHREH	tRHCP	40	_	45	_	55	_	ns	
CAS Pulse Width	[†] CELCEH	†CAS	20	10,000	20	10,000	25	10,000	ns	
RAS to CAS Delay Time	†RELCEL	^t RCD	20	50	20	60	25	75	ns	11
RAS to Column Address Delay Time	†RELAV	^t RAD	15	35	15	40	20	50	ns	12
CAS to RAS Precharge Time	†CEHREL	tCRP	5	_	5	-	5	_	ns	
CAS Precharge Time (Page Mode Cycle Only)	^t CEHCEL	tCP	10	_	10	_	10	_	ns	
Row Address Setup Time	†AVREL	†ASR	0	_	0	_	0	_	ns	
Row Address Hold Time	†RELAX	†RAH	10	_	10	_	15	_	ns	
Column Address Setup Time	†AVCEL	†ASC	0	_	0	_	0	_	ns	
Column Address Hold Time	†CELAX	^t CAH	15	_	15	_	20	_	ns	
Column Address Hold Time Referenced to RAS	[†] RELAX	^t AR	55	_	60		75	_	ns	

(continued)


- 1. VIH min and VIL max are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- 4. AC measurements t_T = 5.0 ns.
- $5. \ \ \, \text{The specification for } t_{\hbox{RC }} \text{ (min) is used only to indicate cycle time at which proper operation over the full temperature range}$ $(0^{\circ}C \le T_A \le 70^{\circ}C)$ is assured.
- 6. Measured with a current load equivalent to 2 TTL (-200 μA, +4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and $V_{OL} = 0.8 \text{ V}$.
- 7. Assumes that $t_{RCD} \le t_{RCD}$ (max).
- 8. Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- Assumes that t_{RAD} ≥ t_{RAD} (max).
- 10. tope (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is
- greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.

 12. Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA}.


READ AND WRITE CYCLES (Continued)

	Syn	Symbol		MCM91430-70 MCM9L1430-70		MCM91430-80 MCM9L1430-80		1430-10 1430-10		
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Column Address to RAS Lead Time	^t AVREH	^t RAL	35	_	40	_	50	_	ns	
Read Command Setup Time	tWHCEL	tRCS	0	_	0	_	0	_	ns	
Read Command Hold Time Referenced to CAS	tCEHWX	^t RCH	0	_	0	_	0	_	ns	13
Read Command Hold Time Referenced to RAS	tREHWX	^t RRH	0	_	0	_	0	_	ns	13
Write Command Hold Time Referenced to CAS	^t CELWH	tWCH	15	_	15	_	20	_	ns	
Write Command Hold Time Referenced to RAS	tRELWH	twcn	55	_	60	_	75	_	ns	
Write Command Pulse Width	twlwh	twp	15	_	15	_	20	_	ns	
Write Command to RAS Lead Time	tWLREH	^t RWL	20	_	20	_	25	_	ns	
Write Command to CAS Lead Time	†WLCEH	tCWL	20	_	20	_	25	_	ns	
Data in Setup Time	†DVCEL	tDS	0		0	_	0	_	ns	14, 15
Data in Hold Time	[†] CELDX	^t DH	15		15		20		ns	14, 15
Data in Hold Time Referenced to RAS	†RELDX	^t DHR	55	_	60	_	75	_	ns	
Refresh Period MCM91430 MCM9L1430	^t RVRV	^t RFSH	_	16 128	_	16 128	_	16 128	ms	
Write Command Setup Time	tWLCEL	twcs	0		0	_	0		ns	15, 16
CAS Setup Time for CAS Before RAS Refresh	†RELCEL	tCSR	5		5		5	_	ns	
CAS Hold Time for CAS Before RAS Refresh	^t RELCEH	^t CHR	15	_	15	_	20	_	ns	
CAS Precharge to CAS Active Time	†REHCEL	^t RPC	0	_	0	_	0	_	ns	
CAS Precharge Time for CAS Before RAS Counter Test	†CEHCEL	^t CPT	40	_	40	_	50	_	ns	
CAS Precharge Time	tCEHCEL.	^t CPN	10		10	_	15	_	ns	


- Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
 These parameters are referenced to CAS leading edge in random write cycles.
- 15. Early write only $(t_{WCS} \ge t_{WCS} (min))$.
- 16. twcs is not a restrictive operating parameter. It is included in the data sheet as an electrical characteristic only; if twcs ≥ twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If this condition is not satisfied, the condition of the data out (at access time) is indeterminate.




EARLY WRITE CYCLE




FAST PAGE MODE READ CYCLE




FAST PAGE MODE WRITE CYCLE (EARLY WRITE)




RAS ONLY REFRESH CYCLE W and A9 are Don't Care



CAS BEFORE RAS REFRESH CYCLE (A0 to A9 are Don't Care)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the module. During an extended inactive state (greater than 8 milliseconds with the device powered up), a wake up sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The ten address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (RAS) and column address strobe (CAS), into two separate 10-bit address fields. A total of twenty address bits, ten rows and ten columns, will decode one of the 1,048,576 word locations in the device. RAS active transition is followed by CAS active transition (active = V_{1L}, t_{RCD} minimum) for all read or write cycles. The delay between RAS and CAS active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external \overline{CAS} signal is ignored until an internal \overline{RAS} signal is available. This "gate" feature on the external \overline{CAS} clock enables the internal \overline{CAS} line as soon as the row address hold time (t_{RAH}) specification is met (and defines t_{RCD} minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the \overline{CAS} clock.

There are three other variations in addressing the module: RAS only refresh cycle, CAS before RAS refresh cycle, and page mode. All three are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with either a "normal" random read cycle or a page mode read cycle. The normal read cycle is outlined here, while the page mode cycle is discussed in a separate section.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with \overline{RAS} and \overline{CAS} active transitions latching the desired bit location. The write (\overline{W}) input level must be high (V_{IH}) , t_{RCS} (minimum) before the \overline{CAS} active transition, to enable read mode.

Both the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. $\overline{\text{CAS}}$ controls read access time: $\overline{\text{CAS}}$ must be active before or at tRCD maximum to guarantee valid data out (DQ) at tRAC (access time from $\overline{\text{RAS}}$ active transition). If the tRCD maximum is exceeded, read access time is determined by the $\overline{\text{CAS}}$ clock active transition (tCAC).

The RAS and CAS clocks must remain active for a minimum time of tras and tras respectively, to complete the read cycle. We must remain high throughout the cycle, and for time trans or trace at the transition, respectively, to maintain the data at that bit location. Once RAS transitions to inactive, it must remain inactive for a minimum time of transitions to precharge the internal device circuitry for the next active cycle. DQ is valid, but not latched, as long as the CAS clock is active. When the CAS clock transitions to inactive, the output

will switch to High Z (three-state) $t_{\mbox{OFF}}$ after the inactive transition

WRITE CYCLE

The user can write to the DRAM with either an early write or page mode early write cycle. Early write mode is discussed here, while page mode write operations are covered in a separate section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of \overline{W} to active $(V_{||})$. Early write mode is distinguished by the active transition of \overline{W} , with respect to \overline{CAS} . Minimum active time t_{RAS} and t_{CAS} , and precharge time t_{RP} apply to write mode, as in the read mode

An early write cycle is characterized by \overline{W} active transition at minimum time t_{WCS} before \overline{CAS} active transition. Data in $(D\Omega)$ is referenced to \overline{CAS} in an early write cycle. \overline{RAS} and \overline{CAS} clocks must stay active for t_{RWL} and t_{CWL} , respectively, after the start of the early write operation to complete the cycle.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 1024 column locations on a selected row of the module. Read access time in page mode (t_{CAC}) is typically half the regular RAS clock access time, t_{RAC} . Page mode operation consists of keeping RAS active while toggling CAS between v_{IH} and v_{IL} . The row is latched by RAS active transition, while each CAS active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read or write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, $\overline{\text{CAS}}$ transitions to inactive for minimum tcp, while $\overline{\text{RAS}}$ remains low (V_{IL}). The second $\overline{\text{CAS}}$ active transition while $\overline{\text{RAS}}$ is low initiates the first page mode cycle (tpc). Either a read or write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by tpasp. Page mode operation is ended when $\overline{\text{RAS}}$ transitions to inactive, coincident with or following $\overline{\text{CAS}}$ inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the MCM91430 require refresh every 16 milliseconds, while refresh time for the MCM911430 is 128 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM91430, and 124.8 microseconds for the MCM9L1430. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 16 milliseconds on the MCM91430 and 128 milliseconds on the MCM91430.

A normal read or write operation to the RAM will refresh all the bits associated with the particular row decoded. Three other methods of refresh, RAS-only refresh, CAS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

RAS-only refresh consists of RAS transition to active, latching the row address to be refreshed, while CAS remains high (V_{IH}) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CAS Before RAS Refresh

 $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh is enabled by bringing $\overline{\text{CAS}}$ active before $\overline{\text{RAS}}$. This clock order actives an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh). \overline{W} must be inactive for time t_{WRP} before and time t_{WRH} after $\overline{\text{RAS}}$ active transition to prevent switching the device into a **test mode cycle**.

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding \overline{CAS} active at the end of a read or write cycle, while \overline{RAS} cycles inactive for tap and back to active, starts the hidden refresh. This is essentially the execution of a \overline{CAS} before \overline{RAS} refresh from a cycle in progress (see Figure 1). \overline{W} is subject to the same conditions

with respect to \overline{RAS} active transition (to prevent test mode cycle) as in \overline{CAS} before \overline{RAS} refresh.

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a CAS before RAS refresh counter test. This refresh counter test is performed with read and write operations. During this test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 512 test cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed only after a minimum of 8 CAS before RAS initialization cycles. The test procedure is as follows:

- 1. Write "0"s into all memory cells (normal write mode).
- Select a column address, and read "0" out of the cell by performing CAS before RAS refresh counter test, read cycle. Repeat this operation 512 times.
- Select a column address and write "1" into the cell by performing CAS before RAS refresh counter test, write cycle. Repeat this operation 512 times.
- Read "1"s (normal read mode), which were written at step 3.
- 5. Repeat steps 1 to 4 using complement data.





Figure 1. Hidden Refresh Cycle

ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers—MCM91430S70 MCM91430S80

MCM91430S10

MCM9L1430S70 MCM9L1430S80 MCM9L1430S10

4Mx9 Bit Dynamic Random **Access Memory Module**

The MCM94000S is a 36M, dynamic random access memory (DRAM) module organized as 4,194,304 × 9 bits. The module is a 30-lead single-in-line memory module (SIMM) consisting of nine MCM54100A DRAMs housed in a 20/26 J-lead small outline packages (SOJ) mounted on a substrate along with a 0.22 µF (min) decoupling capacitor mounted under each DRAM. The MCM54100A is a CMOS high speed, dynamic random access memory organized as 4,194,304 one-bit words and fabricated with CMOS silicon-gate process technology.

- · Three-State Data Output
- Early-Write Common I/O Capability
- · Fast Page Mode Capability
- TTL-Compatible Inputs and Outputs
- RAS Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 1024 Cycle Refresh:

MCM94000 = 16 ms

MCM9L4000 = 128 ms

- Consists of Nine 4M x 1 DRAMs and Nine 0.22 μF (Min) Decoupling Capacitors
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (t_{RAC})

MCM94000S-80 = 80 ns (Max)

MCM94000S-10 = 100 ns (Max)

• Low Active Power Dissipation:

MCM94000S-80 and MCM9L4000S-80 = 4.95 W (Max) MCM94000S-10 and MCM9L4000S-10 = 4.21 W (Max)

· Low Standby Power Dissipation:


TTL Levels = 99 mW (Max)


CMOS Levels (MCM94000) = 50 mW (Max)

(MCM9L4000) = 20 mW (Max)

- CAS Control for Eight Common I/O Lines
- CAS Control for Separate I/O Pair
- Available in Edge Connector (MCM94000S) or Low Height Pin Connector (MCM94000LH)


MCM94000 MCM9L4000





ı	PIN NAMES
	A0-A10 Address Inputs DQ0-DQ7 Data Input/Output D8 Data Input
	DQ0-DQ7 Data Input/Output
	D8 Data Input
	Q8 Data Output
ı	CAS Column Address Strobe
	RAS Row Address Strobe
	W Read/Write Input
ı	RAS Row Address Strobe W Read/Write Input CAS8 Column Address Strobe
į	V _{CC} Power (+5 V)
	V _{SS} Ground
i	NC No Connection

FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATING (See Note)

ADOCEOTE MAXIMOM HATING (Dee Note)			
Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	-1 to +7	٧
Voltage Relative to V _{SS} for Any Pin Except V _{CC}	V _{in} , V _{out}	-1 to +7	٧
Data Out Current per DQ Pin	lout	50	mA
Power Dissipation	PD	5.4	W
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T _{sta}	-25 to +125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERAT-ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	V _{CC}	4.5	5.0	5.5	٧	1
	V _{SS}	0	0	0		
Logic High Voltage, All Inputs	V _{IH}	2.4	_	6.5	٧	1
Logic Low Voltage, All Inputs	VIL	-1.0	_	0.8	V	1

DC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current MCM94000-80, t _{RC} = 150 ns MCM94000-10, t _{RC} = 180 ns	lCC1	_	900 765	mA	2
V _{CC} Power Supply Current (Standby) (RAS=CAS=V _{IH})	ICC2	_	18	mA	
V _{CC} Power Supply Current During RAS Only Refresh Cycles MCM94000-80, t _{RC} = 150 ns MCM94000-10, t _{RC} = 180 ns	lCC3	_	900 765	mA	2
V _{CC} Power Supply Current During Fast Page Mode Cycle MCM94000-80, t _{PC} = 45 ns MCM94000-10, t _{PC} = 55 ns	ICC4	=	540 450	mA	2
V _{CC} Power Supply Current (Standby) (RAS = CAS = V _{CC} - 0.2 V) MCM94000 MCM9L4000	1 .003	=	9 3.6	mA	
V _{CC} Power Supply Current During CAS Before RAS Refresh Cycle MCM94000-80, t _{RC} = 150 ns MCM94000-10, t _{RC} = 180 ns	ICC6	=	900 765	mA	2
$ \begin{array}{l} V_{CC} \mbox{ Power Supply Current, Battery Backup Mode—MCM9L4000 Only} \\ (t_{RC} = 125 \mus; \overline{CAS} = \overline{CAS} \mbox{ Before } \overline{RAS} \mbox{ Cycling or } 0.2 V; \overline{W} = V_{CC} - 0.2 V; \\ DQ = V_{CC} - 0.2 V, 0.2 V \mbox{ or } Open; A0-A10 = V_{CC} - 0.2 V \mbox{ or } 0.2 V) \\ t_{RAS} = \mbox{ Min to } 1 \mus \end{array} $	I _{CC7}	_	4.5	mA	
Input Leakage Current ($V_{SS} \le V_{in} \le V_{CC}$)	l _{lkg(l)}	-90	90	μА	
Output Leakage Current (CAS at Logic 1, V _{SS} ≤ V _{out} ≤ V _{CC})	lkg(O)	-20	20	μА	
Output High Voltage (IOH = -5 mA)	VOH	2.4		V	
Output Low Voltage (I _{OL} = 4.2 mA)	V _{OL}		0.4	V	

CAPACITANCE (f = 1.0 MHz, T_A = 25°C, V_{CC} = 5 V, Periodically Sampled Rather Than 100% Tested)

Parameter		Symbol	Max	Unit	Notes
Input Capacitance	A0-A10, W, CAS, RAS	C _{in}	60	pF	3
	D8, CAS8		7	pF	3
Input/Output Capacitance	DQ0-DQ7	C _{I/O}	15	pF	3
Output Capacitance (CAS = VIH to Disable Output)	Q8	C _{out}	10	pF	3

- All voltages referenced to V_{SS}.
- 2. Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
- 3. Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: $C = I\Delta t/\Delta V$.

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

READ AND WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Symbol		MCM94000-80		MCM94000-10			
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	†RELREL	t _{RC}	150	_	180	_	ns	5
Page Mode Cycle Time	†CELCEL	tPC	50	_	60	_	ns	
Access Time from RAS	†RELQV	†RAC		80	_	100	ns	6, 7
Access Time from CAS	tCELQV	t _{CAC}	_	20		25	ns	6, 8
Access Time from Column Address	tAVQV	t _{AA}	_	40	_	50	ns	6, 9
Access Time from Precharge CAS	tCEHQV	[†] CPA		45	-	55	ns	6
CAS to Output in Low-Z	tCELQX	^t CLZ	0	-	0		ns	6
Output Buffer and Turn-Off Delay	tCEHQZ	tOFF	0	20	0	20	ns	10
Transition Time (Rise and Fall)	tŢ	tŢ	3	50	3	50	ns	
RAS Precharge Time	†REHREL	t _{RP}	60	-	70	_	ns	
RAS Pulse Width	†RELREH	†RAS	80	10,000	100	10,000	ns	
RAS Pulse Width (Fast Page Mode)	†RELREH	tRASP	80	200,000	100	200,000	ns	
RAS Hold Time	†CELREH	^t RSH	20	_	25	_	ns	
CAS Hold Time	†RELCEH	tcsh	80	_	100	_	ns	
CAS Pulse Width	†CELCEH	tCAS	20	10,000	25	10,000	ns	
RAS to CAS Delay Time	†RELCEL	tRCD	20	60	25	75	ns	11
RAS to Column Address Delay Time	t _{RELAV}	t _{RAD}	15	40	20	50	ns	12
CAS to RAS Precharge Time	†CEHREL	tCRP	5	_	10	_	ns	
CAS Precharge Time	†CEHCEL	tCP	10	_	10	T -	ns	
Row Address Setup Time	†AVREL	†ASR	0	_	0	_	ns	
Row Address Hold Time	tRELAX	tRAH	10	_	15	_	ns	
Column Address Setup Time	†AVCEL.	tASC	0	_	0	-	ns	
Column Address Hold Time	†CELAX	^t CAH	15	_	20	_	ns	
Column Address Hold Time Referenced to RAS	†RELAX	t _{AR}	60		75	_	ns	
Column Address to RAS Lead Time	t _{AVREH}	†RAL	40	_	50		ns	

(continued)

- 1. VIH min and VIL max are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between VIH and VIL (or between VIL and VIH) in a monotonic manner.
- 4. AC measurements t_T = 5.0 ns.
- The specification for t_{RC} (min) is used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
- 6. Measured with a current load equivalent to 2 TTL (-200 μA, +4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and $V_{OL} = 0.8 V$.
- 7. Assumes that $t_{RCD} \le t_{RCD}$ (max).
- 8. Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- Assumes that t_{RAD} ≥ t_{RAD} (max).
 t_{OFF} (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- 12. Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified tRAD (max) limit, then access time is controlled exclusively by tAA.

READ AND WRITE CYCLES (Continued)

_	Syn	Symbol MCN		MCM94000-80		1000-10		
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Notes
Read Command Setup Time	tWHCEL	tRCS	0	_	0	_	ns	
Read Command Hold Time Referenced to CAS	tCEHWX	^t RCH	0	_	0	_	ns	13
Read Command Hold Time Referenced to RAS	tREHWX	tRRH	0	_	0	_	ns	13
Write Command Hold Time Referenced to CAS	tCELWH	twch	15		20	_	ns	
Write Command Hold Time Referenced to RAS	tRELWH	twcr	60	_	75	_	ns	
Write Command Pulse Width	twLwH	twp	15	_	20	_	ns	
Write Command to RAS Lead Time	tWLREH	tRWL	20	_	25	_	ns	
Write Command to CAS Lead Time	tWLCEH	tcwL	20		25		ns	
Data in Setup Time	^t DVCEL	tDS	0	_	0	_	ns	14, 15
Data in Hold Time	[†] CELDX	tDH	15	_	20	_	ns	14, 15
Data in Hold Time Referenced to RAS	^t RELDX	t _{DHR}	60	_	75	_	ns	
Refresh Period MCM94000 MCM9L4000	tRVRV	^t RFSH	_	16 128	=	16 128	ms	
Write Command Setup Time	tWLCEL	twcs	0	_	0		ns	15, 16
CAS Setup Time for CAS Before RAS Refresh	^t RELCEL	tCSR	5	_	10	_	ns	
CAS Hold Time for CAS Before RAS Refresh	†RELCEH	tCHR	15	_	20	_	ns	
CAS Precharge to CAS Active Time	†REHCEL	†RPC	0	_	0		ns	
CAS Precharge Time for CAS Before RAS Counter Test	†CEHCEL	t _{CPT}	40		50	_	ns	


^{13.} Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.

^{14.} These parameters are referenced to $\overline{\text{CAS}}$ leading edge in random write cycles.


^{15.} Early write only $(t_{WCS} \ge t_{WCS} (min))$.


^{16.} twos is not a restrictive operating parameter. It is included in the data sheet as an electrical characteristic only; if twos ≥ twos (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If this condition is not satisfied, the condition of the data out (at access time) is indeterminate.

READ CYCLE




EARLY WRITE CYCLE







FAST PAGE MODE WRITE CYCLE (EARLY WRITE)




RAS ONLY REFRESH CYCLE (W and A10 are Don't Care)




CAS BEFORE RAS REFRESH CYCLE (A0 to A10 are Don't Care)




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 16 milliseconds with device powered up), a wake up sequence of eight active cycles is necessary to assure proper operation.

ADDRESSING THE RAM

The eleven address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (RAS) and column address strobe (CAS), into two separate 11-bit address fields. A total of twenty two address bits, eleven rows and eleven columns, will decode one of the 4,194,304 word locations in the device. RAS active transition is followed by CAS active transition (active = V_{IL}, t_{RCD} minimum) for all read or write cycles. The delay between RAS and CAS active transition, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external $\overline{\text{CAS}}$ signal is ignored until an internal $\overline{\text{RAS}}$ signal is available. This "gate" feature on the external $\overline{\text{CAS}}$ clock enables the internal $\overline{\text{CAS}}$ line as soon as the row address hold time (t_{RAH}) specification is met (and defines t_{RCD} minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the $\overline{\text{CAS}}$ clock.

There are three other variations in addressing the 4M RAM: RAS only refresh cycle, CAS before RAS refresh cycle, and page mode. All three are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with two different cycles: "normal" random read cycle, and page mode read cycle. The normal read cycle is outlined here, while the page mode cycle is discussed in a separate section.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ active transitions latching the desired bit location. The write (\overline{W}) input level must be high (V_{IH}) , t_{RCS} (minimum) before the $\overline{\text{CAS}}$ active transition, to enable read mode.

Both the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. However, $\overline{\text{CAS}}$ must be active before or at RCD maximum to guarantee valid data out (DQ) at tRAC (access time from $\overline{\text{RAS}}$ active transition). If the tRCD maximum is exceeded, read access time is determined by the $\overline{\text{CAS}}$ clock active transition (tCAC).

The $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks must remain active for a minimum time of t_{RAS} and t_{CAS} respectively, to complete the read cycle, $\overline{\text{W}}$ must remain high throughout the cycle, and for time t_{RRH} or t_{RCH} after $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ inactive transition, respectively, to maintain the data at that bit location. Once $\overline{\text{RAS}}$ transitions to inactive, it must remain inactive for a minimum time of t_{RCH} to precharge the internal device circuitry for the next active cycle. $\overline{\text{DQ}}$ is valid, but not latched, as long as the $\overline{\text{CAS}}$ clock is

active. When the $\overline{\text{CAS}}$ clock transitions to inactive, the output will switch to High Z (three-state).

WRITE CYCLE

The user can write to the DRAM with two cycles; early write and page mode early write. Early write mode is discussed here, while the page mode write operation is covered in another section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of \overline{W} to active (V_{IL}) . Minimum active time t_{RAS} and t_{CAS} , and precharge time t_{RP} apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time t_{WCS} before \overline{CAS} active transition. Data in (DQ) is referenced to \overline{CAS} in an early write cycle. \overline{RAS} and \overline{CAS} clocks must stay active for t_{RWL} and t_{CWL} , respectively, after the start of the early write operation to complete the cycle.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 2048 column locations on a selected row of the dynamic RAM. Read access time in page mode (t_{CAC}) is typically half the regular RAS clock access time, t_{RAC} . Page mode operation consists of keeping RAS active while toggling CAS between V_{IH} and V_{IL} . The row is latched by RAS active transition, while each CAS active transition allows selection of a new-column location on the row.

A page mode cycle is initiated by a normal read or write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, \overline{CAS} transitions to inactive for minimum of t_{CP} , while \overline{RAS} remains low (V_{IL}). The second \overline{CAS} active transition while \overline{RAS} is low initiates the first page mode cycle (tpc). Either a read or write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by tpASp. Page mode operation is ended when \overline{RAS} transitions to inactive, coincident with or following \overline{CAS} inactive transition.

REFRESH CYCLES

The dymanic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each byte must be periodically refreshed (recharged) to maintain the correct byte state. Bytes in the MCM94000 require refresh every 16 milliseconds, while refresh time for the MCM9L4000 is 128 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bytes on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM94000, and 124.8 microseconds for the MCM9L4000. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 16 milliseconds on the MCM94000 and 128 milliseconds on the MCM9L4000.

A normal read or write operation to the RAM will refresh all the bytes (4096) associated with the particular row decoded. Three other methods of refresh, RAS-only refresh, CAS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

 \overline{RAS} -only refresh consists of \overline{RAS} transition to active, latching the row address to be refreshed, while \overline{CAS} remains high (V_{IH}) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CAS Before RAS Refresh

 $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh is enabled by bringing $\overline{\text{CAS}}$ active before $\overline{\text{RAS}}$. This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh).

Hidden Refresh

Hidden refresh allows refresh cycles to occur while main-

taining valid data at the output pin. Holding $\overline{\text{CAS}}$ active the end of a read or write cycle, while $\overline{\text{RAS}}$ cycles inactive for t_{RP} and back to active, starts the hidden refresh. This is essentially the execution of a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh from a cycle in progress (see Figure 1).

- 1. Write "0"s into all memory cells (normal write mode).
- Select a column address, and read "0" out of the cell by performing CAS before RAS refresh counter test, read cycle. Repeat this operation 1024 times.
- Select a column address, and write "1" into the cell by performing CAS before RAS refresh counter test, write cycle. Repeat this operation 1024 times.
- 4. Read "1"s (normal read mode), which were written at step 3.
- 5. Repeat steps 1 to 4 using complement data.





Figure 1. Hidden Refresh Cycle

ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers— MCM94000S80 MCM94000S10 MCM94000LH80 MCM94000LH10

MCM9L4000S80 MCM9L4000S10 MCM9L4000LH80 MCM9L4000LH10

MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Advance Information

4Mx9 Bit Dynamic Random Access Memory Module

The MCM94000AS is a 36M, dynamic random access memory (DRAM) module organized as 4,194,304 \times 9 bits. The module is a 30-lead single-in-line memory module (SIMM) consisting of nine MCM54100A DRAMs housed in a 20/26 J-lead small outline packages (SOJ) mounted on a substrate along with a 0.22 μF (min) decoupling capacitor mounted under each DRAM. The MCM54100A is a CMOS high speed, dynamic random access memory organized as 4,194,304 one-bit words and fabricated with CMOS silicon-gate process technology.

- Three-State Data Output
- Early-Write Common I/O Capability
- Fast Page Mode Capability
- TTL-Compatible Inputs and Outputs
- RAS Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 1024 Cycle Refresh:

MCM94000A = 16 ms MCM9L4000A = 128 ms

- Consists of Nine 4M × 1 DRAMs and Nine 0.22 μF (Min) Decoupling Capacitors
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (t_{RAC}):

MCM94000AS-60 = 60 ns (Max)

MCM94000AS-70 = 70 ns (Max)

MCM94000AS-80 = 80 ns (Max)

MCM94000AS-10 = 100 ns (Max)

• Low Active Power Dissipation:

MCM94000AS-60 and MCM9L4000AS-60 = 5.94 W (Max)

MCM94000AS-70 and MCM9L4000AS-70 = 4.95 W (Max) MCM94000AS-80 and MCM9L4000AS-80 = 4.21 W (Max)

MCM94000AS-10 and MCM9L4000AS-10 = 3.72 W (Max)

• Low Standby Power Dissipation:

TTL Levels = 99 mW (Max)


CMOS Levels (MCM94000A) = 50 mW (Max)


(MCM9L4000A) = 10 mW (Max)

- CAS Control for Eight Common I/O Lines
- CAS Control for Separate I/O Pair
- Available in Edge Connector (MCM94000AS), Pin Connector (MCM94000L, or Low Height Pin Connector (MCM94030LH)

PIN NAMES						
DQ0-DQ7 D8 Q8 CAS RAS W CAS8 VCC VSS	Address Inputs Data Input/Output Data Input Data Output Column Address Strobe Read/Write Input Column Address Strobe Power (+5 V) Ground No Connection					


MCM94000A MCM9L4000A





This document contains information on a new product. Specifications and information herein are subject to change without notice.

FUNCTIONAL BLOCK DIAGRAM



ARSOLLITE MAXIMUM RATING (See Note)

ABSOLUTE MAXIMUM HATING (See Note)			
Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	-1 to +7	٧
Voltage Relative to V _{SS} for Any Pin Except V _{CC}	V _{in} , V _{out}	-1 to +7	٧
Data Out Current per DQ Pin	lout	50	mA
Power Dissipation	PD	6.3	W
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T _{sta}	-25 to +125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERAT-ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

DC OPERATING CONDITIONS AND CHARACTERISTICS (V_{CC} = 5.0 V $\pm 10\%$, T_A = 0 to 70° C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V	1
	V _{SS}	0	0	0]	
Logic High Voltage, All Inputs	VIH	2.4	_	6.5	٧	1
Logic Low Voltage, All Inputs	VIL	-1.0	_	0.8	V	1

DC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current MCM94000A-60, t _{RC} = 110 ns MCM94000A-70, t _{RC} = 130 ns MCM94000A-80, t _{RC} = 150 ns MCM94000A-10, t _{RC} = 180 ns	ICC1	_ _ _	1080 900 765 675	mA	2
V _{CC} Power Supply Current (Standby) (RAS = CAS = V _{IH})	lCC2	_	18	mA	
V _{CC} Power Supply Current During RAS Only Refresh Cycles MCM94000A-60, t _{RC} = 110 ns MCM94000A-70, t _{RC} = 130 ns MCM94000A-80, t _{RC} = 150 ns MCM94000A-10, t _{RC} = 180 ns	I _{CC3}	_ _ _	1080 900 765 675	mA	2
V _{CC} Power Supply Current During Fast Page Mode Cycle MCM94000A-60, tp _C = 45 ns MCM94000A-70, tp _C = 45 ns MCM94000A-80, tp _C = 50 ns MCM94000A-10, tp _C = 60 ns	ICC4	= =	540 540 450 405	mA	2, 3
V _{CC} Power Supply Current (Standby) (RAS = CAS = V _{CC} - 0.2 V) MCM94000A MCM9L4000A	1 .003	_	9 1.8	mA	
V _{CC} Power Supply Current During CAS Before RAS Refresh Cycle MCM94000A-60, t _{RC} = 110 ns MCM94000A-70, t _{RC} = 130 ns MCM94000A-80, t _{RC} = 150 ns MCM94000A-10, t _{RC} = 180 ns	ICC6	= =	1080 900 765 675	mA	2
V _{CC} Power Supply Current, Battery Backup Mode—MCM9L4000A Only (t _{RC} = 125 µs; CAS = CAS Before RAS Cycling or 0.2 V; W = V _{CC} - 0.2 V; DQ = V _{CC} - 0.2 V, 0.2 V or Open; A0-A10 = V _{CC} - 0.2 V or 0.2 V) t _{RAS} = Min to 1 µs	I _{CC7}	_	2.7	mA	2, 4
Input Leakage Current (V _{SS} ≤ V _{in} ≤ V _{CC})	l _{lkg(l)}	-90	90	μА	
Output Leakage Current (\overline{CAS} at Logic 1, $V_{SS} \le V_{in} \le V_{CC}$)	l _{lkg(O)}	-20	20	μА	
Output High Voltage (I _{OH} = -5 mA)	V _{OH}	2.4		٧	
Output Low Voltage (I _{OL} = 4.2 mA)	VOL		0.4	V	

CAPACITANCE (f = 1.0 MHz, T_A = 25°C, V_{CC} = 5 V, Periodically Sampled Rather Than 100% Tested)

Parameter		Symbol	Max	Unit	Notes
Input Capacitance	A0-A10, W, CAS, RAS	C _{in}	55	pF	5
	D8, CAS8		17	pF	5
Input/Output Capacitance	DQ0-DQ7	C _{I/O}	22	pF	5
Output Capacitance (CAS = VIH to Disable Output)	Q8	Cout	17	pF	5

NOTES:

- 1. All voltages referenced to VSS.
- 2. Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
- 3. Measured with one address transition per page mode cycle.
- 4. t_{BAS} (max) = 1 μ s is only applied to refresh of battery backup. t_{BAS} (max) = 10 μ s is applied to functional operating.
- 5. Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: $C = I\Delta t/\Delta V$.

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

READ AND WRITE CYCLES (See Notes 1, 2, 3, and 4)

Parameter	Symt	ool		0A-60 0A-60		0A-70 0A-70		0A-80 0A-80		0A-10 0A-10	Unit	Notes
	Std	Alt	Min	Max	Min	Max	Min	Max	Min	Max	1	
Random Read or Write Cycle Time	†RELREL	^t RC	110	_	130	_	150	_	180	_	ns	5
Fast Page Mode Cycle Time	†CELCEL	tPC	45	_	45	_	50	_	60	_	ns	
Access Time from RAS	†RELQV	†RAC	_	60	_	70	_	80	_	100	ns	6, 7
Access Time from CAS	^t CELQV	†CAC	_	20	_	20	_	20	_	25	ns	6, 8
Access Time from Column Address	^t AVQV	^t AA		30	_	35	_	40	_	50	ns	6, 9
Access Time from Precharge CAS	^t CEHQV	^t CPA	_	40	_	40	_	45	_	55	ns	6
CAS to Output in Low-Z	tCELQX	tCLZ	0	_	0	_	0	_	0	_	ns	6
Output Buffer and Turn-Off Delay	^t CEHQZ	^t OFF	0	20	0	20	0	20	0	20	ns	10
Transition Time (Rise and Fall)	tΤ	tŢ	3	50	3	50	3	50	3	50	ns	
RAS Precharge Time	^t REHREL	tRP	40	_	50	_	60	_	70	_	ns	
RAS Pulse Width	tRELREH	†RAS	60	10 k	70	10 k	80	10 k	100	10 k	ns	
RAS Pulse Width (Fast Page Mode)	^t RELREH	^t RASP	60	200 k	70	200 k	80	200 k	100	200 k	ns	
RAS Hold Time	^t CELREH	tRSH	20	_	20	_	20	_	25	_	ns	
CAS Hold Time	†RELCEH	tcsh	60	—	70	_	80	_	100	_	ns	
CAS Precharge to RAS Hold Time	^t CEHREH	^t RHCP	40	_	40	_	45	_	55	_	ns	
CAS Pulse Width	[†] CELCEH	tCAS	20	10 k	20	10 k	20	10 k	25	10 k	ns	
RAS to CAS Delay Time	†RELCEL	tRCD	20	40	20	50	20	60	25	75	ns	11
CAS Pulse Width	T .											

- 1. V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- 4. AC measurements t_T = 5.0 ns.
- The specification for t_{RC} (min) is used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
- Measured with a current load equivalent to 2 TTL (–200 μA, +4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- 7. Assumes that $t_{RCD} \le t_{RCD}$ (max).
- Assumes that t_{RCD} ≥ t_{RCD} (max).
- Assumes that t_{RAD} ≥ t_{RAD} (max).
- 10. tope (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.


READ AND WRITE CYCLES (Continued)

Parameter	Symi	bol		0A-60 00A-60		0A-70 0A-70		08-A0 08-A00		0A-10 00A-10	Unit	Notes
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
RAS to Column Address Delay Time	†RELAV	^t RAD	15	30	15	35	15	40	20	50	ns	12
CAS to RAS Precharge Time	^t CEHREL	tCRP	5	_	5	_	5	_	10	_	ns	
CAS Precharge Time	^t CEHCEL	tCP	10	_	10	_	10	_	10	_	ns	
Row Address Setup Time	†AVREL	t _{ASR}	0	_	0	_	0	_	0	_	ns	
Row Address Hold Time	†RELAX	^t RAH	10	_	10	_	10	_	15	_	ns	
Column Address Setup Time	†AVCEL	tASC	0	_	0	_	0	_	0		ns	
Column Address Hold Time	†CELAX	^t CAH	15	_	15	-	15	_	20	_	ns	
Column Address to RAS Lead Time	^t AVREH	^t RAL	30	_	35	_	40	_	50	-	ns	
Read Command Setup Time	†WHCEL	tRCS	0	_	0	_	0	_	0	_	ns	
Read Command Hold Time Referenced to CAS	tCEHWX	^t RCH	0	_	0	_	0	_	0	_	ns	13
Read Command Hold Time Referenced to RAS	[†] REHWX	[†] RRH	0	_	0	_	0	_	0	_	ns	13
Write Command Hold Time Referenced to CAS	^t CELWH	tWCH	10	_	15	_	15		20	_	ns	
Write Command Pulse Width	twlwh	twp	10	_	15	_	15		20	_	ns	
Write Command to RAS Lead Time	tWLREH	^t RWL	20	_	20	_	20	_	25	_	ns	
Write Command to CAS Lead Time	^t WLCEH	†CWL	20	_	20	_	20	_	25	_	ns	
Data in Setup Time	†DVCEL	tDS	0		0	_	0	_	0	_	ns	14
Data in Hold Time	†CELDX	tDH	15	_	15	_	15	-	20		ns	14
Refresh Period MCM94000A MCM9L4000A	^t RVRV	†RFSH	_	16 128	_	16 128	=	16 128	=	16 128	ms	
Write Command Setup Time	tWLCEL	twcs	0	_	0	_	0	_	0	_	ns	15
CAS Setup Time for CAS Before RAS Refresh	†RELCEL	tCSR	5	_	5	_	5	_	5	_	ns	
CAS Hold Time for CAS Before RAS Refresh	^t RELCEH	tCHR	15	_	15	_	15	_	20	_	ns	
RAS Precharge to CAS Active Time	^t REHCEL	^t RPC	0	_	0	_	0	_	0	_	ns	
CAS Precharge Time for CAS Before RAS Counter Time	†CEHCEL	tCPT	30	_	40	-	40	_	50	_	ns	
Write Command Setup Time (Test Mode)	tWLREL	twrs	10	_	10	_	10	_	10	_	ns	
Write Command Hold Time (Test Mode)	^t RELWH	tWTH	10	_	10	_	10	_	10	_	ns	
Write to RAS Precharge Time (CAS Before RAS Refresh)	twhrel	tWRP	10	_	10	_	10	_	10	_	ns	
Write to RAS Hold Time (CAS Before RAS Refresh)	[†] RELWL	twrh	10	_	10	_	10	_	10	_	ns	


- Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA}.
 Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
 These parameters are referenced to CAS leading edge in early write cycles.
 t_{WCS} is not a restrictive operating parameter. It is included in the data sheet as an electrical characteristic only; if t_{WCS} ≥ t_{WCS} (min), the

- cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If this condition is not satisfied, the condition of the data out (at access time) is indeterminate.


READ CYCLE




EARLY WRITE CYCLE




FAST PAGE MODE READ CYCLE



FAST PAGE MODE EARLY WRITE CYCLE




RAS ONLY REFRESH CYCLE (W and A10 are Don't Care)




DQ (DATA OUT) VOH - HIGH Z


CAS BEFORE RAS REFRESH CYCLE (A0 to A10 are Don't Care)



HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (EARLY WRITE)



MOTOROLA MEMORY DATA

CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the module. During an extended inactive state (greater than 16 milliseconds with the device powered up), a wake up sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The eleven address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (\overline{RAS}) and column address strobe (\overline{CAS}), into two separate 11-bit address fields. A total of twenty two address bits, eleven rows and eleven columns, will decode one of the 4,194,304 word locations in the device. \overline{RAS} active transition is followed by \overline{CAS} active transition (active = V_{IL} , t_{RCD} minimum) for all read or write cycles. The delay between \overline{RAS} and \overline{CAS} active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external \overline{CAS} signal is ignored until an internal \overline{RAS} signal is available. This "gate" feature on the external \overline{CAS} clock enables the internal \overline{CAS} line as soon as the row address hold time (t_{RAH}) specification is met (and defines t_{RCD} minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the \overline{CAS} clock.

There are three other variations in addressing the module: RAS only refresh cycle, CAS before RAS refresh cycle, and page mode.

READ CYCLE

The DRAM may be read with either a "normal" random read cycle or a page mode read cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with \overline{RAS} and \overline{CAS} active transitions latching the desired bit location. The write (\overline{W}) input level must be high (V_{IH}) , t_{RCS} (minimum) before the \overline{CAS} active transition, to enable read mode.

Both the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window; however, $\overline{\text{CAS}}$ must be active before or at tRCD maximum to guarantee valid data out (DQ) at tRAC (access time from $\overline{\text{RAS}}$ active transition). If the tRCD maximum is exceeded, read access time is determined by the $\overline{\text{CAS}}$ clock active transition (tCAC).

The $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks must remain active for a minimum time of t_{RAS} and t_{CAS} respectively, to complete the read cycle. $\overline{\text{W}}$ must remain high throughout the cycle, and for time t_{RRH} or t_{RCH} after $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ inactive transition, respectively, to maintain the data at that bit location. Once $\overline{\text{RAS}}$ transitions to inactive, it must remain inactive for a minimum time of t_{RCH} to precharge the internal device circuitry for the next active cycle. $\overline{\text{DQ}}$ is valid, but not latched, as long as the $\overline{\text{CAS}}$ clock is

active. When the $\overline{\text{CAS}}$ clock transitions to inactive, the output will switch to High Z (three-state).

WRITE CYCLE

The user can write to the DRAM with either an early write or page mode early write cycle. Early write mode is discussed here, while page mode write operation is covered elsewhere.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of $\overline{\mathbb{W}}$ to active $(V_{|\underline{\mathsf{L}}})$. Early write mode is distinguished by the active transition of $\overline{\mathbb{W}}$, with respect to $\overline{\mathsf{CAS}}$. Minimum active time $\mathsf{t}_{\mathsf{RAS}}$ and $\mathsf{t}_{\mathsf{CAS}}$, and precharge time t_{RP} apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time t_{WCS} before \overline{CAS} active transition. Data in (DQ) is referenced to \overline{CAS} in an early write cycle. \overline{RAS} and \overline{CAS} clocks must stay active for t_{RWL} and t_{CWL} , respectively, after the start of the early write operation to complete the cycle.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 2048 column locations on a selected row of the module. Read access time in page mode (t_{CAC}) is typically half the regular RAS clock access time, t_{RAC} . Page mode operation consists of keeping RAS active while toggling CAS between V $_{IH}$ and V $_{IL}$. The row is latched by RAS active transition, while each CAS active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read or write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, \overline{CAS} transitions to inactive for minimum of tcp, while \overline{RAS} remains low (V_{[L)}. The second \overline{CAS} active transition while \overline{RAS} is low initiates the first page mode cycle (tpc). Either a read or write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed inconsecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by tpasp. Page mode operation is ended when \overline{RAS} transitions to inactive, coincident with or following \overline{CAS} inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the MCM94000A require refresh every 16 milliseconds, while refresh time for the MCM9L4000A is 128 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM94000A, and 124.8 microseconds for the MCM9L4000A. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 16 milliseconds on the MCM94000A and 128 milliseconds on the MCM94000A.

A normal read or write operation to the RAM will refresh all the bits associated with the particular row decoded. Three other methods of refresh, RAS-only refresh, CAS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

 \overline{RAS} -only refresh consists of \overline{RAS} transition to active, latching the row address to be refreshed, while \overline{CAS} remains high (V_{IH}) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CAS Before RAS Refresh

CAS before RAS refresh is enabled by bringing CAS active before RAS. This clock order actives an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle.

The output buffer remains at the same state it was in during the previous cycle (hidden refresh). \overline{W} must be inactive for time t_{WRP} before and time t_{WRH} after \overline{RAS} active transition to prevent switching the device into a **test mode cycle**.

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding \overline{CAS} active the end of a read or write cycle, while \overline{RAS} cycles inactive for t_{RP} and back to active, starts the hidden refresh. This is essentially the execution of a \overline{CAS} before \overline{RAS} refresh from a cycle in progress (see Figure 1). \overline{W} is subject to the same conditions with

respect to RAS active transition (to prevent test mode cycle) as in CAS before RAS refresh.

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a $\overline{\textbf{CAS}}$ before $\overline{\textbf{RAS}}$ refresh counter test. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 1024 cycles, as indicated by the check data written in each row. See $\overline{\textbf{CAS}}$ before $\overline{\textbf{RAS}}$ refresh counter test cycle timing diagram.

The test can be performed after a minimum of 8 CAS before RAS initialization cycles. Test procedure:

- 1. Write "0"s into all memory cells (normal write mode).
- Select a column address, and read "0" out of the cell by performing CAS before RAS refresh counter test, read cycle. Repeat this operation 1024 times.
- Select a column address, and write "1" into the cell by performing CAS before RAS refresh counter test, write cycle. Repeat this operation 1024 times.
- Read "1"s (normal read mode), which were written at step 3.
- 5. Repeat steps 1 to 4 using complement data.





Figure 1. Hidden Refresh Cycle

ORDERING INFORMATION (Order by Full Part Number)



MCM94000AS70 MCM94000L70 MCM94030LH70 MCM94000AS80 MCM94000L80 MCM94030LH80 MCM94000AS10 MCM94000L10 MCM94030LH10 MCM9L4000AS60 MCM9L4000L60 MCM9L4030LH60 MCM9L4000AS70 MCM9I 4000I 70 MCM9I 4030I H70 MCM9L4000AS80 MCM9L4000L80 MCM9L4030LH80 MCM9L4000AS10 MCM9L4000L10 MCM9L4030LH10

256K × 9 Bit Dynamic Random **Access Memory Module**

The MCM94256S is a 2.25M bit, dynamic random access memory (DRAM) module organized as 262.144 x 9 bits. The module is a 30-lead single-in-line memory module (SIMM) consisting of two MCM514256A DRAMs housed in 20/26 J-lead small outline packages (SOJ) and one CMOS 256K x 1 DRAM housed in an 18-lead PLCC package, mounted on a substrate along with a 0.22 µF (min) decoupling capacitor mounted adjacent to each DRAM. The MCM514256A is a 1.0μ CMOS high speed, dynamic random access memory organized as 262,144 four-bit words and fabricated with CMOS silicon-gate process technology.


- · Three-State Data Output
- · Early-Write Common I/O Capability
- · Fast Page Mode Capability
- · TTL-Compatible Inputs and Outputs
- RAS Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 512 Cycle Refresh: MCM94256 = 8 ms (Max)
- . Consists of Two 256K x 4 DRAMs, One 256K x 1 DRAM, and Three 0.22 µF (Min) Decoupling Capacitors
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (tRAC): MCM94256S-70 = 70 ns (Max)MCM94256S-80 = 80 ns (Max)MCM94256S-10 = 100 ns (Max)
- · Low Active Power Dissipation:


MCM94256S-70 = 1.32 W (Max)

MCM94256S-80 = 1.16 W (Max)MCM94256S-10 = 1.05 W (Max)

- Low Standby Power Dissipation: TTL Levels = 33 mW (Max) CMOS Levels = 16.5 mW (Max)
- CAS Control for Eight Common I/O Lines
- CAS Control for Separate I/O Pair

MCM94256






(18)

(19) (20) (21) (22) (23) (24) (25) (26) (27)


(28)

(29)

VSS DQ6 NC DQ7 Q8 RAS CAS8 D8



FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	−1 to +7	٧
Voltage Relative to V _{SS} for Any Pin Except V _{CC}	V _{in} , V _{out}	-1 to +7	٧
Data Out Current per DQ Pin	l _{out}	50	mA
Power Dissipation	PD	1.8	W
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T _{stg}	-25 to +125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧	1
	V _{SS}	0	0	0		
Logic High Voltage, All Inputs	VIН	2.4	_	6.5	٧	1
Logic Low Voltage, All Inputs	VIL	-1.0	_	0.8	V	1

DC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current MCM94256-70, t _{RC} = 130 ns MCM94256-80, t _{RC} = 150 ns MCM94256-10, t _{RC} = 180 ns	lcc1		225 195 165	mA	2
V _{CC} Power Supply Current (Standby) (RAS = CAS = V _{IH})	ICC2	_	6	mA	
V_{CC} Power Supply Current During $\overline{\rm RAS}$ only Refresh Cycle MCM94256-70, $t_{\rm RC}$ = 130 ns MCM94256-80, $t_{\rm RC}$ = 150 ns MCM94256-10, $t_{\rm RC}$ = 180 ns	lcc3	=	225 195 165	mA	2
V_{CC} Power Supply Current During Fast Page Mode Cycle MCM94256-70, t_{PC} = 40 ns MCM94256-80, t_{PC} = 45 ns MCM94256-10, t_{PC} = 55 ns	ICC4	=	160 135 110	mA	2, 4
V _{CC} Power Supply Current (Standby) (RAS = CAS = V _{CC} - 0.2 V)	I _{CC5}	_	3	mA	
V_{CC} Power Supply Current During $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle MCM94256-70, t_{RC} = 130 ns MCM94256-80, t_{RC} = 150 ns MCM94256-10, t_{RC} = 180 ns	ICC6	_ _ _	225 195 165	mA	2
Input Leakage Current (V _{SS} ≤ V _{in} ≤ V _{CC})	llkg(l)	-30	30	μА	
Output Leakage Current (CAS at Logic 1, V _{SS} ≤ V _{in} ≤ V _{CC})	llkg(O)	-10	10	μА	
Output High Voltage ($I_{OH} = -5 \text{ mA}$)	Voн	2.4	_	٧	
Output Low Voltage (I _{OL} = 4.2 mA)	V _{OL}		0.4	٧	

$\textbf{CAPACITANCE} \text{ (f = 1.0 MHz, } T_{A} = 25^{\circ}\text{C}, V_{CC} = 5 \text{ V, Periodically Sampled Rather Than 100\% Tested)}$

Parame	eter	Symbol	Max	Unit	Notes
Input Capacitance	A0-A8, W, CAS, RAS	C _{in}	30	pF	3
	D8, CAS8		17		1
Input/Output Capacitance	DQ0-DQ7	C _{I/O}	17	pF	3
Output Capacitance	Q8	Cout	17	pF	3

- All voltages referenced to V_{SS}.
 Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
 Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: C = I∆t/∆V.
- 4. Measured with one address transition per page mode cycle.

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted

READ AND WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Syn	nbol	мсмя	4256–70	MCMS	4256-80	MCM9	4256-10		
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	^t RELREL	^t RC	130	_	150	_	180	_	ns	5
Page Mode Cycle Time	^t CELCEL	tPC	40	_	45	_	55	_	ns	
Access Time from RAS	†RELQV	tRAC	_	70	_	80	_	100	ns	6, 7
Access Time from CAS	^t CELQV	tCAC	_	20	_	20	_	25	ns	6, 8
Access Time from Column Address	†AVQV	t _{AA}	_	35	_	40	_	50	ns	6, 9
Access Time from Precharge CAS	†CEHQV	^t CPA	_	35	_	40	_	50	ns	6
CAS to Output in Low-Z	^t CELQX	^t CLZ	0	_	0	_	0	_	ns	6
Output Buffer and Turn-Off Delay	^t CEHQZ	^t OFF	0	20	0	20	0	20	ns	10
Transition Time (Rise and Fall)	tŢ	tΤ	3	50	3	50	3	50	ns	
RAS Precharge Time	†REHREL	tRP	50	_	60		70	_	ns	
RAS Pulse Width	†RELREH	†RAS	70	10,000	80	10,000	100	10,000	ns	
RAS Pulse Width (Fast Page Mode)	†RELREH	tRASP	70	100,000	80	100,000	100	100,000	ns	
RAS Hold Time	†CELREH	^t RSH	20	_	20	_	25		ns	
CAS Hold Time	†RELCEH	^t CSH	70	_	80	_	100	_	ns	
CAS Pulse Width	†CELCEH	tCAS	20	10,000	20	10,000	25	10,000	ns	
RAS to CAS Delay Time	†RELCEL	tRCD	20	50	20	60	25	75	ns	11
RAS to Column Address Delay Time	†RELAV	†RAD	15	35	15	40	20	50	ns	12
CAS to RAS Precharge Time	†CEHREL	tCRP	5	_	5	_	10	_	ns	
CAS Precharge Time (Page Mode Cycle Only)	[†] CEHCEL	tCP	10	_	10	_	10		ns	
Row Address Setup Time	†AVREL	†ASR	0	_	0	_	0	_	ns	
Row Address Hold Time	†RELAX	^t RAH	10	_	10	_	15	_	ns	
Column Address Setup Time	†AVCEL	tASC	0	_	0	_	0	_	ns	
Column Address Hold Time	†CELAX	^t CAH	15	_	15	_	20	_	ns	
Column Address Hold Time Referenced to RAS	[†] RELAX	^t AR	55	_	60	_	75	_	ns	
Column Address to RAS Lead Time	^t AVREH	^t RAL	35		40		50		ns	

(continued)

- 1. VIH min and VIL max are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner. 4. AC measurements t_T = 5.0 ns.
- The specification for t_{RC} (min) is only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is
- 6. Measured with a current load equivalent to 2 TTL ($-200 \,\mu\text{A}$, $+4 \,\text{mA}$) loads and 100 pF with the data output trip points set at $V_{OH} = 2.0 \,\text{V}$ and $V_{OL} = 0.8 V.$
- 7. Assumes that $t_{RCD} \le t_{RCD}$ (max).
- 8. Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- Assumes that t_{RAD} ≥ t_{RAD} (max).
 t_{OFF} (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- $11. \ \ \, \text{Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than t_{RCD} (max) is greater than$ than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- 12. Operation within the t_{RAD} (max) limit ensures that t_{RAD} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max), then access time is controlled by t_{AA}.


READ AND WRITE CYCLES (Continued)

	Sym	bol	MCMS	4256-70	MCMS	4256-80	MCMS	425610		
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Command Setup Time	tWHCEL	tRCS	0	_	0	_	0	_	ns	
Read Command Hold Time Referenced to CAS	tCEHWX	tRCH	0	_	0	_	0		ns	13
Read Command Hold Time Referenced to RAS	tREHWX	tRRH	0	_	0	_	0	_	ns	13
Write Command Hold Time Referenced to CAS	^t CELWH	tWCH	15	_	15	_	20	_	ns	
Write Command Hold Time Reference to RAS	^t RELWH	twcr	55	_	60	_	75	_	ns	
Write Command Pulse Width	tWLWH	tWP	15	_	15		20		ns	
Write Command to RAS Lead Time	twlreh	tRWL	20	_	20	_	25	_	ns	
Write Command to CAS Lead Time	tWLCEH	tCWL	20	_	20	_	25		ns	
Data in Setup Time	†DVCEL	t _{DS}	0	_	0	_	0		ns	14
Data in Hold Time	†CELDX	t _{DH}	15	_	15	_	20	_	ns	14
Data in Hold Time Referenced to RAS	†RELDX	tDHR	55	_	60	_	75	_	ns	
Refresh Period	†RVRV	tRFSH	_	8	_	8	_	8	ms	
Write Command Setup Time	tWLCEL	twcs	0	_	0	_	0	_	ns	15
CAS Setup Time for CAS Before RAS Refresh	[†] RELCEL	tCSR	10	_	10	_	10	_	ns	
CAS Hold Time for CAS Before RAS Refresh	†RELCEH	tCHR	30	_	30		30	_	ns	
CAS Precharge to CAS Active Time	†REHCEL	tRPC	0	_	0	_	0	_	ns	
CAS Precharge Time for CAS Before RAS Counter Test	†CEHCEL	[‡] CPT	40	_	40	_	50	_	ns	
CAS Precharge Time	†CEHCEL	^t CPN	10	_	10	_	15	_	ns	
Fast Page Mode Cycle Time	†CELCELP	tPCP	45	_	45	_	55	_	ns	16
Output Buffer and Turn-Off Delay	^t CEHQZP	tOFFP	0	25	0	25	0	25	ns	10, 16
Access Time from Precharge CAS	^t CEHQVP	^t CPAP	_	45	_	45	Γ-	50	ns	6, 16


- 13. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
 14. These parameters are reference to CAS leading edge in random write cycles.
 15. t_{WCS} is not a restrictive operating parameter. It is included in the data sheet as an electrical characteristic only; if t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If this condition is not satisfied, the condition of the data out (at access time) is indeterminate.

 16. This parameter applies to the parity bit only.


READ CYCLE




EARLY WRITE CYCLE




FAST PAGE MODE READ CYCLE




FAST PAGE MODE WRITE CYCLE (EARLY WRITE)




RAS ONLY REFRESH CYCLE (W and A8 are Don't Care)




CAS BEFORE RAS REFRESH CYCLE (W And A0 to A8 are Don't Care)




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This is to be followed by a minimum of eight active cycles of the row address strobe (\overline{RAS}) to initialize all dynamic nodes within the module. During an extended inactive state (greater than 8 milliseconds with the device powered up), a wake up sequence of eight active cycles is necessary to assure proper operation.

ADDRESSING THE RAM

The nine address pins on the device are time multiplexed at the beginning of the memory cycle by two clocks row address strobe ($\overline{\text{RAS}}$) and column address strobe ($\overline{\text{CAS}}$), into two separate 9-bit address fields. A total of eighteen address bits, nine rows and nine columns, will decode one of the 262,144 word locations in the device. $\overline{\text{RAS}}$ active transition is followed by $\overline{\text{CAS}}$ active transition (active = V_{IL} , t_{RCD} minimum) for all read or write cycles. The delay between $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external \overline{CAS} signal is ignored until an internal \overline{RAS} signal is available. This gate feature on the external \overline{CAS} clock enables the internal \overline{CAS} line as soon as the row address hold time (tpAH) specification is met (and defines tpCD minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the \overline{CAS} clock.

There are two other variations in addressing the module:

RAS only refresh cycle and CAS before RAS refresh
cycle. Both are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with either a normal random read cycle or a page mode read cycle. The normal read cycle is outlined here, while the page mode cycle is discussed in a separate section.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with \overline{RAS} and \overline{CAS} active transitions latching the desired bit location. The write (\overline{W}) input level must be high (V_{IH}) , t_{RCS} (minimum) before the \overline{CAS} active transition, to enable read mode.

Both the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. $\overline{\text{CAS}}$ controls read access time: $\overline{\text{CAS}}$ must be active before or at tRCD maximum to guarantee valid data out (DQ) at tRAC (access time from $\overline{\text{RAS}}$ active transition). If the tRCD maximum is exceeded, read access time is determined by the $\overline{\text{CAS}}$ clock active transition (tCAC).

The RAS and CAS clocks must remain active for a minimum time fo t_{RAS} and t_{CAS} , respectively, to complete the read cycle. \overline{W} must remain high throughout the cycle, and for time t_{RRH} or t_{RCH} after \overline{RAS} or \overline{CAS} inactive transition, respectively, to maintain the data at that bit location. Once

 $\overline{\text{RAS}}$ transitions to inactive, it must remain inactive for a minimum time of $t_{\overline{\text{RP}}}$ to precharge the internal device circuitry for the next active cycle. DQ is valid, but not latched, as long as the $\overline{\text{CAS}}$ clock is active. When the $\overline{\text{CAS}}$ clock transitions it inactive, the output will switch to High Z, $t_{\overline{\text{OFF}}}$ after inactive transition.

WRITE CYCLE

The DRAM may be written with either an early write or page mode early write cycle. Early write mode is discussed here, while the page mode write operation is covered in another section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of \overline{W} to active $(V_{||})$. Early write mode is distinguished by the active transition of \overline{W} , with respect to \overline{CAS} . Minimum active time t_{RAS} and t_{CAS} , and precharge time t_{RP} apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time t_{WCS} before \overline{CAS} active transition. Data In (DQ) is referenced to \overline{CAS} in an early write cycle. \overline{RAS} and \overline{CAS} clocks must stay active for t_{RWL} and t_{CWL} , respectively, after the start of the early write operation to complete the cycle.

PAGE-MODE CYCLES

Page mode allows fast successive data operations at all 512 column locations on a selected row of the module. Read access time in page mode (t_{CAC}) is typically half the regular \overline{RAS} clock access time, t_{RAC} . Page mode operation consists of keeping \overline{RAS} active while toggling \overline{CAS} between V_{IH} and V_{IL} . The row is latched by \overline{RAS} active transition, while each \overline{CAS} active transition allows selection of a new column location on the row.

The page mode cycle is initiated by a normal read or write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, \overline{CAS} transitions to inactive for minimum t_{CP} , while \overline{RAS} remains low (V_{IL}). The second \overline{CAS} active transition while \overline{RAS} is low initiates the first page mode cycle (tp_C). Either a read or write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by tpASP. Page mode operation is ended when \overline{RAS} transitions to inactive, coincident with or following \overline{CAS} inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge degrades with time and temperature, thus each bit must be periodically refreshed (recharged) to maintain the correct bit state. Bits in the MCM94256 require refresh every 8 milliseconds, while refresh time for the MCM9L4256 is 64 milliseconds.

Refresh is accomplished by cycling through the 512 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is

addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM94256, and 124.8 microseconds for the MCM9L4256. Burst refresh, a refresh of all 512 rows consecutively, must be performed every 8 milliseconds on the MCM94256 and 64 milliseconds on the MCM94256.

A normal read or write operation to the RAM will refresh all the bits associated with the particular row decoded. Three other methods of refresh, RAS only refresh, CAS before RAS refresh, and Hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

 \overline{RAS} -only refresh consists of \overline{RAS} transition to active, latching the row address to be refreshed, while \overline{CAS} remains high (V_{IH}) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit

CAS Before RAS Refresh

CAS before RAS refresh is enabled by bringing CAS active before RAS. This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh).

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding $\overline{\text{CAS}}$ active at the

end of a read or write cycle, while \overline{RAS} cycles inactive for t_{RP} and back to active, starts the hidden refresh. This is essentially the execution of a \overline{CAS} before \overline{RAS} refresh from a cycle in progress (see Figure 1).

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a CAS before RAS refresh counter test. This refresh counter test is performed with read and write operations. During this test, the internal refresh counter generates the row address, while the external address input supplies the column address. The entire array is refreshed after 512 test cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed only after a minimum of 8 CAS before RAS initialization cycles. The test procedure is as follows:

- 1. Write "0"s into all memory cells (normal write mode).
- Select a column address, and read "0" out of the cell by performing CAS before RAS refresh counter test, read cycle. Repeat this operation 512 times.
- Select a column address, and write "1" into the cell by performing CAS and RAS refresh counter test, write cycle. Repeat this operation 512 times.
- Read "1"s (normal read mode), which were written at step 3.
- 5. Repeat steps 1 to 4 using complement data.





Figure 1. Hidden Refresh Cycle

ORDERING INFORMATION (Order by Full Part Number)



MOTOROLA MEMORY DATA

MCM94256S10

256K × 9 Bit Dynamic Random **Access Memory Module**

The MCM94256AS is a 2.25M bit, dynamic random access memory (DRAM) module organized as 262.144 x 9 bits. The module is a 30-lead single-in-line memory module (SIMM) consisting of two MCM514256A DRAMs housed in 20/26 J-lead small outline packages (SOJ) and one MCM5110004 1M x 1 DRAM, mounted on a substrate along with a 0.22 µF (min) decoupling capacitor mounted adjacent to each DRAM. The MCM514256A is a 1.0μ CMOS high speed, dynamic random access memory organized as 262,144 four-bit words and fabricated with CMOS silicon-gate process technology.

- · Three-State Data Output
- Early-Write Common I/O Capability
- · Fast Page Mode Capability
- TTL-Compatible Inputs and Outputs
- RAS Only Refresh
- CAS Before RAS Refresh
- · Hidden Refresh
- 512 Cycle Refresh: MCM94256A = 8 ms (Max)
- Consists of Two 256K x 4 DRAMs, One 1M x 1 DRAM, and Three 0.22 µF (Min) Decoupling Capacitors
- . Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (tRAC):

MCM94256AS-70 = 70 ns (Max)

MCM94256AS-80 = 80 ns (Max)

MCM94256AS-10 = 100 ns (Max)

· Low Active Power Dissipation:

MCM94256AS-70 = 1.32 W (Max)

MCM94256AS-80 = 1.16 W (Max)


MCM94256AS-10 = 0.99 W (Max)


Low Standby Power Dissipation:

TTL Levels = 33 mW (Max) CMOS Levels = 16.5 mW (Max)

- CAS Control for Eight Common I/O Lines
- CAS Control for Separate I/O Pair


MCM94256A





PIN NAMES A0-A8 ... Address Inputs
DQ0-DQ7 Data Input/Output D8 Data Input Data Output
Column Address Strobe CAS COlumn Address Strobe
Row Address Strobe RAS Row Address Strobe Read/Write Input Power (+5 V) VSS Ground
NC No Connection

FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	-1 to +7	٧
Voltage Relative to V _{SS} for Any Pin Except V _{CC}	V _{in} , V _{out}	-1 to +7	٧
Data Out Current per DQ Pin	lout	50	mA
Power Dissipation	PD	1.8	W
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T _{sta}	-25 to +125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.
Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS.
Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V	1
	V _{SS}	0	0	0		
Logic High Voltage, All Inputs	V _{IH}	2.4	_	6.5	V	1
Logic Low Voltage, All Inputs	V _{IL}	-1.0	_	0.8	V	1

DC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current MCM94256A-70, t _{RC} = 130 ns MCM94256A-80, t _{RC} = 150 ns MCM94256A-10, t _{RC} = 180 ns	ICC1	_	240 210 180	mA	2
V _{CC} Power Supply Current (Standby) (RAS = CAS = V _{IH})	I _{CC2}	_	6	mA	
V_{CC} Power Supply Current During \overline{RAS} only Refresh Cycle MCM94256A-70, t_{RC} = 130 ns MCM94256A-80, t_{RC} = 150 ns MCM94256A-10, t_{RC} = 180 ns	ICC3		240 210 180	mA	2
V_{CC} Power Supply Current During Fast Page Mode Cycle MCM94256A-70, t_{PC} = 40 ns MCM94256A-80, t_{PC} = 45 ns MCM94256A-10, t_{PC} = 55 ns	ICC4		180 150 120	mA	2, 3
V _{CC} Power Supply Current (Standby) (\$\overline{RAS}\$ = \$\overline{CAS}\$ = V _{CC} - 0.2 V)	I _{CC5}	_	3	mA	
V_{CC} Power Supply Current During \overline{CAS} Before \overline{RAS} Refresh Cycle MCM94256A-70, t_{RC} = 130 ns MCM94256A-80, t_{RC} = 150 ns MCM94256A-10, t_{RC} = 180 ns	ICC6		240 210 180	mA	2
Input Leakage Current (V _{SS} ≤ V _{in} ≤ V _{CC})	likg(I)	-30	30	μА	
Output Leakage Current (\overline{CAS} at Logic 1, $V_{SS} \le V_{in} \le V_{CC}$)	l _{lkg(O)}	-10	10	μА	
Output High Voltage (I _{OH} = -5 mA)	V _{ОН}	2.4		٧	
Output Low Voltage (I _{OL} = 4.2 mA)	V _{OL}		0.4	٧	

$\textbf{CAPACITANCE} \text{ (f = 1.0 MHz, T}_{A} = 25^{\circ}\text{C, V}_{CC} = 5 \text{ V, Periodically Sampled Rather Than 100\% Tested)}$

Parameter		Symbol	Max	Unit	Notes
Input Capacitance	A0-A8, W, CAS, RAS	C _{in}	31	pF	4
	D8, CAS8		17		
Input/Output Capacitance	DQ0-DQ7	C _{I/O}	17	pF	4
Output Capacitance	Q8	Cout	17	pF	4

- All voltages referenced to V_{SS}.
 Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
- 3. Measured with one address transition per page mode cycle.
- 4. Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: $C = I\Delta t/\Delta V$.

AC OPERATING CONDITIONS AND CHARACTERISTICS

(VCC = 5.0 V \pm 10%, TA = 0 to 70°C, Unless Otherwise Noted

READ AND WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Symbol N		MCM94256A-70		MCM94256A-80		MCM94256A-10			
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	†RELREL	^t RC	130	_	150	_	180		ns	5
Page Mode Cycle Time	^t CELCEL	tPC	40	_	45	_	55		ns	
Access Time from RAS	^t RELQV	†RAC	_	70		80	_	100	ns	6, 7
Access Time from CAS	^t CELQV	†CAC		20		20	_	25	ns	6, 8
Access Time from Column Address	tAVQV	t _{AA}		35		40	-	50	ns	6, 9
Access Time from Precharge CAS	^t CEHQV	^t CPA	_	35	_	40	_	50	ns	6
CAS to Output in Low-Z	^t CELQX	^t CLZ	0	_	0	_	0	_	ns	6
Output Buffer and Turn-Off Delay	^t CEHQZ	^t OFF	0	20	0	20	0	20	ns	10
Transition Time (Rise and Fall)	tŢ	tŢ	3	50	3	50	3	50	ns	
RAS Precharge Time	^t REHREL	tRP	50	_	60	_	70	_	ns	
RAS Pulse Width	^t RELREH	†RAS	70	10,000	80	10,000	100	10,000	ns	
RAS Pulse Width (Fast Page Mode)	^t RELREH	t _{RASP}	70	100,000	80	100,000	100	100,000	ns	
RAS Hold Time	^t CELREH	^t RSH	20	_	20	_	25	_	ns	
CAS Hold Time	^t RELCEH	t _{CSH}	70	_	80	_	100	_	ns	
CAS Pulse Width	^t CELCEH	tCAS	20	10,000	20	10,000	25	10,000	ns	
RAS to CAS Delay Time	^t RELCEL	tRCD	20	50	20	60	25	75	ns	11
RAS to Column Address Delay Time	†RELAV	^t RAD	15	35	15	40	20	50	ns	12
CAS to RAS Precharge Time	†CEHREL	tCRP	5		5	_	10	_	ns	
CAS Precharge Time (Page Mode Cycle Only)	[†] CEHCEL	tCP	10	_	10	_	10		ns	
Row Address Setup Time	†AVREL	†ASR	0	_	0	_	0	_	ns	
Row Address Hold Time	t _{RELAX}	^t RAH	10	_	10	_	15		ns	
Column Address Setup Time	tAVCEL	tASC	0	_	0	_	0	_	ns	
Column Address Hold Time	†CELAX	^t CAH	15		15	_	20	_	ns	
Column Address Hold Time Referenced to RAS	^t RELAX	t _{AR}	55	_	60		75	_	ns	
Column Address to RAS Lead Time	†AVREH	^t RAL	36		40	_	50	_	ns	

(continued)


- 1. V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- 4. AC measurements $t_T = 5.0$ ns.
- The specification for t_{RC} (min) is used only to indicate cycle time at which proper operation over the full temperature range (0°C≤T_A≤70°C) is assured.
- 6. Measured with a current load equivalent to 2 TTL ($-200 \,\mu\text{A}$, +4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- 7. Assumes that $t_{RCD} \le t_{RCD}$ (max).
- 8. Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- 9. Assumes that $t_{RAD} \ge t_{RAD}$ (max).
- 10. toff (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- Operation within the t_{RAD} (max) limit ensures that t_{RAD} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max), then access time is controlled by t_{AA}.

READ AND WRITE CYCLES (Continued)


	Sym	bol	мсм94	1256A-70	МСМ94	1256A-80	мсм94	1256A-10		
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Command Setup Time	tWHCEL	tRCS	0	_	0	_	0	_	ns	
Read Command Hold Time Referenced to CAS	tCEHWX	^t RCH	0	_	0	_	0	_	ns	13
Read Command Hold Time Referenced to RAS	^t REHWX	tRRH	0	_	0	_	0	_	ns	13
Write Command Hold Time Referenced to CAS	tCELWH	twcH	15	_	15	_	20	_	ns	
Write Command Hold Time Reference to RAS	tRELWH	twcr	55	_	60	_	75	_	ns	
Write Command Pulse Width	tWLWH	twp	15	_	15		20	_	ns	
Write Command to RAS Lead Time	twlreh	tRWL	20	_	20	_	25	_	ns	
Write Command to CAS Lead Time	tWLCEH	tCWL	20		20	_	25	_	ns	
Data in Setup Time	†DVCEL	tDS	0	_	0	_	0		ns	14, 15
Data in Hold Time	^t CELDX	^t DH	15	_	15	_	20	_	ns	14, 15
Data in Hold Time Referenced to RAS	t _{RELDX}	t _{DHR}	55	_	60		75		ns	
Refresh Period	tRVRV	^t RFSH	_	8	_	8	_	8	ms	
Write Command Setup Time	tWLCEL	twcs	0	_	0	_	0	_	ns	15, 16
CAS Setup Time for CAS Before RAS Refresh	[†] RELCEL	^t CSR	10	_	10	_	10	_	ns	
CAS Hold Time for CAS Before RAS Refresh	^t RELCEH	tCHR	30	_	30	_	30	_	ns	
CAS Precharge to CAS Active Time	^t REHCEL	tRPC	0	_	0	_	0	_	ns	
CAS Precharge Time for CAS Before RAS Counter Test	[†] CEHCEL	^t CPT	40	_	40	_	50	_	ns	
CAS Precharge Time	[†] CEHCEL	t _{CPN}	10	_	10	_	15		ns	

- Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
 These parameters are reference to CAS leading edge in random write cycles.
- 15. Early write only (twos ≥ twos (min)).
 16. twos is not a restrictive operating parameter. It is included in the data sheet as an electrical characteristic only; if twos ≥ twos (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If this condition is not satisfied, the condition of the data out (at access time) is indeterminate.


READ CYCLE




EARLY WRITE CYCLE




FAST PAGE MODE READ CYCLE




FAST PAGE MODE WRITE CYCLE (EARLY WRITE)




RAS ONLY REFRESH CYCLE (W and A8 are Don't Care)




CAS BEFORE RAS REFRESH CYCLE (W And A0 to A8 are Don't Care)




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This is to be followed by a minimum of eight active cycles of the row address strobe (\overline{RAS}) to initialize all dynamic nodes within the module. During an extended inactive state (greater than 8 milliseconds with the device powered up), a wake up sequence of eight active cycles is necessary to assure proper operation.

ADDRESSING THE RAM

The nine address pins on the device are time multiplexed at the beginning of the memory cycle by two clocks row address strobe (\overline{RAS}) and column address strobe (\overline{CAS}), into two separate 9-bit address fields. A total of eighteen address bits, nine rows and nine columns, will decode one of the 262,144 word locations in the device. \overline{RAS} active transition is followed by \overline{CAS} active transition (active = V_{IL} , t_{RCD} minimum) for all read or write cycles. The delay between \overline{RAS} and \overline{CAS} active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external \overline{CAS} signal is ignored until an internal \overline{RAS} signal is available. This gate feature on the external \overline{CAS} clock enables the internal \overline{CAS} line as soon as the row address hold time (t_{RAH}) specification is met (and defines t_{RCD} minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the \overline{CAS} clock.

There are two other variations in addressing the module:

RAS only refresh cycle and CAS before RAS refresh
cycle. Both are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with either a normal random read cycle or a page mode read cycle. The normal read cycle is outlined here, while the page mode cycle is discussed in a separate section.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ active transitions latching the desired bit location. The write (\overline{W}) input level must be high (V_{IH}) , t_{RCS} (minimum) before the $\overline{\text{CAS}}$ active transition, to enable read mode.

Both the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. $\overline{\text{CAS}}$ controls read access time: $\overline{\text{CAS}}$ must be active before or at tracp maximum to guarantee valid data out (DQ) at trace (access time from $\overline{\text{RAS}}$ active transition). If the trace $\overline{\text{CAS}}$ must be access time is exceeded, read access time is determined by the $\overline{\text{CAS}}$ clock active transition (trace).

The \overline{RAS} and \overline{CAS} clocks must remain active for a minimum time fo t_{RAS} and t_{CAS} , respectively, to complete the read cycle. \overline{W} must remain high throughout the cycle, and for time t_{RRH} or t_{RCH} after \overline{RAS} or \overline{CAS} inactive transition, respectively, to maintain the data at that bit location. Once

 $\overline{\text{RAS}}$ transitions to inactive, it must remain inactive for a minimum time of t_{RP} to precharge the internal device circuitry for the next active cycle. DQ is valid, but not latched, as long as the $\overline{\text{CAS}}$ clock is active. When the $\overline{\text{CAS}}$ clock transitions it inactive, the output will switch to High Z, t_{OFF} after inactive transition.

WRITE CYCLE

The DRAM may be written with either an early write or page mode early write cycle. Early write mode is discussed here, while the page mode write operation is covered in another section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of \overline{W} to active (V_{IL}) . Early write mode is distinguished by the active transition of \overline{W} , with respect to \overline{CAS} . Minimum active time t_{RAS} and t_{CAS} , and precharge time t_{RP} apply to write mode, as in the read mode

An early write cycle is characterized by \overline{W} active transition at minimum time t_{WCS} before \overline{CAS} active transition. Data In (DQ) is referenced to \overline{CAS} in an early write cycle. \overline{RAS} and \overline{CAS} clocks must stay active for t_{RWL} and t_{CWL} , respectively, after the start of the early write operation to complete the cycle.

PAGE-MODE CYCLES

Page mode allows fast successive data operations at all 512 column locations on a selected row of the module. Read access time in page mode (t_{CAC}) is typically half the regular RAS clock access time, t_{RAC} . Page mode operation consists of keeping RAS active while toggling CAS between v_{IH} and v_{IL} . The row is latched by RAS active transition, while each CAS active transition allows selection of a new column location on the row.

The page mode cycle is initiated by a normal read or write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, \overline{CAS} transitions to inactive for minimum tcp, while \overline{RAS} remains low (V_{IL}). The second \overline{CAS} active transition while \overline{RAS} is low initiates the first page mode cycle (tpc). Either a read or write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by tpasp. Page mode operation is ended when \overline{RAS} transitions to inactive, coincident with or following \overline{CAS} inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge degrades with time and temperature, thus each bit must be periodically refreshed (recharged) to maintain the correct bit state. Bits in the MCM94256A require refresh every 8 milliseconds.

Refresh is accomplished by cycling through the 512 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every

15.6 microseconds for the MCM94256A. Burst refresh, a refresh of all 512 rows consecutively, must be performed every 8 milliseconds.

A normal read or write operation to the RAM will refresh all the bits associated with the particular row decoded. Three other methods of refresh, RAS only refresh, CAS before RAS refresh, and Hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

RAS-only refresh consists of RAS transition to active, latching the row address to be refreshed, while \overline{CAS} remains high (V_{IH}) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit

CAS Before RAS Refresh

 $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh is enabled by bringing $\overline{\text{CAS}}$ active before $\overline{\text{RAS}}$. This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh).

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding CAS active at the

end of a read or write cycle, while \overline{RAS} cycles inactive for t_{RP} and back to active, starts the hidden refresh. This is essentially the execution of a \overline{CAS} before \overline{RAS} refresh from a cycle in progress (see Figure 1).

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a CAS before RAS refresh counter test. This refresh counter test is performed with read and write operations. During this test, the internal refresh counter generates the row address, while the external address input supplies the column address. The entire array is refreshed after 512 test cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed only after a minimum of 8 CAS before RAS initialization cycles. The test procedure is as follows:

- 1. Write "0"s into all memory cells (normal write mode).
- Select a column address, and read "0" out of the cell by performing CAS before RAS refresh counter test, read cycle. Repeat this operation 512 times.
- Select a column address, and write "1" into the cell by performing CAS and RAS refresh counter test, write cycle. Repeat this operation 512 times.
- Read "1"s (normal read mode), which were written at step 3.
- 5. Repeat steps 1 to 4 using complement data.





Figure 1. Hidden Refresh Cycle

ORDERING INFORMATION (Order by Full Part Number)



General MOS Static RAMs 4

4

Fast 16K Bit Static RAM


The MCM2018A is a 16,384 bit static random access memory organized as 2048 words by 8 bits, fabricated using Motorola's high-performance silicon-gate MOS (HMOS) technology. It uses an innovative design approach which combines the ease-of-use features of fully static operation (no external clocks or timing strobes required) with the reduced standby power dissipation associated with clocked memories. To the user this means low standby power dissipation without the need for address setup and hold times, nor reduced data rates due to cycle times that are longer than access times. Perfect for cache and sub-100 ns buffer memory systems, this high speed static RAM is intended for applications that demand superior performance and reliability.

Chip enable (\overline{E}) controls the power-down feature. It is not a clock but rather a chip control that affects power consumption. In less than a cycle time after \overline{E} goes high, the part automatically reduces its power requirements and remains in this low-power standby mode as long as \overline{E} remains high. This feature provides significant system-level power savings.


The MCM2018A is in a 24-pin dual-in-line 300 mil wide package with the industry standard JEDEC approved pinout.


- Single +5 V Operation, ±10%
- Fully Static: No Clock or Timing Strobe Required
- Fast Access Time: MCM2018A-35 = 35 ns (Maximum)
 MCM2018A-45 = 45 ns (Maximum)
- Power Supply Current: 135 mA Maximum (Active)
 20 mA Maximum (Standby)
- Three-State Output

BLOCK DIAGRAM



MCM2018A





PIN NAMES							
	Address Input						
	Data Input/Output						
₩	Write Enable						
	Output Enable						
	Chip Enable						
	+5 V Power Supply						
V _{SS}	Ground						

MODE SELECTION

Mode	Ē	G	w	V _{CC} Current	DΩ
Standby	Н	х	х	ISB	High Z
Read	L	L	Н	Icc	Q
Write Cycle	L	х	L	Icc	D

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	-0.5 to +7.0	٧
Voltage on Any Pin With Respect to VSS	V _{in} , V _{out}	-0.5 to +7.0	V
DC Output Current	lout	± 20	mA
Power Dissipation	PD	1.1	Watt
Temperature Under Bias	T _{bias}	- 10 to +80	°C
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC}=5.0 V \pm 10%, T_A=0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
	VSS	0	0	0	٧
Input Voltage	VIH	2.0	3.0	6.0	٧
	VIL	-0.5*	0	0.8	٧

^{*}The device will withstand undershoots to the -2.5 volt level with a maximum pulse width of 50 ns. This is periodically sampled rather than 100% tested.

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (V _{CC} = 5.5 V, V _{in} = GND to V _{CC})	l _{lkg(I)}	- 1.0	1.0	μА
Output Leakage Current ($\overline{E} = V_{IH}$ or $\overline{G} = V_{IH}$, $V_{I/O} = GND$ to V_{CC})	l _{lkg} (0)	- 1.0	1.0	μА
Operating Power Supply Current (E=V _{IL} , I _{I/O} =0 mA)	lcc	-	135	mA
Standby Power Supply Current (E=V _{IH})	ISB	_	20	mA
Output Low Voltage (I _{OL} =8.0 mA)	V _{OL}	_	0.4	٧
Output High Voltage (IOH = -4.0 mA)	Voн	2.4	_	V

$\textbf{CAPACITANCE} \text{ (f = 1.0 MHz, } T_{\c A} = 25^{\circ}\text{C, Periodically Sampled Rather Than 100\% Tested)}$

Characteristic		Symbol	Тур	Max	Unit
Input Capacitance	All Inputs Except E and DQ E	C _{in}	3 5	5 7	pF
I/O Capacitance	DQ	C _{1/O}	5	7	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS


(V_{CC}=5 V \pm 10%, T_A=0 to +70°C, Unless Otherwise Noted)

READ CYCLE (See Note 1)

B	Syn	nbol	мсм2	018A-35	мсм2	018A-45	Units	Notes
Parameter	Standard	Alternate	Min	Max	Min	Max	Units	Notes
Address Valid to Address Valid (Read Cycle Time)	tAVAV	tRC	35	_	45	_	ns	
Address Valid to Output Valid (Address Access Time)	tAVQV	^t AC	_	35	-	45	ns	
Chip Enable Low to Chip Enable High (Read Cycle Time)	tELEH	tRC	35	_	45	_	ns	
Chip Enable Low to Output Valid (Chip Enable Access Time)	†ELQV	tACS	_	35	_	45	ns	
Output Enable Low to Output Valid (Output Enable Access Time)	tGLQV	tOE	_	20	_	20	ns	
Chip Enable Low to Output Invalid (Chip Enable to Output Active)	tELQX	tCLZ	5	_	5	_	ns	2
Chip Enable High to Output High Z (Chip Disable to Output Disable)	^t EHQZ	[†] CHZ	0	20	0	20	ns	2
Output Enable Low to Output Invalid (Output Enable to Output Active)	tGLQX	tOLZ	0	_	0	-	ns	2
Output Enable High to Output High Z (Output Disable to Output Disable)	^t GH0Z	toHZ	0	20	0	20	ns	2
Address Invalid to Output Invalid (Output Hold Time)	tAXQX	tОН	5	_	5	_	ns	
Chip Enable Low to Power Up	†ELICCH	tpU	0	_	0	_	ns	
Chip Enable High to Power Down	†EHICCL	tPD	_	20	_	20	ns	

NOTES:

- 1. Transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IL} and V_{IH} (or between V_{IH} and V_{IL}) in a monotonic manner.
- 2. Transition is measured ± 200 mV from the steady state output voltage with the output loading specified in Figure 1.
- 3. In read cycle 2, all addresses are valid prior to or coincident with chip enable (E) transition low.




WRITE CYCLE (See Notes 1 and 2)


	Syn	nbol	MCM2	018A-35	мсм2	018A-45	11-14-	
Parameter	Standard	Alternate	Min	Max	Min	Max	Units	Notes
Address Valid to Address Valid (Write Cycle Time)	^t AVAV	tWC	35	-	45	1	ns	
Chip Enable Low to Write High (Chip Enable to End of Write)	^t ELWH	tEW	30	1	40	-	ns	
Address Valid to Chip Enable Low (Address Setup to Chip Enable)	†AVEL	tAS	0	-	0	-	ns	
Address Valid to Write Low (Address Setup to Write)	^t ĄVWL	tAS	0	_	0	_	ns	
Address Valid to Write High	tAVWH	tAW	30	_	40	_	ns	3
Write Low to Write High (Write Pulse Width)	tWLWH	tWP	30	-	35	_	ns	
Write High to Address Don't Care (Address Hold After End of Write)	tWHAX	twR	0	-	0	-	ns	4
Write High to Output Don't Care (Output Active After End of Write)	twhax	tWLZ	0	_	0	-	ns	5
Write Low to Output High Z (Write Enable to Output Disable)	tWLQZ	twHZ	0	20	0	20	ns	5
Data Valid to Write High (Data Setup to End of Write)	tDVWH	tDS	15	-	20	_	ns	3
Write High to Data Don't Care (Data Hold After End of Write)	twhox	t _{DH}	0	-	0	_	ns	3, 5
Output Enable High to Output High Z	tGHQZ	tOHZ	0	20	0	20	ns	

NOTES:

- 1. Write enable (W) must be high during all address transitions.
- 2. If the chip enable (E) low transition occurs simultaneously with the write enable (W) transition, the output remains in a high impedance state.
- 3. Both chip enable (E) and write enable (W) must be active (low) to write data into the memory. Either signal can terminate the write cycle by going high. Data in setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 4. tWHAX is measured from the earlier of, chip enable (E) or write enable (W) going high to the end of write cycle.
- 5. Output enable (G) can be either low or high during a write cycle. If chip enable (E) and G are both low during this period then the data input/output (DQ) pins are in the output state. Under these conditions input signals of opposite phase to the outputs must not be applied.

WRITE CYCLE 1 (W Controlled)









Figure 1. Output Load

ORDERING INFORMATION (Order by Full Part Number)



Advance Information

32K×8 Bit CMOS Static Random Access Memory


Extended Temperature Range: -40 to 85°C

The MCM60L256A-C is a 262,144 bit low-power static random access memory organized as 32,768 words of 8 bits, fabricated using silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides greater reliability. The operating current is 5 mA/MHz (typ) and the cycle time is 100 ns. For long cycle times (>100 ns), the automatic power down (APD) circuitry will temporarily shut down various power consuming circuits, thereby reducing the active power consumption.


Chip enable (\overline{E}) controls the power-down feature. It is not a clock but rather a chip control that affects power consumption. When \overline{E} is a logic high, the part is placed in low power standby mode. The maximum standby current is $2~\mu\Lambda$ ($T_{\Lambda}=25^{\circ}C$). Chip enable also controls the data retention mode. Another control feature, output enable (\overline{G}) allows access to the memory contents as fast as 50 ns. Thus the MCM60L256A-C is suitable for use in various microprocessor application systems where high speed, low power, and battery backup are required.

The MCM60L256A-C is offered in a 28 pin, 600 mil plastic dual-in-line package and a 330 mil gull-wing SO package.

- Single 5 V Supply, ±10%
- 32K × 8 Organization
- Fully Static No Clock or Timing Strobes Necessary
- Low Power Dissipation—27.5 mW/MHz (Typical Active)
- Output Enable and Chip Enable Inputs for More System Design Flexibility and Low Power Standby Mode
- Battery Backup Capability (Maximum Standby Current = 2 μA @ 25°C)
- Data Retention Supply Voltage = 2.0 V to 5.5 V
- All Inputs and Outputs Are TTL Compatible
- Three State Outputs
- Fast Access Time: MCM60L256A-C10 = 100 ns (Max)



MCM60L256A-C



PIN ASSI	IGNMENT
A14 1 •	28 1 V _{CC}
A12 🛛 2	27 1 ₩
A7 🛭 3	26 A13
A6 [4	25 A8
A5 🛭 5	24] A9
A4 [6	23 A11
A3 🛚 7	22 1 6
A2 🛭 8	21 A10
A1 🕻 9	20 3 Ē
A0 [10	19 🕽 007
DQO 🕻 11	18 3 006
DQ1 [12	17) DQ5
DQ2 🛘 13	18 004
V _{SS} [14	15) DQ3

			P	11	N	N	A	N	Q E	S	
A0-A1	14 .										Address
₩											Write Enable
E											. Chip Enable
											Output Enable
											Input/Output
											Power Supply
VSS.				•				•	•		Ground

This document contains information on a new product. Specifications and information herein are subject to change without notice.

TRUTH TABLE

Ē	Ğ	W	Mode	Supply Current	I/O Pin
Н	X	X	Not Selected	ISB	High Z
L	Н	Н	Output Disabled	lcc	High Z
L	L	Н	Read	Icc	Dout
L	X	L	Write	Icc	D _{in}

X = don't care

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating		Symbol	Value	Unit
Power Supply Voltage		Vcc	-0.3 to +7.0	٧
Voltage to Any Pin with Respect to	VSS	V _{in} , V _{out}	-0.5 to V _{CC} +0.5	٧
Power Dissipation (T _A = 25°C)	PDIP SOG	PD	1.0 0.6	w
Operating Temperature		TA	-40 to +85	°C
Storage Temperature		T _{stq}	-55 to +150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC}=5.0 V \pm 10%, T_A= -40 to 85°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	>
Input High Voltage	VIH	2.2	1	V _{CC} +0.3	V
Input Low Voltage	VIL	-0.3*	-	0.8	٧

 V_{IL} (min) = -0.3 V dc; V_{IL} (min) = -3.0 V ac (pulse width \leq 50 ns)

DC CHARACTERISTICS

Parameter	Symbol	Min	Тур	Max	Unit
Input Leakage Current (All Inputs, Vin=0 to VCC)	likg(I)	_	<0.01	±1.0	μА
Output Leakage Current ($\overline{E}=V_{IH}$ or $\overline{G}=V_{IH}$ or $\overline{W}=V_{IL}$, $V_{out}=0$ to V_{CC})	l _{lkg} (O)	_	<0.01	±1.0	μΑ
Operating Current (Read Cycle) ($\overline{E}=V_{ L }, \overline{W}=V_{ H }, \text{Other Input}=V_{ H }/V_{ L }, I_{out}=0 \text{ mA}$) $t_{AVQV}=1 \mu s$ $t_{AVQV}=100 \text{ ns}$	ICCA1	<u>-</u>	10 —	15 70	mA
(\$\overline{E}=0.2\$ V, \$\overline{W}=V_{CC}-0.2\$ V, Other Input= $V_{CC}-0.2$$ V/0.2 V, I $_{Out}=0$ mA) $t_{AVQV}=1~\mu s$ $t_{AVQV}=100$ ns	ICCA2	<u>-</u>	5 —	8 60	
Standby Current (E=V _{IH})	ISB1	_	_	3.0	mA
Standby Current (Ē≥V _{CC} − 0.2 V, V _{CC} = 2.0 to 5.5 V) (T _A = 25°C)	ISB2	-	2 -	100 2	μΑ
Output Low Voltage (I _{OL} =4.0 mA)	VOL	-		0.4	V
Output High Voltage (I _{OH} = -1.0 mA)	Vон	2.4		_	V

Typical values are referenced to $T_A = 25$ °C and $V_{CC} = 5.0 \text{ V}$

$\textbf{CAPACITANCE} \text{ (f=1 MHz, } \textbf{T}_{A} = 25^{\circ} \textbf{C} \text{, Periodically Sampled Rather Than 100\% Tested)}$

Characteris	tic	Symbol	Min	Max	Unit
Input Capacitance (Vin=0 V)	All Inputs Except DQ	C _{in}	_	10	pF
I/O Capacitance (V _{I/O} = 0 V)	DQ	C _{I/O}	_	10	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = -40 to 85°C, Unless Otherwise Noted)

Input Pulse Levels	Output Timing Measurement Reference Levels 0.8 and 2.2 V
Input Rise/Fall Time	Output Load See Figure 1
Input Timing Measurement Reference Levels 1.5 V	

READ CYCLE (See Note 1)

Parameter	Symbol	Alt Symbol	Min	Max	Unit	Notes
Read Cycle Time	t _{AVAV}	tRC	100	-	ns	_
Address Access Time	t _{AVQV}	tAA	-	100	ns	-
E Access Time	tELQV	tAC	_	100	ns	_
G Access Time	tGLQV	tOE	_	50	ns	_
Output Hold from Address Change	tAXQX	tОН	10	T -	ns	_
Chip Enable to Output Low-Z	†ELQX	tCLZ	10	l –	ns	2, 3
Output Enable to Output Low-Z	tGLQX	toLZ	5	_	ns	2, 3
Chip Enable to Output High-Z	†EHQZ	tCHZ	0	35	ns	2, 3
Output Enable to Output High-Z	tGHQZ	tonz	0	35	ns	2, 3

NOTES:

- 1. W is high at all times for read cycles.
 2. All high-Z and low-Z parameters are considered in a high or low impedance state when the output has made a 100 mV transition from the previous steady state voltage.
- 3. These parameters are periodically sampled and not 100% tested.

READ CYCLE




Figure 1. AC Test Load

WRITE CYCLE 1 AND 2 (See Note 1)


Parameter	Symbol	Alt Symbol	Min	Max	Unit	Notes
Write Cycle Time	^t AVAV	twc	100	-	ns	-
Address Setup Time	tAVWL/tAVEL	tAS	0	_	ns	_
Address Valid to End of Write	tAVWH/tAVEH	tAW	80	_	ns	_
Write Pulse Width	tWLWH	tWP	60	_	ns	2
Data Valid to End of Write	tDVWH/tDVEH	tDW	35	-	ns	-
Data Hold Time	tWHDX/tEHDX	^t DH	0	_	ns	_
Write Low to Output in High-Z	twLoz	tWHZ	0	25	ns	3, 4
Write High to Output Low-Z	twhax	tWLZ	10	_	ns	3, 4
Write Recovery Time	tWHAX/tEHAX	tWR	0	_	ns	5
Chip Enable to End of Write	telWH/teleH	tcw	80	_	ns	_

- 1. Outputs are in high impedance state if $\overline{\mathbf{G}}$ is high during Write Cycle.
- 2. A write occurs during the overlap (twp) of a low E and a low W. If W goes low prior to E low then outputs will remain in a high impedance
- 3. All high-Z and low-Z parameters are considered in a high or low impedance state when the outputs have made a 100 mV transition from the previous steady state voltage.
- These parameters are periodically sampled and not 100% tested.


 Two parameters are periodically sampled and not 100% tested.

 Two is measured from the earlier of E or W going high to the end of write cycle.

WRITE CYCLE 1 (W CONTROLLED)



WRITE CYCLE 2 (E Controlled)




DATA RETENTION CHARACTERISTICS (TA = -40 to 85°C)

Parameter	Symbol	Min	Тур	Max	Unit
V _{CC} for Data Retention (Ē≥V _{CC} -0.2 V)	VDR	2.0		5.5	V
Data Retention Current ($\overline{E} \ge V_{CC} - 0.2 \text{ V}$) $V_{CC} = 3.0 \text{ V}$ $V_{CC} = 5.0 \text{ V}$		_	_	50 100	μА
Chip Disable to Data Retention Time	tCDR	0	_	_	ns
Operation Recovery Time	trec	tAVAV*	_		ns

^{*}tAVAV = Read Cycle Time

DATA RETENTION MODE



NOTE: If the V_{IH} of \overline{E} is 2.4 V in operation, I_{SB1} current flows during the period that the V_{CC} voltage is decreasing from 4.5 V to 2.4 V.




Figure 1. Input High Voltage versus Supply Voltage




Figure 2. Input Low Voltage versus Supply Voltage




Figure 3. Operating Current versus Ambient Temperature




Figure 4. ISB1 Standby Current versus Ambient Temperature





Figure 5. ISB2 Standby Current versus Ambient Temperature



1.6 1.4 1.2 1.0 1.0 0.8 0.8 0.0 0.0 0 2 4 6 8 10 12

Figure 6. Low Power Operating Current versus Frequency (Read)

Figure 7. Operating Current versus Frequency (Write)




Figure 8. Low Power ISB2 Standby Current versus Supply Voltage




Figure 9. Access Time versus Supply Voltage





Figure 10. Access Time versus Ambient Temperature

ORDERING INFORMATION (Order by Full Part Number)



Full Part Number— MCM60L256APC10 MCM60L256AFC10 MCM60L256AFC10R2

MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Advance Information

32K×8 Bit CMOS Static Random Access Memory


Extended Temperature Range: -40 to 105°C

The MCM60L256A-V is a 262,144 bit low-power static random access memory organized as 32,768 words of 8 bits, fabricated using silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides greater reliability. The operating current is 5 mA/MHz (typ) and the cycle time is 100 ns. For long cycle times (>100 ns), the automatic power down (APD) circuitry will temporarily shut down various power consuming circuits, thereby reducing the active power consumption.


Chip enable (\overline{E}) controls the power-down feature. It is not a clock but rather a chip control that affects power consumption. When \overline{E} is a logic high, the part is placed in low power standby mode. The maximum standby current is 2 μ A ($T_A = 25^{\circ}$ C). Chip enable also controls the data retention mode. Another control feature, output enable (\overline{G}) allows access to the memory contents as fast as 50 ns. Thus the MCM60L256A-V is suitable for use in various microprocessor application systems where high speed, low power, and battery backup are required.

The MCM60L256A-V is offered in a 28 pin, 600 mil plastic dual-in-line package and a 330 mil gull-wing SO package.

- Single 5 V Supply, ±10%
- 32K × 8 Organization
- Fully Static No Clock or Timing Strobes Necessary
- Low Power Dissipation—27.5 mW/MHz (Typical Active)
- Output Enable and Chip Enable Inputs for More System Design Flexibility and Low Power Standby Mode
- Battery Backup Capability (Maximum Standby Current = 2 μA @ 25°C)
- Data Retention Supply Voltage = 2.0 V to 5.5 V
- All Inputs and Outputs Are TTL Compatible
- Three State Outputs
- Fast Access Time: MCM60L256A-V10 = 100 ns (Max)



MCM60L256A-V



PIN ASSIGNMENT						
A14 [1 ●	28 I V _{CC}					
A12 🕻 2	27] ₩					
A7 🕻 3	26 A13					
A6 🛛 4	25 A8					
A5 🛭 5	24] A9					
A4 🛭 8	23 🕽 A11					
A3 🛛 7	22] G					
A2 🛭 8	21 DA10					
A1 🗖 9	20] Ē					
A0 🖸 10	19 007					
DQO 🕻 11	18 🕽 006					
DQ1 🛭 12	17 005					
DQ2 🛭 13	16 004					
V _{SS} 🗖 14	15 003					

PIN NAMES								
A0-A14 .								Address
₩								. Write Enable
Ē								Chip Enable
								Output Enable
DQ0-DQ7						D	atı	a Input/Output
Vcc···					. 4	- 5	٧	Power Supply
Vss								Ground

This document contains information on a new product. Specifications and information herein are subject to change without notice.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

TRUTH TABLE

Ē	Ğ	W	Mode	Supply Current	I/O Pin
Н	×	X	Not Selected	ISB	High Z
L	Н	Н	Output Disabled	Icc	High Z
L	L	Н	Read	Icc	D _{out}
L	х	L	Write	Icc	Din

X = don't care

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating		Symbol	Value	Unit
Power Supply Voltage		Vcc	-0.3 to +7.0	٧
Voltage to Any Pin with Respect to	VSS	V _{in} , V _{out}	-0.5 to V _{CC} +0.5	٧
Power Dissipation (T _A = 25°C)	PDIP SOG	PD	1.0 0.6	w
Operating Temperature		TA	-40 to +105	°C
Storage Temperature	-	T _{stg}	-55 to +150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = -40 \text{ to } 105^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
Input High Voltage	ViH	2.2		V _{CC} +0.3	٧
Input Low Voltage	VIL	-0.3*	-	0.8	٧

 V_{IL} (min) = -0.3 V dc; V_{IL} (min) = -3.0 V ac (pulse width ≤ 50 ns)

DC CHARACTERISTICS

Parameter	Symbol	Min	Тур	Max	Unit
Input Leakage Current (All Inputs, Vin=0 to VCC)	llkg(I)	-	<0.01	±1.0	μА
Output Leakage Current ($\overline{E} = V_{IH}$ or $\overline{G} = V_{IH}$ or $\overline{W} = V_{IL}$, $V_{out} = 0$ to V_{CC})	llkg(O)	_	< 0.01	±1.0	μА
Operating Current (Read Cycle) $(E=V_{ L }, W=V_{ H }, Other Input=V_{ H }/V_{ L }, I_{out}=0 mA)$ $t_{AVQV}=1 \mu s$ $t_{AVQV}=100 ns$	ICCA1	_ _	10 —	15 70	mA
(E=0.2 V, \overline{W} = V _{CC} = 0.2 V, Other Input = V _{CC} = 0.2 V/0.2 V, t _{AVQV} = 1 μ s t _{AVQV} = 100 ns	ICCA2	-	5 —	8 60	
Standby Current (E=V _{IH})	ISB1	-	_	3.0	mA
Standby Current (Ē≥V _{CC} − 0.2 V, V _{CC} = 2.0 to 5.5 V) (T _A = 25°C)	ISB2	-	2 -	100 2	μА
Output Low Voltage (I _{OL} = 4.0 mA)	VOL	_	_	0.4	V
Output High Voltage (IOH = -1.0 mA)	Voн	2.4		_	٧

Typical values are referenced to $T_A = 25^{\circ}C$ and $V_{CC} = 5.0 \text{ V}$

CAPACITANCE (f = 1 MHz, T_A = 25°C, Periodically Sampled Rather Than 100% Tested)

Characteristic	>	Symbol	Min	Max	Unit
Input Capacitance (Vin=0 V)	All Inputs Except DQ	C _{in}	_	10	pF
I/O Capacitance (V _{I/O} = 0 V)	DQ	CI/O	_	10	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = -40 to 105°C, Unless Otherwise Noted)

Input Pulse Levels	Output Timing Measurement Reference Levels 0.8 and 2.2 V
Input Rise/Fall Time	Output Load See Figure 1
Input Timing Measurement Reference Levels 1.5 V	

READ CYCLE (See Note 1)


Parameter	Symbol	Alt Symbol	Min	Max	Unit	Notes
Read Cycle Time	^t AVAV	tRC	100	-	ns	l –
Address Access Time	tAVQV	tAA	-	100	ns	_
Ē Access Time	tELQV	tAC	_	100	ns	_
G Access Time	tGLQV	^t OE	_	50	ns	_
Output Hold from Address Change	taxox	tон	10	-	ns	_
Chip Enable to Output Low-Z	t _{ELOX}	tCLZ	10	_	ns	2, 3
Output Enable to Output Low-Z	tGLQX	toLZ	5	-	ns	2, 3
Chip Enable to Output High-Z	tehoz	tCHZ	0	35	ns	2, 3
Output Enable to Output High-Z	tGHOZ	tonz	0	35	ns	2, 3

NOTES:

- 1. W is high at all times for read cycles.
- 2. All high-Z and low-Z parameters are considered in a high or low impedance state when the output has made a 100 mV transition from the previous steady state voltage.

 3. These parameters are periodically sampled and not 100% tested.








Figure 1. AC Test Load


WRITE CYCLE 1 AND 2 (See Note 1)

Parameter	Symbol	Alt Symbol	Min	Max	Unit	Notes
Write Cycle Time	†AVAV	twc	100	_	ns	_
Address Setup Time	tavwl/tavel	tAS	0	_	ns	-
Address Valid to End of Write	tavwh/taveh	tAW	80	_	ns	_
Write Pulse Width	tWLWH	tWP	60	_	ns	2
Data Valid to End of Write	tDVWH/tDVEH	tDW	35	_	ns	_
Data Hold Time	twhdx/tehdx	t _{DH}	0	_	ns	_
Write Low to Output in High-Z	twLqz	twnz	0	30	ns	3, 4
Write High to Output Low-Z	tWHQX	tWLZ	10	_	ns	3, 4
Write Recovery Time	tWHAX/tEHAX	twr	0	_	ns	5
Chip Enable to End of Write	tELWH/tELEH	tcw	80	_	ns	_


NOTES

- Outputs are in high impedance state if G is high during Write Cycle.
- 2. A write occurs during the overlap (twp) of a low E and a low W. If W goes low prior to E low then outputs will remain in a high impedance state.
- 3. All high-Z and low-Z parameters are considered in a high or low impedance state when the outputs have made a 100 mV transition from the previous steady state voltage.
- 4. These parameters are periodically sampled and not 100% tested.
- 5. t_{WR} is measured from the earlier of \overline{E} or \overline{W} going high to the end of write cycle.

WRITE CYCLE 1 (W CONTROLLED)



WRITE CYCLE 2 (E Controlled)




DATA RETENTION CHARACTERISTICS ($T_{\Delta} = -40$ to 105°C)

Parameter	Symbol	Min	Тур	Max	Unit
V _{CC} for Data Retention (Ē≥V _{CC} -0.2 V)	VDR	2.0	_	5.5	٧
Data Retention Current ($\overline{E} \ge V_{CC} - 0.2 \text{ V}$) $V_{CC} = 3.0 \text{ V}$ $V_{CC} = 5.5 \text{ V}$		_	_	50 100	μА
Chip Disable to Data Retention Time	tCDR	0	_	_	ns
Operation Recovery Time	t _{rec}	tAVAV*	_	_	ns

^{*}tAVAV = Read Cycle Time

DATA RETENTION MODE



NOTE: If the V_{IH} of \bar{E} is 2.4 V in operation, I_{SB1} current flows during the period that the V_{CC} voltage is decreasing from 4.5 V to 2.4 V.




Figure 1. Input High Voltage versus Supply Voltage




Figure 2. Input Low Voltage versus Supply Voltage




Figure 3. Operating Current versus Ambient Temperature




Figure 4. I_{SB1} Standby Current versus Ambient Temperature




Figure 5. ISB2 Standby Current versus Ambient Temperature




Figure 6. Low Power Operating Current versus Frequency (Read)

Figure 7. Operating Current versus Frequency (Write)




Figure 8. Low Power ISB2 Standby Current versus Supply Voltage




Figure 9. Access Time versus Supply Voltage





Figure 10. Access Time versus Ambient Temperature

ORDERING INFORMATION (Order by Full Part Number)



Full Part Number — MCM60L256APV10 MCM60L256AFV10 MCM60L256AFV10R2 4

CMOS Fast Static RAMs 5

5

32K x 9 Bit Fast Static RAM


The MCM6205 is fabricated using Motorola's high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides for greater reliability.


This device meets JEDEC standards for functionality and pinout, and is available in plastic dual-in-line and plastic small-outline J-leaded packages.

- Single 5 V ±10% Power Supply
- Fully Static No Clock or Timing Strobes Necessary
- Fast Access Times: 15, 17, 20, 25 and 35 ns
- Equal Address and Chip Enable Access Times
- Output Enable (G) Feature for Increased System Flexibility and to Eliminate Bus Contention Problems
- Low Power Operation: 140 –170 mA Maximum ac
- Fully TTL-Compatible Three-State Output

BLOCK DIAGRAM Α0-A3: MEMORY MATRIX ROW 256 ROWS x DECODER 128 x 9 COLUMNS A10 A11 DQ0 COLUMN I/O INPLIT DATA DQ8 CONTROL COLUMN DECODER A5 A8 A12 A13 A14

MCM6205





PIN I	NAMES
A0—A14	Data Input / Output
E1, E2	No Connection wer Supply (+ 5 V)

TRUTH TABLE (X = Don't Care)

E1	E2	G	W	Mode	V _{CC} Current	Output	Cycle
Н	Х	Х	Х	Not Selected	I _{SB1} , I _{SB2}	High-Z	-
х	L	x	×	Not Selected	ISB1, ISB2	High-Z	_
L	Н	н	Н	Output Disabled	ICCA	High-Z	-
L	н	L	н	Read	ICCA	D _{out}	Read Cycle
L	н	×	L	Write	ICCA	High-Z	Write Cycle

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage	V _{CC}	- 0.5 to + 7.0 V	٧
Voltage Relative to V _{SS} For Any Pin Except V _{CC}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	٧
Output Current	lout	± 20	mA
Power Dissipation	PD	1.0	W
Temperature Under Bias (T _A = 25°C)	T _{bias}	- 10 to + 85	°C
Operating Temperature	TA	0 to +70	°C
Storage Temperature—Plastic	T _{sta}	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERAT-ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V
Input High Voltage	٧ _{IH}	2.2	_	V _{CC} + 0.3*	V
Input Low Voltage	٧ _L	- 0.5**	_	0.8	٧

 * V_{IH} (max) = V_{CC} + 0.3 V dc; V_{IH} (max) = V_{CC} + 2.0 V ac (pulse width \leq 20 ns) * V_{IL} (min) = - 0.5 V dc; V_{IL} (min) = - 2.0 V ac (pulse width \leq 20 ns)

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	likg(I)		±1	μА
Output Leakage Current ($\overline{E1} = V_{IH}$ or $\overline{G} = V_{IH}$, $V_{out} = 0$ to V_{CC})	I _{lkg(O)}		±1	μΑ
Output High Voltage (IOH = - 4.0 mA)	V _{OH}	2.4	_	٧
Output Low Voltage (I _{OL} = 8.0 mA)	VOL	_	0.4	٧

POWER SUPPLY CURRENTS

Parameter	Symbol	- 15	- 17	- 20	- 25	- 35	Unit
AC Active Supply Current (I _{out} = 0 mA, V _{CC} = Max, f = f _{max})	ICCA	170	160	155	145	140	mA
AC Standby Current ($\overline{E1} = V_{IH}$ or $E2 = V_{IL}$ or $V_{CC} = Max$, $f = f_{max}$)	I _{SB1}	50	45	45	40	40	mA
	I _{SB2}	20	20	20	20	20	mA

CAPACITANCE (f = 1 MHz, dV = 3 V, TA = 25°C, Periodically sampled rather than 100% tested)

Characteristic	Symbol	Max	Unit
Address and Data Input Capacitance	C _{in}	6	pF
Control Pin Input Capacitance (E1, E2, G, W)	C _{in}	8	pF
Output Capacitance	Cout	8	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5 V \pm 10%, T_A = 0 to + 70°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level 1.5 V	Output Timing Measurement Reference Level 1.5 V
Input Pulse Levels 0 to 3 V	Output Load Figure 1A Unless Otherwise Noted
Input Rise/Fall Time 5 ns	-


READ CYCLE (See Notes 1 and 2)

	Syn	nbol	_	15	-	17	_	20	_	25	_	35		
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	tavav	t _{RC}	15	-	17	_	20	-	25	_	35	_	ns	3
Address Access Time	tavqv	†AA	1-	15	 	17		20	_	25	_	35	ns	
Enable Access Time	†ELQV	tACS	-	15	-	17	_	20	_	25	_	35	ns	4
Output Enable Access Time	tGLQV	^t OE	_	8	-	9	_	10	_	12	_	15	ns	
Output Hold from Address Change	†AXQX	tОН	4	-	4		4	_	4	_	4		ns	
Enable Low to Output Active	†ELQX	tCLZ	4	-	4	_	4	_	4	_	4	_	ns	5,6,7
Output Enable Low to Output Active	†GLQX	^t OLZ	0	-	0	-	0	_	0	_	0	_	ns	5,6,7
Enable High to Output High-Z	t _{EHQZ}	tCHZ	0	8	0	8	0	9	0	10	0	11	ns	5,6,7
Output Enable High to Output High-Z	^t GHQZ	^t OHZ	0	7	0	8	0	8	0	10	0	11	ns	5,6,7
Power Up Time	tELICCH	t _{PU}	0	_	0	-	0	-	0	T —	0	_	ns	
Power Down Time	tEHICCL	tPD	-	15	_	17	_	20	_	25	_	35	ns	


NOTES:

- W is high for read cycle.
- 2. $\overline{E1}$ and E2 are represented by \overline{E} in this data sheet. E2 is of opposite polarity to \overline{E} .
- 3. All timings are referenced from the last valid address to the first transitioning address.
- 4. Addresses valid prior to or coincident with $\overline{\mathsf{E}}$ going low.
- At any given voltage and temperature, t_{EHQZ} max < t_{ELQX} min, and t_{GHQZ} max < t_{GLQX} min, both for a given device and from device to device.
- 6. Transition is measured $\pm\,500$ mV from steady-state voltage with load of Figure 1B.
- 7. This parameter is sampled and not 100% tested.
- 8. Device is continuously selected ($\overline{E1} = V_{IL}$, $E2 = V_{IH}$, $\overline{G} = V_{IL}$).

READ CYCLE 1 (See Note 8)



READ CYCLE 2 (See Note 4)



AC TEST LOADS





Figure 1A



TIMING PARAMETER ABBREVIATIONS

signal name from which interval is defined transition direction for first signal signal name to which interval is defined transition direction for second signal

The transition definitions used in this data sheet are:

- H = transition to high
- L = transition to low
- V = transition to valid
- X = transition to invalid or don't care Z = transition to off (high impedance)

TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device output will be valid no later than that time.

WRITE CYCLE (W Controlled) (See Notes 1, 2, and 3)

	Syn	Symbol		- 15		– 17		20	-	25	- 35			
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	†AVAV	tWC	15	_	17	_	20	_	25	_	35	_	ns	4
Address Setup Time	†AVWL	†AS	0	_	0	_	0	_	0	-	0		ns	
Address Valid to End of Write	tavwh	tAW	12	-	14	_	15	-	20	-	30	_	ns	
Write Pulse Width	tWLWH, tWLEH	twp	12	_	14	_	15	_	20	_	30	_	ns	
Write Pulse Width, High (Output Enable devices)	twlwh, twleh	tWP	10	-	11	_	12	_	15		20	_	ns	5
Data Valid to End of Write	^t DVWH	tDW	7	_	8	_	8	_	10	_	12	_	ns	
Data Hold Time	twhdx	^t DH	0	_	0	_	0	_	0	_	0	_	ns	
Write Low to Output High-Z	†WLQZ	twz	0	7	0	8	0	8	0	10	0	11	ns	6,7,8
Write High to Output Active	twHQX	tow	4	_	4		4	-	4	_	4	_	ns	6,7,8
Write Recovery Time	twhax	twR	0	T —	0	_	0	I —	0	_	0	_	ns	

WRITE CYCLE (E Controlled) (See Notes 1 and 2)

	Symbol		-	- 15		17	- 20		- 25		- 35			
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tavav	twc	15	_	17	_	20	_	25	_	35	_	ns	4
Address Setup Time	tAVEL	t _{AS}	0	_	0	_	0	_	0	_	0	_	ns	
Address Valid to End of	tAVEH	taw	12	_	14	_	15	_	20	_	25		ns	
Write														
Enable to End of Write	tELEH, tELWH	tcw	10	_	11	_	12	_	15	-	25	_	ns	9,10
Data Valid to End of Write	^t DVEH	tDW	7	_	8	_	8	_	10	-	11	_	ns	
Data Hold Time	t _{EHDX}	tDH	0	T -	0	_	0	_	0	_	0	_	ns	
Write Recovery Time	tEHAX	twR	0	_	0	_	0	_	0	_	0	_	ns	


NOTES:

- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- 2. $\overline{E1}$ and E2 are represented by \overline{E} in this data sheet. E2 is of opposite polarity to \overline{E} .
- 3. If \overline{G} goes low coincident with or after \overline{W} goes low, the output will remain in a high-impedance state.
- 4. All timings are referenced from the last valid address to the first transitioning address.
 5. If Ḡ ≥ V_{IH}, the output will remain in a high-impedance state.
- 6. At any given voltage and temperature, twLQZ max < twHQX min, both for a given device and from device to device.


 7. Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B.
- 8. This parameter is sampled and not 100% tested.
- 9. If E goes low coincident with or after \overline{W} goes low, the output will remain in a high-impedance state.

 10. If E goes high coincident with or before \overline{W} goes high, the output will remain in a high-impedance state.

WRITE CYCLE 1 (See Notes 1, 2, and 3)



WRITE CYCLE 2 (See Notes 1 and 2)



ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers—MCM6205NP15 MCM6205NJ15R2 MCM6205NJ15 MCM6205NP17 MCM6205NJ17 MCM6205NJ17R2 MCM6205NP20 MCM6205NJ20 MCM6205NJ20R2 MCM6205NJ25 MCM6205NJ25R2 MCM6205NP25 MCM6205BNP35 MCM6205BNJ35 MCM6205BNJ35R2


Advance Information 32K x 9 Bit Fast Static RAM

The MCM6205C is fabricated using Motorola's high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides for greater reliability.


This device meets JEDEC standards for functionality and pinout, and is available in plastic dual-in-line and plastic small-outline J-leaded packages.


- Single 5 V ±10% Power Supply
- Fully Static No Clock or Timing Strobes Necessary
- Fast Access Times: 15, 17, 20, 25 and 35 ns
- Equal Address and Chip Enable Access Times
- Output Enable (G) Feature for Increased System Flexibility and to Eliminate Bus Contention Problems
- Low Power Operation: 140-170 mA Maximum ac
- Fully TTL Compatible Three State Output

BLOCK DIAGRAM



MCM6205C





PIN NAMES
A0-A14 Address Input DQ0-DQ8 Data Input/Data Output W Write Enable G Output Enable E1, E2 Chip Enable NC No Connection
V _{CC} Power Supply (+ 5 V) V _{SS} Ground

This document contains information on a new product. Specifications and information herein are subject to change without notice.

TRUTH TABLE (X = don't care)

E1	E2	G	W	Mode	V _{CC} Current	Output	Cycle
Н	Х	Х	Х	Not Selected	ISB1, ISB2	High-Z	-
X	L	х	х	Not Selected	ISB1, ISB2	High-Z	-
L	н	н	н	Output Disabled	ICCA	High-Z	_
L	Н	L	н	Read	ICCA	D _{out}	Read Cycle
L	н	х	L	Write	ICCA	High-Z	Write Cycle

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to + 7.0 V	V
Voltage Relative to V _{SS} For Any Pin Except V _{CC}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	٧
Output Current	lout	± 20	mA
Power Dissipation	PD	1.0	W
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Operating Temperature	TA	0 to +70	°C
Storage Temperature—Plastic	T _{sta}	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERAT-ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V ± 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
Input High Voltage	VIH	2.2	-	V _{CC} + 0.3*	٧
Input Low Voltage	VIL	- 0.5**	_	0.8	٧

^{*} V_{IH} (max) = V_{CC} + 0.3 V dc; V_{IH} (max) = V_{CC} + 2.0 V ac (pulse width \leq 20 ns) ** V_{IL} (min) = - 0.5 V dc; V_{IL} (min) = - 2.0 V ac (pulse width \leq 20 ns)

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	likg(i)	_	±1	μА
Output Leakage Current ($\overline{E1} = V_{IH}$ or $\overline{G} = V_{IH}$, $V_{out} = 0$ to V_{CC})	l _{lkg(O)}	-	± 1	μА
Output High Voltage (IOH = - 4.0 mA)	VOH	2.4	_	V
Output Low Voltage (I _{OL} = 8.0 mA)	VOL	_	0.4	V

POWER SUPPLY CURRENTS

Parameter	Symbol	- 15	- 17	- 20	- 25	- 35	Unit
AC Active Supply Current (I _{out} = 0 mA, V _{CC} = Max, f = f _{max})	ICCA	170	160	155	145	140	mA
AC Standby Current ($\overline{E1} = V_{IH}$, or $E2 = V_{IL}$, $V_{CC} = MAX$, $f = f_{max}$)	ISB1	50	45	45	40	40	mA
CMOS Standby Current (V $_{CC}$ = Max, f = 0 MHz, $\overline{E1} \ge V_{CC} - 0.2$ V or $E2 \le V_{SS} + 0.2$ V, $V_{in} \le V_{SS} + 0.2$ V, or $\ge V_{CC} - 0.2$ V)	I _{SB2}	20	20	20	20	20	mA

CAPACITANCE (f = 1 MHz, dV = 3 V, $T_A = 25$ °C, Periodically sampled rather than 100% tested)

Characteristic	Symbol	Max	Unit
Address and Data Input Capacitance	C _{in}	6	pF
Control Pin Input Capacitance ($\overline{E1}$, E2, \overline{G} , \overline{W})	C _{in}	8	pF
Output Capacitance	C _{out}	8	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to} + 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

Input Timing Measurement Reference Level 1.5 V	Output Timing Measurement Reference Level 1.5 V
Input Pulse Levels	Output Load Figure 1A Unless Otherwise Noted
Input Rise/Fall Time 5 ns	


READ CYCLE (See Notes 1 and 2)

	Symbol		- 15		- 17		- 20		- 25		- 35			
Parameters	Std.	Alt.	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	tavav	tRC	15	_	17	_	20	-	25	_	35	_	ns	3
Address Access Time	tAVQV	t _{AA}	_	15	_	17	_	20	_	25	_	35	ns	
Enable Access Time	tELQV	tACS	_	15	_	17		20	_	25	1	35	ns	4
Output Enable Access Time	tGLQV	^t OE	_	8	_	9	_	10	_	12		15	ns	
Output Hold from Address Change	^t AXQX	^t OH	4	_	4	_	4		4	_	4	_	ns	
Enable Low to Output Active	†ELQX	tCLZ	4	_	4	_	4	_	4	<u> </u>	4	_	ns	5,6,7
Enable High to Output High-Z	tEHQZ	tCHZ	0	8	0	8	0	9	0	10	0	11	ns	5,6,7
Output Enable Low to Output Active	^t GLQX	[†] OLZ	0	-	0	_	0	-	0	-	0	_	ns	5,6,7
Output Enable High to Output High-Z	tGHQZ	^t OHZ	0	7	0	8	0	8	0	10	0	11	ns	5,6,7
Power Up Time	†ELICCH	tpu	0	_	0	_	0	_	0	_	0	_	ns	
Power Down Time	†EHICCL	tPD	_	15	_	17	_	20	_	25	_	35	ns	

NOTES: 1. W is high for read cycle.

- 2. E1 and E2 are represented by E in this data sheet. E2 is of opposite polarity to E.
- 3. All timings are referenced from the last valid address to the first transitioning address.
- 4. Addresses valid prior to or coincident with $\overline{\mathsf{E}}$ going low.
- 5. At any given voltage and temperature, teHQZ max is less than teLQX (min), and teHQZ (max) is less than teLQX (min), both for a given device and from device to device.
- 6. Transition is measured \pm 500 mV from steady-state voltage with load of Figure 1B.
- 7. This parameter is sampled and not 100% tested.
- 8. Device is continuously selected ($\overline{E1} = V_{IL}$, $E2 = V_{IH}$, $\overline{G} = V_{IL}$).

READ CYCLE 1 (See Note 8)



READ CYCLE 2 (See Note 4) ^tAVAV A (ADDRESS) t_{ELQV} E (CHIP ENABLE) tEHQZ tELQX -G (OUTPUT ENABLE) tGLQV rtGHOZ tGLQX -HIGH Z HIGH Z Q (DATA OUT) DATA VALID †AVQV **tEHICCL** telicch. V_{CC} SUPPLY CURRENT

AC TEST LOADS




Figure 1A

Figure 1B

TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

WRITE CYCLE 1 (W Controlled, See Notes 1, 2, and 3)

	Sym	Symbol		-15		-17		-20		-25		-35		
Parameters	Std.	Alt.	Min	Max	Units	Notes								
Write Cycle Time	†AVAV	twc	15	_	17	_	20	_	25	_	35	_	ns	4
Address Setup Time	†AVWL	t _{AS}	0	_	0	_	0	_	0	_	0	_	ns	
Address Valid to End of Write	^t AVWH	^t AW	12	-	14	_	15	-	20	_	30	_	ns	
Write Pulse Width	tWLWH,	tWP	12		14	_	15	_	20	_	30	_	ns	
Write Pulse Width, G High	tWLWH,	tWP	10	_	11	_	12	_	15	_	20	-	ns	5
Data Valid to End of Write	tDVWH	t _{DW}	7	_	8	_	8	_	10	_	12	_	ns	
Data Hold Time	twhox	^t DH	0	_	0	_	0	_	0	_	0	_	ns	
Write Low to Output High-Z	tWLQZ	twz	0	7	0	8	0	8	0	10	0	11	ns	6,7,8
Write High to Output Active	twHQX	tow	4	_	4	_	4	_	4	_	4	-	ns	6,7,8
Write Recovery Time	tWHAX	twR	0	_	0	_	0	_	0	_	0	_	ns	

WRITE CYCLE 2 (E Controlled, See Notes 1 and 2)


	Symbol		~15		-17		-20		-25		-35			
Parameters	Std.	Alt.	Min	Max	Unit	Notes								
Write Cycle Time	†AVAV	twc	15	_	17	_	20	_	25	_	35	_	ns	4
Address Setup Time	tAVEL	†AS	0	_	0	_	0	_	0	_	0	_	ns	
Address Valid to End of Write	^t AVEH	^t AW	12	-	14	-	15	_	20	-	25	-	ns	
Enable to End of Write	tELEH, tELWH	tCW	10	_	11	_	12	_	15	_	25	_	ns	9,10
Data Valid to End of Write	†DVEH	tDW	7	_	8	-	8	_	10	_	11	-	ns	
Data Hold Time	tEHDX	^t DH	0	_	0	_	0	_	0	_	0	_	ns	
Write Recovery Time	t _{EHAX}	tWR	0	_	0	_	0	_	0	_	0	_	ns	

- NOTES: 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.


 - ET and E2 are represented by \(\overline{\text{E}}\) in this data sheet. E2 is of opposite polarity to \(\overline{\text{E}}\).
 If \(\overline{\text{G}}\) goes low coincident with or after \(\overline{\text{W}}\) goes low, the output will remain in a high impedance state.
 - 4. All timings are referenced from the last valid address to the first transitioning address.
 - 5. If $\overline{G} \ge V_{IH}$, the output will remain in a high impedance state.
 - 6. At any given voltage and temperature, twi_OZ max is less than twHQX min, both for a given device and from device to device.
 7. Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B.

 - 8. This parameter is sampled and not 100% tested.
 9. If E goes low coincident with or after W goes low, the output will remain in a high impedance state.
 10. If E goes high coincident with or before W goes high, the output will remain in a high impedance state.


WRITE CYCLE 1 (W Controlled, See Notes 1, 2 and 3)



WRITE CYCLE 2 (E Controlled, See Notes 1 and 2)



ORDERING INFORMATION (Order by Full Part Number)



Package (P = 300 mil Plastic DIP, J = 300 mil SOJ)

Full Part Numbers—MCM6205CP15 MCM6205CJ15 MCM6205CJ15R2 MCM6205CP17 MCM6205CD17 MCM6205CJ17 MCM6205CJ17R2 MCM6205CJ25 MCM6205CJ25R2 MCM6205CJ25R2 MCM6205CJ25R2 MCM6205CJ35R2

32K x 8 Bit Fast Static RAM


The MCM6206 is fabricated using Motorola's high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides for greater reliability.


This device meets JEDEC standards for functionality and pinout, and is available in plastic dual-in-line and plastic small-outline J-leaded packages.

- Single 5 V ±10% Power Supply
- Fully Static No Clock or Timing Strobes Necessary
- Fast Access Times: 15, 17, 20, 25 and 35 ns
- Equal Address and Chip Enable Access Times
- Output Enable (G) Feature for Increased System Flexibility and to Eliminate Bus Contention Problems.
- Low Power Operation: 135 -165 mA Maximum ac
- Fully TTL-Compatible Three-State Output

BLOCK DIAGRAM /ss MEMORY MATRIX ROW 256 ROWS x DECODER 128 x 8 COLUMNS DQ0 COLUMN I/O INPUT DATA DQ7 CONTROL COLUMN DECODER Α2 A5 A10 A12 A13 A14

MCM6206





	PIN NAMES
DQ0—DQ7 W G E NC	Address Input Data Input/Data Output Write Enable Output Enable Chip Enable No Connection Power Supply (+ 5 V) Ground

TRUTH TABLE (X = don't care)

Ē	G	W	Mode	V _{CC} Current	Output	Cycle
Н	X	Х	Not Selected	ISB1, ISB2	High-Z	_
L	Н	н	Output Disabled	ICCA	High-Z	-
L	L	Н	Read	ICCA	D _{out}	Read Cycle
L	х	L	Write	ICCA	High-Z	Write Cycle

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage	V _{CC}	- 0.5 to + 7.0 V	V
Voltage Relative to V _{SS} For Any Pin Except V _{CC}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	V
Output Current (per I/O)	lout	± 20	mA
Power Dissipation	PD	1.0	W
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperature—Plastic	T _{stq}	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERAT-ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
Input High Voltage	V _{IH}	2.2	_	V _{CC} + 0.3*	٧
Input Low Voltage	V _I L	- 0.5**	_	0.8	V

The first varieties and varieties $V_{CC} + 0.3 \text{ V dc}; V_{IL} \text{ (max)} = V_{CC} + 2.0 \text{ V ac (pulse width ≤ 20 ns)}$ **V_{IL} (min) = −0.5 V dc; V_{IL} (min) = −2.0 V ac (pulse width ≤ 20 ns)

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	lkg(I)	_	± 1	μΑ
Output Leakage Current ($\overline{E} = V_{IH}$ or $\overline{G} = V_{IH}$, $V_{Out} = 0$ to V_{CC})	likg(O)	_	± 1	μА
Output High Voltage (IOH = - 4.0 mA)	VOH	2.4	_	V
Output Low Voltage (I _{OL} = 8.0 mA)	VOL	_	0.4	V

POWER SUPPLY CURRENTS

Parameter	Symbol	- 15	- 17	- 20	- 25	- 35	Unit
AC Active Supply Current (I _{out} = 0 mA, V _{CC} = Max, f = f _{max})	ICCA	165	155	150	140	135	mA
AC Standby Current ($\overline{E} = V_{IH}$, $V_{CC} = Max$, $f = f_{max}$)	I _{SB1}	50	45	45	40	40	mA
CMOS Standby Current (V_{CC} = Max, f = 0 MHz, $V_{in} \le V_{SS} + 0.2 \text{ V}$, or $\ge V_{CC} - 0.2 \text{ V}$)	ISB2	20	20	20	20	20	mA

CAPACITANCE (f = 1 MHz, dV = 3 V, TA = 25°C, Periodically sampled rather than 100% tested)

Characteristic	Symbol	Max	Unit
Address and Data Input Capacitance	C _{in}	6	pF
Control Pin Input Capacitance $(\overline{E},\overline{G},\overline{W})$	C _{in}	8	pF
Output Capacitance	C _{out}	8	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5 V \pm 10%, T_A = 0 to + 70°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level 1.5 V	Output Timing Measurement Reference Level 1.5 V
Input Pulse Levels 0 to 3 V	Output Load Figure 1A Unless Otherwise Noted
Input Rise/Fall Time 5 ns	


READ CYCLE (See Note 1)

	Sym	Symbol		15	- 17		-	20	-:	25	- 35			
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	†AVAV	^t RC	15	_	17	_	20	_	25	_	35	_	ns	2
Address Access Time	tAVQV	†AA	_	15	_	17	_	20	_	25	_	35	ns	
Enable Access Time	t _{ELQV}	tACS	_	15	_	17	_	20	_	25	-	35	ns	3
Output Enable Access Time	tGLQV	^t OE	_	8	_	9	_	10	_	12	_	15	ns	
Output Hold from Address Change	tAXQX	tОН	4	_	4	_	4	-	4	_	4	_	ns	
Enable Low to Output Active	tELQX	^t CLZ	4	_	4	_	4	_	4	_	4	_	ns	4,5,6
Enable High to Output High-Z	^t EHQZ	tCHZ	0	8	0	8	0	9	0	10	0	11	ns	4,5,6
Output Enable Low to Output Active	[†] GLQX	^t OLZ	0	_	0	_	0	-	0	_	0	11	ns	4,5,6
Output Enable High to Output High-Z	tGHQZ	^t OHZ	0	7	0	8	0	8	0	10	0	8	ns	4,5,6
Power Up Time	^t ELICCH	tPU	0	_	0	_	0	-	0	_	0		ns	
Power Down Time	^t EHICCL	tPD	_	15	_	17	_	20	_	25	_	35	ns	


NOTES:

- 1. $\overline{\mathbf{W}}$ is high for read cycle.
- 2. All timings are referenced from the last valid address to the first transitioning address.
- 3. Addresses valid prior to or coincident with \overline{E} going low.
- 4. At any given voltage and temperature, t_{EHQZ} max < t_{ELQX} min, and t_{GHQZ} max < t_{GLQX} min, both for a given device and from device to device.
- 5. Transition is measured \pm 500 mV from steady-state voltage with load of Figure 1B.
- This parameter is sampled and not 100% tested.
 Device is continuously selected \(\overline{E} = V_{|L}\) and \(\overline{G} = V_{|L}\).

READ CYCLE 1 (See Note 7)



READ CYCLE 2 (See Note 3)



AC TEST LOADS





Figure 1A



TIMING PARAMETER ABBREVIATIONS

txxxx signal name from which interval is defined transition direction for first signal signal name to which interval is defined transition direction for second signal

The transition definitions used in this data sheet are:

- H = transition to high
- L = transition to low V = transition to valid
- X = transition to invalid or don't care Z = transition to off (high impedance)

TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device output will be valid no later than that time.

WRITE CYCLE 1 (W Controlled) (See Notes 1 and 2)

	Sym	Symbol		- 15		-17		- 20		25	- 35			
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tavav	twc	15	_	17	_	20	_	25	_	35		ns	3
Address Setup Time	†AVWL	t _{AS}	0	_	0	_	0	_	0	_	0	_	ns	
Address Valid to End of Write	tavwh	t _{AW}	12	_	14	_	15		20	_	30	_	ns	
Write Pulse Width	twlwh,	tWP	12	_	14	_	15	-	20	_	30		ns	
Write Pulse Width, High (Output Enable devices)	twlwh,	tWP	10	_	11	_	12	_	15	-	20	_	ns	4
Data Valid to End of Write	†DVWH	tDW	7	_	8	_	8	_	10	_	12	_	ns	
Data Hold Time	twhox	tDH	0	_	0	-	0	_	0	_	0	_	ns	
Write Low to Output High-Z	tWLQZ	twz	0	7	0	8	0	8	0	10	0	11	ns	5,6,7
Write High to Output Active	tWHQX	tow	4	_	4	_	4	_	4	_	4	_	ns	5,6,7
Write Recovery Time	twhax	twR	0	_	0	T -	0	_	0	_	0	_	ns	

WRITE CYCLE 2 (E Controlled) (See Note 1)


	Symbol		- 15		- 17		- 20		-	25	-	35		
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tavav	twc	15	_	17	-	20	_	25	_	35	_	ns	3
Address Setup Time	tAVEL	†AS	0	_	0	-	0	I —	0	_	0	Γ-	ns	
Address Valid to End of Write	†AVEH	t _{AW}	12	_	14	T-	15	_	20	_	25	_	ns	
Enable to End of Write	teleh, telwh	tcw	10	-	11	-	12	-	15	_	25	_	ns	8,9
Data Valid to End of Write	^t DVEH	tDW	7	_	8	-	8	-	10	_	11	-	ns	
Data Hold Time	t _{EHDX}	t _{DH}	0	-	0	_	0	_	0	_	0	_	ns	
Write Recovery Time	†EHAX	twr	0	—	0	-	0	_	0	_	0	 	ns	

NOTES:


- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- 2. If \overline{G} goes low coincident with or after \overline{W} goes low, the output will remain in a high-impedance state.
- 3. All timings are referenced from the last valid address to the first transitioning address.
- 4. If $\overline{G} \ge V_{IH}$, the output will remain in a high-impedance state.
- 5. At any given voltage and temperature, twLQZ max < twHQX min, both for a given device and from device to device.
- 6. Transition is measured \pm 500 mV from steady-state voltage with load of Figure 1B.
- 7. This parameter is sampled and not 100% tested.
- 9. If E goes low coincident with or after W goes low, the output will remain in a high-impedance state.

 9. If E goes high coincident with or before W goes high, the output will remain in a high-impedance state.


WRITE CYCLE 1 (See Notes 1 and 2)



WRITE CYCLE 2 (See Note 1)



ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers—MCM6206NP15 MCM6206NJ15 MCM6206NJ15R2 MCM6206NP17 MCM6206NP20 MCM6206NJ20 MCM6206NJ20R2 MCM6206NJ25 MCM6206NJ25R2 MCM6206NJ25R2 MCM6206NJ25R2 MCM6206NJ35R2

Advance Information 32K x 8 Bit Fast Static RAM


The MCM6206C is fabricated using Motorola's high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides for greater reliability.


This device meets JEDEC standards for functionality and pinout, and is available in plastic dual-in-line and plastic small-outline J-leaded packages.

- Single 5 V ±10% Power Supply
- Fully Static No Clock or Timing Strobes Necessary
- Fast Access Times: 15, 17, 20, 25 and 35 ns
- Equal Address and Chip Enable Access Times
- Output Enable (G) Feature for Increased System Flexibility and to Eliminate Bus Contention Problems
- Low Power Operation: 135-165 mA Maximum ac
- Fully TTL Compatible Three State Output

BLOCK DIAGRAM V_CC Vss MEMORY MATRIX ROW 256 ROWS x DECODER 128 x 8 COLUMNS DQ0 INPUT COLUMN I/O DATA DQ7 ONTRO COLUMN DECODER A2 A5 A10 A12 A13 A14

MCM6206C





PIN NAMES
A0-A14 Address Input DQ0-DQ7 Data Input/Data Output W Write Enable G Output Enable E Chip Enable
V _{CC} Power Supply (+ 5 V) V _{SS} Ground

This document contains information on a new product. Specifications and information herein are subject to change without notice.

TRUTH TABLE (X = don't care)

Ē	G	W	Mode	V _{CC} Current	Output	Cycle
Н	Х	Х	Not Selected	ISB1, ISB2	High-Z	-
L	н	н	Output Disabled	ICCA	High-Z	_
L	L	н	Read	ICCA	Dout	Read Cycle
L	x	L	Write	ICCA	High-Z	Write Cycle

ABSOLUTE MAXIMUM RATINGS

			,
Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to + 7.0 V	٧
Voltage Relative to V _{SS} For Any Pin Except V _{CC}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	٧
Output Current	lout	± 20	mA
Power Dissipation	PD	1.0	W
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperature—Plastic	T _{sta}	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERAT-ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
Input High Voltage	V _{IH}	2.2	_	V _{CC} + 0.3*	٧
Input Low Voltage	VIL	- 0.5**	_	0.8	٧

^{*} V_{IH} (max) = V_{CC} + 0.3 V dc; V_{IH} (max) = V_{CC} + 2.0 V ac (pulse width \leq 20 ns) ** V_{IL} (min) = - 0.5 V dc; V_{IL} (min) = - 2.0 V ac (pulse width \leq 20 ns)

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	likg(i)	_	±1	μΑ
Output Leakage Current ($\overline{E} = V_{IH}$ or $\overline{G} = V_{IH}$, $V_{out} = 0$ to V_{CC})	l _{lkg(O)}	_	±1	μΑ
Output High Voltage (IOH = - 4.0 mA)	VOH	2.4	_	٧
Output Low Voltage (I _{OL} = 8.0 mA)	VOL	_	0.4	٧

POWER SUPPLY CURRENTS

Parameter	Symbol	- 15	- 17	- 20	- 25	- 35	Unit
AC Active Supply Current (I _{out = 0 mA} , V _{CC} = Max, f = f _{max})	ICCA	165	155	150	140	135	mA
AC Standby Current ($\overline{E} = V_{IH}$, $V_{CC} = MAX$, $f = f_{max}$)	I _{SB1}	50	45	45	40	40	mA
CMOS Standby Current (V_{CC} = Max, f = 0 MHz, $\vec{E} \ge V_{CC} - 0.2V$ $V_{in} \le V_{SS} + 0.2 \text{ V, or } \ge V_{CC} - 0.2 \text{ V)}$	ISB2	20	20	20	20	20	mA

CAPACITANCE (f = 1 MHz, dV = 3 V, $T_A = 25$ °C, Periodically sampled rather than 100% tested)

Characteristic	Symbol	Max	Unit
Address and Data Input Capacitance	C _{in}	6	pF
Control Pin Input Capacitance $(\overline{E}, \overline{G}, \overline{W})$	C _{in}	8	pF
Output Capacitance	C _{out}	8	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to + 70°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level	5 V Output	Timing Measurement Reference Level 1.5 V
Input Pulse Levels 0 to	V Output	Load Figure 1A Unless Otherwise Noted
Input Rise/Fall Time	ns	


READ CYCLE (See Note 1)

	Sym	bol		15	_	17	-:	20	-:	25	-:	35		
Parameter	Std.	Alt.	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	tAVAV	^t RC	15	_	17	_	20	_	25	_	35	_	ns	2
Address Access Time	^t AVQV	^t AA	-	15	_	17	-	20	_	25	-	35	ns	
Enable Access Time	tELQV	tACS	_	15	_	17	_	20	_	25	_	35	ns	3
Output Enable Access Time	tGLQV	^t OE	_	8	_	9	_	10	_	12	_	15	ns	
Output Hold from Address Change	tAXQX	tОН	4	_	4	_	4		4	_	4	_	ns	4,5,6
Enable Low to Output Active	tELQX	[†] CLZ	4	_	4	_	4	<u> </u>	4	_	4	_	ns	4,5,6
Enable High to Output High-Z	tEHQZ	tCHZ	0	8	0	8	0	9	0	10	0	11	ns	4,5,6
Output Enable Low to Output Active	tGLQX	^t OLZ	0	_	0	_	0	-	0	_	0	_	ns	4,5,6
Output Enable High to Output High-Z	tGHQZ	^t OHZ	0	7	0	8	0	8	0	10	0	11	ns	4,5,6
Power Up Time	†ELICCH	tpU	0	_	0	_	0	_	0	_	0	_	ns	
Power Down Time	†EHICCL	t _{PD}	_	15	_	17	_	20	_	25	_	35	ns	

NOTES: 1. \overline{W} is high for read cycle.

- 2. All timings are referenced from the last valid address to the first transitioning address.
- 3. Addresses valid prior to or coincident with E going low.
- At any given voltage and temperature, t_{EHQZ} max is less than t_{ELQX} (min), and t_{GHQZ} (max) is less than t_{GLQX} (min), both for a
 given device and from device to device.
- 5. Transition is measured ±500 mV from steady-state voltage with load of Figure 1B.
- 6. This parameter is sampled and not 100% tested.
- 7. Device is continuously selected ($\overline{E} = V_{IL}$, $\overline{G} = V_{IL}$).

READ CYCLE 1 (See Note 7)



READ CYCLE 2 (See Note 3) t_{AVAV} A (ADDRESS) t_{ELQV} E (CHIP ENABLE) tehoz > t_{ELQX} → G (OUTPUT ENABLE) -tGHQZ → tGLQV - tglqx -HIGH Z HIGH Z Q (DATA OUT) DATA VALID †AVQV ^tEHICCL ^tELICCH V_{CC} SUPPLY CURRENT

AC TEST LOADS




Figure 1A

Figure 1B

TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

WRITE CYCLE 1 (W Controlled, See Notes 1 and 2)

	Sym	bol	_	15	-	17	-	20	_	25	-	35		
Parameter	Std.	Alt.	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	†AVAV	twc	15	_	17	_	20	_	25	_	35	_	ns	3
Address Setup Time	tAVWL	t _{AS}	0	_	0	_	0	_	0	_	0	_	ns	
Address Valid to End of Write	tavwh	t _{AW}	12	_	14	_	15	_	20	_	30	_	ns	
Write Pulse Width	twLWH,	tWP	12	_	14	_	15		20	_	30	_	ns	
Write Pulse Width, G High	tWLWH, tWLEH	tWP	10	-	11	_	12	-	15	_	20	_	ns	4
Data Valid to End of Write	tDVWH	tDW	7	_	8	_	8	_	10	_	12		ns	
Data Hold Time	twHDX	^t DH	0	_	0	_	0	_	0	_	0	_	ns	
Write Low to Output High-Z	twLQZ	twz	0	7	0	8	0	8	0	10	0	11	ns	5,6,7
Write High to Output Active	twHQX	tow	4	_	4	_	4	_	4	—	4	_	ns	5,6,7
Write Recovery Time	twhax	twr.	0	_	0	_	0	_	0	_	0	_	ns	

WRITE CYCLE 2 (E Controlled, See Note 1)

	Symbol		-15		-17		-20		-25		-35			
Parameter	Std.	Alt.	Min	Max	Unit	Notes								
Write Cycle Time	tavav	twc	15	_	17	_	20	_	25	_	35	_	ns	3
Address Setup Time	tAVEL	tAS	0	J —	0	_	0	_	0	_	0	-	ns	
Address Valid to End of Write	†AVEH	†AW	12	_	14	_	15	_	20	_	25	_	ns	
Enable to End of Write	tELEH, tELWH	tCW	10	_	11	-	12	-	15	_	25	-	ns	8,9
Data Valid to End of Write	^t DVEH	^t DW	7	_	8	_	8	_	10	_	11	_	ns	
Data Hold Time	tEHDX	^t DH	0	_	0	_	0	_	0	_	0		ns	
Write Recovery Time	t _{EHAX}	twr	0	_	0	_	0	_	0	_	0	_	ns	

NOTES: 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.

- 2. If \overline{G} goes low coincident with or after \overline{W} goes low, the output will remain in a high impedance state.
- 3. All timings are referenced from the last valid address to the first transitioning address.
- 4. If G ≥ V_{IH}, the output will remain in a high impedance state.


 5. At any given voltage and temperature, t_{WLQZ} max is less than t_{WHQX} min, both for a given device and from device to device.
- 6. Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B.

- 7. This parameter is sampled and not 100% tested.


 8. If E goes low coincident with or after W goes low, the output will remain in a high impedance state.

 9. If E goes high coincident with or before W goes high, the output will remain in a high impedance state.


WRITE CYCLE 1 (W Controlled, See Notes 1 and 2)



WRITE CYCLE 2 (E Controlled, See Note 1)



ORDERING INFORMATION (Order by Full Part Number)



Package (P = 300 mil Plastic DIP, J = 300 mil SOJ)

Full Part Numbers—MCM6206CP15 MCM6206CJ15 MCM6206CJ15R2 MCM6206CP17 MCM6206CJ20 MCM6206CJ20R2 MCM6206CJ25R2 MCM6206CJ25R2 MCM6206CJ25R2 MCM6206CJ35R2 MCM6206CJ35R2 MCM6206CJ35R2


256K x 1 Bit Fast Static RAM


The MCM6207 is fabricated using Motorola's high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides for greater reliability.


This device meets JEDEC standards for functionality and pinout, and is available in plastic dual-in-line and plastic small-outline J-leaded packages.

- Single 5 V ±10% Power Supply
- Fully Static No Clock or Timing Strobes Necessary
- Fast Access Times: 15, 20, and 25 ns
- Equal Address and Chip Enable Access Times
- Low Power Operation: 130 -150 mA Maximum ac
- Fully TTL-Compatible Three-State Output
- Separate Data Input and Output

MCM6207







PIN NAMES	
A0—A15 Address Inpu	
DQ0-DQ3 Data Input/Data Outpu	t
W Write Enable	ş
D Data Inpu	t
Q Data Outpu	t
V _{CC} + 5 V Power Supply	
VSS Ground	ţ

TRUTH TABLE (X = don't care)

E1	W	Mode	V _{CC} Current	Output	Cycle
Н	Х	Not Selected	ISB1, ISB2	High-Z	-
L	н	Read	ICCA	Dout	Read Cycle
L	L	Write	ICCA	High-Z	Write Cycle

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage Relative to V _{SS}	Vcc	- 0.5 to + 7.0 V	٧
Voltage Relative to V _{SS} For Any Pin Except V _{CC}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	٧
Output Current (per I/O)	lout	± 30	mA
Power Dissipation	PD	1.0	W
Temperature Under Bias (T _A = 25°C)	Tbias	- 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperature — Plastic	T _{sta}	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERAT-ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70° C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
Input High Voltage	VIH	2.2		V _{CC} + 0.3**	٧
Input Low Voltage	V _{IL}	- 0.5*	_	0.8	V

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	l _{lkg(l)}		±1.0	μΑ
Output Leakage Current (E = V _{IH} , V _{out} = 0 to V _{CC})	l _{lkg(O)}	_	± 1.0	μА
Standby Current ($\overline{E} \ge V_{CC} - 0.2$ V, $V_{in} \le V_{SS} + 0.2$ V, or $\ge V_{CC} - 0.2$ V $V_{CC} = MAX$, f = 0 MHz)	ISB2		20	mA
Output Low Voltage (I _{OL} = 8.0 mA)	VOL	_	0.4	V
Output High Voltage (I _{OH} = - 4.0 mA)	V _{OH}	2.4		V

POWER SUPPLY CURRENTS

Parameter	Symbol	- 15	- 20	- 25	Unit
AC Active Supply Current (I _{out} = 0 mA, V _{CC} = Max, f = f _{max})	ICCA	150	140	130	mA
AC Standby Current ($\overline{E} = V_{IH}$, $V_{CC} = MAX$, $f = f_{max}$)	I _{SB1}	50	45	40	mA

^{*} V_{IL} (min) = -0.5 V dc; V_{IL} (min) = -2.0 V ac (pulse width \leq 20 ns) ** V_{IH} (max) = V_{CC} + 0.3 V dc; V_{IH} (max) = V_{CC} + 2.0 V ac (pulse width \leq 20 ns)

CAPACITANCE (f = 1 MHz, dV = 3 V, T_A = 25° C, Periodically sampled rather than 100% tested)

Characteristic	Symbol	Max	Unit
Address and Data Input Capacitance	C _{in}	6	pF
Control Pin Input Capacitance (E,W)	C _{in}	6	pF
Output Capacitance	C _{out}	8	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5 \text{ V} \pm 10 \text{ %}, T_A = 0 \text{ to} + 70^{\circ} \text{ C}, \text{ Unless Otherwise Noted})$

Input Timing Measurement Reference Level 1.5 V	Output Timing Measurement Reference Level 1.5 V
Input Pulse Levels 0 to 3 V	Output Load Figure 1A Unless Otherwise Noted
Input Rise/Fall Time 5 ns	


READ CYCLE (See Note 1)

	Symbol - 15		Symbol -15 -20 -25		- 20 - 25					
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	†AVAV	^t RC	15	_	20	_	25	_	ns	2
Address Access Time	^t AVQV	t _{AA}	_	15	_	20	_	25	ns	
Enable Access Time	tELQV	t _{ACS}	_	15	_	20	_	25	ns	3
Output Hold from Address Change	†AXQX	tОН	4	_	4	_	4	_	ns	
Enable Low to Output Active	†ELQX	^t CLZ	4	-	4	-	4	_	ns	4,5,6
Enable High to Output High-Z	t _{EHQZ}	t _{CHZ}	0	8	0	9	0	10	ns	4,5,6
Power Up Time	†ELICCH	tpU	0	_	0	 	0	_	ns	
Power Down Time	tEHICCL	t _{PD}	_	15	_	20	_	25	ns	


NOTES:

- 1. W is high for read cycle.
- 2. All timings are referenced from the last valid address to the first transitioning address.
- 3. Addresses valid prior to or coincident with $\overline{\mathbf{E}}$ going low.
- 4. At any given voltage and temperature, tehoz max < telox min for a given device and from device to device.
- 5. Transition is measured \pm 500 mV from steady-state voltage with load of Figure 1B.
- 6. This parameter is sampled and not 100% tested.

READ CYCLE 1



READ CYCLE 2 (See Notes 2 and 4)



AC TEST LOADS




Figure 1A

480 Ω 255 Ω 5 pF (INCLUDING SCOPE AND JIG) Figure 1B

TIMING PARAMETER ABBREVIATIONS

signal name from which interval is defined transition direction for first signal signal name to which interval is defined transition direction for second signal

The transition definitions used in this data sheet are:

- H = transition to high

- L = transition to low
 V = transition to valid
 X = transition to invalid or don't care
- Z = transition to off (high impedance)

TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device output will be valid no later than that time.

WRITE CYCLE 1 (WControlled) (See Note 1)


	Symbol		Symbol - 15 - 2		20	- 25		0 – 25			
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes	
Write Cycle Time	†AVAV	twc	15	_	20	_	25	_	ns	2	
Address Setup Time	tAVWL	†AS	0	_	0	_	0	_	ns		
Address Valid to End of Write	t _{AVWH}	t _{AW}	12	<u> </u>	15	_	20	Ι-	ns		
Write Pulse Width	twlwh,	tWP	12	_	15	_	20	_	ns		
Data Valid to End of Write	tDVWH	tDW	7	_	8		10	_	ns		
Data Hold Time	tWHDX	t _{DH}	0	_	0	_	0	_	ns		
Write Low to Output High-Z	twlqz	twz	0	7	0	8	0	10	ns	3,4,5	
Write High to Output Active	twhqx	tow	4	_	4	_	4	_	ns	3,4,5	
Write Recovery Time	twhax	twR	0	_	0	_	0	_	ns		


WRITE CYCLE 2 (E Controlled) (See Notes 1)

	Syn	nbol	ol – 15		- 15 - 20		- 15 - 20 - 25		25		
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes	
Write Cycle Time	†AVAV	twc	15	_	20	_	25	_	ns	2	
Address Setup Time	†AVEL	†AS	0	_	0	_	0		ns		
Address Valid to End of Write	^t AVEH	taw	12	_	15	_	20	_	ns		
Enable to End of Write	teleh, telwh	tcw	10	-	12	_	15	-	ns	6,7	
Data Valid to End of Write	^t DVEH	tDW	7	—	8	_	10	<u> </u>	ns		
Data Hold Time	^t EHDX	t _{DH}	0	_	0	_	0	_	ns		
Write Recovery Time	t _{EHAX}	twR	0	_	0	_	0	_	ns		


NOTES:

- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- 2. All timings are referenced from the last valid address to the first transitioning address.
- 3. At any given voltage and temperature, twLQG max < twHQX min, both for a given device and from device to device.
- 4. Transition is measured \pm 500 mV from steady-state voltage with load of Figure 1B.
- 5. This parameter is sampled and not 100% tested.
- If E goes low coincident with or after W goes low, the output will remain in a high-impedance state.
 If E goes high coincident with or before W goes high, the output will remain in a high-impedance state.





ORDERING INFORMATION (Order by Full Part Number)



MOTOROLA SEMICONDUCTOR TECHNICAL DATA


Product Preview 256K x 1 Fast Static RAM

The MCM6207C is fabricated using Motorola's high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides for greater reliability.


This device meets JEDEC standards for functionality and pinout, and is available in plastic dual-in-line and plastic small-outline J-leaded packages.


- Single 5 V ± 10% Power Supply
- Fully Static No Clock or Timing Strobes Necessary
- Fast Access Times: 15, 20, and 25 ns
- Equal Address and Chip Enable Access Times
- Low Power Operation: 130 -150 mA Maximum ac
- Low ac Standby Current: 15 − 25 mA
- Fully TTL Compatible Three State Output
- Separate Data Input and Output

BLOCK DIAGRAM



MCM6207C





PIN NAMES
A0-A15 Address Input E Chip Enable W Write Enable D Data Input Q Data Output VCC Power Supply (+ 5 V) VSS Ground

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

TRUTH TABLE (X = don't care)

Ē	W	Mode	V _{CC} Current	Output	Cycle
Н	Х	Not Selected	ISB1, ISB2	High-Z	-
L	Н	Read	ICCA	D _{out}	Read Cycle
L	L	Write	ICCA	High-Z	Write Cycle

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to + 7.0 V	٧
Voltage Relative to VSS For Any Pin Except VCC	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	٧
Output Current	lout	± 20	mA
Power Dissipation	PD	1.0	W
Temperature Under Bias (T _A = 25°C)	T _{bias}	- 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperature — Plastic	T _{sta}	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERAT-ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V
Input High Voltage	V _{IH}	2.2	_	V _{CC} + 0.3**	٧
Input Low Voltage	V _{IL}	- 0.5*	_	0.8	V

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	lkg(l)	_	± 1.0	μA
Output Leakage Current (E = V _{IH} , V _{out} = 0 to V _{CC})	lkg(O)		± 1.0	μA
Standby Current ($\overline{E} \ge V_{CC} - 0.2 \text{ V}, V_{in} \le V_{SS} + 0.2 \text{ V}, \text{ or } \ge V_{CC} - 0.2 \text{ V}$)	I _{SB2}		10	mA
Output Low Voltage (I _{OL} = 8.0 mA)	VOL	_	0.4	٧
Output High Voltage (IOH = - 4.0 mA)	VOH	2.4		٧

POWER SUPPLY CURRENTS

Parameter	Symbol	- 15	- 20	- 25	Unit
AC Active Supply Current (I _{out = 0 mA} , V _{CC} = Max, f = f _{max})	ICCA	150	140	130	mA
AC Standby Current (E = V _{IH} , V _{CC} = MAX, f = f _{max})	I _{SB1}	25	20	15	mA

^{*} V_{IL} (min) = -0.5 V dc; V_{IL} (min) = -2.0 V ac (pulse width \le 20 ns) ** V_{IH} (max) = V_{CC} + 0.3 V dc; V_{IH} (max) = V_{CC} + 2.0 V ac (pulse width \le 20 ns)

$\textbf{CAPACITANCE} \text{ (f = 1 MHz, dV = 3 V, T}_{\c A} = 25^{\circ}\text{C, Periodically sampled rather than 100\% tested)}$

Characteristic	Symbol	Max	Unit
Address and Data Input Capacitance	C _{in}	6	pF
Control Pin Input Capacitance (E,W)	C _{in}	6	pF
Output Capacitance	C _{out}	8	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to + 70°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level 1.5 V	Output Timing Measurement Reference Level 1.5 V
Input Pulse Levels	Output Load Figure 1A Unless Otherwise Noted
Input Rise/Fall Time 5 ns	


READ CYCLE (See Notes 1 and 2)

	Sym	Symbol -		- 15 - 20		20	- 25		- 25	
Parameter	Std.	Alt.	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	†AVAV	tRC	15	_	20	_	25	_	ns	2
Address Access Time	tAVQV	tAA	_	15	_	20	_	25	ns	
Enable Access Time	tELQV	tACS	_	15	_	20	_	25	ns	3
Output Hold from Address Change	tAXQX	tОН	4	I —	4		4	_	ns	4,5,6
Enable Low to Output Active	†ELQX	tCLZ	4	_	4	_	4	I —	ns	4,5,6
Enable High to Output High-Z	t _{EHQZ}	tCHZ	0	8	0	9	0	10	ns	4,5,6
Power Up Time	†ELICCH	tpU	0	_	0	_	0	_	ns	
Power Down Time	tEHICCL	tPD	_	15	_	20	_	25	ns	


NOTES: 1. \overline{W} is high for read cycle.

- 2. All timings are referenced from the last valid address to the first transitioning address.
- 3. Addresses valid prior to or coincident with \overline{E} going low.
- At any given voltage and temperature, t_{EHQZ} max is less than t_{ELQX} (min), both for a given device and from device to device.
- 5. Transition is measured \pm 500 mV from steady-state voltage with load of Figure 1B.
- 6. This parameter is sampled and not 100% tested.

A (ADDRESS) Q (DATA OUT) PREVIOUS DATA VALID taxox DATA VALID



AC TEST LOADS



TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

WRITE CYCLE 1 (W Controlled, See Note 1)

	Syn	Symbol – 15 – 20		- 25						
Parameter	Std.	Alt.	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tAVAV	twc	15	_	20	_	25	l —	ns	2
Address Setup Time	tAVWL	tAS	0	_	0	_	0	_	ns	
Address Valid to End of Write	tAVWH	t _{AW}	12	_	15	_	20	_	ns	
Write Pulse Width	tWLWH,	tWP	12	_	15	_	20	_	ns	
Data Valid to End of Write	tDVWH	tDW	7		8		10	_	ns	
Data Hold Time	twhox	^t DH	0	_	0	-	0	_	ns	
Write Low to Output High-Z	twLQZ	twz	0	7	0	8	0	10	ns	3,4,5
Write High to Output Active	twhqx	tow	4	_	4	_	4	_	ns	3,4,5
Write Recovery Time	twhax	twR	0		0	_	0	_	ns	


WRITE CYCLE 2 (E Controlled, See Note 1)

	Sym	Symbol - 15		Symbol - 15 - 20 - 25		- 15		- 25		- 25			
Parameter	Std.	Alt.	Min	Max	Min	Max	Min	Max	Unit	Notes			
Write Cycle Time	†AVAV	twc	15		20	_	25	_	ns	2			
Address Setup Time	†AVEL	t _{AS}	0	_	0	_	0	_	ns				
Address Valid to End of Write	tAVEH	t _{AW}	12	_	15	_	20	_	ns				
Enable to End of Write	tELEH, tELWH	tCW	10	_	12	-	15	_	ns	6,7			
Data Valid to End of Write	tDVEH	t _{DW}	7	_	8	_	10	-	ns				
Data Hold Time	tEHDX	^t DH	0	_	0		0	_	ns				
Write Recovery Time	t _{EHAX}	twR	0		0	_	0	_	ns				


NOTES: 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.

- 2. All timings are referenced from the last valid address to the first transitioning address.
- At any given voltage and temperature, twLQZ max is less than twHQX min, both for a given device and from device to device.
 Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B.
 This parameter is sampled and not 100% tested.
 If E goes low coincident with or after W goes low, the output will remain in a high impedance state.
 If E goes high coincident with or before W goes high, the output will remain in a high impedance state.


WRITE CYCLE 1 (W Controlled, See Note 1)



WRITE CYCLE 1 (E Controlled, See Note 1)



ORDERING INFORMATION (Order by Full Part Number)



Package (P = 300 mil Plastic DIP, J = 300 mil SOJ)

Full Part Numbers—MCM6207CP15 MCM6207CJ15 MCM6207CJ15R2 MCM6207CP20 MCM6207CJ20R2 MCM6207CJ25R2 MCM6207CJ25R2

256K x 1 Bit Fast Static Random Access Memory


The MCM62L07 is a 262,144 bit static random access memory device organized as 262,144 words of one bit fabricated using high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides for greater reliability.


The MCM62L07 draws low current in stand-by mode which makes it ideal for applications with low power battery backup.


The MCM62L07 is available in a 300-mil, 24-lead plastic dual-in-line package and a 24-lead 300-mil plastic SOJ package, both with the JEDEC standard pinout.

- Single 5.0 V ±10% Power Supply
- Fully Static-No Clock or Timing Strobes Necessary
- Fast Access Time: 20/25/35 ns
- Fully TTL-Compatible—Three-State Data Output
- Low Power Operation: 100 μA Maximum CMOS Standby 120/120/110 mA Maximum Active ac
- High Board Density SOJ Package Available


MCM62L07







BLOCK DIAGRAM



TRUTH TABLE (X=don't care)

Ē	W	Mode	V _{CC} Current	Output	Cycle
H	X	Not Selected	I _{SB1} , I _{SB2}	High-Z	—
L	H	Read	I _{CCA}	D _{out}	Read Cycle
L	L	Write	I _{CCA}	High-Z	Write Cycle

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to + 7.0	V
Voltage Relative to V _{SS} for Any Pin Except V _{CC}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	٧
Output Current (per I/O)	l _{out}	± 20	mA
Power Dissipation (T _A = 25°C)	PD	1.0	W
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Operating Temperature	TA	0 to +70	°C
Storage Temperature—Plastic	T _{stg}	- 55 to +125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	. Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
Input High Voltage	V _{IH}	2.2	_	V _{CC} + 0.3	٧
Input Low Voltage	VIL	- 0.5*	_	0.8	V

 $^{^*}V_{IL}$ (min) = - 0.3 V dc; V_{IL} (min) = - 3.0 V ac (pulse width \leq 20 ns)

DC CHARACTERISTICS

Parameter		Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})		l _{lkg(l)}	_	± 1.0	. μΑ
Output Leakage Current $(\overline{E} = V_{IH}, V_{out} = 0 \text{ to } V_{CC})$		I _{lkg(O)}	_	± 1.0	μА
AC Active Supply Current (I _{out} = 0 mA, V _{CC} = Max, f = f _{max})	$(t_{AVAV} = 20 \text{ ns})$ $(t_{AVAV} = 25 \text{ ns})$ $(t_{AVAV} = 35 \text{ ns})$	lcc	_ _ _	120 120 110	mA
AC Standby Current (E = V _{IH} , f = f _{max} , V _{CC} = Max)		ISB1	_	20	mA
CMOS Standby Current (E ≥ V _{CC} - 0.2 V, CMOS Levels on Other	er Inputs, f = 0 MHz)	I _{SB2}	_	100	μА
Output Low Voltage (I _{OL} = 8.0 mA)		V _{OL}	_	0.4	٧
Output High Voltage (I _{OH} = - 4.0 mA)		VOH	2.4	_	٧

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, TA = 25°C, periodically sampled and not 100% tested.)

Characteristic	Symbol	Max	Unit
Input Capacitance	C _{in}	6	pF
Output Capacitance	C _{out}	8	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5 V \pm 10%, T_A = 0 to + 70°C, Unless Otherwise Noted)

Input Pulse Levels 0 to 3.0 V	Output Timing Measurement Reference Level 1.5 V
Input Rise/Fall Time5.0 ns	Output Load Figure 1A Unless Otherwise Noted
Input Timing Measurement Reference Level 1.5 V	,


READ CYCLES 1 & 2 (See Note 1)

		Alt	MCM62L07-20		MCM62L07-25		MCM62L07-35			
Parameter	Symbol	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	†AVAV	tRC	20	_	25	_	35	_	ns	2
Address Access Time	t _{AVQV}	t _{AA}	_	20	_	25	_	35	ns	
Enable Access Time	t _{ELQV}	t _{AC}	_	20	_	25	_	35	ns	3
Output Hold from Address Change	tAXQX	tОН	5		5.0	_	5	I —	ns	
Enable Low to Output Active	tELQX	†CLZ	5	_	5.0	_	5	_	ns	4,5,6
Enable High to Output High-Z	t _{EHQZ}	^t CHZ	0	8	0	10	0	15	ns	4,5,6
Power Up Time	†ELICCH	tpu	0		0	_	0		ns	
Power Down Time	†EHICCL	tPD	_	20	_	25	_	35	ns	


NOTES: 1. W is high for read cycle.

- 2. All read cycle timing is referenced from the last valid address to the first transitioning address.
- 3. Addresses valid prior to or coincident with \overline{E} going low.
- 4. At any given voltage and temperature, t_{EHQZ} max is less than t_{ELQX} min, both for a given device and from device to device.
- 5. Transition is measured 500 mV from steady-state voltage with load of Figure 1B.
- 6. This parameter is sampled and not 100% tested.
- 7. Device is continuously selected $\overline{E} = V_{IL}$.

READ CYCLE 1 (See Note 7)



READ CYCLE 2 (See Notes 3 & 7)



WRITE CYCLES 1 & 2 (See Note 1)

		Alt	MCM62L07-20		MCM62	2L07-25	MCM62	L07-35		
Parameter	Symbol	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Write cycle Time	†AVAV	twc	20	_	25		35		ns	2
Address Setup to Write Low Address Setup to Enable Low	t _{AVWL}	†AS	0	_	0	_	0		ns	
Address Valid to Write High Address Valid to Enable High	^t AVWH ^t AVEH	t _{AW}	15		20	_	30	_	ns	
Data Valid to Write High Data Valid to Enable High	t _{DVWH} t _{DVEH}	[†] DW	8.0	_	10	_	15	_	ns	
Data Hold From Write High Data Hold From Enable High	tWHDX	^t DH	0	_	0	_	0	_	ns	
Write Recovery Time Enable Recovery Time	twhax tehax	twR	0	-	0	_	0	_	ns	
Enable to End of Write	^t ELWH ^t ELEH	tcw	15	-	20	_	30	_	ns	6,7
Write Pulse Width	^t WLWH ^t WLEH	tWP	15	_	20	_	30	_	ns	
Write Low to Output High-Z	tWLQZ	twz	0	8	0	10	0	15	ns	3,4,5
Write High to Output Active	twhqx	tow	5		5		5		ns	3,4,5

NOTES: 1. A write cycle starts at the last transition of a low $\overline{\mathbb{E}}$ or a low $\overline{\mathbb{W}}$. A write cycle ends at the earliest transition of a high $\overline{\mathbb{E}}$ or high $\overline{\mathbb{W}}$.

2. All write cycle timing is referenced from the last valid address to the first transitioning address.

3. Transition is measured 500 mV from steady state voltage with load of Figure 1B.

4. These parameters are periodically sampled and not 100% tested.

5. At any given voltage and temperature, t_{WLOZ} max is less than t_{WHOZ} min both for a given device and from device to device.

6. If $\overline{\mathbb{E}}$ goes low coincident with or after $\overline{\mathbb{W}}$ goes low, the output will remain in a high-impedance condition.


7. If $\overline{\mathbb{E}}$ goes high coincident with or before $\overline{\mathbb{W}}$ goes high, the output will remain in a high-impedance condition.


Parameter		Min	Тур	Max	Unit
V_{CC} for Data Retention ($\overline{E} \ge V_{CC} - 0.2 \text{ V}$)	V _{DR}	2	_	_	٧
Data Retention Current (E ≥ V _{CC} – 0.2 V, V _{CC} = 3.0 V, CMOS Levels on Other Inputs)	CCDR	_	_	50	μА
Chip Disable to Data Retention Time	^t CDR	0	-	_	ns
Operation Recovery Time	trec	tavav*	_	_	ns

^{*}t_{AVAV} = Read Cycle Time


DATA RETENTION CHARACTERISTICS

DATA RETENTION MODE






WRITE CYCLE 2 (E Controlled)



TIMING PARAMETER ABBREVIATIONS



H=transition to high

L=transition to low

V=transition to valid


X=transition to invalid or don't care

Z=transition to off (high impedance)

TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

ORDERING INFORMATION (Order by Full Part Number)




64K x 4 Bit Fast Static RAM

The MCM6208 is fabricated using Motorola's high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides for greater reliability.


This device meets JEDEC standards for functionality and pinout, and is available in plastic dual-in-line and plastic small-outline J-leaded packages.


- Single 5 V ±10% Power Supply
- Fully Static No Clock or Timing Strobes Necessary
- Fast Access Times: 15, 20, and 25 ns
- Equal Address and Chip Enable Access Times
- Low Power Operation: 135 -155 mA Maximum ac
- Fully TTL-Compatible Three-State Output

BLOCK DIAGRAM



MCM6208





PIN NAMES
A0—A15 Address Input
DQ0-DQ3 Data Input/Data Output
W Write Enable
E Chip Enable
NC No Connection
V _{CC} Power Supply (+ 5 V)
V _{SS} Ground

TRUTH TABLE (X = don't care)

Ē	W	Mode	V _{CC} Current	Output	Cycle
Н	Х	Not Selected	ISB1, ISB2	High-Z	-
L	н	Read	ICCA	D _{out}	Read Cycle
L	L	Write	ICCA	High-Z	Write Cycle

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to + 7.0 V	V
Voltage Relative to V _{SS} For Any Pin Except V _{CC}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	V
Output Current (Per I/O)	lout	± 30	mA
Power Dissipation	PD	1.0	W
Temperature Under Bias (T _A = 25°C)	Tbias	- 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperature—Plastic	T _{sta}	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERAT-ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70° C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V
Input High Voltage	V _{IH}	2.2	_	V _{CC} + 0.3**	٧
Input Low Voltage	VIL	- 0.5*	_	0.8	٧

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	l kg(I)	_	± 1.0	μА
Output Leakage Current ($\overline{E} = V_{IH}$ or $G = V_{IH}$, $V_{out} = 0$ to V_{CC})	l _{lkg(O)}	-	± 1.0	μА
Standby Current ($\overline{E} \ge V_{CC} - 0.2 \text{ V}$, $\le V_{SS} + 0.2 \text{ V}$, or $\ge V_{CC} - 0.2 \text{ V}$ $V_{CC} = \text{Max}$, $f = 0 \text{ MHz}$)	I _{SB2}	_	20	mA
Output Low Voltage (I _{OL} = 8.0 mA)	V _{OL}	_	0.4	V
Output High Voltage (I _{OH} = - 4.0 mA)	VOH	2.4		V

POWER SUPPLY CURRENTS

Parameter	Symbol	- 15	- 20	- 25	Unit
AC Active Supply Current (I _{out} = 0 mA, V _{CC} = Max, f = f _{max})	ICCA	155	145	135	mA
AC Standby Current ($\overline{E} = V_{IH}, V_{CC} = MAX, f = f_{max}$)	I _{SB1}	50	45	40	mA

^{*} V_{IL} (min) = -0.5 V dc; V_{IL} (min) = -2.0 V ac (pulse width ≤ 20 ns) ** V_{IH} (max) = V_{CC} + 0.3 V dc; V_{IH} (max) = V_{CC} + 2.0 V ac (pulse width ≤ 20 ns)

$\textbf{CAPACITANCE} \text{ (f = 1 MHz, dV = 3 V, T}_{\textbf{A}} = 25^{\circ} \text{ C, Periodically sampled rather than 100\% tested)}$

Characteristic	Symbol	Max	Unit
Address and Data Input Capacitance	C _{in}	6	pF
Control Pin Input Capacitance $(\overline{E},\overline{G},\overline{W})$	C _{in}	6	pF
Output Capacitance	Cout	8	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS


(V_{CC} = 5 V \pm 10%, T_A = 0 to + 70°C, Unless Otherwise Noted)

	Symbol		Symbol - 15		- 20		~ 25			
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	tAVAV	tRC	15	_	20	_	25	-	ns	3
Address Access Time	tAVQV	†AA		15	_	20	_	25	ns	
Enable Access Time	†ELQV	tACS	_	15	_	20	_	25	ns	4
Output Enable Access Time	tGLQV	^t OE	-	8		10	_	12	ns	
Output Hold from Address Change	tAXQX	tон	4	_	4	_	4	-	ns	
Enable Low to Output Active	†ELQX	tCLZ	4	_	4	_	4	_	ns	5,6,7
Output Enable Low to Output Active	^t GLQX	toLZ	0	_	0	_	0	_	ns	5,6,7
Enable High to Output High-Z	t _{EHQZ}	tCHZ	0	8	0	9	0	10	ns	5,6,7
Output Enable High to Output High-Z	t _{GHQZ}	^t OHZ	0	7	0	8	0	10	ns	5,6,7
Power Up Time	†ELICCH	tPU	0	_	0	_	0	_	ns	
Power Down Time	tEHICCL	tPD	T-	15	_	20	_	25	ns	


NOTES:

- 1. W is high for read cycle.
- 2. For devices with multiple chip enables, $\overline{E1}$ and E2 are represented by \overline{E} in this data sheet. E2 is of opposite polarity to \overline{E} .
- 3. All timings are referenced from the last valid address to the first transitioning address.
- 4. Addresses valid prior to or coincident with \overline{E} going low.
- At any given voltage and temperature, t_{EHQZ} max < t_{ELQX} min, and t_{GHQZ} max < t_{GLQX} min, both for a given device and from device to device.
- 6. Transition is measured $\pm\,500$ mV from steady-state voltage with load of Figure 1B.
- 7. This parameter is sampled and not 100% tested.
- 8. Device is continuously selected. $\overline{E} \le V_{IL}$ and $\overline{G} \le V_{IL}$.

READ CYCLE 1 (See Note 8)



READ CYCLE 2 (See Notes 2 and 4)



AC TEST LOADS




Figure 1A

+ 5 V 480 Ω 255 Ω (INCLUDING SCOPE AND JIG) Figure 1B

TIMING PARAMETER ABBREVIATIONS

signal name from which interval is defined transition direction for first signal signal name to which interval is defined transition direction for second signal

The transition definitions used in this data sheet are:

- H = transition to high
- L = transition to low
- V = transition to valid
- X = transition to invalid or don't care
- Z = transition to off (high impedance)

TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device output will be valid no later than that time valid no later than that time.

WRITE CYCLE 1 (W Controlled) (See Notes 1, 2 and 3)

	Syr	Symbol - 15		- 20		- 25				
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	†AVAV	tWC	15	_	20	_	25	_	ns	4
Address Setup Time	†AVWL	t _{AS}	0	_	0	_	0	_	ns	
Address Valid to End of Write	†AVWH	t _{AW}	12	_	15	_	20	_	ns	
Write Pulse Width	tWLWH, tWLEH	twp	12	_	15	-	20	=	ns	
Write Pulse Width, High (Output Enable devices)	tWLWH,	tWP	10		12		15	-	ns	5
Data Valid to End of Write	†DVWH	t _{DW}	7	_	8	_	10	_	ns	
Data Hold Time	tWHDX	t _{DH}	0	_	0	_	0	-	ns	
Write Low to Output High-Z	†WLQZ	twz	0	7	0	8	0	10	ns	6,7,8
Write High to Output Active	tWHQX	tow	4	_	4	_	4	-	ns	6,7,8
Write Recovery Time	tWHAX	twR	0	_	0		0	-	ns	


WRITE CYCLE 2 (E Controlled) (See Notes 1, 2 and 3)

	Syn	nbol	- 15		- 20		- 25			
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tavav	twc	15	_	20	_	25	_	ns	4
Address Setup Time	†AVEL	tAS	0	_	0	_	0		ns	
Address Valid to End of Write	^t AVEH	t _{AW}	12		15	_	20	—	ns	
Enable to End of Write	tELEH, tELWH	tcw	10	_	12	-	15	_	ns	9,10
Data Valid to End of Write	^t DVEH	tDW	7	-	8	-	10	_	ns	
Data Hold Time	tEHDX	†DH	0	-	0	_	0	_	ns	
Write Recovery Time	^t EHAX	twr	0	_	0	_	0	-	ns	


NOTES:

- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- 2. For devices with multiple chip enables, $\overline{E1}$ and E2 are represented by \overline{E} in this data sheet. E2 is of opposite polarity to \overline{E} .
- 3. For Output Enable devices, if \overline{G} goes low coincident with or after \overline{W} goes low, the output will remain in a high-impedance state.
- 4. All timings are referenced from the last valid address to the first transitioning address.
- 5. For Output Enable devices, if Ḡ ≥ V_{IH}, the output will remain in a high-impedance state.
 6. At any given voltage and temperature, t_{WLQG} max < t_{WHQX} min, both for a given device and from device to device.
- 7. Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B.
- 8. This parameter is sampled and not 100% tested.
- 9. If \overline{E} goes low coincident with or after \overline{W} goes low, the output will remain in a high-impedance state.
- 10. If \overline{E} goes high coincident with or before $\overline{\overline{W}}$ goes high, the output will remain in a high-impedance state.


WRITE CYCLE 1 (See Note 2)



WRITE CYCLE 2 (See Note 2)



ORDERING INFORMATION (Order by Full Part Number)




Advance Information 64K x 4 Fast Static RAM

The MCM6208C is fabricated using Motorola's high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides for greater reliability.


This device meets JEDEC standards for functionality and pinout, and is available in plastic dual-in-line and plastic small-outline J-leaded packages.


- Single 5 V ± 10% Power Supply
- Fully Static No Clock or Timing Strobes Necessary
- Fast Access Times: 15, 20, and 25 ns
- Equal Address and Chip Enable Access Times
- Low Power Operation: 135 -155 mA Maximum ac
- Fully TTL Compatible Three-State Output

BLOCK DIAGRAM



MCM6208C





PIN NAMES						
A0-A15 Addre DQ0-DQ3 Data Input/Data W Write VSS	a Output Enable Ground Enable nnection					

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

TRUTH TABLE

Ē	W	Mode	V _{CC} Current	Output	Cycle
Н	Х	Not Selected	ISB1, ISB2	High-Z	-
L	Н	Read	ICCA	D _{out}	Read Cycle
L	L	Write	ICCA	High-Z	Write Cycle

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to + 7.0 V	V
Voltage Relative to V _{SS} For Any Pin Except V _{CC}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	V
Output Current	lout	± 20	mA
Power Dissipation	P_{D}	1.0	W
Temperature Under Bias (T _A = 25°C)	T _{bias}	-10 to + 85	°C
Operating Temperature	TA	0 to +70	°C
Storage Temperature — Plastic	T _{sta}	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERAT-ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
Input High Voltage	V _{IH}	2.2	_	V _{CC} + 0.3**	٧
Input Low Voltage	V _{IL}	- 0.5*	_	0.8	٧

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	l _{lkg(l)}		± 1.0	μA
Output Leakage Current ($\overline{E} = V_{IH}$ or $G = V_{IH}$, $V_{out} = 0$ to V_{CC})	l _{lkg(O)}		± 1.0	μA
Standby Current ($\overline{E} \ge V_{CC} - 0.2 \text{ V}^*$, $V_{in} \le V_{SS} + 0.2 \text{ V}$ or $\ge V_{CC} - 0.2 \text{ V}$, $V_{CC} = \text{MAX}$, $f = 0 \text{ MHz}$)	I _{SB2}	-	20	mA
Output Low Voltage (I _{OL} = 8.0 mA)	V _{OL}	_	0.4	V
Output High Voltage (IOH = - 4.0 mA)	V _{OH}	2.4		V

POWER SUPPLY CURRENTS

Parameter	Symbol	- 15	- 20	- 25	Unit
AC Active Supply Current (I _{out = 0 mA} , V _{CC} = Max, f = f _{max})	ICCA	155	145	135	mA
AC Standby Current ($\overline{E} = V_{IH}, V_{CC} = MAX, f = f_{max}$)	ISB1	50	45	40	mA

^{*} V_{IL} (min) = -0.5 V dc; V_{IL} (min) = -2.0 V ac (pulse width ≤ 20 ns) ** V_{IH} (max) = V_{CC} + 0.3 V dc; V_{IH} (max) = V_{CC} + 2.0 V ac (pulse width ≤ 20 ns)

CAPACITANCE (f = 1 MHz, dV = 3 V, T_A = 25°C, Periodically sampled rather than 100% tested)

Characteristic	Symbol	Max	Unit
Address and Data Input Capacitance	C _{in}	6	pF
Control Pin Input Capacitance $(\overline{E}, \overline{G}, \overline{W})$	C _{in}	6	pF
Output Capacitance	C _{out}	8	pF

^{*}For devices with multiple chip enables, $\overline{E1}$ and E2 are represented by \overline{E} in this data sheet. E2 is of opposite polarity to \overline{E}

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to +70°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level 1.5 V	Output Timing Measurement Reference Level 1.5 V
Input Pulse Levels 0 to 3.0 V	Output Load Figure 1A Unless Otherwise Noted
Input Rise/Fall Time 5 ns	


READ CYCLE (See Notes 1 and 2)

	Syn	Symbol -15		15	-20		-25			
Parameter	Std.	Alt.	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	tAVAV	tRC	15	_	20	-	25	-	ns	3
Address Access Time	tAVQV	tAA	_	15	_	20	_	25	ns	
Enable Access Time	†ELQV	tACS	_	15	_	20	_	25	ns	4
Output Enable Access Time	tGLQV	^t OE	_	8	_	10	_	12	ns	
Output Hold from Address Change	tAXQX	tон	4	_	4	_	4	_	ns	
Enable Low to Output Active	†ELQX	tCLZ	4	_	4	_	4	_	ns	5,6,7
Enable High to Output High-Z	tEHQZ	tCHZ	0	8	0	9	0	10	ns	5,6,7
Output Enable Low to Output Active	tGLQX	toLZ	0	_	0	_	0	_	ns	5,6,7
Output Enable High to Output High-Z	tGHQZ	tonz	0	7	0	8	0	10	ns	5,6,7
Power Up Time	†ELICCH	tpU	0	_	0	_	0	_	ns	
Power Down Time	†EHICCL	tPD		15	-	20	_	25	ns	


NOTES: 1. W is high for read cycle.

- 2. For devices with multiple chip enables, $\overline{\text{E1}}$ and $\overline{\text{E2}}$ are represented by $\overline{\text{E}}$ in this data sheet. $\overline{\text{E2}}$ is of opposite polarity to $\overline{\text{E}}$.
- 3. All timings are referenced from the last valid address to the first transitioning address.
- 4. Addresses valid prior to or coincident with E going low.
- At any given voltage and temperature, t_{EHQZ} max is less than t_{ELQX} (min), and t_{GHQZ} (max) is less than t_{GLQX} (min), both for a given device and from device to device.
- 6. Transition is measured \pm 500 mV from steady-state voltage with load of Figure 1B.
- 7. This parameter is sampled and not 100% tested.
- 8. Device is continuously selected ($\overline{E} = V_{IL}$, $E2 = V_{IH}$, $\overline{G} = V_{IL}$).

READ CYCLE 1 (See Note 8)



READ CYCLE 2 (See Notes 2 and 4)



AC TEST LOADS




Figure 1A

Figure 1B

TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

WRITE CYCLE 1 (W Controlled, See Notes 1, 2, and 3)

	Sym	ibol	- 15		- 20		- 25			
Parameter	Std.	Alt.	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tavav	twc	15		20	_	25		ns	4
Address Setup Time	†AVWL	†AS	0	_	0		0	_	ns	
Address Valid to End of Write	tavwh	tAW	12	_	15	_	20	_	ns	
Write Pulse Width	tWLWH, tWLEH	tWP	12	-	15	-	20	-	ns	
Write Pulse Width, G High	tWLWH, tWLEH	tWP	10	_	12	_	15	_	ns	5
Data Valid to End of Write	tDVWH	tDW	7	_	8	_	10	_	ns	
Data Hold Time	twhox	^t DH	0	_	0	_	0	_	ns	
Write Low to Output High-Z	twLQZ	twz	0	7	0	8	0	10	ns	6,7,8
Write High to Output Active	tWHQX	tow	4	_	4	_	4	_	ns	6,7,8
Write Recovery Time	tWHAX	twR	0		0	_	0	_	ns	

WRITE CYCLE 2 (E Controlled, See Notes 1, 2, and 3)

	Syn	Symbol – 15		15	_	20	- 25			
Parameter	Std.	Alt.	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tavav	twc	15		20	_	25	_	ns	4
Address Setup Time	tAVEL	tAS	0		0		0	_	ns	
Address Valid to End of Write	tAVEH	tAW	12	_	15	_	20	_	ns	
Enable to End of Write	tELEH,	tcw	10	-	12	_	15	-	ns	9,10
Data Valid to End of Write	†DVEH	tDW	7	_	8	_	10	_	ns	
Data Hold Time	tEHDX	tDH	0		0		0		ns	
Write Recovery Time	tEHAX	twR	0		0	_	0	_	ns	


NOTES: 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.

- 2. For devices with multiple chip enables, $\overline{E1}$ and E2 are represented by \overline{E} in this data sheet. E2 is of opposite polarity to \overline{E} .
- 3. For Output Enable devices, if G goes low coincident with or after W goes low, the output will remain in a high impedance state.


 4. All timings are referenced from the last valid address to the first transitioning address.

- A. An infinity and reference in the first value accesses to the instituting access.
 For Output Enable devices, if Ḡ ≥ V_{IH}, the output will remain in a high impedance state.
 At any given voltage and temperature, t_{WLOZ} max is less than t_{WHOX} min, both for a given device and from device to device.
 Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B.
- 8. This parameter is sampled and not 100% tested.
- 9. If \overline{E} goes low coincident with or after \overline{W} goes low, the output will remain in a high impedance state.
- 10. If \overline{E} goes high coincident with or before \overline{W} goes high, the output will remain in a high impedance state.


WRITE CYCLE 1 (W Controlled, See Notes 1 and 2)



WRITE CYCLE 2 (E Controlled, See Notes 1 and 2)



ORDERING INFORMATION (Order by Full Part Number)



Package (P = 300 mil Plastic DIP, J = 300 mil SOJ)

MOTOROLA SEMICONDUCTOR TECHNICAL DATA

64K x 4 Bit Static RAMs

The MCM62L08 and MCM62L09 are 262,144 bit static random access memory devices organized as 65,536 words of 4 bits fabricated using high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides for greater reliability.


The MCM62L08 and MCM62L09 draw low current in stand-by mode which makes them ideal for applications with low power battery backup.

The MCM62L09 has both chip enable (\overline{E}) and output enable (\overline{G}) inputs, allowing greater system flexibility. Either input, when high, will force the outputs to the high impedance

The MCM62L08 is available in a 300-mil, 24-lead plastic dual-in-line package and a 24-lead 300-mil plastic SOJ package, both with the JEDEC standard pinout.


The MCM62L09 is available in a 300-mil, 28-lead plastic dual-in-line package and a 28-lead 300-mil plastic SOJ package, both with the JEDEC standard pinout.

- Single 5.0 V ±10% Power Supply
- Fully Static—No Clock or Timing Strobes Necessary
- Fast Access Time: 20/25/35 ns
- Fully TTL-Compatible—Three-State Data Output
- Low Power Operation: 100 μA Maximum CMOS Standby 120/120/110 mA Maximum Active ac
- High Board Density SOJ Package Available



PIN NAMES								
$ \begin{array}{llllllllllllllllllllllllllllllllllll$	Ē Chip Enable NC No Connection V _{CC} + 5.0 V Power Supply V _{SS} Ground							

MCM62L08 MCM62L09



PIN ASSIGNMENT							
MCM62L08							
A0 [1 • 24	D v _{cc}					
A1 [2 23	A15					
A2 [3 22	A14					
A3 [4 21	A13					
A4 [5 20	A12					
A5 [6 19	A11					
A6 [7 18	A10					
A7 [8 17	DQ0					
A8 [9 16	DQ1					
A9 [I	DQ2					
Ē		DQ3					
V _{SS} [12 13	Þ₩					
MCM62L09		, 1					
NC [1 • 28	b v _{cc}					
A0 [2 27	A15					
A1 [3 26	A14					
A2 [4 25	A13					
A3 [5 24	A12					
A4 [6 23	A11					
A5 [7 22	A10					
A6 [NC					
A7 [9 20	NC					
A8 [1	DQ0					
A9 [l	DQ1					
Ē[DQ2					
<u></u> <u>a</u> [l	DQ3					
v _{SS} [14 15	D₩ 					

MCM62L08 TRUTH TABLE

Ē	w	Mode	V _{CC} Current	Output	Cycle
Н	Х	Not Selected	I _{SB1} , I _{SB2}	High-Z	
L	Н	Read	ICCA	Dout	Read Cycle
L	L	Write	ICCA	High-Z	Write Cycle

MCM62L09 TRUTH TABLE

	Ē	G	W	Mode	V _{CC} Current	I/O Pin	Cycle
	Н	Х	Х	Not Selected	ISB1, ISB2	High-Z	
	L	Н	Н	Output Disabled	ICCA	High-Z	_
1	L	L	Н	Read	ICCA	Dout	Read Cycle
1	L	Х	L	Write	ICCA	High-Z	Write Cycle

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to +7.0	٧
Voltage Relative to V _{SS} for Any Pin Except V _{CC}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	V
Output Current (per I/O)	l _{out}	± 20	mA
Power Dissipation (T _A = 25°C)	PD	1.0	W
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Operating Temperature	TA	0 to +70	°C
Storage Temperature	T _{stg}	- 55 to +125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERAT-ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V
Input High Voltage	V _{IH}	2.2	_	V _{CC} + 0.3	V
Input Low Voltage	V _{IL}	- 0.5*		0.8	٧

 $^{^*}$ V_{IL} (min) = -0.5 V dc; V_{IL} (min) = -3.0 V ac (pulse width ≤ 20 ns)

DC CHARACTERISTICS

Parameter		Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})		likg(I)	_	± 1.0	μА
Output Leakage Current ($\overline{E} = V_{IH}$, $V_{out} = 0$ to V_{CC}), or $\overline{G} = V_{IH}$		l _{lkg(O)}	_	± 1.0	μА
AC Supply Current (I _{out} = 0 mA, f = f _{max} , V _{CC} = Max)	$(t_{AVAV} = 20 \text{ ns})$ $(t_{AVAV} = 25 \text{ ns})$ $(t_{AVAV} = 35 \text{ ns})$	ICCA	_	120 120 110	mA
TTL Standby Current ($\overline{E} = V_{IH}$, $f = f_{max}$, $V_{CC} = Max$)		ISB1		20	mA
CMOS Standby Current ($\overline{E} \ge V_{CC} - 0.2$ V, all other pins $V_{in} \ge V_{CC} - V_{in} \le V_{SS} + 0.2$ V, f = 0 MHz)	– 0.2 V or	I _{SB2}	_	100	μА
Output Low Voltage (I _{OL} = 8.0 mA)		V _{OL}	_	0.4	V
Output High Voltage (I _{OH} = - 4.0 mA)		VOH	2.4		V

$\textbf{CAPACITANCE} \text{ (f = 1.0 MHz, dV = 3.0 V, T}_{A} = 25^{\circ}\text{C}, \text{ Periodically Sampled Rather Than 100\% Tested)}$

Characteristic	Symbol	Max	Unit
Input Capacitance	C _{in}	6	pF
I/O Capacitance	Ciro	8	pΕ

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5 V \pm 10%, T _A = 0 to + 70°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level 1.5 V Input Pulse Levels 0 to 3.0 V

Output Timing Measurement Reference Level 1.5 V Output Load Figure 1A Unless Otherwise Noted

READ CYCLE (See Note 1)


		Sym	nbol		L08-20 L09-20		L08-25 L09-25		L08-35		
Parameter		Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Time		†AVAV	tRC	20	_	25	_	35	_	ns	2
Address Access Time		†AVQV	tAA		20	_	25		35	ns	
Enable Access Time		tELQV	†ACS		20	_	25	_	35	ns	3
Output Hold from Address Cha	nge	†AXQX	tон	5	_	5	_	5	_	ns	
Output Enable Access Time MCM62L09		tGLQV	t _{OE}	_	10	_	12	_	15	ns	
Output Enable Low to Output Active	MCM62L09	^t GLQX	^t LZ	0	_	0	_	0		ns	4,5,6
Output Enable High to MCM62L09 Output High-Z		^t GHQZ	^t HZ	0	8	0	10	0	15	ns	4,5,6
Enable Low to Output Active		tELQX	tLZ	5		5	_	5	_	ns	4,5,6
Enable High to Output High-Z		t _{EHQZ}	tHZ	0	8	0	10	0	15	ns	4,5,6
Power Up Time		^t ELICCH	tpU	0	_	0	_	0	_	ns	
Power Down Time		^t EHICCL	tPD		20		25		35	ns	

NOTES: 1. W is high for read cycle.

- 2. All read cycle timing is referenced from the last valid address to the first transitioning address.
- 3. Addresses valid prior to or coincident with E going low.
- 4. At any given voltage and temperature, teHQZ max is less than teLQX min, and tGHQZ max is less than tGLQX min, both for a given device and from device to device.

 5. Transition is measured 500 mV from steady-state voltage with load of Figure 1B.

- 6. This parameter is sampled and not 100% tested. 7. Device is continuously selected $\overline{E}=V_{\parallel}L$ and $\overline{G}=V_{\parallel}L$ (MCM62L09 only).



MOTOROLA MEMORY DATA

WRITE CYCLES 1 & 2 (See Note 1)

	Syn	1 -		MCM62L08-20 MCM62L08-25 MCM62L09-25		MCM62L08-35 MCM62L09-35				
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tavav	twc	20	_	25	_	35	_	ns	2
Address Setup to Write Low Address Setup to Enable Low	tavwl tavel	†AS	0	_	0	_	0	_	ns	
Address Valid to Write High Address Valid to Enable High	tAVWH tAVEH	tAW	15	_	20	_	30	_	ns	
Data Valid to Write High Data Valid to Enable High	tDVWH tDVEH	tDW	8		10	_	15	_	ns	
Data Hold From Write High Data Hold From Enable High	tWHDX tEHDX	^t DH	0	_	0	_	0	_	ns	
Write Recovery Time Enable Recovery Time	tWHAX tEHAX	twR	0	_	0	-	0	_	ns	
Enable to End of Write	tELWH tELEH	tcw	15	_	20	_	30	_	ns	7,8
Write Pulse Width	tWLWH tWLEH	tWP	15	_	20	_	30	_	ns	
Write Low to Output High-Z	tWLQZ	twz	0	8	0	10	0	15	ns	3,4,5,6
Write High to Output Active	twHQX	tow	5		5		5		ns	3,4,5,6

NOTES: 1. A write cycle starts at the last transition of a low $\overline{\mathbb{E}}$ or a low $\overline{\mathbb{W}}$. A write cycle ends at the earliest transition of a high $\overline{\mathbb{E}}$ or high $\overline{\mathbb{W}}$.

- 2. All write cycle timing is referenced from the last valid address to the first transitioning address.
- 3. Transition is measured 500 mV from steady state voltage with load of Figure 1B.
- 4. These parameters are periodically sampled and not 100% tested.
- 5. At any given voltage and temperature, twLoz max is less than twHQX min both for a given device and from device to device.


 6. MCM62L09, if G goes low coincident with or after W goes low, the output will remain in a high-impedance state.

- 7. If \overline{E} goes low coincident with or after \overline{W} goes low, the output will remain in a high-impedance condition.

 8. If \overline{E} goes high coincident with or before \overline{W} goes high, the output will remain in a high-impedance condition.

WRITE CYCLE 1 (W Controlled) ^tavav A (ADDRESS) twhax t_{AVWH} E (CHIP ENABLE) ^tWLWH tWLEH. W (WRITE ENABLE) tAVWL †DVWH twhdx D (DATA IN) DATA VALID twi oz HIGH-Z Q (DATA OUT)

WRITE CYCLE 2 (E Controlled)




DATA RETENTION CHARACTERISTICS (T_A = 0 to + 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
V _{CC} for Data Retention (E ≥ V _{CC} – 0.2 V)	V _{DR}	2	_	-	٧
Data Retention Current ($\overline{E} \ge V_{CC} - 0.2 \text{ V}$, $V_{CC} = 3.0 \text{ V}$, all other pins $V_{in} \ge V_{CC} - 0.2 \text{ V}$ or $V_{in} \le V_{CS} + 0.2 \text{ V}$, $f = 0 \text{ MHz}$)	ICCDR	_	_	50	μА
Chip Disable to Data Retention Time	†CDR	0	_	_	ns
Operation Recovery Time	t _{rec}	tavav*	_		ns

^{*}t_{AVAV} = Read Cycle Time

DATA RETENTION MODE



AC TEST LOADS + 5 V + 5 V 480 Ω 480 Ω 255Ω 255Ω 5 pF (INCLUDING 30 pF (INCLUDING SCOPE AND JIG) SCOPE AND JIG) Figure 1A Figure 1B

TIMING PARAMETER ABBREVIATIONS

X X X Xsignal name from which interval is defined transition direction for first signal signal name to which interval is defined transition direction for second signal

The transition definitions used in this data sheet are:

H=transition to high

L=transition to low V=transition to valid


X=transition to invalid or don't care

Z=transition to off (high impedance)

TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

ORDERING INFORMATION (Order by Full Part Number)




64K x 4 Bit Fast Static RAM With Output Enable


The MCM6209 is fabricated using Motorola's high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides for greater reliability.


This device meets JEDEC standards for functionality and pinout, and is available in plastic dual-in-line and plastic small-outline J-leaded packages.

- Single 5 V ±10% Power Supply
- Fully Static No Clock or Timing Strobes Necessary
- Fast Access Times: 15, 20, and 25 ns
- Equal Address and Chip Enable Access Times
- Output Enable (G) Feature for Increased System Flexibility and to Eliminate Bus Contention Problem.
- Low Power Operation: 135 -155 mA Maximum ac
- Fully TTL-Compatible Three-State Output



MCM6209





PIN I	NAMES
DQ0—DQ3 W G E NC V _{CC} Pc	Chip Enable No Connection

TRUTH TABLE

Ē	G	W	Mode	V _{CC} Current	Output	Cycle
Н	Х	Х	Not Selected	I _{SB1} , I _{SB2}	High-Z	-
L	н	н	Output Disabled	ICCA	High-Z	-
L	L	Н	Read	ICCA	D _{out}	Read Cycle
L	L	L	Write	ICCA	High-Z	Write Cycle

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage Relative to V _{SS}	Vcc	- 0.5 to + 7.0 V	٧
Voltage Relative to V _{SS} For Any Pin Except V _{CC}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	٧
Output Current (Per I/O)	lout	± 30	mA
Power Dissipation	PD	1.0	W
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperature—Plastic	T _{sta}	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERAT-ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(VCC = 5.0 V \pm 10%, $T_{\mbox{\scriptsize A}}$ = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
Input High Voltage	V _{IH}	2.2	_	V _{CC} + 0.3**	V
Input Low Voltage	V _{IL}	- 0.5*	_	0.8	V

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	l _{ikg(I)}		± 1.0	μΑ
Output Leakage Current ($\overline{E} = V_{IH}$ or $G = V_{IH}$, $V_{out} = 0$ to V_{CC})	llkg(O)		± 1.0	μΑ
Standby Current ($\overline{E} \ge V_{CC} - 0.2 \text{ V}$, $V_{in} \le V_{SS} + 0.2 \text{ V}$, or $\ge V_{CC} - 0.2 \text{ V}$ $V_{CC} = MAX$, $f = 0 \text{ MHz}$)	I _{SB2}		20	mA
Output Low Voltage (I _{OL} = 8.0 mA)	V _{OL}	_	0.4	V
Output High Voltage (IOH = - 4.0 mA)	V _{OH}	2.4	_	V

POWER SUPPLY CURRENTS

Parameter	Symbol	- 15	- 20	- 25	Unit
AC Active Supply Current (I _{out} = 0 mA, V _{CC} = Max, f = f _{max})		155	145	135	mA
AC Standby Current (E = V _{IH} , V _{CC} = Max, f = f _{max})	I _{SB1}	50	45	40	mA

^{*} V_{IL} (min) = -0.5 V dc; V_{IL} (min) = -2.0 V ac (pulse width \leq 20 ns) ** V_{IH} (max) = V_{CC} + 0.3 V dc; V_{IH} (max) = V_{CC} + 2.0 V ac (pulse width \leq 20 ns)

CAPACITANCE (f = 1 MHz, dV = 3 V, T_A = 25°C, Periodically sampled rather than 100% tested)

Characteristic	Symbol	Max	Unit
Address and Data Input Capacitance	C _{in}	6	pF
Control Pin Input Capacitance (E,G,W)	C _{in}	6	pF
Output Capacitance	C _{out}	8	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5 V \pm 10\%, T_A = 0 \text{ to } +70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

Input Timing Measurement Reference Level 1.5 V	Output Timing Measurement Reference Level 1.5 V
Input Pulse Levels 0 to 3 V	Output Load Figure 1A Unless Otherwise Noted
Input Rise/Fall Time 5 ns	


READ CYCLE

	Sym	lodr	- 15		_	20	- 25			
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	†AVAV	tRC	15	_	20	_	25	_	ns	3
Address Access Time	†AVQV	t _{AA}	_	15	_	20	_	25	ns	
Enable Access Time	^t ELQV	†ACS	_	15	_	20	_	25	ns	4
Output Enable Access Time	[†] GLQV	^t OE	_	8	_	10	Γ-	12	ns	
Output Hold from Address Change	†AXQX	tОН	4	_	4	_	4	_	ns	
Enable Low to Output Active	^t ELQX	†CLZ	4	-	4	_	4	T -	ns	5,6,7
Output Enable Low to Output Active	†GLQX	^t OLZ	0	_	0	_	0	T -	ns	5,6,7
Enable High to Output High-Z	^t EHQZ	tCHZ	0	8	0	9	0	10	ns	5,6,7
Output Enable High to Output High-Z		^t OHZ	0	7	0	8	0	10	ns	5,6,7
Power Up Time		tpu	0	<u> </u>	0	_	0	<u> </u>	ns	
Power Down Time	†EHICCL	t _{PD}	_	15	_	20	_	25	ns	


NOTES:

- 1. W is high for read cycle.
- 2. For devices with multiple chip enables, $\overline{E1}$ and E2 are represented by \overline{E} in this data sheet. E2 is of opposite polarity to \overline{E} .
- 3. All timings are referenced from the last valid address to the first transitioning address.
- 4. Addresses valid prior to or coincident with $\overline{\mathsf{E}}$ going low.
- $5. \ \ \, \text{At any given voltage and temperature, } \\ t_{\text{EHQZ}} \\ \text{max} < t_{\text{ELQX}} \\ \text{min, and } \\ t_{\text{GHQZ}} \\ \text{max} < t_{\text{GLQX}} \\ \text{min, both for a given device and from device to the state of the$
- Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B.
 This parameter is sampled and not 100% tested.
- 8. Device is continuously selected. $\overline{E} \leq V_{|L}$ and $\overline{G} \leq V_{|L}.$

READ CYCLE 1 (See Note 8)



READ CYCLE 2 (See Notes 2 and 4)



AC TEST LOADS




Figure 1A

Q 480 Ω 255 Ω 5 pF (INCLUDING SCOPE AND JIG)

TIMING PARAMETER ABBREVIATIONS

signal name from which interval is defined transition direction for first signal signal name to which interval is defined transition direction for second signal

The transition definitions used in this data sheet are:

- H = transition to high
- L = transition to low
- V = transition to valid X = transition to invalid or don't care
- Z = transition to off (high impedance)

TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device output will be valid no later than that time.

WRITE CYCLE 1 (W Controlled) (See Notes 1, 2, and 3)

	Syn	lodr	-	15	~20			-25		
Parameter		Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	†AVAV	twc	15	_	20	_	25	-	ns	4
Address Setup Time	†AVWL	†AS	0	_	0	_	0	-	ns	
Address Valid to End of Write	†AVWH	tAW	12	_	15	_	20	_	ns	
Write Pulse Width	twlwh, twleh	tWP	12	-	15	-	20	-	ns	
Write Pulse Width, High (Output Enable devices)	twlwh, twleh	twp	10	-	12	-	15	-	ns	5
Data Valid to End of Write	tDVWH	t _{DW}	7	-	8	_	10	-	ns	
Data Hold Time	†whdx	^t DH	0	_	0	_	0	-	ns	
Write Low to Output High-Z	tWLQZ	†WZ	0	7	0	8	0	10	ns	6,7,8
Write High to Output Active	twhqx	tow	4	_	4	_	4	-	ns	6,7,8
Write Recovery Time	twhax	twR	0	-	0	_	0	-	ns	


WRITE CYCLE 2 (E Controlled) (See Notes 1, 2 and 3)

Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	†AVAV	twc	15	_	20	_	25	_	ns	4
Address Setup Time	†AVEL	tAS	0	_	0	 	0	_	ns	
Address Valid to End of Write	t _{AVEH}	†AW	12	_	15	_	20	_	ns	
Enable to End of Write	^t ELEH, ^t ELWH	tcw	10	-	12	-	15	-	ns	9,10
Data Valid to End of Write	†DVEH	t _{DW}	7	_	8	_	10	_	ns	
Data Hold Time	tEHDX	t _{DH}	0	_	0	_	0	_	ns	
Write Recovery Time	t _{EHAX}	twR	0	_	0	_	0	_	ns	


NOTES:

- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- 2. For devices with multiple chip enables, $\overline{E1}$ and E2 are represented by \overline{E} in this data sheet. E2 is of opposite polarity to \overline{E} .
- 3. For Output Enable devices, if \overline{G} goes low coincident with or after \overline{W} goes low, the output will remain in a high-impedance state.
- 4. All timings are referenced from the last valid address to the first transitioning address.
- 5. For Output Enable devices, if $\overline{G} \ge V_{IH}$, the output will remain in a high-impedance state.
- 6. At any given voltage and temperature, twLOG max < twHOX min, both for a given device and from device to device.
- 7. Transition is measured \pm 500 mV from steady-state voltage with load of Figure 1B.
- 8. This parameter is sampled and not 100% tested.
- If E goes low coincident with or before W goes high, the output will remain in a high-impedance state.
 If E goes high coincident with or before W goes high, the output will remain in a high-impedance state.


WRITE CYCLE 1 (See Note 2)



WRITE CYCLE 2 (See Note 2)



ORDERING INFORMATION (Order by Full Part Number)



MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Advance Information


64K x 4 Bit Fast Static RAM With Output Enable

The MCM6209C is fabricated using Motorola's high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides for greater reliability.


This device meets JEDEC standards for functionality and pinout, and is available in plastic dual-in-line and plastic small-outline J-leaded packages.


- Single 5 V ±10% Power Supply
- Fully Static No Clock or Timing Strobes Necessary
- Fast Access Times: 15, 20, and 25 ns
- Equal Address and Chip Enable Access Times
- Output Enable (G) Feature for Increased System Flexibility and to Eliminate Bus Contention Problem
- Low Power Operation: 135 –155 mA Maximum ac
- Fully TTL Compatible Three -State Output

BLOCK DIAGRAM



MCM6209C





PIN NAMES
A0-A15 Address Input DQ0-DQ3 Data Input/Data Output W Write Enable G Output Enable E Chip Enable NC No Connection V _{CC} Power Supply (+ 5 V) V _{SS} Ground

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

TRUTH TABLE (X = don't care)

Ē	G	W	Mode	V _{CC} Current	Output	Cycle
Н	X	Х	Not Selected	ISB1, ISB2	High-Z	-
L	н	н	Output Disabled	ICCA	High-Z	-
L	L	Н	Read	ICCA	D _{out}	Read Cycle
L	Х	L	Write	ICCA	High-Z	Write Cycle

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to + 7.0 V	٧
Voltage Relative to V _{SS} For Any Pin Except V _{CC}	V _{in} , V _{out}	-0.5 to V _{CC} + 0.5	٧
Output Current	lout	± 20	mA
Power Dissipation	PD	1.0	W
Temperature Under Bias (T _A = 25°C)	Tbias	- 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperature — Plastic	T _{sta}	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERAT-ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
Input High Voltage	V _{IH}	2.2	_	V _{CC} + 0.3**	٧
Input Low Voltage	V _{IL}	- 0.5*	_	0.8	V

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	likg(i)		± 1.0	μΑ
Output Leakage Current ($\overline{E} = V_{IH}$ or $G = V_{IH}$, $V_{out} = 0$ to V_{CC})	llkg(O)	_	± 1.0	μА
Standby Current ($\overline{E} \ge V_{CC} - 0.2 \text{ V}^*$, $V_{in} \le V_{SS} + 0.2 \text{ V}$, or $\ge V_{CC} - 0.2 \text{ V}$, $V_{CC} = \text{MAX}$, $f = 0 \text{ mHz}$)	SB2	-	20	mA
Output Low Voltage (I _{OL} = 8.0 mA)	V _{OL}	_	0.4	٧
Output High Voltage (IOH = -4.0 mA)	V _{OH}	2.4	_	V

POWER SUPPLY CURRENTS

Parameter		- 15	- 20	- 25	Unit
AC Active Supply Current (I _{out = 0 mA} , V _{CC} = Max, f = f _{max})	ICCA	155	145	135	mA
AC Standby Current ($\overline{E} = V_{1H}$, $V_{CC} = MAX$, $f = f_{max}$)	I _{SB1}	50	45	40	mA

^{*} V_{IL} (min) = -0.5 V dc; V_{IL} (min) = -2.0 V ac (pulse width ≤ 20 ns) ** V_{IH} (max) = V_{CC} + 0.3 V dc; V_{IH} (max) = V_{CC} + 2.0 V ac (pulse width ≤ 20 ns)

CAPACITANCE (f = 1 MHz, dV = 3 V, TA = 25°C, Periodically sampled rather than 100% tested)

Characteristic	Symbol	Max	Unit
Address and Data Input Capacitance	C _{in}	6	pF
Control Pin Input Capacitance $(\widetilde{E},\widetilde{G},\overline{W})$	C _{in}	6	pF
Output Capacitance	C _{out}	8	pF

^{*}For devices with multiple chip enables, $\overline{E1}$ and E2 are represented by \overline{E} in this data sheet. E2 is of opposite polarity to \overline{E}

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to} + 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

Input Timing Measurement Reference Level 1.5 V	Output Timing Measurement Reference Level 1.5 V
Input Pulse Levels 0 to 3.0 V	Output Load Figure 1A Unless Otherwise Noted
Input Rise/Fall Time 5 ns	


READ CYCLE (See Notes 1 and 2)

	Symbol - 15		15	-:	20	_	25			
Parameter	Std.	Alt.	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	tAVAV	^t RC	15	_	20	_	25	_	ns	3
Address Access Time	†AVQV	†AA	_	15	-	20	_	25	ns	
Enable Access Time	tELQV	tACS	_	15	_	20	_	25	ns	4
Output Enable Access Time	†GLQV	^t OE	_	8	_	10	_	12	ns	
Output Hold from Address Change	tAXQX	tОН	4	_	4	_	4	_	ns	5,6,7
Enable Low to Output Active	tELQX	^t CLZ	4	_	4	_	4	_	ns	5,6,7
Enable High to Output High-Z	tEHQZ	t _{CHZ}	0	8	0	9	0	10	ns	5,6,7
Output Enable Low to Output Active	tGLQX	tOLZ	0	_	0	_	0	_	ns	5,6,7
Output Enable High to Output High-Z	tGHQZ	tOHZ	0	7	0	8	0	10	ns	5,6,7
Power Up Time	^t ELICCH	^t PU	0	_	0	_	0	_	ns	
Power Down Time	tEHICCL	t _{PD}	_	15	_	20	_	25	ns	


NOTES: 1. W is high for read cycle.

- 2. For devices with multiple chip enables, $\overline{E1}$ and E2 are represented by \overline{E} in this data sheet. E2 is of opposite polarity to \overline{E} .
- 3. All timings are referenced from the last valid address to the first transitioning address.
- 4. Addresses valid prior to or coincident with E going low.
- 5. At any given voltage and temperature, teHQZ max is less than teLQX (min), and teHQZ (max) is less than teLQX (min), both for a given device and from device to device.
- 6. Transition is measured \pm 500 mV from steady-state voltage with load of Figure 1B.
- This parameter is sampled and not 100% tested.
 Device is continuously selected (\(\tilde{E} = V_{|L}, E2 = V_{|H}, \tilde{G} = V_{|L} \).

READ CYCLE 1 (See Note 8)



READ CYCLE 2 (See Notes 2 and 4)



AC TEST LOADS

Figure 1A




Figure 1B

TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

WRITE CYCLE 1 (W Controlled, See Notes 1, 2, and 3)

	Sym	Symbol - 15		_:	20	_	25			
Parameter	Std.	Alt.	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	†AVAV	twc	15	_	20	_	25	-	ns	4
Address Setup Time	†AVWL	†AS	0	_	0		0	_	ns	
Address Valid to End of Write	tavwh	t _{AW}	12	_	15	_	20	_	ns	
Write Pulse Width	tWLWH, tWLEH	tWP	12	-	15	_	20	-	ns	
Write Pulse Width, G High	tWLWH, tWLEH	tWP	10	-	12	-	15	-	ns	5
Data Valid to End of Write	tDVWH	t _{DW}	7	_	8	-	10	_	ns	
Data Hold Time	twhox	tDH	0	l –	0	_	0	-	ns	
Write Low to Output High-Z	twLQZ	twz	0	7	0	8	0	10	ns	6,7,8
Write High to Output Active	twhqx	tow	4	_	4	_	4	_	ns	6,7,8
Write Recovery Time	twhax	twr	0	-	0	_	0		ns	

WRITE CYCLE 2 (E Controlled, See Notes 1, 2, and 3)


	Syn	Symbol -		- 15 -		- 20		25		ĺ
Parameter	Std.	Alt.	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	†AVAV	twc	15	_	20	_	25	_	ns	4
Address Setup Time	†AVEL	†AS	0	_	0	_	0	_	ns	
Address Valid to End of Write	† _{AVEH}	taw	12	_	15	_	20	_	ns	
Enable to End of Write	teleh, telwh	tcw	10	-	12	-	15	-	ns	9,10
Data Valid to End of Write	†DVEH	tDW	7	_	8	_	10	_	ns	
Data Hold Time	t _{EHDX}	tDH	0	_	0	_	0	_	ns	
Write Recovery Time	tEHAX	twn	0	_	0	_	0	_	ns	

- NOTES: 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
 - 2. For devices with multiple chip enables, $\overline{E1}$ and E2 are represented by \overline{E} in this data sheet. E2 is of opposite polarity to \overline{E} .
 - 3. For Output Enable devices, if \overline{G} goes low coincident with or after \overline{W} goes low, the output will remain in a high impedance state.
 - 4. All timings are referenced from the last valid address to the first transitioning address.
 - 5. For Output Enable devices, if $\overline{G} \ge V_{IH}$, the output will remain in a high impedance state.
 - 6. At any given voltage and temperature, t_{WLQZ} max is less than t_{WHQX} min, both for a given device and from device to device. 7. Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B.


 - 8. This parameter is sampled and not 100% tested.

 - If E goes low coincident with or after W goes low, the output will remain in a high impedance state.
 If E goes high coincident with or before W goes high, the output will remain in a high impedance state.


WRITE CYCLE 1 (W Controlled, See Notes 1 and 2)



WRITE CYCLE 1 (E Controlled, See Notes 1 and 2)



ORDERING INFORMATION (Order by Full Part Number)



Package (P = 300 mil Plastic DIP, J = 300 mil SOJ)

Full Part Numbers- MCM6209CP15 MCM6209CJ15 MCM6209CJ15R2 MCM6209CP20 MCM6209CJ20 MCM6209CJ20R2 MCM6209CJ25R2

MOTOROLA SEMICONDUCTOR TECHNICAL DATA

128K × 8 Bit Static Random Access Memory


The MCM6226 is a 1,048,576 bit static random-access memory organized as 131,072 words of 8 bits, fabricated using high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes while CMOS circuitry reduces power consumption and provides for greater reliability.

The MCM6226 is equipped with both chip enable $(\overline{E_1}$ and $E_2)$ and output enable (\overline{G}) pins, allowing for greater system flexibility and eliminating bus contention problems.

The MCM6226 is available in a 400-mil, 32-lead surface-mount SOJ package.


- Single 5 V ± 10% Power Supply
- Fast Access Time: 25/30 ns
- · Equal Address and Chip Enable Access Time
- · All Inputs and Outputs are TTL Compatible
- · Three State Outputs
- Low Power Operation: 170/165 mA Maximum, Active ac

BLOCK DIAGRAM



MCM6226





PIN NAMES
A0-A16 Address Inputs
Write Enable
G Output Enable
E ₁ , E ₂ Chip Enables
DQ0-DQ7 Data Inputs/Outputs
NC No Connect
V _{CC} · · · · · · · · · + 5 V Power Supply
V _{CC} + 5 V Power Supply V _{SS} Ground

5

MCM6226 TRUTH TABLE

E ₁	E ₂	G	W	Mode	I/O Pin	Cycle	Current
Н	Х	Х	Х	Not Selected	High-Z		ISB1, ISB2
Х	L	Х	Х	Not Selected	High-Z		I _{SB1} , I _{SB2}
L	Н	Н	Н	Output Disabled	High-Z	_	ICCA
L	Н	L	Н	Read	D _{out}	Read	ICCA
L	Н	Х	L	Write	D _{in}	Write	ICCA

H = High, L = Low, X = Don't Care

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higherthan maximum rated voltages to these high-impedance circuits.

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage Relative to V _{SS}	Vcc	- 0.5 to 7.0	٧
Voltage Relative to V _{SS} for any Pin Except V _{CC}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	٧
Output Current (per I/O)	lout	± 20	mA
Power Dissipation (T _A = 25°C)	PD	1.1	W
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperature	T _{stg}	- 55 to + 150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

Functional operation should be restricted to RECOMMENDED OPERATING
CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to} + 70^{\circ}\text{C}, \text{Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage (Operating Voltage Range)	v _{cc}	4.5	5.5	٧
Input High Voltage	V _{IH}	2.2	V _{CC} + 0.3	٧
Input Low Voltage	V _{IL}	~ 0.5*	8.0	٧

 $^{*}V_{IL}$ (min) = -0.5 V_{DC} ; V_{IL} (min) = -2.0 V_{AC} (pulse width \leq 20 ns); V_{IH} (max) = V_{CC} + 2 V_{AC} (pulse width \leq 20 ns).

DC CHARACTERISTICS AND SUPPLY CURRENTS

Parameter		Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})		likg(i)	_	±1	μА
Output Leakage Current ($\overline{E}^* = V_{IH}$, $V_{out} = 0$ to V_{CO}	()	l _{lkg(O)}	_	±1	μA
AC Active Supply Current (I _{out} = 0 mA, V _{CC} = max)	MCM6226-25: $t_{AVAV} = 25 \text{ ns}$ MCM6226-30: $t_{AVAV} = 30 \text{ ns}$	ICCA	_	170 165	mA
AC Standby Current (V _{CC} = max, E* = V _{IH} , f = f _{max})	MCM6226-25: $t_{AVAV} = 25 \text{ ns}$ MCM6226-30: $t_{AVAV} = 30 \text{ ns}$	^I SB1	_	60 55	mA
CMOS Standby Current ($\overline{E^*} \ge V_{CC}$ -0.2 V, $V_{in} \le V_{SS}$ +0.2 V or $\ge V_{CC}$ -0.2 V, V_{CC} = max, f	= 0 MHz)	ISB2	-	15	mA
Output Low Voltage (I _{OL} = +8.0 mA)		VOL	_	0.4	٧
Output High Voltage (I _{OH} = -4.0 mA)		V _{OH}	2.4	_	٧

 ${}^*\overline{E_1}$ and E_2 are represented by \overline{E} in this data sheet. E_2 is of opposite polarity to $\overline{E_1}$.

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T_A = 25°C, Periodically Sampled Rather Than 100% Tested)

	Characteristic	Symbol	Max	Max	Unit
Input Capacitance	All Inputs Except Clocks and DQ $\overline{E_1}$, E_2 , \overline{G} , \overline{W}	C _{in} C _{ck}	4 5	6 8	pF
I/O Capacitance	DQ	C _{I/O}	5	8	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS (V $_{CC}$ = 5.0 V ± 10%, T $_{A}$ = 0 to + 70°C, Unless Otherwise Noted)

Input Pulse Levels 0 to 3.0 V	Output Timing Measurement Reference Level 1.5 V
Input Rise/Fall Time	Output Load See Figure 1a
Input Timing Massurement Reference Level 1.5.V	


READ CYCLE TIMING (See Notes 1, 2 and 9)

	Syn	Symbol		MCM6226-25		226-30		
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	†AVAV	tRC	25	_	30	T-	ns	3
Address Access Time	†AVQV	†AA	_	25	l –	30	ns	
Enable Access Time	t _{ELQV}	tACS	_	25		30	ns	8
Output Enable Access Time	†GLQV	^t OE	_	12	_	15	ns	
Output Hold from Address Change	†AXQX	tон	5	_	5	_	ns	
Enable Low to Output Active	†ELQX	[†] LZ	5	_	5	_	ns	4, 5, 6
Output Enable Low to Output Active	†GLQX	†LZ	0	_	0	-	ns	4, 5, 6
Enable High to Output High-Z	t _{EHQZ}	tHZ	0	10	0	12	ns	4, 5, 6
Output Enable High to Output High-Z	t _{GHQZ}	t _{HZ}	0	10	0	12	ns	4, 5, 6
Power Up Time	†ELICCH	tpU	0		0	_	ns	
Power Down Time	†EHICCL	tPD	T -	25	_	30	ns	


NOTES:

- 1. \overline{W} is high for read cycle.
- 2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- 3. All timings are referenced from the last valid address to the first transitioning address.
- 4. At any given voltage and temperature, tehQZ (max) is less than telQX (min), and tehQZ (max) is less than telQX (min), both for a given device and from device to device.
- 5. Transition is measured \pm 500 mV from steady-state voltage with load of Figure 1b.
- 6. This parameter is sampled and not 100% tested.
- 7. Device is continuously selected ($\overline{E} \le V_{JL}$, $\overline{G} \le V_{JL}$).
- 8. Addresses valid prior to or coincident with E going low.
- 9. $\overline{E_1}$ and E_2 are represented by \overline{E} in this data sheet. E_2 is of opposite polarity to $\overline{E_1}$.

READ CYCLE 1 (See Notes 1, 2, 7 and 9 above)



READ CYCLE 2 (See Notes 8 and 9)




WRITE CYCLE 1 (W Controlled, See Notes 1, 2, 7 and 8)

	Syn	Symbol		MCM6226-25		226-30		
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	†AVAV	twc	25		30	_	ns	3
Address Setup Time	†AVWL	†AS	0	T-	0	_	ns	
Address Valid to End of Write	^t AVWH	tAW	20	_	25	_	ns	
Write Pulse Width	twlwh	tWP	20	_	25	_	ns	
Data Valid to End of Write	t _{DVWH}	t _{DW}	12	_	15	_	ns	
Data Hold Time	twhdx	^t DH	0	_	0	-	ns	
Write Low to Data High-Z	twlqz	twz	0	10	0	12	ns	4, 5, 6
Write High to Output Active	twhqx	tow	5	_	5		ns	4, 5, 6
Write Recovery Time	twhax	twr	0	_	0	_	ns	

NOTES:

- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- 2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- 3. All timings are referenced from the last valid address to the first transitioning address.
- 4. Transition is measured \pm 500 mV from steady-state voltage with load of Figure 1b.
- 5. This parameter is sampled and not 100% tested.
- At any given voltage and temperature, twiloz (max) is less than twiloz (min) both for a given device and from device to device.
 Eq and E2 are represented by E in this data sheet. E2 is of opposite polarity to E1.
- 8. If \overline{G} goes low coincident with or after \overline{W} goes low, the output will remain in a high-impedance state.





AC TEST LOADS




Figure 1

TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the module point of view. Thus, the access time is shown as a maximum since the module never provides data later than that time.

WRITE CYCLE 2 (E Controlled, See Notes 1, 2, 6 and 7)


	Symbol		MCM6226-25		5 MCM6226-30			
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	†AVAV	twc	25		30	_	ns	3
Address Setup Time	†AVEL	t _{AS}	0	_	0	_	ns	
Address Valid to End of Write	tAVEH	t _{AW}	20	_	25	_	ns	
Enable to End of Write	t _{ELEH}	tcw	20		25	_	ns	4, 5
Enable to End of Write	tELWH	tcw	20		25	_	ns	
Write Pulse Width	tWLEH	tWP	20	_	25	_	ns	
Data Valid to End of Write	^t DVEH	tDW	10	_	12	_	ns	
Data Hold Time	tEHDX	^t DH	0	_	0	_	ns	
Write Recovery Time	t _{EHAX}	twR	0	_	0	_	ns	

NOTES:


- 1. A write occurs during the overlap of \widetilde{E} low and \overline{W} low.
- 2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- 3. All timings are referenced from the last valid address to the first transitioning address.
- If E goes low coincident with or after W goes low, the output will remain in a high-impedance state.
 If E goes high coincident with or before W goes high, the output will remain in a high-impedance state.
- 6. Eq. and Ep are represented by E in this data sheet. Ep is of opposite polarity to Eq.

 7. If G goes low coincident with or after W goes low, the output will remain in a high impedance state.

WRITE CYCLE 2 (E Controlled, See Notes 1, 2, 6 and 7)



ORDERING INFORMATION (Order by Full Part Number)



5

Advance Information

128K × 8 Bit Static Random Access Memory


The MCM6226A is a 1,048,576 bit static random-access memory organized as 131,072 words of 8 bits, fabricated using high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes while CMOS circuitry reduces power consumption and provides for greater reliability.

The MCM6226A is equipped with both chip enable $(\overline{E_1} \text{ and } E_2)$ and output enable (\overline{G}) pins, allowing for greater system flexibility and eliminating bus contention problems.

The MCM6226A is available in a 400-mil, 32-lead surface-mount SOJ package.

- Single 5 V ± 10% Power Supply
- Fast Access Time: 20/25/30 ns
- Equal Address and Chip Enable Access Times
- All Inputs and Outputs are TTL-Compatible
- Three-State Outputs
- Low Power Operation: 155/135/115 mA Maximum, Active ac

BLOCK DIAGRAM



MCM6226A



PIN ASSIGNMENT								
NC [1 • 32	þ	vcc					
A0 [2 31	ן	A16					
A1 [3 30	þ	E ₂					
A2 [4 29		W					
АЗ [5 28)	A15					
A4 [6 27)	A14					
A5 [7 26		A13					
A6 [8 25		A12					
A7 [9 24		G					
A8 []1	0 23		A11					
A9 🛛 1	1 22	1	E ₁					
A10 []1	2 21	1	DQ7					
DQ0 []1	3 20)	DQ6					
DQ1 []1	4 19	1	DQ5					
DQ2 [1	15 18]	DQ4					
V _{SS} [16 17		DQ3					

This document contains information on a new product. Specifications and information herein are subject to change without notice.

MCM6226A TRUTH TABLE

E ₁	E ₂	Ğ	W	Mode	I/O Pin	Cycle	Current
Н	Х	Х	Х	Not Selected	High-Z	_	ISB1, ISB2
Х	L	Х	Х	Not Selected	High-Z	_	I _{SB1} , I _{SB2}
L	Н	н	Н	Output Disabled	High-Z	_	ICCA
L	Н	L	Н	Read	D _{out}	Read	ICCA
L	Н	Х	L	Write	D _{in}	Write	ICCA
H = High, L = Low, X = Don't Care							

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits.

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit					
Power Supply Voltage Relative to V _{SS}	Vcc	- 0.5 to 7.0	٧					
Voltage Relative to V _{SS} for any Pin Except V _{CC}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	V					
Output Current (per I/O)	lout	± 20	mA					
Power Dissipation (T _A = 25°C)	PD	1.1	w					
Temperature Under Bias	T _{bias}	10 to + 85	°C					
Operating Temperature	TA	0 to + 70	°C					
Storage Temperature	T _{sta}	- 55 to + 150	°C					

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to} + 70^{\circ}\text{C}, \text{Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.5	٧
Input High Voltage	VIH	2.2	V _{CC} + 0.3	٧
Input Low Voltage	V _{JL}	- 0.5*	0.8	٧
* V_{IL} (min) = -0.5 V_{DC} ; V_{IL} (min) = -2.0 V_{AC} (pulse width \leq 20 ns); V_{IH} (max) = V_{C}	CC + 2 VAC (oulse width	i ≤ 20 ns).	

DC CHARACTERISTICS AND SUPPLY CURRENTS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	l _{lkg(l)}	_	±1	μА
Output Leakage Current ($\overline{E}^* = V_{IH}$, $V_{out} = 0$ to V_{CC})	[[] lkg(O)	_	± 1	μА
AC Active Supply Current (I $_{OUt}$ = 0 mA, V $_{CC}$ = max) MCM6226A-20: t_{AVAV} = 20 ns MCM6226A-25: t_{AVAV} = 25 ns MCM6226A-30: t_{AVAV} = 30 ns	ICCA	=	155 135 115	mA
AC Standby Current ($V_{CC} = max$, $\overline{E}^* = V_{IH}$, $f = f_{max}$)	I _{SB1}	_	20	mA
CMOS Standby Current ($\overline{E}^* \ge V_{CC} - 0.2 \text{ V}$, $V_{in} \le V_{SS} + 0.2 \text{ V}$ or $\ge V_{CC} - 0.2 \text{ V}$, $V_{CC} = \max$, $f = 0 \text{ MHz}$)	ISB2	-	15	mA
Output Low Voltage (I _{OL} = + 8.0 mA)	VOL	_	0.4	٧
Output High Voltage (I _{OH} = - 4.0 mA)	VOH	2.4	_	V

 $^{{}^{\}star}\overline{E_1}$ and E_2 are represented by \overline{E} in this data sheet. E_2 is of opposite polarity to $\overline{E_1}$.

Characteristic		Symbol	Max	Max	Unit
Input Capacitance	All Inputs Except Clocks and DQ $\overline{E_1}$, E_2 , \overline{G} , \overline{W}	C _{in} C _{ck}	4 5	6 8	рF
I/O Capacitance	DQ	C _{I/O}	5	8	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to} + 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

Input Pulse Levels 0 to 3.0 V	Output Timing Measurement Reference Level 1.5 V
Input Rise/Fall Time	Output Load See Figure 1a
Input Timing Measurement Reference Level 1.5 V	


READ CYCLE TIMING (See Notes 1, 2 and 9)

	Symbol		MCM6226A-20		MCM6226A-25		MCM6226A-30			
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	†AVAV	^t RC	20	_	25	_	30	_	ns	3
Address Access Time	†AVQV	tAA	-	20	_	25	_	30	ns	
Enable Access Time	t _{ELQV}	tACS	_	20	_	25		30	ns	8
Output Enable Access Time	tGLQV	^t OE	I –	10	_	12	_	15	ns	
Output Hold from Address Change	tAXQX	tОН	5	_	5	_	5	_	ns	
Enable Low to Output Active	tELQX	†LZ	5	_	5	_	5	_	ns	4, 5, 6
Output Enable Low to Output Active	†GLQX	†LZ	0	_	0	_	0	_	ns	4, 5, 6
Enable High to Output High-Z	t _{EHQZ}	tHZ	0	9	0	10	0	12	ns	4, 5, 6
Output Enable High to Output High-Z	tGHQZ	tHZ	0	9	0	10	0	12	ns	4, 5, 6
Power Up Time	†ELICCH	tpU	0	_	0	_	0	_	ns	
Power Down Time	†EHICCL	tPD	_	20	_	25		30	ns	

NOTES:

- W is high for read cycle.
- 2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- 3. All timings are referenced from the last valid address to the first transitioning address.
- At any given voltage and temperature, t_{EHQZ} (max) is less than t_{ELQX} (min), and t_{GHQZ} (max) is less than t_{GLQX} (min), both for a given device and from device to device.
- 5. Transition is measured \pm 500 mV from steady-state voltage with load of Figure 1b.
- 6. This parameter is sampled and not 100% tested.
- 7. Device is continuously selected ($\widetilde{E} \le V_{IL}$, $\widetilde{G} \le V_{IL}$).
- 8. Addresses valid prior to or coincident with E going low.
- 9. $\overline{E_1}$ and $\overline{E_2}$ are represented by \overline{E} in this data sheet. $\overline{E_2}$ is of opposite polarity to $\overline{E_1}$.


READ CYCLE 1 (See Notes 1, 2, 7, and 9)



MOTOROLA MEMORY DATA

5

READ CYCLE 2 (See Notes 8 and 9)




WRITE CYCLE 1 (W Controlled, See Notes 1, 2, 7 and 8)

	Syn	Symbol		MCM6226A-20		MCM6226A-25		MCM6226A-30		
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	†AVAV	twc	20	_	25	_	30	_	ns	3
Address Setup Time	†AVWL	†AS	0	_	0	_	0	_	ns	
Address Valid to End of Write	t _{AVWH}	^t AW	15	_	20	_	25	_	ns	
Write Pulse Width	twlwh	twp	15	_	20	_	25	_	ns	
Data Valid to End of Write	t _{DVWH}	t _{DW}	10	_	12	_	15	_	ns	
Data Hold Time	twhox	t _{DH}	0	_	0	_	0	_	ns	
Write Low to Data High-Z	twLQZ	twz	0	9	0	10	0	12	ns	4, 5, 6
Write High to Output Active	twhqx	tow	5	_	5	_	5	 	ns	4, 5, 6
Write Recovery Time	twhax	twR	0	_	0	_	0	_	ns	


NOTES:

- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- 2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- 3. All timings are referenced from the last valid address to the first transitioning address.
- 4. Transition is measured \pm 500 mV from steady-state voltage with load of Figure 1b.
- 4. If G goes low coincident with or after W goes low, the output will remain in a high-impedance state.
 5. This parameter is sampled and not 100% tested.
 6. At any given voltage and temperature, \(\frac{1}{4} \text{MLQZ} \) (max) is less than \(\frac{1}{4} \text{MHQX} \) (min) both for a given device and from device to device.
 7. \(\frac{1}{2} \) and \(\frac{1}{2} \) are represented by \(\frac{1}{2} \) in this data sheet. \(\frac{1}{2} \) is of opposite polarity to \(\frac{1}{2} \).
 8. If \(\frac{1}{2} \) goes low coincident with or after \(\frac{1}{2} \) goes low, the output will remain in a high-impedance state.

WRITE CYCLE 1 (W Controlled, See Notes 1, 2, 7 and 8)



AC TEST LOADS



TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the module point of view. Thus, the access time is shown as a maximum since the module never provides data later than that time.


WRITE CYCLE 2 (E Controlled, See Notes 1, 2, 6 and 7)

	Syn	Symbol		MCM6226A-20		MCM6226A-25		MCM6226A-30		
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	†AVAV	twc	20	_	25	_	30		ns	3
Address Setup Time	†AVEL	†AS	0	_	0	_	0	_	ns	
Address Valid to End of Write	t _{AVEH}	tAW	15	_	20	_	25	_	ns	
Enable to End of Write	teleh	tCW	15	_	20	_	25	_	ns	4, 5
Enable to End of Write	t _{ELWH}	tcw	15	_	20	_	25	_	ns	
Write Pulse Width	tWLEH	twp	15	_	20	-	25	_	ns	
Data Valid to End of Write	^t DVEH	t _{DW}	8	_	10	_	12	_	ns	
Data Hold Time	t _{EHDX}	t _{DH}	0	_	0		0	_	ns	
Write Recovery Time	tEHAX	twr	0	_	0	_	0	_	ns	


NOTES:

- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- 2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- 3. All timings are referenced from the last valid address to the first transitioning address.
- If E goes low coincident with or after W goes low, the output will remain in a high-impedance state.
 If E goes high coincident with or before W goes high, the output will remain in a high-impedance state.
 If E goes low coincident with or before W goes high, the output will remain in a high-impedance state.
 If G goes low coincident with or after W goes low, the output will remain in a high-impedance state.

WRITE CYCLE 2 (E Controlled, See Notes 1, 2, 6 and 7)



ORDERING INFORMATION (Order by Full Part Number)



5

256K × 4 Bit Static Random Access Memory


The MCM6229 is a 1,048,576 bit static random-access memory organized as 262,144 words of 4 bits, fabricated using high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes while CMOS circuitry reduces power consumption and provides for greater reliability.

The MCM6229 is equipped with both chip enable $(\overline{\mathbb{E}})$ and output enable $(\overline{\mathbb{G}})$ pins, allowing for greater system flexibility and eliminating bus contention problems. Either input, when high, will force the outputs to high impedance.


The MCM6229 is available in a 400-mil, 28-lead surface-mount SOJ package.


- Single 5 V ± 10% Power Supply
- · Fast Access Time: 25/30 ns
- · Equal Address and Chip Enable Access Times
- · All Inputs and Outputs are TTL-Compatible
- · Three-State Outputs
- Low Power Operation, 170/165 mA Maximum, Active ac

BLOCK DIAGRAM



MCM6229





PIN NAMES						
A0-A17 Address Inputs W Write Enable G Output Enable E Chip Enable DQ0-DQ3 Data Inputs/Outputs NC No Connect VCC + 5 V Power Supply						
V _{SS} Ground						

5

MCM6229 TRUTH TABLE

Ē	G	W	Mode	I/O Pin	Cycle	Current
. Н	Х	Х	Not Selected	High-Z	_	ISB1, ISB2
L	н	Н	Output Disabled	High-Z		ICCA
L	L	Н	Read	D _{out}	Read	ICCA
L	х	L	Write	D _{in}	Write	ICCA

H = High, L = Low, X = Don't Care

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage Relative to V _{SS}	vcc	- 0.5 to 7.0	٧
Voltage Relative to V _{SS} for Any Pin Except V _{CC}	V _{in} , V _{out}	– 0.5 to V _{CC} + 0.5	٧
Output Current (per I/O)	lout	± 20	mA
Power Dissipation (T _A = 25°C)	PD	1.1	W
Temperature Under Bias	T _{bias}	- 10 to + 85	ç
Operating Temperature	TA	0 to + 70	ŷ
Storage Temperature	T _{sta}	- 55 to + 150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

Functional operation should be restricted to RECOMMENDED OPERATING
CONDITIONS. Exposure to higher than recommended voltages for extended periods of
time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to + 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.5	٧
Input High Voltage	ViH	2.2	V _{CC} + 0.3	٧
Input Low Voltage	V _{IL}	- 0.5*	0.8	٧

* V_{IL} (min) = -0.5 V_{DC} ; V_{IL} (min) = -2.0 V_{AC} (pulse width \leq 20 ns); V_{IH} (max) = V_{CC} +2 V_{AC} (pulse width \leq 20 ns)

DC CHARACTERISTICS AND SUPPLY CURRENTS

Parameter		Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})		llkg(l)	_	± 1	μΑ
Output Leakage Current (E = VIH, Vout = 0 to VCC))	l _{lkg(O)}	_	± 1	μА
AC Active Supply Current (I _{out} = 0 mA) (V _{CC} = Max)	MCM6229-25: t _{AVAV} = 25 ns MCM6229-30: t _{AVAV} = 30 ns	ICCA	_	170 165	mA
AC Standby Current ($V_{CC} = max$, $\overline{E} = V_{IH}$, $f = f_{max}$)	MCM6229-25: $t_{AVAV} = 25 \text{ ns}$ MCM6229-30: $t_{AVAV} = 30 \text{ ns}$	ISB1	_ _	60 55	mA
CMOS Standby Current ($\bar{E} \ge V_{CC} - 0.2 \text{ V}$, $V_{in} \le V_{SS} + 0.2 \text{ V or } \ge V_{CC} - 0.2 \text{ V}$, $V_{CC} = \text{max}$, $f = 0 \text{ MHz}$)			_	15	mA
Output Low Voltage (I _{OL} = + 8.0 mA)			_	0.4	V
Output High Voltage (I _{OH} = - 4.0 mA)		Voн	2.4	_	٧

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T_A = 25°C, Periodically Sampled Rather Than 100% Tested)

Cha	Symbol	Тур	Max	Unit	
Input Capacitance	All Inputs Except Clocks and DQ	C _{in}	4	6	pF
	$\overline{E},\overline{G},$ and \overline{W}	C _{ck}	5	8	
Input/Output Capacitance	DQ	C _{I/O}	5	8	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to} + 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

Input Pulse Levels 0 to 3.0 V	Output Timing Measurement Reference Level 1.5 V
Input Rise/Fall Time	Output Load See Figure 1a
Input Timing Measurement Reference Level 1.5 V	


READ CYCLE TIMING (See Notes 1 and 2)

	Symbol		мсм6	229-25	мсм6	229-30		
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	^t AVAV	t _{RC}	25	_	30	-	ns	2, 3
Address Access Time	†AVQV	t _{AA}	_	25		30	ns	
Enable Access Time	^t ELQV	tACS	_	25	_	30	ns	8
Output Enable Access Time	^t GLQV	[†] OE	_	12	-	15	ns	
Output Hold from Address Change	†AXQX	tон	5	_	5	_	ns	
Enable Low to Output Active	t _{ELQX}	t _{LZ}	5		5	-	ns	4, 5, 6
Output Enable Low to Output Active	[†] GLQX	^t LZ	0	_	0	-	ns	4, 5, 6
Enable High to Output High-Z	t _{EHQZ}	^t HZ	0	10	0	12	ns	4, 5, 6
Output Enable High to Output High-Z	t _{GHQZ}	^t HZ	0	10	0	12	ns	4, 5, 6
Power Up Time	^t ELICCH	tpu	0	_	0	-	ns	
Power Down Time	tEHICCL	t _{PD}		25	_	30	ns	


NOTES:

- 1. \widetilde{W} is high for read cycle.
- Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- 3. All timings are referenced from the last valid address to the first transitioning address.
- At any given voltage and temperature, t_{EHQZ} max is less than t_{ELQX} min, and t_{GHQZ} max is less than t_{GLQX} min, both for a given device and from device to device.
- 5. Transition is measured \pm 500 mV from steady-state voltage with load of Figure 1b.
- 6. This parameter is sampled and not 100% tested.
- 7. Device is continuously selected ($\overline{E} \le V_{|L|}$, $\overline{G} \le V_{|L|}$).
- 8. Addresses valid prior to or coincident with $\overline{\mathsf{E}}$ going low.

READ CYCLE 1 (See Notes 1, 2, and 7 above)



READ CYCLE 2 (See Note 8 above)





WRITE CYCLE 1 (W Controlled, See Notes 1, 2 and 7)

	Syn	Symbol		MCM6229-25		229-30	į	
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	†AVAV	twc	25	T -	30	_	ns	3
Address Setup Time	†AVWL	t _{AS}	0	Ι –	0	_	ns	
Address Valid to End of Write	tavwh	tAW	20	Ι –	25	_	ns	
Write Pulse Width	twlwh	twp	20	T	25	_	ns	
Data Valid to End of Write	tDVWH	tDW	12	T -	15		ns	
Data Hold Time	twhox	t _{DH}	0	T	0	_	ns	
Write Low to Data High-Z	twlqz	twz	0	10	0	12	ns	4, 5, 6
Wirte High to Output Active	twhqx	tow	5		5	l –	ns	4, 5, 6
Write Recovery Time	twhax	twn	0		0 .	<u> </u>	ns	


NOTES:

- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- 2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- 3. All timings are referenced from the last valid address to the first transitioning address.
- 4. Transition is measured \pm 500 mV from steady-state voltage with load of Figure 1b.
- 5. This parameter is sampled and not 100% tested.
- 6. At any given voltage and temperature, twLQZ max is less than twHQX min both for a given device and from device to device.
- 7. If \overline{G} goes low coincident with or after \overline{W} goes low, the output will remain in a high-impedance state.





AC TEST LOADS



TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the module point of view. Thus, the access time is shown as a maximum since the module never provides data later than that time.


WRITE CYCLE 2 (E Controlled, See Note 1, 2, and 6)

	Symbol		MCM6229-25 MCM622		229-30			
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	^t AVAV	twc	25	_	30	_	ns	3
Address Setup Time	t _{AVEL}	^t AS	0	-	0	-	ns	
Address Valid to End of Write	^t AVEH	^t AW	20	_	25	_	ns	
Enable to End of Write	tELEH	tcw	20	_	25	-	ns	4, 5
Enable to End of Write	t _{ELWH}	tcw	20	_	25	_	ns	
Write Pulse Width	tWLEH	tWP	20	-	25	-	ns	
Data Valid to End of Write	tDVEH	tDW	10	_	12	-	ns	
Data Hold Time	t _{EHDX}	^t DH	0	_	0	-	ns	
Write Recovery Time	t _{EHAX}	twR	0		0	_	ns	


NOTES:

- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- 2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- 3. All timings are referenced from the last valid address to the first transitioning address.
- 4. If E goes low coincident with or after W goes low, the output will remain in a high-impedance state.
 5. If E goes high coincident with or before W goes high, the output will remain in a high-impedance state.
- 6. If \overline{G} goes low coincident with or after \overline{W} goes low, the output will remain in a high-impedance state.

WRITE CYCLE 2 (E Controlled, See Notes 1, 2, and 6)



ORDERING INFORMATION (Order by Full Part Number)



Package (w = 400-mil, J = SOJ)

Full Part Numbers - MCM6229WJ25 MCM6229WJ30

MOTOROLA MEMORY DATA

Advance Information

256K × 4 Bit Static Random Access Memory

The MCM6229A is a 1,048,576 bit static random-access memory organized as 262,144 words of 4 bits, fabricated using high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes while CMOS circuitry reduces power consumption and provides for greater reliability.

The MCM6229A is equipped with both chip enable (\overline{E}) and output enable (\overline{G}) pins, allowing for greater system flexibility and eliminating bus contention problems. Either input, when high, will force the outputs to high impedance.

The MCM6229A is available in a 400-mil, 28-lead surface-mount SOJ package.

Single 5 V ± 10% Power Supply

Fast Access Time: 20/25/30 ns


· Equal Address and Chip Enable Access Times

All Inputs and Outputs are TTL-Compatible

· Three-State Outputs


Low Power Operation: 140/120/100 mA Maximum, Active ac

BLOCK DIAGRAM



MCM6229A





PIN NAMES						
A0-A17 Address Inputs W Write Enable G Output Enable E Chip Enable DQ0-DQ3 Data Inputs/Outputs NC No Connect VCC + 5 V Power Supply VSS Ground						

This document contains information on a new product. Specifications and information herein are subject to change without notice.

5

MCM6229A TRUTH TABLE

Ē	G	W	Mode	I/O Pin	Cycle	Current
Н	Х	Х	Not Selected	High-Z	_	ISB1, ISB2
L	Н	Н	Output Disabled	High-Z	_	ICCA
L	L	Н	Read	D _{out}	Read	ICCA
L	Х	L	Write	D _{in}	Write	ICCA

H = High, L = Low, X = Don't Care

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage Relative to VSS	VCC	- 0.5 to 7.0	٧
Voltage Relative to V _{SS} for Any Pin Except V _{CC}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	٧
Output Current (per I/O)	l _{out}	± 20	mA
Power Dissipation (T _A = 25°C)	PD	1.1	W
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Operating Temperature	T_A	0 to + 70	°C
Storage Temperature	T _{stq}	- 55 to + 150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to} + 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.5	٧
Input High Voltage	ViH	2.2	V _{CC} + 0.3	٧
Input Low Voltage	V _{IL}	- 0.5*	0.8	V

^{*}V_{IL} (min) = -0.5 V_{DC}; V_{IL} (min) = -2.0 V_{AC} (pulse width ≤ 20 ns); V_{IH} (max) = V_{CC} + 2 V_{AC} (pulse width ≤ 20 ns)

DC CHARACTERISTICS AND SUPPLY CURRENTS

Parameter		Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})		likg(I)	_	±1	μΑ
Output Leakage Current ($\overline{E} = V_{IH}$, $V_{out} = 0$ to V_{CC})		l _{lkg(O)}	-	± 1	μΑ
AC Active Supply Current (I _{out} = 0 mA, V _{CC} = max)	MCM6229A-20: t _{AVAV} = 20 ns MCM6229A-25: t _{AVAV} = 25 ns MCM6229A-30: t _{AVAV} = 30 ns	ICCA	_ _ _	140 120 100	mA
AC Standby Current ($V_{CC} = max$, $\overline{E} = V_{IH}$, $f = f_{max}$)		I _{SB1}	_	20	mA
CMOS Standby Current ($\overline{E} \ge V_{CC} - 0.2 \text{ V}$, $V_{in} \le V_{SS} + 0.2 \text{ V}$ or $\ge V_{CC} - 0.2 \text{ V}$, $V_{CC} = \text{max}$, f =	= 0 MHz)	I _{SB2}	_	15	mA
Output Low Voltage (I _{OL} = + 8.0 mA)		V _{OL}	_	0.4	٧
Output High Voltage (IOH = - 4.0 mA)		V _{OH}	2.4		٧

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T_A = 25°C, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Тур	Max	Unit	
Input Capacitance	All Inputs Except Clocks and DQ	C _{in}	4	6	pF
	E, G, and W	C _{ck}	5	8	
Input/Output Capacitance	DQ	C _{I/O}	5	8	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to} + 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$


READ CYCLE TIMING (See Notes 1 and 2)

	Syn	mbol MCM		M6229A-20 MCM		229A-25	MCM6229A-30			
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	tAVAV	^t RC	20	T —	25	_	30	_	ns	2, 3
Address Access Time	tAVQV	†AA	_	20	-	25	_	30	ns	
Enable Access Time	tELQV	tACS	_	20	_	25	_	30	ns	8
Output Enable Access Time	†GLQV	^t OE		10	_	12	_	15	ns	
Output Hold from Address Change	tAXQX	tон	5	T -	5	T	5	_	ns	
Enable Low to Output Active	†ELQX	t _{LZ}	5	_	5	_	5	_	ns	4, 5, 6
Output Enable Low to Output Active	^t GLQX	tLZ	0	-	0	_	0	_	ns	4, 5, 6
Enable High to Output High-Z	tEHQZ	tHZ	0	9	0	10	0	12	ns	4, 5, 6
Output Enable High to Output High-Z	tGHQZ	tHZ	0	9	0	10	0	12	ns	4, 5, 6
Power Up Time	†ELICCH	tPU	0	_	0	_	0	_	ns	
Power Down Time	†EHICCL	tPD	_	20	—	25		30	ns	


NOTES:

- 1. W is high for read cycle.
- Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- 3. All timings are referenced from the last valid address to the first transitioning address.
- 4. At any given voltage and temperature, t_{EHQZ} max is less than t_{ELQX} min, and t_{GHQZ} max is less than t_{GLQX} min, both for a given device and from device to device.
- 5. Transition is measured \pm 500 mV from steady-state voltage with load of Figure 1b.
- 6. This parameter is sampled and not 100% tested.
- 7. Device is continuously selected ($\overline{E} \le V_{\parallel L}$, $\overline{G} \le V_{\parallel L}$).
- 8. Addresses valid prior to or coincident with E going low.

READ CYCLE 1 (See Notes 1, 2, and 7)



READ CYCLE 2 (See Note 8)




WRITE CYCLE 1 (W Controlled, See Notes 1, 2 and 7)

	Syn	iodr	MCM6	CM6229A-20 MCM62		229A-25	MCM6229A-30			
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	†AVAV	twc	20	_	25	_	30	_	ns	3
Address Setup Time	†AVWL	t _{AS}	0	_	0	_	0	_	ņs	
Address Valid to End of Write	t _{AVWH}	taw	15	_	20	_	25	_	ns	
Write Pulse Width	twlwh	twp	15	I –	20	_	25	_	ns	
Data Valid to End of Write	t _{DVWH}	tDW	10		12	—	15		ns	
Data Hold Time	twhox	^t ĎH	0	T	0	I -	0	_	ns	
Write Low to Data High-Z	tWLQZ	twz	0	9	0	10	0	12	ns	4, 5, 6
Wirte High to Output Active	twhqx	tow	5	_	5	I –	5	_	ns	4, 5, 6
Write Recovery Time	twhax	twr	0		0		0	_	ns	

NOTES:

- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- 3. All timings are referenced from the last valid address to the first transitioning address.
- 4. Transition is measured \pm 500 mV from steady-state voltage with load of Figure 1b.
- 5. This parameter is sampled and not 100% tested.
- 6. At any given voltage and temperature, twLQZ max is less than twHQX min both for a given device and from device to device.
- 7. If \overline{G} goes low coincident with or after \overline{W} goes low, the output will remain in a high-impedance state.

WRITE CYCLE 1 (W Controlled, See Notes 1, 2 and 7)



OUTPUT OUTPUT $Z_0 = 50~\Omega$ $R_L = 50~\Omega$ $Z_0 = 50~\Omega$ $Z_$

TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the module point of view. Thus, the access time is shown as a maximum since the module never provides data later than that time.


WRITE CYCLE 2 (E Controlled, See Notes 1, 2 and 6)

	Symbol		MCM6229A-20		MCM6229A-25		MCM6229A-30			
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	t _{AVAV}	twc	20	_	25	-	30	-	ns	3
Address Setup Time	t _{AVEL}	^t AS	0		0	_	0	_	ns	
Address Valid to End of Write	†AVEH	taw	15	_	20		25		ns	
Enable to End of Write	tELEH	tcw	15	_	20	_	25	_	ns	4, 5
Enable to End of Write	tELWH	tcw	15	_	20	-	25		ns	
Write Pulse Width	tWLEH	tWP	15	-	20	_	25	-	ns	
Data Valid to End of Write	†DVEH	t _{DW}	8	_	10	_	12	_	ns	
Data Hold Time	^t EHDX	t _{DH}	0	_	0	_	0	-	ns	
Write Recovery Time	t _{EHAX}	twR	0	_	0	_	0	_	ns	


NOTES:

- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- 2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- 3. All timings are referenced from the last valid address to the first transitioning address.
- If E goes low coincident with or after W goes low, the output will remain in a high-impedance state.
 If E goes high coincident with or before W goes high, the output will remain in a high-impedance state.
- 6. If \overline{G} goes low coincident with or after \overline{W} goes low, the output will remain in a high-impedance state.

WRITE CYCLE 2 (E Controlled, See Notes 1, 2 and 6)



ORDERING INFORMATION (Order by Full Part Number)



MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Product Preview

512K × 8 Bit Static Random Access Memory

The MCM6246 is a 4,194,304 bit static random access memory organized as 524,288 words of 8 bits, fabricated using high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides for greater reliability.


The MCM6246 is equipped with chip enable (\overline{E}) and output enable (\overline{G}) pins, allowing for greater system flexibility and eliminating bus contention problems. Either input, when high, will force the outputs into high impedance.

The MCM6246 is available in a 400-mil, 36-lead surface-mount SOJ package.

- Single 5 V ± 10% Power Supply
- Fast Access Time: 25/30/35 ns
- Equal Address and Chip Enable Access Time
- All Inputs and Outputs are TTL Compatible
- · Three-State Outputs
- Power Operation: 160/155/150 mA Maximum, Active ac

BLOCK DIAGRAM A13 A12 A11 ' A10 MEMORY MATRIX ROW 1024 ROWS × DECODER A8 4096 COLUMNS COLUMN I/O DQ0 COLUMN DECODER INPUT DATA A18 A17 A16 A15 A14 A3 A2

MCM6246



PI	N ASSIGNI	/ENT	
A6 [1	36	NC
A7 [2	35	A1
A8 [3	34	A0
A9 [4	33	A5
A17 [5	32	A4
Ē [6	31	G
DQ0 [7	30	DQ7
DQ1	8	29	DQ6
vcc [9	28	V_{SS}
v _{ss} [10	27	Vcc
DQ2	11	26	DQ5
DQ3 [12	25	DQ4
₩ [13	24	A16
A18 [14	23	A15
A10 [15	22	A14
A11 [16	21	A3
A12 [17	20	A2
A13 [18	19	NC

PIN NAMES								
A0–A18 A	ddress Inputs							
₩								
G (Output Enable							
Ē	. Chip Enable							
DQ0-DQ7 Data	a Input/Output							
NC	lo Connection							
V _{CC} + 5 V	Power Supply							
V _{SS}	Ground							

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

MCM6246 TRUTH TABLE

Ē	G	W	Mode	I/O Pin	Cycle	Current
Н	Х	Х	Not Selected	High-Z	_	ISB1, ISB2
L	Н	Н	Output Disabled	High-Z		ICCA
L	L	Н	Read	D _{out}	Read	^I CCA
L	Х	L	Write	High-Z	Write	^I CCA

X = Don't Care

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage Relative to V _{SS}	V _{CC}	- 0.5 to + 7.0	V
Voltage Relative to V _{SS} for Any Pin Except V _{CC}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	٧
Output Current (per I/O)	l _{out}	± 20	mA
Power Dissipation (T _A = 25°C)	PD	1.0	W
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperature — Plastic	T _{stq}	- 55 to + 150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high impedance circuits.

This CMOS memory circuit has been designed to meet the DC and AC specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to + 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	V _{CC}	4.5	5.0	5.5	٧
Input High Voltage	V _{IH}	2.2	_	V _{CC} + 0.3	٧
Input Low Voltage	V _{IL}	- 0.5*	_	0.8	٧

 $[\]star$ V_{IL} (min) = -0.5 V dc; V_{IL} (min) = -2.0 V ac (pulse width \leq 20 ns).

DC CHARACTERISTICS AND AC CURRENTS

Parameter		Symbol	Min	Тур	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})		l _{lkg(l)}	_	_	± 1.0	μΑ
Output Leakage Current (E = V _{IH} , V _{out} = 0 to V _{CC}	;)	l _{lkg(O)}	ig(O) — ± 1.0 μA		μΑ	
AC Active Supply Current (I _{out} = 0 mA) (V _{CC} = max)	MCM6246-25: t _{AVAV} = 25 ns MCM6246-30: t _{AVAV} = 30 ns MCM6246-35: t _{AVAV} = 35 ns	lcc	_ _ _			mA
AC Standby Current (V _{CC} = max) (E = V _{IH} , No other restrictions on other inputs)	MCM6246-25: t _{AVAV} = 25 ns MCM6246-30: t _{AVAV} = 30 ns MCM6246-35: t _{AVAV} = 35 ns	I _{SB1}	_ _ _	50 40 35	60 50 40	mA
CMOS Standby Current ($\overline{E} \ge V_{CC} - 0.2 \text{ V}, V_{in} \le V_{SC} = \text{max}, f = 0 \text{ MHz}$)	$_{SS} + 0.2 \text{ V or } \ge \text{V}_{CC} - 0.2 \text{ V})$	I _{SB2}	_	10	15	mA
Output Low Voltage (I _{OL} = + 8.0 mA)	V _{OL} — — 0.4		٧			
Output High Voltage (I _{OH} = - 4.0 mA)		V _{OH}	2.4	_	_	V

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T_A = 25°C, Periodically Sampled Rather Than 100% Tested)

Ch	aracteristic	Symbol	Тур	Max	Unit
Input Capacitance	All Inputs Except Clocks and DQ $\overline{E}, \overline{G}, \overline{W}$	C _{in} C _{ck}	4 5	6 8	pF
Input/Output Capacitance	DQ	C _{I/O}	5	8	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS (V $_{CC}$ = 5.0 V ± 10%, T $_{A}$ = 0 to + 70°C, Unless Otherwise Noted)

Input Pulse Levels 0 to 3.0 V	Output Timing Measurement Reference Level 1.5 V
Input Rise/Fall Time	Output Load See Figure 1
Input Timing Measurement Reference Level 1.5 V	


READ CYCLE TIMING (See Note 1)

	Sym	nbol	мсм6	6246-25 MCM6		246-30 MCM6		246-35		
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	†AVAV	t _{RC}	25	_	30	_	35	_	ns	2, 3
Address Access Time	†AVQV	t _{AA}		25	_	30	_	35	ns	
Enable Access Time	†ELQV	tACS	_	25	_	30	_	35	ns	8
Output Enable Access Time	t _{GLQV}	^t OE	_	12		13	_	14	ns	
Output Hold from Address Change	t _{AXQX}	t _{OH}	5	_	5	_	5	_	ns	
Enable Low to Output Active	t _{ELQX}	tLZ	5	_	5	_	5	_	ns	4, 5, 6
Output Enable Low to Output Active	t _{GLQX}	tLZ	0	_	0	_	0	_	ns	4, 5, 6
Enable High to Output High-Z	t _{EHQZ}	tHZ	0	12	0	14	0	16	ns	4, 5, 6
Output Enable High to Output High-Z	t _{GHQZ}	t _{HZ}	0	12	0	14	0	16	ns	4, 5, 6
Power Up Time	†ELICCH	tpU	0	_	0	_	0	_	ns	
Power Down Time	†EHICCL	tPD	_	25	_	30	_	35	ns	


NOTES:

- 1. \overline{W} is high for read cycle.
- 2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- 3. All read cycle timings are referenced from the last valid address to the first transitioning address.
- 4. At any given voltage and temperature, tehoz max < telox min, and tohoz max < tehox min, both for a given device and from device to device.
- 5. Transition is measured $\pm\,500$ mV from steady-state voltage with load of Figure 1B.
- 6. This parameter is sampled and not 100% tested.
- 7. Device is continuously selected ($\overline{E} \le V_{|L|}$, $\overline{G} \le V_{|L|}$). 8. Addresses valid prior to or coincident with \overline{E} going low.

READ CYCLE 1 (See Note 7 Above)



READ CYCLE 2 (See Note)



NOTE: Addresses valid prior to or coincident with $\overline{\mathsf{E}}$ going low.

TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.


WRITE CYCLE 1 (W Controlled, See Notes 1, 2, and 7)

	Syn	Symbol N		246-25	i-25 MCM6246-30		MCM6246-35			
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tAVAV	twc	25	_	30	_	35	_	ns	3
Address Setup Time	tAVWL	tAS	0	_	0	_	0	_	ns	
Address Valid to End of Write	tavwh	tAW	20	_	25	_	30	_	ns	
Write Pulse Width	twLwH	tWP	20	_	25	_	30	_	ns	
Data Valid to End of Write	tDVWH	tDW	12	_	13	l –	14	_	ns	
Data Hold Time	twhox	t _{DH}	0	_	0	_	0	_	ns	
Write Low to Data High-Z	twLQZ	twz	0	12	0	14	0	16	ns	4, 5, 6
Write High to Output Active	twhqx	tow	5	_	5	_	5	_	ns	4, 5, 6
Write Recovery Time	twhax	twR	0	_	0	_	0	_	ns	

NOTES:

- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- 2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- 3. All write cycle timings are referenced from the last valid address to the first transitioning address.
- 4. Transition is measured + 500 mV from steady-state voltage with load of Figure 1.
- 5. This parameter is sampled and not 100% tested.
- 6. At any given voltage and temperature, tyuLQZ max < twHQX min both for a given device and from device to device.

 7. If \overline{G} goes low coincident with or after \overline{W} goes low, the output will remain in a high-impedance state.



MOTOROLA MEMORY DATA


WRITE CYCLE 2 (E Controlled, See Notes 1, 2, and 6)

	Syn	Symbol N		6246-25 MCM6246-30		MCM6246-35				
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tavav	twc	25	_	30	_	35	_	ns	3
Address Setup Time	tAVEL	t _{AS}	0	_	0	_	0	_	ns	
Address Valid to End of Write	†AVEH	taw	20	_	25		30	_	ns	
Enable Pulse Width	tELEH	tCP	20	_	25	_	30	_	ns	4, 5
Enable to End of Write	tELWH	tcw	20	_	25	_	30	_	ns	
Write Pulse Width	tWLEH	twp	20	_	25	_	30	_	ns	
Data Valid to End of Write	tDVEH	t _{DW}	12	_	13	_	14	_	ns	
Data Hold Time	tEHDX	tDH	0	_	0	_	0	_	ns	
Write Recovery Time	t _{EHAX}	twR	0	_	0	_	0		ns	


NOTES:

- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- 3. All write cycle timings are referenced from the last valid address to the first transitioning address.
- 4. If \overline{E} goes low coincident with or after \overline{W} goes low, the output will remain in a high-impedance condition.
- 5. If \overline{E} goes high coincident with or before \overline{W} goes high, the output will remain in a high-impedance condition.
- 6. If \overline{G} goes low coincident with or after \overline{W} goes low, the output will remain in a high-impedance state.

WRITE CYCLE 2 (E Controlled, See Notes 1, 2, and 6)



ORDERING INFORMATION (Order by Full Part Number)



Package (W = 400-mil, J = SOJ

Full Part Numbers — MCM6246WJ25 MCM6246WJ30 MCM6246WJ35

MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Product Preview

1M × 4 Bit Static Random Access Memory


The MCM6249 is a 4,194,304 bit static random access memory organized as 1,048,576 words of 4 bits, fabricated using high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides for greater reliability.

The MCM6249 is equipped with chip enable (\overline{E}) and output enable (\overline{G}) pins, allowing for greater system flexibility and eliminating bus contention problems. Either input, when high, will force the outputs into high impedance.

The MCM6249 is available in a 400-mil, 32-lead surface-mount SOJ package.


- Single 5 V ± 10% Power Supply
- Fast Access Time: 25/30/35 ns
- Equal Address and Chip Enable Access Time
- All Inputs and Outputs are TTL Compatible
- Three-State Outputs
- Power Operation: 160/155/150 mA Maximum, Active ac

BLOCK DIAGRAM



MCM6249





PIN NAMES								
A0-A19 Address Inputs \overline{W} Write Enable \overline{G} Output Enable \overline{E} Chip Enable								
DQ0-DQ3 Data Input/Output NC No Connect VCC + 5 V Power Supply VSS Ground								

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

MCM6249 TRUTH TABLE

Ē	G	W	Mode	I/O Pin	Cycle	Current
Н	Х	Х	Not Selected	High-Z	_	ISB1, ISB2
L	Н	Н	Output Disabled	High-Z	_	ICCA
L	L	Н	Read	D _{out}	Read	ICCA
L	Х	L	Write	High-Z	Write	^I CCA

X = Don't Care

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage Relative to V _{SS}	Vcc	- 0.5 to 7.0	V
Voltage Relative to V _{SS} for Any Pin Except V _{CC}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	V
Output Current (per I/O)	l _{out}	± 20	mA
Power Dissipation (T _A = 25°C)	PD	1.0	W
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperature — Plastic	T _{stq}	- 55 to + 150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high impedance circuits.

This CMOS memory circuit has been designed to meet the do and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to} + 70^{\circ}\text{C}, \text{Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
Input High Voltage	VIH	2.2	_	V _{CC} + 0.3	٧
Input Low Voltage	VIL	- 0.5*		8.0	٧

^{*} V_{JL} (min) = -0.5 V dc; V_{JL} (min) = -2.0 V ac (pulse width ≤ 20 ns).

DC CHARACTERISTICS AND AC CURRENTS

Parameter		Symbol	Min	Тур	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})		likg(I)		_	± 1.0	μА
Output Leakage Current ($\overline{E} = V_{IH}$, $V_{out} = 0$ to V_{CC})	likg(O)	_	_	± 1.0	μА
AC Active Supply Current (I _{out} = 0 mA) (V _{CC} = max)	MCM6249-25: t _{AVAV} = 25 ns MCM6249-30: t _{AVAV} = 30 ns MCM6249-35: t _{AVAV} = 35 ns	lcc	_	150 140 130	160 150 140	mA
AC Standby Current (V _{CC} = max) (E = V _{IH} , No other restrictions on other inputs)	MCM6249-25: t _{AVAV} = 25 ns MCM6249-30: t _{AVAV} = 30 ns MCM6249-35: t _{AVAV} = 35 ns	I _{SB1}	_	50 40 35	60 50 40	mA
CMOS Standby Current ($\overline{E} \ge V_{CC} - 0.2 \text{ V}, V_{in} \le V_{SC} = \text{max}, f = 0 \text{ MHz}$)	$_{SS} + 0.2 \text{ V or } \ge \text{V}_{CC} - 0.2 \text{ V})$	ISB2	_	10	15	mA
Output Low Voltage (I _{OL} = + 8.0 mA)		V _{OL}	_	_	0.4	٧
Output High Voltage (I _{OH} = - 4.0 mA)		Voн	2.4	_	_	V

$\textbf{CAPACITANCE} \text{ (f = 1.0 MHz, dV = 3.0 V, T}_{\c A} = 25^{\circ}\text{C, Periodically Sampled Rather Than 100\% Tested)}$

Chara	cteristic	Symbol	Тур	Max	Unit
Input Capacitance	(All Inputs Except $\overline{\mathbb{E}}$ and DQ) $\overline{\mathbb{E}}, \overline{\mathbb{G}}, \overline{\mathbb{W}}$	C _{in}	4	6 8	pF
Input/Output Capacitance	DQ	C _{I/O}	5	8	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to} + 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

Input Pulse Levels 0 to 3.0 V	Output Timing Measurement Reference Level 1.5 V
Input Rise/Fall Time	Output Load See Figure 1
Input Timing Measurement Reference Level 1.5 V	


READ CYCLE TIMING (See Note 1)

	Symbol		MCM6249-25		мсм6	MCM6249-30		249-35		
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	t _{AVAV}	^t RC	25	_	30	_	35	_	ns	2, 3
Address Access Time	†AVQV	^t AA	_	25		30	_	35	ns	
Enable Access Time	t _{ELQV}	tACS		25	_	30	_	35	ns	8
Output Enable Access Time	tGLQV	[†] OE	_	12	_	13		14	ns	
Output Hold from Address Change	tAXQX	t _{OH}	5	_	5		5	_	ns	
Enable Low to Output Active	†ELQX	tLZ	5	_	5	_	5	_	ns	4, 5, 6
Output Enable Low to Output Active	tGLQX	tLZ	0	_	0	_	0	-	ns	4, 5, 6
Enable High to Output High-Z	t _{EHQZ}	tHZ	0	12	0	14	0	16	ns	4, 5, 6
Output Enable High to Output High-Z	tGHQZ	tHZ	0	12	0	14	0	16	ns	4, 5, 6
Power Up Time	†ELICCH	tpu	0	_	0	_	0	_	ns	
Power Down Time	†EHICCL	tPD	_	25		30	_	35	ns	


NOTES:

- 1. W is high for read cycle.
- Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- 3. All read cycle timings are referenced from the last valid address to the first transitioning address.
- At any given voltage and temperature, t_{EHQZ} max < t_{ELQX} min, and t_{GHQZ} max < t_{GHQX} min, both for a given device and from device to device.
- 5. Transition is measured $\pm\,500$ mV from steady-state voltage with load of Figure 1B.
- 6. This parameter is sampled and not 100% tested.
- 7. Device is continuously selected ($\overline{E} \le V_{|L}$, $\overline{G} \le V_{|L}$).
- 8. Addresses valid prior to or coincident with $\overline{\mathsf{E}}$ going low.

READ CYCLE 1 (See Note 7 Above)



READ CYCLE 2 (See Note)



NOTE: Addresses valid prior to or coincident with $\overline{\mathsf{E}}$ going low.

OUTPUT Q $= Z_0 = 50 \Omega$ $V_L = 1.5 \text{ V}$ $= S_0 \text{ Figure 1A}$ $= S_0 \Omega$ $= S_0 \text{ Figure 1B}$ $= S_0 \Omega$
TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.


WRITE CYCLE 1 (W Controlled, See Notes 1, 2, and 7)

	Symbol		MCM6249-25 MCM6249-30			MCM6249-35				
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tAVAV	twc	25		30	_	35	_	ns	3
Address Setup Time	tAVWL	t _{AS}	0	_	0	_	0	_	ns	
Address Valid to End of Write	tavwh	t _{AW}	20	_	25	-	30	_	ns	
Write Pulse Width	tWLWH	tWP	20	_	25	_	30	_	ns	
Data Valid to End of Write	tDVWH	tDW	12	_	13	_	14	_	ns	
Data Hold Time	twhox	t _{DH}	0	l –	0	_	0	_	ns	
Write Low to Data High-Z	twlqz	twz	0	12	0	14	0	16	ns	4, 5, 6
Wirte High to Output Active	twhqx	tow	5	_	5	_	5	_	ns	4, 5, 6
Write Recovery Time	twhax	twR	0		0	_	0	_	ns	

NOTES:

- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- 2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- 3. All write cycle timings are referenced from the last valid address to the first transitioning address.
- 4. Transition is measured + 500 mV from steady-state voltage with load of Figure 1.
- 5. This parameter is sampled and not 100% tested.
- 6. At any given voltage and temperature, $t_{WLQZ} < t_{WHQX}$ min both for a given device and from device to device.

 7. If \overline{G} goes low coincident with or after \overline{W} goes low, the output will remain in a high impedance state.




WRITE CYCLE 2 (E Controlled, See Notes 1, 2, and 6)

	Symbol		мсм6	249-25	MCM62	2249-30	MCM62249-35			
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	†AVAV	twc	25	_	30	_	35	_	ns	3
Address Setup Time	tAVEL	t _{AS}	0	_	0		0	_	ns	
Address Valid to End of Write	t _{AVEH}	t _{AW}	20	_	25	_	30	_	ns	
Enable Pulse Width	tELEH	tCP	20	_	25	_	30	_	ns	4, 5
Enable to End of Write	tELWH	tcw	20	-	25	_	30	_	ns	
Write Pulse Width	tWLEH	tWP	20	-	25	_	30		ns	
Data Valid to End of Write	tDVEH	t _{DW}	12	_	13	_	14	_	ns	
Data Hold Time	tEHDX	^t DH	0	-	0		0	_	ns	
Write Recovery Time	t _{EHAX}	twR	0	_	0	_	0		ns	


NOTES:

- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- 2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- 3. All write cycle timings are referenced from the last valid address to the first transitioning address.
- 4. If $\overline{\underline{E}}$ goes low coincident with or after \overline{W} goes low, the output will remain in a high impedance condition.
- 5. If E goes high coincident with or before W goes high, the output will remain in a high impedance condition.
- 6. If \overline{G} goes low coincident with or after \overline{W} goes low, the output will remain in a high impedance state.

WRITE CYCLE 2 (E Controlled, See Notes 1, 2, and 6)



ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers — MCM6249WJ25 MCM6249WJ30 MCM6249WJ35

MOTOROLA MEMORY DATA

MOTOROLA SEMICONDUCTOR TECHNICAL DATA


8K x 8 Bit Fast Static RAM

The MCM6264 is fabricated using Motorola's high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides for greater reliability.


This device meets JEDEC standards for functionality and pinout, and is available in plastic dual-in-line and plastic small-outline J-leaded packages.


- Single 5 V ±10% Power Supply
- Fully Static No Clock or Timing Strobes Necessary
- Fast Access Times: 15, 20, 25 and 35 ns
- Equal Address and Chip Enable Access Times
- Output Enable (G) Feature for Increased System Flexibility and to Eliminate Bus Contention Problems
- Low Power Operation: 110 –140 mA Maximum ac
- Fully TTL-Compatible Three-State Output

BLOCK DIAGRAM



MCM6264





	PIN NAMES
A0—A12	Address Input
DQ0—DQ7	Data Input/Data Output
W	Write Enable
G	Output Enable
E1, E2	Chip Enable
NC	No Connection
V _C C	Power Supply (+ 5 V)
	Ground

TRUTH TABLE (X = don't care)

E1	E2	G	W	Mode	V _{CC} Current	Output	Cycle
Н	Х	Х	Х	Not Selected	ISB1, ISB2	High-Z	-
X	L	х	х	Not Selected	ISB1, ISB2	High-Z	-
L	н	н	н	Output Disabled	ICCA	High-Z	-
L	н	L	Н	Read	ICCA	D _{out}	Read Cycle
L	н	х	L	Write	ICCA	High-Z	Write Cycle

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage Relative to V _{SS}	Vcc	- 0.5 to + 7.0 V	٧
Voltage Relative to V _{SS} For Any Pin Except V _{CC}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	V
Output Current (per I/O)	lout	± 30	mA
Power Dissipation	PD	1.0	W
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Operating Temperature	TA	0 to +70	°C
Storage Temperature—Plastic	T _{sta}	55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERAT-ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	V _{CC}	4.5	5.0	5.5	V
Input High Voltage	V _{IH}	2.2	_	V _{CC} + 0.3*	V
Input Low Voltage	V _{II}	- 0.5**	_	0.8	V

 $^{^*}V_{IH}$ (max) = V_{CC} + 0.3 V dc; V_{IH} (max) = V_{CC} + 2.0 V ac (pulse width \leq 20 ns) $^**V_{IL}$ (min) = - 0.5 V dc; V_{IL} (min) = - 2.0 V ac (pulse width \leq 20 ns)

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	l _{lkg(l)}	_	±1	μΑ
Output Leakage Current ($\overline{E} = V_{IH}$ or $G = V_{IH}$, $V_{out} = 0$ to V_{CC})	llkg(O)		±1	μΑ
Output Low Voltage (I _{OL} = 8.0 mA)	V _{OL}	_	0.4	V
Output High Voltage (I _{OH} = - 4.0 mA)	VOH	2.4	_	V

POWER SUPPLY CURRENTS

Parameter	Symbol	- 15	- 20	- 25	- 35	Unit
AC Active Supply Current (I _{out} = 0 mA, V _{CC} = Max, f = f _{max})	ICCA	140	130	120	110	mA
AC Standby Current ($\overline{E} = V_{IH}$ or $E2 = V_{IL}$, $V_{CC} = Max$, $f = f_{max}$)	I _{SB1}	40	35	30	30	mA
Standby Current ($\overline{E1} \ge V_{CC} - 0.2 \text{ V}$ or $E2 \le V_{SS} + 0.2 \text{ V}$, $V_{in} \le V_{SS} + 0.2 \text{ V}$, or $\ge V_{CC} - 0.2 \text{ V}$)	I _{SB2}	20	20	20	20	mA

CAPACITANCE (f = 1 MHz, dV = 3 V, T_A = 25°C, Periodically sampled rather than 100% tested)

Characteristic	Symbol	Max	Unit
Address and Data Input Capacitance	C _{in}	6	pF
Control Pin Input Capacitance (E, E2 G, W)	C _{in}	6	pF
Output Capacitance	Cout	7	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5 \text{ V} \pm 10\%, T_A = 0 \text{ to} + 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

Input Timing Measurement Reference Level 1.5 V	Output Timing Measurement Reference Level 1.5 V
Input Pulse Levels 0 to 3 V	Output Load Figure 1A Unless Otherwise Noted
Input Rise/Fall Time 5 ns	


READ CYCLE (See Notes 1 and 2)

	Sym	ibol	_	15	-:	20	-	25	_;	35		
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	^t AVAV	t _{RC}	15	_	20	_	25	_	35	_	ns	3
Address Access Time	†AVQV	†AA	_	15		20	_	25	_	35	ns	
Enable Access Time	^t ELQV	†ACS	_	15	_	20	_	25	_	35	ns	4
Output Enable Access Time	†GLQV	^t OE	_	8	_	10	_	11	_	12	ns	
Output Hold from Address Change	†AXQX	^t OH	4	_	4	_	4	_	4	_	ns	
Enable Low to Output Active	t _{ELQX}	†CLZ	4	_	4	_	4	_	4	_	ns	5,6,7
Output Enable Low to Output Active	†GLQX	^t OLZ	0	_	0	_	0	_	0	_	ns	5,6,7
Enable High to Output High-Z	t _{EHQZ}	^t CHZ	0	8	0	9	0	10	0	11	ns	5,6,7
Output Enable High to Output High-Z	^t GHQZ	^t OHZ	0	7	0	8	0	9	0	10	ns	5,6,7
Power Up Time	†ELICCH	tpU	0	_	0	_	0	_	0	_	ns	
Power Down Time	^t EHICCL	t _{PD}	_	15	_	20	_	25	_	35	ns	


NOTES:

- 1. \overline{W} is high for read cycle.
- 2. E1 and E2 are represented by E in this data sheet. E2 is of opposite polarity to E.
- 3. All timings are referenced from the last valid address to the first transitioning address.
- 4. Addresses valid prior to or coincident with \overline{E} going low.
- $5. \ \ \, \text{At any given voltage and temperature, t_{EHQZ} max} < t_{ELQX}$ min, and t_{GHQZ} max} < t_{GLQX}$ min, both for a given device and from device to the state of the stat$ device.
- 6. Transition is measured \pm 500 mV from steady-state voltage with load of Figure 1B. 7. This parameter is sampled and not 100% tested.
- 8. Device is continuously selected ($\overline{E1} = V_{IL}$, $E2 = V_{IH}$, $\overline{G} = V_{IL}$).

READ CYCLE 1 (See Note 8)



READ CYCLE 2 (See Note 4)



AC TEST LOADS





Figure 1A



TIMING PARAMETER ABBREVIATIONS

signal name from which interval is defined transition direction for first signal signal name to which interval is defined transition direction for second signal

The transition definitions used in this data sheet are:

- H = transition to high
- L = transition to low
- V = transition to valid
- X = transition to invalid or don't care
- Z = transition to off (high impedance)

TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device output will be valid no later than that time.

WRITE CYCLE 1 (W Controlled) (See Notes 1, 2, and 3)

	Syn	nbol	_	15	-:	20	-	25	-	35		
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	†AVAV	twc	15	_	20	_	25	_	35	_	ns	4
Address Setup Time	t _{AVWL}	t _{AS}	0	_	0	_	0	_	0	_	ns	
Address Valid to End of Write	tavwh	t _{AW}	12		15		17	_	20	_	ns	
Write Pulse Width	twlwh,	tWP	12	_	15	_	17	_	20	_	ns	
Write Pulse Width, High (Output Enable devices)	twlwh,	tWP	10	_	12	_	15	_	17	-	ns	5
Data Valid to End of Write	tDVWH	tDW	7	_	8	_	10	_	12	_	ns	
Data Hold Time	tWHDX	t _{DH}	0	_	0	_	0	_	0	_	ns	
Write Low to Output High-Z	twLQZ	twz	0	7	0	8	0	10	0	12	ns	6,7,8
Write High to Output Active	tWHQX	tow	4	_	4	_	4	_	4	_	ns	6,7,8
Write Recovery Time	tWHAX	twr	0	_	0	_	0	_	0	_	ns	

WRITE CYCLE 2 (E Controlled) (See Notes 1 and 2)

	Sym	lode	- 15		- 20		- 25		- 35			
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tAVAV	twc	15	<u> </u>	20	-	25	_	35	_	ns	4
Address Setup Time	†AVEL	†AS	0	_	0	_	0		0	_	ns	
Address Valid to End of Write	†AVEH	†AW	12	_	15	_	20	_	25	_	ns	
Enable to End of Write	teleh, telwh	tcw	10	_	12	_	15	_	25	=	ns	9,10
Data Valid to End of Write	^t DVEH	tDW	7	_	8	_	10	_	15		ns	
Data Hold Time	t _{EHDX}	^t DH	0	_	0	_	0	_	0	_	ns	
Write Recovery Time	t _{EHAX}	twR	0	_	0	T -	0	_	0	_	ns	

NOTES:


- A write occurs during the overlap of \(\overline{E}\) low and \(\overline{W}\) low.
 \(\overline{E1}\) and \(\overline{E2}\) are represented by \(\overline{E}\) in this data sheet. \(\overline{E2}\) is of opposite polarity to \(\overline{E}.\)
- 3. If \overline{G} goes low coincident with or after \overline{W} goes low, the output will remain in a high-impedance state.
- All timings are referenced from the last valid address to the first transitioning address.
 If Ḡ ≥ V_{IH}, the output will remain in a high-impedance state.
- 6. At any given voltage and temperature, t_{WLQZ} max < t_{WHQX} min, both for a given device and from device to device.
- 7. Transition is measured \pm 500 mV from steady-state voltage with load of Figure 1B.

- 8. This parameter is sampled and not 100% tested.


 9. If \overline{E} goes low coincident with or after \overline{W} goes low, the output will remain in a high-impedance state.

 10. If \overline{E} goes high coincident with or before \overline{W} goes high, the output will remain in a high-impedance state.


WRITE CYCLE 1 (See Notes 1, 2, and 3)



WRITE CYCLE 2 (See Notes 1 and 2)



ORDERING INFORMATION (Order by Full Part Number)



Package (P or BP = 300-mil Plastic DIP, NJ or BNJ = 300-mil SOJ)

Full Part Numbers—MCM6264P15 MCM6264NJ15 MCM6264NJ15R2 MCM6264P20 MCM6264NJ20 MCM6264NJ20R2 MCM6264BNJ25R2 MCM6264BNJ25R2 MCM6264BNJ35R2 MCM6264BNJ35R2

MOTOROLA MEMORY DATA

MOTOROLA SEMICONDUCTOR TECHNICAL DATA


Advance Information 8K x 8 Bit Fast Static RAM

The MCM6264C is fabricated using Motorola's high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides for greater reliability.


This device meets JEDEC standards for functionality and pinout, and is available in plastic dual-in-line and plastic small-outline J-leaded packages.


- Single 5 V ±10% Power Supply
- Fully Static No Clock or Timing Strobes Necessary
- Fast Access Times: 12, 15, 20, 25, and 35 ns
- Equal Address and Chip Enable Access Times
- Output Enable (G) Feature for Increased System Flexibility and to Eliminate Bus Contention Problems
- Low Power Operation: 110–150 mA Maximum ac
- Fully TTL Compatible Three State Output

BLOCK DIAGRAM



MCM6264C





	PIN NAMES
	Address Input
	. Data Input/Data Output
₩	Write Enable
Ğ	Output Enable
Ē1, E2	Chip Enable
NC	No Connection
Vcc	Power Supply (+ 5 V)
	Ground

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

TRUTH TABLE (X = don't care)

E1	E2	G	W	Mode	V _{CC} Current	Output	Cycle
Н	Х	Х	Х	Not Selected	ISB1, ISB2	High-Z	_
X	L	х	х	Not Selected	ISB1, ISB2	High–Z	_
L	Н	н	н	Output Disabled	ICCA	High-Z	-
L	Н	L	н	Read	ICCA	D _{out}	Read Cycle
L	Н	х	L	Write	ICCA	High-Z	Write Cycle

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to + 7.0 V	٧
Voltage Relative to V _{SS} For Any Pin Except V _{CC}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	V
Output Current	lout	± 20	, mA
Power Dissipation	PD	1.0	W
Temperature Under Bias (T _A = 25°C)	T _{bias}	- 10 to + 85	°C
Operating Temperature	TA	0 to +70	°C
Storage Temperature—Plastic	T _{stg}	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERAT-ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

($V_{CC} = 5.0 \text{ V} \pm 10\%$, $T_A = 0 \text{ to } 70^{\circ}\text{C}$, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
Input High Voltage	VIH	2.2	_	V _{CC} + 0.3*	٧
Input Low Voltage	VIL	- 0.5**		0.8	V

 $^{^{*}}V_{IH}\;(max) = V_{CC} + 0.3\;V\;dc;\;V_{IH}\;(max) = V_{CC} + 2.0\;V\;ac\;(pulse\;width \le 20\;ns) \\ ^{**}V_{IL}\;(min) = -0.5\;V\;dc;\;V_{IL}\;(min) = -2.0\;V\;ac\;(pulse\;width \le 20\;ns)$

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	l _{lkg(i)}	_	±1	μΑ
Output Leakage Current ($\overline{E1}$ = V_{IH} or \overline{G} = V_{IH} or E2 = VIL, V_{Out} = 0 to V_{CC})	l _{lkg(O)}	_	±1	μА
Output Low Voltage (I _{OL} = 8.0 mA)	V _{OL}	_	0.4	V
Output High Voltage (IOH = - 4.0 mA)	VOH	2.4	_	V

POWER SUPPLY CURRENTS

Parameter	Symbol	- 12	- 15	- 20	- 25	- 35	Unit
AC Active Supply Current (Iout = 0 mA, VCC = Max, f = fmax)	ICCA	150	140	130	120	110	mA
AC Standby Current ($\overline{E1} = V_{IH}$ or $E2 = V_{IL}$, $V_{CC} = MAX$, $f = f_{max}$)	I _{SB1}	45	40	35	30	30	mA
$ \begin{array}{l} \text{Standby Current } (\overline{E1} \geq V_{CC} - 0.2 \text{ V or E2} \leq V_{SS} + 0.2 \text{ V,} \\ V_{in} \leq V_{SS} + 0.2 \text{V or } \geq V_{CC} - 0.2 \text{V)} \end{array} $	I _{SB2}	20	20	20	20	20	mA

CAPACITANCE (f = 1 MHz, dV = 3 V, $T_A = 25$ °C, Periodically sampled rather than 100% tested)

Characteristic	Symbol	Max	Unit
Address and Data Input Capacitance	C _{in}	6	pF
Control Pin Input Capacitance (E1, E2, G, W)	C _{in}	6	pF
Output Capacitance	Cout	7	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to} + 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

Input Timing Measurement Reference Level 1.5 V	Output Timing Measurement Reference Level 1.5 V
Input Pulse Levels 0 to 3.0 V	Output Load Figure 1A Unless Otherwise Noted
Input Rise/Fall Time 5 ns	


READ CYCLE (See Notes 1 and 2)


	Sym	Symbol		12	-	15	- :	20	- :	25	- 35			
Parameter	Std.	Alt.	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	tAVAV	^t RC	12	_	15	_	20	_	25	_	35		ns	3
Address Access Time	†AVQV	^t AA	_	12	_	15	_	20	_	25	_	35	ns	
Enable Access Time	tELQV	tACS	-	12	_	15	_	20	_	25		35	ns	4
Output Enable Access Time	tGLQV	^t OE	_	6	_	8	_	10	_	11	_	12	ns	
Output Hold from Address Change	tAXQX	tОН	4	_	4	_	4	_	4	_	4		ns	5,6,7
Enable Low to Output Active	†ELQX	tCLZ	4	_	4	_	4	_	4	_	4	_	ns	5,6,7
Enable High to Output High-Z	tEHQZ	tCHZ	0	6	0	8	0	9	0	10	0	11	ns	5,6,7
Output Enable Low to Output Active	^t GLQX	^t OLZ	0	_	0	_	0	_	0	_	0	_	ns	5,6,7
Output Enable High to Output High-Z	tGHQZ	^t OHZ	0	6	0	7	0	8	0	9	0	10	ns	5,6,7
Power Up Time	†ELICCH	tpU	0	_	0	_	0	_	0	_	0	_	ns	
Power Down Time	^t EHICCL	tPD	_	12	_	15	_	20	_	25	_	35	ns	

NOTES: 1. \overline{W} is high for read cycle.

- 2. $\overline{\text{E1}}$ and $\overline{\text{E2}}$ are represented by $\overline{\text{E}}$ in this data sheet. $\overline{\text{E2}}$ is of opposite polarity to $\overline{\text{E}}$.
- 3. All timings are referenced from the last valid address to the first transitioning address.
- 4. Addresses valid prior to or coincident with \overline{E} going low.
- 5. At any given voltage and temperature, tehQZ max is less than telQX (min), and tehQZ (max) is less than telQX (min), both for a given device and from device to device.
- 6. Transition is measured $\pm\,500$ mV from steady-state voltage with load of Figure 1B.
- 7. This parameter is sampled and not 100% tested.
- 8. Device is continuously selected ($\overline{E1}$ = V_{IL} , E2 = V_{IH} , \overline{G} = V_{IL}).

READ CYCLE 1 (See Note 8)





AC TEST LOADS




Figure 1A

Figure 1B

TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

WRITE CYCLE 1 (W Controlled, See Notes 1, 2, and 3)

	Sym	bol	-	12	_	15	-:	20	-	25	- 35			
Parameter	Std.	Alt.	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tavav	twc	12	_	15	Ī —	20	_	25	_	35	_	ns	4
Address Setup Time	tAVWL	†AS	0	_	0	_	0	_	0	_	0	_	ns	
Address Valid to End of Write	tAVWH	tAW	10	_	12	_	15	_	17	_	20	_	ns	
Write Pulse Width	twlwh,	tWP	10	_	12	-	15	_	17		20	-	ns	
Write Pulse Width, G High	tWLWH,	tWP	8	-	10	_	12	_	15	_	17	_	ns	5
Data Valid to End of Write	tDVWH	tDW	6	_	7	_	8	_	10	_	12	_	ns	
Data Hold Time	twHDX	^t DH	0	_	0	<u> </u>	0		0	_	0	_	ns	
Write Low to Output High-Z	twLQZ	twz	0	6	0	7	0	8	0	10	0	12	ns	6,7,8
Write High to Output Active	twhqx	tow	4	_	4	 	4		4	_	4	_	ns	6,7,8
Write Recovery Time	twhax	twR	0	_	0	_	0	_	0	_	0		ns	

WRITE CYCLE 2 (E Controlled, See Notes 1 and 2)

	Symbol		-	- 12 - 15		- 20		- 25		- 35		,		
Parameter	Std.	Alt.	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tAVAV	twc	12	_	15	_	20	 	25	_	35	_	ns	4
Address Setup Time	tAVEL	tAS	0	_	0		0	_	0	_	0	_	ns	
Address Valid to End of Write	tAVEH	taw	12	_	12	_	15	_	20	_	25	_	ns	
Enable to End of Write	tELEH, tELWH	tcw	10	_	10	_	12	-	15	_	25	-	ns	9,10
Data Valid to End of Write	†DVEH	tDW	7	_	7	_	8	_	10	_	15	_	ns	
Data Hold Time	tEHDX	t _{DH}	0	_	0	_	0	_	0		0	_	ns	
Write Recovery Time	t _{EHAX}	twR	0	_	0	_	0	_	0	_	0	_	ns	

- NOTES: 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
 2 $\overline{E1}$ and E2 are represented by \overline{E} in this data sheet. E2 is of opposite polarity to \overline{E} .
 - 3. If \overline{G} goes low coincident with or after \overline{W} goes low, the output will remain in a high impedance state.

 4. All timings are referenced from the last valid address to the first transitioning address.


 - 7. If G ≥ V_{IH}, the output will remain in a high impedance state.
 6. At any given voltage and temperature, t_{WLOZ} max is less than t_{WHOX} min, both for a given device and from device to device.
 7. Transition is measured ±500 mV from steady-state voltage with load of Figure 1B.

 - 8. This parameter is sampled and not 100% tested.


 9. If E goes low coincident with or after W goes low, the output will remain in a high impedance state.

 10. If E goes high coincident with or before W goes high, the output will remain in a high impedance state.


WRITE CYCLE 1 (W Controlled, See Notes 1, 2 and 3)



WRITE CYCLE 2 (E Controlled, See Notes 1 and 2)



ORDERING INFORMATION (Order by Full Part Number)



Package (P = 300 mil Plastic DIP, J = 300 mil SOJ)

Full Part Numbers—MCM6264CP12 MCM6264CJ12R2 MCM6264CJ15R2 MCM6264CP20 MCM6264CJ20 MCM6264CJ20R2 MCM6264CJ20R2 MCM6264CJ25R2 MCM6264CJ25R2 MCM6264CJ25R2 MCM6264CJ35R2

MOTOROLA SEMICONDUCTOR TECHNICAL DATA

8K x 9 Bit Fast Static RAM


The MCM6265 is fabricated using Motorola's high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides for greater reliability.


This device meets JEDEC standards for functionality and pinout, and is available in plastic dual-in-line and plastic small-outline J-leaded packages.

- Single 5 V ±10% Power Supply
- Fully Static No Clock or Timing Strobes Necessary
- Fast Access Times: 15, 20, 25 and 35 ns
- Equal Address and Chip Enable Access Times
- Output Enable (G) Feature for Increased System Flexibility and to Eliminate Bus Contention Problems
- Low Power Operation: 110 −140 mA Maximum ac
- Fully TTL-Compatible Three-State Output

BLOCK DIAGRAM A3 A5 MEMORY MATRIX ROW 256 ROWS x DECODER 32 x 9 COLUMNS A10 A11 DQ0 COLUMN I/O INPUT DATA DQ8 · CONTROL COLUMN DECODER Ē1 A1 A6 A8 A12

MCM6265





PIN N	AMES
A0—A12 DQ0—DQ8 Data W G E1, E2 VCC Pov	a Input/Data Output Write Enable Output Enable Chip Enable wer Supply (+ 5 V)

TRUTH TABLE (X = don't care)

E1	E2	G	W	Mode	V _{CC} Current	Output	Cycle
Н	Х	Х	Х	Not Selected	ISB1, ISB2	High-Z	-
×	L	х	х	Not Selected	ISB1, ISB2	High-Z	-
L	н	Н	н	Output Disabled	ICCA	High-Z	-
L	н	L	н	Read	ICCA	Dout	Read Cycle
L	Н	х	L	Write	ICCA	High-Z	Write Cycle

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage	VCC	- 0.5 to + 7.0 V	٧
Voltage Relative to V _{SS} For Any Pin Except V _{CC}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	V
Output Current	lout	± 20	mA
Power Dissipation	PD	1.0	W
Temperature Under Bias	T _{bias}	-10 to + 85	°C
Operating Temperature	TA	0 to +70	°C
Storage Temperature — Plastic	T _{sta}	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERAT-ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V ±10%, T_A = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V
Input High Voltage	V _{IH}	2.2	_	V _{CC} + 0.3*	V
Input Low Voltage	VIL	- 0.5**	_	0.8	V

 $\label{eq:vision} \begin{array}{ll} \text{"VijH (max)} = \text{V}_{CC} + 0.3 \text{ V dc; V}_{IL} \text{ (min)} = \text{V}_{CC} + 2.0 \text{ V ac (pulse width} \leq 20 \text{ ns)} \\ \text{"VijL (min)} = -0.5 \text{ V dc; V}_{IL} \text{ (min)} = -2.0 \text{ V ac (pulse width} \leq 20 \text{ ns)} \\ \end{array}$

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	lkg(l)		±1	μA
Output Leakage Current ($\overline{E} = V_{IH}$ or $\overline{G} = V_{IH}$, $V_{out} = 0$ to V_{CC})	l _{lkg(O)}	_	±1	μA
Output Low Voltage (I _{OL} = 8.0 mA)	V _{OL}	_	0.4	V
Output High Voltage (I _{OH} = - 4.0 mA)	V _{OH}	2.4		V

POWER SUPPLY CURRENTS

Parameter	Symbol	- 15	- 20	- 25	- 35	Unit
AC Active Supply Current (I _{out} = 0 mA, V _{CC} = Max, f = f _{max})	ICCA	140	130	100	110	mA
AC Standby Current (E1 = V _{IH} or E2 = V _{IL} , V _{CC} = Max, f = f _{max})	I _{SB1}	40	35	30	30	mA
Standby Current ($\overline{E1} \ge V_{CC} - 0.2 \text{ V or } E2 \le V_{SS} + 0.2 \text{ V,}$ $V_{in} \le V_{SS} + 0.2 \text{ V, or } \ge V_{CC} - 0.2 \text{ V)}$	I _{SB2}	20	20	20	20	mA

CAPACITANCE (f = 1 MHz, dV = 3 V, T_A = 25°C, Periodically sampled rather than 100% tested)

Characteristic	Symbol	Max	Unit
Address and Data Input Capacitance	C _{in}	6	pF
Control Pin Input Capacitance (E1, E2, G, W)	C _{in}	6	pF
Output Capacitance	Cout	7	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

(VCC = 5 V \pm 10%, TA = 0 to + 70°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level 1.5 V	Output Timing Measurement Reference Level 1.5 V
Input Pulse Levels 0 to 3 V	Output Load Figure 1A Unless Otherwise Noted
Input Rise/Fall Time 5 ns	


READ CYCLE (See Notes 1 and 2)

	Syn	Symbol		12	_	15	- 25		- 35			
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	tavav	tRC	15	_	20	_	25	_	35	_	ns	3
Address Access Time	†AVQV	t _{AA}	_	15	_	20	_	25	-	35	ns	
Enable Access Time	tELQV	†ACS	—	15	-	20	_	25	_	35	ns	4
Output Enable Access Time	†GLQV	^t OE	_	8		10	_	12	_	12	ns	
Output Hold from Address Change	tAXQX	^t OH	4	_	4	_	4	_	- 4	-	ns	
Enable Low to Output Active	†ELQX	†CLZ	4	_	4	_	4	_	4	-	ns	5,6,7
Output Enable Low to Output Active	†GLQX	†OLZ	0	_	0	-	0	_	0	_	ns	5,6,7
Enable High to Output High-Z	t _{EHQZ}	^t CHZ	0	8	0	9	0	10	0	11	ns	5,6,7
Output Enable High to Output High-Z	tGHQZ	tohz	0	7	0	8	0	10	0	10	ns	5,6,7
Power Up Time	†ELICCH	t _{PU}	0	_	0	_	0	_	0	_	ns	
Power Down Time	†EHICCL	t _{PD}		15	_	20	-	25	_	35	ns	


NOTES:

- 1. \overline{W} is high for read cycle.
- 2. $\overline{E1}$ and E2 are represented by \overline{E} in this data sheet. E2 is of opposite polarity to \overline{E} .
- 3. All timings are referenced from the last valid address to the first transitioning address.
- 4. Addresses valid prior to or coincident with \overline{E} going low.
- 5. At any given voltage and temperature, tehoz max < telox min, and tohoz max < telox min, both for a given device and from device to device.
- 6. Transition is measured $\pm\,500$ mV from steady-state voltage with load of Figure 1B.
- 7. This parameter is sampled and not 100% tested.
- 8. Device is continuously selected ($\overline{E1} = V_{|L}$, $E2 = V_{|H}$, $\overline{G} = V_{|L}$).

READ CYCLE 1 (See Note 8)



READ CYCLE 2 (See Note 4)



AC TEST LOADS





Figure 1A



TIMING PARAMETER ABBREVIATIONS

signal name from which interval is defined transition direction for first signal signal name to which interval is defined transition direction for second signal

The transition definitions used in this data sheet are:

- H = transition to high
- L = transition to low
- V = transition to valid
- X = transition to invalid or don't care
- Z = transition to off (high impedance)

TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device output will be valid no later than that time.

WRITE CYCLE (\overline{W} Controlled) (See Notes 1, 2, and 3)

	Syn	nbol	-	15	_	20	-	25	-	35		
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tavav	twc	15	_	20	_	25	_	35	_	ns	4
Address Setup Time	tAVWL	†AS	0	_	0	T =	0	_	0	_	ns	
Address Valid to End of Write	tavwh	tAW	12	_	15	_	-17	_	20	_	ns	
Write Pulse Width	twlwh,	t _{WP}	12	_	15	_	17	_	20	-	ns	
Write Pulse Width, High (Output Enable devices)	twlwh,	tWP	10	_	12	_	15	-	17	_	ns	5
Data Valid to End of Write	tDVWH	tDW	7	_	8	_	10	_	12	_	ns	
Data Hold Time	twhdx	t _{DH}	0	_	0	-	0	_	0	_	ns	
Write Low to Output High-Z	twLQZ	twz	0	7	0	8	0	10	0	12	ns	6,7,8
Write High to Output Active	tWHQX	tow	4	_	4	_	4	_	4	_	ns	6,7,8
Write Recovery Time	twhax	twR	0	_	0	_	0	_	0	_	ns	

WRITE CYCLE (E Controlled) (See Notes 1 and 2)


	Syn	lodr	-	15	-	- 20		25	- 35			
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	†AVAV	twc	15	_	20	_	25	-	35	_	ns	4
Address Setup Time	†AVEL	t _{AS}	0	_	0		0	_	0	_	ns	
Address Valid to End of Write	†AVEH	^t AW	12	_	15	_	20	_	25	_	ns	
Enable to End of Write	[†] ELEH [,] [†] ELWH	tcw	10	_	12	_	15	_	25	-	ns	9,10
Data Valid to End of Write	t _{DVEH}	t _{DW}	7	_	8	_	10	-	15	_	ns	
Data Hold Time	†EHDX	^t DH	0	T-	0	-	0	_	0	_	ns	
Write Recovery Time	t _{EHAX}	twR	0	-	0	-	0	_	0	-	ns	

NOTES:


- A write occurs during the overlap of \(\overline{E}\) low and \(\overline{W}\) low.
 \(\overline{E}\) and \(\overline{E}\) are represented by \(\overline{E}\) in this data sheet. \(\overline{E}\) is of opposite polarity to \(\overline{E}\).
 If \(\overline{G}\) goes low coincident with or after \(\overline{W}\) goes low, the output will remain in a high-impedance state.
- 4. All timings are referenced from the last valid address to the first transitioning address.
- 5. If $\overline{G} \ge V_{IH}$, the output will remain in a high-impedance state.
- At any given voltage and temperature, twLQZ max < twHQX min, both for a given device and from device to device.
 Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B.
 This parameter is sampled and not 100% tested.

- If E goes low coincident with or after W goes low, the output will remain in a high-impedance state.
 If E goes high coincident with or before W goes high, the output will remain in a high-impedance state.

WRITE CYCLE 1 (See Notes 1, 2, and 3) t AVAV -A (ADDRESS) t AVWH t WHAX E (CHIP ENABLE) t WLWH W (WRITE ENABLE) t AVWL t DVWH t WHDX D (DATA IN) DATA VALID t wloz → HIGH Z HIGH Z Q (DATA OUT) → t WHQX WRITE CYCLE 2 (See Notes 1 and 2) t avav



ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers—MCM6265P15 MCM6265P20 MCM6265P25 MCM6265NJ15 MCM6265NJ15R2 MCM6265NJ20 MCM6265NJ20R2 MCM6265NJ25 MCM6265NJ25R2

5P25 MCM6265NJ25 M


Advance Information 8K x 9 Bit Fast Static RAM

The MCM6265C is fabricated using Motorola's high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides for greater reliability.


This device meets JEDEC standards for functionality and pinout, and is available in plastic dual-in-line and plastic small-outline J-leaded packages.


- Single 5 V ±10% Power Supply
- Fully Static No Clock or Timing Strobes Necessary
- Fast Access Times: 12, 15, 20, 25, and 35 ns
- Equal Address and Chip Enable Access Times
- Output Enable (G) Feature for Increased System Flexibility and to Eliminate Bus Contention Problems
- Low Power Operation: 110 −150 mA Maximum ac
- Fully TTL Compatible Three State Output

BLOCK DIAGRAM



MCM6265C





	PIN NAMES
DQ0-DQ8 W	
	Power Supply (+ 5 V) Ground

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

TRUTH TABLE (X = don't care)

E1	E2	Ğ	W	Mode	V _{CC} Current	Output	Cycle
Н	X	Х	Х	Not Selected	ISB1, ISB2	High-Z	-
X	L	х	×	Not Selected	ISB1, ISB2	High-Z	_
L	н	Н	Н	Output Disabled	ICCA	High-Z	-
L	н	L	Н	Read	ICCA	D _{out}	Read Cycle
L	Н	x	L	Write	ICCA	High-Z	Write Cycle

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage	V _{CC}	- 0.5 to + 7.0 V	V
Voltage Relative to V _{SS} For Any Pin Except V _{CC}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	V
Output Current	lout	± 20	mA
Power Dissipation	PD	1.0	W
Temperature Under Bias	T _{bias}	-10 to + 85	°C
Operating Temperature	TA	0 to +70	°C
Storage Temperature — Plastic	T _{sta}	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERAT-ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
Input High Voltage	V _{IH}	2.2	_	V _{CC} + 0.3*	V
Input Low Voltage	VIL	- 0.5**	_	0.8	V

^{*}V_{IH} (max) = V_{CC} + 0.3 V dc; V_{IH} (max) = V_{CC} + 2.0 V ac (pulse width \leq 20 ns) **V_{IL} (min) = - 0.5 V dc; V_{IL} (min) = - 2.0 V ac (pulse width \leq 20 ns)

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	l _{lkg(l)}	_	±1	μA
Output Leakage Current ($\overline{E} = V_{IH}$ or $\overline{G} = V_{IH}$, $V_{out} = 0$ to V_{CC})	l _{lkg(O)}	_	±1	μA
Output Low Voltage (I _{OL} = 8.0 mA)	V _{OL}	_	0.4	٧
Output High Voltage (I _{OH} = - 4.0 mA)	Voн	2.4	_	٧

POWER SUPPLY CURRENTS

Parameter	Symbol	- 12	- 15	- 20	- 25	- 35	Unit
AC Active Supply Current (I _{out = 0 mA} , V _{CC} = Max, f = f _{max})	^I CCA	150	140	130	120	110	mA
AC Standby Current ($\overline{E1} = V_{IH}$ or $E2 = V_{IL}$, $V_{CC} = MAX$, $f = f_{max}$)	I _{SB1}	45	40	35	30	30	mA
Standby Current $(\overline{E1} \ge V_{CC} - 0.2 \text{ V or } E2 \le V_{SS} + 0.2 \text{ V, } V_{in} \le V_{SS} + 0.2 \text{ V, } O_{in} \le V_{SS} + 0.$	I _{SB2}	20	20	20	20	. —	mA

CAPACITANCE (f = 1 MHz, dV = 3 V, $T_A = 25$ °C, Periodically sampled rather than 100% tested)

Characteristic	Symbol	Max	Unit
Address and Data Input Capacitance	C _{in}	6	pF
Control Pin Input Capacitance (E1,E2,G,W)	C _{in}	6	pF
Output Capacitance	C _{out}	7	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } +70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

Input Timing Measurement Reference Level 1.5 V	Output Timing Measurement Reference Level 1.5 V
Input Pulse Levels 0 to 3.0 V	Output Load Figure 1A Unless Otherwise Noted
Input Rise/Fall Time 5 ns	


READ CYCLE (See Notes 1 and 2)


	Sym	Symbol		2	-1	5	-2	20	-2	25	-35			
Parameter	Std.	Alt.	Min	Max	Unit	Notes								
Read Cycle Time	†AVAV	tRC	12	_	15	_	20	_	25	-	35	_	ns	3
Address Access Time	tAVQV	tAA	_	12	_	15	_	20	_	25	_	35	ns	
Enable Access Time	t _{ELQV}	†ACS	-	12	_	15	_	20	_	25	_	35	ns	4
Output Enable Access Time	tGLQV	tOE		6	_	8	_	10	_	11	_	12	ns	
Output Hold from Address Change	†AXQX	tОН	4	_	4	_	4	_	4	_	4	_	ns	
Enable Low to Output Active	t _{ELQX}	†CLZ	4	_	4	_	4	_	4	_	4	_	ns	5,6,7
Enable High to Output High-Z	tEHQZ	^t CHZ	0	6	0	8	0	9	0	10	0	11	ns	5,6,7
Output Enable Low to Output Active	†GLQX	[†] OLZ	0	_	0	_	0	_	0	_	0	-	ns	5,6,7
Output Enable High to Output High-Z	^t GHQZ	^t OHZ	0	6	0	7	0	8	0	9	0	10	ns	5,6,7
Power Up Time	†ELICCH	t _{PU}	0	_	0	_	0	_	0	_	0	_	ns	
Power Down Time	tEHICCL	tPD	_	12	_	15		20	_	25	_	35	ns	

NOTES: 1. W is high for read cycle.

- 2. $\overline{\text{E1}}$ and $\overline{\text{E2}}$ are represented by $\overline{\text{E}}$ in this data sheet. $\overline{\text{E2}}$ is of opposite polarity to $\overline{\text{E}}$.
- 3. All timings are referenced from the last valid address to the first transitioning address.
- 4. Addresses valid prior to or coincident with $\overline{\overline{E}}$ going low.
- 5. At any given voltage and temperature, teHQZ max is less than teLQX (min), and teHQZ (max) is less than teLQX (min), both for a given device and from device to device.
- 6. Transition is measured $\pm\,500$ mV from steady-state voltage with load of Figure 1B.
- 7. This parameter is sampled and not 100% tested.
- 8. Device is continuously selected ($\overline{E1}$ = V_{IL} , E2 = V_{IH} , \overline{G} = V_{IL}).

READ CYCLE 1 (See Note 8)





AC TEST LOADS




Figure 1A

Figure 1B

TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

WRITE CYCLE 1 (W Controlled, See Notes 1, 2, and 3)

	Sym	ibol	_	12	_	15	-	20	-:	25	- 35			
Parameter	Std.	Alt.	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tavav	twc	12	_	15	_	20	_	25	_	35	_	ns	4
Address Setup Time	t _{AVWL}	†AS	0	_	0	_	0	_	0	_	0	_	ns	
Address Valid to End of Write	tAVWH	t _{AW}	10	_	12	_	15	_	17	_	20	_	ns	
Write Pulse Width	tWLWH, tWLEH	tWP	10	_	12	-	15	-	17	_	20	_	ns	
Write Pulse Width, G High	tWLWH,	tWP	8	_	10	_	12	_	15	_	17	_	ns	5
Data Valid to End of Write	tDVWH	t _{DW}	6	_	7		8	_	10	_	12	_	ns	
Data Hold Time	twHDX	^t DH	0	I -	0	_	0	_	0	_	0	_	ns	
Write Low to Output High-Z	twlqz	twz	0	6	0	7	0	8	0	10	0	12	ns	6,7,8
Write High to Output Active	twhqx	tow	4	_	4		4	_	4	_	4		ns	6,7,8
Write Recovery Time	tWHAX	twr	0	_	0	_	0	_	0		0	_	ns	

WRITE CYCLE 2 (E Controlled, See Notes 1 and 2)


	Syn	lodr	- 12		- 15		- 20		- 25		- 35			
Parameter	Std.	Alt.	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	†AVAV	twc	12	_	15	_	20	_	25	_	35	_	ns	4
Address Setup Time	tAVEL	t _{AS}	0		0	_	0	_	0	_	0	_	ns	
Address Valid to End of Write	tAVEH	taw	12		12	_	15	_	20	—	25	_	ns	
Enable to End of Write	tELEH, tELWH	tcw	10	-	10	-	12	-	15	_	25		ns	9,10
Data Valid to End of Write	†DVEH	tDW	7	_	7	_	8	_	10	_	15		ns	
Data Hold Time	tEHDX	t _{DH}	0	_	0	_	0	_	0	_	0		ns	
Write Recovery Time	t _{EHAX}	twR	0	T -	0	_	0	I	0	I —	0		ns	

- NOTES: 1. A write occurs during the overlap of $\overline{\mathbb{E}}$ low and $\overline{\mathbb{W}}$ low.
 2. $\overline{\mathbb{E}}$ 1 and $\overline{\mathbb{E}}$ 2 are represented by $\overline{\mathbb{E}}$ in this data sheet. $\overline{\mathbb{E}}$ 2 is of opposite polarity to $\overline{\mathbb{E}}$.
 - 3. If \overline{G} goes low coincident with or after \overline{W} goes low, the output will remain in a high impedance state.
 - 4. All timings are referenced from the last valid address to the first transitioning address.
 - 5. If $\overline{G} \ge V_{IH}$, the output will remain in a high impedance state.
 - 6. At any given voltage and temperature, t_{WLOZ} max is less than t_{WHOX} min, both for a given device and from device to device.
 7. Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B.


 - 8. This parameter is sampled and not 100% tested.

 - If E goes low coincident with or after W goes low, the output will remain in a high impedance state.
 If E goes high coincident with or before W goes high, the output will remain in a high impedance state.


WRITE CYCLE 1 (W Controlled, See Notes 1, 2 and 3)



WRITE CYCLE 2 (E Controlled, See Notes 1 and 2)



ORDERING INFORMATION (Order by Full Part Number)



Package (P = 300 mil Plastic DIP, J = 300 mil SOJ)

Full Part Numbers—MCM6265CP12 MCM6265CJ12 MCM6265CJ15 MCM6265CP25 MCM6265CP25 MCM6265CJ25 MCM6265CJ25 MCM6265CJ25P2 MCM6265CJ35P2 MCM6265CJ35P2

MOTOROLA SEMICONDUCTOR TECHNICAL DATA

4K × 4 Bit Static Random Access Memory

The MCM6268 and MCM6269 are 16,384-bit static random access memories organized as 4096 words of 4 bits, fabricated using Motorola's high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides greater reliability. Fast access time makes this device suitable for cache and other sub-50 ns applications.

The MCM6268 uses a chip enable (\overline{E}) function which is not a clock. In less than a cycle time after \overline{E} goes high, the part enters a low-power standby mode, remaining in that state until \overline{E} goes low again. This device also incorporates internal power down circuitry that will reduce active current for less than 100% duty cycle applications. These features provide reduced system power requirements without degrading access time performance.

Similar in design to the Motorola MCM6268, the MCM6269 features an enhanced chip select circuit allowing access to data in as little as 12 ns.


Both devices are available in a 20-lead plastic dual-in-line package and feature the standard JEDEC pinout.

- Single 5 V Power Supply, ± 10%
- 4K × 4 Bit Organization
- Fully Static No Clock or Timing Strobes Necessary
- Three-State Output
- Fully TTL-Compatible
- Fast Access Time (Maximum) (xx = 68 or 69):


	, ,	MCM6268	MCM6269
	Address	Chip Enable	Chip Select
MCM62xxP20	20 ns	20 ns	10 ns
MCM62xxP25	25 ns	25 ns	12 ns
MCM62xxP35	35 ns	35 ns	15 ns
MCM6268P45	45 ns	45 ns	
MCM6268P55	55 ns	55 ns	


Low Power Operation: 110 mA Maximum, Active ac

BLOCK DIAGRAM



MCM6268 MCM6269





PIN NAMES								
A0-A11 W	Write Enable Chip Enable Chip Select tta Inputs/Outputs V Power Supply							

TRUTH TABLE

Ē/S	w	Mode	V _{CC} Current (MCM6268)	V _{CC} Current (MCM6269)	I/O Pin	Cycle
Н	Х	Not Selected	ISB1, ISB2	Icc	High-Z	
L	Н	Read	lcc	Icc	D _{out}	Read Cycle
L	L	Write	Icc	Icc	D _{in}	Write Cycle

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	V _{CC}	– 0.5 to 7.0	V
Voltage Relative to V _{SS} For Any Pin Except V _{CC}	V _{in} , V _{out}	– 0.5 to V _{CC} + 0.5	V
Output Current (per I/O)	l _{out}	± 20	mA
Power Dissipation (T _A = 25°C)	PD	1.0	w
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperature	T _{sta}	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
Input High Voltage	V _{IH}	2.0	_	V _{CC} + 0.3	٧
Input Low Voltage	V _{IL}	- 0.5*		0.8	٧

^{*} V_{IL} (min) = -0.5 V dc; V_{IL} (min) = -3.0 V ac (pulse width ≤ 20 ns)

DC CHARACTERISTICS

Parameter		Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})		lkg(I)	_	± 1.0	μΑ
Output Leakage Current (\overline{E} or $\overline{S} = V_{IH}$, $V_{out} = 0$ to V_{CC})		I _{lkg(O)}	_	± 1.0	μА
AC Supply Current (Iout = 0 mA)	MCM6268/69-20, 25, 35	lcc	_	110	mA
	MCM6268-45, 55		_	80	
TTL Standby Current ($\overline{E} = V_{IH}$, No Restrictions on Other Inputs) (M	CM6268)	ISB1	_	20	mA
CMOS Standby Current ($\overline{E} \ge V_{CC} - 0.2 \text{ V}$, No Restrictions on Other	er Inputs)	I _{SB2}			mA
	MCM6268-20, 25, 35			15	
	MCM6268-45, 55		_	2	
$(\overline{S} \ge V_{CC} - 0.2V, V_{in} \le 0.2 V, \text{ or } \ge V_{cc} - 0.2V)$.2V) (MCM6269)	ISB		15	
Output Low Voltage (I _{OL} = 8.0 mA)	V _{OL}	_	0.4	٧	
Output High Voltage (IOH = - 4.0 mA)		V _{OH}	2.4	_	V

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, TA = 25°C, Periodically Sampled Rather Than 100% Tested)

Char	octeristic	Symbol	Min	Тур	Max	Unit
Input Capacitance	All Inputs Except E, S	C _{in}	I –	4	6	pF
	Ē, S		-	5	7	
I/O Capacitance		C _{I/O}	_	5	7	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5 \text{ V} \pm 10\%, T_A = 0 \text{ to} + 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$


Input Reference Level 1.5 V	Output Reference Level
Input Pulse Levels 0 to 3.0 V	Output Load Figure 1A Unless Otherwise Noted
Input Rise/Fall Time	

READ CYCLE (See Note 1)

	Syn	nbol		268P20 269P20	MCM6			268P35 269P35	мсм6	268P45	мсм6	268P55		
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	tAVAV	^t RC	20	_	25	_	35	_	45	_	55	I —	ns	2
Address Access Time	tAVQV	†AA	_	20	-	25		35	_	45	_	50	ns	
Enable Access Time (MCM6268)	tELQV	tACS		20	_	25	_	35	_	45	_	55	ns	
Select Access Time (MCM6269)	tSLQV	tACS	_	10		12	-	15					ns	
Output Hold from Address Change	†AXQX	tОН	5		5		5	_	5		5	_	ns	
Enable Low to Output Active	^t ELQX	†LZ	5	_	5		5	_	10	_	10	_	ns	3,4,5
Select Low to Output Active (MCM6269)	[†] SLQX	^t LZ	5	_	5	_	5	_					ns	3,4,5
Enable High to Output High-Z	tEHQZ	tHZ	0	8	0	10	0	15	0	15	0	20	ns	3,4,5
Select High to Output High-Z (MCM6269)	tSHQZ	tHZ	0	8	0	10	0	15					ns	3,4,5
Power Up Time (MCM6268)	tELICCH	t₽U	0	_	0		0	_	0	_	0	_	ns	
Power Down Time (MCM6268)	†EHICCL	t _{PD}	_	20		20		30	_	45		55	ns	

NOTES:

- W is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transitioning address.
- 3. At any given voltage and temperature, t_{EHQZ} (or t_{SHQZ}) max, is less than t_{ELQX} (or t_{SLQX}) min, both for a given device and from device to
- 4. Transition is measured $\pm\,500$ mV from steady-state voltage with load of Figure 1B.
- 5. This parameter is sampled and not 100% tested.
- 6. Device is continuously selected (\overline{E} or $\overline{S} = V_{|L}$).
- 7. Addresses valid prior to or coincident with \overline{E} or \overline{S} going low.




MOTOROLA MEMORY DATA

WRITE CYCLE 1 (W Controlled, See Note 1)


	Syn	mbol		268P20 269P20		268P25 269P25		268P35 269P35	MCM6	268P45	мсм6	3268P55		
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	†AVAV	twc	20	_	25		35		45	_	55	_	ns	2
Address Setup Time	t _{AVWL}	†AS	0		0		0		0	_	0	_	ns	
Address Valid to End of Write	^t AVWH	^t AW	15	_	20	_	30	_	35	_	45	-	ns	
Write Pulse Width	tWLWH	twp	15		20	_	25	_	35	_	45		ns	
Data Valid to End of Write	^t DVWH	tDW	10	_	10	_	15	_	15	-	20	_	ns	
Data Hold Time	tWHDX	t _{DH}	0		0	_	0	_	0	_	0	_	ns	
Write Low to Output High-Z	tWLQZ	twz	0	8	0	10	0	15	0	20	0	25	ns	3,4,5
Write High to Output Active	^t WHQX	tow	5	_	5	_	5		5	_	5	_	ns	3,4,5
Write Recovery Time	tWHAX	twR	0		0		0	_	0		0		ns	

NOTES:

- 1. A write occurs during the overlap of \overline{E} or \overline{S} low and \overline{W} low.
- 2. All write cycle timing is referenced from the last valid address to the first transitioning address.
- 3. Transition is measured \pm 500 mV from steady-state voltage with load of Figure 1B.
- 4. This parameter is sampled and not 100% tested.
- 5. At any given voltage and temperature, twLOZ max, is less than twHOX min, both for a given device and from device to device.



AC TEST LOADS



TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.


WRITE CYCLE 2 (E, S Controlled; See Note 1)

	Syn	nbol		268P20 269P20	MCM6	268P25 269P25		268P35 269P35	мсм62	268P45	мсм6	268P55		
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	^t AVAV	twc	20	_	25	_	35	_	45	_	55	_	ns	2
Address Setup Time	^t AVEL ^t AVSL	t _{AS}	0	_	0	_	0	_	0	_	0	_	ns	
Address Valid to End of Write	^t AVEH, ^t AVSH	^t AW	15	-	20	_	30		35	_	45		ns	
Enable to End of Write (MCM6268)	^t ELEH	tCW	15	_	20	_	30	_	35		45	_	ns	3,4
Select to End of Write (MCM6269)	^t SLSH	tcw	15	_	20	_	30	_				_	ns	3,4
Enable to End of Write (MCM6268)	tELWH	tcw	15	-	20	_	30	_	30		30	_	ns	
Select to End of Write (MCM6269)	tslwh	tCW	15	_	20	_	30			_		_	ns	
Write Pulse Width	^t WLEH, ^t WLSH	tWP	15	_	20	_	25	_	30	_	30	_	ns	
Data Valid to End of Write	^t DVEH, ^t DVSH	t _{DW}	10	-	10	-	15	_	15	_	20	_	ns	
Data Hold Time	tEHDX, tSHDX	^t OH	0	_	0	_	0	_	0		0	_	ns	
Write Recovery Time	tEHAX,	twR	0	_	0	_	0	_	0	_	0	_	ns	


NOTES:

- 1. A write occurs during the overlap of \overline{E} or \overline{S} low and \overline{W} low.
- 2. All write cycle timing is referenced from the last valid address to the first transitioning address.
- 3. If \overline{E} or \overline{S} goes low coincident with or after \overline{W} goes low, the output will remain in a high-impedance condition.

 4. If \overline{E} or \overline{S} goes high coincident with or after \overline{W} goes high, the output will remain in a high-impedance condition.



ORDERING INFORMATION (Order by Full Part Number)



4K×4 Bit Static RAM


The MCM6270 is a 16,384-bit static random access memory organized as 4096 words of 4 bits, fabricated using Motorola's high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption for greater reliability.

The MCM6270 is equipped with both chip enable $(\overline{\mathbf{E}})$ and output enable $(\overline{\mathbf{G}})$ inputs, allowing for greater system flexibility. Either input, when high, will force the outputs to high impedance.

- Single 5 V Supply, ±10%
- Fully Static—No Clock or Timing Strobes Necessary
- Three-State Outputs
- Fully TTL Compatible
- Fast Access Time (Maximum):


	Address	Chip Enable	Output Enable
MCM6270-20	20 ns	20 ns	10 ns
MCM6270-25	25 ns	25 ns	12 ns
MCM6270-35	35 ns	35 ns	14 ns


- Low Power Operation: 110 mA Maximum, Active ac
- Output Enable (G) Feature for Increased System Flexibility and to Eliminate Bus Contention Problems



PIN NAMES									
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	E								

MCM6270





TRUTH TABLE

Ē	Ğ	w	Mode	V _{CC} Current	I/O Pin	Cycle
Н	×	х	Not Selected	I _{SB}	High-Z	_
L	н	н	Read	ICCA	High-Z	_
L	L	н	Read	ICCA	Dout	Read Cycle
L	X	L	Write	ICCA	Din	Write Cycle

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage (V _{CC})	Vcc	-0.5 to +7.0	٧
Voltage Relative to VSS for Any Pin Except VCC	V _{in} , V _{out}	-0.5 to V _{CC} +0.5	٧
Output Current (per I/O)	lout	±20	mA
Power Dissipation (+25°C)	PD	1.0	w
Temperature Under Bias	T _{bias}	- 10 to +85	°C
Operating Temperature	TA	0 to +70	°C
Storage Temperature	T _{stg}	-55 to +125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC}=5.0 V \pm 10%, T_A=0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	>
Input High Voltage	VIH	2.0	_	V _{CC} +0.3	>
Input Low Voltage	VIL	-0.5*	-	0.8	>

 V_{IL} (min) = -0.5 V dc; V_{IL} (min) = -3.0 V ac (pulse width \leq 20 ns)

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} =0 to V _{CC})	l _{ikg(i)}	_	±1.0	μΑ
Output Leakage Current ($\overline{E} = V_{IH}$ or $\overline{G} = V_{IH}$ or $\overline{W} = V_{IL}$, $V_{out} = 0$ to V_{CC})	l _{lkg} (0)	_	±1.0	μА
AC Supply Current (I _{out} = 0 mA)	ICCA	_	110	mA
TTL Standby Current (E=V _{IH} , No Restrictions on Other Inputs)	I _{SB1}	_	20	mA
CMOS Standby Current (Ē≥V _{CC} -0.2 V, No Restrictions on Other Inputs)	I _{SB2}	_	15	mA
Output Low Voltage (I _{OL} = 8.0 mA)	VoL	_	0.4	V
Output High Voltage (I _{OH} = -4.0 mA)	Voн	2.4	-	V

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, TA = 25°C, Periodically Sampled Rather Than 100% Tested)

Characte	ristic	Symbol	Тур	Max	Unit
Input Capacitance	All Inputs Except E	C _{in}	4 5	6 7	pF
I/O Capacitance	DQ	C _{I/O}	5	7	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC}=5 V \pm 10%, T_A=0 to +70°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level 1.5 V	Output Timing Measurement Reference Level 1.5 V
Input Pulse Levels	Output Load Figure 1A Unless Otherwise Noted
Input Rise/Fall Time	


READ CYCLE (See Note 1)

Parameter	Symbol		MCM6270-20		MCM6270-25		MCM6270-35			
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	tAVAV	tRC	20	_	25	-	35	_	ns	2
Address Access Time	tAVQV	tAA	-	20	1	25	-	35	ns	
Chip Enable Access Time	tELQV	tACS	_	20	_	25	-	35	ns	
Output Enable Access Time	tGLQV	^t OE	-	10	_	12	_	14	ns	
Output Hold from Address Change	tAXQX	tон	5	_	5	_	5	_	ns	
Chip Enable Low to Output Active	tELQX	tLZ	5	_	5	_	5	_	ns	3,4,5
Chip Enable High to Output High-Z	tEHQZ	tHZ	0	8	0	10	0	15	ns	3,4,5
Output Enable Low to Output Active	tGLQX	tLZ	0	_	0	-	0	_	ns	3,4,5
Output Enable High to Output High-Z	tGHQZ	tHZ	0	8	0	10	0	15	ns	3,4,5
Power Up Time	†ELICCH	tPU	0	_	0	_	0	_	ns	
Power Down Time	†EHICCL	tPD	-	20	_	20	_	30	ns	

NOTES: 1. W is high for read cycle.

- 2. All read cycle timing is referenced from the last valid address to the first transitioning address.
- 3. At any given voltage and temperature, tehoz max is less than telox min, and tehoz max is less than telox min, both for a given device and from device to device.
- 4. Transition is measured ±500 mV from steady-state voltage with load of Figure 1B.
- 5. This parameter is sampled and not 100% tested.
- 6. Device is continuously selected ($\overline{E} \leq V_{|L}$, $\overline{G} \leq V_{|L}$).
- 7. Addresses valid prior to or coincident with E going low.

READ CYCLE 1 (See Note 6 Above)




WRITE CYCLE 1 ($\overline{\mathbb{W}}$ Controlled, See Notes 1 and 2)

Parameter	Syn	nbol	MCM6270-20		MCM6270-25		MCM6270-35		Unit	Notes
	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	MOTES
Write Cycle Time	†AVAV	twc	20	_	25	_	35	-	ns	3
Address Setup Time	tAVWL	tAS	0	_	0	_	0	1	ns	
Address Valid to End of Write	tAVWH	tAW	15	_	20	-	30	1	ns	
Write Pulse Width	tWLWH	tWP	15	_	20	-	25	1	ns	
Data Valid to End of Write	tDVWH	tDW	10	_	10	-	15	1	ns	
Data Hold Time	twhox	t _{DH}	0		0	1	0	1	ns	
Write Low to Output High-Z	tWLQZ	twz	0	8	0	10	0	15	ns	4,5,6
Write High to Output Active	twhox	tow	5	_	5	_	5	-	ns	4,5,6
Write Recovery Time	twhax	twr	0	_	0	_	0	1	ns	

NOTES:

- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- If G goes low coincident with or after W goes low, the output will remain in a high impedance state.
 All write cycle timing is referenced from the last valid address to the first transitioning address.
- 4. Transition is measured ±500 mV from steady-state voltage with load in Figure 1B.
- 5. Parameter is sampled and not 100% tested.
- 6. At any given voltage and temperature, tWLOZ max is less than tWHOX min, both for a given device and from device to device.



AC TEST LOADS





Figure 1A Figure 1B

WRITE CYCLE 2 (E Controlled; See Notes 1 and 2)

Parameter	Syr	nbol	MCM6270-20		MCM6270-25		MCM6270-35		11-14	Notes
	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tAVAV	twc	20	_	25	_	35	_	ns	3
Address Setup Time	tAVEL	tAS	0	_	0	_	0	_	ns	
Address Valid to End of Write	tAVEH	t _{AW}	15	_	20	_	30	_	ns	
Chip Enable to End of Write	teleh	tcw	15	_	20	_	30	_	ns	4,5
Chip Enable to End of Write	tELWH	tcw	15	_	20	-	30	_	ns	4,5
Write Pulse Width	tWLEH	tWP	15	_	20	_	25	_	ns	
Data Valid to End of Write	†DVEH	tDW	10	_	10	-	15	_	ns	
Data Hold Time	tEHDX	^t DH	0	_	0	_	0	_	ns	
Write Recovery Time	tEHAX	twr	0	_	0	_	0	_	ns	

NOTES:

- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- 2. If \overline{G} goes low coincident with or after \overline{W} goes low, the output will remain in a high impedance state.
- 3. All write cycle timing is referenced from the last valid address to the first transitioning address.
- 4. If E goes low coincident with or after W goes low, the output will remain in a high impedance condition.
- 5. If E goes high coincident with or before W goes high, the output will remain in a high impedance condition.



tXXXX

TIMING PARAMETER ABBREVIATIONS

The transition definitions used in this data sheet are:

H = transition to high

L = transition to low

V = transition to valid


X = transition to invalid or don't care

Z = transition to off (high impedance)

TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers — MCM6270P20 MCM6270J20 MCM6270J20R2 MCM6270P25 MCM6270J25 MCM6270J25R2 MCM6270P35 MCM6270J35 MCM6270J35R2

MOTOROLA SEMICONDUCTOR TECHNICAL DATA


64K x 1 Bit Fast Static RAM

The MCM6287 is fabricated using Motorola's high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides for greater reliability.

This device meets JEDEC standards for functionality and pinout, and is available in plastic dual-in-line and plastic small-outline J-leaded packages.


- Single 5 V ±10% Power Supply
- Fully Static No Clock or Timing Strobes Necessary
- Fast Access Times: 12, 15, 20, 25, and 35 ns
- Equal Address and Chip Enable Access Times
- Low Power Operation: 120 -160 mA Maximum ac
- Fully TTL-Compatible Three-State Output
- · Seperate Data Input and Output


BLOCK DIAGRAM



PIN NAMES										
A0-A15 Address Input	Q Data Output									
Ē Chip Enable	V _{CC} + 5 V Power Supply									
W Write Enable D Data Input	V _{SS} Ground NC No Connection									

MCM6287





TRUTH TABLE (X = don't care)

E1	W	Mode	V _{CC} Current	Output	Cycle
Н	Х	Not Selected	ISB1, ISB2	High-Z	_
L	Н	Read	ICCA	D _{out}	Read Cycle
L	L	Write	ICCA	High-Z	Write Cycle

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage Relative to V _{SS}	Vcc	- 0.5 to + 7.0 V	٧
Voltage Relative to V _{SS} For Any Pin Except V _{CC}	V _{in} , V _{out}	- 0.5 to V _{CC} +0.5	V
Output Current	lout	± 30	mA
Power Dissipation	PD	1.0	W
Temperature Under Bias (T _A = 25°C)	Tbias	- 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperature — Plastic	T _{sta}	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERAT-ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ} \text{ C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
Input High Voltage	V _{IH}	2.2	_	V _{CC} + 0.3**	V
Input Low Voltage	VIL	- 0.5*	_	0.8	٧

 $^{^{*}}$ V_{|L} (min) = -0.5 V dc; V_{|L} (min) = -2.0 V ac (pulse width ≤ 20 ns) ** V_{|H} (max) = V_{CC} + 0.3 V dc; V_{|H} (max) = V_{CC} + 2.0 V ac (pulse width ≤ 20 ns)

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	l _{lkg(l)}	_	± 1.0	μА
Output Leakage Current ($\overline{E} = V_{IH}$ or $G = V_{IH}$, $V_{out} = 0$ to V_{CC})	l _{lkg(O)}		± 1.0	μА
CMOS Standby Current (V $_{CC}$ = Max, f = 0 MHz, $\overline{E} \ge V_{CC} - 0.2V^*$ $V_{in} \le V_{SS} + 0.2$ V, or $\ge V_{CC} - 0.2$ V)	I _{SB2}	_	15	μА
Output Low Voltage (I _{OL} = 8.0 mA)	V _{OL}		0.4	V
Output High Voltage (IOH = - 4.0 mA)	Voн	2.4	_	V

POWER SUPPLY CURRENTS

Parameter	Symbol	- 12	- 15	- 20	- 25	- 35	Unit
AC Active Supply Current (Iout = 0 mA, VCC = Max, f = fmax)	ICCA	150	140	130	120	110	mA
AC Standby Current ($\overline{E} = V_{IH}$, $V_{CC} = MAX$, $f = f_{max}$)	I _{SB1}	45	40	35	30	30	mA

^{*}For devices with multiple chip enables of opposite polarity, $\overline{E1} \ge V_{CC} - 0.2 \text{ V}$ or $E2 \le V_{SS} + 0.2 \text{ V}$

CAPACITANCE (f = 1 MHz, dV = 3 V, T_A = 25°C, Periodically sampled rather than 100% tested)

Characteristic	Symbol	Max ·	Unit
Address and Data Input Capacitance	C _{in}	6	pF
Control Pin Input Capacitance (E,W)	C _{in}	6	pF
Output Capacitance	Cout	7	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5 V ± 10 %, T_A = 0 to + 70°C, Unless Otherwise Noted)


Input Timing Measurement Reference Level 1.5 V	Output Timing Measurement Reference Level 1.5 V
Input Pulse Levels 0 to 3 V	Output Load Figure 1A Unless Otherwise Noted
Input Rise/Fall Time 5 ns	

	Syn	lodr	-	12	-	15	-	20	-	25	-	35		
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	tavav	tRC	12	_	15	-	20	_	25	_	35	_	ns	2
Address Access Time	tAVQV	†AA	-	12	T —	15	_	20	_	25	_	35	ns	
Enable Access Time	t _{ELQV}	†ACS	 	12	_	15	_	20	_	25	_	35	ns	3
Output Hold from Address Change	tAXQX	tон	4	 	4	_	4	_	4	_	4	_	ns	
Enable Low to Output Active	†ELQX	tCLZ	4	-	4	T-	4	-	4	_	4	-	ns	4,5,6
Enable High to Output High-Z	tEHQZ	tCHZ	0	6	0	8	0	9	0	10	0	15	ns	4,5,6
Power Up Time	tELICCH	tpU	0	_	0	T -	0	_	0	-	0	_	ns	
Power Down Time	tEHICCL	t _{PD}	_	12	Ī —	15	_	20	_	25	_	35	ns	


NOTES:

- 1. is high for read cycle.
- 2. All timings are referenced from the last valid address to the first transitioning address.
- Addresses valid prior to or coincident with E going low.
 At any given voltage and temperature, t_{EHQZ} max < t_{ELQX} min for a given device and from device to device.
 Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B.

READ CYCLE 1 (See Note 7)



READ CYCLE 2 (See Notes 2 and 4)



AC TEST LOADS





Figure 1A



TIMING PARAMETER ABBREVIATIONS

signal name from which interval is defined transition direction for first signal signal name to which interval is defined transition direction for second signal

The transition definitions used in this data sheet are:

- H = transition to high
- L = transition to low
- V = transition to valid
- X = transition to invalid or don't care
- Z = transition to off (high impedance)

TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device output will be valid no later than that time.

WRITE CYCLE 1 (W Controlled) (See Notes 1, 2 and 3)


	Syn	lodr	-	12	_	15	-	20	-	25	_	35		
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	†AVAV	twc	12	_	15	_	20	_	25	_	35	_	ns	2
Address Setup Time	tAVWL	t _{AS}	0	_	0	_	0	_	0	_	0	_	ns	
Address Valid to End of Write	tavwh	t _{AW}	10	_	12	—	15	-	20	_	25	_	ns	
Write Pulse Width	twlwh,	tWP	10	-	12	_	15	_	20	_	25	_	ns	
Data Valid to End of Write	^t DVWH	tDW	6	_	7	_	8	_	10	_	15	_	ns	
Data Hold Time	twHDX	t _{DH}	0	_	0	_	0	_	0	_	0	_	ns	
Write Low to Output High-Z	twLQZ	twz	0	6	0	7	0	8	0	10	0	15	ns	3,4,5
Write High to Output Active	twhqx	tow	4	-	4	_	4	T -	4	_	4	_	ns	3,4,5
Write Recovery Time	twhax	twR	0	_	0	_	0	_	0	_	0	_	ns	


WRITE CYCLE 2 (E Controlled) (See Notes 1, 2 and 3)

	Syn	iodr	-	12	-	15	_	20	-	25	-	35		
Parameter	Std	Alt	Min	Max	Unit	Notes								
Write Cycle Time	†AVAV	twc	12	-	15	_	20	_	25	_	35	_	ns	2
Address Setup Time	†AVEL	†AS	0	_	0	_	0	_	0	_	0	_	ns	
Address Valid to End of Write	†AVEH	tAW	10	_	12	_	15	_	20	_	25	_	ns	
Enable to End of Write	teleh, telwh	tCM	8	-	10	-	12	-	15	-	25	-	ns	6,7
Data Valid to End of Write	†DVEH	tDW	6	_	7	_	8	_	10	_	15	_	ns	
Data Hold Time	†EHDX	t _{DH}	0	-	0	_	0	_	0	_	0	_	ns	
Write Recovery Time	^t EHAX	twR	0	_	0	_	0	_	0	-	0	_	ns	


NOTES:

- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- 2. All timings are referenced from the last valid address to the first transitioning address.
- At any given voltage and temperature, t_{NL}_{QZ} max < t_{WHQX} min, both for a given device and from device to device.
 Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B.
- 5. This parameter is sampled and not 100% tested.
- If E goes low coincident with or after W goes low, the output will remain in a high-impedance state.
 If E goes high coincident with or before W goes high, the output will remain in a high-impedance state.





ORDERING INFORMATION (Order by Full Part Number)



MOTOROLA SEMICONDUCTOR TECHNICAL DATA


16K x 4 Bit Fast Static RAM

The MCM6288 is fabricated using Motorola's high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides for greater reliability.

This device meets JEDEC standards for functionality and pinout, and is available in plastic dual-in-line and plastic small-outline J-leaded packages.


- Single 5 V ± 10% Power Supply
- Fully Static No Clock or Timing Strobes Necessary
- Fast Access Times: 12 and 15 ns
- Equal Address and Chip Enable Access Times
- Low Power Operation: 140 150 mA Maximum ac
- Fully TTL-Compatible Three-State Output

BLOCK DIAGRAM



MCM6288





PI	N NAMES
A0—A13	Address Input
DQ0DQ3[Data Input/Data Output
₩	Write Enable
Ē	Chip Enable
	No Connection
V _{CC}	Power Supply (+ 5 V)
V _{SS}	Ground

TRUTH TABLE

Ē	W	Mode	V _{CC} Current	Output	Cycle
Н	Х	Not Selected	ISB1, ISB2	High-Z	
L	Н	Read	ICCA	Dout	Read Cycle
L	L	Write	ICCA	High-Z	Write Cycle

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to + 7.0 V	٧
Voltage Relative to V _{SS} For Any Pin Except V _{CC}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	٧
Output Current (per I/O)	lout	± 30	mA
Power Dissipation	PD	1.0	W
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperature—Plastic	T _{sta}	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERAT-ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ} \text{ C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	V _{CC}	4.5	5.0	5.5	٧
Input High Voltage	V _{IH}	2.2	_	V _{CC} + 0.3**	٧
Input Low Voltage	V _{IL}	-0.5*		0.8	٧

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	I _{lkg(I)}		±1.0	μА
Output Leakage Current ($\overline{E} = V_{IH}$ or $G = V_{IH}$, $V_{out} = 0$ to V_{CC})	l _{lkg(O)}	_	±1.0	μА
Standby Current ($\overline{E} \ge V_{CC} - 0.2 \text{ V}$, $V_{CC} = \text{MAX}$, $f = 0 \text{MHz}$, $V_{in} \le V_{SS} + 0.2 \text{ V}$, or $\ge V_{CC} - 0.2 \text{ V}$)	I _{SB2}		20	mA
Output Low Voltage (I _{OL} = 8.0 mA)	V _{OL}	_	0.4	V
Output High Voltage (IOH = -4.0 mA)	VOH	2.4	_	V

POWER SUPPLY CURRENTS

Parameter	Symbol	- 12	- 15	Unit
AC Active Supply Current (I _{out} = 0 mA, VCC = Max, f = fmax)	ICCA	150	140	mA
AC Standby Current ($\overline{E} = V_{IH}$, $V_{CC} = MAX$, $f = f_{max}$)	I _{SB1}	45	40	mA

^{*} $V_{|L}$ (min) = -0.5 V dc; $V_{|L}$ (min) = -2.0 V ac (pulse width \leq 20 ns) ** $V_{|H}$ (max) = $V_{|L}$ + 0.3 V dc; $V_{|H}$ (max) = $V_{|L}$ + 2.0 V ac (pulse width \leq 20 ns)

5

CAPACITANCE (f = 1 MHz, dV = 3 V, T_A = 25°C, Periodically sampled rather than 100% tested)

Characteristic	Symbol	Max	Unit
Address and Data Input Capacitance	C _{in}	6	pF
Control Pin Input Capacitance $(\overline{E}, \overline{G}, \overline{W})$	C _{in}	6	pF
Output Capacitance	C _{out}	7	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS


(V_{CC} = 5 V \pm 10%, T_A = 0 to + 70°C, Unless Otherwise Noted)

	Syn	Symbol		- 12		- 15		
Parameter	Std	Alt	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	†AVAV	tRC	12	_	15	_	ns	3
Address Access Time	†AVQV	†AA	_	12	_	15	ns	
Enable Access Time	tELQV	tACS	_	12	_	15	ns	4
Output Enable Access Time	†GLQV	^t OE	_	6	_	8	ns	
Output Hold from Address Change	†AXQX	tон	4	_	4	_	ns	
Enable Low to Output Active	†ELQX	tCLZ	4	_	4	_	ns	5,6,7
Output Enable Low to Output Active	†GLQX	toLZ	0	_	0	—	ns	5,6,7
Enable High to Output High-Z	t _{EHQZ}	tCHZ	0	6	0	8	ns	5,6,7
Output Enable High to Output High-Z	[†] GHQZ	^t OHZ	0	6	0	7	ns	5,6,7
Power Up Time	†ELICCH	tPU	0	_	0	_	ns	
Power Down Time	†EHICCL	tPD	l –	12	_	15	ns	


NOTES:

- 1. \overline{W} is high for read cycle.
- 2. For devices with multiple chip enables, $\overline{E1}$ and E2 are represented by \overline{E} in this data sheet. E2 is of opposite polarity to \overline{E} .
- 3. All timings are referenced from the last valid address to the first transitioning address.
- 4. Addresses valid prior to or coincident with E going low.
- 5. At any given voltage and temperature, tehoz max < telox min, and tohoz max < telox min, both for a given device and from device to device.
- 6. Transition is measured \pm 500 mV from steady-state voltage with load of Figure 1B.
- 7. This parameter is sampled and not 100% tested.
- 8. Device is continuously selected. $\overline{E} \le V_{IL}$ and $\overline{G} \le V_{IL}$.

READ CYCLE 1 (See Note 8)



READ CYCLE 2 (See Notes 2 and 4)



AC TEST LOADS




Figure 1A

480Ω 255Ω (INCLUDING SCOPE AND JIG) Figure 1B

TIMING PARAMETER ABBREVIATIONS

signal name from which interval is defined transition direction for first signal signal name to which interval is defined transition direction for second signal

The transition definitions used in this data sheet are:

- H = transition to high
- L = transition to low
- V = transition to valid
- X = transition to invalid or don't care Z = transition to off (high impedance)

TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device output will be valid no later than that time.

WRITE CYCLE 1 (W Controlled) (See Notes 1, 2 and 3)

	Sym	lodr	- 12		- 15			
Parameter	Std	Alt	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	†AVAV	twc	12	_	15	_	ns	4
Address Setup Time	t _{AVWL}	†AS	0	_	0	_	ns	
Address Valid to End of Write	t _{AVWH}	t _{AW}	10		12	_	ns	
Write Pulse Width	twlwh, twleh	tWP	10	-	12		ns	
Write Pulse Width, High (Output Enable devices)	tWLWH,	tWP	8	_	10		ns	5
Data Valid to End of Write	t _{DVWH}	t _{DW}	6	-	7		ns	
Data Hold Time	tWHDX	tDH	0	-	0	_	ns	
Write Low to Output High-Z	twlqz	twz	0	6	0	7	ns	6,7,8
Write High to Output Active	twhqx	tow	4	_	4	_	ns	6,7,8
Write Recovery Time	twhax	twR	0	-	0	_	ns	

WRITE CYCLE 2 (E Controlled) (See Notes 1, 2 and 3)

	Syn	nbol	- I	12	-	15		
Parameter	Std	Alt	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	†AVAV	twc	12	_	15	_	ns	4
Address Setup Time	†AVEL	t _{AS}	0	-	0	_	ns	
Address Valid to End of Write	^t AVEH	†AW	10	_	12	I –	ns	
Enable to End of Write	teleh, telwh	tcw	8	_	10	-	ns	9,10
Data Valid to End of Write	^t DVEH	t _{DW}	6	_	7	_	ns	
Data Hold Time	t _{EHDX}	^t DH	0	_	0	_	ns	
Write Recovery Time	^t EHAX	twR	0	_	0	-	ns	

NOTES:


- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- 2. For devices with multiple chip enables, $\overline{E1}$ and E2 are represented by \overline{E} in this data sheet. E2 is of opposite polarity to \overline{E} .
- 3. For Output Enable devices, if G goes low coincident with or after W goes low, the output will remain in a high-impedance state.

 4. All timings are referenced from the last valid address to the first transitioning address.


- A. An unining accretion for the last value accretion to the last value a

- This parameter is sampled and not 100% tested.
 If E goes low coincident with or after W goes low, the output will remain in a high-impedance state.
 If E goes high coincident with or before W goes high, the output will remain in a high-impedance state.


WRITE CYCLE 1 (See Note 2)



WRITE CYCLE 2 (See Note 2)



ORDERING INFORMATION (Order by Full Part Number)



Package (P = 300-mil Plastic DIP, J = 300-mil SOJ)
Full Part Numbers—MCM6288P12
MCM6288P15

MOTOROLA SEMICONDUCTOR TECHNICAL DATA

16K×4 Bit Static RAMs

The MCM6288B and MCM6290B are 65,536 bit static random access memories organized as 16,384 words of 4 bits, fabricated using Motorola's high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption for greater reliability.


The chip enable (\overline{E}) pin is not a clock. In less than a cycle time after \overline{E} goes high, the part enters a low-power standby mode, remaining in that state until \overline{E} goes low again. This feature reduces system power requirements without degrading access time performance.

The MCM6290B has both chip enable $(\overline{\mathbf{E}})$ and output enable $(\overline{\mathbf{G}})$ inputs, allowing greater system flexibility. Either input, when high, will force the outputs to high impedance.

Single 5 V ±10% Power Supply


• Fast Access Time (Max	(imum)		MCM6290B
(xx=88 or 90)	Address	Chip Enable	Output Enable
MCM62xxB-20	20 ns	20 ns	10 ns
MCM62xxB-25	25 ns	25 ns	12 ns
MCM62xxB-35	35 ns	35 ns	15 ns

- Equal Address and Chip Enable Access Time
- Output Enable (\$\overline{\overli
- · Low Power Operation: 120 mA Maximum, Active AC
- Fully TTL Compatible—Three-State Data Output



PIN NAMES				
DQ0-DQ3 Data Input/Data Output William Write Enable	E Chip Enable NC No Connection V _{CC} Power Supply (+5 V) V _{SS} Ground			

MCM6288B MCM6290B



PIN ASSIGNMENT MCM6288B					
АО 🛭	1•	22] V _{CC}			
A1 []	2	21 A13			
A2 []		20 A12			
АЗ []	4	19 A11			
A4 []	5	18 A10			
A5 [6	17 A9			
A6 [7	16] DQ0			
A7 [8	15] DQ1			
A8 [9	14 DQ2			
Ēd	10	13 DQ3			
v _{ss} [11	12 W			
	MCM6290	ОВ			
A0 [1•	24 7 V _{CC}			
A1 [2	23 A13			
A2 [3	22 A12			
АЗ [4	21 A11			
A4 [5	20 A10			
A5 [6	19 A9			
A6 🗆	7	18 NC			
А7 🛭	8	17 DQ0			
A8 🗆	9	16 DQ1			
= 1	10	15 DQ2			
ĒQ					
GC	11	14 DQ3			

MCM6288B TRUTH TABLE

Ē	W	Mode	V _{CC} Current	Output	Cycle
Н	Х	Not Selected	ISB1, ISB2	High-Z	_
L	Н	Read	ICCA	Dout	Read Cycle
L	L	Write	ICCA	High-Z	Write Cycle

MCM6290B TRUTH TABLE

Ē	Ğ	W	Mode	V _{CC} Current	I/O Pin	Cycle
Н	Х	Х	Not Selected	ISB1, ISB2	High-Z	_
L	Н	Н	Output Disabled	ICCA	High-Z	_
L	L	н	Read	ICCA	Dout	Read Cycle
L	Х	L	Write	ICCA	Din	Write Cycle

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	−0.5 to +7.0 V	V
Voltage Relative to V _{SS} For Any Pin Except V _{CC})	V _{in} , V _{out}	-0.5 to V _{CC} +0.5	٧
Output Current (per I/O)	lout	±20	mA
Power Dissipation (T _A = 25°C)	PD	1.0	W
Temperature Under Bias	T _{bias}	-10 to +85	°C
Operating Temperature	TA	0 to +70	°C
Storage Temperature	T _{sta}	-55 to +125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERAT-ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device relability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to $V_{SS}=0$ V)

Parameter	Symbol	Min	Max	Unit
Supply Voltage (Operating Voltage Range)	V _{CC}	4.5	5.5	V
Input High Voltage	VIH	2.2	V _{CC} + 0.3	V
Input Low Voltage	VIL	-0.5*	0.8	V
V_{IL} (min) = -0.5 V dc; V_{IL} (min) = -2.0 V ac (pulse width \leq 0 ns)				

DC CHARACTERISTICS

Parameter		Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} =0 to V _{CC})		l _{lkg(l)}	_	±1	μА
Output Leakage Current (E = V _{IH} , V _{out} = 0 to V _{CC})		l _{lkg(O)}		±1	μА
AC Active Supply Current (I _{Out} = 0 mA, V _{CC} = Max, f = f _{max})	$t_{AVAV} = 20 \text{ ns}$ $t_{AVAV} = 25 \text{ ns}$ $t_{AVAV} = 35 \text{ ns}$	ICCA		120 120 110	mA
AC Standby Current ($\overline{E} = V_{IH}, V_{CC} = Max, f = f_{max}$)		I _{SB1}	_	40	mA
CMOS Standby Current (VCC = Max, f = 0 MHz, $\overline{E} \ge$ VCC $-$ 0.2 V, Vin \le VSS + 0.2 V or \ge VCC $-$ 0.2 V)		I _{SB2}	_	15	mA
Output Low Voltage (I _{OL} =8.0 mA)		VOL		0.4	٧
Output High Voltage (I _{OH} =-4.0 mA)		VOH	2.4	_	V

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T_A = 25°C, Periodically Sampled Rather Than 100% Tested)

Chara	cteristic	Symbol	Max	Unit
Input Capacitance	All Inputs Except E	C _{in}	6 7	pF
I/O Capacitance		CI/O	7	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } +70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

Input Timing Measurement Reference Level 1.5 V	Output Timing Measurement Reference Level 1.5 V
Input Pulse Levels	Output Load Figure 1A Unless Otherwise Noted
Input Rise/Fall Time	


READ CYCLE (See Note 1)

Parameter	Syn	nbol		88B-20 90B-20			MCM6288B-35 MCM6290B-35		Unite	Notes
- diamoto	Standard	Alternate	Min	Max	Min	Max	Min	Max		110.00
Read Cycle Time	tavav	t _{RC}	20	_	25	_	35	_	ns	2
Address Access Time	tAVQV	tAA	_	20	_	25	_	35	ns	
Enable Access Time	tELQV	tACS	_	20		25	_	35	ns	3
Output Hold from Address Change	†AXQX	tOE	4	_	4	_	4	_	ns	
Output Enable Access Time MCM6290B	tGLQV	t _{QE}	_	10	_	12	_	15	ns	
Output Enable Low to Output Active MCM6290B	tGLQX	tLZ	0	_	0	_	0	-	ns	4,5,6
Output Enable High to Output High-Z MCM6290B	^t GHQZ	^t HZ	0	8	0	10	0	15	ns	4,5,6
Enable Low to Output Active	tELQX	tLZ	4	_	4	_	4	_	ns	4,5,6
Enable High to Output High-Z	tEHQZ	tHZ	0	8	0	10	0	15	ns	4,5,6
Power Up Time	tELICCH	t _{PU}	0	_	0	_	0		ns	
Power Down Time	tEHICCL	tPD		20		25		35	ns	

NOTES: 1. W is high for read cycle.

- 2. All read cycle timing is referenced from the last valid address to the first transitioning address.
- 3. Addresses valid prior to or coincident with \overline{E} going low.
- At any given voltage and temperature, t_{EHQZ} max is less than t_{ELQX} min, and t_{GHQZ} max is less than t_{GLQX} min, both for a given
 device and from device to device.
- 5. Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B.
- 6. This parameter is sampled and not 100% tested.
- 7. Device is continuously selected ($\overline{E} = V_{IL}$) and $\overline{G} = V_{IL}$ (MCM6290B only).

READ CYCLE 1 (See Note 7 Above)




WRITE CYCLE 1 (W Controlled, See Notes 1 and 6)


Parameter	Syn	nbol	1	288B-20 290B-20	MCM6288B-25 MCM6288B-35 MCM6290B-35		Unite	Notes		
· arameter	Standard	Alternate	Min	Max	Min	Max	Min	Max		
Write Cycle Time	tAVAV	twc	20	_	25	_	35	_	ns	2
Address Setup Time	tAVWL	tAS	0	_	0	_	0	_	ns	
Address Valid to End of Write	tAVWH	t _{AW}	15	_	20	_	30	_	ns	
Write Pulse Width	twlwh	twp	15	_	20	_	30	_	ns	
Data Valid to End of Write	tDVWH	t _{DW}	10	_	10	_	15	_	ns	
Data Hold Time	twHDX	t _{DH}	0	_	0	_	0	_	ns	
Write Low to Output High-Z	tWLQZ	t _{WZ}	0	8	0	10	0	15	ns	3,4, 5,6
Write High to Output Active	twhqx	tow	4	· —	4	_	4	_	ns	3,4,5
Write Recovery Time	twhax	twR	0	_	0	_	0		ns	

NOTES: 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.

- 2. All write cycle timing is referenced from the last valid address to the first transitioning address.
- 3. Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B.
- 4. Parameter is sampled and not 100% tested.
- 5. At any given voltage and temperature, twLQZ max is less than twHQX min both for a given device and from device to device.
- 6. MCM6290B, if G goes low coincident with or after W goes low, the output will remain in a high impedance state.



AC TEST LOADS



MOTOROLA MEMORY DATA


WRITE CYCLE 2 (E Controlled, See Notes 1 and 5)

Parameter	Syn	nbol		88B-20 90B-20	MCM62 MCM62	88B-25 90B-25	MCM6290B-35		Units	Notes
raiametei	Standard	Alternate	Min	Max	Min	Max	Min	Max	Oillis	
Write Cycle Time	tAVAV	twc	20	_	25		35	_	ns	2
Address Setup Time	tAVEL	tAS	0	_	0	_	0		ns	
Address Valid to End of Write	tAVEH	t _{AW}	15		20	_	30	_	ns	
Enable to End of Write	tELEH	tcw	15	_	20	_	30	_	ns	3,4
Enable to End of Write	tELWH	tCW	15	_	20	_	30	_	ns	3,4
Write Pulse Width	tWLEH	tWP	15	_	20	-	30		ns	
Data Valid to End of Write	tDVEH	t _{DW}	10		10	-	15	_	ns	
Data Hold Time	tEHDX	t _{DH}	0		0	_	0	_	ns	
Write Recovery Time	t _{EHAX}	twR	0	_	0	_	0		ns	

- NOTES: 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
 - 2. All write cycle timing is referenced from the last valid address to the first transitioning address.

 - 3. If E goes low coincident with or after \overline{W} goes low, the output will remain in a high impedance condition.

 4. If E goes high coincident with or before \overline{W} goes high, the output will remain in a high impedance condition.
 - 5. MCM6290B, if G goes low coincident with or after W goes low, the output will remain in a high impedance state.



TIMING PARAMETER ABBREVIATIONS

signal name from which interval is defined transition direction for first signal signal name to which interval is defined transition direction for second signal

The transition definitions used in this data sheet are:

H = transition to high

Q (DATA OUT) -

- L = transition to low
- V = transition to valid
- X = transition to invalid or don't care
- Z = transition to off (high impedance)

TIMING LIMITS

HIGH Z

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

ORDERING INFORMATION (Order by Full Part Number) MCM 62XXB X XX Motorola Memory Prefix Speed (20 = 20 ns, 25 = 25 ns, 35 = 35 ns) Full Part Numbers— MCM6288BP20 MCM6290BP20 MCM6290BJ20 MCM6290BJ20 MCM6290BJ25 MCM6290BJ25 MCM6290BJ35 MCM6290BJ35 MCM6290BJ35R2 MCM6290BJ35 MCM6290BJ35 MCM6290BJ35R2

MOTOROLA SEMICONDUCTOR TECHNICAL DATA

16K × 4 Bit Static RAM

The MCM6288C is a 65,536 bit static random access memory organized as 16,384 words of 4 bits, fabricated using Motorola's high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption for greater reliability.


- Single 5 V ± 10% Power Supply
- Low Power Operation: 120 mA Maximum, Active ac
- Fully Static No Clock or Timing Strobes Necessary
- Fast Access Times: 12, 15, 20, 25, 35 ns
- Two Chip Controls: E for Automatic Power Down

G for Fast Access to Data and Elimination of Bus Contention


Problems


• Fully TTL Compatible —Three-State Data Output

BLOCK DIAGRAM



MCM6288C





A0 − A13 Address Input DQ0 − DQ3 Data Input/Data Output W Write Enable E Chip Enable NC No Connection V _{CC} Power Supply (+ 5 V)	PIN NAMES
VSS Ground	DQ0 − DQ3 Data Input/Data Output W Write Enable E Chip Enable NC No Connection

TRUTH TABLE

Ē	w	Mode	V _{CC} Current	I/O Pin
Н	×	Not Selected	I _{SB1} , I _{SB2}	High-Z
L	Н	Read	ICCA	Dout
L	L	Write	ICCA	High-Z

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to + 7.0 V	٧
Voltage Relative to V _{SS} For Any Pin Except V _{CC}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	V
Output Current	lout	± 20	mA
Power Dissipation	PD	1.0	W
Temperature Under Bias (T _A = 25°C)	T _{bias}	- 10 to + 85	°C
Operating Temperature	TA	0 to +70	°C
Storage Temperature — Plastic	T _{sta}	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERAT-ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V
Input High Voltage	V _{IH}	2.2	-	V _{CC} + 0.3**	٧
Input Low Voltage	V _{IL}	- 0.5*	_	0.8	V

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	llkg(I)		± 1.0	μА
Output Leakage Current ($\overline{E} = V_{IH}$ or $G = V_{IH}$, $V_{out} = 0$ to V_{CC})	l _{lkg(O)}		± 1.0	μΑ
Standby Current ($\overline{E} \ge V_{CC} - 0.2 \text{ V}^*$, $V_{in} \le V_{SS} + 0.2 \text{ V}$, or $\ge V_{CC} - 0.2 \text{ V}$, $V_{CC} = \text{MAX}$, f = 0 MHz)	I _{SB2}	_	10	mA
Output Low Voltage (I _{OL} = 8.0 mA)	VOL		0.4	V
Output High Voltage (I _{OH} = - 4.0 mA)	VOH	2.4		V

POWER SUPPLY CURRENTS

Parameter	Symbol	- 12*	- 15*	- 20*	- 25*	- 35*	Units
AC Supply Current (I _{out} = 0 mA)	ICCA	120	120	110	110	110	mA
Standby Current (TTL Levels, V _{CC} = Max)	I _{SB1}	45	40	35	30	30	mA

^{*} All values represent maximum values

^{*} V_{IL} (min) = -0.5 V dc; V_{IL} (min) = -2.0 V ac (pulse width \leq 20 ns) ** V_{IH} (max) = V_{CC} + 0.3 V dc; V_{IH} (max) = V_{CC} + 2.0 V ac (pulse width \leq 20 ns)

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T_A = 25°C, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Max	Unit
Address and Data Input Capacitance	C _{in}	6	pF
Output Capacitance	Cout	7	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to +70°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level 1.5 V	Output Timing Measurement Reference Level 1.5 V
Input Pulse Levels 0 to 3.0 V	Output Load Figure 1A Unless Otherwise Noted
Input Rise/Fall Time 5 ns	


READ CYCLE (See Notes 1 and 2)

	Sym	bol	_	12	_	15	_	20	-	25	_:	35		
Parameter	Std.	Alt.	Min	Max	Unit	Notes								
Read Cycle Time	tAVAV	tRC	12	_	15	_	20	_	25		35		ns	3
Address Access Time	†AVQV	^t AA	_	12	_	15	_	20		25	_	35	ns	
Enable Access Time	tELQV	tACS	_	12	_	15	_	20		25		35	ns	4
Output Enable Access Time	tGLQV	^t OE	-	6	_	8	_	10	_	12	_	15	ns	
Output Hold from Address Change	tAXQX	^t OH	4	-	4	-	4	-	4	_	4	_	ns	5,6,7
Enable Low to Output Active	†ELQX	tCLZ	4	_	4	_	4	_	4	_	4	_	ns	5,6,7
Enable High to Output High-Z	t _{EHQZ}	tCHZ	0	6	0	8	0	8	0	10	0	15	ns	5,6,7
Output Enable Low to Output Active	[†] GLQX	tOLZ	0	_	0	_	0	_	0	_	0	-	ns	5,6,7
Output Enable High to Output High-Z	^t GHQZ	^t OHZ	0	6	0	7	0	8	0	10	0	15	ns	5,6,7
Power Up Time	tELICCH	tpU	0	_	0	_	0	_	0	_	0	_	ns	
Power Down Time	tEHICCL	t _{PD}	_	12	_	15	_	20	_	25	_	35	ns	

NOTES: 1. \overline{W} is high for read cycle.

- 2. For devices with multiple chip enables, $\overline{\text{E1}}$ and $\overline{\text{E2}}$ are represented by $\overline{\text{E}}$ in this data sheet. $\overline{\text{E2}}$ is of opposite polarity to $\overline{\text{E}}$.
- 3. All timings are referenced from the last valid address to the first transitioning address.
- Addresses valid prior to or coincident with E going low.
 At any given voltage and temperature, t_{EHQZ} max is less than t_{ELQX} (min), and t_{GHQZ} (max) is less than t_{GLQX} (min), both for a given device and from device to device.
- 6. Transition is measured \pm 500 mV from steady-state voltage with load of Figure 1B.
- 7. This parameter is sampled and not 100% tested.
- 8. Device is continuously selected ($\overline{E} = V_{IL}$, $E2 = V_{IH}$, $\overline{G} = V_{IL}$).

A (ADDRESS) Q (DATA OUT) PREVIOUS DATA VALID TAYAV DATA VALID



AC TEST LOADS




Figure 1A Figure 1B

TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

WRITE CYCLE 1 (W Controlled, See Notes 1, 2, and 3)

	Sym	ibol		12		15	-:	20	-2	25	-35			
Parameter	Std.	Alt.	Min	Max	Unit	Notes								
Write Cycle Time	tAVAV	twc	12	_	15		20		25	_	35	-	ns	3
Address Setup Time	†AVWL	†AS	0	_	0	_	0		0	_	0	_	ns	
Address Valid to End of Write	tAVWH	tAW	10	_	12	_	15	_	20	_	30	_	ns	
Write Pulse Width	^t WLWH [,] ^t WLEH	tWP	10	-	12	_	15	-	20	_	30	_	ns	
Write Pulse Width, G High	twLWH,	tWP	8	_	10	_	12	-	15	_	25	_	ns	5
Data Valid to End of Write	tDVWH	t _{DW}	6	_	7	_	8	_	10	_	15		ns	
Data Hold Time	twHDX	^t DH	0		0	_	0	_	0	_	0	_	ns	
Write Low to Output High-Z	twLQZ	twz	0	6	0	7	0 -	8	0	10	0	15	ns	4,5,6
Write High to Output Active	tWHQX	tow	4	_	4	_	4	_	4	_	4	_	ns	4,5,6
Write Recovery Time	tWHAX	twR	0		0		0		0		0	_	ns	

WRITE CYCLE 2 (E Controlled, See Notes 1, 2, and 3)


	Sym	lodi		12	-	15	-20		-:	25	-	-35		
Parameter	Std.	Alt.	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tAVAV	twc	12	_	15	_	20	_	25	_	35	_	ns	3
Address Setup Time	t _{AVEL}	t _{AS}	0	_	0	_	0	_	0	_	0	_	ns	
Address Valid to End of Write	tAVEH	tAW	8	_	12		15	Γ-	20	_	25	<u> </u>	ns	
Enable to End of Write	tELEH, tELWH	tCW	8	_	10	_	12	_	15	_	25	-	ns	7,8
Data Valid to End of Write	†DVEH	t _{DW}	6	_	7	_	8	-	10		15	_	ns	
Data Hold Time	†EHDX	^t DH	0	_	0		0	—	0	_	0	_	ns	
Write Recovery Time	†EHAX	twR	0	_	0	_	0		0	_	0	_	ns	

- NOTES: 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
 2. For devices with multiple chip enables, \overline{E}^1 and E^2 are represented by \overline{E} in this data sheet. E^2 is of opposite polarity to \overline{E} .
 - 3. All timings are referenced from the last valid address to the first transitioning address.
 - 4. At any given voltage and temperature, twil QZ max is less than twil transition is measured ± 500 mV from steady-state voltage with load of Figure 1B.


 - 6. This parameter is sampled and not 100% tested.

 - If E goes low coincident with or after W goes low, the output will remain in a high impedance state.
 If E goes high coincident with or before W goes high, the output will remain in a high impedance state.


WRITE CYCLE 1 (W Controlled, See Notes 1 and 2)



WRITE CYCLE 1 (E Controlled, See Notes 1 and 2)



ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers: MCM6288CP12 MCM6288CP15 MCM6288CP25 MCM6288CP25 MCM6288CP25

MOTOROLA MEMORY DATA


MOTOROLA SEMICONDUCTOR TECHNICAL DATA

16K x 4 Fast Static RAM


The MCM6290 is fabricated using Motorola's high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides for greater reliability.


This device meets JEDEC standards for functionality and pinout, and is available in plastic dual-in-line and plastic small-outline J-leaded packages.

- Single 5 V ±10% Power Supply
- Fully Static No Clock or Timing Strobes Necessary
- Fast Access Times: 12 and 15 ns
- Equal Address and Chip Enable Access Times
- Output Enable (G) Feature for Increased System Flexibility and to Eliminate Bus Contention Problems.
- Low Power Operation: 140 -150 mA Maximum ac
- Fully TTL-Compatible Three-State Output



MCM6290





PIN NAMES
A0—A13 Address Input DQ0—DQ3 Data Input/Data Output W Write Enable G Output Enable E Chip Enable NC No Connection
V _{CC} Power Supply (+ 5 V) V _{SS} Ground

TRUTH TABLE

Ē	Ğ	W	Mode	V _{CC} Current	I/O Pin
Н	Х	Х	Not Selected	ISB1, ISB2	High-Z
L	н	Н	Output Disabled	ICCA	High-Z
L	L	Н	Read	ICCA	Dout
L	Х	L	Write	ICCA	D _{in}

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to + 7.0 V	V
Voltage Relative to V _{SS} For Any Pin Except V _{CC}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	٧
Output Current (per I/O)	lout	± 20	mA
Power Dissipation	PD	1.0	W
Temperature Under Bias (T _A = 25°C)	T _{bias}	- 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperature—Plastic	T _{sta}	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERAT-ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
Input High Voltage	V _{IH}	2.2	_	V _{CC} + 0.3**	٧
Input Low Voltage	V _{IL}	− 0.5*	_	0.8	V

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	l _{lkg(l)}	_	±1.0	μА
Output Leakage Current ($\overline{E} = V_{IH}$ or $G = V_{IH}$, $V_{out} = 0$ to V_{CC})	l _{lkg(O)}		±1.0	μА
Standby Current ($\overline{E} \ge V_{CC} - 0.2~V^*,~V_{in} \le V_{SS} + 0.2~V,~or \ge V_{CC} - 0.2~V,~V_{CC} = max,~f = 0~MHz)$	ISB2	-	20	mA
Output Low Voltage (I _{OL} = 8.0 mA)	VOL	_	0.4	V
Output High Voltage (I _{OH} = - 4.0 mA)	Voн	2.4	_	V

POWER SUPPLY CURRENTS

Parameter	Symbol	- 12	- 15	Unit
AC Active Supply Current (Iout = 0 mA, VCC = Max, f = f max)	ICCA	150	140	mA
AC Standby Current (E = V _{IH} , V _{CC} = MAX, f = f _{max})	I _{SB1}	45	40	mA

^{*} V_{IL} (min) = -0.5 V dc; V_{IL} (min) = -2.0 V ac (pulse width ≤ 20 ns) ** V_{IH} (max) = V_{CC} + 0.3 V dc; V_{IH} (max) = V_{CC} + 2.0 V ac (pulse width ≤ 20 ns)

$\textbf{CAPACITANCE} \text{ (f = 1 MHz, dV = 3 V, T}_{A} = 25^{\circ} \text{ C, Periodically sampled rather than 100 \% tested)}$

Characteristic	Symbol	Max	Unit
Address and Data Input Capacitance	C _{in}	6	pF
Control Pin Input Capacitance $(\overline{E},\overline{G},\overline{W})$	C _{in}	6	pF
Output Capacitance	Cout	7	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5 \text{ V} \pm 10 \text{ %}, T_A = 0 \text{ to} + 70^{\circ} \text{ C}, \text{ Unless Otherwise Noted})$


Input Timing Measurement Reference Level 1.5 V	Output Timing Measurement Reference Level 1.5 V
Input Pulse Levels 0 to 3 V	Output Load Figure 1A Unless Otherwise Noted
Input Rise/Fall Time 5 ns	

	Symbol		- 12		_	15	5	
Parameter	Std	Alt	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	†AVAV	t _{RC}	12	-	15	-	ns	3
Address Access Time	†AVQV	t _{AA}	_	12	_	15	ns	
Enable Access Time	†ELQV	tACS	_	12	_	15	ns	4
Output Enable Access Time	^t GLQV	†OE	_	6	_	8	ns	
Output Hold from Address Change	t _{AXQX}	tон	4	_	4	_	ns	
Enable Low to Output Active	†ELQX	†CLZ	4	_	4	_	ns	5,6,7
Output Enable Low to Output Active	^t GLQX	tOLZ	0	_	0	_	ns	5,6,7
Enable High to Output High-Z	tEHQZ	^t CHZ	0	6	0	8	. ns	5,6,7
Output Enable High to Output High-Z	^t GHQZ	tOHZ	0	6	0	7	ns	5,6,7
Power Up Time	†ELICCH	tpU	0	_	0	-	ns	
Power Down Time	†EHICCL	t _{PD}	_	12	_	15	ns	


NOTES:

- W is high for read cycle.
- 2. For devices with multiple chip enables, $\overline{\text{E1}}$ and $\overline{\text{E2}}$ are represented by $\overline{\text{E}}$ in this data sheet. $\overline{\text{E2}}$ is of opposite polarity to $\overline{\text{E}}$.
- 3. All timings are referenced from the last valid address to the first transitioning address.
- 4. Addresses valid prior to or coincident with \overline{E} going low.
- At any given voltage and temperature, t_{EHQZ} max < t_{ELQX} min, and t_{GHQZ} max < t_{GLQX} min, both for a given device and from device to device.
- 6. Transition is measured $\pm\,500$ mV from steady-state voltage with load of Figure 1B.
- 7. This parameter is sampled and not 100% tested.
- 8. Device is continuously selected. $\overline{E} \le V_{IL}$ and $\overline{G} \le V_{IL}$.

READ CYCLE 1 (See Note 8)



READ CYCLE 2 (See Notes 2 and 4)



AC TEST LOADS





Figure 1A

Q +5 V480 Ω 5 pF(INCLUDING SCOPE AND JIG) Figure 1B

TIMING PARAMETER ABBREVIATIONS



The transition definitions used in this data sheet are:

- H = transition to high
- L = transition to low
- V = transition to valid
- X = transition to invalid or don't care
- Z = transition to off (high impedance)

TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device output will be valid no later than that time.

WRITE CYCLE 1 (W Controlled) (See Notes 1, 2 and 3)

	Symbol		_	12	- 15			
Parameter	Std	Alt	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tAVAV	twc	12	_	15	_	ns	4
Address Setup Time	tAVWL	t _{AS}	0	-	0	_	ns	
Address Valid to End of Write	tAVWH	^t AW	10	_	12	_	ns	
Write Pulse Width	tWLWH,	tWP	10	-	12	-	ns	
Write Pulse Width, High (Output Enable devices)	twlwh,	tWP	8	-	10		ns	5
Data Valid to End of Write	^t DVWH	tDW	6	_	7	_	ns	
Data Hold Time	tWHDX	t _{DH}	0	 	0	_	ns	
Write Low to Output High-Z	tWLQZ	twz	0	6	0	7	ns	6,7,8
Write High to Output Active	twhqx	tow	4	1-	4	_	ns	6,7,8
Write Recovery Time	tWHAX	twR	0	-	0	-	ns	

WRITE CYCLE 2 (E Controlled) (See Notes 1, 2 and 3)

	Syn	nbol	-	12	-	15		
Parameter	Std	Alt	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	^t AVAV	tWC3.3	12	-	15	_	ns	4
Address Setup Time	tavel	tAS	0	_	0	_	ns	
Address Valid to End of Write	†AVEH	tAW	10	_	12	_	ns	
Enable to End of Write	teleh, telwh	tcw	8	-	10		ns	9,10
Data Valid to End of Write	†DVEH	t _{DW}	6	T-	7	_	ns	
Data Hold Time	†EHDX	t _{DH}	0	-	0	_	ns	
Write Recovery Time	t _{EHAX}	twR	0	T -	0	_	ns	

NOTES:

- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- 2. For devices with multiple chip enables, $\overline{E}1$ and E2 are represented by \overline{E} in this data sheet. E2 is of opposite polarity to \overline{E} .

 3. For Output Enable devices, if \overline{G} goes low coincident with or after \overline{W} goes low, the output will remain in a high-impedance state.
- 4. All timings are referenced from the last valid address to the first transitioning address.
- 4. All fillings are referenced from the last value accesses to the mist datasticing accesses.

 5. For Output Enable devices, if Ḡ ≥ V_{IH}, the output will remain in a high-impedance state.

 6. At any given voltage and temperature, twLQG max < twHQX min, both for a given device and from device to device.


 7. Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B.
- 8. This parameter is sampled and not 100% tested.
- 9. If E goes low coincident with or after \overline{W} goes low, the output will remain in a high-impedance state.

 10. If E goes high coincident with or before \overline{W} goes high, the output will remain in a high-impedance state.

WRITE CYCLE 1 (See Note 2) 1 AVAV A (ADDRESS) t AVWH t WHAX E (CHIP ENABLE) t WLWH t WLEH W (WRITE ENABLE) t AVWL t DVWH t WHDX D (DATA IN) DATA VALID t wloz HIGH Z HIGH Z Q (DATA OUT)

+ t whox

WRITE CYCLE 2 (See Note 2) t avav A (ADDRESS) t aveh E (CHIP ENABLE) t AVEL [†] ELEH t EHAX t ELWH W (WRITE ENABLE) t DVEH t EHDX D (DATA IN) DATA VALID HIGH-Z Q (DATA OUT)



Package (P = 300-mil Plastic DIP, J = 300-mil SOJ)

Full Part Numbers—MCM6290P12 MCM6290J12 MCM6290J12R2 MCM6290P15 MCM6290J15 MCM6290J15R2

The MCM6290C (with OE) is a 65,536 bit static random access memory organized as 16,384 words of 4 bits, fabricated using Motorola's high–performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption for greater reliability.

The chip enable (Ē) pin is not a clock. In less than a cycle time after Ē goes high, the part enters a low-power standby mode, remaining in that state until Ē goes low again. This feature reduces system power requirements without degrading access time performance.

. The MCM6290C has both chip enable (\overline{E}) and output enable (\overline{G}) inputs, allowing greater system flexibility. Either input, when high, will force the outputs to high impedance.

- Single 5 V ±10% Power Supply
- Low Power Operation: 120 mA Maximum, Active ac
- Fully Static No Clock or Timing Strobes Necessary
- Fast Access Times: 10, 12, 15, 20, 25, 35 ns
- Two Chip Controls: E for Automatic Power Down


G for Fast Access to Data and Elimination of Bus Contention


Problems

• Fully TTL Compatible - Three-State Data Output

BLOCK DIAGRAM A1 A11 V_{CC} A12 ٧ss MEMORY ARRAY A13 ROW 256 ROWS × DECODER 64 × 4 COLUMNS АЗ A4 A5 A6 DQ0 COLUMN I/O COLUMN DECODER DQ1 INPUT DATA DO2 CONTROL A7 A10 DQ3 Å8

MCM6290C





PIN NAMES
A0-A13 Address Input
DQ0-DQ3 Data Input/Data Output
Write Enable
G Output Enable
Ē Chip Enable
NC No Connection
V _{CC} Power Supply (+ 5 V)
V _{SS} Ground

TRUTH TABLE

Ē	G	W	Mode	V _{CC} Current	I/O Pin
Н	Х	Х	Not Selected	ISB1, ISB2	High-Z
L	Н	Н	Output Disabled	ICCA	High-Z
L	L	Н	Read	ICCA	Dout
L	X	L	Write	ICCA	D _{in}

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to + 7.0 V	V
Voltage Relative to V _{SS} For Any Pin Except V _{CC}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	٧
Output Current	l _{out}	± 20	mA
Power Dissipation	PD	1.0	W
Temperature Under Bias (T _A = 25°C)	T _{bias}	- 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperature — Plastic	T _{stq}	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERAT-ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	V _{CC}	4.5	5.0	5.5	٧
Input High Voltage	VIH	2.2	_	V _{CC} + 0.3**	V
Input Low Voltage	VIL	- 0.5*	_	0.8	V

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	llkg(I)	_	± 1.0	μA
Output Leakage Current ($\overline{E} = V_{IH}$ or $G = V_{IH}$, $V_{out} = 0$ to V_{CC})	l _{lkg(O)}	_	± 1.0	μА
Standby Current ($\overline{E} \ge V_{CC} - 0.2 \text{ V}^*$, $V_{in} \le V_{SS} + 0.2 \text{ V}$, or $\ge V_{CC} - 0.2 \text{ V}$, VCC = MAX, f = 0 MHZ)	I _{SB2}		10	mA
Output Low Voltage (I _{OL} = 8.0 mA)	V _{OL}		0.4	V
Output High Voltage (I _{OH} = - 4.0 mA)	V _{OH}	2.4		V

POWER SUPPLY CURRENTS

Parameter	Symbol	- 10*	- 12*	- 15*	- 20*	- 25*	- 35*	Units
AC Supply Current (I _{OUt} = 0 mA)	ICCA	120	120	120	110	110	110	mA
Standby Current (TTL Levels, V _{CC} = Max)	I _{SB1}	50	45	40	35	30	30	mA

^{*} All values represent maximum values

^{*} V $_{IL}$ (min) = -0.5 V dc; V $_{IL}$ (min) = -2.0 V ac (pulse width \leq 20 ns) ** V $_{IH}$ (max) = V $_{CC}$ + 0.3 V dc; V $_{IH}$ (max) = V $_{CC}$ + 2.0 V ac (pulse width \leq 20 ns)

$\textbf{CAPACITANCE} \text{ (f = 1.0 MHz, dV = 3.0 V, T}_{A} = 25^{\circ}\text{C}, \text{ Periodically Sampled Rather Than 100\% Tested)}$

Characteristic	Symbol	Max	Unit
Address and Data Input Capacitance	C _{in}	6	pF
Output Capacitance	Cout	7	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to} + 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$


Input Timing Measurement Reference Level 1.5 V	Output Timing Measurement Reference Level 1.5 V
Input Pulse Levels	Output Load Figure 1A Unless Otherwise Noted
Input Rise/Fall Time 5 ns	


READ CYCLE (See Notes 1 and 2)

	Symb	ol	-	10	-	12	-	15	-	20	-	25	-	35		
Parameters	Std.	Alt.	Min	Max	Unit	Notes										
Read Cycle Time	tAVAV	tRC	10	_	12	_	15	_	20	_	25		35	_	ns	3
Address Access Time	†AVQV	tAA	_	10	_	12	_	15	_	20	_	25	_	35	ns	
Enable Access Time	tELQV	tACS	_	10	_	12	_	15	_	20	_	25	_	35	ns	4
Output Enable Access Time	[†] GLQV	^t OE	_	5	-	6	-	8	_	10	-	12	-	15	ns	
Output Hold from Address Change	tAXQX	tОН	4	_	4		4	_	4	_	4	_	4	_	ns	5,6,7
Enable Low to Output Active	^t ELQX	^t CLZ	4	-	4	_	4	_	4		4	_	4	_	ns	5,6,7
Enable High to Output High-Z	^t EHQZ	tCHZ	0	5	0	6	0	8	0	8	0	10	0	15	ns	5,6,7
Output Enable Low to Output Active	[†] GLQX	^t OLZ	0	_	0		0	_	0	_	0	_	0	_	ns	5,6,7
Output Enable High to Output High-Z	^t GHQZ	tOHZ	0	5	0	6	0	7	0	8	0	10	0	15	ns	5,6,7
Power Up Time	†ELICCH	tpU	0	_	0	_	0	_	0	_	0	_	0	_	ns	
Power Down Time	†EHICCL	t _{PD}	_	10	_	12	_	15	_	20		25		35	ns	


NOTES: 1. \overline{W} is high for read cycle.

- 2. For devices with multiple chip enables, $\overline{\text{E1}}$ and $\overline{\text{E2}}$ are represented by $\overline{\text{E}}$ in this data sheet. $\overline{\text{E2}}$ is of opposite polarity to $\overline{\text{E}}$.
- 3. All timings are referenced from the last valid address to the first transitioning address.
- 4. Addresses valid prior to or coincident with \overline{E} going low.
- 5. At any given voltage and temperature, t_{EHQZ} max is less than t_{ELQX} (min), and t_{GHQZ} (max) is less than t_{GLQX} (min), both for a given device and from device to device.
- 6. Transition is measured $\pm\,500$ mV from steady-state voltage with load of Figure 1B.
- 7. This parameter is sampled and not 100% tested.
 8. Device is continuously selected ($\overline{E} = V_{|L|}$, $E2 = V_{|H|}$, $\overline{G} = V_{|L|}$).





AC TEST LOADS



TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

WRITE CYCLE 1 (W Controlled, See Notes 1, 2, and 3)

	Sym	bol	-	- 10 - 12		12	-	15	-	20		25	- 35			
Parameter	Std.	Alt.	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	†AVAV	twc	10		12		15	_	20		25	_	35	_	ns	4
Address Setup Time	tAVWL	tAS	0	_	0	_	0	_	0	_	0	_	0	_	ns	
Address Valid to End of Write	^t AVWH	^t AW	9	-	10	_	12	_	15	_	20	_	30	_	ns	
Write Pulse Width	tWLWH, tWLEH	tWP	9	-	10		12	-	15	_	20	_	30	_	ns	
Write Pulse Width, G High	^t WLWH [,] ^t WLEH	tWP	7	-	8	-	10	_	12	-	15	_	25	_	ns	5
Data Valid to End of Write	tDVWH	^t DW	5	_	6		7	_	8	_	10	_	15	_	ns	
Data Hold Time	twHDX	^t DH	0	_	0	_	0	_	0	_	0	_	0	_	ns	
Write Low to Output High-Z	tWLQZ	twz	0	5	0	6	0	7	0	8	0	10	0	15	ns	6,7,8
Write High to Output Active	tWHQX	tow	4	_	4		4		4		4	_	4	-	ns	6,7,8
Write Recovery Time	tWHAX	twR	0	_	0	_	0	_	0	_	0	_	0	_	ns	

WRITE CYCLE 2 (E Controlled, See Notes 1, 2, and 3)

	Sym	bol		10	-	12		15	-:	20	- :	25	-	35		
Parameter	Std.	Alt.	Min	Max	Unit	Notes										
Write Cycle Time	†AVAV	twc	10	_	12	_	15	_	20	_	25		35	_	ns	4
Address Setup Time	†AVEL	†AS	0	_	0	_	0	_	0	_	0	_	0		ns	
Address Valid to End of Write	^t AVEH	^t AW	8	-	8	_	12	_	15	_	20	_	25	_	ns	
Enable to End of Write	tELEH, tELWH	tcw	7	_	8	_	10	_	12	_	15	_	25	_	ns	9,10
Data Valid to End of Write	^t DVEH	[†] DW	5	-	6	_	7	_	8	_	10	-	15	_	ns	
Data Hold Time	tEHDX	^t DH	0	_	0	_	0	_	0	_	0	_	0	_	ns	
Write Recovery Time	^t EHAX	tWR	0	_	0	_	0	_	0		0	_	0		ns	


- NOTES: 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
 - 2. For devices with multiple chip enables, $\overline{E1}$ and E2 are represented by \overline{E} in this data sheet. E2 is of opposite polarity to \overline{E} .
 - 3. For Output Enable devices, if \overline{G} goes low coincident with or after \overline{W} goes low, the output will remain in a high impedance state.
 - 4. All timings are referenced from the last valid address to the first transitioning address.
 - 5. For Output Enable devices, if $\overline{G} \ge V_{IH}$, the output will remain in a high impedance state.
 - 6. At any given voltage and temperature, t_{WLQZ} max is less than t_{WHQX} min, both for a given device and from device to device. 7. Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B.

 - 8. This parameter is sampled and not 100% tested.


 - 9. If E goes low coincident with or after W goes low, the output will remain in a high impedance state.

 10. If E goes high coincident with or before W goes high, the output will remain in a high impedance state.


WRITE CYCLE 1 (W Controlled, See Notes 1 and 2)



WRITE CYCLE 1 (E Controlled, See Notes 1 and 2)



ORDERING INFORMATION (Order by Full Part Number)



 Will Part Numbers:
 MCM6290CP12
 MCM6290CJ10R2
 MCM6290CJ12R2
 MCM6290CJ12R2
 MCM6290CJ15R2
 MCM6290CJ15R2
 MCM6290CJ15R2
 MCM6290CJ15R2
 MCM6290CJ25R2
 MCM6290CJ25R2
 MCM6290CJ25R2
 MCM6290CJ25R2
 MCM6290CJ25R2
 MCM6290CJ25R2
 MCM6290CJ35R2
 MCM6290CJ35R2

 MCM6290CJ35R2
 MCM6290CJ35R2
 MCM6290CJ35R2
 MCM6290CJ35R2
 MCM6290CJ35R2

MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Advance Information

32K x 8 Bit Static Random Access Memory


The MCM6706 is a 262,144 bit static random access memory organized as 32,768 words of 8 bits, fabricated using high-performance silicon-gate BiCMOS technology. Static design eliminates the need for external clocks or timing strobes.

Output enable (G) is a special control feature that provides increased system flexibility and eliminates bus contention problems.

The MCM6706 is available in a 300-mil, 28-lead surface-mount SOJ package.


- Single 5.0 V ±10% Power Supply
- Fully Static No Clock or Timing Strobes Necessary
- · All Inputs and Outputs are TTL-Compatible
- Three-State Outputs
- Fast Access Times: MCM6706 10 ns MCM6706 — 12 ns

BLOCK DIAGRAM



MCM6706





PIN NAMES							
A0-A14 Address W Write Enable \$\overline{G}\$ Chip Select \$\overline{G}\$ Output Enable \$\overline{DQ0-DQ7}\$ Data Input/Output \$VCC + 5.0 V Power Supply \$VSS Ground							

This document contains information on a new product. Specifications and information herein are subject to change without notice.

TRUTH TABLE

S	Ğ	W	Mode	I/O Pin	Cycle
Н	Х	Х	Not Selected	High-Z	_
L	н	н	Read	High-Z	-
L	L	Н	Read	D _{out}	Read Cycle
L	X	L	Write	D _{in}	Write Cycle

ABSOLUTE MAXIMUM RATINGS (See Note)

, , , , , , , , , , , , , , , , , , ,	,		
Rating	Symbol	Value	Unit
Power Supply Voltage	VCC	- 0.5 to + 7.0	٧
Voltage Relative to V _{SS} for Any Pin Except V _{CC}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	٧
Output Current	lout	± 30	mA
Power Dissipation	PD	2.0	W
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Operating Temperature	TA	0 to +70	°C
Storage Temperature — Plastic	T _{stg}	- 55 to +125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERAT-ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This BiCMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V ±10%, T_A = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
Input High Voltage	VIH	2.2	_	V _{CC} + 0.3*	٧
Input Low Voltage	VIL	- 0.5**	_	0.8	V

^{*} V_{IH} (max) = V_{CC} + 0.3 V dc; V_{IH} (max) = + 2.0 V ac (pulse width \leq 2.0 ns) or $I \leq$ 30 mA.

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	l _{lkg(I)}	T -	± 1.0	μΑ
Output Leakage Current ($\overline{S} = V_{IH}$, $V_{out} = 0$ to V_{CC})	llkg(O)	_	± 1.0	μА
AC Supply Current (I _{out} = 0 mA)	ICCA	_	185 175	mA
Output Low Voltage (I _{OL} = 8.0 mA)	V _{OL}	_	0.4	٧
Output High Voltage (I _{OH} = – 4.0 mA)	VOH	2.4	_	٧

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T_A = 25°C, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Max	Unit
Address Input Capacitance	C _{in}	5	pF
Control Pin Input Capacitance $(\overline{S}, \overline{G}, \overline{W})$	C _{in}	6	pF
I/O Capacitance	C _{I/O}	6	pF

^{**} V_{IL} (min) = -0.5 V dc; V_{IL} (min) = -2.0 V ac (pulse width ≤ 2.0 ns) or $I \le 30$ mA.

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

 Input Timing Measurement Reference Level
 1.5 V
 Output Timing Measurement Reference Level
 1.5 V

 Input Pulse Levels
 0 to 3.0 V
 Output Load
 See Figure 1A


 Input Rise/Fall Time
 3 ns


READ CYCLE (See Notes 1 and 2)

	Syn	Symbol MCM6706-10			мсм6	706-12		
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	† _{AVAV}	tRC	10	_	12	_	ns	3
Address Access Time	†AVQV	t _{AA}	_	10		12	ns	
Chip Select Access Time	tSLQV	†ACS	_	10	_	12	ns	
Output Enable Access time	tGLQV	^t OE	_	6	_	7	ns	
Output Hold from Address Change	tAXQX	tОН	3	_	3		ns	
Chip Select Low to Output Active	tSLQX	t _{LZ}	0	_	0	_	ns	4,5,6
Chip Select High to Output High-Z	tSHQZ	tHZ	0	5	0	6	ns	4,5,6
Output Enable Low to Output Active	t _{GLQX}	t _{LZ}	0	_	0	_	ns	4,5,6
Output Enable High to Output High-Z	tGHQZ	tHZ	0	5	0	6	ns	4,5,6

NOTES:

- 1. W is high for read cycle.
- Product sensitivites to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- 3. All read cycle timing is referenced from the last valid address to the first transitioning address.
- At any given voltage and temperature, t_{SHQZ} max < t_{SLQX} min, and t_{GHQZ} max < t_{GHQX} min, both for a given device and from device to device.
- 5. Transition is measured 500 mV from steady-state voltage with load of Figure 1B.
- 6. This parameter is sampled and not 100% tested.
- 7. Device is continuously selected ($\overline{S} = V_{IL}$, $\overline{G} = V_{IL}$).
- 8. Addresses valid prior to or coincident with \overline{S} going low.






WRITE CYCLE 1 (W Controlled, See Notes 1 and 2)

	Syr	nbol	MCM6706-10		MCM6706-12				
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Notes	
Write Cycle Time	† _{AVAV}	twc	10	_	12	_	ns	3	
Address Setup Time	tAVWL	^t AS	0	l –	0		ns		
Address Valid to End of Write	^t AVWH	tAW	9	_	10	_	ns		
Write Pulse Width	^t WLWH [,] ^t WLSH	tWP	8	_	9	_	ns		
Data Valid to End of Write	tDVWH	tDW	5	l –	6	_	ns		
Data Hold Time	twhdx	^t DH	0	_	0	_	ns		
Write Low to Data High-Z	twLQZ	twz	0	5	0	6	ns	4,5,6	
Write High to Output Active	twhqx	tow	0	_	0	_	ns	4,5,6	
Write Recovery Time	twhax	twR	0.5	-	0.5	_	ns		

NOTES:

- 1. A write occurs during the overlap of \overline{S} low and \overline{W} low.
- Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- 3. All write cycle timings are referenced from the last valid address to the first transitioning address.
- 4. Transition is measured 500 mV from steady-state voltage with load of Figure 1B.
- 5. Parameter is sampled and not 100% tested.
- 6. At any given voltage and temperature, twLQZ max is < twHQX min both for a given device and from device to device.



AC TEST LOADS




Figure 1A




Figure 1B


WRITE CYCLE 2 (S Controlled, See Notes 1 and 2)

	Syn	Symbol			MCM6706-12				
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Notes	
Write Cycle Time	†AVAV	twc	10	_	12	_	ns	3	
Address Setup Time	†AVSL	t _{AS}	0	_	0	_	ns		
Address Valid to End of Write	†AVSH	t _{AW}	9	_	10	_	ns		
Chip Select to End of Write	tslwh, tslsh	tcw	8		9	-	ns	4,5	
Data Valid to End of Write	t _{DVSH}	tDW	5	_	6		ns		
Data Hold Time	tSHDX	t _{DH}	0	_	0	_	ns		
Write Recovery Time	^t SHAX	twR	0.5	-	0.5		ns		

NOTES:

- 1. A write occurs during the overlap of \overline{S} low and \overline{W} low.
- 2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- 3. All write cycle timing is referenced from the last valid address to the first transitioning address.
- 4. If \overline{S} goes low coincident with or after \overline{W} goes low, the output will remain in a high-impedance condition.

 5. If \overline{S} goes high coincident with or before \overline{W} goes high, the output will remain in a high-impedance condition.



TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

ORDERING INFORMATION (Order by Full Part Number)

	<u>MÇM</u>	6706	X	<u> </u>	XΧ	
Motorola Memory Prefix						Shipping Method (R2 = Tape and Reel, Blank = Rails)
Part Number				L_		Speed (10 = 10 ns, 12 = 12 ns)
			L			Package (J = 300-mil SOJ)

Product Preview

32K x 8 Bit Static Random Access Memory

The MCM6706A is a 262,144 bit static random access memory organized as 32,768 words of 8 bits, fabricated using high performance silicon-gate BiCMOS technology. Static design eliminates the need for external clocks or timing strobes.


Output enable (\overline{G}) is a special control feature that provides increased system flexibility and eliminates bus contention problems.

The MCM6706A is available in a 300 mil, 28 lead surface-mount SOJ package.

- Single 5.0 V ±10% Power Supply
- Fully Static No Clock or Timing Strobes Necessary
- · All Inputs and Outputs are TTL Compatible
- Three State Outputs
- Fast Access Times: MCM6706A 8 ns MCM6706A — 10 ns


MCM6706A — 12 ns

BLOCK DIAGRAM



MCM6706A





PIN NAMES							
A0-A14 Address W Write Enable E Chip Enable G Output Enable DQ0-DQ7 Data Input/Output VCC +5.0 V Power Supply VSS Ground							

This document contains information on a new product. Specifications and information herein are subject to change without notice.

TRUTH TABLE

Ē	G	W	Mode	I/O Pin	Cycle
Н	Х	Х	Not Selected	High-Z	_
L	Н	Н	Read	High-Z	
L	L	Н	Read	Dout	Read Cycle
L	Х	L	Write	D _{in}	Write Cycle

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	-0.5 to +7.0	٧
Voltage Relative to V _{SS} for Any Pin Except V _{CC}	V _{in} , V _{out}	-0.5 to V _{CC} +0.5	٧
Output Current	l _{out}	±30	mA
Power Dissipation	PD	2.0	W
Temperature Under Bias	T _{bias}	-10 to +85	°C
Operating Temperature	TA	0 to +70	°C
Storage Temperature — Plastic	T _{stg}	-55 to +125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERAT-ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

This BiCMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧	
Input High Voltage	VIH	2.2	_	V _{CC} +0.3*	٧	
Input Low Voltage	V _{IL}	-1	_	0.8	٧	

 $^{^*}$ V $_{IH}$ (max) = V $_{CC}$ +0.3 V dc; V $_{IH}$ (max) = +2.0 V ac (pulse width ≤ 2.0 ns) for I ≤ 20 mA. * V $_{IL}$ (min) = -1 V dc @ 30 mA; V $_{IL}$ (min) = -2.0 V ac (pulse width ≤ 2.0 ns).

DC CHARACTERISTICS

	Parameter	Symbol	Min	Max	Unit	
Input Leakage Current (All Inputs, '	V _{in} = 0 to V _{CC})	lkg(I)	_	±1.0	μΑ	
Output Leakage Current ($\overline{E} = V_{IH}$,	V _{out} = 0 to V _{CC})	llkg(O)	_	±1.0	μΑ	
AC Supply Current (I _{OUt} = 0 mA)	MCM6706A -8: t _{AVAV} = 8 ns MCM6706A -10: t _{AVAV} = 10 ns MCM6706A -12: t _{AVAV} = 12 ns	ICCA	_ _ _	185 175 175	mA	
Output Low Voltage (I _{OL} = 8.0 mA)		V _{OL}	_	0.4	٧	
Output High Voltage (I _{OH} = -4.0 m	A)	V _{OH}	2.4	_	V	

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, $T_A = 25$ °C, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Max	Unit
Address Input Capacitance	C _{in}	6	pF
Control Pin Input Capacitance $(\overline{E},\overline{G},\overline{W})$	C _{in}	8	pF
I/O Capacitance	C _{I/O}	8	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

Input Timing Measurement Reference Level 1.5 V	Output Timing Measurement Reference Level 1.5 V
input Pulse Levels 0 to 3.0 V	Output Load See Figure 1A
Input Rise/Fall Time	


READ CYCLE (See Notes 1 and 2)

	Syn	Symbol		MCM6706A-8		MCM6706A-10		MCM6706A-12		
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	tAVAV	tRC	8	_	10		12	_	ns	3
Address Access Time	tAVQV	t _{AA}	_	8	_	10	_	12	ns	
Chip Enable Access Time	†ELQV	tACS	_	8	I —	10	_	12	ns	
Output Enable Access time	tGLQV	t _{OE}	_	4	I -	5	_	7	ns	
Output Hold from Address Change	tAXQX	tОН	4	_	4	_	4	_	ns	
Chip Enable Low to Output Active	t _{ELQX}	t _{LZ}	4	_	4		0		ns	4,5,6
Chip Enable High to Output High-Z	t _{EHQZ}	tHZ	0	4	0	5	0	6	ns	4,5,6
Output Enable Low to Output Active	^t GLQX	t _{LZ}	0	_	0	_	0	_	ns	4,5,6
Output Enable High to Output High-Z	t _{GHQZ}	tHZ	0	4	0	5	0	6	ns	4,5,6

NOTES:

- 1. W is high for read cycle.
- 2. Product sensitivites to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- 3. All read cycle timing is referenced from the last valid address to the first transitioning address.
- 4. At any given voltage and temperature, t_{EHQZ} max < t_{ELQX} min, and t_{GHQZ} max < t_{GHQX} min, both for a given device and from device to device.
- 5. Transition is measured 500 mV from steady-state voltage with load of Figure 1B.
- 6. This parameter is sampled and not 100% tested.
- 7. Device is continuously selected ($\overline{E} = V_{|L}$, $\overline{G} = V_{|L}$).
- 8. Addresses valid prior to or coincident with $\overline{\mathbb{E}}$ going low.

READ CYCLE 1 (See Note 7 Above)



READ CYCLE 2 (See Note 8 Above) TAVAV TE (CHIP ENABLE) G (OUTPUT ENABLE) TGLQX TGLQX TGLQX TGLQX TGHQZ TGHQZ DATA VALID


tAVQV

WRITE CYCLE 1 (W Controlled, See Notes 1 and 2)

	Syn	nbol	MCM6706A-8		MCM6706A-10		MCM6706A-12			
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	† _{AVAV}	twc	8	_	10	_	12	_	ns	3
Address Setup Time	†AVWL	†AS	0	_	0		0	_	ns	
Address Valid to End of Write	tavwh	taw	8		9	T -	10	_	ns	
Write Pulse Width G High, G Low	tWLWH, tWLEH	tWP	8	_	9	_	9	_	ns	
Data Valid to End of Write	tDVWH	tDW	4	_	5	_	6	<u> </u>	ns	
Data Hold Time	twhdx	tDH	0	_	0	_	0		ns	
Write Low to Data High-Z	twlqz	twz	0	4	0	5	0	6	ns	4,5,6
Write High to Output Active	twhqx	tow	4	_	4	_	4	_	ns	4,5,6
Write Recovery Time	twhax	twR	0	_	0	_	0	_	ns	

NOTES:

- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- 2. Product sensitivites to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- 3. All write cycle timings are referenced from the last valid address to the first transitioning address.
- 4. Transition is measured 500 mV from steady-state voltage with load of Figure 1B.
- 5. Parameter is sampled and not 100% tested.
- 6. At any given voltage and temperature, twLQZ max is < twHQX min both for a given device and from device to device.




MOTOROLA MEMORY DATA

WRITE CYCLE 2 (E Controlled, See Notes 1 and 2)

	Syn	nbol	мсм6	706A-8	мсм67	706A-10	MCM6706A-12			
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	† _{AVAV}	twc	8	_	10	_	12	_	ns	3
Address Setup Time	†AVSL	t _{AS}	0	_	0	_	0		ns	
Address Valid to End of Write	tAVEH	t _{AW}	8	_	9		10	_	ns	
Chip Enable to End of Write	tELWH, tELEH	tcw	6	_	7	_	9	_	ns	4,5
Data Valid to End of Write	tDVEH	t _{DW}	4	_	5	_	6	_	ns	
Data Hold Time	tEHDX	t _{DH}	0	_	0	_	0		ns	
Write Recovery Time	tEHAX	twR	0		0		. 0	_	ns	

NOTES:


- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- 2. Product sensitivites to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- 3. All write cycle timing is referenced from the last valid address to the first transitioning address.
- If E goes low coincident with or after W goes low, the output will remain in a high impedance condition.
 If E goes high coincident with or before W goes high, the output will remain in a high impedance condition.



TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

ORDERING INFORMATION (Order by Full Part Number)



Full Part Number — MCM6706AJ8 MCM6706AJ8R2 MCM6706AJ10R2 MCM6706AJ10R2 MCM6706AJ12R2

MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Advanced Information 64K × 4 Bit Static RAM

The MCM6708 and the MCM6709 are 262,144 bit static random access memories organized as 65,536 words of 4 bits, fabricated using high-performance silicon-gate BICMOS technology. Static design eliminates the need for external clocks or timing strobes.


Output enable, (\overline{G}) , a special control feature of the MCM6709, provides increased system flexibility and eliminates bus contention problems.

The MCM6708 is available in a 300-mil, 24-lead plastic surface-mount SOJ package. The MCM6709 is available in a 300-mil, 28-lead plastic surface-mount SOJ package.

- Single 5 V ± 10% Power Supply
- Fully Static No Clock or Timing Strobes Necessary
- All Inputs and Outputs are TTL-Compatible
- Three-State Outputs
- Fast Access Times:

MCM6708 - 10 ns MCM6708 -- 12 ns MCM6709 -- 10 ns MCM6709 - 12 ns

BLOCK DIAGRAM





All power supply and ground pins must be connected for proper operation of the device.

V_{SS} Ground

This document contains information on a new product. Specifications and information herein are subject to change without notice.

MCM6708 MCM6709





TRUTH TABLE

S	G	W	Mode	I/O Pin	Cycle
Н	х	х	Not Selected	High-Z	_
L	Н	Н	Read	High-Z	
L	L	Н	Read	D _{out}	Read Cycle
L	Х	L	Write	D _{in}	Write Cycle

X = Don't Care

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to 7.0	٧
Voltage Relative to V _{SS} (For Any Pin Except V _{CC})	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	V
Output Current (per I/O)	lout	± 30	mA
Power Dissipation	PD	2.0	w
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C.
Storage Temperature — Plastic	T _{stg}	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This BICMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to + 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
Input High Voltage	VIH	2.2	_	V _{CC} + 0.3*	٧
Input Low Voltage	V _{IL}	- 0.5**	_	0.8	٧

 $^{^*}V_{IH} \ (max) = V_{CC} + 0.3 \ V \ dc; V_{IH} \ (max) = V_{CC} + 2 \ V \ ac \ (pulse \ width \le 2 \ ns) \ or \ I \le 30 \ mA.$ $^*V_{IL} \ (min) = -0.5 \ V \ dc; V_{IL} \ (min) = -2 \ V \ ac \ (pulse \ width \le 2 \ ns) \ or \ I \le 30 \ mA.$

DC CHARACTERISTICS

	Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, Vin = 0 to	o V _{CC})	lkg(l)	_	± 1	μА
Output Leakage Current ($\overline{S} = V_{IH}$, $V_{out} = 0$	to V _{CC})	l _{lkg(O)}	_	± 1	μА
AC Supply Current (I _{out} = 0 mA)	MCM6708-10/MCM6709-10: $t_{AVAV} = 10 \text{ ns}$ MCM6708-12/MCM6709-12: $t_{AVAV} = 12 \text{ ns}$	lcc	_	175 165	mA
Output Low Voltage (I _{OL} = + 8.0 mA)		V _{OL}	-	0.4	٧
Output High Voltage (I _{OH} = - 4.0 mA)		VOH	2.4	_	V

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T_A = 25°C, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Max	Unit
Address Input Capacitance	C _{in}	5	pF
Control Pin Input Capacitance $(\overline{S}, \overline{G}, \overline{W})$	C _{in}	6	pF
Input/Output Capacitance	C _{I/O}	6	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to + 70°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level 1.5 V	Output Timing Measurement Reference Level 1.5 V
Input Pulse Levels 0 to 3.0 V	Output Load See Figure 1A
Input Rise/Fall Time	


READ CYCLE TIMING (See Notes 1 and 2)

	Syn	nbol	MCM6708-10 MCM6709-10					
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	†AVAV	tRC	10		12	_	ns	3
Address Access Time	†AVQV	†AA	_	10	_	12	ns	
Chip Select Access Time	^t SLQV	tACS	_	10	_	12	ns	
Output Enable Access Time	^t GLQV	t _{OE}	_	6	_	7	ns	
Output Hold from Address Change	tAXQX	tОН	3	_	3	_	ns	
Chip Select Low to Output Active	tslqx	tLZ	0	_	0	_	ns	4, 5, 6
Output Enable Low to Output Active	^t GLQX	tLZ	0	_	0	_	ns	4, 5, 6
Chip Select High to Output High-Z	tSHQZ	tHZ	0	5	0	6	ns	4, 5, 6
Output Enable High to Output High-Z	^t GHQZ	t _{HZ}	0	5	0	6	ns	4, 5, 6

NOTES:


- 1. W is high for read cycle.
- 2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- 3. All read cycle timings are referenced from the last valid address to the first transitioning address.
- 4. At any given voltage and temperature, t_{SHQZ} max is less than t_{SLQX} min, and t_{GHQZ} max is less than t_{GHQX} min, both for a given device and from device to device.
- 5. Transition is measured 500 mV from steady-state voltage with load of Figure 1B.
- 6. This parameter is sampled and not 100% tested.

READ CYCLE 1 (See Note)



NOTE: Device is continuously selected ($\overline{S} = V_{IL}$, $\overline{G} = V_{IL}$).

READ CYCLE 2 (See Note)



NOTE: Addresses valid prior to or coincident with \overline{S} going low.

AC TEST LOADS





Figure 1A



TIMING LIMITS


The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the module point of view. Thus, the access time is shown as a maximum since the module never provides data later than that time.

WRITE CYCLE 1 (W Controlled, See Notes 1 and 2)

	Syn	nbol	MCM6708-10 MCM6709-10					
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	†AVAV	twc	10	_	12	_	ns	3
Address Setup Time	†AVWL	t _{AS}	0	_	0	_	ns	
Address Valid to End of Write	t _{AVWH}	tAW	9	I —	10	_	ns	
Write Pulse Width	twlwh twlsh	tWP	8	_	9	_	ns	
Data Valid to End of Write	t _{DVWH}	t _{DW}	5	I –	6	_	ns	
Data Hold Time	tWHDX	tDH	0	_	0	_	ns	
Write Low to Data High-Z	twLqz	twz	0	5	0	6	ns	4, 5, 6
Write High to Output Active	twhax	tow	0	_	0	_	ns	4, 5, 6
Write Recovery Time	twhax	twR	0.5	_	0.5	_	ns	

NOTES:

- 1. A write occurs during the overlap of \overline{S} low and \overline{W} low.
- Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- 3. All write cycle timing is referenced from the last valid address to the first transitioning address.
- 4. Transition is measured 500 mV from steady-state voltage with load of Figure 1B.
- 5. This parameter is sampled and not 100% tested.
- 6. At any given voltage and temperature, t_{WLQZ} max is less than t_{WHQX} min both for a given device and from device to device.




WRITE CYCLE 2 (S Controlled, See Notes 1 and 2)


	Syn	Symbol MCM6708- MCM6709-			MCM6708-12 MCM6709-12			
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	†AVAV	twc	10	_	12	_	ns	3
Address Setup Time	t _{AVSL}	tAS	0	_	0		ns	
Address Valid to End of Write	†AVSH	taw	9	_	10	_	ns	
Chip Select to End of Write	tslsh tslwh	tcw	8	_	9		ns	4,5
Data Valid to End of Write	t _{DVSH}	tDW	5	I –	6	_	ns	
Data Hold Time	^t SHDX	t _{DH}	0	_	0	_	ns	
Write Recovery Time	[†] SHAX	twR	0.5	_	0.5	_	ns	

NOTES:

- 1. A write occurs during the overlap of \overline{S} low and \overline{W} low.
- 2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- 3. All write cycle timing is referenced from the last valid address to the first transitioning address.
- If \$\overline{S}\$ goes low coincident with or after \$\overline{W}\$ goes low, the output will remain in a high-impedance condition.
 If \$\overline{S}\$ goes high coincident with or before \$\overline{W}\$ goes high, the output will remain in a high-impedance condition.



ORDERING INFORMATION (Order by Full Part Number)



MCM6708J12R2

MCM6708J12

MCM6709J10

MCM6709J10R2

MCM6709J12

MCM6709J12R2

MOTOROLA MEMORY DATA

MOTOROLA SEMICONDUCTOR | TECHNICAL DATA

Product Preview 64K × 4 Bit Static RAM


The MCM6708A and the MCM6709A are 262,144 bit static random access memories organized as 65,536 words of 4 bits, fabricated using high-performance silicon-gate BICMOS technology. Static design eliminates the need for external clocks or timing strobes.

Output enable, (\overline{G}) , a special control feature of the MCM6709A, provides increased system flexibility and eliminates bus contention problems.

The MCM6708A is available in a 300 mil, 24 lead plastic surface-mount SOJ package. The MCM6709A is available in a 300 mil, 28 lead plastic surface-mount SOJ package.

- Single 5 V ± 10% Power Supply
- Fully Static No Clock or Timing Strobes Necessary
- All Inputs and Outputs are TTL Compatible
- Three State Outputs
- Fast Access Times:

MCM6708A — 8 ns MCM6709A — 8 ns MCM6709A — 10 ns MCM6709A — 10 ns MCM6709A — 12 ns MCM6709A — 12 ns




All power supply and ground pins must be connected for proper operation of the device.


DQ0-DQ3 Data Input/Output

V_{SS} Ground

This document contains information on a new product. Specifications and information herein are subject to change without notice.

MCM6708A MCM6709A





+5 V Power Supply

..... No Connect

TRUTH TABLE

Ē	G	W	Mode	I/O Pin	Cycle
Н	х	х	Not Selected	High-Z	_
L	Н	Н	Read	High-Z	_
L	L	Н	Read	D _{out}	Read Cycle
L	Х	L	Write	D _{in}	Write Cycle

X = Don't Care

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	0.5 to 7.0	٧
Voltage Relative to V _{SS} (For Any Pin Except V _{CC})	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	٧
Output Current (per I/O)	lout	± 30	mA
Power Dissipation	PD	2.0	W
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Operating Temperature	T _A	0 to + 70	°C
Storage Temperature — Plastic	T _{stg}	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedence circuit.

This BICMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to} + 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
Input High Voltage	VIH	2.2	_	V _{CC} + 0.3*	٧
Input Low Voltage	VIL	- 0.5**	_	0.8	٧

 $^{^*}$ V_{IH} (max) = V_{CC} + 0.3 V dc; V_{IH} (max) = V_{CC} + 2 V ac (pulse width \leq 2 ns) for I \leq 20 mA.

DC CHARACTERISTICS

Parameter			Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})			_	± 1	μА
Output Leakage Current (E = V _{IH} , V _{out} = 0 to V _{CC})			_	± 1	μА
AC Supply Current (I _{out} = 0 mA)	MCM6708-10/MCM6709-8: t_{AVAV} = 8 ns MCM6708-10/MCM6709-10: t_{AVAV} = 10 ns MCM6708-12/MCM6709-12: t_{AVAV} = 12 ns	lcc	=	185 175 165	mA
Output Low Voltage (I _{OL} = + 8.0 mA)		VOL	_	0.4	٧
Output High Voltage (IOH = - 4.0 mA)		VOH	2.4	_	V

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, TA = 25°C, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Max	Unit
Address Input Capacitance	C _{in}	6	pF
Control Pin Input Capacitance (E, G. W)	C _{in}	8	pF
Input/Output Capacitance	C _{I/O}	8	pF

^{**} V_{IL} (min) = -1 V dc @ 30 mA; V_{IL} (min) = -2 V ac (pulse width ≤ 2 ns).

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to + 70°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level 1.5 V	Output Timing Measurement Reference Level 1.5 V
Input Pulse Levels 0 to 3.0 V	Output Load See Figure 1A
Input Rise/Fall Time	


READ CYCLE TIMING (See Notes 1 and 2)

	Symbol				MCM6708A-10 MCM6709A-10		MCM6708A-12 MCM6709A-12			
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	†AVAV	t _{RC}	8	_	10	_	12	_	ns	3
Address Access Time	tAVQV	tAA	_	8	_	10	_	12	ns	
Chip Enable Access Time	†ELQV	†ACS	-	8	_	10	_	12	ns	
Output Enable Access Time	tGLQV	^t OE	_	4	_	5	_	7	ns	
Output Hold from Address Change	tAXQX	tОН	4	_	4	_	4	_	ns	
Chip Enable Low to Output Active	tELQX	tLZ	4	_	4	_	4	_	ns	4, 5, 6
Output Enable Low to Output Active	t _{GLQX}	^t LZ	0		0		0	_	ns	4, 5, 6
Chip Enable High to Output High-Z	t _{EHQZ}	t _{HZ}	0	4	0	5	0	6	ns	4, 5, 6
Output Enable High to Output High-Z	^t GHQZ	^t HZ	0	4	0	5	0	6	ns	4, 5, 6

NOTES:


- 1. W is high for read cycle.
- 2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- 3. All read cycle timings are referenced from the last valid address to the first transitioning address.
- At any given voltage and temperature, t_{EHOZ} max is less than t_{ELQX} min, and t_{GHQZ} max is less than t_{GHQX} min, both for a given device and from device to device.
- 5. Transition is measured 500 mV from steady-state voltage with load of Figure 1B.
- 6. This parameter is sampled and not 100% tested.

READ CYCLE 1 (See Note)



NOTE: Device is continuously selected ($\overline{E} = V_{IL}$, $\overline{G} = V_{IL}$).

READ CYCLE 2 (See Note)



NOTE: Addresses valid prior to or coincident with \overline{E} going low.

AC TEST LOADS





Figure 1A



TIMING LIMITS


The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the module point of view. Thus, the access time is shown as a maximum since the module never provides data later than that time.

WRITE CYCLE 1 (W Controlled, See Notes 1 and 2)

	Symbol			MCM6708A-8 MCM670 MCM6709A-8 MCM670				MCM6708A-12 MCM6709A-12		
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	†AVAV	twc	8	_	10	_	12	_	ns	3
Address Setup Time	tAVWL	t _{AS}	0	_	0	_	0	_	ns	
Address Valid to End of Write	tAVWH	tAW	8		9	_	10	_	ns	
Write Pulse Width G High, G Low.	tWLWH tWLEH	tWP	8	-	9	_	9	_	ns	
Data Valid to End of Write	tDVWH	t _{DW}	4	_	5	_	6	_	ns	
Data Hold Time	twHDX	^t DH	0	_	0	_	0	_	ns	
Write Low to Data High-Z	twLQZ	twz	0	4	0	5	0	6	ns	4, 5, 6
Write High to Output Active	twhqx	tow	4	_	4	_	4	_	ns	4, 5, 6
Write Recovery Time	twhax	twR	0		0	_	0	_	ns	

NOTES:

- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- 2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- 3. All write cycle timing is referenced from the last valid address to the first transitioning address.
- 4. Transition is measured 500 mV from steady-state voltage with load of Figure 1B.
- 5. This parameter is sampled and not 100% tested.
- 6. At any given voltage and temperature, twLoz max is less than twHox min both for a given device and from device to device.




WRITE CYCLE 2 (E Controlled, See Notes 1 and 2)


	Syn	Symbol		MCM6708A-8 MCM6709A-8		MCM6708A-10 MCM6709A-10		MCM6708A-12 MCM6709A-12		
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	†AVAV	twc	8	_	10	_	12		ns	3
Address Setup Time	†AVEL	†AS	0		0	_	0	_	ns	
Address Valid to End of Write	†AVEH	tAW	8	_	9	_	10	_	ns	
Chip Enable to End of Write	tELEH tELWH	tcw	6	_	7	_	9	_	ns	4,5
Data Valid to End of Write	tDVEH	tDW	4	_	5	_	6	_	ns	
Data Hold Time	tEHDX	^t DH	0	_	0	_	0	_	ns	
Write Recovery Time	tEHAX	twR	0	_	0		0		ns	

NOTES:

- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- 3. All write cycle timing is referenced from the last valid address to the first transitioning address.
- 4. If \overline{E} goes low coincident with or after \overline{W} goes low, the output will remain in a high impedance condition.
- 5. If \overline{E} goes high coincident with or before \overline{W} goes high, the output will remain in a high impedance condition.



ORDERING INFORMATION (Order by Full Part Number)



MOTOROLA MEMORY DATA

MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Product Preview

128K \times 8 Bit Fast Static Random Access Memory


The MCM6726 is a 1,048,576 bit static random access memory organized as 131,072 x 8 bits. This device is fabricated using high-performance silicon-gate BiCMOS technology. Static design eliminates the need for external clocks or timing strobes.

Output enable (\overline{G}) is a special control feature that provides increased system flexibility and eliminates bus contention problems.

This device meets JEDEC standards for functionality and revolutionary pinout, and is available in a 400-mil plastic small-outline J-leaded package.

- Single 5 V ±10% Power Supply
- Fully Static No Clock or Timing Strobes Necessary
- · All Inputs and Outputs Are TTL-Compatible
- · Three-State Outputs
- · Fast Access Times: 10, 12 ns
- Center Power and I/O Pins for Reduced Noise

BLOCK DIAGRAM



MCM6726



PIN	ASSIG	NMENT
A	1 •	32 A
Α [2	31 A
ΑC	3	30 A
Α[4	29 A
Ē	5	28 G
. DQ0 [6	27 DQ7
DQ1	7	26 DQ6
v _{cc} [8	25 V _{SS}
V _{SS} [9	24 D VCC
DQ2	10	23 DQ5
DQ3	11	22 DQ4
w	12	21 A
ΑC	13	20 🛘 A
ΑC	14	19 A
ΑC	15	18 🛚 A
ΑC	16	17 A

PIN NAMES									
A0-A16 Address Input E Chip Enable W Write Enable G Output Enable DQ0-DQ7 Data Input/Output VCC + 5 V Power Supply VSS Ground									

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

TRUTH TABLE (X = Don't Care)

Ē	G	W	Mode	V _{CC} Current	Output	Cycle
Н	Х	Х	Not Selected	I _{SB1} , I _{SB2}	High-Z	_
L	I	Η	Output Disabled	ICCA	High-Z	-
L	L	Η	Read	ICCA	D _{out}	Read Cycle
L	Х	L	Write	ICCA	High-Z	Write Cycle

ABSOLUTE MAXIMUM RATINGS (See Note)

(655 1616)											
Rating	Symbol	Value	Unit								
Power Supply Voltage	Vcc	- 0.5 to +7.0	٧								
Voltage Relative to V _{SS} for Any Pin Except V _{CC}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	٧								
Output Current	lout	± 30	mA								
Power Dissipation	PD	1.2	w								
Temperature Under Bias (T _A = 25°C)	T _{bias}	-10 to + 85	°C								
Operating Temperature	TA	0 to +70	°C								
Storage Temperature—Plastic	T _{sta}	- 55 to +125	°C								

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the OPERATING CONDI-TIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits.

This BiCMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } +70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

Parameter	Symbol	Тур	Min	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	5.0	4.5	5.5	٧
Input High Voltage	VIH	_	2.2	V _{CC} + 0.3*	٧
Input Low Voltage	V _{IL}	_	- 0.5**	0.8	٧
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	lkg(l)		_	±1.0	μΑ
Output Leakage Current ($\overline{E} = V_{IH}$, $V_{out} = 0$ to V_{CC})	lkg(O)	_	_	±1.0	μА
Output Low Voltage (I _{OL} = + 8.0 mA)	VOL	_		0.4	٧
Output High Voltage (I _{OH} = - 4.0 mA)	Voн	_	2.4	T -	٧

^{*}V_{|H} (max) = V_{CC} + 0.3 V dc; V_{|H} (max) = V_{CC} + 2 V ac (pulse width \leq 20 ns) for I \leq 20.0 mA. **V_{|L} (min) = - 0.5 V dc; V_{|L} (min) = - 2.0 V ac (pulse width \leq 20 ns) for I \leq 20.0 mA.

DC CHARACTERISTICS

Parameter	Symbol	-10	-12	Unit
AC Active Supply Current (I _{out} = 0 mA) (V _{CC} = max, f = f _{max})	ICCA	175	165	mA
Active Quiescent Current (E = V _{IL} , V _{CC} = max, f = 0 MHz)	lCC2	100	100	mA
AC Standby Current ($\overline{E} = V_{IH}$, $V_{CC} = max$, $f = f_{max}$)	I _{SB1}	35	30	mA
CMOS Standby Current (V $_{CC}$ = max, f = 0 MHz, $\overline{E} \ge V_{CC}$ – 0.2 V, $V_{in} \le V_{SS}$ + 0.2 V, or $\ge V_{CC}$ – 0.2 V)	ISB2	12	12	mA

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T_A = 25°C, Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Тур	Max	Unit
Address and Data Input Capacitance	Cin	_	6	pF
Control Pin Input Capacitance	C _{in}	_	6	pF
Output Capacitance	C _{out}	-	8	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } +70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

Input Timing Measurement Reference Level 1.5 V	Output Timing Measurement Reference Level 1.5 V
Input Pulse Levels	Output Load See Figure 1A
Input Rise/Fall Time	


READ CYCLE TIMING (See Notes 1 and 2)

Parrameter.	Syn	Symbol		-10		-12		
Parameter	Standard	Alternate	Min	Max	Min	Max	Units	Notes
Read Cycle Time	tavav	†RC	10		12	_	ns	3
Address Access Time	†AVQV	tAA	_	10	_	12	ns	
Enable Access Time	t _{ELQV}	tACS	_	10	_	12	ns	
Output Enable Access Time	tGLQV	†OE	_	5	_	6	ns	
Output Hold from Address Change	†AXQX	tон	3		3		ns	
Enable Low to Output Active	t _{ELQX}	tCLZ	3	T -	3	_	ns	4,5,6
Output Enable Low to Output Active	tGLQX	tOLZ	0	T	0	_	ns	4,5,6
Enable High to Output High-Z	†EHQZ	tCHZ	0	5	0	6	ns	4,5,6
Output Enable High to Output High-Z	tGHQZ	tOHZ	0	5	0	6	ns	4,5,6


NOTES: 1. W is high for read cycle.

- 2. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycles.
- 3. All read cycle timings are referenced from the last valid address to the first transitioning address.
- 4. At any given voltage and temperature, teHQZ max < teLQX min, and tGHQZ max < tGHQX min, both for a given device and from device to device.
- 5. Transition is measured \pm 200 mV from steady-state voltage with load of Figure 1B.
- 6. This parameter is sampled and not 100% tested.
 7. Device is continuously selected $(\overline{E} = V_{|L})$, $\overline{\underline{G}} = V_{|L}$).
- 8. Addresses valid prior to or coincident with E going low.

READ CYCLE 1 (See Note 7)



READ CYCLE 2 (See Note 8)



WRITE CYCLE 1 (W Controlled, See Notes 1 and 2)

Power-ster.	Syn	Symbol		-10		-12		Mana
Parameter	Standard	Alternate	Min	Max	Min Max		Units	Notes
Write Cycle Time	†AVAV	twc	10	_	12	_	ns	3
Address Setup Time	†AVWL	†AS	0	_	0		ns	
Address Valid to End of Write	tavwh	taw	6	_	7	_	ns	
Write Pulse Width	tWLWH	t _{WP}	7	_	8	_	ns	
Write Pulse Width, G High	tWLWH tWLEH	t _{WP}	6	_	7	_	ns	
Data Valid to End of Write	tDVWH	tDW	5	_	6		ns	
Data Hold Time	twhdx	t _{DH}	0	_	0	_	ns	
Write Low to Data High-Z	twLQZ	twz	0	5	0	6	ns	4,5,6
Write High to Output Active	twhqx	tow	4	_	4	-	ns	4,5,6
Write Recovery Time	twhax	twR	0	_	0	_	ns	

NOTES: 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.

- 2. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycles.
- 3. All write cycle timings are referenced from the last valid address to the first transitioning address.
- 4. Transition is measured \pm 200 mV from steady-state voltage with load of Figure 1B.
- 5. This parameter is sampled and not 100% tested.
- 6. At any given voltage and temperature, twi OZ max < twinty min both for a given device and from device to device.

WRITE CYCLE 2 (F Controlled See Notes 1 and 2)

	Syn	Symbol		-10		-12		
Parameter	Standard	Alternate	Min	Max	Min	Max	Units	Notes
Write Cycle Time	†AVAV	twc	10	_	12	_	ns	3
Address Setup Time	†AVEL	^t AS	0	_	0	_	ns	
Address Valid to End of Write	tAVEH	t _{AW}	7	_	8	-	ns	
Enable to End of Write	tELEH	tcw	7		8		ns	4,5
Enable to End of Write	tELWH	tcw	7	_	8	_	ns	4,5
Data Valid to End of Write	t _{DVEH}	tDW	5	_	6	_	ns	
Data Hold Time	t _{EHDX}	†DH	0	_	0		ns	
Write Recovery Time	tEHAX	twR	0	_	0		ns	

NOTES: 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.

- 2. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycles.
- 3. All write cycle timings are referenced from the last valid address to the first transitioning address.
- If E goes low coincident with or after W goes low, the output will remain in a high impedance condition.
 If E goes high coincident with or before W goes high, the output will remain in a high impedance condition.

AC TEST LOADS





Figure 1A

Figure 1B


TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.


WRITE CYCLE 1



WRITE CYCLE 2



ORDERING INFORMATION (Order by Full Part Number)



Full Part Number — MCM6726WJ10 MCM6726WJ10R2 MCM6726WJ12 MCM6726WJ12R2

MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Product Preview


1M × 1 Bit Fast Static Random Access Memory

The MCM6727 is a 1,048,576 bit static random access memory organized as 1,048,576 x 1 bits. This device is fabricated using high-performance silicon-gate BiCMOS technology. Static design eliminates the need for external clocks or timing stropes

This device meets JEDEC standards for functionality and revolutionary pinout, and is available in a 400-mil plastic small-outline J-leaded package.

- Single 5 V ±10% Power Supply
- Fully Static No Clock or Timing Strobes Necessary
- All Inputs and Outputs Are TTL Compatible
- Three State Outputs
- Fast Access Times: 10, 12 ns
- Center Power and I/O Pins for Reduced Noise

BLOCK DIAGRAM



MCM6727



PIN	ASSIGNI	MENT
А	1 •	28 A
ΑŪ	2	27 A
Α□	3	26 A
I A [4	25 A
Αď	5	24 A
€d	6	23 A
v _{cc} q	7	22 V _{SS}
V _{SS} [8	21 VCC
Dd	9	20 Q
wd	10	19 A
ΑC	11	18 A
A [12	17 A
ΑC	13	16 A
A [14	15 A
1		ات

PIN NAMES
A0-A19 Address Input E Chip Enable W Write Enable D Data Input Q Data Output VCC + 5 V Power Supply VSS Ground

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

TRUTH TABLE (X = Don't Care)

Ē	W	Mode	V _{CC} Current	Output	Cycle
Н	Х	Not Selected	ISB1, ISB2	High-Z	_
L	Н	Read	ICCA	D _{out}	Read Cycle
L	L	Write	ICCA	High-Z	Write Cycle

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to +7.0	V
Voltage Relative to V_{SS} for Any Pin Except V_{CC}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	V
Output Current	lout	± 30	mA
Power Dissipation	PD	1.0	W
Temperature Under Bias (T _A = 25°C)	T _{bias}	-10 to + 85	°C
Operating Temperature	TA	0 to +70	°C
Storage Temperature—Plastic	T _{stq}	- 55 to +125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the OPERATING CONDI-TIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits.

This BiCMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } +70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

Parameter	Symbol	Тур	Min	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	5.0	4.5	5.5	٧
Input High Voltage	VIH		2.2	V _{CC} + 0.3*	٧
Input Low Voltage	V _{IL}	_	- 0.5**	0.8	٧
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	llkg(l)		_	± 1.0	μА
Output Leakage Current ($\overline{E} = V_{IH}$, $V_{out} = 0$ to V_{CC})	llkg(O)		_	± 1.0	μΑ
Output Low Voltage (I _{OL} = + 8.0 mA)	V _{OL}		_	0.4	٧
Output High Voltage (I _{OH} = -4.0 mA)	Voн		2.4		٧

 $^{^*}V_{IH} \; (\text{max}) = V_{CC} + 0.3 \; V \; \text{dc; V}_{IH} \; (\text{max}) = V_{CC} + 2 \; V \; \text{ac (pulse width} \leq 20 \; \text{ns) for I} \leq 20.0 \; \text{mA.} \\ ^**V_{IL} \; (\text{min}) = -0.5 \; V \; \text{dc; V}_{IL} \; (\text{min}) = -2.0 \; V \; \text{ac (pulse width} \leq 20 \; \text{ns) for I} \leq 20.0 \; \text{mA.} \\ \end{aligned}$

DC CHARACTERISTICS

Parameter	Symbol	-10	-12	Unit
AC Active Supply Current (I _{out} = 0 mA) (V _{CC} = max, f = f _{max})	ICCA	155	145	mA
Active Quiescent Current (E = V _{IL} , V _{CC} = max, f = 0 MHz)	ICC2	80	80	mA
AC Standby Current ($\overline{E} = V_{IH}$, $V_{CC} = max$, $f = f_{max}$)	I _{SB1}	35	30	mA
CMOS Standby Current (V $_{CC}$ = max, f = 0 MHz, $\overline{E} \ge V_{CC} - 0.2 \text{ V}$, $V_{in} \le V_{SS} + 0.2 \text{ V}$, or $\ge V_{CC} - 0.2 \text{ V}$)	I _{SB2}	12	12	mA

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T_A = 25°C, Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Тур	Max	Unit
Address and Data Input Capacitance	Cin		6	pF
Control Pin Input Capacitance	C _{in}	_	6	pF
Output Capacitance	Cout		8	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to +70°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level 1.5 V	Output Timing Measurement Reference Level 1.5 V
Input Pulse Levels	Output Load See Figure 1A
Input Rise/Fall Time	

READ CYCLE TIMING (See Note 1)


	Syn	Symbol		-10		-12		Ι
Parameter	Standard	Alternate	Min	Max	Min	Max	Units	Notes
Read Cycle Time	†AVAV	†RC	10	_	12	_	ns	2
Address Access Time	tAVQV	tAA	_	10		12	ns	
Enable Access Time	tELQV	tACS	_	10	_	12	ns	
Output Hold from Address Change	tAXQX	tон	3	_	3	_	ns	
Enable Low to Output Active	tELQX	†CLZ	3	_	3	_	ns	3,4,5
Enable High to Output High-Z	tEHQZ	tCHZ	0	5	0	6	ns	3,4,5

NOTES: 1. W is high for read cycle.


- 2. All read cycle timings are referenced from the last valid address to the first transitioning address.
- 2. At any given voltage and temperature, t_{EHOZ} max < t_{ELOX} min, both for a given device and from device to device.
 4. Transition is measured ± 200 mV from steady-state voltage with load of Figure 1B.

- 5. This parameter is sampled and not 100% tested.
 6. Device is continuously selected (E = V_{IL}).
- 7. Addresses valid prior to or coincident with \overline{E} going low.

READ CYCLE 1 (See Note 6)



READ CYCLE 2 (See Note 7)



WRITE CYCLE 1 (W Controlled, See Note 1)

Parameter	Symbol		-10		-12		Units	Notes
Parameter	Standard	Alternate	Min	Max	Min	Max	Units	notes
Write Cycle Time	tAVAV	twc	10	_	12	_	ns	2
Address Setup Time	†AVWL	t _{AS}	0	_	0	_	ns	
Address Valid to End of Write	tavwh	t _{AW}	6	_	7	_	ns	
Write Pulse Width	tWLWH	tWP	6	_	7	_	ns	
	tWLEH	t _{WP}						
Data Valid to End of Write	tDVWH	t _{DW}	5		6	_	ns	
Data Hold Time	twhox	tDH	0	_	0		ns	
Write Low to Data High-Z	tWLQZ	twz	0	5	0	6	ns	3,4,5
Write High to Output Active	twHQX	tow	4	_	4	_	ns	3,4,5
Write Recovery Time	twhax	twR	0	_	0		ns	

- NOTES: 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
 - 2. All write cycle timings are referenced from the last valid address to the first transitioning address.
 - 3. Transition is measured \pm 200 mV from steady-state voltage with load of Figure 1B.
 - 4. This parameter is sampled and not 100% tested.
 - 5. At any given voltage and temperature, twLOZ max < twHOX min both for a given device and from device to device.

WRITE CYCLE 2 (E Controlled, See Note 1)

B	Syn	Symbol		-10		-12		
Parameter	Standard	Alternate	Min	Max	Min	Max	Units	Notes
Write Cycle Time	†AVAV	twc	10	_	12	_	ns	2
Address Setup Time	t _{AVEL}	t _{AS}	0	_	0		ns	
Address Valid to End of Write	†AVEH	t _{AW}	7	T -	8	_	ns	
Enable to End of Write	†ELEH	tcw	7	_	8	_	ns	3,4
Enable to End of Write	t _{ELWH}	tcw	7	T -	8		ns	3,4
Data Valid to End of Write	t _{DVEH}	t _{DW}	5	_	6	_	ns	
Data Hold Time	t _{EHDX}	t _{DH}	0		0	_	ns	
Write Recovery Time	†EHAX	twR	0	_	0	_	ns	

NOTES: 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.

- 2. All write cycle timings are referenced from the last valid address to the first transitioning address.
- 2. All files low coincident with or after W goes low, the output will remain in a high impedance condition.


 4. If E goes high coincident with or before W goes high, the output will remain in a high impedance condition.

AC TEST LOADS 480 Ω (INCLUDING SCOPE AND JIG) Figure 1A Figure 1B


TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.


WRITE CYCLE 1



WRITE CYCLE 2



ORDERING INFORMATION (Order by Full Part Number)



Full Part Number — MCM6727WJ10 MCM6727WJ10R2 MCM6727WJ12 MCM6727WJ12R2



Product Preview


256K × 4 Bit Fast Static Random Access Memory

The MCM6728 is a 1,048,576 bit static random access memory organized as 262,144 x 4 bits. This device is fabricated using high-performance silicon-gate BiCMOS technology. Static design eliminates the need for external clocks or timing strobes.

This device meets JEDEC standards for functionality and revolutionary pinout, and is available in a 400-mil plastic small-outline J-leaded package.


- Single 5 V ±10% Power Supply
- Fully Static No Clock or Timing Strobes Necessary
- All Inputs and Outputs Are TTL-Compatible
- · Three-State Outputs
- Fast Access Times: 10, 12 ns
- Center Power and I/O Pins for Reduced Noise

BLOCK DIAGRAM



MCM6728





This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

TRUTH TABLE (X = Don't Care)

Ē	W	Mode	V _{CC} Current	Output	Cycle
Н	Х	Not Selected	ISB1, ISB2	High-Z	_
L	Н	Read	ICCA	Dout	Read Cycle
L	L	Write	ICCA	High-Z	Write Cycle

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to +7.0	٧
Voltage Relative to V _{SS} for Any Pin Except V _{CC}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	٧
Output Current	lout	± 30	mA
Power Dissipation	PD	1.0	W
Temperature Under Bias (T _A = 25°C)	T _{bias}	-10 to + 85	°C
Operating Temperature	TA	0 to +70	°C
Storage Temperature—Plastic	T _{stg}	- 55 to +125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits.

This BiCMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_{\Delta} = 0 \text{ to } +70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

Parameter	Symbol	Тур	Min	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	5.0	4.5	5.5	٧
Input High Voltage	VIH	_	2.2	V _{CC} + 0.3*	٧
Input Low Voltage	V _{IL}		- 0.5**	0.8	٧
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	llkg(l)	_	_	±1.0	μΑ
Output Leakage Current (E = V _{IH} , V _{out} = 0 to V _{CC})	I _{lkg(O)}	_	_	±1.0	μΑ
Output Low Voltage (I _{OL} = + 8.0 mA)	V _{OL}	_	_	0.4	٧
Output High Voltage (I _{OH} = - 4.0 mA)	Voн		2.4	_	٧

 $^{^*}V_{IH}$ (max) = V_{CC} + 0.3 V dc; V_{IH} (max) = V_{CC} + 2 V ac (pulse width \leq 20 ns) for I \leq 20.0 mA.

DC CHARACTERISTICS

Parameter	Symbol	-10	-12	Unit
AC Active Supply Current (I _{out} = 0 mA) (V _{CC} = max, f = f _{max})	ICCA	165	155	mA
Active Quiescent Current ($\overline{E} = V_{IL}$, $V_{CC} = max$, $f = 0 MHz$)	I _{CC2}	90	90	mA
AC Standby Current ($\overline{E} = V_{IH}$, $V_{CC} = max$, $f = f_{max}$)	I _{SB1}	35	30	mA
CMOS Standby Current ($V_{CC} = max, f = 0 \text{ MHz}, \overline{E} \ge V_{CC} - 0.2 \text{ V}, V_{in} \le V_{SS} + 0.2 \text{ V}, or \ge V_{CC} - 0.2 \text{ V})$	I _{SB2}	12	12	mA

$\textbf{CAPACITANCE} \text{ (f = 1.0 MHz, dV = 3.0 V, T}_{\textbf{A}} = 25^{\circ}\text{C}, \text{ Periodically Sampled Rather Than 100\% Tested)}$

Parameter	Symbol	Тур	Max	Unit
Address and Data Input Capacitance	C _{in}	_	6	pF
Control Pin Input Capacitance	C _{in}	_	6	pF
Output Capacitance	Cout	_	8	pF

^{**} V_{IL} (min) = -0.5 V dc; V_{IL} (min) = -2.0 V ac (pulse width ≤ 20 ns) for $I \le 20.0$ mA.

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } +70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

Input Timing Measurement Reference Level 1.5 V	Output Timing Measurement Reference Level 1.5 V
Input Pulse Levels 0 to 3.0 V	Output Load See Figure 1A
Input Rise/Fall Time	

READ CYCLE TIMING (See Notes 1 and 2)


	Syn	Symbol		-10		-12		
Parameter	Standard	Alternate	Min	Max	Min	Max	Units	Notes
Read Cycle Time	t _{AVAV}	^t RC	10		12	_	ns	3
Address Access Time	tAVQV	t _{AA}	_	10		12	ns	
Enable Access Time	t _{ELQV}	tACS	_	10	-	12	ns	
Output Hold from Address Change	†AXQX	^t OH	3 ,	_	3	_	ns	
Enable Low to Output Active	tELQX	tCLZ	3		3		ns	4,5,6
Enable High to Output High-Z	t _{EHQZ}	tCHZ	0	5	0	6	ns	4,5,6

NOTES: 1. W is high for read cycle.


- 2. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycles.
- 3. All read cycle timings are referenced from the last valid address to the first transitioning address.
- A. At any given voltage and temperature, t_{EHOZ} max < t_{ELOX} min, both for a given device and from device to device.

 Transition is measured ± 200 mV from steady-state voltage with load of Figure 1B.
- 6. This parameter is sampled and not 100% tested.
- 7. Device is continuously selected ($\overline{E} = V_{IL}$).
- 8. Addresses valid prior to or coincident with \overline{E} going low.

READ CYCLE 1 (See Note 7)



READ CYCLE 2 (See Note 8)



WRITE CYCLE 1 (W Controlled, See Notes 1 and 2)

B	Syn	nbol	-10		-12		Units	Nessee
Parameter	Standard	Alternate	Min	Max	Min	Max	Units	Notes
Write Cycle Time	†AVAV	twc	10		12		ns	3
Address Setup Time	t _{AVWL}	t _{AS}	0	_	0	_	ns	
Address Valid to End of Write	t _{AVWH}	taw	6		7		ns	
Write Pulse Width	twLwH	twp	7	-	8	I –	ns	
	tWLEH	twp						
Data Valid to End of Write	tDVWH	t _{DW}	5	_	6	_	ns	
Data Hold Time	twhox	t _{DH}	0	_	0	_	ns	
Write Low to Data High-Z	twlqz	twz	0	5	0	6	ns	4,5,6
Write High to Output Active	tWHQX	tow	4		4	_	ns	4,5,6
Write Recovery Time	tWHAX	twR	0		0		ns	

- NOTES: 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
 - 2. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycles.
 - 3. All write cycle timings are referenced from the last valid address to the first transitioning address.
 - 4. Transition is measured ± 200 mV from steady-state voltage with load of Figure 1B.
 - 5. This parameter is sampled and not 100% tested.
 - 6. At any given voltage and temperature, twLOZ max < twHOX min both for a given device and from device to device.

WRITE CYCLE 2 (E Controlled, See Notes 1 and 2)

Parameter	Syn	Symbol		-10		-12		
	Standard	Alternate	Min	Max	Min	Max	Units	Notes
Write Cycle Time	tavav	twc	10	_	12	_	ns	3
Address Setup Time	t _{AVEL}	tAS	0	_	0	-	ns	
Address Valid to End of Write	tAVEH	tAW	7	_	8	_	ns	
Enable to End of Write	t _{ELEH}	tcw	7	_	8	_	ns	4,5
Enable to End of Write	tELWH	tcw	7	I -	8	_	ns	4,5
Data Valid to End of Write	t _{DVEH}	tDW	5	_	6	_	ns	
Data Hold Time	tEHDX	^t DH	0	T	0	_	ns	
Write Recovery Time	t _{EHAX}	twR	0		0		ns	

NOTES: 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.


- 2. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycles.
- 3. All write cycle timings are referenced from the last valid address to the first transitioning address.
- 4. If \overline{E} goes low coincident with or after \overline{W} goes low, the output will remain in a high-impedance condition.
- 5. If E goes high coincident with or before W goes high, the output will remain in a high-impedance condition.

OUTPUT $Z_0 = 50 \Omega$ $R_L = 50 \Omega$ $Z_0 = 50$


TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.


WRITE CYCLE 1



WRITE CYCLE 2



ORDERING INFORMATION (Order by Full Part Number)



Full Part Number — MCM6728WJ10 MCM6728WJ10R2 MCM6728WJ12 MCM6728WJ12R2

Product Preview

256K × 4 Bit Fast Static Random Access Memory


The MCM6729 is a 1,048,576 bit static random access memory organized as 262,144 x 4 bits. This device is fabricated using high-performance silicon-gate BiCMOS technology. Static design eliminates the need for external clocks or timing strobes.

Output enable (\overline{G}) is a special control feature that provides increased system flexibility and eliminates bus contention problems.

This device meets JEDEC standards for functionality and revolutionary pinout, and is available in a 400-mil plastic small-outline J-leaded package.

- Single 5 V ±10% Power Supply
- Fully Static No Clock or Timing Strobes Necessary
- · All Inputs and Outputs Are TTL-Compatible
- · Three-State Outputs
- Fast Access Times: 10, 12 ns
- Center Power and I/O Pins for Reduced Noise

BLOCK DIAGRAM



MCM6729



PIN	ASSIGN	ME	NT
NC [1 •	32) A
Α[2	31	Þ A
Α	3	30	þ A
ΑC	4	29	ÞΑ
A [5	28	þΑ
Ē	6	27	þ G
DQ0 [7	26	DQ3
v _{cc} [8	25	□ v _{SS}
V _{SS} [9	24	₽ vcc
DQ1	10	23	DQ2
₩₫	11	22	þ A
Α [12	21	ÞΑ
A [13	20	PΑ
Α [14	19	A
ΑC	15	18	ÞΑ
NC [16	17	р ис

PIN NAMES							
A0−A17 Address Input Ē Chip Enable ₩ Write Enable Ğ Output Enable DQ0−DQ3 Data Input/Output VCC + 5 V Power Supply VSS Ground NC No Connection							

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

TRUTH TABLE (X = Don't Care)

Ē	G	W	Mode	V _{CC} Current	Output	Cycle
Н	Х	Х	Not Selected	I _{SB1} , I _{SB2}	High-Z	. —
L	Н	Ξ	Output Disabled	ICCA	High-Z	
L	L	Н	Read	ICCA	D _{out}	Read Cycle
L	Х	L	Write	ICCA	High-Z	Write Cycle

ABSOLUTE MAXIMUM RATINGS (See Note)

	,		
Rating	Symbol	Value	Unit
Power Supply Voltage	V _{CC}	- 0.5 to + 7.0	٧
Voltage Relative to V_{SS} for Any Pin Except V_{CC}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	٧
Output Current	l _{out}	± 30	mA
Power Dissipation	PD	1.2	W
Temperature Under Bias (T _A = 25°C)	T _{bias}	-10 to + 85	°C
Operating Temperature	TA	0 to +70	°C
Storage Temperature—Plastic	T _{stq}	- 55 to +125	ů

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the OPERATING CONDI-TIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits.

This BiCMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } +70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

Parameter	Symbol	Тур	Min	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	5.0	4.5	5.5	٧
Input High Voltage	VIH	_	2.2	V _{CC} + 0.3*	٧
Input Low Voltage	V _{IL}	_	- 0.5**	0.8	٧
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	l _{lkg(l)}		_	±1.0	μА
Output Leakage Current ($\overline{E} = V_{IH}, V_{out} = 0 \text{ to } V_{CC}$)	llkg(O)	_	_	±1.0	μА
Output Low Voltage (I _{OL} = + 8.0 mA)	V _{OL}		_	0.4	٧
Output High Voltage (I _{OH} = - 4.0 mA)	V _{OH}		2.4		٧

 $[\]label{eq:vc} ^*V_{IH}~(max) = V_{CC} + 0.3~V~dc; V_{IH}~(max) = V_{CC} + 2~V~ac~(pulse~width \le 20~ns)~for~I \le 20.0~mA. \\ ^**V_{IL}~(min) = -0.5~V~dc; V_{IL}~(min) = -2.0~V~ac~(pulse~width \le 20~ns)~for~I \le 20.0~mA. \\$

DC CHARACTERISTICS

Parameter	Symbol	-10	-12	Unit
AC Active Supply Current (I _{out} = 0 mA) (V _{CC} = max, f = f _{max})	ICCA	165	155	mA
Active Quiescent Current (E = V _{IL} , V _{CC} = max, f = 0 MHz)	I _{CC2}	90	90	mA
AC Standby Current ($\overline{E} = V_{IH}, V_{CC} = \text{max}, f = f_{\text{max}}$)	I _{SB1}	35	30	mA
CMOS Standby Current (V_{CC} = max, f = 0 MHz, $\overline{E} \ge V_{CC} - 0.2 \text{ V}$, $V_{in} \le V_{SS} + 0.2 \text{ V}$, or $\ge V_{CC} - 0.2 \text{ V}$)	I _{SB2}	12	12	mA

$\textbf{CAPACITANCE} \text{ (f = 1.0 MHz, dV = 3.0 V, } T_{\c A} = 25^{\circ}\text{C}, \text{ Periodically Sampled Rather Than 100\% Tested)}$

Parameter	Symbol	Тур	Max	Unit
Address and Data Input Capacitance	C _{in}		6	pF
Control Pin Input Capacitance	C _{in}		6	pF
Output Capacitance	C _{out}	_	8	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to +70°C, Unless Otherwise Noted)


Input Timing Measurement Reference Level 1.5 V	Output Timing Measurement Reference Level 1.5 V
Input Pulse Levels	Output Load See Figure 1A
Input Rise/Fall Time	·

READ CYCLE TIMING (See Notes 1 and 2)


D	Syn	Symbol		-10		-12		
Parameter	Standard	Alternate	Min	Max	Min	Max	Units	Notes
Read Cycle Time	†AVAV	tRC	10	_	12	_	ns	3
Address Access Time	†AVQV	t _{AA}	_	10		12	ns	
Enable Access Time	†ELQV	†ACS	_	10	_	12	ns	
Output Enable Access Time	t _{GLQV}	^t OE	_	5	_	6	ns	
Output Hold from Address Change	†AXQX	^t OH	3	_	3	_	ns	
Enable Low to Output Active	†ELQX	tCLZ	3	_	3	_	ns	4,5,6
Output Enable Low to Output Active	†GLQX	tOLZ	0	_	0	_	ns	4,5,6
Enable High to Output High-Z	†EHQZ	tCHZ	0	5	0	6	ns	4,5,6
Output Enable High to Output High-Z	tGHQZ	tOHZ	0	5	0	6	ns	4,5,6

- NOTES: 1. W is high for read cycle.
 - 2. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycles.
 - 3. All read cycle timings are referenced from the last valid address to the first transitioning address.
 - 4. At any given voltage and temperature, t_{EHQZ} max < t_{ELQX} min, and t_{GHQZ} max < t_{GHQX} min, both for a given device and from device to device.
 - 5. Transition is measured \pm 200 mV from steady-state voltage with load of Figure 1B.
 - 6. This parameter is sampled and not 100% tested.
 - 7. Device is continuously selected ($\overline{E} = V_{IL}$, $\overline{G} = V_{IL}$).
 - 8. Addresses valid prior to or coincident with E going low.

READ CYCLE 1 (See Note 7)



READ CYCLE 2 (See Note 8)



WRITE CYCLE 1 (W Controlled, See Notes 1 and 2)

Davamatav	Syn	nbol	-	-10		-12		
Parameter	Standard	Alternate	Min	Max	Min	Max	Units	Notes
Write Cycle Time	t _{AVAV}	twc	10	_	12	_	ns	3
Address Setup Time	†AVWL	tAS	0	_	0	_	ns	
Address Valid to End of Write	tAVWH	t _{AW}	6		7		ns	
Write Pulse Width	twlwh twleh	t _{WP}	7		8	_	ns	
Write Pulse Width, G High	twlwh twleh	t _{WP}	6	_	7		ns	
Data Valid to End of Write	t _{DVWH}	tDW	5	_	6	_	ns	
Data Hold Time	twhdx	t _{DH}	0	_	0	_	ns	
Write Low to Data High-Z	twlqz	twz	0	5	0	6	ns	4,5,6
Write High to Output Active	twhqx	tow	4	_	4	_	ns	4,5,6
Write Recovery Time	twhax	twR	0		0	_	ns	

NOTES: 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.

- 2. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycles.
- 3. All write cycle timings are referenced from the last valid address to the first transitioning address.
- 4. Transition is measured \pm 200 mV from steady-state voltage with load of Figure 1B.
- 5. This parameter is sampled and not 100% tested.
- 6. At any given voltage and temperature, twLQZ max < twHQX min both for a given device and from device to device.

WRITE CYCLE 2 (E Controlled, See Notes 1 and 2)

Davide de la constante de la c	Symbol		-10		-12		11-14-	Notes
Parameter	Standard Alternat		Min Max		Min Max		Units	
Write Cycle Time	tAVAV	twc	10	_	12		ns	3
Address Setup Time	†AVEL	t _{AS}	0		0		ns	
Address Valid to End of Write	tAVEH	t _{AW}	7	_	8	_	ns	
Enable to End of Write	tELEH	tcw	7	_	8	_	ns	4,5
Enable to End of Write	tELWH	tcw	7	_	8	_	ns	4,5
Data Valid to End of Write	tDVEH	t _{DW}	5	_	6	_	ns	
Data Hold Time	tEHDX	^t DH	0	_	0	_	ns	
Write Recovery Time	tEHAX	twR	0		0		ns	

NOTES: 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.

- 2. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycles.
- 3. All write cycle timings are referenced from the last valid address to the first transitioning address.
- 4. If E goes low coincident with or after W goes low, the output will remain in a high-impedance condition.
- 5. If \overline{E} goes high coincident with or before \overline{W} goes high, the output will remain in a high-impedance condition.

AC TEST LOADS





Figure 1A

Figure 1B


TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.


WRITE CYCLE 1



WRITE CYCLE 2



ORDERING INFORMATION (Order by Full Part Number)



Full Part Number — MCM6729WJ10 MCM6729WJ10R2 MCM6729WJ12 MCM6729WJ12R2

MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Product Preview

8K × 20 Bit Fast Static RAM


The MCM62820 is a 163,840 bit static random access memory organized as 8,192 words of 20 bits, fabricated using Motorola's high-performance silicon-gate CMOS technology. The device integrates an 8K x 20 SRAM core with address and chip enable input latches, multiple chip enable inputs, and an output enable input.

The availability of output enable $(\overline{\mathbf{G}})$ and multiple chip enable $(\overline{\mathbf{E}}1$ and E2) inputs provide for greater system flexibility when multiple devices are used. With either chip enable input negated, the device will enter standby mode, useful in low power applications. All address (A0-A12) and chip enable $(\overline{\mathbf{E}}1,\mathbf{E}2)$ inputs propagate through level-sensitive on-chip latching controlled by LE. This feature alleviates the need for external address and chip enable latching. This device was designed specifically to operate as cache memory with the R3000 RISC Microprocessor (see Figure 2), but it will also be very adaptable wherever wide and fast SRAMs are needed.


The MCM62820 will be available in a 52-pin plastic-leaded chip-carrier. Multiple power and ground pins have been utilized to minimize effects induced by output noise.

- Single 5 V ± 10% Power Supply
- Fast Access and Cycle Times: 23/30 ns Max
- Fully Static Read and Write Operations
- Equal Address and Chip Enable Access Times
- On Chip Address and Chip Enable Latches
- Active High and Active Low Chip Enable Inputs
- Output Enable Controlled Three-State Outputs
- High Board Density PLCC Package
- Low Power Standby Mode
- Fully TTL-Compatible


MCM62820



PIN ASSIGNMENT



BLOCK DIAGRAM



PIN NAMES						
A0-A12 Address Inputs						
LE Latch Enable						
W Write Enable						
E1, E2 Chip Enable						
G Output Enable						
DQ0-DQ19 Data Input/Output						
V _{CC} + 5 V Power Supply						
VSS Ground						
NC No Connection						

For proper operation of the device, all V_{SS} pins must be connected to ground.

This document contains information on a project under development. Motorola reserves the right to change or discontinue this product without notice.

TRUTH TABLE

E1	E2	G	W	LE	Mode	Supply Current	I/O Status
Н	Х	Х	Х	Х	Not Selected	ISB	High-Z
Х	L	Х	Х	Х	Not Selected	ISB	High-Z
L	Н	Н	Н	Х	Output Disabled	lcc	High-Z
L	Н	L	Н	Н	Read with Transparent Inputs	lcc	Data Out
L	Н	L	Н	L	Read with Latched Inputs	lcc	Data Out
L	Н	Х	L	Н	Write with Transparent Inputs	lcc	Data In
L	Н	Х	L	L	Write with Latched Inputs	lcc	Data In

NOTE: X means don't care. Inputs A0–A12, E1, E2 are latched or transparent depending upon the state of latch enable (LE).

ABSOLUTE MAXIMUM RATINGS (Voltages referenced to Vog=0 V)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to + 7.0	V
Voltage Relative to V _{SS}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	٧
Output Current (per I/O)	lout	± 20	mA
Power Dissipation ($T_A = 70^{\circ}C$, $V_{CC} = 5 \text{ V}$, $t_{AVAV} = 23 \text{ ns}$)	PD	2.5	W
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperature	T _{stg}	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is assumed to be in a test socket or mounted on a printed circuit board with at least 300 LFPM of transverse air flow being maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to} + 70^{\circ}\text{C}, \text{Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS} = 0 V)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
Input High Voltage	VIH	2.2	3.0	V _{CC} + 0.3	٧
Input Low Voltage	V _{IL}	- 0.5*	0.0	0.8	٧

^{*} V_{IL} (min) = -3.0 V ac (pulse width \leq 20 ns)

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	l _{lkg(l)}	_	± 1.0	μΑ
Output Leakage Current $\overline{G} = V_{IH}$, $\overline{E1} = V_{IH}$, $E2 = V_{IL}$, $V_{out} = 0$ to V_{CC})	l _{lkg(O)}	_	± 1.0	μА
AC Supply Current (\overline{G} = V _{IH} , $\overline{E1}$ = V _{IL} , $E2$ = V _{IH} , All Inputs = V _{IL} = 0.0 V and V _{IH} \geq 3.0, lout = 0 mA) Cycle Time \geq 23 ns	ICCA	_	240	mA
Cycle Time ≥ 30 ns			185	
Standby Current (E1 = V _{IH} , E2 = V _{IL} , All Inputs = V _{IL} or V _{IH})	I _{SB1}		15.0	mA
CMOS Standby Current ($\overline{E1} \ge V_{CC} - 0.2 \text{ V}$, E2 $\le 0.2 \text{ V}$, All Inputs $\ge V_{CC} - 0.2 \text{ V}$ or $\le 0.2 \text{ V}$)	I _{SB2}		10.0	mA
Output Low Voltage (I _{OL} = + 8.0 mA)	VOL	_	0.4	V
Output High Voltage (I _{OH} = - 4.0 mA)	VOH	2.4	_	V

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, $T_A = 25^{\circ}C$, Periodically Sampled Rather Than 100% Tested)

Charact	eristic	Symbol	Тур	Max	Unit
Input Capacitance	All Pins Except DQ0-DQ19	C _{in}	4	6	pF
Input/Output Capacitance	DQ0-DQ19	C _{I/O}	6	8	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

 Input Timing Measurement Reference Level
 1.5 V

 Input Pulse Levels
 0 to 3.0 V

 Input Rise/Fall Time
 3 ns

READ CYCLE TIMING (See Notes 1, 2, 3)

			lodn	MCM62	MCM62820-23		820-30		
Parameter		Standard	Alternate	Min	Max	Min	Max	Unit	Notes
Read Cycle Time		tAVAV	tRC	23	_	30	_	ns	
Address Access Time		†AVQV	tAA	_	23	_	30	ns	
Chip Enable to Output Valid		tE1LQV tE2HQV	^t AC1	_	23	_	30	ns	4
Latch Enable High to Output Valid		tLEHQV		25	_	30	_	ns	
Output Enable to Output Valid		t _{GLQV}	^t OE	_	10	_	12	ns	
Output Active from Chip Enable		tE1LQX tE2HQX	tCLZ	2	_	2	_	ns	4, 5
Output Active from Output Enable		tGLQX	tOLZ	2	_	2		ns	5
Output Active from Latch Enable High		tLEHQX		2	_	2	_	ns	5
Output Hold from Address Change		tAXQX	^t OH	3	_	3	_	ns	
Setup Times For:	A E1 E2	tAVLEL tE1VLEL tE2VLEL	tAS tCS tCS	4	_	4	_	ns	4, 6
Hold Times for:	<u>A</u> E1 E2	tLELAX tLELE1X tLELE2X	tAH tCH tCH	3	_	3	_	ns	4, 6
Chip Enable High to Output High-Z		t _{E1HQZ} t _{E2LQZ}	tCHZ	0	9	0	10	ns	4, 5
Latch Enable High to Output High-Z		tLEHQZ	tCHZ	0	9	0	10	ns	5
Output Enable to Output High-Z		tGHQZ	tonz	0	8	0	10	ns	5

NOTES:

- ES: A read cycle is defined by \overline{W} high. All read cycle is defined by \overline{W} high. All read cycle timings are referenced from the last <u>valid</u> address to the first transitioning address. Addresses must be valid prior to or coincident with E1 going low or E2 going high. E1 in the timing diagrams represents both E1 and E2 with E1 asserted low and E2 asserted high.
- Transition is measured ± 500 mV from steady-state voltage with load of Figure 1 B. This parameter is sampled and not 100% tested. At any given voltage and temperature, tE1HQZ max is less than tE1LQX min, tE2LQZ max is less than tE2HQX min and tGHQZ max is less than tGLQX min for a given device and from device to device.

 These inputs are latched and must meet the required setup and hold times for **ALL** latch enable 5.
- 6. (LE) low transitions.

READ CYCLE ^tavav tAXQX-A (ADDRESS) A0 A1 ^t AVLEL ^t LELAX t LEHQZ LE (LATCH ENABLE) ^tLEHQV t_{E1VLEL} ^tE1HQZ tLELE1X **tLEHQX** E1LQV E1 (CHIP ENABLE) t AVQV ^tE1LQX ^tGLQV G (OUTPUT ENABLE) t GHQZ+ ^tGLQX HIGH-Z Q1 Q (DATA OUT) Q0

WRITE CYCLE TIMING, Write Enable Initiated (See Note 1)


		Syn	nbol	MCM62	2820-23	MCM62	820-30		
Parameter		Standard	Alternate	Min	Max	Min	Max	Unit	Notes
Write Cycle Time		tAVAV	twc	23	_	30	_	ns	
Address Setup Time		†AVWL	t _{AS}	0	_	0	_	ns	2
Address Valid to End of Write		t _{AVWH}	t _{AW}	20	_	25	_	ns	
Write Pulse Width		twLwH	twp	15	I –	18	_	ns	3
Write Enable to Chip Enable Disable		tWLE1H tWLE2L	tCW	15	_	18	_	ns	4
Chip Enable to End of Write		t _{E1LWH}	tCW	15	_	18	_	ns	3, 4, 5
Data Valid to End of Write		tDVWH	tDW	7	_	10	_	ns	
Data Hold Time		twHDX	^t DH	0	_	0	_	ns	6
Write Recovery Time		twhax	twR	0	_	0		ns	2
Setup Times for:	<u>A</u> E1 E2	†AVLEL †E1VLEL †E2VLEL	tAS tCS tCS	4		4	_	ns	4, 5
LE Hold to End of Write		tWHLEH	t _{LEH}	-2		-2	_	ns	
Hold Times for:	_A E1 E2	†LELAX †LELE1X †LELE2X	tAH tCH tCH	3		3	_	ns	4, 5
Write Low to Output High-Z		twLQZ	twHZ	0	9	0	10	ns	7
Write High to Output Low-Z		twhqx	twLZ	2	I –	2	_	ns	7

- 2. 3.
- TES:
 A write cycle starts at the latest transition of \$\overline{E1}\$ low, \$\overline{W}\$ low, or \$E2\$ high. A write cycle ends at the earliest transition of an \$\overline{E1}\$ high \$\overline{W}\$ high, or \$E2\$ low.

 Write must be high for all address transitions.

 If \$\overline{W}\$ goes low coincident with or prior to \$\overline{E1}\$ low or \$\overline{E2}\$ high the outputs will remain in a high-impedance state.

 E1 in the timing diagrams represents both \$\overline{E1}\$ and \$\overline{E2}\$ with \$\overline{E1}\$ asserted low and \$\overline{E2}\$ asserted high. These inputs are latched and must meet the required setup and hold times for \$ALL\$ latch enable (I \$\overline{E1}\$) low transitions.
- During this time the output pins may be in the output state. Signals of opposite phase must not be applied to the outputs at this time.
- Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B. This parameter is sampled and not 100% tested. At any given voltage and temperature, te1HQZ max is less than te1LQX min, te2LQZ max is less than te2HQX min and te4LQX min tested and from device to device.




WRITE CYCLE TIMING, Chip Enable Initiated (See Notes 1 and 2)


		Sym	nbol	MCM62	820–23	MCM62	820-30		
Parameter	Star	ndard	Alternate	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tA	VAV	twc	23	_	30	_	ns	
Address Setup Time	t _{AV}	E1L E2H	^t AS	,0	_	0	-	ns	
Address Valid to End of Write	t _{AV}	E1H E2L	t _{AW}	20	_	25	_	ns	
Data Valid to End of Write	t _{DV}	/E1H /E2L	tDW	7		10	_	ns	
Chip Enable to End of Write	tE11	LE1H HE2L	tcw	15	_	18	_	ns	3
Data Hold Time	t _{E1}	HDX LDX	[‡] DH	0	_	0	_	ns	4
Write Recovery Time	t _{E1}	HAX LAX	twR	0		0	_	ns	
LE Hold to End of Write	tE1H tE2H	HLEH LLEH	[†] E1HLEH [†] E2LLEH	-2	_	-2	_	ns	
Setup Times for:	1 tE1	/LEL VLEL VLEL	tas tcs tcs	4		4	_	ns	5
Hold Times for:	1 tLEI	LAX LE1X LE2X	t _{AH} tCH tCH	3	_	3	_	ns	5

NOTES:

- 4.
- TES:
 A write cycle starts at the latest transition of E1 low, W low, or E2 high. A write cycle ends at the earliest transition of an E1 high, W high, or E2 low.
 E1 in the timing diagrams represents both E1 and E2 with E1 asserted low and E2 asserted high. If W goes low coincident with or prior to E1 low or E2 high the outputs will remain in a high-impedance state.
 During this time the output pins may be in the output state. Signals of opposite phase must not be applied to the outputs at this time.
 These inputs are latched and must meet the required setup and hold times for *ALL* latch enable (1 E) low transitions. (LE) low transitions.

CHIP ENABLE INITIATED WRITE CYCLE









Figure 2. R3000 Application Example with 64K Byte Segregated Instruction/Data Cache Using Six Motorola MCM62820 Latched SRAMs

ORDERING INFORMATION (Order by Full Part Number)



MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Product Preview 8K × 20 Bit Fast Static RAM

The MCM62820A is a 163,840 bit static random access memory organized as 8,192 words of 20 bits, fabricated using Motorola's high-performance silicon-gate CMOS technology. The device integrates an 8K x 20 SRAM core with address and chip enable input latches, multiple chip enable inputs, and an output enable input.

The availability of output enable (\overline{G}) and multiple chip enable $(\overline{E1}$ and E2) inputs provide for greater system flexibility when multiple devices are used. With either chip enable input negated, the device will enter standby mode, useful in low power applications. All address (A0–A12) and chip enable $(\overline{E1}, E2)$ inputs propagate through level-sensitive on-chip latching controlled by LE. This feature alleviates the need for external address and chip enable latching. This device was designed specifically to operate as cache memory with the R3000 RISC Microprocessor (see Figure 2), but it will also be very adaptable wherever wide and fast SRAMs are needed.


The MCM62820A will be available in a 52-pin plastic-leaded chip carrier. Multiple power and ground pins have been utilized to minimize effects induced by output noise.

- Single 5 V ± 10% Power Supply
- Fast Access and Cycle Times: 17/23 ns Max
- Fully Static Read and Write Operations
- · Equal Address and Chip Enable Access Times
- · On Chip Address and Chip Enable Latches
- Active High and Active Low Chip Enable Inputs
- Output Enable Controlled Three-State Outputs
- · High Board Density PLCC Package
- Low Power Standby Mode
- Fully TTL-Compatible


MCM62820A



PIN ASSIGNMENT



BLOCK DIAGRAM



PIN NAMES								
A0-A12 Address Inputs LE Latch Enable W Write Enable E1, E2 Chip Enable G Output Enable DQ0-DQ19 Data Input/Output VCC + 5 V Power Supply VSS Ground NC No Connection								

For proper operation of the device, all VSS pins must be connected to ground.

This document contains information on a project under development. Motorola reserves the right to change or discontinue this product without notice.

TRUTH TABLE

E1	E2	G	W	LE	Mode	Supply Current	I/O Status
Н	Х	Х	Х	Х	Not Selected	^I SB	High-Z
X	L	Х	Х	Х	Not Selected	ISB	High-Z
L	Н	Н	Н	Х	Output Disabled	lcc	High-Z
L	Н	L	Н	Н	Read with Transparent Inputs	lcc	Data Out
L	Н	L	Н	L	Read with Latched Inputs	lcc	Data Out
L	Н	Х	L	Н	Write with Transparent Inputs	lcc	Data In
L	Н	Х	L	L	Write with Latched Inputs	lcc	Data In

NOTE: X means don't care. Inputs A0–A12, E1, E2 are latched or transparent depending upon the state of latch enable (LE).

ABSOLUTE MAXIMUM RATINGS (Voltages referenced to VSS = 0 V)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to + 7.0	V
Voltage Relative to V _{SS}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	V
Output Current (per I/O)	lout	± 20	mA
Power Dissipation (T _A = 70°C, V _{CC} = 5 V, t _{AVAV} = 23 ns)	PD	2.5	W
Temperature Under Bias	T _{bias}	10 to + 85	°C
Operating Temperature	TA	0 to +70	°C
Storage Temperature	T _{stg}	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is assumed to be in a test socket or mounted on a printed circuit board with at least 300 LFPM of transverse air flow being maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to +70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to $V_{SS} = 0 \text{ V}$)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
Input High Voltage	٧ _{IH}	2.2	3.0	V _{CC} +0.3	٧
Input Low Voltage	V _{IL}	- 0.5*	0.0	0.8	٧

^{*}V_{IL} (min) ≈ -3.0 V ac (pulse width ≤ 20 ns)

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	l _{lkg(l)}	_	± 1.0	μA
Output Leakage Current $(\overline{G} = V_{IH}, \overline{E1} = V_{IH}, E2 = V_{IL}, V_{out} = 0 \text{ to } V_{CC})$	lkg(O)	_	± 1.0	μА
AC Supply Current ($\overline{G} = V_{IH}$, $\overline{E1} = V_{IL}$, $E2 = V_{IH}$, All Inputs = $V_{IL} = 0.0 \text{ V}$ and $V_{IH} \ge 3.0$,	ICCA			mA
l _{out} = 0 mA) Cycle Time≥17 ns Cycle Time≥23 ns		=	280 240	
Standby Current (E1 = V _{IH} or E2 = V _{IL} , All Inputs = V _{IL} or V _{IH})	I _{SB1}	_	15.0	mA
CMOS Standby Current ($\overline{E1} \ge V_{CC} - 0.2 \text{ V}$, E2 $\le 0.2 \text{ V}$, All Inputs $\ge V_{CC} - 0.2 \text{ V}$ or $\le 0.2 \text{ V}$)	I _{SB2}	-	10.0	mA
Output Low Voltage (I _{OL} = + 8.0 mA)	VOL	_	0.4	٧
Output High Voltage (I _{OH} = ~ 4.0 mA)	Voн	2.4	_	٧

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T_A = 25°C, Periodically Sampled Rather Than 100% Tested)

	Characteristic	Symbol	Тур	Max	Unit
Input Capacitance	All Pins Except DQ0-DQ19	C _{in}	4	6	pF
Input/Output Capacitance	DQ0-DQ19	C _{I/O}	6	8	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level 1.5 V	Output Measurement Reference Level 1.5 V
Input Pulse Levels	Output Load See Figure 1A Unless Otherwise Noted
Input Rise/Fall Time 3 ns	· -


READ CYCLE TIMING (See Notes 1, 2, 3)

			nbol	MCM628	320A-17	MCM62820A-23			
Parameter		Standard	Alternate	Min	Max	Min	Max	Unit	Notes
Read Cycle Time		tavav	tRC	17	_	23	_	ns	
Address Access Time		tAVQV	tAA	_	17	_	23	ns	
Chip Enable to Output Valid		t _{E1LQV} t _{E2HQV}	tAC1	_	17	_	23	ns	4
Latch Enable High to Output Valid		tLEHQV		17	_	25	_	ns	
Output Enable to Output Valid		†GLQV	^t OE	I —	6	_	10	ns	
Output Active from Chip Enable		tE1LQX tE2HQX	tCLZ	2	_	2	_	ns	4, 5
Output Active from Output Enable		tGLQX	tOLZ	2	_	2	_	ns	5
Output Active from Latch Enable High		tLEHQX		2	_	2	-	ns	5
Output Hold from Address Change		tAXQX	tон	3	_	3	_	ns	
Setup Times For:	<u>A</u> E1 E2	[†] AVLEL [†] E1VLEL [†] E2VLEL	tAS tCS tCS	3	_	4		ns	4, 6
Hold Times for:	<u>A</u> E1 E2	LELAX LELE1X LELE2X	tAH tCH tCH	2	_	3		ns	4, 6
Chip Enable High to Output High-Z		tE1HQZ tE2LQZ	tCHZ	0	9	0	9	ns	4, 5
Latch Enable High to Output High-Z		t _{LEHQZ}	t _{CHZ}	0	9	0	9	ns	5
Output Enable to Output High-Z		t _{GHQZ}	^t OHZ	0	6	0	8	ns	5

NOTES:

- 1. A read cycle is defined by W high.
- 2. All read cycle timings are referenced from the last valid address to the first transitioning address.
- 3. Addresses must be valid prior to or coincident with $\overline{E1}$ going low or E2 going high.
- 4. E1 in the timing diagrams represents both E1 and E2 with E1 asserted low and E2 asserted high.
- Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B. This parameter is sampled and not 100% tested. At any
 given voltage and temperature, tE1HQZ max is less than tE1LQX min, tE2LQZ max is less than tE2HQX min and tGHQZ max is less than
 tGLQX min for a given device and from device to device.
- 6. These inputs are latched and must meet the required setup and hold times for **ALL** latch enable (LE) low transitions.

READ CYCLE




WRITE CYCLE TIMING, Write Enable Initiated (See Note 1)

		Syn	lodr	MCM62	320A-17	MCM62	320A-23		
Parameter		Standard	Alternate	Min	Max	Min	Max	Unit	Notes
Write Cycle Time		tavav	twc	17	_	23	_	ns	
Address Setup Time		tAVWL	t _{AS}	0	_	0	_	ns	2
Address Valid to End of Write		tAVWH	t _{AW}	13	_	20	_	ns	
Write Pulse Width		twLwH	twp	13	_	15	_	ns	3
Write Enable to Chip Enable Disable		tWLE1H tWLE2L	tCW	13	_	15	_	ns	4
Chip Enable to End of Write		t _{E1LWH}	tCW	13	_	15		ns	3, 4, 5
Data Valid to End of Write		tDVWH	t _{DW}	6	_	7	_	ns	
Data Hold Time		twHDX	t _{DH}	0	_	0		ns	6
Write Recovery Time		twhax	twR	0	_	0	_	ns	2
Setup Times for:	<u>A</u> E1 E2	[†] AVLEL [†] E1VLEL [†] E2VLEL	tAS tCS tCS	3	_	4		ns	4, 5
LE Hold to End of Write		tWHLEH	t _{LEH}	-2		-2	_	ns	
Hold Times for:	A E1 E2	†LELAX †LELE1X †LELE2X	tAH tCH tCH	2	_	3	_	ns	4, 5
Write Low to Output High Z		twLQZ	†WHZ	0	9	0	9	ns	7
Write High to Output Low Z		twhqx	twLZ	2	_	2	_	ns	7

NOTES:

- 1. A write cycle starts at the latest transition of $\overline{E1}$ low, \overline{W} low, or E2 high. A write cycle ends at the earliest transition of an $\overline{E1}$ high \overline{W} high, or E2 low.
- 2. Write must be high for all address transitions.
- 3. If \overline{W} goes low coincident with or prior to $\overline{E1}$ low or E2 high the outputs will remain in a high-impedance state.
- 4. E1 in the timing diagrams represents both E1 and E2 with E1 asserted low and E2 asserted high.
- 5. These inputs are latched and must meet the required setup and hold times for ALL latch enable (LE) low transitions.
- 6. During this time the output pins may be in the output state. Signals of opposite phase must not be applied to the outputs at this time.
- Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B. This parameter is sampled and not 100% tested. At any
 given voltage and temperature, t_{E1HQZ} max is less than t_{E1LQX} min, t_{E2LQZ} max is less than t_{E2HQX} min and t_{GHQX} max is less than
 t_{GLQX} min for a given device and from device to device.



MOTOROLA MEMORY DATA


WRITE CYCLE TIMING, Chip Enable Initiated (See Notes 1 and 2)

	Syn	Symbol		MCM62820A-17 MCM62820A-23				[
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tAVAV	twc	17	_	23	_	ns	
Address Setup Time	tAVE1L tAVE2H	t _{AS}	0	_	0	_	ns	
Address Valid to End of Write	^t AVE1H ^t AVE2L	t _{AW}	13		20		ns	
Data Valid to End of Write	[†] DVE1H [†] DVE2L	t _{DW}	6	_	7	_	ns	
Chip Enable to End of Write	tE1LE1H tE2HE2L	tcw	13	_	15	_	ns	3
Data Hold Time	tE1HDX tE2LDX	^t DH	0	_	0	_	ns	4
Write Recovery Time	tE1HAX tE2LAX	twR	. 0		0		ns	
LE Hold to End of Write	[†] E1HLEH [†] E2LLEH	tE1HLEH tE2LLEH	-2	_	-2	_	ns	
Setup Times for: A E1 E2	[†] AVLEL [†] E1VLEL [†] E2VLEL	tAS tCS tCS	3		4	_	ns	5
Hold Times for: A E1 E2	tLELAX tLELE1X tLELE2X	tAH tCH tCH	2	_	3	_	ns	5

NOTES:

- 1. A write cycle starts at the latest transition of $\overline{\text{E1}}$ low, $\overline{\text{W}}$ low, or E2 high. A write cycle ends at the earliest transition of an $\overline{\text{E1}}$ high, $\overline{\text{W}}$ high, or E2 low.
- 2. $\overline{E1}$ in the timing diagrams represents both $\overline{E1}$ and E2 with $\overline{E1}$ asserted low and E2 asserted high.
- 3. If \overline{W} goes low coincident with or prior to $\overline{E1}$ low or E2 high the outputs will remain in a high-impedance state.
- 4. During this time the I/O pins may be in the output state. Signals of opposite phase must not be applied to the I/Os at this time.
- 5. These inputs are latched and must meet the required setup and hold times for ALL latch enable (LE) low transitions.

CHIP ENABLE INITIATED WRITE CYCLE






Figure 1A

Figure 1B





Figure 2. R3000 Application Example with 64K Byte Segregated Instruction/Data Cache Using Six Motorola MCM62820A Latched SRAMs

ORDERING INFORMATION (Order by Full Part Number)



Product Preview


256K \times 4 Bit Fast Static Random Access Memory

The MCM67282 is a 1,048,576 bit static random access memory organized as 262,144 x 4 bits. This device is fabricated using high-performance silicon-gate BiCMOS technology. Static design eliminates the need for external clocks or timing strobes.

This device meets JEDEC standards for functionality and revolutionary pinout, and is available in a 400-mil plastic small-outline J-leaded package.

- Single 5 V ±10% Power Supply
- Fully Static No Clock or Timing Strobes Necessary
- All Inputs and Outputs Are TTL-Compatible
- Three-State Outputs
- Fast Access Times: 10, 12 ns
- · Center Power and I/O Pins for Reduced Noise

BLOCK DIAGRAM



MCM67282



PIN ASSIGNMENT							
Α [1 •	32 A					
Α [2	31 A					
ΑC	3	30 A					
ΑC	4	29 A					
Ē	5	28 🛘 A					
D0 [6	27 D3					
Q0 [7	26 Q3					
V _{CC} [8	25 V _{SS}					
V _{SS} [9	24 VCC					
Q1 [10	23 Q2					
D1 [11 -	22 D2					
₩[12	21 A					
A [13	20 A					
ΑC	14	19 A					
ΑC	15	18 🛘 A					
A.C	16	17 A					

A0-A17	
E Chip Enable W Write Enable D0-D3 Data Input Q0-Q3 Data Output VCC + 5 V Power Supply	PIN NAMES
	E Chip Enable W Write Enable D0−D3 Data Input Q0−Q3 Data Output VCC + 5 V Power Supply

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

TRUTH TABLE (X = Don't Care)

Ē	W	Mode	V _{CC} Current	Output	Cycle
Н	X	Not Selected	I _{SB1} , I _{SB2}	High-Z	_
L	Н	Read	ICCA	D _{out}	Read Cycle
L	L	Write	ICCA	High-Z	Write Cycle

ABSOLUTE MAXIMUM RATINGS (See Note)

(
Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to +7.0	٧
Voltage Relative to V _{SS} for Any Pin Except V _{CC}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	٧
Output Current	lout	± 30	mA
Power Dissipation	PD	1.2	W
Temperature Under Bias (T _A = 25°C)	T _{bias}	-10 to + 85	°C
Operating Temperature	TA	0 to +70	°C
Storage Temperature—Plastic	T _{sta}	- 55 to +125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the OPERATING CONDI-TIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits.

This BiCMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } +70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

Parameter	Symbol	Тур	Min	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	5.0	4.5	5.5	٧
Input High Voltage	VIH		2.2	V _{CC} + 0.3*	٧
Input Low Voltage	VIL	_	- 0.5**	0.8	٧
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	lkg(I)		_	±1.0	μА
Output Leakage Current (E = V _{IH} , V _{out} = 0 to V _{CC})	I _{lkg(O)}	_	_	±1.0	μΑ
Output Low Voltage (I _{OL} = + 8.0 mA)	V _{OL}	_	-	0.4	٧
Output High Voltage (I _{OH} = - 4.0 mA)	Voн	_	2.4		٧

 $[\]label{eq:vcc} $^*V_{|H}$ (max) = V_{CC} + 0.3 \ V \ dc; V_{|H}$ (max) = V_{CC} + 2 \ V \ ac (pulse width \le 20 \ ns) \ for \ I \le 20.0 \ mA. \\ $^**V_{|L}$ (min) = <math>-0.5 \ V \ dc; V_{|L}$ (min) = <math>-2.0 \ V \ ac$ (pulse width $\le 20 \ ns) \ for \ I \le 20.0 \ mA. \\$

DC CHARACTERISTICS

Parameter	Symbol	-10	-12	Unit
AC Active Supply Current (I _{out} = 0 mA) (V _{CC} = max, f = f _{max})	ICCA	165	155	mA
Active Quiescent Current ($\overline{E} = V_{IL}$, $V_{CC} = max$, $f = 0$ MHz)	ICC2	90	90	mA
AC Standby Current (E = V _{IH} , V _{CC} = max, f = f _{max})	I _{SB1}	35	30	mA
CMOS Standby Current (V_{CC} = max, f = 0 MHz, $\overline{E} \ge V_{CC} - 0.2 \text{ V}$, $V_{in} \le V_{SS} + 0.2 \text{ V}$, or $\ge V_{CC} - 0.2 \text{ V}$)	I _{SB2}	12	12	mA

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, TA = 25°C, Periodically Sampled Rather Than 100% Tested)

Parameter		Тур	Max	Unit
Address and Data Input Capacitance	C _{in}		6	pF
Control Pin Input Capacitance	C _{in}	_	6	pF
Output Capacitance	Cout		8	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to +70°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level 1.5 V	Output Timing Measurement Reference Level 1.5 V
Input Pulse Levels	Output Load See Figure 1A
Input Bise/Fall Time 2 ns	


READ CYCLE TIMING (See Note 1)

Parameter	Syn	Symbol		-10		-12		
	Standard	Alternate	Min	Max	Min	Max	Units	Notes
Read Cycle Time	tavav	tRC	10	_	12	_	ns	2
Address Access Time	tAVQV	†AA		10	_	12	ns	
Enable Access Time	t _{ELQV}	tACS	_	10	_	12	ns	
Output Hold from Address Change	tAXQX	tОН	3	_	3	_	ns	
Enable Low to Output Active	t _{ELQX}	tCLZ	3	_	3	_	ns	3,4,5
Enable High to Output High-Z	tEHQZ	tCHZ	0	5	0	6	ns	3,4,5


NOTES: 1. W is high for read cycle.

- 2. All read cycle timings are referenced from the last valid address to the first transitioning address.
- 3. At any given voltage and temperature, t_{EHQZ} max < t_{ELQX} min, both for a given device and from device to device.
- 4. Transition is measured \pm 200 mV from steady-state voltage with load of Figure 1B.
- 5. This parameter is sampled and not 100% tested.
 6. Device is continuously selected (E = V_{IL}).
- 7. Addresses valid prior to or coincident with E going low.

READ CYCLE 1 (See Note 6)



READ CYCLE 2 (See Note 7)



WRITE CYCLE 1 (W Controlled, See Note 1)

Parameter	Syr	Symbol		-10		12	Unite	Notes
	Standard	Alternate	Min	Max	Min	Max	Units	Notes
Write Cycle Time	tavav	twc	10	_	12		ns	2
Address Setup Time	†AVWL	t _{AS}	0		0		ns	
Address Valid to End of Write	tavwh	taw	6	_	7	_	ns	
Write Pulse Width	twlwh	twp	6	-	7	_	ns	
	tWLEH	twp						
Data Valid to End of Write	tDVWH	t _{DW}	5		6		ns	
Data Hold Time	twhox	tDH	0		0		ns	
Write Low to Data High-Z	twlQZ	twz	0	5	0	6	ns	3,4,5
Write High to Output Active	twhqx	tow	4	_	4	_	ns	3,4,5
Write Recovery Time	twhax	twR	0	_	0		ns	

- NOTES: 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
 - 2. All write cycle timings are referenced from the last valid address to the first transitioning address.
 - 3. Transition is measured \pm 200 mV from steady-state voltage with load of Figure 1B.
 - 4. This parameter is sampled and not 100% tested.
 - 5. At any given voltage and temperature, twLQZ max < twHQX min both for a given device and from device to device.

WRITE CYCLE 2 (E Controlled, See Note 1)

Parameter	Syn	Symbol		-10		-12		
	Standard	Alternate	Min	Max	Min	Max	Units	Notes
Write Cycle Time	† _{AVAV}	twc	10		12	_	ns	2
Address Setup Time	†AVEL	†AS	0	_	0		ns	
Address Valid to End of Write	t _{AVEH}	tAW	7	_	8	_	ns	
Enable to End of Write	t _{ELEH}	tcw	7	T -	8	_	ns	3,4
Enable to End of Write	tELWH	tcw	7	_	8	_	ns	3,4
Data Valid to End of Write	t _{DVEH}	t _{DW}	5	T -	6	_	ns	
Data Hold Time	t _{EHDX}	t _{DH}	0	_	0	_	ns	
Write Recovery Time	t _{EHAX}	twn	0	_	0	_	ns	

NOTES: 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.

- 2. All write cycle timings are referenced from the last valid address to the first transitioning address.
- 3. If \overline{E} goes low coincident with or after \overline{W} goes low, the output will remain in a high-impedance condition.
- 4. If \overline{E} goes high coincident with or before $\overline{\overline{W}}$ goes high, the output will remain in a high-impedance condition.


OUTPUT $Z_0 = 50 \ \Omega$
Figure 1A

Figure 1B


TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.


WRITE CYCLE 1



WRITE CYCLE 2



ORDERING INFORMATION (Order by Full Part Number)



Full Part Number — MCM67282WJ10 MCM67282WJ12 MCM67282WJ10R2 MCM67282WJ12R2

CMOS Fast Static RAM Modules 6

6

Product Preview

64K x 32 Bit Static Random Access Memory Module

The MCM3264 is a 2M bit static random access memory module organized as 65,536 words of 32 bits. The module is a 64-lead zig-zag in-line module consisting of eight MCM6209 fast static RAMs packaged in 28 J-lead small outline package (SOJ) and mounted on a printed circuit board along with a decoupling capacitor for each FSRAM

The MCM6209 is a high-performance CMOS fast static RAM organized as 65,536 words of 4 bits, fabricated using high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides for greater reliability.

The MCM3264 is equipped with output enable (\overline{G}) and four separate byte enable $(\overline{E1} - \overline{E4})$ inputs, allowing for greater system flexibility. The \overline{G} input, when high, will force the outputs to high impedance. \overline{Ex} high will do the same for byte x.

PD0 and PD1 are reserved for density expansion. PD0 is open and PD1 is connected to ground internally on the module. These pins can be used to identify the density of the memory module.

- Single 5 V ±10% Power Supply
- Fast Access Time: 15/20 ns
- · Equal Address and Chip Enable Access Time
- Three State Outputs
- Full TTL Compatible
- JEDEC Standard Compatible
- Power Operation: 1240/1160 mA Maximum, Active ac
- High Board Density ZIP Module
- Byte Operation: Four Separate Chip Enables, One for Each Byte (Eight Bits)
- High Quality Four Layer FR4 PWB with Separate Internal Power and Ground Plane
- Incorporates Motorola's State-of-the-Art QuickRAM Fast Statics

PIN NAMES
A0-A15 Address Inputs
W Write Enable
G Output Enable
E1-E4 Byte Enables
DQ0-DQ31 Data Input/Output
V _{CC} + 5 V Power Supply
VSS Ground
PD0-PD1 Package Density
NC

All power supply and ground pins must be connected for proper operation of the device.


MCM3264

64-LEAD ZIG	I ASSIGN 3-ZAG IN P VIEW-	-LIN	E	
PDO [DQO [DQ1 [DQ2 [DQ3 [VCC [A1 [A3 [DQ4 [DQ5 [DQ6 [DQ7 [W [A7 [ET [2 4 6 8 10 12 14 16 18 20 22 22 24 26 28 30 32	1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31		VSS PD1 DQ8 DQ9 DQ10 DQ11 A0 A2 A4 DQ12 DQ13 DQ14 DQ15 VSS A6 E2
E3 C NC C VSS C D016 C D017 C D018 C D019 C A11 C A13 C A14 C D020 C D021 C D022 C D023 C	34 36 38 40 42 44 46 48 50 52 54 56 58 60 62 64	33 35 37 39 41 43 45 47 49 51 53 55 57 59 61 63		E4 NC G DQ24 DQ25 DQ26 DQ27 A8 A10 A12 VCC A15 DQ28 DQ29 DQ29 DQ30 DQ31

QuickRAM is a trademark of Motorola, Inc.

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

FUNCTIONAL BLOCK DIAGRAM



*NC = No Connect.

MCM3264 TRUTH TABLE

Ex	G	W	Mode	V _{CC} Current	Output	Cycle
Н	Х	Х	Not Selected	ISB1, ISB2	High-Z	_
L	Н	Н	Read	ICCA	High-Z	
L	L	Н	Read	ICCA	D _{out}	Read Cycle
L	Х	L	Write	ICCA	Din	Write Cycle

ABSOLUTE MAXIMUM RATINGS (Voltages Referenced to $V_{SS} = 0 \text{ V}$)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to +7.0	٧
Voltage Relative to V _{SS}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	٧
Output Current (per I/O)	lout	± 30	mA
Power Dissipation (T _A = 70°C, V _{CC} = 5 V, T _{AVAV} = 20 ns)	PD	8	w
Temperature Under Bias	T _{bias}	-10 to + 85	°C
Operating Temperature	TA	0 to +70	°C
Storage Temperature	T _{stq}	- 25 to +125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERAT-ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

The devices on this module contain circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high impedance circuits.

These CMOS memory circuits have been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The module is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } +70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS} = 0 V)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
Input High Voltage	VIH	2.2	3.0	V _{CC} +0.3*	٧
Input Low Voltage	V _{IL}	- 0.5**	0.0	0.8	٧

 $^{{}^{12}}V_{IH}(max)=V_{CC}+0.3V dc; V_{IH} (max)=V_{CC}+2V ac (pulse width <math>\leq 20 \text{ ns}$) ** $V_{IL}(min)=-3.0 \text{ V} ac (pulse width <math>\leq 20 \text{ ns}$)

DC CHARACTERISTICS

Parameter	Symbol	Min	Тур	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	l _{lkg(i)}	_	_	±8	μА
Output Leakage Current (\overline{G} , $\overline{Ex} = V_{IH}$, $V_{out} = 0$ to V_{CCQ})	likg(O)	_	_	±8	μА
AC Active Supply Current (I_{Out} = 0 mA, Cycles Times \geq t_{AVAV} min) MCM3264-15: t_{AVAV} = 15 ns MCM3264-20: t_{AVAV} = 20 ns	ICCA	_	840 760	1240 1160	mA
AC Standby Current (Ex = V _{IH} , Cycle Times ≥ t _{AVAV} min) MCM3264-15: t _{AVAV} = 15 ns MCM3264-20: t _{AVAV} = 20 ns	I _{SB1}	_	300 260	400 360	mA
CMOS Standby Current (f = 0 MHz, $\overline{Ex} \ge V_{CC} - 0.2$ V, All Inputs $\ge V_{CC} - 0.2$ V or ≤ 0.2 V)	ISB2	_	32	160	mA
Output Low Voltage (I _{OL} = + 8.0 mA)	VOL	-		0.4	٧
Output High Voltage (I _{OH} = - 4.0 mA)	VOH	2.4	_	_	٧

NOTE: Good decoupling of the local power supply should always be used.

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T_A = 25°C, Periodically Sampled Rather Than 100% Tested)

Param	Symbol	Тур	Max	Unit	
Input Capacitance	All Pins Except DQ0-DQ31 and E1-E4 E1-E4	C _{in}	32 10	48 14	pF
Input/Output Capacitance (DQ0-DQ31)		C _{I/O}	6	8	рF

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } +70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

Input Timing Measurement Reference Level 1.5 V	Output Timing Reference Level 1.5 V
Input Pulse Levels 0 to 3.0 V	Output Load See Figure 1A Unless Otherwise Noted
Input Rise/Fall Time	

READ CYCLE TIMING (See Notes 1 and 2)

_	Syn	Symbol		MCM3264-15		MCM3264-20		
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	†AVAV	^t RC	15	_	20		ns	3
Address Access Time	tAVQV	t _{AA}	_	15	_	20	ns	
Enable Access Time	^t ELQV	tACS		15	_	20	ns	
Output Enable Access Time	tGLQV	tOE	_	8	_	10	ns	
Output Hold from Address Change	tAXQX	tон	4	_	4	_	ns	
Enable Low to Output Active	t _{ELQX}	tCLZ	4	_	4	_	ns	4, 5, 6
Output Enable to Output Active	tGLQX	tOLZ	0	_	0	_	ns	4, 5, 6
Enable High to Output High-Z	tEHQZ	tCHZ	0	8	0	9	ns	4, 5, 6
Output Enable High to Output High Z	t _{GHQZ}	tonz	0	7	0	8	ns	4, 5, 6
Power Up Time	†ELICCH	tpU	0		0	_	ns	
Power Down Time	†EHICCL	tpD	_	15	_	20	ns	

NOTES:

- 1. $\overline{\mathbf{W}}$ is high for read cycle.
- 2. $\overline{E1}$ - $\overline{E4}$ are represented by \overline{E} in these timing specifications, any combination of \overline{Ex} s may be asserted.
- 3. All read cycle timing is referenced from the last valid address to the first transitioning address.
- At any given voltage and temperature, t_{EHQZ} max is less than t_{ELQX} min, and t_{GHQZ} max is less than t_{GHQX} min, both for a given device and from device to device.
- 5. Transition is measured \pm 500 mV from steady-state voltage with load of Figure 1B.
- 6. This parameter is sampled and not 100% tested.

AC TEST LOADS





Figure 1A

Figure 1B

TIMING LIMITS


The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the module point of view. Thus, the access time is shown as a maximum since the module never provides data later than that time.

READ CYCLE 1 (See Note)



NOTE: Device is continuously selected ($\overline{\overline{E}}$ = V_{IL} , $\overline{\overline{G}}$ = V_{IL}).

READ CYCLE 2 (See Note 3)



NOTE: Addresses valid prior to or coincident with $\widetilde{\mathbf{E}}$ going low.

WRITE CYCLE 1 (W Controlled, See Notes 1 and 2)


	Syn	Symbol		MCM3264-15		MCM3264-20		
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	t _{AVAV}	twc	15	I -	20	_	ns	3
Address Setup Time	t _{AVWL}	†AS	0	_	0		ns	
Address Valid to End of Write	tavwh	t _{AW}	12	_	15	_	ns	
Write Pulse Width	tWLWH tWLEH	tWP	12	_	15	_	ns	
Write Pulse Width, G High	tWLWH	twp	10	_	12	_	ns	
Data Valid to End of Write	tDVWH	t _{DW}	7	_	8	_	ns	
Data Hold Time	twhox	t _{DH}	0	_	0	_	ns	
Write Low to Data High-Z	†WLQZ	twz	0	7	0	8	ns	4, 5, 6
Write High to Output Active	twhqx	tow	4	_	4		ns	4, 5, 6
Write Recovery Time	twhax	twn	0		0		ns	

NOTES:

- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- 2. ET-E4 are represented by E in these timing specifications, any combination of Exs may be asserted. \overline{G} is a don't care when \overline{W} is low.

 3. All write cycle timing is referenced from the last valid address to the first transitioning address.
- 4. Transition is measured ±500 mV from steady-state voltage with load of Figure 1B.
- 5. This parameter is sampled and not 100% tested.
- 6. At any given voltage and temperature, twLoz max is less than twHOX min both for a given device and from device to device.

WRITE CYCLE 1



WRITE CYCLE 2 (E Controlled, See Notes 1 and 2)

	Symbol		MCM3264-15		MCM3264-20			
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	†AVAV	twc	15	_	20		ns	3
Address Setup Time	tAVEL	t _{AS}	0	_	0	_	ns	
Address Valid to End of Write	tAVEH	t _{AW}	12	_	15	_	ns	
Enable to End of Write	tELEH	tcw	10	_	12	_	ns	4, 5
Enable to End of Write	tELWH	tcw	10	_	12	_	ns	
Data Valid to End of Write	tDVEH	t _{DW}	7	_	8	_	ns	
Data Hold Time	tEHDX	^t DH	0	_	0	_	ns	
Write Recovery Time	tEHAX	twR	0	_	0	_	ns	


NOTES:

- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- 2. $\overline{E1}$ — $\overline{E4}$ are represented by \overline{E} in these timing specifications, any combination of \overline{Ex} s may be asserted. \overline{G} is a don't care when \overline{W} is low.

 3. All write cycle timing is referenced from the last valid address to the first transitioning address.

- If E goes low coincident with or after W goes low, the output will remain in a high impedance condition.
 If E goes high coincident with or before W goes high, the output will remain in a high impedance condition.

WRITE CYCLE 2



ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers- MCM3264Z15 MCM3264Z20

MOTOROLA SEMICONDUCTOR TECHNICAL DATA

256K × 8 Bit Static Random Access Memory Module

The MCM8256 is a 2M bit static random access memory module organized as 262,144 words of 8 bits. The module is a 60-lead zig-zag in-line package (ZIP) consisting of eight MCM6207 fast static RAMs packaged in 24 J-lead small outline package (SOJ) and mounted on a printed circuit board along with a decoupling capacitor for each FSRAM.

The MCM6207 is a high-performance CMOS fast static RAM organized as 262,144 words of 1 bit, fabricated using high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides for greater reliability.

The MCM8256 is equipped with separate chip enable $(\overline{E1} - \overline{E2})$ control inputs for each nibble, allowing for greater system flexibility. The \overline{Ex} input, when high, will force the outputs of nibble x to high impedance.

PD0 and PD1 are reserved for density expansion. PD0 is open and PD1 is connected to ground internally on the module. These pins can be used to identify the density of the memory module.

- Single 5 V ±10% Power Supply
- Fast Access Time: 15/20 ns
- · Equal Address and Chip Enable Access Time
- · Three-State Outputs
- Full TTL Compatible
- JEDEC Standard Compatible
- Power Operation: 1200/1120 mA Maximum, Active ac
- High Board Density ZIP Module
- · Nibble Operation: Two Separate Chip Enables, One for Each Four Bits
- High Quality Multi-Layer FR4 PWB with Separate Internal Power and Ground Planes
- Incorporates Motorola's State-of-the-Art QuickRAM Fast Statics

PIN NAMES
A0-A17 Address Inputs
W1 Write Enable
E1-E2 Byte Enables
DQ0-DQ7 Data Input/Output
V _{CC} · · · · · + 5 V Power Supply
V _{SS} Ground
PD0-PD1 Package Density
NC No Connection


All power supply and ground pins must be connected for proper operation of the device.

MCM8256

60-LEAD ZIG	ASSIGNI I-ZAG IN- EW – CAS	LINE	MODULE
PD0	2 4 6 8 10 12 14 16 18 20 22 24 26 28 30	3 5 7 9 11 13 15 17 19 21 23 25 27	Vss
NC NC VCC D2 D4 D4 D4 D4 D4 D4 D4	32 34 36 38 40 42 44 46 48 50 52 54 56 58 60	33 35 37 39 41 43 45 47 49 51 53	E2

QuickRAM is a trademark of Motorola, Inc.

FUNCTIONAL BLOCK DIAGRAM



*NC = No Connect.

MCM8256 TRUTH TABLE

Ex	W	Mode	V _{CC} Current	Input	Output	Cycle
Н	Х	Not Selected	ISB1, ISB2	High-Z	High-Z	_
L	Н	Read	ICCA	High-Z	D _{out}	Read Cycle
L	L	Write	ICCA	Din	High-Z	Write Cycle

ABSOLUTE MAXIMUM RATINGS (Voltages Referenced to V_{SS} = 0 V)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to +7.0	٧
Voltage Relative to V _{SS}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	٧
Output Current (per I/O)	lout	± 30	mA
Power Dissipation ($T_A = 70^{\circ}C$, $V_{CC} = 5 \text{ V}$, $T_{AVAV} = 20 \text{ ns}$)	PD	8	w
Temperature Under Bias	T _{bias}	-10 to + 85	°C
Operating Temperature	TA	0 to +70	°C
Storage Temperature	T _{sta}	- 25 to +125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERAT-ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

The devices on this module contain circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high impedance circuits.

These CMOS memory circuits have been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The module is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } +70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS} = 0 V)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
Input High Voltage	V _{IH}	2.2	3.0	V _{CC} + 0.3*	٧
Input Low Voltage	VIL	- 0.5**	0.0	0.8	V

VIH (max) = VCC + 0.3V dc; VIH (max) = VCC + 2 V ac (pulse width \leq 20 ns) **V_{IL}(min) = -3.0 V ac (pulse width \leq 20 ns)

DC CHARACTERISTICS

Parameter	Symbol	Min	Тур	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	l _{lkg(l)}	_	_	± 8	μА
Output Leakage Current (E1 and E2 = V _{IH} , V _{out} = 0 to V _{CC})	I _{lkg(O)}	_	_	± 8	μА
AC Active Supply Current (I_{Out} = 0 mA, Cycles Times \geq t _{AVAV} min) MCM8256-15: t _{AVAV} = 15 ns MCM8256-20: t _{AVAV} = 20 ns	ICCA	_	720 640	1200 1120	mA
AC Standby Current (E1 and E2 = V _{IH} , Cycles Times ≥ t _{AVAV} min) MCM8256-15: t _{AVAV} = 15 ns MCM8256-20: t _{AVAV} = 20 ns	I _{SB1}		300 260	400 360	mA
CMOS Standby Current (f = 0 MHz, $\overline{E} \ge V_{CC} - 0.2$ V, $V_{in} \le V_{SS} + 0.2$ V or $\ge V_{CC} - 0.2$ V)	I _{SB2}		32	160	mA
Output Low Voltage (I _{OL} = + 8.0 mA)	VOL			0.4	٧
Output High Voltage (I _{OH} = - 4.0 mA)	VOH	2.4			٧

NOTE: Good decoupling of the local power supply should always be used.

$\textbf{CAPACITANCE} \ (\text{f} = 1.0 \ \text{MHz}, \ \text{dV} = 3.0 \ \text{V}, \ \text{T}_{\mbox{A}} = 25 \ ^{\circ}\mbox{C}, \ \mbox{Periodically Sampled Rather Than 100\% Tested)}$

Paramete	r	Symbol	Typ	Max	Unit
Input Capacitance	W and Address E1−E2 D0−D7	C _{in}	32 20 6	48 28 7	pF
Input/Output Capacitance	Q0-Q7	C _{I/O}	8	9	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } +70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

Input Timing Measurement Reference Level 1.5 V	Output Timing Reference Level 1.5 V
Input Pulse Levels	Output Load See Figure 1A Unless Otherwise Noted
Input Rise/Fall Time 5 ns	

READ CYCLE TIMING (See Notes 1 and 2)

	Syn	Symbol		MCM8256-15		MCM8256-20		
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	† _{AVAV}	tRC	15	_	20		ns	3
Address Access Time	tAVQV	t _{AA}		15	_	20	ns	
Enable Access Time	†ELQV	tACS	_	15		20	ns	
Output Hold from Address Change	tAXQX	tОН	4	_	4	_	ns	
Enable Low to Output Active	†ELQX	t _{CLZ}	4	_	4		ns	4, 5, 6
Enable High to Output High-Z	t _{EHQZ}	tCHZ	0	8	0	9	ns	4, 5, 6
Power Up Time	t _{ELICCH}	tpu	0	_	0		ns	
Power Down Time	tEHICCL	tPD	_	15	_	20	ns	

NOTES:

- 1. \overline{W} is high for read cycle.
- 2. $\overline{E1}$ - $\overline{E2}$ are represented by \overline{E} in these timing specifications, any combination of \overline{Ex} s may be asserted.
- 3. All read cycle timing is referenced from the last valid address to the first transitioning address.
- 4. At any given voltage and temperature, teHOZ max is less than teLOX min both for a given device and from device to device.
- 5. Transition is measured \pm 500 mV from steady-state voltage with load of Figure 1B.
- 6. This parameter is sampled and not 100% tested.

Figure 1A

AC TEST LOADS





Figure 1B

TIMING LIMITS


The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the module point of view. Thus, the access time is shown as a maximum since the module never provides data later than that time.

READ CYCLE 1 (See Note)



NOTE: Device is continuously selected ($\overline{E} = V_{IL}$).

READ CYCLE 2 (See Note)



NOTE: Addresses valid prior to or coincident with $\overline{\mathsf{E}}$ going low.


WRITE CYCLE 1 (W Controlled, See Notes 1 and 2)

	Syn	Symbol		MCM8256-15		MCM8256-20		
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	†AVAV	twc	15	_	20	_	ns	3
Address Setup Time	†AVWL	t _{AS}	0	_	0	_	ns	
Address Valid to End of Write	†AVWH	t _{AW}	12	_	15	_	ns	
Write Pulse Width	^t WLWH, ^t WLEH	tWP	12	_	15	_	ns	
Data Valid to End of Write	tDVWH	t _{DW}	7	_	8	_	ns	
Data Hold Time	twhox	t _{DH}	0	_	0	_	ns	
Write Low to Data High-Z	tWLQZ	twz	0	7	0	8	ns	4, 5, 6
Write High to Output Active	twhqx	tow	4	_	4	_	ns	4, 5, 6
Write Recovery Time	twhax	twR	0	-	0	_	ns	

NOTES:

- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- 2. $\overline{E1}$ - $\overline{E2}$ are represented by \overline{E} in these timing specifications, any combination of \overline{Ex} s may be asserted.
- 3. All write cycle timing is referenced from the last valid address to the first transitioning address.
- 4. Transition is measured \pm 500 mV from steady-state voltage with load of Figure 1B.
- 5. This parameter is sampled and not 100% tested.
- 6. At any given voltage and temperature, twi QZ max is less than twHQX min both for a given device and from device to device.

WRITE CYCLE 1




WRITE CYCLE 2 (E Controlled, See Notes 1 and 2)

	Symbol		MCM8256-15		MCM8256-20			
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tAVAV	twc	15	_	20	_	ns	3
Address Setup Time	tAVEL	tAS	0	_	0	_	ns	
Address Valid to End of Write	†AVEH	t _{AW}	12	_	15		ns	
Enable to End of Write	tELEH	tcw	10	_	12		ns	4, 5
Enable to End of Write	tELWH	tcw	10	_	12	_	ns	
Data Valid to End of Write	tDVEH	tDW	7	_	8	_	ns	
Data Hold Time	tEHDX	t _{DH}	0	_	0	_	ns	
Write Recovery Time	tEHAX	twR	0		0	_	ns	

NOTES:

- A write occurs during the overlap of \(\overline{E}\) low and \(\overline{W}\) low.
 \(\overline{E} \overline{E} \) are represented by \(\overline{E}\) in these timing specifications, any combination of \(\overline{E} \)xs may be asserted.
 All write cycle timing is referenced from the last valid address to the first transitioning address.
- 4. If \(\overline{E}\) goes low coincident with or after \(\overline{W}\) goes low, the output will remain in a high-impedance condition.
 5. If \(\overline{E}\) goes high coincident with or before \(\overline{W}\) goes high, the output will remain in a high-impedance condition.



ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers-MCM8256Z15 MCM8256Z20



MCM32257

Product Preview

256K × 32 Bit Static Random Access Memory Module

The MCM32257 is an 8M bit static random access memory module organized as 262,144 words of 32 bits. The module is a 64-lead zig-zag in-line package (ZIP) consisting of eight MCM6229 fast static RAMs packaged in 28 J-lead small outline package (SOJ) and mounted on a printed circuit board along with eight decoupling capacitors.

The MCM6228 is a high-performance CMOS fast static RAM organized as 262,144 words of 4 bits, fabricated using high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides for greater reliability.

The MCM32257 is equipped with output enable (\overline{G}) and four separate byte enable $(\overline{E1}-\overline{E4})$ inputs, allowing for greater system flexibility. The \overline{G} input, when high, will force the outputs to high impedance. \overline{Ex} high will do the same for byte x.

PD0 and PD1 are reserved for density identification. PD0 and PD1 are connected to ground. These pins can be used to identify the density of the memory module.

- Single 5 V ± 10% Power Supply
- Fast Access Time: 20/25 ns
- Three-State Outputs
- · Fully TTL Compatible
- · JEDEC Standard Pin Out
- Power Operation: 1200/1120 mA Maximum, Active ac
- · High Board Density ZIP Package
- Byte Operation: Four Separate Chip Enables, One for each byte (eight bits)
- High Quality Four-Layer FR4 PWB with Separate Internal Power and Ground Planes
- Incorporates Motorola's State-of-the-Art Fast Static RAMs


PIN NAMES						
A0-A17	Address Inputs					
₩	Write Enable					
র	Output Enable					
<u>E1–E4</u>	Byte Enables					
DQ0-DQ31	Data Input/Output					
V _{CC} +	5 V Power Supply					
V _{SS}	Ground					
PD0-PD1	. Package Density					
NC	No Connect					

For proper operation of the device, $V_{\mbox{\footnotesize{SS}}}$ must be connected to around.

P 64 LEAD Z	PIN ASSIGNMENT 64 LEAD ZIG-ZAG IN-LINE PACKAGE TOP VIEW							
PD0 [2	1	V _{SS}					
DQ0 [i	3	PD1					
DQ1	6	5	DQ8					
DQ2	8	7	DQ9					
DQ3	10	9]	DQ10					
vcc [12	11]	DQ11					
A1 [14	13	A0					
A3 [16	15	A2					
A5 [18	17[]	A4					
DQ4	20	19[DQ12					
DQ5	22	21	DQ13					
DQ6	24	23	DA14					
DQ7	26	25	DQ15					
₩ [28	27	V _{SS}					
A7 [30	29	A6					
Ē1 [32	31	E2					
E3 [A9 [Vss [DQ16 [DQ17 [DQ18 [DQ19 [A11 [A13 [A15 [DQ20 [DQ21 [DQ22 [36 38 40 42 44 46 48 50 52 54 56 58	33] 35] 37] 39] 41] 43] 47] 53] 55]	A8 G DQ24 DQ25 DQ26 DQ27 A10 A12 A14 VCC A17 DQ28 DQ29					
DQ23	1	61	DQ30					
V _{SS} [64	63	DQ31					

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

FUNCTIONAL BLOCK DIAGRAM



MCM32257 TRUTH TABLE

Ex	Ğ	W	Mode	V _{CC} Current	Output	Cycle
Н	Х	Х	Not Selected	I _{SB1} or I _{SB2}	High-Z	_
L	Н	Н	Read	ICCA	High-Z	_
L	L	Н	Read	ICCA	D _{out}	Read Cycle
L	Х	L	Write	ICCA	D _{in}	Write Cycle

ABSOLUTE MAXIMUM RATINGS (Voltages referenced to VSS = 0 V)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to 7.0	V
Output Power Supply Voltage	Vccq	– 0.5 to V _{CC}	V
Voltage Relative to V _{SS}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	V
Output Current (per I/O)	lout	± 30	mA
Power Dissipation (T _A = 70°C, V _{CC} = 5 V, t _{KHKH} = 20 ns)	PD	8	w
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperatrue	T _{stq}	- 25 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.
Functional operation should be restricted to RECOMMENDED OPERATING
CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This devices on this module contain circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high impedance circuits.

These CMOS memory circuits have been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The module is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = V_{CCQ} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to} + 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to $V_{SS} = 0 \text{ V}$)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
Input High Voltage	VIH	2.2	3.0	V _{CC} + 0.3*	٧
Input Low Voltage	VIL	- 0.5**	0.0	0.8	٧

 $^{^*}V_{IH}$ (max) = V_{CC} + 0.3 Vdc; V_{IH} (max) = V_{CC} + 2Vac (pulse width \leq 20 ns) $^{**}V_{IL}$ (min) = - 3.0 V ac (pulse width \leq 20 ns)

DC CHARACTERISTICS

Parameter	Symbol	Min	Тур	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	l _{lkg(l)}	_	_	± 8	μА
Output Leakage Current (\overline{G} , $\overline{Ex} = V_{IH}$, $V_{out} = 0$ to V_{CCQ})	I _{lkg(O)}	_	_	± 8	μА
AC Active Supply Current $(\overline{G}, \overline{Ex} = V_{JL}, I_{Out} = 0 \text{ mA},)$ MCM32257–20 tAVAV = 20 ns Cycle time \geq tAVAV min) MCM32257–25 tAVAV = 25 ns	ICCA20 ICCA25	=	_	1120 960	mA
$ \begin{array}{lll} \mbox{AC Standby Current } (\mbox{$\overline{\text{Lx}}$} = \mbox{V}_{\mbox{IH}}, & \mbox{MCM} 32257-20 \ \mbox{tAVAV} = 20 \ \mbox{ns} \\ \mbox{Cycle time} & \geq \mbox{tAVAV min}) & \mbox{MCM} 32257-25 \ \mbox{tAVAV} = 25 \ \mbox{ns} \\ \end{array} $	I _{SB1}	_	=	360 320	mA
CMOS Standby Current ($\overline{Ex} \ge V_{CC} - 0.2 \text{ V}$, All Inputs $\ge V_{CC} - 0.2 \text{ V}$ or $\le 0.2 \text{ V}$)	ISB2	_	_	120	mA
Output Low Voltage (I _{OL} = + 8.0 mA)	VOL	_		0.4	V
Output High Voltage (I _{OH} = - 4.0 mA)	VOH	2.4	_	_	V

NOTE: Good decoupling of the local power supply should always be used.

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T_A = 25°C, Periodically Sampled Rather Than 100% Tested)

Chara	Symbol	Тур	Max	Unit	
Input Capacitance	(all pins except DQ0–DQ31 and $\overline{E1}$ – $\overline{E4}$)	C _{in}	32 10	48 14	pF
Input/Output Capacitance (DQ0-DQ31)		Cout	8	9	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to} + 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

Input Timing Measurement Reference Level 1.5 V	Output Timing Reference Level
Input Pulse Levels 0 to 3.0 V	Output Load See Figure 1A Unless Otherwise Noted
Input Rise/Fall Time	


READ CYCLE TIMING (See Notes 1 and 7)

Symbol		MCM32257-20		MCM32257-25			
Std.	Alt.	Min	Max	Min	Max	Unit	Notes
†AVAV	tRC	20	_	25	_	ns	2
tAVQV	tAA	_	20	_	25	ns	
†ELQV	tACS	_	20		25	ns	
†GLQV	^t OE	_	9	_	10	ns	
tAXQX	^t OH	5	_	5		ns	
†ELQX	^t CLZ	5	_	5	_	ns	3,4,5
tGLQX	tOLZ	0		0	_	ns	3,4,5
†EHQZ	tCHZ	0	8	0	10	ns	3,4,5
tGHQZ	tonz	0	8	0	10	ns	3,4,5
t _{ELICCH}	tpU	0	_	0	_	ns	
tEHICCL	tPD		20	_	25	ns	
	Std. †AVAV †AVQV †ELQV †GLQV †AXQX †ELQX †GLQX †GLQX †GLQX †GLQX †GLQX	Std. Alt. †AVAV †RC †AVQV †AA †ELQV †ACS †GLQV †OE †AXQX †OH †ELQX †CLZ †GLQX †OLZ †EHQZ †CHZ †GHQZ †OHZ †ELICCH †PU	Std. Alt. Min tAVAV tRC 20 tAVQV tAA — tELQV tACS — tGLQV tOE — tAXQX tOH 5 tELQX tCLZ 5 tGLQX tOLZ 0 tEHQZ tCHZ 0 tGHQZ tOHZ 0 tELICCH tPU 0	Std. Alt. Min Max tAVAV tRC 20 — tAVQV tAA — 20 tELQV tACS — 20 tGLQV tOE — 9 tAXQX tOH 5 — tELQX tCLZ 5 — tGLQX tOLZ 0 — tEHQZ tCHZ 0 8 tGHQZ tOHZ 0 8 tELICCH tPU 0 —	Std. Alt. Min Max Min tAVAV tRC 20 — 25 tAVQV tAA — 20 — tELQV tACS — 20 — tGLQV tOE — 9 — tAXQX tOH 5 — 5 tELQX tCLZ 5 — 5 tGLQX tOLZ 0 — 0 tEHQZ tCHZ 0 8 0 tGHQZ tOHZ 0 8 0 tELICCH tPU 0 — 0	Std. Alt. Min Max Min Max tAVAV tRC 20 — 25 — tAVQV tAA — 20 — 25 tELQV tACS — 20 — 25 tGLQV tOE — 9 — 10 tAXQX tOH 5 — 5 — tELQX tCLZ 5 — 5 — tGLQX tOLZ 0 — 0 — tGLQX tOLZ 0 8 0 10 tGHQZ tOHZ 0 8 0 10 tGLICCH tPU 0 — 0 —	Std. Alt. Min Max Min Max Unit tAVAV tRC 20 — 25 — ns tAVQV tAA — 20 — 25 ns tELQV tACS — 20 — 25 ns tGLQV tOE — 9 — 10 ns tAXQX tOH 5 — 5 — ns tELQX tCLZ 5 — 5 — ns tGLQX tOLZ 0 — 0 — ns tEHQZ tCHZ 0 8 0 10 ns tGHQZ tOHZ 0 8 0 10 ns


1. \overline{W} is high for read cycle.

- 2. All read cycle timing is referenced from the last valid address to the first transitioning address.
- 3. At any given voltage and temperature, t_{EHQZ} max is less than t_{ELQX} min, and t_{GHQZ} max is less than t_{GHQX} min, both for a given device and from device to device.
- 4. Transition is measured \pm 500 mV from steady-state voltage with load of Figure 1B.
- 5. This parameter is sampled and not 100% tested.
- 6. Device is continuously selected ($\overline{E} = V_{IL}$, $\overline{G} = V_{IL}$).
- 7. E1-E4 are represented by E in these timing specifications, any combination of Exs may be asserted.

READ CYCLE 1 (See Note 6 Above)



READ CYCLE 2 (See Note)



NOTE: Addresses valid prior to or coincident with $\overline{\mathsf{E}}$ going low.

AC TEST LOADS $R_L = 50 \ \Omega$ OUTPUT $Z_0 = 50 \ \Omega$ $V_L = 1.73 \ V$ Figure 1A $V_L = 1.73 \ V$ $Z_0 = 50 \ \Omega$
TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the module point of view. Thus, the access time is shown as a maximum since the module never provides data later than that time.


WRITE CYCLE 1 (W Controlled, See Notes 1 and 6)

	Symb	Symbol		MCM32257-20 N		2257-25		
Parameter	Std.	Alt.	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	†AVAV	twc	20	_	25	_	ns	2
Address Setup Time	tAVWL	tAS	0	I -	0	_	ns	
Address Valid to End of Write	tAVWH	tAW	15	[_	20	_	ns	
Write Pulse Width	^t WLWH, ^t WLEH	tWP	15	_	20	_	ns	
Data Valid to End of Write	tDVWH	t _{DW}	10	_	12	_	ns	
Data Hold Time	twhox	tDH	0	_	0	_	ns	
Write Low to Data High-Z	twlqz	twz	0	10	0	12	ns	3,4,5
Write High to Output Active	twhax	tow	5	_	5	_	ns	3,4,5
Write Recovery Time	twhax	twR	0	_	0	_	ns	

NOTES: 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.

- 2. All write cycle timing is referenced from the last valid address to the first transitioning address.

 3. Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B.
- 4. This parameter is sampled and not 100% tested.
- 5. At any given voltage and temperature, t_{WLQZ} max is less than t_{WHQX} min both for a given device and from device to device. 6. E1-E4 are represented by E in these timing specifications, any combination of Ex may be asserted. G is a don't care when W is low.




WRITE CYCLE 2 (E Controlled, See Notes 1 and 5)

	Symb	Symbol		MCM32257Z20 M		257Z25		
Parameter	Std.	Alt.	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tAVAV	twc	20	l –	25	_	ns	2
Address Setup Time	tAVEL	tAS	0	_	0	_	ns	
Address Valid to End of Write	†AVEH	tAW	15	_	20	_	ns	
Enable to End of Write	tELEH	tcw	15	-	20	_	ns	3,4
Enable to End of Write	tELWH	tcw	15	I –	20	_	ns	
Write Pulse Width	tWLEH	tWP	15	I –	20	_	ns	
Data Valid to End of Write	tDVEH	tDW	8	_	10	_	ns	
Data Hold Time	tEHDX	tDH	0	l –	0	_	ns	
Write Recovery Time	tEHAX	twR	0	_	0	_	ns	


NOTES:

- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- 2. All write cycle timing is referenced from the last valid address to the first transitioning address.
- 3. If \overline{E} goes low coincident with or after \overline{W} goes low, the output will remain in a high impedance condition.

 4. If \overline{E} goes high coincident with or before \overline{W} goes high, the output will remain in a high impedance condition.
- 5. $\overline{E1}$ — $\overline{E4}$ are represented by \overline{E} in these timing specifications, any combination of \overline{Ex} s may be asserted. \overline{G} is a don't care when \overline{W} is low.



ORDERING INFORMATION (Order by Full Part Number)



MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Advance Information 2 × 32K × 36 Bit Static Random Access Memory Module

The MCM36232 is a 2.25M bit static random access memory module organized as two banks of 32768 words of 36 bits. The module is a 76-lead zig-zag in-line memory module (ZIP) consisting of eight MCM6205 fast static RAMs packaged in 32 J-lead small outline package (SOJ) and mounted on a printed circuit board along with eight decoupling capacitors.

The MCM6205 is a high-performance CMOS fast static RAM organized as 32768 words of 9 bits, fabricated using high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides for greater reliability.

The MCM36232 is equipped with four separate byte write enable $(\overline{W1}-\overline{W4})$ inputs, two separate bank enable $(\overline{E1}-\overline{E2})$ inputs and two separate bank output enable $(\overline{G1}-\overline{G2})$ inputs allowing for greater system flexibility. The \overline{Gx} input, when high, will force the outputs of bank x to high impedance.

PD0 through PD2 are reserved for density identification. PD0 is connected to ground and PD1 and PD2 are not connected (open). These pins can be used to identify the density of the memory module compared with future versions.

- Single 5 V ± 10% Power Supply
- Fast Access Time: 15/20 ns
- · Three-State Outputs
- · Fully TTL Compatible
- · Power Operation: 880/800 mA Maximum, Active ac
- High Board Density ZIP Package
- Byte Operation: Four Separate Write Enables, One for each byte (nine bits)
- High Quality Four Layer FR4 PWB with Separate Internal Power and Ground Planes
- · Incorporates Motorola's State-of-the-Art Fast Static RAMs

PIN NAMES									
A0-A14	Address Inputs								
	Data Input/Outputs								
<u>E1 – E2 </u>	Bank Enables								
	Byte Write Enables								
<u>G1 – G2</u>	Bank Output Enables								
PD0-PD2	. Package Density Identifiers								
V _{CC}	+ 5 V Power Supply								
Vss	Ground								


For proper operation of the device, V_{SS} must be connected to ground

MCM36232

76-LEAD ZI	IN ASSIGN G-ZAG IN-I VIEW — CA	LINE I	PACKAGE
555 AL 1	ſ <u>.</u>	h	V_{SS}
PD0 (V _{SS}) [3	зБ	PD1 (Open)
PD2 (Open) [1	5	NC
DQ0 [1	76	DQ1
DQ2 [3	9	DQ3
DQ4 [DQ5 [1	115	DQ5
	1	13	DQ7
DQ6 [1	15	A0
A1 [1	17	A2
A3 [1	19	A4
A5 [1	21	A6
A7 [1	23	V_{SS}
DQ10	1	25	DQ9
DQ12 [1	27	DQ11
DQ14	1	29	DQ13
DQ14 [1 **	31	DQ15
Vcc [1	33	DQ17
W1 [1	35	W2
GT [1	37	E2
•	1		
Ē1 [40	39	G2
W3 [1	41	W4
DQ18	1	43	VCC
DQ20	1	45	DQ19
DQ22	48	47	DQ21
DQ24 [1	49	DQ23
DQ26	52	51	DQ25
Vss [54	53	A8
A10 [56	55]	A9
A12 [58	57	A11
A14 [60	59	A13
NC [62	61	v _{CC}
DQ28 [64	63	DQ27
DQ30 [66	65	DQ29
DQ32 [68	67	DQ31
DQ34 [70	69	DQ33
NC [72	71	DQ35
NC [74	73	NC
Vss [76	75	NC

This document contains information on a new product. Specifications and information herein are subject to change without notice.

FUNCTIONAL BLOCK DIAGRAM



MCM36232 TRUTH TABLE

E1	E2	G1	G2	Wx	Mode	V _{CC} Current	Output	Cycle
Н	L	Х	Х	Х	Not Selected	I _{SB1} or I _{SB2}	High-Z	_
L	L	Н	Х	Н	Read Bank 1	ICCA, ISB1	High-Z	_
L	L	L	Х	Н	Read Bank 1	ICCA, ISB1	D _{out}	Read Cycle
L	L	Х	Х	L	Write Bank 1	ICCA, ISB1	D _{in}	Write Cycle
Н	Н	Х	Н	н	Read Bank 2	ISB1, ICCA	High-Z	
Н	Н	X	L	Н	Read Bank 2	ISB1, ICCA	D _{out}	Read Cycle
Н	Н	X	Х	L	Write Bank 2	ISB1, ICCA	D _{in}	Write Cycle

ABSOLUTE MAXIMUM RATINGS (Voltages referenced to $V_{SS} = 0 \text{ V}$)

Rating	Symbol	Value	Unit
Power Supply Voltage	V _{CC}	- 0.5 to 7.0	V
Output Power Supply Voltage	Vccq	– 0.5 to V _{CC}	V
Voltage Relative to V _{SS}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	V
Output Current (per I/O)	lout	± 30	mA
Power Dissipation (T _A = 70°C, V _{CC} = 5 V)	PD	5	W
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperature	T _{stg}	- 25 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This devices on this module contain circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high impedance circuits.

These CMOS memory circuits have been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The module is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to} + 70^{\circ}\text{C}, \text{Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to $V_{SS} = 0 \text{ V}$)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
Input High Voltage	VIH	2.2	3.0	V _{CC} + 0.3*	٧
Input Low Voltage	V _{IL}	- 0.5**	0.0	0.8	٧

 $^{^{*}}V_{IH}$ (max) = V_{CC} + 0.3 Vdc; V_{IH} (max) = V_{CC} + 2Vac (pulse width \leq 20 ns) $^{**}V_{IL}$ (min) = - 3.0 V ac (pulse width \leq 20 ns)

DC CHARACTERISTICS

Parameter			Min	Тур	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})		lkg(l)	_	_	±8	μА
Output Leakage Current $(\overline{G}, \overline{Ex} = V_{IH}, V_{Out} = 0 \text{ to } V_{CCQ})$		llkg(O)	_	_	± 8	μΑ
AC Active Supply Current $(\overline{G}, \overline{Ex} = V_{1L}, I_{out} = 0 \text{ mA},$ Cycle times \geq tAVAV min, only one Bank is enabled)	MCM36232–15 = 15 ns MCM36232–20 = 20 ns	ICCA15 ICCA20	_	_	880 800	mA
AC Standby Current ($\overline{E1}$ = V_{IH} , E2 = V_{IL} , Cycle time \geq tAVAV min)	MCM36232-15 = 15 ns MCM36232-20 = 20 ns	I _{SB1}	_	300 260	400 360	mA
CMOS Standby Current ($\overline{Ex} \ge V_{CC} - 0.2 \text{ V, All Inputs} \ge V_{CC}$	/ _{CC} – 0.2 V or ≤ 0.2 V)	I _{SB2}		100	160	mA
Output Low Voltage (I _{OL} = + 8.0 mA)		VOL		_	0.4	٧
Output High Voltage (I _{OH} = - 4.0 mA)		V _{OH}	2.4	_		V

NOTE: Good decoupling of the local power supply should always be used.

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T_A = 25°C, Periodically Sampled Rather Than 100% Tested)

Characteristic		Symbol	Тур	Max	Unit
Input Capacitance	$\begin{array}{c} & \text{Address} \\ \overline{\text{W1}} - \overline{\text{W4}} \\ \overline{\text{E1}}, \text{ E2}, \overline{\text{G1}}, \overline{\text{G2}} \end{array}$	C _{in}	32 14 24	48 16 32	pF
Input/Output Capacitance (DQ0-DQ35)		C _{I/O}	14	16	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to} + 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

Input Timing Measurement Reference Level 1.5 V	Output Timing Reference Level
Input Pulse Levels	Output Load See Figure 1A Unless Otherwise Noted
Input Rise/Fall Time	

READ CYCLE TIMING (See Notes 1 and 7)


	Symbol MCM362		CM36232Z15 MCM36232Z20					
Parameter	Std.	Alt.	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	†AVAV	tRC	15	_	20	_	ns	2
Address Access Time	tAVQV	tAA		15	_	20	ns	
Enable Access Time	tELQV	tACS	_	15	_	20	ns	
Output Enable Access Time	tGLQV	^t OE	_	8	_	10	ns	
Output Hold from Address Change	†AXQX	tОН	4	_	4	_	ns	
Enable Low to Output Active	tELQX	tCLZ	4	_	4	_	ns	3,4,5
Output Enable to Output Active	t _{GLQX}	tOLZ	0	_	0	_	ns	3,4,5
Enable High to Output High-Z	tEHQZ	tCHZ	0	8	0	9	ns	3,4,5
Output Enable High to Output High-Z	^t GHQZ	tOHZ	0	7	0	8	ns	3,4,5
Power Up Time	tELICCH	tpU	0	_	0	_	ns	
Power Down Time	†EHICCL	tPD	_	15	_	20	ns	

NOTES:

- 1. W is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transitioning address.
- 3. At any given voltage and temperature, tehoz max is less than telox min, and tohoz max is less than t_{GHOX} min, both for a given device and from device to device.


 4. Transition is measured \pm 500 mV from steady-state voltage with load of Figure 1B.
- 5. This parameter is sampled and not 100% tested.
- 6. Device is continuously selected ($\overline{E} = V_{|L|}$, $\overline{G} = V_{|L|}$).
 7. $\overline{E1}$ -E2 are represented by \overline{E} in these timing specifications; only one of the \overline{Exs} may be asserted..

READ CYCLE 1 (See Note 6 Above)




MOTOROLA MEMORY DATA

READ CYCLE 2 (See Note)



NOTE: Addresses valid prior to or coincident with $\overline{\overline{E}}$ going low.

AC TEST LOADS



TIMING LIMITS


The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the module point of view. Thus, the access time is shown as a maximum since the module never provides data later than that time.

WRITE CYCLE 1 (W Controlled, See Notes 1 and 6)

	Symt	Symbol		232Z15	мсм36	232Z20		
Parameter	Std.	Alt.	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tAVAV	twc	15		20	_	ns	2
Address Setup Time	†AVWL	tAS	0	_	0		ns	
Address Valid to End of Write	^t AVWH	tAW	12		15	_	ns	
Write Pulse Width	^t WLWH, WLEH	tWP	12	_	15	-	ns	
Write Pulse Width, G High	^t WLWH, WLEH	tWP	10	_	12	_	ns	
Data Valid to End of Write	tDVWH	t _{DW}	7	-	8	-	ns	
Data Hold Time	twhox	tDH	0	_	0	_	ns	
Write Low to Data High-Z	twLQZ	twz	0	7	0	8	ns	3,4,5
Write High to Output Active	twhqx	tow	4		4	_	ns	3,4,5
Write Recovery Time	tWHAX	twr	0	_	0	-	ns	

NOTES:

- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- 2. All write cycle timing is referenced from the last valid address to the first transitioning address.
- 3. Transition is measured \pm 500 mV from steady-state voltage with load of Figure 1B.
- 4. This parameter is sampled and not 100% tested.
- At any given voltage and temperature, t_{WLQZ} max is less than t_{WHQX} min both for a given device and from device to device.
- E1–E2 are presented by E in these timing specifications; any combination of Exs may be asserted. G is a don't care when W is low.




WRITE CYCLE 2 (E Controlled, See Notes 1 and 5)


	Symb	ol	мсм36	232Z15	мсм36	232Z20		
Parameter	Std.	Std. Alt.		Max	Min	Max	Unit	Notes
Write Cycle Time	†AVAV	twc	15	_	20	_	ns	2
Address Setup Time	†AVEL	tAS	0	_	0	-	ns	
Address Valid to End of Write	^t AVEH	t _{AW}	12	_	15	_	ns	
Enable to End of Write	^t ELEH ^t ELWH	tcw	10	_	12	_	ns	3,4,5
Data Valid to End of Write	^t DVEH	tDW	7 .	_	8	_	ns	
Data Hold Time	^t EHDX	^t DH	0	_	0	_	ns	
Write Recovery Time	^t EHAX	twR	0	1	0	_	ns	

NOTES:

- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- 2. All write cycle timing is referenced from the last valid address to the first transitioning address.
- If E goes low coincident with or after W goes low, the output will remain in a high-impedance condition.
- If E goes high coincident with or before W goes high, the output will remain in a high-impedence condition.
- E1 and E2 are represented by E in these timing specifications; any combination of Exs may be asserted. G is a don't care when W is low.



ORDERING INFORMATION (Order by Full Part Number)



Application Specific MOS Static RAMs

7



4K × 4 Bit Cache Address Tag Comparator

The MCM4180 is a 16,384 bit cache address tag comparator organized as 4096 tags of 4 bits, fabricated using Motorola's high-performance silicon-gate CMOS technology. The device integrates a 4K × 4 SRAM core with an on-board comparator for efficient implementation of a cache memory.

The device has a $\overline{\text{CLR}}$ pin for flash clear of the RAM, useful for system initialization

The MCM4180 compares RAM contents with current input data. The result is either an active high MATCH level for a cache hit, or an active low level for a cache miss.


The MCM4180 is available in 22 lead plastic DIP and 24 lead SOJ packages.

Single 5 V ± 10% Power Supply


Fast Address to MATCH Time: 18/20/22/25 ns max
 Fast Data to MATCH TIME: 10/10/10/12 ns max
 Fast Read of Tag RAM Contents: 20/22/25/30 ns max


• Flash Clear of the Tag RAM (CLR Pin)

• Pin and Function Comaptible with MK41H80



MCM4180





TRUTH TABLE

W	G	CLR	DQ0-DQ3	MATCH	Mode
Н	Н	Н	Compare D _{in}	Valid	Compare
L	Х	Н	D _{in}	Assert	Write
Н	L	Н	D _{out}	Assert	Read
Х	Х	L	High-Z	Assert	Clear

X = Don't Care

protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high impedence circuits.

This device contains circuitry to

ABSOLUTE MAXIMUM RATINGS (Voltages referenced to $V_{SS} = 0 \text{ V}$)

Rating	Symbol	Value	Unit	
Power Supply Voltage	Vcc	- 0.5 to + 7.0	V	
Voltage Relative to V _{SS} for Any Pin Except V _{CC}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	٧	
Output Current MATCH Output I/O Pins, per I/O		± 40 ± 20	mA	
Power Dissipation (T _A = 25°C)	PD	1.0	w	
Operating Temperature	TA	0 to + 70	°C	
Storage Temperature	T _{stg}	- 55 to + 125	°C	
Temperature Under Bias	T _{bias}	- 10 to + 85	°C	

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to + 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (Referenced to $V_{SS} = 0 \text{ V}$)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V
Input High Voltage	V _{IH}	2.2		V _{CC} + 0.3	٧
Input Low Voltage	V _{IL}	- 0.5*	_	8.0	٧

^{*} V_{IL} (min) = -0.5 V dc; V_{IL} (min) = -2.0 V ac (pulse width ≤ 20 ns).

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs V _{in} = 0 to V _{CC})	l _{!kg(l)}	_	± 1.0	μА
Output Leakage Current, Except MATCH Output (\$\overline{G}\$ = V _{IH} , V _{out} = 0 to V _{CC})	l _{lkg(O)}	_	± 1.0	μА
AC Supply Current (I _{OUt} = 0 mA, All Inputs = V _{IL} or V _{IH} , Cycle Time ≥ t _{AVAV} min)	ICCA	_	140*	mA
Output Low Voltage (I/O Pins: I _{OL} = 8.0 mA, MATCH Output: I _{OL} = 12.0 mA)	V _{OL}	_	0.4	V
Output High Voltage (I/O Pins: I _{OH} = -4.0 mA, MATCH Output: I _{OH} = -10.0 mA)	VOH	2.4	_	V

^{*}I_{CC} active current for the clear cycle exceeds this specification. However, this is a transient phenomenon and will not affect the power dissipation of the device. Good decoupling of the local power supply should always be used.

$\textbf{CAPACITANCE} \text{ (f = 1.0 MHz, dV = 3.0 V, T}_{\textbf{A}} = 25^{\circ}\text{C, Periodically Sampled Rather Than 100\% Tested)}$

Characteristic	Symbol	Тур	Max	Unit
Input Capacitance	C _{in}	4	5	рF
I/O Capacitance	C _{out}	5	7	pF
MATCH Output Capacitance	C _{match}	6	7	рF

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5 V ± 10%, T_A = 0 to + 70°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level 1.5 V	Output Timing Measurement Reference Level 1.5 V
Input Pulse Levels 0 to 3.0 V	Output Load (I/O Pins) See Figure 1a
Input Rise/Fall Times 5 ns	Output Load (MATCH Output) See Figure 1c


READ CYCLE (See Note 1)


	Symbol		MCM4180-18		MCM4180-20		MCM4180-22		MCM4180-25			
Parameter	Standard Alternate I		Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	†AVAV	t _{RC}	20	_	22	_	25	_	30	_	ns	
Address Access Time	tAVQV	t _{AA}	_	20	_	22	_	25	_	30	ns	
G Access Time	tGLQV	[†] OEA	_	11	_	12	_	12	_	12	ns	
Output Hold from Address Change	tAXQX	^t OH	0	_	0	_	0	_	0	_	ns	
G Low to Output Active	tGLQX	^t OEL	3	_	3	_	5	_	5	_	ns	2
G High to Output High-Z	tGHQZ	†OEZ	_	7	_	8	_	8	_	10	ns	2
G Low to MATCH Assert	t _{GLMX}	t _{CH}	0	8	0	10	0	10	0	12	ns	

NOTES:

- 1. CLR = V_{IH}, W = V_{IH} continuously during read cycles.
 2. Transition is measured ± 500 mV from steady state voltage with load of Figure 1b. This parameter is sampled and not 100% tested.

READ CYCLE





MOTOROLA MEMORY DATA


COMPARE CYCLE (See Note 1)

	Syn	Symbol			MCM4180-20		MCM4180-22		MCM4180-25			
Characteristic	Standard Alternate		Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Compare Cycle Time	tavav	tc	20	_	22	_	25	_	30	_	ns	
Address Valid to MATCH Valid	tAVMV	†ACA	_	18	_	20	_	22	_	25	ns	
G High to MATCH Valid	t _{GHMV}	†GCA	_	15	_	15	_	15	_	18	ns	
Data Valid to MATCH Valid	tDVMV	†DCA	_	10	_	10	_	10	_	12	ns	
MATCH Hold from G Low	^t GLMX	t _{CH}	0	10	0	10	0	10	0	12	ns	
MATCH Hold from Address Change	†AXMX	^t ACH	5	_	5	_	5	_	5	-	ns	
MATCH Hold from Data Invalid	tDXMX	tDCH	3	_	3	_	3	_	3	_	ns	
G Low to Output Active	tGLQX	†LZ	3	<u> </u>	3	_	5	_	5	_	ns	2
G High to Output High-Z	tGHQZ	tHZ	_	8	_	8	_	8	_	10	ns	2

NOTES:

- 1. A compare cycle is performed when \overline{CLR} , \overline{W} , and \overline{G} are all high.
- 2. Transition is measured ± 500 mV from steady state voltage with load of Figure 1b. This parameter is sampled and not 100% tested.

COMPARE CYCLE




WRITE CYCLE (See Note 1)

	Syn	Symbol			МСМ4	180-20	MCM4	180-22	MCM4180-25			
Characteristic	Standard	Alternate	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tAVAV	twc	20	-	22	_	25	_	30	_	ns	
Write Pulse Width	twLwH	tWEW	12	_	14	_	18	_	20	_	ns	
Address Setup to Beginning of Write	^t AVWL	†AS	0	_	0	_	0	_	0	_	ns	
Address Valid to End of Write	tAVWH	t _{AW}	16	_	16	_	18	_	20	_	ns	
Data Valid to End of Write	tDVWH	t _{DS}	10	_	10	_	10	_	12	_	ns	
Data Hold from Write End	twhox	^t DH	0	-	0	_	0	_	0		ns	
Write Low to Output High-Z	twlqz	tHZ	0	8	0	8	0	9	0	10	ns	2
Address Hold from Write End	twhax	tWAH	0	_	0	_	0	_	0	_	ns	
Write Low to MATCH Assert	tWLMX	tWCH	_	20	0	15	0	15	0	15	ns	
Write High to MATCH Valid	twhmv	tWCA	_	20	_	20	_	22	_	25	ns	
Write High to Output Active	tWHQX	t _{LZ}	3	_	3		5	_	5		ns	2

NOTES:

- A write occurs during the overlap of W low and CLR high.
 Transition is measured ± 500 mV from steady state voltage with load of Figure 1b. This parameter is sampled and not 100% tested.

WRITE CYCLE




CLEAR CYCLE (See Note 1)

		Symbol		МСМ4	MCM4180-18 MCM418		180-20	180-20 MCM4180-22			180-25		
Characteristic	ſ	Standard	Alternate	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
(Clear Cycle Time)	A G W D	tCLAV tCLGV tCLWV tCLDV	tCR tCR tCR tCR	_	70	_	70	_	70		70	ns	2
CLR Pulse Width		t _{CLCH}	tCLP	20	_	22	_	25	_	30	_	ns	2
1	A G D W	tCLAX tCLGX tCLDX tCLWX	tcx tcx tcx tcx	0		0	_	0	_	0	_	ns	
CLR Low to MATCH Assert		t _{CLMX}	^t MH	0	15	0	15	0	15	0	18	ns	
CLR Low to Output High-Z	T	tCLQZ	tcz		15		15		15	_	18	ns	3

NOTES:

- 1. The address, data, W, and G inputs are a don't care during a clear cycle.
 2. The clear cycle is initiated at the falling edge of CLR.
 3. Transition is measured ± 500 mV from steady-state voltage with load of Figure 1b. This parameter is sampled and not 100% tested.

CLEAR CYCLE






Figure 2. Active Supply Current versus Supply Voltage




Figure 3. Active Supply Current versus Temperature




Figure 4. Active Supply Current versus Cycle Time




Figure 5. Address to MATCH Access Time versus MATCH AC Test Load Capacitance of Figure 1c




Figure 6. Address to MATCH Access Time versus Supply Voltage




Figure 7. Address to MATCH Access Time versus Temperature




Figure 8. Data to MATCH Access Time versus Supply Voltage




Figure 9. Data to MATCH Access Time versus Temperature




Figure 10. Output Enable to MATCH Access Time versus Supply Voltage




Figure 11. Output Enable to MATCH Access Time versus Temperature




Figure 12. Write Pulse Width versus Supply Voltage




Figure 13. Write Pulse Width versus Temperature




Figure 14. Data Setup Time versus Supply Voltage




Figure 15. Data Setup Time versus Temperature




Figure 16. Input High Voltage versus Supply Voltage




Figure 17. Input Low Voltage versus Supply Voltage




Figure 18. Output Source Current versus Output Voltage





Figure 19. Output Sink Current versus Output Voltage

ORDERING INFORMATION (Order by Full Part Number)



MOTOROLA SEMICONDUCTOR TECHNICAL DATA

$16K \times 4$ Bit Synchronous Static RAM with Output Registers

The MCM6293 is a 65,536 bit synchronous static random access memory organized as 16,384 words of 4 bits, fabricated using Motorola's second-generation high-performance silicon-gate CMOS (HCMOS III) technology. The device integrates input registers, high speed SRAM, and high-drive capability output registers onto a single monolithic circuit for reduced parts count implementation of cache data RAM and writeable control store applications. It is well suited for telecommunications switches and test equipment.

Synchronous design allows precise cycle control with the use of an external clock (K), while CMOS circuitry reduces the overall power consumption of the integrated functions for greater reliability.


The address (A0–A13), data (D0–D3), write (\overline{W}) , and chip enable (\overline{E}) inputs are all clock (K) controlled, positive-edge-triggered, noninverting registers.

The MCM6293 provides output register operation. At the rising edge of K, the RAM data from the previous K high cycle is presented. This function is well suited to fully pipelined applications.


Write operations are internally self-timed and initiated by the rising edge of the K input. This feature eliminates complex off-chip write pulse generation and provides increased flexibility for incoming signals.


The MCM6293 is available in a 300-mil, 28-pin plastic DIP as well as a 300-mil, 28-pin plastic SOJ package.

- Single 5 V ± 10% Power Supply
- Fast Cycle Times: 20/25 ns Max
- · Fast Clock (K) Access Times: 10 ns Max
- Address, Data Input, E, and W Registers On-Chip
- Output Registers for Fully Pipelined Applications
- High Output Drive Capability
- · Internally Self-Timed Write Pulse Generation
- Separate Data Input and Data Output Pins
- High Board Density SOJ Package Available
- Typical Applications: General-Purpose Buffer Storage, Writeable Control Store, Data Cache, or Cache Tag



MCM6293





*For proper operation of the device, both VSS and VSSQ must be connected to ground.

PIN NAMES													
A0-A13 Address Inputs													
E Chip Enable													
D0-D3 Data Inputs													
V _{CC} + 5V Power Supply													
VSS Ground													
VSSQ Output Buffer Ground													
	A0−A13 Address Inputs W Write Enable Ē Chip Enable D0−D3 Data Inputs Q0−Q3 Data Outputs K Clock Input VCC +5V Power Supply VSS Ground												

TRUTH TABLE

Ē	w	Operation	Q0-Q3
L	L	Write	High Z
L	н	Read	D _{out}
Н	×	Not Selected	High Z

NOTE: The values of \overline{E} and \overline{W} are valid inputs for the setup and hold times relative to the K rising edge.

ABSOLUTE MAXIMUM RATINGS (Voltages referenced to $V_{SS} = V_{SSQ} = 0 \text{ V}$)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to + 7.0	٧
Voltage Relative to V _{SS} /V _{SSQ} for Any Pin Except V _{CC}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	٧
Output Current (per I/O)	l _{out}	± 20	mA
Power Dissipation (T _A = 25°C)	PD	1.0	W
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperature	T _{stg}	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedence circuit.

This is a synchronous device. All synchronous inputs must meet the specified setup and hold times with stable logic levels for ALL rising edges of clock (K) while the device is selected.

This device contains circuitry that will ensure the output devices are in High Z at power up. Care should be taken by the user to ensure that all clocks are at V_{IL} or V_{IH} during power up to prevent spurious read cycles from occurring.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to VSS = VSSO = 0 V)

, , ,	,				
Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	VCC	4.5	5.0	5.5	٧
Input High Voltage	VIH	2.2	_	V _{CC} + 0.3	٧
Input Low Voltage	V _{IL}	- 0.5*	_	0.8	٧

^{*} V_{IL} (min) = -0.5 V dc; V_{IL} (min) = -3.0 V ac (pulse width ≤ 20 ns)

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	l _{lkg(l)}	_	± 1.0	μА
Output Leakage Current (\overline{E} = V _{IH} , V _{OUt} = 0 to V _{CC} , Outputs must be high-Z)	llkg(O)	_	± 1.0	μА
AC Supply Current $(\overline{E}=V_{IL},\ I_{out}=0\ mA,\ All\ Inputs=V_{IH}\ or\ V_{IL},$ Cycle Time \geq t _{KHKH} min)	ICCA	_	140	mA
Standby Current ($\overline{E}=V_{IH}$; Other Inputs = $V_{IH} \ge 3.0$ V or $V_{IL} \le 0.4$ V; $I_{OUt} = 0$ mA, Cycle Time $\ge t_{KHKH}$ min)	ISB1	_	55	mA
Output Low Voltage (I _{OL} = 12.0 mA)	V _{OL}	_	0.4	V
Output High Voltage (I _{OH} = -10.0 mA)	Voн	2.4	_	٧

CAPACITANCE (f = 1.0 Mhz, dV = 3.0 V, T_A = 25°C, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Тур	Max	Unit
Input Capacitance	C _{in}	4	6	ρF
Output Capacitance	Cout	7	10	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS (VCC = 5.0 V \pm 10%, TA = 0 to + 70°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level 1.5 V	Output Timing Measurement Reference Level 1.5 V
Input Pulse Levels 0 to 3.0 V	Output Load See Figure 1A Unless Otherwise Noted
Input Rise/Fall Time 5 ns	


READ CYCLE (See Note 1)


		мсм6	293-20	мсм6	293-25		
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	tKHKH	20	_	25		ns	2
Clock Access Time	tKHQV	_	10	_	10	ns	3
Output Active from Clock High	tKLQX	0	_	0	_	ns	4
Clock High to Q High Z (E = V _{IH})	tKLQZ	_	10	_	10	ns	4
Clock Low Pulse Width	tKLKH	5	_	5	_	ns	
Clock High Pulse Width	tKHKL	5	_	5	_	ns	
Setup Times for:	_ ~ v · v · v	5	_	5	_	ns	5
Hold Times for: E	TO ILL	3	_	3	_	ns	5

NOTES:


- 1. A read is defined by \overline{W} high and \overline{E} low for the setup and hold times.
- 2. All read cycle timing is referenced from K.
- 3. Valid data from K high will be the data stored at the address of the last valid read cycle.
- $4. \ \, \text{Transition is measured} \pm 500 \, \text{mV from steady-state voltage with load of Figure 1B. This parameter is sampled not 100\% tested. At any given the state of the st$ voltage and temperature, t_{KHQZ} max is less than t_{KHQX} min for a given device.
- 5. This is a synchronous device. All synchronous inputs must meet the specified setup and hold times with stable logic levels for ALL rising edges of clock (K) while the device is selected.

AC TEST LOADS






READ CYCLE 1 (See Note 1)



READ CYCLE 2 (See Note 1)



NOTES:

1. The outputs Q_{n-3} and Q_{n-2} are derived from two previous read cycles where $\overline{W} = V_{IH}$ and $\overline{E} = V_{IL}$ for those cycles.


WRITE CYCLE (W Controlled, See Note 1)

			мсме	293-20	мсм6	293-25		
Parameter		Symbol	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	1	tKHKH	20	_	25	_	ns	2
Clock High to Output High Z $(\overline{W} = V_{ L})$		tKLQZ	_	10	_	10	ns	3
Setup Times for:	Ē A W D	tEVKH tAVKH tWLKH tDVKH	5	_	5	_	ns	4
Hold Times for:	E A W D	tKHEX tKHAX tKHWX tKHDX	3	_	3		ns	4

NOTES:

- 1. A write is performed when \overline{W} and \overline{E} are both low for the specified setup and hold times.
- 2. All write cycle timing is referenced from K.
- 3. Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B. This parameter is sampled not 100% tested. At any given voltage and temperature, tkHOZ max is less than tkHOX min for a given device.
- This is a synchronous device. All synchronous inputs must meet the specified setup and hold times with stable logic levels for ALL rising edges
 of clock (K) while the device is selected.

WRITE CYCLE ^tKHKH K (CLOCK) ^tKHKL ^tKLKH ^tKHEX tevkh † ^tEVKH **t**KHEX ^tEVKH E (CHIP ENABLE) ^tAVKH ^tKHAX tavkh. t_{KHAX} ^tAVKH A (ADDRESS) An A_{n + 1} A_{n+2} ^tWLKH -twlkh ^tWLKH tKHWX tkHWX W (WRITE ENABLE) ^tDVKH ^tKHDX tDVKH-^tKHDX → t_{DVKX} D (DATA IN) D_{n} D_{n+2} D_{n+1} ^tKHQV ^tKHQZ $Q_{n\,-\,1}$ Q (DATA OUT) Q_{n-2} - HIGH-Z -






Figure 2. Active Supply Current versus Frequency

Figure 3. Active Supply Current versus Temperature




Figure 4. Standby Current versus Frequency




Figure 5. Output Source Current versus Output Voltage





Figure 6. Output Sink Current versus Output Voltage






Figure 7. Read Cycle Time versus Temperature

Figure 8. Clock Access Time versus Temperature


APPLICATIONS INFORMATION

The Motorola family of synchronous SRAMs is designed to provide a performance and parts count advantage in applications such as writeable control stores, memory mapping, and cache memory. The on-board input registers eliminate the need for external latch chips in systems where addresses and data are not on the bus long enough to satisfy standard SRAM setup and hold times. Registers on the output port provide extended hold times independent of address or other device input changes to better meet system access requirements. The clock (K) input controls the operation of the input registers and output registers, and provides a direct means of synchronizing the SRAM to a system clock.

The MCM6293 offers registered output operation. On the rising edge of the clock (K) signal, the output data for the previous cycle is latched until the next rising clock edge.


Figure 9 shows a typical system configuration using four MCM6293 chips. The system addresses are tied to the MCM6293s in parallel, while system data is distributed among the four input data ports of 4 bits each. Output data is tied to a separate output data bus to exploit the separate I/O configuration of the MCM6293. The clock (K) signal is a logical derivation of the system clock.

Figure 10 shows typical bus timing for the configuration of Figure 9. The system bus supplies address, data, and control signals, while accepting data from the memory on rising clock edges. In some applications, the clock (K) signal may need to be a delayed system clock to allow adequate address and data setup times.



^{*}From read/write controller.

Figure 9. Typical Configuration for a 16-Bit Bus




NOTES:

- 1. The system supplies address, data, and control information and accepts data from memory on the rising edge of the system clock.
- 2. The memory clock is delayed 10 ns (for this example) to allow input information to propagate to the memory chips.

Figure 10. Pipeline System Timing

ORDERING INFORMATION (Order by Full Part Number)



16K × 4 Bit Synchronous Static RAM with Output Registers and Output Enable

The MCM6294 is a 65,536 bit synchronous static random access memory organized as 16,384 words of 4 bits, fabricated using Motorola's second-generation high-performance silicon-gate CMOS (HCMOS III) technology. The device integrates input registers, high speed SRAM, and high-drive capability output registers onto a single monolithic circuit for reduced parts count implementation of cache data RAM and writeable control store applications. Synchronous design allows precise cycle control with the use of an external clock (K), while CMOS circuitry reduces the overall power consumption of the integrated functions for greater reliability. It is well suited for telecommunications switches and test equipment.

The address (A0-A13), data (D0-D3), and write (\overline{W}) inputs are all clock (K) controlled, positive-edge-triggered, noninverting registers.


The MCM6294 provides output register operation. At the rising edge of K, the RAM data from the previous K high cycle is presented. This function is well suited to fully pipelined applications.

The output enable $(\overline{\mathbf{G}})$ provides asynchronous bus control for common I/O or bank switch applications.


Write operations are internally self-timed and initiated by the rising edge of the K input. This feature eliminates complex off-chip write pulse generation and provides increased flexibility for incoming signals.

The MCM6294 is available in a 300-mil, 28-pin plastic DIP as well as a 300-mil, 28-pin plastic SOJ package.

- Single 5 V ± 10% Power Supply
- Fast Cycle Times: 20/25 ns Max
- Fast Clock (K) Access Times: 10 ns Max
- Address, Data Input, and W Registers On-Chip
- Output Enable for Asynchronous Bus Control
- Output Registers for Fully Pipelined Applications
- High Output Drive Capability
- Internally Self-Timed Write Pulse Generation
- Separate Data Input and Data Output Pins
- High Board Density SOJ Package Available
- Typical Applications: General-Purpose Buffer Storage, Writeable Control Store, Data Cache, or Cache Tag



MCM6294



PIN A	SSIGNMI	ENT
A5 [1	• 28] Dv _{CC}
A6 🛛 2	27] A4
A7 🛛 3	26	DA3
A8 🛚 4	25	1 A2
A9 🛛 5	24] A1
A10 🕻 6	23	1 A0
A11 🗖 7	22	1 03
A12 🕻 8	21	D D2
A13 🛭 9	20	1 03
DO 🕻 10	19	02
01 🕻 11	18]
Ğ ☐ 12	17	<u> 1</u> 00
к □ 13	16	Þ₩
V _{SS} [14	15	v _{ssa} *
*For proper	operation	of the

PIN NAMES
A0-A13 Address Inputs
W Write Enable
G Cutput Enable
D0-D3 Data Inputs
Q0-Q3 Data Outputs
K Clock Input
V _{CC} +5 V Power Supply
VSS Ground
V _{SSQ} Output Buffer Ground

device, both VSS and VSSQ must be connected to ground.

TRUTH TABLE

G	w	Operation	Q0-Q3
Х	L	Write	High Z
L	Н	Read	D _{out}
н	н	Output Disable	High Z

NOTE: The value W is a valid input for the setup and hold times relative to the K rising edge. The value G is an asynchronous input.

ABSOLUTE MAXIMUM RATINGS (Voltages referenced to VSS=VSSQ=0 V)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	-0.5 to +7.0	>
Voltage Relative to VSS/VSSQ for Any Pin Except VCC	V _{in} , V _{out}	-0.5 to V _{CC} +0.5	>
Output Current (per I/O)	lout	±20	mA
Power Dissipation (T _A = 25°C)	PD	1.0	W
Temperature Under Bias	T _{bias}	-10 to +85	°C
Operating Temperature	TA	0 to +70	°C
Storage Temperature	T _{stg}	-55 to +125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This is a synchronous device. All synchronous inputs must meet the specified setup and hold times with stable logic levels for ALL rising edges of clock (K) while the device is selected.

This device contains circuitry that will ensure the output devices are in High Z at power up. Care should be taken by the user to ensure that all clocks are at V_{IL} or V_{IH} during power up to prevent spurious read cycles from occurring.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC}=5.0 V \pm 10%, T_A=0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to VSS=VSSQ=0 V)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
Input High Voltage	VIH	2.2	-	V _{CC} +0.3	٧
Input Low Voltage	VIL	-0.5*	_	0.8	٧

 V_{IL} (min) = -0.5 V dc; V_{IL} (min) = -3.0 V ac (pulse width ≤20 ns)

DC CHARACTERISTICS

Parameter		Min	Max	Unit
Input Leakage Current (All Inputs, Vin=0 to VCC)		-	±1.0	μΑ
Output Leakage Current (G=VIH, Vout=0 to VCC, Outputs must be high-Z)			±1.0	μΑ
AC Supply Current (G=V _{IL} , I _{out} =0 mA, Cycle Time=tKHKH min)			140	mA
Output Low Voltage (I _{OL} = 12.0 mA)		-	0.4	V
Output High Voltage (IOH = -10.0 mA)	VOH	2.4		V

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, TA = 25°C, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Тур	Max	Unit
Input Capacitance	Cin	4	6	pF
Output Capacitance	Cout	7	10	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } +70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

Input Timing Measurement Reference Level 1.5 V	Output Timing Measurement Reference Level 1.5 V
Input Pulse Levels	Output LoadSee Figure 1A Unless Otherwise Noted
Input Rise/Fall Time	

READ CYCLE (See Note 1)

0	Symbol	MCM6294-20		MCM6294-25		11-14	N-4
Parameter		Min	Max	Min	Max	Unit	Notes
Read Cycle Time	tKHKH	20	_	25	_	ns	2
Clock Access Time	tKHQV	_	10	_	10	ns	3
Output Active from Clock High	tkHQX	0	_	0	_	ns	4
Clock Low Pulse Width	tKLKH	5	_	5	_	ns	
Clock High Pulse Width	tKHKL	5	_	5	_	ns	
Setup Times for: A W	tavkh twhkh	5	_	5	_	ns	5
Hold Times for: A W	tKHAX tKHWX	3	-	3	_	ns	5
G High to Q High Z	tGHQZ	_	10		10	ns	4, 6
G Low to Q Active	tGLQX	0	_	0	_	ns	4, 6
G Low to Q Valid	^t GLQV		10		10	ns	

NOTES:

- 1. A read is defined by W high for the setup and hold times.
- 2. All read cycle timing is referenced from K or from G.
- 3. Valid data from K high will be the data stored at the address of the last valid read cycle.
- 4. Transition is measured ±500 mV from steady-state voltage with load of Figure 1B. This parameter is sampled not 100% tested.
- 5. This is a synchronous device. All synchronous inputs must meet the specified setup and hold times with stable logic levels for ALL rising edges of clock (K) while the device is selected.
- 6. At any given voltage and temperature, t_{GHOZ} max is less than t_{GLOX} min for a given device.

AC TEST LOADS






Figure 1A

Figure 1B

READ CYCLE 1 (See Note 1)





NOTE:

1. The outputs Q_{n-3} and Q_{n-2} are derived from two previous read cycles, where $\overline{W} = V_{IH}$ for those cycles.


WRITE CYCLE (W Controlled, See Note 1)

Parameter			MCM6		MCM6294-25			
		Symbol	Min	Max	Min	Max	Unit	Notes
Write Cycle Time		tKHKH	20	_	25	_	ns	2
Clock High to Output High Z (W≈V _{IL})		tKHQZ	_	10	_	10	ns	3
G High to Q High Z		tGHQZ	_	10	_	10	ns	4
Setup Times for:	A W D	tAVKH tWLKH tDVKH	5	_	5		ns	5
Hold Times for:	A W D	tKHAX tKHWX tKHDX	3	_	3	_	ns	5

NOTES:

- 1. A write is performed when $\overline{\mathbf{W}}$ is low for the specified setup and hold times.
- 2. All write cycle timing is referenced from K or from G.
- 3. Transition is measured ±500 mV from steady-state voltage with load of Figure 1B. At any given voltage and temperature, t_{KHOZ} max is less than t_{KHOX} min for a given device.
- 4. G becomes a don't care signal for successive writes after the first write cycle.
- 5. This is a synchronous device. All synchronous inputs must meet the specified setup and hold times with stable logic levels for ALL rising edges of clock (K) while the device is selected.

WRITE CYCLE 1






Figure 2. Active Supply Current versus Frequency




Figure 3. Active Supply Current versus Temperature




Figure 4. Output Source Current versus Output Voltage




Figure 5. Output Sink Current versus Output Voltage




Figure 6. Read Cycle Time versus Temperature




Figure 7. Clock Access Time versus Temperature





Figure 8. Output Enable Time versus Temperature

ORDERING INFORMATION (Order by Full Part Number)



APPLICATIONS INFORMATION


The Motorola family of synchronous SRAMs is designed to provide a performance and parts count advantage in applications such as writeable control stores, memory mapping, and cache memory. The on-board input registers eliminate the need for external latch chips in systems where addresses and data are not on the bus long enough to satisfy standard SRAM setup and hold times. Registers on the output port provide extended hold times independent of address or other device input changes to better meet system access requirements. The clock (K) input controls the operation of the input registers and output registers, and provides a direct means of synchronizing the SRAM to a system clock.

The MCM6294 offers registered output operation. On the

rising edge of the clock (K) signal, the output data for the previous cycle is latched until the next rising clock edge.

Figure 9 shows a typical system configuration using four MCM6294 chips. The system addresses are tied to the MCM6294s in parallel, while system data is distributed among the four input data ports of 4 bits each. Output data is tied to a separate output data bus to exploit the separate I/O configuration of the MCM6294. The clock (K) signal is a logical derivation of the system clock.


Figure 10 shows typical bus timing for the configuration of Figure 9. The system bus supplies address, data, and control signals, while accepting data from the memory on rising clock edges. In some applications, the clock (K) signal may need to be a delayed system clock to allow adequate address and data setup times.



*From read/write controller.

Figure 9. Typical Configuration for a 16-Bit Bus

MOTOROLA MEMORY DATA



NOTES:

- 1. The system supplies address, data, and control information and accepts data from memory on the rising edge of the system clock.
- 2. The memory clock is delayed 10 ns (for this example) to allow input information to propagate to the memory chips.

Figure 10. Pipeline System Timing

$16K \times 4$ Bit Synchronous Static RAM with Transparent Outputs and Output Enable

The MCM6295 is a 65,536 bit synchronous static random access memory organized as 16,384 words of 4 bits, fabricated using Motorola's second-generation high-performance silicon-gate CMOS (HCMOS III) technology. The device integrates input registers, high speed SRAM, and high-drive capability output latching onto a single monolithic circuit for reduced parts count implementation of cache data RAM and writeable control store applications. The MCM6295 is well suited for applications involving the MC68030, MC68040, and AMD29K microprocessors. It is ideal for burst mode or pipelined bus applications.

Synchronous design allows precise cycle control with the use of an external clock (K), while CMOS circuitry reduces the overall power consumption of the integrated functions for greater reliability.

The address (A0-A13), data (D0-D3), and write (\overline{W}) inputs are all clock (K) controlled, positive-edge-triggered, noninverting registers.

The MCM6295 provides transparent output operation when K is low for access of RAM data within the same cycle (output data is latched when K is high).

The output enable $(\overline{\mathbf{G}})$ provides asynchronous bus control for common I/O or bank switch applications.


Write operations are internally self-timed and initiated by the rising edge of the K input. This feature eliminates complex off-chip write pulse generation and provides increased flexibility for incoming signals.

The MCM6295 is available in a 300-mil, 28-pin plastic DIP as well as a 300-mil, 28-pin plastic SOJ package.

- Single 5 V ± 10% Power Supply
- Fast Access and Cycle Times: 25/30 ns Max
- Address, Data Input, and W Registers On-Chip
- Transparent Output Latch for Access Within the Same Cycle
- Output Enable for Asynchronous Bus Control
- High Output Drive Capability
- Internally Self-Timed Write Pulse Generation
- Separate Data Input and Data Output Pins
- High Board Density SOJ Package Available
- Typical Applications: General-Purpose Buffer Storage, Writeable Control Store, Data Cache, or Cache Tag

BLOCK DIAGRAM ADDRESS A0-A13 REGISTERS Vrr ROW MEMORY MATRIX DECODERS 128 ROWS × 512 COLUMNS DATA D0-D3 REGISTERS COLUMN I/O WRITE ENABLE COLUMN OUTPUT REGISTER DECODERS ATCHES WRITE PULSE GENERATOR CLOCK INPUT OUTPUT ENABLE V_{SSQ} BUFFER

MCM6295



PIN AS	SSIGNMENT
A5 [1 •	28 1 V _{CC}
A6 🛭 2	27 A4
A7 🛭 3	26 🛮 A3
A8 🛭 4	25 A2
A9 🛭 5	24 🛮 A1
A10 🕻 6	23 🛮 AO
A11 🛭 7	22 🛮 🖸 🖰 3
A12 🛭 8	21 02
A13 🛭 9	20 🛮 03
DO [10	19 🛮 🗓 🗓 02
D1 [] 11	18 🛮 🛮 🛈 1
6 □ 12	17 🛮 🖸 00
к₫ 13	16 D ₩
V _{SS} [14	15 V _{SSQ} *
*For proper	operation of the

PIN NAMES						
A0-A13 Address Inputs						
W Write Enable						
G Output Enable						
D0-D3 Data Inputs						
Q0-Q3 Data Outputs						
K Clock input						
V _{CC} +5 V Power Supply						
VSS Ground						
VSSQ Output Buffer Ground						

device, both VSS and VSSQ must be connected to ground.

TRUTH TABLE

G	W Operation		Q0-Q3
Х	L	Write	High Z
L	н	Read	D _{out}
Н	Н	Output Disabled	High Z

NOTE: The value \overline{W} is a valid input for the setup and hold times relative to the K rising edge. The value \overline{G} is an asynchronous input.

ABSOLUTE MAXIMUM RATINGS (Voltages referenced to VSS=VSSO=0 V)

Rating	Symbol	Value	Unit	
Power Supply Voltage	Vcc	-0.5 to +7.0	٧	
Voltage Relative to VSS/VSSQ for Any Pin Except VCC	V _{in} , V _{out}	-0.5 to V _{CC} +0.5	٧	
Output Current (per I/O)	lout	±20	mA	
Power Dissipation (T _A = 25°C)	PD	1.0	w	
Temperature Under Bias	T _{bias}	-10 to +85	°C	
Operating Temperature	TA	0 to +70	°C	
Storage Temperature	T _{stg}	-55 to +125	°C	

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This is a synchronous device. All synchronous inputs must meet the specified setup and hold times with stable logic levels for ALL rising edges of clock (K) while the device is selected.

This device contains circuitry that will ensure the output devices are in High Z at power up. Care should be taken by the user to ensure that all clocks are at V_{IL} or V_{IH} during power up to prevent spurious read cycles from occurring.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC}=5.0 V \pm 10%, T_A=0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to VSS = VSSQ = 0 V)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
Input High Voltage	VIH	2.2	_	V _{CC} +0.3	٧
Input Low Voltage	VIL	-0.5*	_	0.8	V

 V_{IL} (min) = -0.5 V dc; V_{IL} (min) = -3.0 V ac (pulse width ≤20 ns)

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, Vin=0 to VCC)	likg(i)	-	±1.0	μА
Output Leakage Current (S=VIH, Vout=0 to VCC, Outputs must be in high-Z)	llkg(O)	-	±1.0	μА
AC Supply Current (G=V _{IL} , I _{out} =0 mA, Cycle Time≥t _{KHKH} min)	ICCA	_	140	mA
Output Low Voltage (I _{OL} = 12.0 mA)	VOL	_	0.4	V
Output High Voltage (IOH = -10.0 mA)	Voн	2.4	-	V

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, TA = 25°C, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Тур	Max	Unit
Input Capacitance	C _{in}	4	6	pF
Output Capacitance	Cout	7	10	рF

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC}=5.0 V \pm 10%, T_A=0 to +70°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level 1.5 V	Output Timing Measurement Reference Level 1.5 V
Input Pulse Levels	Output Load See Figure 1A Unless Otherwise Noted
Input Rise/Fall Time	


READ CYCLE (See Note 1)

Paramatar		MCM6295-25		MCM6295-30			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	tKHKH	25	_	30	_	ns	2
Clock Access Time	tKHQV	-	25	_	30	ns	4, 6
Data Valid from Clock Low	tKLQV	_	10	_	13	ns	5, 6
Output Hold from Clock Low	tKLQX	0	_	0	_	ns	3, 6
Clock Low Pulse Width	tKLKH	5	_	5		ns	
Clock High Pulse Width	tKHKL	5	_	5	_	ns	
Setup Times for: A W	tAVKH tWHKH	5	_	5	_	ns	7
Hold Times for: A W	tKHAX tKHWX	3	_	3	_	ns	7
G High to Q High Z	tGHQZ	_	10	_	13	ns	8
G Low to Q Active	tGLQX	0	_	0	_	ns	8
G Low to Q Valid	tGLQV	_	10	_	13	ns	

NOTES:


- 1. A read is defined by \overline{W} high for the setup and hold times.
- 2. All read cycle timing is referenced from K or from G.
- 3. Transition is measured ±500 mV from steady-state voltage with load of Figure 1B. This parameter is sampled not 100% tested.
- 4. For Read Cycle 1 timing, clock high pulse width <(tKHQV-tKLQV).
- 5. For Read Cycle 2 timing, clock high pulse width ≥ (t_{KHQV} t_{KLQV}).
- 6. K must be at a low level for outputs to transition.
- 7. This is a synchronous device. All synchronous inputs must meet the specified setup and hold times with stable logic levels for ALL rising edges of clock (K) while the device is selected.
- 8. At any given voltage and temperature, tGHOZ max is less than tGLOX min, both for a given device and from device to device.


AC TEST LOADS




MOTOROLA MEMORY DATA

READ CYCLE 1 (See Note 1)







NOTES:


- 1. For Read Cycle 1 timing, clock high pulse width < ($t_{KHQV} t_{KLQV}$). 2. For Read Cycle 2 timing, clock high pulse width \ge ($t_{KHQV} t_{KLQV}$).

WRITE CYCLE (W Controlled, See Note 1)

D	C	MCM6295-25		MCM6295-30		11-14	
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tKHKH	25	_	30	_	ns	2
Clock Low to Output High Z (W=VIL)	tKLQZ	_	10	_	13	ns	3
G High to Q High Z	tGHQZ	<u> </u>	10	_	13	ns	4
Setup Times for: W D	tWLKH	5	_	5	_	ns	5
Hold Times for: A W	1 -1011447	3	_	3	_	ns	5

NOTES:

- 1. A write is performed when $\overline{\boldsymbol{W}}$ is low for the specified setup and hold times.
- 2. All write cycle timing is referenced from K.
- 3. K must be at a low level for outputs to transition.
- 4. G becomes a don't care signal for successive writes after the first write cycle.
- 5. This is a synchronous device. All synchronous inputs must meet the specified setup and hold times with stable logic levels for ALL rising edges of clock (K) while the device is selected.






Figure 2. Active Supply Current versus Frequency




Figure 3. Active Supply Current versus Temperature




Figure 4. Output Source Current versus Output Voltage




Figure 5. Output Sink Current versus Output Voltage




Figure 6. Read Cycle Time versus Temperature




Figure 7. Clock Access Time versus Temperature





Figure 8. Output Enable Time versus Temperature

ORDERING INFORMATION (Order by Full Part Number)



MOTOROLA MEMORY DATA

APPLICATIONS INFORMATION


The Motorola family of synchronous SRAMs is designed to provide a performance and parts count advantage in applications such as writeable control stores, memory mapping, and cache memory. The on-board input registers eliminate the need for external latch chips in systems where addresses and data are not on the bus long enough to satisfy standard SRAM setup and hold times. Latches on the output port provide extended hold times independent of address or other device input changes to better meet system access requirements. The clock (K) input controls the operation of the input registers and output latches, and provides a direct means of synchronizing the SRAM to a system clock.

The MCM6295 effers transparent output operation, which allows output data access within the same t_{KHKH} cycle. This feature lends itself well to applications requiring RAM data to

be set up on the system bus prior to the next rising clock edge. On the rising edge of the clock (K) signal, the output data for the previous cycle is latched until the next falling clock edge. When the clock (K) signal is low, the output is allowed to transition relative to the most recent rising clock (K) edge.


Figure 9 shows a typical system configuration using four MCM6295 chips. The system addresses are tied to the MCM6295s in parallel, while system data is distributed among the four input data ports of 4 bits each. Output data is tied to a separate output data bus to exploit the separate I/O configuration of the MCM6295. The clock (K) signal is a logical derivation of the system clock.

Figure 10 shows typical bus timing for the configuration of Figure 9. The system bus supplies address, data, and control signals, while accepting data from the memory on rising clock edges. In some applications, the clock (K) signal may need to be a delayed system clock to allow adequate address and data setup times.



*From read/write controller.

Figure 9. Typical Configuration for a 16-Bit Bus



NOTES:

- 1. The system supplies address, data, and control information and accepts data from memory on the rising edge of the system clock.
- 2. The memory clock is delayed 10 ns (for this example) to allow input information to propagate to the memory chips.

Figure 10. Nonpipeline System Timing

MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Product Preview

DSPRAM™ 8Kx24 Bit Fast Static RAM

The MCM56824 is a 196,608 bit static random access memory organized as 8,192 words of 24 bits, fabricated using Motorola's high-performance silicon-gate CMOS technology. The device integrates an 8K×24 SRAM core with multiple chip enable inputs, output enable, and an externally controlled single address pin multiplexer. These functions allow for direct connection to the Motorola DSP56001 Digital Signal Processor and provide a very efficient means for implementation of a reduced parts count system requiring no additional interface logic.

The availability of multiple chip enable (E1 and E2) and output enable (G) inputs provides for greater system flexibility when multiple devices are used. With either chip enable input unasserted, the device will enter standby mode, useful in low-power applications. A single on-chip multiplexer selects A12 or X/Y as the highest order address input depending upon the state of the V/S control input. This feature allows one physical static RAM component to efficiently store program and vector or scalar operands by dynamically repartitioning the RAM array. Typical applications will logically map vector operands into upper memory with scalar operands being stored in lower memory. By connecting DSP56001 address A15 to the VECTOR/SCALAR (V/S) MUX control pin, such partitioning can occur with no additional components. This allows efficient utilization of the RAM resource irrespective of operand type. See application diagrams at the end of this document for additional information.

Multiple power and ground pins have been utilized to minimize effects induced by output noise.


The MCM56824 is available in a 52 pin plastic leaded chip-carrier (PLCC).

- Single 5 V ±10% Power Supply
- Fast Access and Cycle Times: 25/35 ns Max
- · Fully Static Read and Write Operations
- Equal Address and Chip Enable Access Times
- Single Bit On-Chip Address Multiplexer
- Active High and Active Low Chip Enable Inputs
- Output Enable Controlled Three State Outputs
- High Board Density PLCC Package
- · Low Power Standby Mode
- Fully TTL Compatible

MCM56824



PIN ASSIGNMENT




PIN	NAMES
	Address Inputs
	. Multiplexed Address
	ess Multiplexer Control
	Write Enable
	Chip Enable
র	Output Enable
	Data Input/Output
Vcc	. +5 V Power Supply
Vss	Ground
NC	No Connection

For proper operation of the device, all V_{SS} pins must be connected to ground.

DSPRAM is a trademark of Motorola, Inc.

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

BLOCK DIAGRAM



TRUTH TABLE

E2	G	W	V/S	Mode	Supply Current	I/O Status
Х	Х	Х	х	Not Selected	ISB	High-Z
L	Х	Х	х	Not Selected	ISB	High-Z
Н	Н	Н	Х	Output Disable	lcc	High-Z
Н	L	Н	Н	Read Using X/Y	lcc	Data Out
Н	L	Н	L	Read Using A12	lcc	Data Out
Н	х	L	Н	Write Using X∕Y	lcc	Data In
Н	Х	L	L	Write Using A12	lcc	Data In
	X L H H	X X L X H H H L H L H X	X X X L X X H H H H H L H H L H	X X X X X X X X X X X X X X X X X X X	X X X X Not Selected L X X X Not Selected H H H X Output Disable H L H H Read Using X/Y H L H L Read Using A12 H X L H Write Using X/Y	X X X X Not Selected ISB L X X X Not Selected ISB H H H X Output Disable Icc H L H Read Using X/Y Icc H L H L Read Using A12 Icc H X L H Write Using X/Y Icc

NOTE: X = don't care.

ABSOLUTE MAXIMUM RATINGS (Voltages Referenced to VSS = 0 V)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	-0.5 to +7.0	٧
Voltage Relative to V _{SS}	V _{in} , V _{out}	-0.5 to V _{CC} + 0.5	V
Output Current (per I/O)	lout	±20	mA
Power Dissipation (T _A = 70°C, V _{CC} = 5 V, t _{AVAV} = 50 ns)	PD	1.75	W
Temperature Under Bias	T _{bias}	-10 to +85	°C
Operating Temperature	TA	0 to +70	°C
Storage Temperature	T _{stg}	-55 to +125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is assumed to be in a test socket or mounted on a printed circuit board with at least 300 LFPM of transverse air flow being maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to \pm 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS} = 0 V)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
Input High Voltage	VIH	2.2	3.0	V _{CC} +0.3	٧
Input Low Voltage	VIL	-0.5*	0.0	0.8	V

^{*}V_{IL}(min) = -3.0 V ac (pulse width ≤20 ns)

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	llkg(i)	_	±1.0	μА
Output Leakage Current ($\overline{G} = V_{IH}$, $\overline{E1} = V_{IH}$, $E2 = V_{IL}$, $V_{out} = 0$ to V_{CC})	llkg(O)	_	±1.0	μА
AC Supply Current $(\overline{G} = V_{IH}, \overline{E1} = V_{IL}, E2 = V_{IH}, I_{out} = 0 \text{ mA},$ All Other Inputs $\geq V_{IL} = 0.0 \text{ V}$ and $V_{IH} \geq 3.0 \text{ V})$ MCM56824-25 Cycle Time: \geq 25 ns MCM56824-35 Cycle Time: \geq 35 ns	1	_	250 180	mA
Standby Current (E1 = V _{IH} , E2 = V _{IL} , All Inputs = V _{IL} or V _{IH})	ISB1	_	15	mA
CMOS Standby Current ($\overline{E1} \ge V_{CC}$ -0.2 V, E2 \le 0.2 V, All Inputs $\ge V_{CC}$ -0.2 V or \le 0.2 V)	ISB2	_	10	mA
Output Low Voltage (I _{OL} = +8.0 mA)		_	0.4	٧
Output High Voltage (IOH = -4.0 mA)	VOH	2.4	_	٧

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T_A = 25°C, Periodically Sampled Rather Than 100% Tested)

Parameter		Symbol	Typical	Max	Unit
Input Capacitance	All Pins Except DQ0-DQ23	C _{in}	4	6	ρF
Input/Output Capacitance	DQ0-DQ23	C _{I/O}	6	8	ρF

AC TEST LOADS




FIGURE 1A




FIGURE 1B

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } +70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

Input Timing Measurement Reference Level 1.5 V	Output Timing Reference Level 1.5 V
Input Pulse Levels 0 to 3.0 V	Output Load See Figure 1A Unless Otherwise Noted
Input Rise/Fall Time	

READ CYCLE TIMING (See Notes 1, 2, 3)


	Syn	nbol	MCM56	824-25	MC56	824-35	1	
Parameter	Standard Alterna		Min	Max	Min	Max	Unit	Notes
Read Cycle Time	tavav	tRC	25	_	35	_	ns	
Address Access Time	tAVQV	t _{AA}	_	25		35	ns	
MUX Control Valid to Output Valid	tvşvqv	t _{AA}	_	25		35	ns	
Chip Enable to Output Valid	tE1LQV tE2HQV	tAC1 tAC2	_	25	_	35	ns	4
Output Enable to Output Valid	tGLQV	†OE		10		15	ns	
Output Active from Chip Enable	tE1LQX tE2HQX	tCLZ	2		0	_	ns	4, 5
Output Active from Output Enable	tGLQX	tolz	0	_	0	_	ns	5
Output Hold from Address Change	tAXQX	tОН	5	_	5	_	ns	
Output Hold from MUX Control Change	tvsxqx	tvson	5	_	5	_	ns	
Chip Enable to Output High Z	tE1HQZ tE2LQZ	t _{CHZ}	0	15	0	15	ns	4, 5
Output Enable High to Output High Z	tGHQZ	tonz	0	15	0	15	ns	5

NOTES:

- A read cycle is defined by W high.
- 2. All read cycle timings are referenced from the last valid address or vector/scalar transition to the first address or vector/scalar transition.
- 3. Addresses valid prior to or coincident with E1 going low or E2 going high.

 4. E1 in the timing diagrams represents both E1 and E2 with E1 asserted low and E2 asserted high.
- 5. Transition is measured ±500 mV from steady-state voltage with load of Figure 1B. This parameter is sampled and not 100% tested. At any given voltage and temperature, tE1HQZ max is less than tE1LQX min, tE2LQZ max is less than tE2HQX min, and tGHQZ max is less than tGLQX min for a given device and from device to device.

READ CYCLE




WRITE CYCLE TIMING, WRITE ENABLE INITIATED (See Note 1)

_	Syn	nbol	MCM56824-25		MC56824-35			
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tavav	twc	25	_	35	_	ns	
Address Setup Time	t _{AVWL}	tAS	0	_	0	_	ns	2
MUX Control Setup Time	tvsvwl	tvss	0	_	0	_	ns	
Address Valid to End of Write	tAVWH	tAW	20	_	30	_	ns	
MUX Control Valid to End of Write	tvsvwh	tvsw	20	_	30		ns	
Write Pulse Width	twLwH	tWP	15	_	20	_	ns	3
Write Enable to Chip Enable Disable	tWLE1H tWLE2L	tcw	,15	_	20	_	ns	3, 4
Chip Enable to End of Write	tE1LWH tE2HWH	tcw	15	_	20	_	ns	3, 4
Data Valid to End of Write	t _{DVWH}	t _{DW}	10	_	15	_	ns	
Data Hold Time	twhox	tDH	0	_	0	_	ns	5
Write Recovery Time	twhax	twR	0	_	0	_	ns	2
MUX Control Recovery Time	twhvsx	tvsR	0	_	0		ns	
Write High to Output Low Z	twhax	tWLZ	5	_	5	_	ns	6
Write Low to Output High Z	twlqz	twHZ	0	15	0	15	ns	6

NOTES:

- 1. A write cycle starts at the latest transition of E1 low, W low, or E2 high. A write cycle ends at the earliest transition of E1 high, W high, or E2 low.
- 2. Write must be high for all address and V/S transitions.
- 3. If W goes low coincident with or prior to E1 low or E2 high the outputs will remain in a high-impedance state.
- 4. E1 in the timing diagrams represents both E1 and E2 with E1 asserted low and E2 asserted high.
- 5. During this time the output pins may be in the output state. Signals of opposite phase must not be applied to the outputs at this time.
- 6. Transition is measured ±500 mV from steady-state voltage with load of Figure 1B. This parameter is sampled and not 100% tested. At any given voltage and temperature, tE1HQZ max is less than tE1LQX min, tE2LQZ max is less than tE2HQX min, and tGHQZ max is less than tGLQX min for a given device and from device to device.

WE INITATED WRITE CYCLE



WRITE CYCLE TIMING, CHIP ENABLE INITIATED (See Note 1)

	Syn	Symbol		MCM56824-25		MC56824-35		
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tavav	twc	25	_	35	_	ns	
Address Setup Time	tAVE1L tAVE2H	t _{AS}	0	_	0	_	ns	2
MUX Control Setup Time	tVSVE1L tVSVE2H	tvss	0		0		ns	2
Address Valid to End of Write	tAVE1H tAVE2L	tAW	20	_	30	_	ns .	2
MUX Control Valid to End of Write	tVSVE1H tVSVE2L	tvsw	20	_	30	_	ns	2
Chip Enable to End of Write	tE1LE1H tE2HE2L	tcw	15	_	20		ns	2, 3
Data Valid to End of Write	[‡] DVE1H [‡] DVE2L	tDW	10	_	15	_	ns	2
Data Hold Time	tE1HDX tE2LDX	tDH	0		0		ns	2, 4
Write Recovery Time	tE1HAX tE2LAX	twR	0	_	0	_	ns	2
MUX Control Recovery Time	tE1HVSX tE2LVSX	tvsr	0	_	0	_	ns	2

NOTES:


- 1. A write cycle starts at the latest transition of E1 low, W low, or E2 high. A write cycle ends at the earliest transition of E1 high, W high, or E2 low.

 2. ET in the timing diagrams represents both ET and E2 with ET asserted low and E2 asserted high.


 3. If W goes low coincident with or prior to ET low or E2 high the outputs will remain in a high-impedance state.

 4. During this time the output pins may be in the output state. Signals of opposite phase must not be applied to the outputs at this time.


E1 OR E2 INITIATED WRITE CYCLE



MCM56824 DSPRAM Multiplexed Vector/Scalar Address Maps



MCM56824 8Kx24 DSPRAM Used in Typical Application



ORDERING INFORMATION (Order by Full Part Number)

<u>MÇM</u>	<u>56824</u>	XХ	XX .	
Motorola Memory Prefix				Speed (25 = 25 ns, 35 = 35 ns)
Part Number		L		Package (FN = PLCC)

Full Part Numbers: MCM56824FN25 MCM56824FN35

MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Product Preview DSPRAM™ 8K×24 Bit Fast Static BAM

The MCM56824A is a 196,608 bit static random access memory organized as 8,192 words of 24 bits, fabricated using Motorola's high-performance silicon-gate CMOS technology. The device integrates an 8Kx24 SRAM core with multiple chip enable inputs, output enable, and an externally controlled single address pin multiplexer. These functions allow for direct connection to the Motorola DSP56001 Digital Signal Processor and provide a very efficient means for implementation of a reduced parts count system requiring no additional interface logic.

The availability of multiple chip enable (Ē1 and E2) and output enable (Ē) inputs provides for greater system flexibility when multiple devices are used. With either chip enable input unasserted, the device will enter standby mode, useful in low-power applications. A single on-chip multiplexer selects A12 or X/Y as the highest order address input depending upon the state of the V/S control input. This feature allows one physical static RAM component to efficiently store program and vector or scalar operands by dynamically repartitioning the RAM array. Typical applications will logically map vector operands into upper memory with scalar operands being stored in lower memory. By connecting DSP56001 address A15 to the VECTOR/SCALAR (V/S) MUX control pin, such partitioning can occur with no additional components. This allows efficient utilization of the RAM resource irrespective of operand type. See application diagrams at the end of this document for additional information.

Multiple power and ground pins have been utilized to minimize effects induced by output noise.


The MCM56824A is available in a 52 pin plastic leaded chip-carrier (PLCC).

- Single 5 V ±10% Power Supply
- Fast Access and Cycle Times: 20/25/35 ns Max
- · Fully Static Read and Write Operations
- Equal Address and Chip Enable Access Times
- Single Bit On-Chip Address Multiplexer
- · Active High and Active Low Chip Enable Inputs
- Output Enable Controlled Three State Outputs
- High Board Density PLCC Package
- Low Power Standby Mode
- Fully TTL Compatible

MCM56824A



PIN ASSIGNMENT




·
A0-A11 Address Inputs
A12, X/
V/S Address Multiplexer Control
W Write Enable
E1, E2 Chip Enable
G Output Enable
DQ0-DQ23 Data Input/Output
VCC +5 V Power Supply
VSS Ground

PIN NAMES

DSPRAM is a trademark of Motorola, Inc.

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

BLOCK DIAGRAM



TRUTH TABLE

Ē1	E2	G	W	V/S	Mode	Supply Current	I/O Status
Н	Х	Х	Х	Х	Not Selected	ISB	High-Z
Х	L	Х	Х	Х	Not Selected	ISB	High-Z
L	Н	Н	Н	Х	Output Disable	lcc	High-Z
L	Н	L	н	Н	Read Using X/Y	lcc	Data Out
L	Н	L	Н	L	Read Using A12	lcc	Data Out
L	Н	Х	L	Н	Write Using X∕₹	lcc	Data In
L	Н	Х	L	L	Write Using A12	lcc	Data In

NOTE: X=don't care.

ABSOLUTE MAXIMUM RATINGS (Voltages Referenced to VSS=0 V)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	-0.5 to +7.0	٧
Voltage Relative to V _{SS}	V _{in} , V _{out}	-0.5 to V _{CC} +0.5	٧
Output Current (per I/O)	lout	±20	mA
Power Dissipation (T _A =70°C, V _{CC} =5 V, t _{AVAV} =50 ns)	PD	1.75	W
Temperature Under Bias	T _{bias}	-10 to +85	°C
Operating Temperature	TA	0 to +70	°C
Storage Temperature	T _{stg}	-55 to +125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exeeded. Functional operation should be restricted to RECOMMENDED OPERAT-ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability. This device contains circuitry to protect against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is assumed to be in a test socket or mounted on a printed circuit board with at least 300 LFPM of transverse air flow being maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } +70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS}=0 V)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
Input High Voltage	VIH	2.2	3.0	V _{CC} +0.3	٧
Input Low Voltage	VIL	-0.5*	0.0	0.8	٧

^{*}V_{IL}(min) = -3.0 V ac (pulse width ≤20 ns)

DC CHARACTERISTICS

Parameter		Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})		lkg(i)	_	±1.0	μА
Output Leakage Current ($\overline{G} = V_{IH}$, $\overline{E1} = V_{IH}$, $E2 = V_{IL}$, $V_{out} = 0$ to V_{CC})		lkg(O)	_	±1.0	μА
AC Supply Current (\overline{G} = V_{IH} , $\overline{E1}$ = V_{IL} , $E2$ = V_{IH} , I_{out} = All Other Inputs $\geq V_{IL}$ = 0.0 V and $V_{IH} \geq$ 3.0 V)	= 0 mA, MCM56824A-20 Cycle Time: ≥20 ns MCM56824A-25 Cycle Time: ≥25 ns MCM56824A-35 Cycle Time: ≥35 ns	ICCA	_ _ _	280 250 180	mA
Standby Current (E1 = VIH, E2 = VIL, All Inputs = VIL of	or VIH)	ISB1	_	15	mA
CMOS Standby Current (E1 ≥ V _{CC} -0.2 V, E2 ≤ 0.2 V,	CMOS Standby Current (E1 ≥ V _{CC} -0.2 V, E2 ≤ 0.2 V, All Inputs ≥ V _{CC} -0.2 V or ≤ 0.2 V)		_	10	mA
Output Low Voltage (I _{OL} = +8.0 mA)		VOL	_	0.4	V
Output High Voltage (IOH = -4.0 mA)		VOH	2.4		٧

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T_A = 25°C, Periodically Sampled Rather Than 100% Tested)

Parameter		Symbol	Typical	Max	Unit
Input Capacitance	All Pins Except DQ0-DQ23	Cin	4	6	pF
Input/Output Capacitance	DQ0-DQ23	C _{I/O}	6	8	рF

AC TEST LOADS




FIGURE 1A




FIGURE 1B

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to +70°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level 1.5 V	Output Timing Reference Level
Input Pulse Levels	Output Load See Figure 1A Unless Otherwise Noted
Input Rise/Fall Time	


READ CYCLE TIMING (See Notes 1, 2, 3)

_	Syn	nbol	MCM56	824A-20	MCM56824A-25		MC56824A-35		J	l
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	tavav	tRC	20	I –	25	_	35	_	ns	
Address Access Time	tAVQV	t _{AA}	_	20		25	_	35	ns	
MUX Control Valid to Output Valid	tvsvqv	t _{AA}	_	20	_	25	_	35	ns	
Chip Enable to Output Valid	tE1LQV tE2HQV	tAC1 tAC2	_	20	_	25	_	35	ns	4
Output Enable to Output Valid	tGLQV	tOE	_	8	_	10	_	15	ns	
Output Active from Chip Enable	tE1LQX tE2HQX	tCLZ	2	_	2	_	0	_	ns	4, 5
Output Active from Output Enable	¹ GLQX	tolz	0	_	0		0	_	ns	5
Output Hold from Address Change	tAXQX	tOH	4		5	_	5		ns	
Output Hold from MUX Control Change	tvsxqx	tvsoH	4	_	5	_	5	_	ns	
Chip Enable to Output High Z	tE1HQZ tE2LQZ	tchz	0	10	0	15	0	15	ns	4, 5
Output Enable High to Output High Z	tGHQZ	tonz	0	8	0	15	0	15	ns	5

NOTES:

- 1. A read cycle is defined by \overline{W} high.
- 2. All read cycle timings are referenced from the last valid address or vector/scalar transition to the first address or vector/scalar transition.
- Addresses valid prior to or coincident with ET going low or E2 going high.
 ET in the timing diagrams represents both ET and E2 with ET asserted low and E2 asserted high.
- 5. Transition is measured ±500 mV from steady-state voltage with load of Figure 1B. This parameter is sampled and not 100% tested. At any given voltage and temperature, te 1HQZ max is less than te 1LQX min, te 2LQZ max is less than te 2HQX min, and to HQQZ max is less than tGLQX min for a given device and from device to device.

READ CYCLE




WRITE CYCLE TIMING (Write Enable Initiated, See Note 1)

_	Syn	nbol	MCM56	824A-20	MCM56824A-25		MC56824A-35			
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tavav	twc	20	_	25	_	35	_	ns	
Address Setup Time	tAVWL	t _{AS}	0	_	0	_	0	_	ns	2
MUX Control Setup Time	tvsvwl	tvss	0	_	0	_	0	_	ns	
Address Valid to End of Write	tAVWH	tAW	15	_	20	_	30	_	ns	
MUX Control Valid to End of Write	tvsvwh	tvsw	15		20	_	30		ns	
Write Pulse Width	tWLWH	tWP	15	_	15	_	20	_	ns	3
Write Enable to Chip Enable Disable	tWLE1H tWLE2L	tcw	15	_	15	_	20	_	ns	3, 4
Chip Enable to End of Write	tE1LWH tE2HWH	tcw	15	_	15	_	20	_	ns	3, 4
Data Valid to End of Write	†DVWH	tDW	8	_	10	_	15		ns	
Data Hold Time	twhox	tDH	0	_	0	_	0	_	ns	5
Write Recovery Time	twhax	twR	0	_	0	_	0	_	ns	2
MUX Control Recovery Time	twhvsx	tvsR	0	_	0	_	0	_	ns	
Write High to Output Low Z	twhax	tWLZ	4	_	5	_	5	_	ns	6
Write Low to Output High Z	twLQZ	twHZ	0	15	0	15	0	15	ns	6

NOTES:

- 1. A write cycle starts at the latest transition of ET low, W low, or E2 high. A write cycle ends at the earliest transition of E1 high, W high, or E2 low.
- 2. Write must be high for all address transitions.
- 3. If W goes low coincident with or prior to $\overline{E1}$ low or E2 high the outputs will remain in a high-impedance state.
- 4. E1 in the timing diagrams represents both E1 and E2 with E1 asserted low and E2 asserted high.
- 5. During this time the output pins may be in the output state. Signals of opposite phase must not be applied to the outputs at this time.
- 6. Transition is measured ±500 mV from steady-state voltage with load of Figure 1B. This parameter is sampled and not 100% tested. At any given voltage and temperature, te1HQZ max is less than te1LQX min, te2LQZ max is less than te2HQX min, and tgHQZ max is less than tgLQX min for a given device and from device to device.

WE INITATED WRITE CYCLE



MOTOROLA MEMORY DATA


WRITE CYCLE TIMING (Chip Enable Initiated, See Note 1)

	Syn	nbol	MCM56	824A-20	MCM56	824A-25	MC568	24A-35		
Parameter	Standard Alternate		Min	Max Min		Max	Min Max		Unit	Notes
Write Cycle Time	tavav	twc	20	_	25	_	35	_	ns	
Address Setup Time	tAVE1L tAVE2H	t _{AS}	0	_	0	_	0	_	ns	2
MUX Control Setup Time	tVSVE1L tVSVE2H	tvss	0	_	0	_	0		ns	2
Address Valid to End of Write	tAVE1H tAVE2L	tsw	15	_	20	_	30	_	ns	2
MUX Control Valid to End of Write	tVSVE1H tVSVE2L	tvsw	15	_	20	_	30	_	ns	2
Chip Enable to End of Write	tE1LE1H tE2HE2L	tcw	12	_	15	_	20	_	ns	2, 3
Data Valid to End of Write	tDVE1H tDVE2L	tDW	8	_	10	_	15	_	ns	2
Data Hold Time	tE1HDX tE2LDX	tDH	0	_	0	_	0	_	ns	2, 4
Write Recovery Time	tE1HAX tE2LAX	twR	0	_	0	_	0	_	ns	2
MUX Control Recovery Time	tE1HVSX tE2LVSX	tvsr	0	_	0	_	0		ns	2


NOTES:

- 1. A write cycle starts at the latest transition of \$\overline{E1}\$ low, \$\overline{W}\$ low, or \$\overline{E2}\$ high. A write cycle ends at the earliest transition of \$\overline{E1}\$ high, \$\overline{W}\$ high, or \$\overline{E2}\$ low.
- 2. $\overline{E1}$ in the timing diagrams represents both $\overline{E1}$ and E2 with $\overline{E1}$ asserted low and E2 asserted high.
- 3. If W goes low coincident with or prior to E1 low or E2 high the outputs will remain in a high-impedance state.
- 4. During this time the output pins may be in the output state. Signals of opposite phase must not be applied to the outputs at this time.


E1 OR E2 INITIATED WRITE CYCLE




MCM56824A DSPRAM Multiplexed Vector/Scalar Address Maps



MCM56824A 8Kx24 DSPRAM Used in Typical Application



ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers: MCM56824AFN20 MCM56824AFN25 MCM56824AFN35

MOTOROLA MEMORY DATA

MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Advanced Information

$32K \times 9$ Bit Synchronous Dual I/O Fast Static RAM with Parity Checker

The MCM62110 is a 294,912 bit synchronous static random access memory organized as 32,768 words of 9 bits, fabricated using Motorola's high-performance silicon-gate CMOS technology. The device integrates a 32K x 9 SRAM core with advanced peripheral circuitry consisting of address registers, two sets of input data registers, two sets of output latches, active high and active low chip enables, and a parity checker. The RAM checks odd parity during RAM read cycles. The data parity error ($\overline{\text{DPE}}$) output is an open drain type output which indicates the result of this check. This device has increased output drive capability supported by multiple power pins. In addition, the output levels can be either 3.3 V or 5 V TTL compatible by choice of the appropriate output bus power supply.

The device has both asynchronous and synchronous inputs. Asynchronous inputs include the processor output enable (\overline{POE}) , system output enable (\overline{SOE}) , and the clock (K).

The address (A0–A14) and chip enable ($\overline{E1}$ and E2) inputs are synchronous and are registered on the falling edge of K. Write enable (\overline{W}), processor input enable ($\overline{P1E}$) and system input enable ($\overline{S1E}$) are registered on the rising edge of K. Writes to the RAM are self-timed.

All data inputs/outputs, PDQ0–PDQ7, SDQ0–SDQ7, PDQP, and SDQP have input data registers triggered by the rising edge of the clock. These pins also have three-state output latches which are transparent during the high level of the clock and latched during the low level of the clock.


This device has a special feature which allows data to be passed through the RAM between the system and processor ports in either direction. This streaming is accomplished by latching in data from one port and asynchronously output enabling the other port. It is also possible to write to the RAM while streaming.

Additional power supply pins have been utilized for maximum performance. The output buffer power (V $_{CCQ}$) and ground pins (V $_{SSQ}$) are electrically isolated from V $_{SS}$ and V $_{CC}$, and supply power and ground only to the output buffers. This allows connecting the output buffers to 3.3 V instead of 5.0 V if desired. If 3.3 V output levels are chosen, the output buffer impedance in the "high" state is approximately equal to the impedance in the "low" state thereby allowing simplified transmission line terminations.


The MCM62110 will be available in a 52 pin plastic leaded chip carrier (PLCC). This device is ideally suited for pipelined systems and systems with multiple data buses and multiprocessing systems, where a local processor has a bus isolated from a common system bus.

- Single 5 V ± 10% Power Supply
- Choice of 5 V or 3.3 V \pm 10% Power Supplies for Output Level Compatibility
- Fast Access and Cycle Times: 15/17/20 ns Max
- Self-Timed Write Cycles
- Clock Controlled Output Latches
- · Address, Chip Enable, and Data Input Registers
- · Common Data Inputs and Data Outputs
- Dual I/O for Separate Processor and Memory Buses
- Separate Output Enable Controlled Three-State Outputs
- Odd Parity Checker during Reads
- Open Drain Output on Data Parity Error (DPE) Allowing Wire-ORing of Outputs
- High Output Drive Capability: 85 pF/Output at Rated Access Time
- High Board Density 52 Lead PLCC Package
- Active High and Low Chip Enables for Easy Memory Depth Expansion

MCM62110



PIN ASSIGNMENT




PIN NAMES

A0-A14	Address Inputs
W	Write Enable
E1 Activ	e Low Chip Enable
	A0-A14 K W E1 Activ E2 Activ PIE Proc SIE S POE Proce SOE Sy: DPE PDQ0-DPQ7 PDQ0-DPQ7 PDQ0-DPQ7 SDQ0-SDQ7 SDQP VCC Output E VSSQ O

All power supply and ground pins must be connected for proper operation of the device. $V_{CC} \ge V_{CCQ}$ at all times including power up.

This document contains information on a new product. Specifications and information herein are subject to change without notice.



FUNCTIONAL TRUTH TABLE (See Notes 1 and 8)

w	PIE	SIE	POE	SOE	Mode	Memory Subsystem Cycle	PDQ0-PDQ7, PDQP Output	SDQ0-SDQ7, SDQP Output	DPE	Notes
1	1	1	0	1	Read	Processor Read	Data Out	High-Z	Parity Out	2, 3
1	1	1	1	0	Read	Copy Back	High-Z	Data Out	Parity Out	2, 3
1	1	1	0	0	Read	Dual Bus Read	Data Out	Data Out	Parity Out	2,3
1	Х	Х	1	1	Read	NOP	High-Z	High-Z	1	
Х	0	0	Х	X	N/A	NOP	High-Z	High-Z	1	4
0	0	1	1	1	Write	Processor Write Hit	Data In	High-Z	1	5
0	1	0	1	1	Write	Allocate	High-Z	Data In	1	
0	0	1	1	0	Write	Write Through	Data In	Stream Data	1	6
0	1	0	0	1	Write	Allocate With Stream	Stream Data	Data In	1	6
1	0	1	1	0	N/A	Cache Inhibit Write	Data In	Stream Data	1	6
1	1	0	0	1	N/A	Cache Inhibit Read	Stream Data	Data In	1	6
0	1	1	Х	Х	N/A	NOP	High-Z	High-Z	1	4
Х	0	1	0	0	N/A	Invalid	Data In	Stream	1	7
Х	0	1	0	1	N/A	Invalid	Data In	High-Z	1	7
Х	1	0	0	0	N/A	Invalid	Stream	Data In	1	7
X	1	0	1	0	N/A	Invalid	High-Z	Data In	1	7

NOTES:

- 1. A '0' represents an input voltage ≤ V_{IL} and a '1' represents an input voltage ≥ V_{IH}. All inputs must satisfy the specified setup and hold times for the falling or rising edge of K. Some entries in this truth table represent latched values. This table assumes that the chip is selected (i.e., E1 = 0 and E2 = 1) and V_{CC} current is equal to I_{CCA}. If this is not true, the chip will be in standby mode, the V_{CC} current will equal I_{SB1} or I_{SB2} DPE will default to 1 and all RAM outputs will be in High-Z. Other possible combinations of control inputs not covered by this note or the table above are not supported and the RAMs behavior is not specified.
- 2. A read cycle is defined as a cycle where data is driven on the internal data bus by the RAM.
- 3. DPE is registered on the rising edge of K at the beginning of the following clock cycle
- 4. No RAM cycle is performed.
- A write cycle is defined as a cycle where data is driven onto the internal data bus through one of the data I/O ports (PDQ0-PDQ7 and PDQP or SDQ0-SDQ7 and SPDQ), and written into the RAM.
- 6. Data is driven on the internal data bus by one I/O port through its data input register and latched into the data output latch of the other I/O port.
- 7. Data contention will occur.
- 8. If either IE signal is sampled low on the rising edge of clock, the corresponding OE is a don't care, and the corresponding outputs are High-Z.

5

Parity Scheme	DPE
E1 = V _{IH} and/or E2 = V _{IL}	1
RAMP = RAM0 ⊕ RAM1 ⊕ ⊕ RAM7	1
RAMP ≠ RAM0 ⊕ RAM1 ⊕ ⊕ RAM7	0

NOTE: RAMP, RAMO, RAM1..., refer to the data that is present on the RAMs internal bus, not necessarily data that resides in the RAM array. DPE is always delayed one clock, and is registered on the rising edge of K at the beginning of the following clock cycle (see AC CHARACTERISTICS).

ABSOLUTE MAXIMUM RATINGS (Voltages referenced to VSS = VSSQ = 0 V)

Rating	Symbol	Value	Unit
Power Supply	Vcc	- 0.5 to 7.0	V
Voltage Relative to VSS/VSSQ for Any Pin Except VCC and VCCQ	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	V
Output Current (per I/O)	lout	± 20	mA
Power Dissipation (T _A = 70°C)	PD	1.2	w
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperature	T _{stg}	- 55 to + 125	°C


NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions to taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established.

This device contains circuitry that will ensure the output devices are in High-Z at power up.

CAPACITIVE LOAD EQUIVALENT RESISTANCE



85 pF load is equivalent to a 50 Ω termination

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, V_{CCQ} = 5.0 \text{ V} \text{ or } 3.3 \text{ V} \pm 10\%, T_A = 0 \text{ to } + 70^{\circ}\text{C}, \text{Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS} = V_{SSO} = 0 V)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	V _{CC}	4.5	5.0	5.5	٧
Output Buffer Supply Voltage (5.0 V TTL Compatible) (3.3 V 50 Ω Compatible)	Vccq	4.5 3.0	5.0 3.3	5.5 3.6	V
Input High Voltage	VIH	2.2	3.0	V _{CC} + 0.3	V
Input Low Voltage	VIL	-0.5*	0.0	0.8	V

^{*} V_{IL} (min) = 3.0 V ac (pulse width ≤ 20 ns)

DC CHARACTERISTICS

Parameter	Symbol	Min	Тур	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	l _{lkg(l)}	_	_	± 1.0	μА
Output Current $(\overline{G} = V_{ H})$	likg(O)	_	_	± 1.0	μА
AC Supply Current ($\overline{SOE} = \overline{POE} = V_{ L}$, All Inputs = $V_{ L}$ or $V_{ H}$, $V_{ L}$ = 0.0 V and $V_{ H} \ge 3.0$ V, I_{out} = 0 mA, MCM62110-15: t_{KHKH} = 15 ns MCM62110-15: t_{KHKH} = 17 ns MCM62110-20: t_{KHKH} = 20 ns	ICCA	=	220 210 200	250 250 250	mA
TTL Standby Current (V _{CC} = Max, E1 = V _{IH} or E2 = V _{IL})	I _{SB1}	_	_	40	mA
CMOS Standby Current (V_{CC} = Max, f = 0 MHz, $\overline{E1}$ = V_{IH} or E2 = V_{IL} , $V_{In} \le V_{SS} + 0.2$ V or $\ge V_{CC} - 0.2$ V)	I _{SB2}	-	_	30	mA
Output Low Voltage (I _{OL} = + 8.0 mA, $\overline{\text{DPE}}$: I _{OL} = +23.0 mA)	VOL	_	_	0.4	V
Output High Voltage (IOH = - 4.0 mA)	VOH	2.4		_	٧

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T_A = 25°C, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Тур	Max	Unit
Input Capacitance (all Pins Expect I/Os)	c _{in}	2	3	pF
Input/Output Capacitance (PDQ0-PDQ7, SDQ0-SDQ7, PDQP, SDQP)	C _{I/O}	6	7	pF
Data Parity Error Output Capacitance (DPE)	C _{out(DPE)}	6	7	pF

AC TEST LOADS




Figure 1A Figure 1B Figure 1C

7

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, V_{CCQ} = 5.0 \text{ V} \text{ or } 3.3 \text{ V} \pm 10\%, T_A = 0 \text{ to } + 70^{\circ}\text{C}, \text{Unless Otherwise Noted})$

Input Timing Measurement Reference Level 1.5 V	Output Measurement Timing Level 1.5 V
Input Pulse Levels 0 to 3.0 V	Output Load See Figure 1A Unless Otherwise Noted
Input Rise/Fall Time	


Read Cycle (See Note 1)

	Symbol	MCM62110-15		MCM62110-17		MCM62110-20			
Parameter		Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Time Clock High to Clock High	tKHKH	15	-	17	_	20	_	ns	2
Clock Low Pulse Width	†KLKH	5	_	5	_	5	_	ns	
Clock High Pulse Width	[†] KHKL	7	_	7	_	7	_	ns	
Clock Access Time Clock Low to Output Valid	[†] KLQV	_	15	_	17		20	ns	3, 4
Clock High to DPE Valid	^t KHDPEV		8	_	9		10	ns	5
Clock High to Output Valid	t _{KHQV}		8		9		10	ns	4, 3
Clock (K) High to Output Low Z After Write	^t KHQX1	8		8	_	8	_	ns	
Output Hold from Clock High	tKHQX2	5		5		5		ns	4, 7
Clock High to Q High-Z $(\overline{E1})$ or E2 = False)	^t KHQZ	_	8	_	9	_	10	ns	7
Setup Times: A W E1, E2 PIE SIE POE SOE SOE	tavkl twhkh tevkl tpiehkh tsiehkh tpoevkh tsoevkh	2.5	_	2.5		2.5	_	ns	8 8
Hold Times: A W E1, E2 PIE SIE POE SOE SOE	tklax tkhwx tklex tklex tkhpiex tkhsiez tkhpoex tkhsoex	2	_	2	_	2		ns	8 8
Output Enable High to Q High-Z	^t POEHQZ ^t SOEHQZ	0	8	0	9	0	9	ns	7
Output Hold from Output Enable High	^t POEHQX ^t SOEHQX	5	_	5	_	5	_	ns	7
Output Enable Low to Q Active	[†] POELQX [†] SOELQX	0	_	0	_	0	_	ns	7
Output Enable Low to Output Valid	^t POELQV ^t SOELQV	_	6	_	7	_	8	ns	

NOTES:

- 1. A read is defined by $\overline{\boldsymbol{W}}$ high for the setup and hold times.
- 2. All read cycle timing is referenced from K, SOE, or POE.
- 3. Access time is controlled by t_{KLQV} if the clock low pulse width is less than $(t_{KLQV} t_{KHQV})$; otherwise it is controlled by KHQV.
- 4. K must be at a high level for outputs to transition.
- 5. DPE is valid exactly one clock cycle after the output data is valid.
- 6. Transition is measured ± 500 mV from steady-state voltage with output load of Figure 1B. This parameter is sampled and not 100% tested. At any given voltage and temperature, t_{KHQZ} is less than t_{KHQX}, t_{POEHQZ} is less than t_{POELQX} for a given device, and t_{SOEHQZ} is less than t_{SOELQX} for a given device.
- 7. These read cycle timings are used to guarantee proper parity operation only.

READ CYCLE (See Note)



- NOTES: 1. $\overline{\text{DPE}}$ is valid exactly one clock cycle after the output data is valid.
 - 2. Access time is controlled by t_{KLQV} if the clock low pulse width is less than $(t_{KLQV} t_{KHQV})$; otherwise it is controlled by t_{KHQV} .


WRITE CYCLE (See Note 1)

		MCM62110-15		MCM62110-17		MCM62110-20			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Times	†KHKH	15	_	17	_	20	_	ns	2
Clock Low Pulse Width	^t KLKH	5	_	5	_	5	_	ns	
Clock High Pulse Width	^t KHKL	_	7		7		7	ns	i
Clock High to Output High-Z ($\overline{W} = V_{ L}$ and $\overline{SIE} = \overline{PIE} = V_{ H}$)	^t KHQZ	_	8	_	9	_	10	ns	3, 4
Setup Times: A W E1, E2 PIE SIE SDQ0-SDQ7, SDQP, PDQ0-PDQ7, PDQP	TAVKL TWLKH TEVKL TPIEVKH TSIEVKH TDVKH	2.5	_	2.5		2.5	_	ns	
Hold Times: A W E1, E2 PIE SIE SDQ0-SDQ7, SDQP, PDQ0-PDQ7, PDQP	[†] KLAX [†] KHWX [†] KLEX [†] KHPIEX [†] KHSIEX [†] KHDX	2	_	2		2		ns	
Write with Streaming (PIE = SOE = V _{IL} or SIE = POE = V _{IL}) Clock High to Output Valid	[†] KHQV	_	8		8		8	ns	5
Output Enable High to Q High-Z	[†] POEHQZ [†] SOEHQZ	0	8	0	9	0	9	ns	6
Output Hold from Output Enable High	[†] POEHQX [†] SOEHQX	5	_	5	_	5	_	ns	
Output Enable Low to Q Active	[†] POELQX [†] SOELQX	0	_	0	_	0	_	ns	6
Output Enable Low to Output Valid	[†] POELQV †SOELQV		6		7	_	8	ns	

NOTES

- 1. A write is performed with $\overline{W} = V_{|L}$, $\overline{E1} = V_{|L}$, $\overline{E2} = V_{|L}$ for the specified setup and hold times and either $\overline{P1E} = V_{|L}$ or $\overline{S1E} = V_{|L}$. If both $\overline{P1E} = V_{|L}$ and $\overline{S1E} = V_{|L}$ and $\overline{S1E} = V_{|L}$ and $\overline{S1E} = V_{|L}$, then this is treated like a NOP and no write is performed.
- 2. All write cycle timings are referenced from K.
- 3. K must be at a high level for the outputs to transition.
- 4. Transition is measured ± 500 mV from steady-state voltage with output load of Figure 1B. This parameter is sampled and not 100% tested. At any given voltage and temperature, t_{KHQZ} is less than t_{KHQX} for a given device.
- 5. A write with streaming is defined as a write cycle which writes data from one data bus to the array and outputs the same data onto the other data bus.
- 6. Transition is measured ±500 mV from steady-state voltage with output load of Figure 1B. This parameter is sampled and not 100% tested. At any given voltage and temperature, t_{KHQZ} is less than t_{KHQX}, t_{POEHQZ} is less than t_{POELQX} for a given device, and t_{SOEHQZ} is less than t_{SOEHQZ} for a given device.

WRITE THROUGH — READ — WRITE (See Note)



NOTE: $\overline{\text{DPE}}$ is valid exactly one clock cycle after the output data is written.


STREAM CYCLE (See Note 1)

		MCM6	2110-15	мсм62	2110-17	MCM62	2110-20		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Stream Cycle Time	t _{KHKH}	15	_	17	_	20	_	ns	2
Clock Low Pulse Width	t _{KLKH}	5	_	5	_	5	_	ns	
Clock High Pulse Width	†KHKL	7	_	7	_	7		ns	
Stream Access Time	^t KHQV	_	8	_	8	_	8	ns	
Setup Times: A	tavkl twhkh tevkl tpievkh tsievkh tdvkh	2.5		2.5		2.5		ns	
Hold Times: A	tklax tkhwx tklex tkhpiex tkhsiex tkhdx	2	_	2		2	_	ns	
Output Enable High to Q High-Z	^t POEHQZ ^t SOEHQZ	0	8	0	9	0	9	ns	4
Output Enable Low to Q Active	[†] POELQX [†] SOELQX	0	_	0	_	0	_	ns	4
Output Enable Low to Output Valid	[†] POELQV †SOELQV	_	6		7		8	ns	

NOTES:


- 1. A stream cycle is defined as a cycle where data is passed from one data bus to the other data bus.
- 2. All stream cycle timing is referenced from K.
- 3. Transition is measured ±500 mV from steady-state voltage with output load of Figure 1B. This parameter is sampled and not 100% tested. At any given voltage and temperature, tpOEHQZ is less than tpOELQX, tsOEHQZ is less than tsOELQX, and tkHQZ is less than tkHQX for a given device.

STREAM CYCLE (See Note)



NOTE: $\overline{\text{DPE}}$ is valid exactly one clock cycle after the output data is valid.

ORDERING INFORMATION (Order by Full Part Number)



Product Preview

$16K \times 16$ Bit Synchronous Static RAM With Self Timed Write

The MCM62157 is a 262,144 bit synchronous static random access memory designed to provide a high-performance cache for the SPARC™ family of microprocessors. This device meets or exceeds all functional characteristics of the CY7C157 16K x 16 SRAM, and includes two chip enables and a JEDEC-approved, high-performance pin out. It is organized as 16,384 words of 16 bits, fabricated using Motorola's high-performance silicon-gate CMOS technology. The device integrates input registers, high speed SRAM, and high drive capability outputs onto a single monolithic circuit for reduced parts count implementation of cache data RAM applications.

Synchronous design allows precise cycle control with the use of an external clock (K). CMOS circuitry reduces the overall power consumption of the integrated functions for greater reliability.


Output Enable (\overline{G}) is an asynchronous control input. Addresses (AO-A13) and chip select inputs (SE, \overline{SE}) are sampled through positive-edge-triggered, noninverting registers on the rising edge of the clock input K write Enable $(\overline{W0}$ and $\overline{W1}$) and Data-In are sampled on the following edge of K through negative-edge-triggered, noninverting latches.

Write cycles are differentiated from read cycles by the state of $\overline{W0}$ and $\overline{W1}$. This allows one byte to be written while leaving the other byte unchanged.


The MCM62157 will be available in a 52–pin plastic–leaded chip carrier (PLCC). Multiple power and ground pins have been utilized to minimize effects induced by output noise.

- Single 5 V ± 10% Power Supply
- Choice of 5 V or 3.3 V Power Supplies for Output Buffers
- Separate Write Enables for Upper/Lower Bytes
- Fast Access Times: 15/17/24 ns Max
- Internal Input Registers (Address, Control, Data)
- Internally Self-Timed Write Cycle
- · Output Enable Controlled Three-State Outputs
- Common Data Inputs and Data Outputs
- High Output Drive Capability: 85 pF per I/O
- High Board Density 52 PLCC Package
- · Active High and Low Chip Select Inputs for Easy Depth Expansion

MCM62157



PIN ASSIGNMENT



A0-A13	Address Inputs
K	Clock
W0, W1	Write Enable
G	Output Enable
SE, SE	Chip Selects
DQ0-DQ15	Data Input/Output
V _{CC} +	5 V Power Supply
VCCQ Output Br	uffer Power Supply

PIN NAMES

All power supply and ground pins must be connected for proper operation of the device. $V_{CC} \ge V_{CCQ}$ at all times including power in

 VSS
 Ground


 VSSQ
 Output Ground

 NC
 No Connection

CY7C157 is a part number for a Cypress FSRAM. SPARC is a trademark of SPARC International.

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

BLOCK DIAGRAM



TRUTH TABLE (See Notes)

SE	SE	WO	W1	Ğ	К	Input/Output	Operation
L	Х	Х	Х	Х	L-H	High-Z	Deselected
Х	Н	Х	Х	Х	L-H	High-Z	Deselected
Н	L	Х	Х	Н	L-H	High-Z	Selected
Н	L	Н	Н	Н	H–L	High-Z	Read Cycle
Н	L	Н	Н	L	H–L	Data Out	Read Cycle
Н	L	Н	L	Н	H–L	High-Z	Write Upper Byte
Н	L	L	Н	Н	H-L	High-Z	Write Lower Byte
Н	L	L	L	Н	H-L	High-Z	Write Both Bytes
Н	L	L	Х	L	H-L	Low-Z	Undefined
Н	L	Х	L	L	H-L	Low-Z	Undefined

NOTES:

- All address and chip select inputs must meet set-up and hold times for all low to high transitions of clock (K). Write W0 and W1 inputs must meet set-up and hold times for all high to low transitions of clock (K).
- During a Write cycle, G must be high before the input data required setup time and held high throughout the data hold time.

ABSOLUTE MAXIMUM RATINGS (Voltages Referenced to VSS = VSSQ = 0 V)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to + 7.0	٧
Voltage Relative to VSS/VSSQ for Any Pin Except VCC and VCCQ	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	٧
Output Current (per I/O)	l _{out}	± 20	mA
Power Dissipation (T _A = 70°C)	PD	2.0	W
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperature	T _{stq}	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = V_{CCQ} = 5.0 V \pm 10%, T_A = 0 to +70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS} = V_{SSQ} = 0 V)

Parameter	Symbol	Тур	Min	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	5.0	4.5	5.5	٧
Output Buffer Supply Voltage (5.0 V TTL Compatible) (3.3 V 50 Ω Compatible)	Vccq	5.0 3.3	4.5 3.0	5.5 3.6	٧
Input High Voltage	VIH	3.0	2.2	V _{CC} + 0.3	٧
Input Low Voltage	V _{IL}	0.0	- 0.5*	0.8	٧

^{*}V_{IL}(min) = -3.0 V ac (pulse width ≤ 20 ns)

DC CHARACTERISTICS

Parameter	Symbol	Тур	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	l _{lkg(l)}	_	_	± 1.0	μА
Output Leakage Current ($\overline{G} = V_{IH}$, $V_{out} = 0$ to V_{CC})	I _{lkg(O)}		_	± 1.0	μΑ
AC Supply Current (\overline{G} = V _{IH} , I _{OUt} = 0 mA V _{IH} , All Inputs = V _{IL} or V _{IH} V _{IL} = 0 V and V _{IH} , Cycle Time \geq t _{KHKH} min)	ICCA15 ICCA17 ICCA24	310 300 290		360	mA
Standby Current (\overline{SE} = V _{IH} or SE = V _{IL} , All Inputs = V _{IL} and V _{IH} , Cycle Time > t _{KHKH} min)	I _{SB1}	_	_	70	mA
CMOS Standby Current ($\overline{SE} \ge V_{CC} - 0.2 \text{ V}$, SE $\le 0.2 \text{ V}$, All Inputs $\ge V_{CC} - 0.2 \text{ V}$ or $\le 0.2 \text{ V}$, Cycle Time $> t_{KHKH}$ min)	ISB2	_	_	40	mA
Output Low Voltage (I _{OL} = + 8.0 mA)	VOL	_	_	0.4	٧
Output High Voltage (I _{OH} = -4.0 mA)	VOH		2.4	_	٧

NOTE: Good decoupling of the local power supply should always be used.

$\textbf{CAPACITANCE} \text{ (f = 1.0 MHz, dV = 3.0 V, T}_{\mbox{A}} = 25^{\circ}\mbox{C, Periodically Sampled Rather Than 100\% Tested)}$

Parameter	Symbol	Тур	Max	Unit
Input Capacitance (All Pins Except DQ0–DQ8)	C _{in}	4	6	pF
Input/Output Capacitance (DQ0-DQ8)	Cout	8	10	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, V_{CCO} = 3.3 \text{ V or } 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } + 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

Input Timing Measurement Reference Level 1.5 V	Output Timing Reference Level 1.5 V
Input Pulse Levels	Output Load See Figure 1A Unless Otherwise Noted
Input Rise/Fall Time	

READ/WRITE CYCLE TIMING (See Notes 1 and 2)

	Syn	nbol	MCM62	2157-15	MCM62157-17		MCM62157-24			
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Clock Control: Cycle Time Clock High Pulse Width Clock Low Pulse Width	tKHKH tKHKL tKLKH	¹ О [‡] НОНО НОН	20 8 8	_	20 8 8	_	30 12 12	_ _ _	ns	
Read Cycles: Clock Access Time Output Enable to Output Valid	[†] KHQV [†] GLQV	^t CHQV	15 —	<u> </u>	_	17 7	_	24 9	ns	
Output Buffer Control: Clock High to Output Low-Z Clock High to Output Change Clock High to Q High-Z Output Enable to Output Active Output Disable to Q High-Z	tkhqx1 tkhqx2 tkhqz tglqx tghqz	^t CHQX	3 5 — 0	— 10 — 7	3 5 — 0		3 5 — 0	 12 9	ns	3
Register Setup Times: Address Data Write Enables Chip Selects	[†] AVKH [†] DVKL [†] WVKL [†] SVKH	[†] AVCH [†] DVCL [†] WLCL	2 3 2 2	_ _ _ _	2 3 2 2	_ _ _	2 3 2 2	_ _ _ _	ns	4
Register Hold Times: Address Data Write Enables Chip Selects	[†] KHAX [†] KLDX [†] KLWX [†] KHSX	[†] CHAX [†] CLDX [†] CLWH	3 2 3 3	_ _ _ _	3 2 3 3		3 2 3 3		ns	4

NOTES:

- A read cycle is defrined by W0 and W1 high for the set-up and hold times. A write cycle is defined by W0 or W1 low for the set-up and hold times.
- 2. All read and write cycle timings are referenced from K or \overline{G} .
- Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B. This parameter is sampled and not 100% tested. At any
 given voltage and temperature, t_{KHOZ} max is less than t_{KLOX1} min for a given device and from device to device.
- 4. This is a synchronous device. All synchronous inputs must meet the specified setup and hold times with stable logic levels for all rising (or falling in the case of \overline{W0} and \overline{W1}) edges of clock (K) when device is selected. To select or deselect the device, both chip selects must be valid at the rising edge of K. Timings for SE and SE are similar.


AC TEST LOADS




Figure 1A

Figure 1B

READ/WRITE CYCLES



ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers— MCM62157FN15 MCM62157FN17 MCM62157FN24

4Kx4 Bit Cache Address Tag Comparator

with System Status Bit Functions

The MCM62350 is a 16.384 bit cache address tag comparator organized as 4096 tags of 4 bits, fabricated using Motorola's high-performance silicon-gate CMOS technology. The device integrates a 4Kx4 SRAM core, an on-board comparator, and special pin functions for tag valid and system status bit applications. These functions allow easy interface to the MC68020 and MC68030 microprocessors, or any other environment where efficient implementation of external cache memory is required. The MC62350 is available in 24 lead plastic DIP and SOJ packages.


The device has a reset (\overline{R}) pin for flash clear of the RAM within two minimum cycles. This function is useful for system initialization. Individual bits within a tag field can be set or cleared via the BSET and BCLR control input pins for valid bit updates.

The MCM62350 has two configurable comparator modes. The comparator can be configured as standard XNOR (exclusive NOR) for address tag comparison, or AOI (AND-OR-Invert) for determining whether specific bits in the 4-bit word are set (for system status bit applications). In addition, the MATCH output can be programmed as true high or true low for potential logic delay savings. The configuration of these modes is accomplished by performing a write cycle with the R pin held low.


- Single 5 V ±10% Power Supply
- · Fast Address to MATCH Time;
- 20/22/25 ns max • Fast Data to MATCH Time; 10/10/12 ns max
- Fast Read of Tag RAM Contents; 22/25/30 ns max
- . Flash Clear of the Tag RAM
- Programmable Active Output Level of MATCH
- Bit Manipulation of Tags via BSET and BCLR Writes
- Configurable Comparator Modes:

XNOR Mode for Address Tag Comparison AOI Mode for System Valid Bit Comparison

BLOCK DIAGRAM



MCM62350



PIN ASSIGNMENT								
A4 [1 •	24	v _{cc}					
A5 [2	23] A3					
A6 [3	22	A2					
A7 [4	21	A1					
A8 [5	20] A0					
A9 [6	19	₽Ā					
A10 [7	18	v _{ss}					
A11 [8	17	DQ3					
Ī₫	9	16	DQ2					
₩d	10	15	DQ1					
BCLR [11	14	DQ0					
BSET	12	13	матсн					
			•					

7

SIGNAL DESCRIPTIONS

A0-A11-ADDRESS INPUTS

The address lines are used for indexing into the tag RAM portion of the chip.

DQ0-DQ3-ADDRESS INPUTS

The data lines are used as input for compare, write, and configuration cycles, and as output for read cycles.

BSET—BIT SET CONTROL INPUT

This control signal is used for ORing data into the tag RAM during BSET write cycles. Independent bits within the tag can be set using the appropriate mask, as indicated in the bit set truth table. The BSET input can also be used to initiate a read cycle.

BCLR—BIT CLEAR CONTROL INPUT

This control signal is used for ANDing the complement of data into the tag RAM during \overline{BCLR} write cycles. Independent

bits within the tag can be cleared using the appropriate mask, as indicated in the bit clear truth table. The BCLR input can also be used to initiate a read cycle (note that at least one of the BSET/BCLR signals must be asserted to trigger a read cycle).

R-RESET (FLASH CLEAR) INPUT

The reset control signal is used to initiate a clear cycle or a configuration cycle.

S—CHIP SELECT

This control signal is used to chip select the device.

W-WRITE ENABLE

The write enable signal is used to initiate write cycles.

MATCH-MATCH (HIT) OUTPUT

This output signal is used to indicate a match of DQ0–DQ3 inputs with the contents of the tag RAM addressed by A0–A11.

FUNCTIONAL TRUTH TABLE

s	W	BCLR	BSET	R	DQ0-DQ3	МАТСН	Cycle
L	Н	Н	Н	Н	Compare Din	Valid	Compare
L	Н	L	Х	Н	Read Dout	Assert	Read
L	Н	Х	L	Н	Read Dout	Assert	Read
L	L	Н	Н	Н	Write Din	Assert	Write
L	L	L	Н	Н	Bit Clear Mask	Assert	BCLR Write
L	L	Н	L	Н	Bit Set Mask	Assert	BSET Write
X	Н	Х	Х	L	High-Z	Assert	Clear (Reset)
L	L	Х	Х	L	Config Din*	Assert	Configuration
Н	Х	Х	Х	Н	High-Z	Assert	Deselect

^{*}DQ2 and DQ3 are don't cares during a configuration cycle.

COMPARATOR BEHAVIORAL TABLE

Туре	DQ0	DQ1	DQ2	DQ3	RAMQ0	RAMQ1	RAMQ2	RAMQ3	MATCH	
XNOR	Q0	Q1	Q2	Q3	Q0	Q1	Q2	Q3	1	L = Low
XNOR	Q0	Q1	Q2	Q3	Q0	Q1	Q2	Q3	0	H = High
AOI	Q0	Q1	Q2	Q3	Q0	Q1	Q2	Q3	1	0 = False
AOI	L	Q1	Q2	Q3	X	Q1	Q2	Q3	1	1 = True
AOI	Н	Q1	Q2	Q3	L	Q1	Q2	Q3	0	X = Don't Ca

BIT CLEAR TRUTH TABLE (See Note)

	. ,	,	
Data In	Initial Stored Data	Final Stored Data	
0 0	0 1	0 1	Bit Unchanged
1	0 1	0 0	Bit Cleared to "Zero"

NOTE: These tables reflect the behavior of single bit positions. The four bits in the tag can all be set or cleared in tandem, or bits within the tag can be independently set or cleared with the appropriate mask.


CONFIGURATION TABLE

DQ0	DQ1	Comparator Type	Match True Level
L	L	XNOR	Low
L	н	XNOR	High
Н	L	AOI	Low
Н	Н	AOI	High

BIT SET TRUTH TABLE (See Note)

Data	Initial	Final	
In	Stored Data	Stored Data	
0	0	0	Bit
	1	1	Unchanged
1	0	1	Bit Set
1	1	1	to "One"

AOI COMPARATOR LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS (Voltages Referenced to VSS = 0 V)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	-0.5 to +7.0	٧
Voltage Relative to V _{SS} for Any Pin Except V _{CC}	V _{in} /V _{out}	-0.5 to V _{CC} +0.5	٧
Output Current MATCH Output I/O Pins, Per I/O	lout	±40 ±20 1.0	mA
Power Dissipation (T _A = 25°C)	PD	1.0	W
Operating Temperature	TA	0 to +70	°C
Storage Temperature	T _{stg}	-55 to +125	°C
Temperature Under Bias	T _{bias}	-10 to +85	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

The power supply (V_{CC}) should be stable for at least 100 µs before operating the device. During this interval, the part will internally configure itself for XNOR compares, with the MATCH output active high. In addition, the memory array of RAM bits will be cleared.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (Referenced to $V_{SS} = 0 V$)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
Input High Voltage	VIH	2.2	_	V _{CC} + 0.3	٧
Input Low Voltage	V _{IL}	-0.5*	_	0.8	٧

^{*}V_{IL} min = -0.5 V dc; V_{IL} min = -3.0 V ac (pulse width ≤20 ns)

DC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs V _{in} = 0 to V _{CC})	l _{lkg(l)}	_	±1.0	μА
Output Leakage Current, Except MATCH Output ($\overline{S} = V_{IH}$, $V_{out} = 0$ to V_{CC})	lkg(O)	_	±1.0	μΑ
AC Supply Current (All Inputs ≈ V _{IL} or V _{IH} , I _{out} = 0 mA, Cycle Time ≥ t _{AVAV} min)	ICCA		140*	mA
Output Low Voltage (I/O Pins: I _{OL} = 8 mA, MATCH Output: I _{OL} = 12.0 mA)	V _{OL}	_	0.4	٧
Output High Voltage (I/O Pins: I _{OH} = -4.0 mA, MATCH Output: I _{OH} = -10.0 mA)	V _{OH}	2.4	_	V

LC active current for the clear cycle exceeds this specification. However, this is a transient phenomenon and will not affect the power dissipation of the device. Good decoupling of the local power supply should always be used.

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T_A = 25°C, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Тур	Max	Unit
Input Capacitance	C _{in}	4	5	pF
I/O Capacitance	Cout	5	7	pF
MATCH Output Capacitance	C _{match}	6	7	pF

AC TEST LOADS




Figure 1a

Figure 1b

Figure 1c

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

Input Timing Measurement Reference Level 1.5 V	Output Timing Measurement Reference Level 1.5 V
Input Pulse Levels	Output Load (I/O Pins) See Figure 1a
Input Rise/Fall Time 5 ns	Output Load (MATCH Output) See Figure 1c


READ CYCLES (See Notes 1 and 2)

Chavastavistis	Symbo	ı	6235	0-18	6235	0-20	6235	0-22	6235	50-25	I I m ia	Nata
Characteristic	Standard	Alternate	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	†AVAV	t _{RC}	20	_	22	_	25	_	30	_	ns	
Address Access Time	tAVQV	tAA	_	20	_	22	_	25	_	30	ns	
Select Access Time	tSLQV	tACS		10	_	11		12	_	15	ns	
BCLR Access Time	tBCLQV	†ABC		20	-	22	_	25	_	30	ns	3
BSET Access Time	tBSLQV	†ABS	_	20	_	22	_	25	—	30	ns	3
Output Hold from Address Change	tAXQX	tОН	0	_	0	_	0	_	0	_	ns	
Select Low to Output Active	tSLQX	^t CSL	5	_	5	_	5	_	5	_	ns	4
BSET/BCLR Low to Output Active	tBSLQX/tBCLQX	^t LZ	7	_	7		10		10	_	ns	4
S High to Output High-Z	tSHQZ	tcsz	_	7	_	8	_	9	_	10	ns	4
BSET/BCLR High to Output High-Z	tBSHQZ/tBCHQZ	^t HZ	_	7	_	8	_	9	_	10	ns	4
BSET/BCLR Low to MATCH Assert	tBSLMX/tBCLMX	tCH	0	15	0	15	0	15	0	18	ns	

NOTES:

- R = V_{IH}, W = V_{IH} continuously during read cycles. One of either BSET or BCLR pins must be asserted low to activate the outputs. The MATCH output becomes asserted when either the BSET or BCLR pin transitions low.
 MATCH assertion is always shown high for distinction between asserted and valid.
- 3. For brevity in signal names, BC is used to represent BCLR transitions, while BS is used to represent BSET transitions.
- 4. Transition is measured ±500 mV from steady state voltage with load of Figure 1b. This parameter is sampled and not 100% tested.

READ CYCLE




COMPARE CYCLE (See Notes 1 and 2)

	Symbo	ol	6235	0-18	6235	0-20	6235	0-22	6235	0-25		
Characteristic	Standard	Alternate	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Compare Cycle Time	†AVAV	tc	20	_	22	_	25	_	30	_	ns	
Address Valid to MATCH Valid	^t AVMV	tACA	_	18	_	20	_	22		25	ns	
BCLR High to MATCH Valid	†BCHMV	†BCCA	_	15		15	_	15	_	18	ns	3
BSET High to MATCH Valid	^t BSHMV	†BSCA	_	15	_	15	_	15	_	18	ns	3
Data Valid to MATCH Valid	^t DVMV	†DCA		10	_	10	_	10	_	12	ns	
S Low to MATCH Valid	^t SLMV	tCSCA	_	12	_	12	_	15	_	18	ns	
MATCH Hold from Address Change	^t AXMX	t _{ACH}	5	_	5	_	5	-	5	-	ns	
MATCH Hold from Data Change	tDXMX	^t DCH	2	_	3	_	3	_	3	_	ns	
S High to MATCH Assert	tSHMX	t _{CH}	0	10	0	10	0	10	0	12	ns	
BCLR High to Output High-Z	†BCHQZ	tBCZ		7	_	8	_	9	_	10	ns	4
BSET High to Output High-Z	tBSHQZ	tBSZ	_	7	_	8	_	9	_	10	ns	4

NOTES:

- \overline{A} = V_{IH}, \overline{W} = V_{IH} continuously during compare cycles.
 MATCH assertion is always shown high for distinction between asserted and valid.
 For brevity in signal names, BC is used to represent \overline{BCLR} transitions, while BS is used to represent \overline{BSET} transitions.
- 4. Transition is measured ±500 mV from steady state voltage with load of Figure 1b. This parameter is sampled and not 100% tested.

COMPARE CYCLE



STANDARD WRITE CYCLE (See Notes 1 and 2)

	Symbol		6235	0-18	6235	0-20	6235	0-22	6235	0-25		
Characteristic	Standard	Alternate	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	†AVAV	twc	20	_	22	_	25		30	_	ns	
Write Pulse Width	twlwh/tslsh twlsh/tslwh	t _{WP}	14	1	16	_	18	-	20	_	ns	
Address Setup to Beginning of Write	^t AVWL ^{/t} AVSL	t _{AS}	0	-	0	_	0	_	0	_	ns	
Address Valid to End of Write	tavwh/tavsh	tAW	14	_	16	_	18	_	20	_	ns	
Data Valid to End of Write	tDVWH/tDVSH	t _{DW}	10	_	10	_	10	_	12	_	ns	
Data Hold from Write End	twhdx/tshdx	tDH	0	_	0	_	0	_	0	_	ns	
Write Low to Output High-Z	twLQZ	twz	_	8		8	_	9	_	10	ns	3, 4
Address Hold from Write End	twhax/tshax	twR	0		0	_	0	_	0		ns	
Write Low to MATCH Assert	tWLMX	tWCH	0	15	0	15	0	15	0	15	ns	4
BSET/BCLR Setup to Beginning of Write	tBSHWL/tBSHSL tBCHWL/tBCHSL	tBSS tBCS	-1	_	-1	_	-1	_	-1	_	ns	
BSET/BCLR Hold Time from Write Start	twlbsx/tslbsx twlbcx/tslbcx	tBSH tBCH	10	_	10		10	_	10		ns	
Write High to MATCH Valid	twhwv	tWCA	_	18	_	20		22	_	25	ns	4
Write High to Output Active	twhqx	tow	3	_	3		5	_	5		ns	3, 4

NOTES:

- 1. A standard write occurs during the overlap of W and S low and BSET and BCLR high. The R pin is high continuously during a write cycle.
- 2. MATCH assertion is always shown high for distinction between asserted and valid.
- 3. Transition is measured ±500 mV from steady state voltage with load of Figure 1b. This parameter is sampled and not 100% tested.
- Both the MATCH output and Q0—Q3 are shown as valid in the W controlled cycle below to convey their timing relative to W. In reality, only
 one of either MATCH or Q0—Q3 can be valid at one time, as determined by BSET and BCLR inputs.

STANDARD WRITE CYCLE (W CONTROLLED) (S CONTROLLED) tavav ^tavav A (ADDRESS) ^tAVSH t_{AVWH} twhax ^tSHAX t_{SLSH} twlsh. S (CHIP SELECT) ^tAVWL t_{AVSL} ^tWLWH t_{SLWH} W (WRITE ENABLE) **tBSHWL** BSET (BIT SET) twlbsx. ^tSLBSX ^tBCHWL **tBSHSL** BCLR (BIT CLEAR) tSLBCX* tWLBCX **tBCHSL** ^tSHDX tWHDX D (DATA IN) DATA VALID DATA VALID - tDVWHtDVSHtWLQZ ^tWHQX HIGH-Z HIGH-Z Q (DATA OUT) tWLMX_ twhwv_ (ASSERTED) MATCH VALID MATCH

MOTOROLA MEMORY DATA

BSET/BCLR WRITE CYCLE (See Notes 1 and 2)


	Symbo	I	6235	50-18	6235	0-20	6235	50-22	62350-25		l	
Characteristic	Standard	Alternate	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	t _{AVAV}	twc	20	_	22	_	25	_	30	_	ns	
Write Pulse Width	twlwh/tslsh twlsh/tslwh	tWP tWP	14	-	16	_	18	_	20	_	ns	
Address Setup to Beginning of Write	tavwl/tavsl	†AS	0	_	0	_	0	_	0	_	ns	
Address Valid to End of Write	tavwh/tavsh	t _{AW}	14	_	16	_	18	_	20	_	ns	
Data Setup to Beginning of Write	tDVWL/tDVSL	tDS	0	_	0	_	-1	_	-1	_	ns	3
Data Hold from Write End	twhdx/tshdx	^t DH	0	_	0	_	0	-	0	_	ns	
Address Hold from Write End	twhax/tshax	twR	0	_	0	_	0	-	0	_	ns	
W Low to MATCH Assert	tWLMX	twch	0	15	0	15	0	15	0	15	ns	
BSET/BCLR Setup to Beginning of Write	tBSLWL/tBSLSL tBCLWL/tBCLSL	tBSS tBCS	-1	_	-1	_	-1	_	-1	_	ns	3
BSET/BCLR Hold Time from Write Start	twlbsx/tslbsx twlbcx/tslbcx	tBSH tBCH	10	_	10	_	10	_	10	_	ns	
Write High to MATCH Valid	twHM∨	twca	_	18	_	20	_	22	_	25	ns	

NOTES:

- 1. A BSET/BCLR write occurs during the overlap of W and S low and BSET or BCLR low. The R pin is high continuously during a write cycle.

 BSET and BCLR write cycles can be W controlled or S controlled. Only two of four possible cycles are shown here for brevity.
- 2. MATCH assertion is always shown high for distinction between asserted and valid.
- 2. White the assettion is always shown high to distinction between assetted and valid.

 3. Data output buffer must be in high-Z prior to start of either BSET or BCLR write cycles. Note that for W controlled cycles, the user must avoid excessive setup time of BSET/BCLR to avoid bus contention. Data must be set up for tp_Wkl/tpVsl time to ensure the data integrity of non-modified bits during BSET/BCLR write cycles. In the event that invalid data is presented for non-modified bits during the BSET/BCLR write, note that is is not possible to recover the original data state by simply presenting valid data before the end of write.




CLEAR CYCLE (See Notes 1 and 2)

	Symbol		62350-18		62350-20		62350-22		62350-25		Unit	
Characteristic	Standard	Alternate	Min	Max	Min	Max	Min	Max	Min	Max	x Unit	Notes
R Low to Inputs Recognized A (Clear Cycle Time) S BSET BCLR D	[†] RLAV [†] RLSV [†] RLBSV [†] RLBCV [†] RLDV	tCR tCR tCR tCR tCR	_	70	_	70	_	70		70	ns	
R Pulse Width	^t RLRH	[†] CLP	20	_	22	_	25	_	30	_	ns	
Read Setup to R Low	twhrl	tRS	5	_	5	_	5	_	5	_	ns	3
Write Hold from R High	^t RHWL	twH	0		0		0	_	0	_	ns	3
R Low to Inputs Don't Care ASSETBECLR D	[†] RLAX [†] RLSX [†] RLBSX [†] RLBCX [†] RLDX	tcx tcx tcx tcx tcx	0				0		0		ns	4
R Low to MATCH Assert	[†] RLMX	tMH	0	15	0	15	0	15	0	18	ns	
R Low to Output High-Z	^t RLQZ	tCZ	_	15	_	15	_	15	_	18	ns	5

NOTES:

- The address, BSET, and BCLR inputs are don't cares during a clear cycle.
 MATCH assertion is always shown high for distinction between asserted and valid.
- 3. The clear cycle is initiated at the falling edge of \overline{R} . The twhell parameters must be satisfied to prevent an undesired configuration cycle.
- "Inputs" for this parameter refers to all inputs except \overline{W} .
- 5. Transition is measured ±500 mV from steady state voltage with load of Figure 1b. This parameter is sampled and not 100% tested.




CONFIGURATION CYCLE (See Notes 1 and 2)

	Symbo	I	6235	0-18	6235	0-20	6235	0-22	6235	0-25		
Characteristic	Standard	Alternate	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
	^t SLSH ^t RLRH	tSP tSP	18	-	20	_	22	_	25	_	ns	3
	^t DVSH ^t DVRH ^t DVWH	t _{DS} t _{DS} t _{DS}	10	_	10	_	10	_	12		ns	
	^t SHDX ^t RHDX ^t WHDX	tDH tDH tDH	0		0		0	_	0	_	ns	
R High Pulse Width	^t RHRL	^t CP	5	-	5		5	_	5	_	ns	
Write Setup to R Low	^t WLRL	tws	5	_	5	_	5	_	5	_	ns	
S Setup to End of Configuration	^t SLWH ^t SLRH	tsws tscs	18	-	20	_	20	_	25	_	ns	4
R Setup to End of Configuration	^t RLWH	^t SR	18	_	20	_	20		25	_	ns	
R Setup to S Low	^t RLSL	tcss	5	_	5	_	5	_	5	_	ns	3
S Setup to Beginning of Write	^t SHWL	twss	0	_	0	_	0	_	0	_	ns	
S High to Output High-Z	^t SHQZ	tHZ		9	_	9		9	_	10	ns	5
W Low to Output High-Z	†WLQZ	t _{HZ}		9		9		9		10	ns	5


NOTES:

- 1. A configuration cycle is performed during the overlap of W low, R low, and S low. Address, DQ2, DQ3, BSET, and BCLR inputs are don't cares during configuration cycles.
- To ensure proper configuration of the device during power up, chip select must be equal to or greater than V_{IH}.
 A valid configuration can be performed with S asserted prior to R and W low transitions. Be aware, however, that array data may be altered under this condition.
- Note that terminating the cycle with \(\overline{R}\) while leaving \(\overline{W}\) and \(\overline{S}\) asserted may cause array data to be altered.
 Transition is measured ±500 mV from steady state voltage with load of Figure 1b. This parameter is sampled and not 100% tested.

CONFIGURATION CYCLE



ORDERING INFORMATION (Order by Full Part Number)



MCM62350J22

MCM62350J22R2

MCM62350J25R2

MCM62350J20

MCM62350J20R2

MCM62350J18R2

MOTOROLA MEMORY DATA

MOTOROLA SEMICONDUCTOR TECHNICAL DATA

4Kx4 Bit Cache Address Tag Comparator

with System Status Bit Functions

The MCM62351 is a 16,384 bit cache address tag comparator organized as 4096 tags of 4 bits, fabricated using Motorola's high-performance silicon-gate CMOS technology. The device integrates a 4Kx4 SRAM core, an on-board comparator, and special pin functions for tag valid and system status bit applications. These functions allow easy interface to the MC68020 and MC68030 microprocessors, or any other environment where efficient implementation of external cache memory is required.

The device has a reset (R) pin for flash clear of the RAM, which is useful for system initialization. Individual bits within a tag can be set or cleared via the BSET and BCLR control input pins for valid bit updates.


The MCM62351 has two configurable comparator modes. The comparator can be configured as standard XNOR (exclusive NOR) for address tag comparison, or AOI (AND-OR-Invert) for determining whether specific bits in the 4-bit word are set (for system status applications). The configuration of the comparator is accomplished by performing a write cycle with the \overline{R} pin held low. The MATCH output is open drain, allowing efficient combination of multiple MATCH outputs using a wired-OR connection.

- Single 5 V ±10% Power Supply
- Fast Address to MATCH Time;
- 20/22/25 ns max
- Fast Data to MATCH Time:
- 10/10/12 ns max
- Fast Read of Tag RAM Contents; 22/25/30 ns max
- Flash Clear of the Tag RAM
- Open Drain MATCH Output
- Bit Manipulation of Tags via BSET and BCLR Writes
- · Configurable Comparator Modes:


XNOR Mode for Address Tag Comparison
AOI Mode for System Valid Bit Comparison

• High Board Density SOJ Package Available

BLOCK DIAGRAM



MCM62351



PIN	I ASSIGN	ME	NT
A4 [1 •	24	v _{cc}
A5 [2	23	_ A3
A6 [3	22] A2
A7 [4	21] A1
A8 [5	20] A0
A9 [6	19	R
A10 [7	18	□ v _{ss}
A11 [8	17	DQ3
Ī₹	9	16	DQ2
₩d	10	15	DQ1
BCLR [11	14	DQ0
BSET	12	13	матсн
			"

PIN NAMES
A0-A11 Address Inputs
W Write Enable
S Chip Select
BCLR Bit Clear Control Input
BSET Bit Set Control Input
R Reset (Flash Clear) Input
MATCH MATCH (Hit) Output
DQ0-DQ3 Data Input/Output
V _{CC} +5 V Power Supply
VSS Ground

7

SIGNAL DESCRIPTIONS

A0-A11 - ADDRESS INPUTS

The address lines are used for indexing into the tag RAM portion of the chip.

DQ0-DQ3 -- DATA INPUT/OUTPUT

The data lines are used as input for compare, write, and configuration cycles, and as output for read cycles.

BSET — BIT SET CONTROL INPUT

This control signal is used for ORing data into the tag RAM during BSET write cycles. Independent bits within the tag can be set using the appropriate mask, as indicated in the bit set truth table. The BSET input can also be used to initiate a read cycle.

BCLR — BIT CLEAR CONTROL INPUT

This control signal is used for ANDing the complement of data into the tag RAM during $\overline{\rm BCLR}$ write cycles. Independent

bits within the tag can be cleared using the appropriate mask, as indicated in the bit clear truth table. The BCLR input can also be used to initiate a read cycle (note that at least one of the BSET/BCLR signals must be asserted to trigger a read cycle).

R -- RESET (FLASH CLEAR) INPUT

The reset control signal is used to initiate a clear cycle or a configuration cycle.

S - CHIP SELECT

This control signal is used to chip select the device.

W --- WRITE ENABLE

The write enable signal is used to initiate write cycles.

MATCH - MATCH (HIT) OUTPUT

This output signal is used to indicate a match of DQ0–DQ3 inputs with the contents of the tag RAM addressed by A0–A11.

FUNCTIONAL TRUTH TABLE

Š	W	BCLR	BSET	R	DQ0-DQ3	MATCH	Cycle
L	Н	Н	н	Н	Compare Din	Valid	Compare
L	н	L	Х	Н	Read Dout	Assert	Read
L	Н	Х	L	н	Read Dout	Assert	Read
L	L	н	Н	Н	Write Din	Assert	Write
L	L	L	Н	Н	Bit Clear Mask	Assert	BCLR Write
L	L	Н	L	Н	Bit Set Mask	Assert	BSET Write
X	н	Х	Х	L	High-Z	Assert	Clear (Reset)
L	L	Х	Х	L	Config Din*	Assert	Configuration
Н	Х	Х	Х	Н	High-Z	Assert	Deselect

^{*}DQ1, DQ2, and DQ3 are don't cares during a configuration cycle.

COMPARATOR TRUTH TABLE

Туре	DQ0	DQ1	DQ2	DQ3	RAMQ0	RAMQ1	RAMQ2	RAMQ3	MATCH
XNOR	Q0	Q1	Q2	Q3	Q0	Q1	Q2	Q3	1
XNOR	Q0	Q1	Q2	Q3	Q0	Q1	Q2	Q3	0
AOI	Q0	Q1	Q2	Q3	Q0	Q1	Q2	Q3	1
AOI	L	Q1	Q2	Q3	X	Q1	Q2	Q3	1
AOI	Н	Q1	Q2	Q3	L	Q1	Q2	Q3	0

BIT SET TRUTH TABLE (See Note)

Data	Initial	Final	
In	Stored Data	Stored Data	
0	0	0	Bit
0	1	1	Unchanged
1	0	1	Bit Set
1		1	to "One"

L = Low H = High 0 = False 1 = True X = Don't Care

BIT CLEAR TRUTH TABLE (See Note)


Data	Initial	Final	
In	Stored Data	Stored Data	
0	0	0	Bit
0	1	1	Unchanged
1	0	0	Bit Cleared
1	1	0	to "Zero"

NOTE: These tables reflect the behavior of single bit positions. The four bits in the tag can all be set or cleared in tandem, or bits within the tag can be independently set or cleared with the appropriate mask.

CONFIGURATION TABLE

DQ0	Comparator Type
L	XNOR
н	AOI

AOI COMPARATOR LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS (Voltages Referenced to $V_{SS} = 0 \text{ V}$)

Rating		Symbol	Value	Unit
Power Supply Voltage		V _{CC}	-0.5 to +7.0	٧
Voltage Relative to V _{SS} for Any Pi Except V _{CC}	'n	V _{in} /V _{out}	-0.5 to V _{CC} +0.5	V
	TCH Output Pins, Per I/O	l _{out}	±40 ±20	mA
Power Dissipation (T _A = 25°C)		₽D	1.0	W
Operating Temperature		T_A	0 to +70	°C
Storage Temperature		T _{stg}	-55 to +125	°C
Temperature Under Bias		T _{bias}	-10 to +85	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

The power supply (V_{CC}) should be stable for at least 100 µs before operating the device. During this interval, the part will internally configure itself for XNOR compares. In addition, the memory array of RAM bits will be cleared.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (Referenced to V_{SS} = 0 V)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
Input High Voltage	VIH	2.2	_	V _{CC} + 0.3	٧
Input Low Voltage	V _{IL}	-0.5*		0.8	٧

 V_{IL} min = -0.5 V dc; V_{IL} min = -3.0 V ac (pulse width \leq 20 ns)


DC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs V _{in} = 0 to V _{CC})	l _{lkg(l)}	_	±1.0	μА
Output Leakage Current $(\overline{S} = V_{JH}, V_{out} = 0 \text{ to } V_{CC})$	I _{lkg(O)}		±1.0	μА
MATCH Output Leakage Current (MATCH Asserted)	I _{lkg(M)}	_	±2.0	μА
AC Supply Current (All Inputs = V_{IL} or V_{IH} , $I_{Out} = 0$ mA, Cycle Time $\ge t_{AVAV}$ min)	ICCA		140*	mA
Output Low Voltage (I/O Pins: I _{OL} = 8.0 mA, MATCH Output: I _{OL} = 25.0 mA)	V _{OL}	_	0.4	V
Output High Voltage (I/O Pins: I _{OH} = 4.0 mA)	VOH	2.4		V

^{*}I_{CC} active current for the clear cycle exceeds this specification. However, this is a transient phenomenon and will not affect the power dissipation of the device. Good decoupling of the local power supply should always be used.

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T_A = 25°C, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Тур	Max	Unit
Input Capacitance	C _{in}	4	5	рF
I/O Capacitance	C _{out}	5	7	рF
MATCH Output Capacitance	C _{match}	6	7	pF



MOTOROLA MEMORY DATA

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level 1.5 V	Output Timing Measurement Reference Level 1.5 V
Input Pulse Levels 0 to 3.0 V	Output Load (I/O Pins) See Figure 1a
Input Rise/Fall Time	Output Load (MATCH Output) See Figure 1c


READ CYCLES (See Note 1)

Characteristic	Symbol		6235	1-18	6235	1-20	6235	1-22	6235	1-25	Unit	Notes
	Standard	Alternate	Min	Max	Min	Max	Min	Max	Min	Max		5100
Read Cycle Time	†AVAV	^t RC	20	_	22	_	25	_	30	_	ns	
Address Access Time	†AVQV	t _{AA}		20	_	22	_	25		30	ns	
Select Access Time	tslqv	tACS	_	10	_	11	_	12	_	15	ns	
BCLR Access Time	†BCLQV	†ABC	_	20	_	22	_	25	_	30	ns	2
BSET Access Time	†BSLQV	tABS	_	20		22	_	25	_	30	ns	2
Output Hold from Address Change	^t AXQX	^t OH	0	_	0	_	0	_	0	-	ns	
Select Low to Output Active	†SLQX	^t CSL	5	_	5	_	5	_	5	_	ns	3
BSET/BCLR Low to Output Active	tBSLQX/tBCLQX	†LZ	7		7	_	10	_	10		ns	3
S High to Output High-Z	tshqz	tcsz	_	7	_	8	_	9	_	10	ns	3
BSET/BCLR High to Output High-Z	tBSHQZ/tBCHQZ	^t HZ		7	_	8	_	9	_	10	ns	3
BSET/BCLR Low to MATCH Assert	tBSLMX/tBCLMX	^t CH	0	15	0	15	0	15	0	18	ns	

NOTES:

- 1. R = V_{IH}, W = V_{IH} continuously during read cycles. One of either BSET or BCLR pins must be asserted low to activate the outputs. The MATCH output becomes asserted when either the BSET or BCLR pin transitions low.
- 2. For brevity in signal names, BC is used to represent BCLR transitions, while BS is used to represent BSET transitions.
- 3. Transition is measured ±500 mV from steady state voltage with load of Figure 1b. This parameter is sampled and not 100% tested.

READ CYCLE




COMPARE CYCLE (See Note 1)

	Symbo	ł	6235	51-18	6235	51-20	6235	1-22	6235	51-25		
Characteristic	Standard	Alternate	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Compare Cycle Time	[†] AVAV	tc	20	_	22	_	25	_	30	_	ns	
Address Valid to MATCH Valid	^t AVMV	†ACA	_	18	_	20	_	22	_	25	ns	
BCLR High to MATCH Valid	^t BCHMV	†BCCA	_	15	_	15	_	15	_	18	ns	2
BSET High to MATCH Valid	^t BSHMV	†BSCA		15	_	15		15		18	ns	2
Data Valid to MATCH Valid	^t DVMV	†DCA	_	10	_	10	_	10	_	12	ns	
S Low to MATCH Valid	^t SLMV	tCSCA	_	12	_	12	_	15	_	18	ns	
MATCH Hold from Address Change	tAXMX	^t ACH	5	_	5	_	5	_	5	_	ns	
MATCH Hold from Data Change	^t DXMX	^t DCH	2	_	3	_	3	_	3	_	ns	
S High to MATCH Assert	tSHMX	^t CH	0	10	0	10	0	10	0	12	ns	
BCLR High to Output High-Z	^t BCHQZ	t _{BCZ}	_	7	_	8	_	9	_	10	ns	3
BSET High to Output High-Z	t _{BSHQZ}	t _{BSZ}		7	_	8	_	9		10	ns	3

NOTES:

- F = V_{IH}, W = V_{IH} continuously during compare cycles.
 For brevity in signal names, BC is used to represent BCLR transitions, while BS is used to represent BSET transitions.
- 3. Transition is measured ±500 mV from steady state voltage with load of Figure 1b. This parameter is sampled and not 100% tested.

COMPARE CYCLE



STANDARD WRITE CYCLE (See Note 1)

	Symbol		6235	1-18	6235	1-20	6235	1-22	6235	1-25		
Characteristic	Standard	Alternate	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	†AVAV	tWC	20	_	22	_	25	_	30	_	ns	
Write Pulse Width	lse Width		18	_	20	_	ns					
Address Setup to Beginning of Write	^t AVWL ^{/t} AVSL	^t AS	0	-	0	_	0	-	0	-	ns	
Address Valid to End of Write	tavwh/tavsh	t _{AW}	14	_	16	_	18	_	20	_	ns	
Data Valid to End of Write	tDVWH/tDVSH	tDW	10	_	10	_	10		12	_	ns	
Data Hold from Write End	twhdx/tshdx	tDH	0		0		0	_	0	_	ns	
Write Low to Output High-Z	twLQZ	twz	-	8	_	8	_	9	_	10	ns	2, 3
Address Hold from Write End	twhax/tshax	twR	0	_	0	_	0	_	0	_	ns	
Write Low to MATCH Assert	tWLMX	tWCH	0	15	0	15	0	15	0	15	ns	3
BSET/BCLR Setup to Beginning of Write	tBSHWL/tBSHSL tBCHWL/tBCHSL	tBSS tBCS	-1	_	-1	_	-1	_	-1	_	ns	
BSET/BCLR Hold Time from Write Start	twlbsx/tslbsx twlbcx/tslbcx	tBSH tBCH	10	_	10	_	10	_	10	_	ns	
Write High to MATCH Valid	twhmv	tWCA	_	18	_	20	_	22	_	25	ns	3
Write High to Output Active	twHQX	tow	3	_	3	_	5	_	5	_	ns	2, 3

MATCH

- 1. A standard write occurs during the overlap of W and S low and BSET and BCLR high. The R pin is high continuously during a write cycle. 2. Transition is measured ±500 mV from steady state voltage with load of Figure 1b. This parameter is sampled and not 100% tested.
- 3. Both the MATCH output and Q0–Q3 are shown as valid in the W controlled cycle below to convey their timing relative to W. In reality, only one of either MATCH or Q0–Q3 can be valid at one time, as determined by BSET and BCLR inputs. STANDARD WRITE CYCLE

(W CONTHOLLED) (S CONTROLLED) tavav ^tavav A (ADDRESS) ^tAVSH ^tAVWH twhax ^tSHAX t_{SLSH} tWLSH S (CHIP SELECT) ^tAVWL †AVSL twlwh tSLWH W (WRITE ENABLE) t_{BSHWL} BSET (BIT SET) ^tWLBSX tSLBSX tBSHSL ^tBCHWL BCLR (BIT CLEAR) tWLBCX - tSLBCX[→] tWHDX †BCHSL tshdx D (DATA IN) DATA VALID DATA VALID tDVWHtDVSHtwLQZ t_{WHQX} HIGH-Z HIGH-Z Q (DATA OUT) twlmx twhmv (ASSERTED) MATCH VALID


MOTOROLA MEMORY DATA

BSET/BCLR WRITE CYCLE (See Note 1)

	Symbo		6235	1-18	6235	1-20	6235	1-22	6235	1-25		
Characteristic	Standard	Standard Alternate		Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	†AVAV	twc	20	_	22		25	_	30	_	ns	
Write Pulse Width	twlwh/tslsh twlsh/tslwh	t _{WP}	14	_	16	_	18	_	20	_	ns	
Address Setup to Beginning of Write	tavwl/tavsl	t _{AS}	0	_	0	_	0	_	0	_	ns	
Address Valid to End of Write	tavwh/tavsh	taw	14	_	16	_	18	_	20		ns	
Data Setup to Beginning of Write	tDVWL/tDVSL	t _{DS}	0	_	0	_	-1	_	-1	_	ns	2
Data Hold from Write End	twhdx/tshdx	t _{DH}	0	_	0	_	0	_	0	_	ns	
Address Hold from Write End	twhax/tshax	twR	0	_	0	_	0	_	0	_	ns	
W Low to MATCH Assert	twlmx	twch	0	15	0	15	0	15	0	15	ns	
BSET/BCLR Setup to Beginning of Write	tBSLWL/tBSLSL tBCLWL/tBCLSL	tBSS tBCS	-1	_	-1	-	-1	_	-1	_	ns	2
BSET/BCLR Hold Time from Write Start	WEDSK SEBSK BSH I I		10	_	10	_	10	_	ns			
Write High to MATCH Valid	†WHMV	twca	_	18		20		22		25	ns	

NOTES:

- A BSET/BCLR write occurs during the overlap of W and S low and BSET or BCLR low. The R pin is high continuously during a write cycle.
 BSET and BCLR write cycles can be W controlled or S controlled. Only two of four possible cycles are shown here for brevity.
 Data output buffer must be in high-Z prior to start of either BSET or BCLR write cycles. Note that for W controlled cycles, the user must
- 2. Data output buffer must be in high-Z prior to start of either BSET or BCLR write cycles. Note that for W controlled cycles, the user must avoid excessive setup time of BSET/BCLR to avoid bus contention. Data must be set up for tpyML/fpySL time to ensure the data integrity of non-modified bits during BSET/BCLR write cycles. In the event that invalid data is presented for non-modified bits during the BSET/BCLR write, note that is is not possible to recover the original data state by simply presenting valid data before the end of write.




CLEAR CYCLE (See Note 1)

	Symbo	1	6235	1-18	6235	1-20	6235	1-22	6235	51-25		
Characteristic	Standard	andard Alternate		Max	Min	Max	Min	Max	Min	Max	Unit	Notes
F Low to Inputs Recognized A (Clear Cycle Time) 5 BSET BCLR D	[†] RLAV [†] RLSV [†] RLBSV [†] RLBCV [†] RLDV	tor tor tor tor tor	_	70		70	_	70		70	ns	
R Pulse Width	^t RLRH	tCLP	20	_	22	_	25	_	30	_	ns	
Read Setup to R Low	twhrl	tRS	5	_	5	_	5	_	5	_	ns	2
Write Hold from R High	^t RHWL	tWH	0	_	0	_	0	_	0		ns	2
R Low to Inputs Don't Care ASSETBECLR BSET BCLR D	[†] RLAX [†] RLSX [†] RLBSX [†] RLBCX [†] RLDX	tcx tcx tcx tcx tcx	0	_	0		0		0		ns	3
R Low to MATCH Assert	^t RLMX	tMH	0	15	0	15	0	15	0	18	ns	
R Low to Output High-Z	^t RLQZ	tcz	_	15	_	15	_	15		18	ns	4

NOTES:

- 1. The address, BSET, and BCLR inputs are don't cares during a clear cycle.
- 2. The clear cycle is initiated at the falling edge of \overline{R} . The t_{WHRL} and t_{RHWL} parameters must be satisfied to prevent an undesired configuration cycle.
- 3. "Inputs" for this parameter refers to all inputs except \overline{W} .
- 4. Transition is measured ±500 mV from steady state voltage with load of Figure 1b. This parameter is sampled and not 100% tested.



CONFIGURATION CYCLE (See Notes 1 and 2)


	Symbo	1	6235	1-18	6235	1-20	6235	1-22	6235	1-25		
Characteristic	Standard	Alternate	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
$ \begin{array}{cc} \text{Configuration Control Pulse} & \overline{\overline{S}} \\ \text{Width} & \overline{\overline{R}} \end{array} $	^t SLSH ^t RLRH	tsp tsp	18	_	20	_	20		25	_	ns	3
$ \begin{array}{ccc} \text{Data Setup to End of} & \overline{S} \\ \text{Configuration Cycle} & \overline{R} \\ \overline{W} \\ \end{array} $	^t DVSH ^t DVRH ^t DVWH	t _{DS} t _{DS} t _{DS}	10		10	-	10	_	12	_	ns	
Data Hold from End of S Configuration Cycle R W	^t SHDX ^t RHDX ^t WHDX	tDH tDH tDH	0	_	0	_	0	-	0		ns	
R High Pulse Width	^t RHRL	tCP	5	_	5	_	5	_	5	_	ns	
Write Setup to R Low	^t WLRL	tws	5	_	5	_	5	_	5	_	ns	
S Setup to End of Configuration	^t SLWH ^t SLRH	tsws tscs	18	_	20	_	20	_	25	_	ns	4
R Setup to End of Configuration	^t RLWH	^t SR	18	_	20	_	20		25	_	ns	
R Setup to S Low	^t RLSL	tcss	5	_	5	-	5	_	5	_	ns	3
S Setup to Beginning of Write	[†] SHWL	twss	0	_	0	_	0	_	0	_	ns	
S High to Output High-Z	^t SHQZ	tHZ	_	9		9	_	9	_	10	ns	5
W Low to Output High-Z	†WLQZ	^t HZ		9		9	_	9		10	ns	5

NOTES:

- A configuration cycle is performed during the overlap of W low, R low, and S low. Address, DQ1, DQ2, DQ3, BSET, and BCLR inputs are don't cares during configuration cycles.
- 2. To ensure proper configuration of the device during power up, chip select must be equal to or greater than VIH.
- 3. A valid configuration can be performed with \overline{S} asserted prior to \overline{R} and \overline{W} low transitions. Be aware, however, that array data may be altered under this condition.
- 4. Note that terminating the cycle with \overline{R} while leaving \overline{W} and \overline{S} asserted may cause array data to be altered.
- 5. Transition is measured ±500 mV from steady state voltage with load of Figure 1b. This parameter is sampled and not 100% tested.

CONFIGURATION CYCLE (ARRAY PROTECTED) (ARRAY UNPROTECTED) tslsh S (CHIP SELECT) $(\overline{S} = V_{|L})$ - tovshtSHDX ^tRLRH ^tRHRL ^tRLSL tSLRH R (RESET) tdvrh ^tWLRL ^tRHDX twLRL ^tRHDX tDVRH tSHWL tSLWH ^tRLWH W (WRITE ENABLE) **tWHDX** twhox ^tDVWH tDVWH DATA VALID DATA VALID D (DATA IN) ^tWLQZ tSHQZ Q (DATA OUT) HIGH-Z HIGH-Z -

ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers — MCM62351P18 MCM62351J18 MCM62351J18R2 MCM62351P20 MCM62351J20 MCM62351J20R2 MCM62351P22 MCM62351J22 MCM62351J22R2 MCM62351P25 MCM62351J25 MCM62351J25R2

MOTOROLA SEMICONDUCTOR TECHNICAL DATA

32K × 9 Bit BurstRAM™ Synchronous Static RAM With Burst Counter and Self-Timed Write

The MCM62486 is a 294,912 bit synchronous static random access memory designed to provide a burstable, high-performance, secondary cache for the i486 microprocessor. It is organized as 32,768 words of 9 bits, fabricated with Motorola's high-performance silicon-gate CMOS technology. The device integrates input registers, a 2-bit counter, high speed SRAM, and high drive capability outputs onto a single monolithic circuit for reduced parts count implementation of cache data RAM applications. Synchronous design allows precise cycle control with the use of an external clock (K). CMOS circuitry reduces the overall power consumption of the integrated functions for greater reliability.

Addresses (A0–A14), data inputs (D0–D8), and all control signals except output enable $(\overline{\mathbf{G}})$ are clock (K) controlled through positive-edge-triggered noninverting registers.

Bursts can be initiated with either address status processor (ADSP) or address status cache controller (ADSC) input pins. Subsequent burst addresses can be generated internally by the MCM62486 (burst sequence imitates that of the i486) and controlled by the burst address advance (ADV) input pin. The following pages provide more detailed information on burst controls.


Write cycles are internally self-timed and are initiated by the rising edge of the clock (K) input. This feature eliminates complex off-chip write pulse generation and provides increased flexibility for incoming signals.

The MCM62486 will be available in a 44-pin plastic leaded chip carrier (PLCC). Multiple power and ground pins have been utilized to minimize effects induced by output noise. Separate power and ground pins have been employed for DQ0–DQ8 to allow user-controlled output levels of 5 volts or 3.3 volts.


- Single 5 V ± 10% Power Supply
- Fast Access Times: 14/19/24 ns Max and Cycle Times: 20/25/30 ns Min
- Internal Input Registers (Address, Data, Control)
- Internally Self-Timed Write Cycle
- ADSP, ADSC, and ADV Burst Control Pins
- Asynchronous Output Enable Controlled Three-State Outputs
- Common Data Inputs and Data Outputs
- High Output Drive Capability: 85 pF per I/O
- High Board Density PLCC Package
- Fully TTL-Compatible
- · Active High and Low Chip Select Inputs for Easy Depth Expansion

BurstRAM is a trademark of Motorola, Inc. i486 is a trademark of Intel Corp.

MCM62486



PIN ASSIGNMENT




PIN NAMES

A0-A14 Address Inputs
K Clock
W Write Enable
G Output Enable
S0,S1 Chip Selects
ADV Burst Address Advance
ADSP, ADSC Address Status
DQ0-DQ8 Data Input/Output
V _{CC} + 5 V Power Supply
VCCQ Output Buffer Power Supply
VSS Ground
VSSQ Output Buffer Ground

All power supply and ground pins must be connected for proper operation of the device. $V_{CC} \ge V_{CCO}$ at all times including power up.

BLOCK DIAGRAM (See Note)



NOTE: All registers are positive-edge triggered. The \overline{ADSC} or \overline{ADSP} signals control the duration of the burst and the start of the next burst. When \overline{ADSP} is sampled low, any ongoing burst is interrupted and a read (independent of \overline{W} and \overline{ADSC}) is performed using the new external address. When \overline{ADSC} is sampled low (and \overline{ADSP} is sampled high), any ongoing burst is interrupted and a read or write (dependent on \overline{W}) is performed using the new external address. Chip selects (S0, $\overline{S1}$) are sampled only when a new base address is loaded. After the first cycle of the burst, \overline{ADV} controls subsequent burst cycles. When \overline{ADV} is sampled low, the internal address is advanced prior to the operation. When \overline{ADV} is sampled high, the internal address is not advanced, thus inserting a wait state into the burst sequence accesses. Upon completion of a burst, the address will wrap around to its initial state. See **BURST SEQUENCE TABLE**.

BURST SEQUENCE TABLE (See Note)

A14-A2	A1	A 0
A14-A2	A1	Ā0
A14-A2	ĀĪ	A0
A14-A2	Ā1	A0
	A14-A2 A14-A2	A14-A2 A1 A14-A2 Ā1

NOTE: The burst wraps around to its initial state upon completion.

SYNCHRONOUS TRUTH TABLE (See Notes 1, 2, 3, and 4)

S	ADSP	ADSC	ADV	W	K	Address Used	Operation
F	L	х	х	Х	L-H	N/A	Deselected
F	х	L	х	Х	L-H	N/A	Deselected
Т	L	Х	х	Х	L-H	External Address	Read Cycle, Begin Burst
Т	Н	L	х	L	L-H	External Address	Write Cycle, Begin Burst
Т	Н	L	х	н	L-H	External Address	Read Cycle, Begin Burst
Х	н	н	L	L	L-H	Next Address	Write Cycle, Continue Burst
Х	Н	Н	L	Н	L-H	Next Address	Read Cycle, Continue Burst
Х	Н	Н	н	L	L-H	Current Address	Write Cycle, Suspend Burst
Х	Н	Н	Н	Н	L-H	Current Address	Read Cycle, Suspend Burst

NOTES:

- 1. X means Don't Care.
- 2. All inputs except \overline{G} must meet setup and hold times for the low-to-high transition of clock (K).
- 3. S represents S0 and $\overline{S1}$. T implies $\overline{S1}$ = L and S0 = H; F implies $\overline{S1}$ = H or S0 = L.
- 4. Wait states are inserted by suspending burst.

ASYNCHRONOUS TRUTH TABLE (See Notes 1 and 2)

Operation	G	I/O Status
Read	L	Data Out (DQ0-DQ8)
Read	Н	High-Z
Write	×	High-Z — Data In (DQ0-DQ8)
Deselected	Х	High-Z

NOTES:

- 1. X means Don't Care.
- For a write operation following a read operation, G must be high before the input data required setup time and held high through the input data hold time.

ABSOLUTE MAXIMUM RATINGS (Voltages referenced to $V_{SS} = 0 \text{ V}$)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to 7.0	V
Output Power Supply Voltage	Vccq	- 0.5 to V _{CC}	٧
Voltage Relative to V _{SS}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	٧
Output Current (per I/O)	l _{out}	± 20	mA
Power Dissipation (T _A = 70°C, V _{CC} = 5 V, t _{KHKH} = 20 ns)	PD	1.0	w
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperature	T _{stg}	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established.

DC OPERATING CONDITIONS AND CHARACTERISTICS (V_{CC} = 5.0 V \pm 10%, V_{CCQ} = 5.0 V or 3.3 V \pm 10%, T_A = 0 to + 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to $V_{SS} = 0 \text{ V}$)

Parameter	Symbol	Min	Тур	Max	Unit			
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧			
Output Buffer Supply Voltage (5.0 V TTL Compatible) (3.3 V 50 Ω Compatible)	Vccq	4.5 3.0	5.0 3.3	5.5 3.6	٧			
Input High Voltage	V _{IH}	2.2	3.0	V _{CC} + 0.3	٧			
Input Low Voltage	V _{IL}	- 0.5 *	0.0	0.8	٧			

^{*} V_{II} (min) = -3.0 V ac (pulse width ≤ 20 ns)

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	lkg(I)	_	± 1.0	μА
Output Leakage Current (\overline{G} , $\overline{S1} = V_{IH}$, $S0 = V_{IL}$, $V_{out} = 0$ to V_{CCQ})	l _{lkg(O)}	-	± 1.0	μΑ
AC Supply Current $(\overline{G}, \overline{S1}, = V_{ H}, S0 = V_{ L},$ All Inputs = $V_{ L} = 0.0 \text{ V}$ and $V_{ H} \ge 3.0 \text{ V}$, $I_{OUT} = 0 \text{ mA}$, Cycle Time $\ge t_{KHKH} \text{ min}$)	ICCA	_	180	mA
Standby Current (S1 = V _{IH} , S0 = V _{IL} , All Inputs = V _{IL} and V _{IH} , Cycle Time ≥ t _{KHKH} min)	I _{SB1}	_	40	mA
CMOS Standby Current ($\overline{S1} \ge V_{CC} - 0.2$ V, S0 \le 0.2 V, All Inputs $\ge V_{CC} - 0.2$ V or \le 0.2 V, Cycle Time \ge t _{KHKH} min)	I _{SB2}	_	30	mA
Output Low Voltage (I _{OL} = + 8.0 mA)	V _{OL}	_	0.4	٧
Output High Voltage (I _{OH} = -4.0 mA)	VOH	2.4	_	V

NOTE: Good decoupling of the local power supply should always be used. DC characteristics are guaranteed for all possible i486 bus cycles.

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T_A = 25°C, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Тур	Max	Unit
Input Capacitance (All Pins Except DQ0–DQ8)	C _{in}	2	3	pF
Input/Output Capacitance (DQ0-DQ8)	C _{I/O}	7	8	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, V_{CCO} = 5.0 \text{ V or } 3.3 \text{ V} \pm 10\%, T_A = 0 \text{ to } + 70^{\circ}\text{C}, \text{ Unless Otherwise Noted)}$


Input Timing Measurement Reference Level 1.5 V	Output Timing Reference Level 1.5 V
Input Pulse Levels	Output Load See Figure 1A Unless Otherwise Noted
Input Rise/Fall Time 3 ns	

READ/WRITE CYCLE TIMING (See Notes 1, 2, and 3)

	Syn	nbol	MCM62486-14		MCM62486-19 MCM62486-2			2486-24	24	
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Cycle Time	^t KHKH	tcyc	20	T -	25	_	30		ns	
Clock Access Time	^t KHQV	tCD	_	14	_	19	_	24	ns	4
Output Enable to Output Valid	t _{GLQV}	^t OE	_	6	_	7	_	8	ns	
Clock High to Output Active	tKHQX1	tDC1	8	T -	8	_	8	_	ns	
Clock High to Output Change	tKHQX2	tDC2	4	_	4	_	4	_	ns	
Output Enable to Output Active	t _{GLQX}	^t OLZ	0	_	0	_	0	_	ns	
Output Disable to Q High-Z	t _{GHQZ}	^t OHZ	_	7	_	8	I –	9	ns	5
Clock High to Q High-Z	t _{KHQZ}	tcz	_	8		8	l –	8	ns	
Clock High Pulse Width	†KHKL	t _{CH}	8	_	9	_	11	_	ns	
Clock Low Pulse Width	^t KLKH	^t CL	8	_	9	_	11	_	ns	
Setup Times: Address Address Status Data In Write Address Advance Chip Select	tavkh tadsvkh tdvkh twvkh tadvvkh tsovkh tsovkh	tas tss tps tws	3		3		3		ns	6
Hold Times: Address Address Status Data In Write Address Advance Chip Select	[†] KHAX [†] KHADSX [†] KHDX [†] KHWX [†] KHADVX [†] KHSOX [†] KHS1X	^t AH ^t SH ^t DH ^t WH	2		2		2		ns	6


NOTES:

- A read cycle is defined by W high or ADSP low for the setup and hold times. A write cycle is defined by W low and ADSP high for the setup and hold times.
- 2. All read and write cycle timings are referenced from K or \overline{G} .
- 3. \overline{G} is a don't care when \overline{W} is sampled low.
- Maximum access times are guaranteed for all possible i486 external bus cycles.
- Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B. This parameter is sampled and not 100% tested. At any
 given voltage and temperature, t_{KHQZ} max is less than t_{KHQX1} min for a given device and from device to device.
- 6. This is a synchronous device. All addresses must meet the specified setup and hold times for ALL rising edges of clock (K) whenever ADSP and ADSC is low and the chip is selected. All other synchronous inputs must meet the specified setup and hold times for ALL rising edges of K when the chip is selected. Chip select must be true (ST low and SO high) at each rising edge of clock for the device (when ADSP or ADSC is low) to remain enabled. Timings for ST and SO are similar.




7-96

READ CYCLES




NOTE: Q1(A2) represents the first output data from the base address A2; Q2(A2) represents the next output data in the burst sequence with A2 as the base address.


WRITE CYCLES



COMBINATION READ/WRITE CYCLE




APPLICATION EXAMPLE



128K BYTE BURSTABLE, SECONDARY CACHE USING 4 MCM62486FN24s WITH A 33 MHz i486

ORDERING INFORMATION (Order by Full Part Number)



MOTOROLA SEMICONDUCTOR TECHNICAL DATA

32K × 9 Bit BurstRAM™ Synchronous Static RAM With Burst Counter and Self-Timed Write

The MCM62486A is a 294,912 bit synchronous static random access memory designed to provide a burstable, high-performance, secondary cache for the i486 microprocessor. It is organized as 32,768 words of 9 bits, fabricated with Motorola's high-performance silicon-gate CMOS technology. The device integrates input registers, a 2-bit counter, high speed SRAM, and high drive capability outputs onto a single monolithic circuit for reduced parts count implementation of cache data RAM applications. Synchronous design allows precise cycle control with the use of an external clock (K). CMOS circuitry reduces the overall power consumption of the integrated functions for greater reliability.

Addresses (A0–A14), data inputs (D0–D8), and all control signals except output enable (\overline{G}) are clock (K) controlled through positive-edge-triggered noninverting registers.

Bursts can be initiated with either address status processor (ADSP) or address status cache controller (ADSC) input pins. Subsequent burst addresses can be generated internally by the MCM62486 (burst sequence imitates that of the i486) and controlled by the burst address advance (ADV) input pin. The following pages provide more detailed information on burst controls.


Write cycles are internally self-timed and are initiated by the rising edge of the clock (K) input. This feature eliminates complex off-chip write pulse generation and provides increased flexibility for incoming signals.

The MCM62486A will be available in a 44-pin plastic leaded chip carrier (PLCC). Multiple power and ground pins have been utilized to minimize effects induced by output noise. Separate power and ground pins have been employed for DQ0–DQ8 to allow user-controlled output levels of 5 volts or 3.3 volts.


- Single 5 V ± 10% Power Supply
- Choice of 5 V or 3.3 V ± 10% Power Supplies for Output Level Compatibility
- Fast Access Times: 14/19/24 ns Max and Cycle Times: 20/25/30 ns Min
- Internal Input Registers (Address, Data, Control)
- Internally Self-Timed Write Cycle
- ADSP, ADSC, and ADV Burst Control Pins
- Asynchronous Output Enable Controlled Three-State Outputs
- Common Data Inputs and Data Outputs
- High Output Drive Capability: 85 pF per I/O
- High Board Density PLCC Package
- Fully TTL-Compatible
- Active High and Low Chip Select Inputs for Easy Depth Expansion

BurstRAM is a trademark of Motorola, Inc. i486 is a trademark of Intel Corp.

MCM62486A



PIN ASSIGNMENT



A0-A14 Address Inputs
KClock
Write Enable
G Output Enable
S0,S1 Chip Selects
ADV Burst Address Advance
ADSP, ADSC Address Status
DQ0-DQ8 Data Input/Output
V _{CC} + 5 V Power Supply

PIN NAMES

VSSQ Output Buffer Ground


All power supply and ground pins must be connected for proper operation of the device.

VCC ≥ VCCQ at all times including power up.

VCCO Output Buffer Power Supply

Ground

BLOCK DIAGRAM (See Note)



NOTE: All registers are positive-edge triggered. The \overline{ADSC} or \overline{ADSP} signals control the duration of the burst and the start of the next burst. When \overline{ADSP} is sampled low, any ongoing burst is interrupted and a read (independent of \overline{W} and \overline{ADSC}) is performed using the new external address. When \overline{ADSC} is sampled low (and \overline{ADSP} is sampled high), any ongoing burst is interrupted and a read or write (dependent on \overline{W}) is performed using the new external address. Chip selects (S0, $\overline{S1}$) are sampled only when a new base address is loaded. After the first cycle of the burst, \overline{ADV} controls subsequent burst cycles. When \overline{ADV} is sampled low, the internal address is advanced prior to the operation. When \overline{ADV} is sampled high, the internal address is not advanced, thus inserting a wait state into the burst sequence accesses. Upon completion of a burst, the address will wrap around to its initial state. See **BURST SEQUENCE TABLE**.

BURST SEQUENCE TABLE (See Note)

External Address
1st Burst Address
2nd Burst Address
3rd Burst Address

A14-A2	A1	A0
A14-A2	A1	ĀŌ
A14-A2	Ā1	A 0
A14-A2	Āī	ĀŌ

NOTE: The burst wraps around to its initial state upon completion.

7

SYNCHRONOUS TRUTH TABLE (See Notes 1, 2, 3, and 4)

S	ADSP	ADSC	ADV	W	K	Address Used	Operation
F	L	х	х	Х	L-H	N/A	Deselected
F	х	L	х	Х	L-H	N/A	Deselected
Т	L	х	х	Х	L-H	External Address	Read Cycle, Begin Burst
Т	Н	L	Х	L	L-H	External Address	Write Cycle, Begin Burst
Т	Н	L	х	Н	L-H	External Address	Read Cycle, Begin Burst
Х	Н	Н	L	L	L-H	Next Address	Write Cycle, Continue Burst
X	Н	н	L	Н	L-H	Next Address	Read Cycle, Continue Burst
Х	Н	Н	Н	L	L-H	Current Address	Write Cycle, Suspend Burst
Х	Н	Н	Н	Н	L-H	Current Address	Read Cycle, Suspend Burst

NOTES:

- 1. X means Don't Care.
- 2. All inputs except \overline{G} must meet setup and hold times for the low-to-high transition of clock (K).
- 3. S represents S0 and $\overline{S1}$. T implies $\overline{S1}$ = L and S0 = H; F implies $\overline{S1}$ = H or S0 = L.
- 4. Wait states are inserted by suspending burst.

ASYNCHRONOUS TRUTH TABLE (See Notes 1 and 2)

Operation	G	I/O Status
Read	L	Data Out (DQ0-DQ8)
Read	Н	High-Z
Write	Х	High-Z — Data In (DQ0-DQ8)
Deselected	Х	High-Z

NOTES:

- 1. X means Don't Care.
- For a write operation following a read operation, G must be high before the input data required setup time and held high through the input data hold time.

ABSOLUTE MAXIMUM RATINGS (Voltages referenced to $V_{SS} = 0 \text{ V}$)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to 7.0	٧
Output Power Supply Voltage	Vccq	– 0.5 to V _{CC}	V
Voltage Relative to V _{SS}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	٧
Output Current (per I/O)	l _{out}	± 20	mA
Power Dissipation (T _A = 70°C, V _{CC} = 5 V, t _{KHKH} = 20 ns)	PD	1.0	W
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperature	T _{stg}	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, V_{CCQ} = 5.0 \text{ V} \text{ or } 3.3 \text{ V} \pm 10\%, T_A = 0 \text{ to } + 70^{\circ}\text{C}, \text{Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to $V_{SS} = 0 \text{ V}$)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)		4.5	5.0	5.5	V
Output Buffer Supply Voltage (5.0 V TTL Compatible) (3.3 V 50 Ω Compatible)	Vcc Vccq	4.5 3.0	5.0 3.3	5.5 3.6	V
Input High Voltage	ViH	2.2	3.0	V _{CC} + 0.3	٧
Input Low Voltage	V _{IL}	- 0.5 *	0.0	0.8	٧

^{*} V_{IL} (min) = -3.0 V ac (pulse width ≤ 20 ns)

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	l _{ikg(I)}	_	± 1.0	μА
Output Leakage Current (\overline{G} , $\overline{S1} = V_{IH}$, $S0 = V_{IL}$, $V_{out} = 0$ to V_{CCQ})	llkg(O)	_	± 1.0	μΑ
AC Supply Current $(\overline{G}, \overline{S1}, = V_{IH}, S0 = V_{IL},$ All Inputs = $V_{IL} = 0.0 \text{ V}$ and $V_{IH} \ge 3.0 \text{ V}$, $I_{Out} = 0 \text{ mA}$, Cycle Time $\ge t_{KHKH}$ min)	ICCA		180	mA
Standby Current (S1 = V _{IH} , S0 = V _{IL} , All Inputs = V _{IL} and V _{IH} , Cycle Time ≥ t _{KHKH} min)	I _{SB1}		40	mA
CMOS Standby Current ($\overline{S1} \ge V_{CC} - 0.2$ V, S0 \le 0.2 V, All Inputs $\ge V_{CC} - 0.2$ V or \le 0.2 V, Cycle Time \ge t _{KHKH} min)	I _{SB2}	_	30	mA
Output Low Voltage (I _{OL} = + 8.0 mA)	V _{OL}	_	0.4	٧
Output High Voltage (I _{OH} = - 4.0 mA)	VOH	2.4		٧

NOTE: Good decoupling of the local power supply should always be used. DC characteristics are guaranteed for all possible i486 bus cycles.

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T_A = 25°C, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Тур	Max	Unit
Input Capacitance (All Pins Except DQ0-DQ8)	C _{in}	2	3	pF
Input/Output Capacitance (DQ0–DQ8)	C _{I/O}	7	8	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, V_{CCO} = 5.0 \text{ V} \text{ or } 3.3 \text{ V} \pm 10\%, T_A = 0 \text{ to } + 70^{\circ}\text{C}, \text{ Unless Otherwise Noted)}$


Output Timing Reference Level 1.5 V Input Timing Measurement Reference Level 1.5 V Input Pulse Levels 0 to 3.0 V Output Load See Figure 1A Unless Otherwise Noted Input Rise/Fall Time 3 ns

READ/WRITE CYCLE TIMING (See Notes 1, 2, and 3)


	Syn	lodr	MCM62	MCM62486A-14 MCM62486A-19 MCM62486A-24		4 MCM62486A-19				
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Cycle Time	tkhkh	tcyc	20	_	25	_	30	_	ns	
Clock Access Time	tKHQV	tCD	_	14	_	19	_	24	ns	4
Output Enable to Output Valid	tGLQV	^t OE	_	6	_	7	_	8	ns	
Clock High to Output Active	tKHQX1	t _{DC1}	7		7	_	7	_	ns	
Clock High to Output Change	tKHQX2	tDC2	4	_	4	_	4	_	ns	
Output Enable to Output Active	t _{GLQX}	tOLZ	0	_	0		0	_	ns	
Output Disable to Q High-Z	t _{GHQZ}	tonz	_	7	_	8	_	9	ns	5
Clock High to Q High-Z	tKHQZ	tcz	_	8	_	8	_	8	ns	
Clock High Pulse Width	tKHKL	^t CH	8	_	9	_	11	_	ns	
Clock Low Pulse Width	t _{KLKH}	^t CL	8	_	9	_	11	_	ns	
Setup Times: Address Address Status Data In Write Address Advance Chip Select	tavkh tadsvkh tdvkh twvkh tadvvkh tsovkh tsivkh	tas tss tds tws	3	_	3		3		ns	6
Hold Times: Address Address Status Data In Write Address Advance Chip Select	tkhax tkhadsx tkhdx tkhwx tkhadvx tkhsox tkhsix	tah tsh tdh twh	2	_	2		2		ns	6

NOTES:

- 1. A read cycle is defined by Whigh or ADSP low for the setup and hold times. A write cycle is defined by Wlow and ADSP high for the setup and hold times.
- 2. All read and write cycle timings are referenced from K or \overline{G} .
- G is a don't care when W is sampled low.
 Maximum access times are guaranteed for all possible i486 external bus cycles.
- 5. Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B. This parameter is sampled and not 100% tested. At any
- given voltage and temperature, t_{KHQZ} max is less than t_{KHQX1} min for a given device and from device to device. This is a synchronous device. All addresses must meet the specified setup and hold times for **ALL** rising edges of clock (K) whenever ADSP and ADSC is low and the chip is selected. All other synchronous inputs must meet the specified setup and hold times for ALL rising edges of K when the chip is selected. Chip select must be true (\$\overline{S1}\$ low and \$\overline{S0}\$ high) at each rising edge of clock for the device (when \$\overline{ADSP}\$ or \$\overl to remain enabled. Timings for \$\overline{S1}\$ and \$0 are similar.



MOTOROLA MEMORY DATA




NOTE: Q1(A2) represents the first output data from the base address A2; Q2(A2) represents the next output data in the burst sequence with A2 as the base address.


MOTOROLA MEMORY DATA




WRITE CYCLES



COMBINATION READ/WRITE CYCLE




APPLICATION EXAMPLE





128K BYTE BURSTABLE, SECONDARY CACHE USING 4 MCM62486FN24s WITH A 33 MHz i486


7


Derating Curves















Derating curves are based on component typical values.

ORDERING INFORMATION (Order by Full Part Number)



Full Part Number - MCM62486AFN14 MCM62486AFN19 MCM62486FN24

MOTOROLA SEMICONDUCTOR TECHNICAL DATA

32K × 9 Bit BurstRAM™ Synchronous Static RAM With Burst Counter and Self-Timed Write

The MCM62940 is a 294,912 bit synchronous static random access memory designed to provide a burstable, high-performance, secondary cache for the MC68040 microprocessor. It is organized as 32,768 words of 9 bits, fabricated using Motorola's high-performance silicon-gate CMOS technology. The device integrates input registers, a 2-bit counter, high speed SRAM, and high drive capability outputs onto a single monolithic circuit for reduced parts count implementation of cache data RAM applications. Synchronous design allows precise cycle control with the use of an external clock (K). CMOS circuitry reduces the overall power consumption of the integrated functions for greater reliability.

Addresses (A0–A14), data inputs (D0–D8), and all control signals, except output enable (\overline{G}) , are clock (K) controlled through positive-edge-triggered noninverting registers.


Bursts can be initiated with either transfer start processor (TSP) or transfer start cache controller (TSC) input pins. Subsequent burst addresses are generated internally by the MCM62940 (burst sequence initiates that of the MC68040) and controlled by the burst address advance (BAA) input pin. The following pages provide more detailed information on burst controls.

Write cycles are internally self-timed and are initiated by the rising edge of the clock (K) input. This feature eliminates complex off-chip write pulse generation and provides increased flexibility for incoming signals.


The MCM62940 is packaged in a 44-pin plastic leaded chip carrier (PLCC). Multiple power and ground pins have been utilized to minimize effects induced by output noise. Separate power and ground pins have been employed for DQ0–DQ8 to allow user-controlled output levels of 5 volts or 3.3 volts.

- Single 5 V ± 10% Power Supply
- Choice of 5 V or 3.3 V ± 10% Power Supplies for Output Level Compatibility
- Fast Access Times: 14/19/24 ns Max and Cycle Times: 20/25/30 ns Min
- Internal Input Registers (Address, Data, Control)
- Internally Self-Timed Write Cycle
- TSP, TSC, and BAA Burst Control Pins
- Asynchronous Output Enable Controlled Three-State Outputs
- Common Data Inputs and Data Outputs
- High Output Drive Capability: 85 pF per I/O
- High Board Density PLCC Package
- Fully TTL-Compatible
- Active High and Low Chip Select Inputs for Easy Depth Expansion

MCM62940



PIN ASSIGNMENT




PIN	l N	ΑN	1ES

A0-A14	Address Inputs
K	Clock
W	Write Enable
G	Output Enable
S0, \$1	Chip Selects
BAA	Burst Address Advance
TSP, TSC .	Transfer Start
DQ0-DQ8 .	Data Input/Output
Vcc	+ 5 V Power Supply
	Output Buffer Power Supply
	Ground
	Output Buffer Ground

All power supply and ground pins must be connected for proper operation of the device. $V_{CC} \ge V_{CCQ}$ at all times including power up.


BurstRAM is a trademark of Motorola, Inc.

BLOCK DIAGRAM (See Note)



NOTE: All registers are positive-edge triggered. The TSC or TSP signals control the duration of the burst and the start of the next burst. When TSP is sampled low, any ongoing burst is interrupted and a read (independent of W and TSC) is performed using the new external address. When TSC is sampled low (and TSP is sampled high), any ongoing burst is interrupted and a read or write (dependent on W) is performed using the next external address. Chip selects (S0, ST) are sampled only when a new base address is loaded. After the first cycle of the burst, BAA controls subsequent burst cycles. When BAA is sampled low, the internal address is advanced prior to the operation. When BAA is sampled high, the internal address is not advanced, thus inserting a wait state into the burst sequence accesses. Upon completion of a burst, the address will wrap around to its initial state. See BURST SEQUENCE GRAPH.

BURST SEQUENCE GRAPH (See Note)



NOTE: The external two values for A1 and A0 provide the starting point for the burst sequence graph. The burst logic advances A1 and A0 as shown above.

SYNCHRONOUS TRUTH TABLE (See Notes 1, 2, 3, and 4)

S	TSP	TSC	BAA	W	К	Address	Operation
F	L	х	х	Х	L-H	. N/A	Deselected
F	х	L	х	Х	L-H	N/A	Deselected
Т	L	х	Х	Х	L-H	External Address	Read Cycle, Begin Burst
Т	Н	L	х	L	L-H	External Address	Write Cycle, Begin Burst
Т	Н	L	х	Н	L-H	External Address	Read Cycle, Begin Burst
х	Н	Н	L	L	L-H	Next Address	Write Cycle, Continue Burst
х	Н	Н	L	Н	L-H	Next Address	Read Cycle, Continue Burst
Х	Н	Н	Н	L	L-H	Current Address	Write Cycle, Suspend Burst
х	Н	Н	Н	Н	L-H	Current Address	Read Cycle, Suspend Burst

NOTES:

- 1. X means Don't Care.
- 2. All inputs except \overline{G} must meet setup and hold times for the low-to-high transition of clock (K).
- 3. S represents S0 and $\overline{S1}$. T implies S0 = H and $\overline{S1}$ = L; F implies S0 = L or $\overline{S1}$ = H.
- 4. Wait states are inserted by suspending burst.

ASYNCHRONOUS TRUTH TABLE (See Notes 1 and 2)

Operation	G	I/O Status
Read	L	Data Out (DQ0-DQ8)
Read	Н	High-Z
Write	х	High-Z — Data In (DQ0-DQ8)
Deselected	Х	High-Z

NOTES:

- 1. X means Don't Care.
- For a write operation following a read operation, must be high before the input data required setup time and held high throughout the input data hold time.

ABSOLUTE MAXIMUM RATINGS (Voltages referenced to VSS = 0 V)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to 7.0	٧
Output Power Supply Voltage	Vccq	- 0.5 to V _{CC}	٧
Voltage Relative to V _{SS}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	٧
Output Current (per I/O)	lout	± 20	mA
Power Dissipation (T _A = 70°C, V _{CC} = 5 V, t _{KHKH} = 20 ns)	PD	1.0	w
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperature	T _{stg}	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, V_{CCQ} = 5.0 V or 3.3 V \pm 10%, T_A = 0 to + 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to $V_{SS} = 0 \text{ V}$)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	V _{CC}	4.5	5.0	5.5	V
Output Buffer Supply Voltage (5.0 V TTL Compatible) (3.3 V 50 Ω Compatible	Vccq	4.5 3.0	5.0 3.3	5.5 3.6	٧
Input High Voltage	VIH	2.2	3.0	V _{CC} + 0.3	٧
Input Low Voltage	V _{IL}	- 0.5 *	0.0	0.8	٧

^{*} V_{IL} (min) = -3.0 V ac (pulse width \leq 20 ns)

DC CHARACTERISTICS

Parameter		Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})		l _{lkg(l)}	_	± 1.0	μА
Output Leakage Current (\overline{G} , $\overline{S1} = V_{IH}$, $S0 = V_{IL}$, $V_{out} = 0$ to	V _{CCQ})	l _{lkg(O)}	_	± 1.0	μА
AC Supply Current $(\overline{G}, \overline{S1} = V_{IH}, S0 = V_{IL},$ All Inputs = $V_{IL} = 0.0 \text{ V}$ and $V_{IH} \ge 3.0 \text{ V}$, $I_{out} = 0 \text{ mA}$, Cycle Time $\ge t_{KHKH}$ min)	MCM62940-14: t _{KHKH} = 20 ns MCM62940-19: t _{KHKH} = 25 ns MCM62940-24: t _{KHKH} = 30 ns	ICCA	=	180 175 170	mA
Standby Current (\$\overline{S1} = V_{IH}, S0 = V_{IL}, All Inputs = V_{IL} and V	IH, Cycle Time ≥ t _{KHKH} min)	ISB1	_	40	mA
CMOS Standby Current $(\overline{S1} \ge V_{CC} - 0.2 \text{ V}, S0 \le 0.2 \text{ V}, All In Cycle TIme \ge t_{KHKH} min)$	nputs \geq V _{CC} – 0.2 V or \leq 0.2 V,	I _{SB2}	_	30	mA
Output Low Voltage (I _{OL} = + 8.0 mA)		V _{OL}	_	0.4	٧
Output High Voltage (I _{OH} = -4.0 mA)		VOH	2.4	_	٧

NOTE: Good decoupling of the local power supply should always be used. DC characteristics are guaranteed for all possible MC68040 bus cycles.

$\textbf{CAPACITANCE} \; (f = 1.0 \; \text{MHz}, \, \text{dV} = 3.0 \; \text{V}, \, \text{T}_{\mbox{\scriptsize A}} = 25 ^{\circ} \mbox{\scriptsize C}, \, \text{Periodically Sampled Rather Than 100\% Tested)}$

Characteristic	Symbol	Тур	Max	Unit
Input Capacitance (All Pins Except DQ0–DQ8)	C _{in}	2	3	pF
Input/Output Capacitance (DQ0–DQ8)	C _{I/O}	7	8	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, V_{CCQ} = 5.0 V or 3.3 V \pm 10%, T_A = 0 to + 70°C, Unless Otherwise Noted)


Input Timing Measurement Reference Level 1.5 V	Output Timing Reference Level 1.5 V
Input Pulse Levels	Output Load See Figure 1A Unless Otherwise Noted
Input Rise/Fall Time	

READ/WRITE CYCLE TIMING (See Notes 1, 2, and 3)


	Symbol		MCM6	2940-14	MCM62	2940-19	MCM62	2940-24		
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Cycle Time	tKHKH	tcyc	20	_	25	_	30	_	ns	
Clock Access Time	tKHQV	tCD	_	14		19	_	24	ns	4
Output Enable to Output Valid	tGLQV	^t OE	_	6	_	7		8	ns	
Clock High to Output Active	tKHQX1	tDC1	8	_	8		8	_	ns	
Clock High to Output Change	tKHQX2	tDC2	5	_	5	_	5	_	ns	
Output Enable to Output Active	tGLQX	^t OLZ	0	_	0		0	_	ns	
Output Disable to Q High-Z	tGHQZ	tOHZ	_	7	_	8	_	9	ns	5
Clock High to Q High-Z	tKHQZ	tcz	_	8	_	8		8	ns	5
Clock High Pulse Width	†KHKL	t _{CH}	8	_	9	_	11	_	ns	
Clock Low Pulse Width	^t KLKH	^t CL	8	_	9	_	11		ns	
Setup Times: Address Address Status Data In Write Address Advance Chip Select	tavkh ttsvkh tdvkh twvkh tbavkh tsovkh tsovkh	tas tss tos tws	3		3		3		ns	6
Hold Times: Address Address Status Data In Write Address Advance Chip Select	TKHAX TKHTSX TKHDX TKHWX TKHBAX TKHS0X TKHS1X	^t AH ^t SH ^t DH ^t WH	2		2		2		ns	6

NOTES:

- 1. A read cycle is defined by \overline{W} high or \overline{TSP} low for the setup and hold times. A write cycle is defined by \overline{W} low and \overline{TSP} high for the setup and hold times.
- 2. All read and write cycle timings are referenced from K or \overline{G} .
- 3. \overline{G} is a don't care when \overline{W} is sampled low.
- 4. Maximum access times are guaranteed for all possible MC68040 external bus cycles.
- 5. Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B. This parameter is sampled and not 100% tested. At any given voltage and temperature, t_{KHQZ} max is less than t_{KHQX1} min for a given device and from device to device.
- 6. This is a synchronous device. All addresses must meet the specified setup and hold times for ALL rising edges of clock (K) whenever TSP or TSC are low and the chip is selected. All other synchronous inputs must meet the specified setup and hold times for ALL rising edges of K when the chip is selected. Chip select must be true (ST low and S0 high) at each rising edge of clock for the device (when TSP or TSC is low) to remain enabled. Timings for ST and S0 are similar.




READ CYCLE




NOTE: Q1(A2) represents the first output from the external address A2; Q2(A2) represents the next output data in the burst sequence with A2 as the base address.

WRITE CYCLE




NOTE: $\overline{G} = V_{IH}$

APPLICATION EXAMPLE



128K Byte Burstable, Secondary Cache Using Four MCM62940FN24s with a 33 MHz MC68040



MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Product Preview 32K × 9 Bit BurstRAM™ Synchronous Static RAM With Burst Counter and Self-Timed Write

The MCM62940A is a 294,912 bit synchronous static random access memory designed to provide a burstable, high-performance, secondary cache for the MC68040 microprocessor. It is organized as 32,768 words of 9 bits, fabricated using Motorola's high-performance silicon-gate CMOS technology. The device integrates input registers, a 2-bit counter, high speed SRAM, and high drive capability outputs onto a single monolithic circuit for reduced parts count implementation of cache data RAM applications. Synchronous design allows precise cycle control with the use of an external clock (K). CMOS circuitry reduces the overall power consumption of the integrated functions for greater reliability.

Addresses (A0–A14), data inputs (D0–D8), and all control signals, except output enable (\overline{G}) , are clock (K) controlled through positive-edge-triggered noninverting registers.


Bursts can be initiated with either transfer start processor (TSP) or transfer start cache controller (TSC) input pins. Subsequent burst addresses are generated internally by the MCM62940A (burst sequence imitates that of the MC68040) and controlled by the burst address advance (BAA) input pin. The following pages provide more detailed information on burst controls.

Write cycles are internally self-timed and are initiated by the rising edge of the clock (K) input. This feature eliminates complex off-chip write pulse generation and provides increased flexibility for incoming signals.


The MCM62940A is packaged in a 44-pin plastic-leaded chip carrier (PLCC). Multiple power and ground pins have been utilized to minimize effects induced by output noise. Separate power and ground pins have been employed for DQ0–DQ8 to allow user-controlled output levels of 5 volts or 3.3 volts.

- Single 5 V ± 10% Power Supply
- Choice of 5 V or 3.3 V ± 10% Power Supplies for Output Level Compatibility
- Fast Access Times: 14/19/24 ns Max and Cycle Times: 20/25/30 ns Min
- Internal Input Registers (Address, Data, Control)
- Internally Self-Timed Write Cycle
- TSP, TSC, and BAA Burst Control Pins
- · Asynchronous Output Enable Controlled Three-State Outputs
- Common Data Inputs and Data Outputs
- High Output Drive Capability: 85 pF per I/O
- High Board Density PLCC Package
- Fully TTL-Compatible
- Active High and Low Chip Select Inputs for Easy Depth Expansion

MCM62940A



PIN ASSIGNMENT




PIN NAMES
A0-A14 Address Inputs K Clock W Write Enable G Output Enable S0, S1 Chip Selects BAA Burst Address Advance TSP, TSC Transfer Start DQ0-DQ8 Data Input/Output VCC + 5 V Power Supply VCQQ Output Buffer Power Supply VSS Ground VSSQ Output Buffer Ground

All power supply and ground pins must be connected for proper operation of the device. $V_{CC} \ge V_{CCQ}$ at all times including power up.

BurstRAM is a trademark of Motorola, Inc.


This document contains information on a new product. Specifications and information herein are subject to change without notice.

BLOCK DIAGRAM (See Note)



NOTE: All registers are positive-edge triggered. The TSC or TSP signals control the duration of the burst and the start of the next burst. When TSP is sampled low, any ongoing burst is interrupted and a read (independent of W and TSC) is performed using the new external address. When TSC is sampled low (and TSP is sampled high), any ongoing burst is interrupted and a read or write (dependent on W) is performed using the next external address. Chip selects (So, ST) are sampled only when a new base address is loaded. After the first cycle of the burst, BAA controls subsequent burst cycles. When BAA is sampled low, the internal address is advanced prior to the operation. When BAA is sampled high, the internal address is not advanced, thus inserting a wait state into the burst sequence accesses. Upon completion of a burst, the address will wrap around to its initial state. See BURST SEQUENCE GRAPH.

BURST SEQUENCE GRAPH (See Note)



NOTE: The external two values for A1 and A0 provide the starting point for the burst sequence graph. The burst logic advances A1 and A0 as shown above.

SYNCHRONOUS TRUTH TABLE (See Notes 1, 2, 3, and 4)

S	TSP	TSC	BAA	W	K	Address	Operation
F	L	Х	х	Х	L-H	N/A	Deselected
F	Х	L	х	Х	L-H	N/A	Deselected
Т	L	Х	х	Х	L-H	External Address	Read Cycle, Begin Burst
Т	Н	L	х	L	L-H	External Address	Write Cycle, Begin Burst
Т	Н	L	х	Н	L-H	External Address	Read Cycle, Begin Burst
Х	н	н	, L	L	L-H	Next Address	Write Cycle, Continue Burst
Х	н	Η	L	Н	L-H	Next Address	Read Cycle, Continue Burst
Х	Н	Н	Н	L	L-H	Current Address	Write Cycle, Suspend Burst
Х	Н	Н	Н	Н	L-H	Current Address	Read Cycle, Suspend Burst

NOTES:

- 1. X means Don't Care.
- 2. All inputs except G must meet setup and hold times for the low-to-high transition of clock (K).

 3. S represents S0 and S1. T implies S0 = H and S1 = L; F implies S0 = L or S1 = H.
- 4. Wait states are inserted by suspending burst.

ASYNCHRONOUS TRUTH TABLE (See Notes 1 and 2)

Operation	Ğ	I/O Status
Read	L	Data Out (DQ0-DQ8)
Read	Н	High-Z
Write	Х	High-Z — Data In (DQ0-DQ8)
Deselected	х	High-Z

NOTES:

- 1. X means Don't Care.
- 2. For a write operation following a read operation, $\overline{\mathbf{G}}$ must be high before the input data required setup time and held high throughout the input data hold time.

ABSOLUTE MAXIMUM RATINGS (Voltages referenced to $V_{SS} = 0 \text{ V}$)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to 7.0	٧
Output Power Supply Voltage	Vccq	- 0.5 to V _{CC}	٧
Voltage Relative to V _{SS}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	٧
Output Current (per I/O)	lout	± 20	mA
Power Dissipation ($T_A = 70$ °C, $V_{CC} = 5$ V, $t_{KHKH} = 20$ ns)	PD	1.0	W
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperature	T _{stg}	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables. after thermal equilibrium has been established.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, V_{CCQ} = 5.0 \text{ V or } 3.3 \text{ V} \pm 10\%, T_A = 0 \text{ to } + 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS} = 0 V)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
Output Buffer Supply Voltage (5.0 V TTL Compatible) (3.3 V 50 Ω Compatible	Vccq	4.5 3.0	5.0 3.3	5.5 3.6	٧
Input High Voltage	V _{IH}	2.2	3.0	V _{CC} + 0.3	٧
Input Low Voltage	V _{IL}	- 0.5 *	0.0	0.8	٧

^{*} V_{IL} (min) = -3.0 V ac (pulse width ≤ 20 ns)

DC CHARACTERISTICS

Parameter		Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})		l _{lkg(l)}	_	± 1.0	μА
Output Leakage Current (G, S1 = V _{IH} , S0 = V _{IL} , V _{out} = 0 to V _{CCQ})		llkg(O)		± 1.0	μА
AC Supply Current $(\overline{G}, \overline{S1} = V_{IH}, S0 = V_{IL}, \\ All Inputs = V_{IL} = 0 V and V_{IH} \ge 3.0 V, I_{Out} = 0 mA, \\ Cycle Time \ge t_{KHKH} min) MCM62940A-14: t_{KHKH} = 20 \text{ ns} MCM62940A-19: t_{KHKH} = 25 \text{ ns} MCM62940A-24: t_{KHKH} = 30 \text{ ns}$		ICCA	=	180 175 170	mA
Standby Current (S1 = V _{IH} , S0 = V _{IL} , All Inputs = V _{IL} and	V _{IH} , Cycle Time ≥ t _{KHKH} min)	I _{SB1}	_	40	mA
CMOS Standby Current ($\overline{S1} \ge V_{CC} - 0.2$ V, S0 \le 0.2 V, All Inputs $\ge V_{CC} - 0.2$ V or \le 0.2 V, Cycle TIme $\ge t_{KHKH}$ min)		I _{SB2}	_	30	mA
Output Low Voltage (I _{OL} = + 8.0 mA)		VOL	_	0.4	٧
Output High Voltage (IOH = - 4.0 mA)		Voн	2.4	_	٧

NOTE: Good decoupling of the local power supply should always be used. DC characteristics are guaranteed for all possible MC68040 bus cycles.

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, $T_A = 25$ °C, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Тур	Max	Unit
Input Capacitance (All Pins Except DQ0–DQ8)	C _{in}	2	3	pF
Input/Output Capacitance (DQ0-DQ8)	C _{I/O}	7	8	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, V_{CCO} = 5.0 \text{ V or } 3.3 \text{ V} \pm 10\%, T_A = 0 \text{ to } + 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$


Input Timing Measurement Reference Level 1.5 V	Output Timing Reference Level 1.5 V
Input Pulse Levels 0 to 3.0 V	Output Load See Figure 1A Unless Otherwise Noted
Input Rise/Fall Time	

READ/WRITE CYCLE TIMING (See Notes 1, 2, and 3)


	Symbol		MCM62	940A-14	MCM62	940A-19	MCM62	940A-24		
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Cycle Time	tKHKH	tcyc	20	_	25	_	30	_	ns	
Clock Access Time	tKHQV	tCD	I –	14	_	19		24	ns	4
Output Enable to Output Valid	tGLQV	^t OE	_	6	_	7	_	8	ns	
Clock High to Output Active	tKHQX1	tDC1	7	_	7	_	7	_	ns	
Clock High to Output Change	tKHQX2	t _{DC2}	5	_	5	_	5	_	ns	
Output Enable to Output Active	tGLQX	^t OLZ	0	_	0	_	0	_	ns	
Output Disable to Q High-Z	tGHQZ	^t OHZ	_	7	_	8		9	ns	5
Clock High to Q High-Z	tKHQZ	tcz	_	8	_	8	_	8	ns	5
Clock High Pulse Width	tKHKL	^t CH	8	I —	9	_	11	_	ns	
Clock Low Pulse Width	†KLKH	tCL	8	_	9	_	11		ns	
Setup Times: Address Address Status Data In Write Address Advance Chip Select	tavkh ttsvkh tdvkh twvkh tbavkh tsovkh tsovkh	tas tss tps tws	3		3		3		ns	6
Hold Times: Address Address Status Data In Write Address Advance Chip Select	tkhax tkhtsx tkhdx tkhwx tkhbax tkhsox tkhsox	[†] AH [†] SH [†] DH [†] WH	2		2		2		ns	6

NOTES:


- 1. A read cycle is defined by \overline{W} high or \overline{TSP} low for the setup and hold times. A write cycle is defined by \overline{W} low and \overline{TSP} high for the setup and hold times.
- 2. All read and write cycle timings are referenced from K or \overline{G} .
- 3. \overline{G} is a don't care when \overline{W} is sampled low.
- 4. Maximum access times are guaranteed for all possible MC68040 external bus cycles.
- Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B. This parameter is sampled and not 100% tested. At any
 given voltage and temperature, t_{KHOZ} max is less than t_{KHOX}1 min for a given device and from device to device.
- 6. This is a synchronous device. All addresses must meet the specified setup and hold times for *ALL* rising edges of clock (K) whenever TSP or TSC are low and the chip is selected. All other synchronous inputs must meet the specified setup and hold times for *ALL* rising edges of K when the chip is selected. Chip select must be true (S1 low and S0 high) at each rising edge of clock for the device (when TSP or TSC is low) to remain enabled. Timings for S1 and S0 are similar.




READ CYCLE



NOTE: Q1(A2) represents the first output from the external address A2; Q2(A2) represents the next output data in the burst sequence with A2 as the base address.





APPLICATION EXAMPLE





128K Byte Burstable, Secondary Cache Using Four MCM62940AFN24S with a 33 MHz MC68040


Derating Curves














Derating curves are based on component typical values.

ORDERING INFORMATION (Order by Full Part Number) MCM 62940A x xx Motorola Memory Prefix Speed (14 = 14 ns, 19 = 19 ns, 24 = 24 ns) Part Number — Package (FN = PLCC)

Full Part Number - MCM62940AFN14 MCM62940AFN19 MCM62940AFN24

MOTOROLA SEMICONDUCTOR TECHNICAL DATA

32K × 9 Bit Synchronous Static RAM

The MCM62950 is a 294,912 bit synchronous static random access memory organized as 32,768 words of 9 bits, fabricated using Motorola's high-performance silicon-gate CMOS technology. The device integrates input registers, high-speed SRAM, and high drive capability outputs onto a single monolithic circuit for reduced parts count implementation of cache data RAM applications. Synchronous design allows precise cycle control with the use of an external clock (K). Asynchronous controls consist of asynchronous write enable $(\overline{\rm AW})$ and output enable $(\overline{\rm G})$. CMOS circuitry reduces the overall power consumption of the integrated functions for greater reliability.


Addresses (A0–A14) and control signals, except output enable $\overline{(G)}$ and asynchronous write enable $\overline{(AW)}$, are sampled through positive-edge-triggered noninverting registers. Data outputs are asynchronously controlled by \overline{G} .

Write cycles are differentiated from read cycles by the state of the synchronous write enable pin (\overline{SW}) at the rising edge of K. Write cycles are completed only if \overline{AW} is asserted within the specified setup time to the following rising edge of K. Write cycles may be aborted by negating the \overline{AW} signal prior to the low-going edge of K. Data for the write may be delayed until the latter half of the write cycle.


The MCM62950 is packaged in a 44-pin plastic-leaded chip carrier (PLCC). Multiple power and ground pins have been utilized to minimize effects induced by output noise. Separate power and ground pins have been employed for DQ0–DQ8 to allow user-controlled output levels of 5 volts or 3.3 volts.

- Single 5 V ± 10% Power Supply
- Choice of 5 V or 3.3 V ± 10% Power Supplies for Output Level Compatibility
- Fast Access Times: 20/25 ns Max and Cycle Times: 20/25 ns Min
- Internal Input Registers (Address, Control)
- Late Write Abort Feature
- Output Enable Controlled Three-State Outputs
- Common Data Inputs and Data Outputs
- High Output Drive Capability: 85 pF per I/O
- High Board Density PLCC Package
- Fully TTL-Compatible
- · Active High and Low Chip Select Inputs for Easy Depth Expansion

MCM62950



PIN ASSIGNMENT



PIN NAMES

A0A14	Address Inputs
K	Clock
SW	Synchronous Write
ĀW	Asynchronous Write
<u>G</u>	Output Enable
S0, S1	Chip Selects
DQ0-DQ8	. Data Input/Output
V _{CC}	+ 5 V Power Supply
VCCO Output E	
VSS	
V _{SSQ} 0	
	•

All power supply and ground pins must be connected for proper operation of the device. $V_{CC} \ge V_{CCQ}$ at all times including power up.

BLOCK DIAGRAM 32K x 9 ADDRESS A0-A14 MEMORY ARRAY REGISTERS WRITE WRITE REGISTER BUFFER $\overline{\mathsf{AW}}$ S0 OUTPUT **ENABLE** BUFFER REGISTER Ğ DQ0-DQ8

SYNCHRONOUS TRUTH TABLE (See Notes 1, 2, 3, and 4)

s	SW	ĀW	G	K	Operation	I/O Status
F	х	х	×	L-H	Deselected	High-Z
Т	L	Х	х	L-H	Write	High-Z
(T)	(L)	L	×	L	Write	Data-In
(T)	(L)	Н	Х	L	Aborted Write (No Action)	High-Z
T	н	Х	-	L-H	Read Initiated	-
(T)	(H)	х	Н	X	Read	High-Z
(T)	(H)	Х	L	X	Read	Data Out

NOTES:

- 1. X means Don't Care.
- 2. S0, $\overline{S1}$, and \overline{W} must meet setup and hold times for the low-to-high transition of clock (K).
- 3. S represents $\overline{S0}$ and S1. T implies $\overline{S1} = L$ and S0 = H; F implies $\overline{S1} = H$ or S0 = L.

 4. $\overline{W} = (L)$ implies $\overline{W} = L$ for the last clock transition from low to high. Similarly for S = (T).

ABSOLUTE MAXIMUM RATINGS (Voltages referenced to $V_{SS} = 0 \text{ V}$)

Rating	Symbol	Value	Unit			
Power Supply Voltage	Vcc	- 0.5 to 7.0	V			
Output Power Supply Voltage	Vccq	- 0.5 to V _{CC}	V			
Voltage Relative to V _{SS}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	V			
Output Current (per I/O)	lout	± 20	mA			
Power Dissipation ($T_A = 70^{\circ}C$, $V_{CC} = 5 \text{ V}$, $t_{KHKH} = 20 \text{ ns}$)	PD	1.0	w			
Temperature Under Bias	T _{bias}	- 10 to + 85	°C			
Operating Temperature	TA	0 to + 70	°C			
Storage Temperature	T _{sta}	- 55 to + 125	°C			

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. established. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

($V_{CC} = V_{CCQ} = 5.0 \text{ V} \pm 10\%$, $T_A = 0 \text{ to} + 70^{\circ}\text{C}$, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS} = 0 V)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
Output Buffer Supply Voltage (5.0 V TTL Compatible) (3.3 V 50 Ω Compatible)	Vccq	4.5 3.0	5.0 3.3	5.5 3.6	V
Input High Voltage	V _{IH}	2.2	3.0	V _{CC} + 0.3	٧
Input Low Voltage	V _{IL}	- 0.5*	0.0	0.8	٧

^{*} V_{II} (min) = -3.0 Vac (pulse width ≤ 20 ns)

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	llkg(l)	_	± 1.0	μА
Output Leakage Current (\overline{G} , $\overline{S1}$ = V _{IH} , S0 = V _{IL} , V _{out} = 0 to V _{CCQ})	lkg(O)	_	± 1.0	μΑ
AC Supply Current (\overline{G} , S0 = V _{IH} , $\overline{S1}$ = V _{IL} , All Inputs = V _{IL} = 0.0 V and V _{IH} \geq 3.0 V, I _{out} = 0 mA, Cycle Time \geq t _{KHKH} min) MCM62950-20: t _{KHKH} = 20 ns MCM62950-25: t _{KHKH} = 25 ns	ICCA	_	195 185	mA
Standby Current ($\overline{S1} = V_{IH}$, S0 = V_{IL} , All Inputs = V_{IL} and V_{IH})	I _{SB1}	_	40	mA
CMOS Standby Current ($\overline{S1} \ge V_{CC} - 0.2$ V, S0 \le 0.2 V, All Inputs $\ge V_{CC} - 0.2$ V or \le 0.2 V, Cycle Time \ge t _{KHKH} min)	ISB2	_	30	mA
Output Low Voltage (I _{OL} = + 8.0 mA)	V _{OL}	0.1	0.4	٧
Output High Voltage ($I_{OH} = -4.0 \text{ mA}$)	Voн	2.4	_	٧

NOTE: Good decoupling of the local power supply should always be used.

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T_A = 25°C, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Тур	Max	Unit
Input Capacitance (All Pins Except DQ0-DQ8)	C _{in}	2	3	pF
Input/Output Capacitance (DQ0-DQ8)	CI/O	7	8	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

($V_{CC} = V_{CCQ} = 5.0 \text{ V} \pm 10\%$, $T_A = 0 \text{ to} + 70^{\circ}\text{C}$, Unless Otherwise Noted)


Input Timing Measurement Reference Level 1.5 V	Output Timing Reference Level 1.5 V
Input Pulse Levels 0 to 3.0 V	Output Load See Figure 1A Unless Otherwise Noted
Input Rise/Fall Time 3 ns	


READ/WRITE CYCLE TIMING (See Notes 1, 2, and 3)


		MCM62950-20		MCM62	950-25		
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Clock Control: Cycle Time Clock High Pulse Width Clock Low Pulse Width	[†] KHKH [†] KHKL [†] KLKH	20 8 8	_ _ _	25 11 11	_ _ _	ns	
Read Access Times: Clock Access Time Output Enable to Output Valid	[†] KHQV [†] GLQV	_ _	20 8	<u> </u>	25 9	ns	
Aborted Write Cycles: Clock Low to Asynchronous Write High Clock High to Asynchronous Write Invalid	[†] KLAWH [†] KHAWX	2	<u> </u>	_ 2	o —	ns	
Write Cycles: Asynchronous Write Low to Clock High Clock High to Asynchronous Write Invalid Data-In Valid to Clock High (Transparent Data) Clock High to Data Invalid (Transparent Data)	[‡] AWLKH [‡] KHAWX [†] DVKH [‡] KHDX	6 2 6 2	_ _ _	6 2 6 2	-	ns	
Output Buffer Control: Clock High to Output Low-Z after Write Clock High to Output Change Output Enable to Output Active Output Disable to Q High-Z Clock High to Q High-Z	[†] KHQX1 [†] KHQX2 [†] GLQX [†] GHQZ [†] KHQZ	7 5 0 —	 8 8	7 5 0 —	 9 8	ns	4 4
Register Setup Times for: Address Synchronous Write Chip Select	tavkh twvkh tsovkh tsovkh	3		3		ns	5
Register Hold Times for: Address Synchronous Write Chip Select	tKHAX tKHWX tKHS0X tKHS1X	2	_	2	_	ns	5

NOTES:

- 1. A read cycle is defined by \overline{SW} high for the setup and hold times. A write cycle is defined by \overline{SW} low for the setup and hold times.
- 2. All read and write cycle timings are referenced from K or \overline{G} .
- 3. \overline{G} is a don't care when \overline{SW} is sampled low.
- 4. Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B. This parameter is sampled and not 100% tested. At any given voltage and temperature, t_{GHOZ} max is less than t_{GLOX} min for a given device and from device to device.
- 5. This is a synchronous device. All address inputs must meet the specified setup and hold times with stable logic levels for ALL rising edges of clock (K) when the device is selected. All synchronous inputs must meet the specified setup and hold times with stable logic levels for ALL rising edges of clock (K) when the device is selected. Timings for S1 and S0 are similar.







MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Product Preview 32K × 9 Bit Synchronous Static RAM

The MCM62950A is a 294,912 bit synchronous static random access memory organized as 32,768 words of 9 bits, fabricated using Motorola's high-performance silicon-gate CMOS technology. The device integrates input registers, high-speed SRAM, and high drive capability outputs onto a single monolithic circuit for reduced parts count implementation of cache data RAM applications. Synchronous design allows precise cycle control with the use of an external clock (K). Asynchronous controls consist of asynchronous write enable $(\overline{\text{O}})$. CMOS circuitry reduces the overall power consumption of the integrated functions for greater reliability.


Addresses (A0–A14) and control signals, except output enable (\overline{G}) and asynchronous write enable (\overline{AW}) , are sampled through positive-edge-triggered noninverting registers. Data outputs are asynchronously controlled by \overline{G} .

Write cycles are differentiated from read cycles by the state of the synchronous write enable pin (\overline{SW}) at the rising edge of K. Write cycles are completed only if \overline{AW} is asserted within the specified setup time to the following rising edge of K. Write cycles may be aborted by negating the \overline{AW} signal prior to the low going edge of K. Data for the write may be delayed until the latter half of the write cycle.


The MCM62950A is packaged in a 44-pin plastic-leaded chip carrier (PLCC). Multiple power and ground pins have been utilized to minimize effects induced by output noise. Separate power and ground pins have been employed for DQ0–DQ8 to allow user-controlled output levels of 5 volts or 3.3 volts.

- Single 5 V ± 10% Power Supply
- Choice of 5 V or 3.3 V \pm 10% Power Supplies for Output Level Compatibility
- Fast Access Times: 15/20/25 ns Max and Cycle Times: 15/20/25 ns Min
- Internal Input Registers (Address, Control)
- Late Write Abort Feature
- Output Enable Controlled Three-State Outputs
- Common Data Inputs and Data Outputs
- High Output Drive Capability: 85 pF per I/O
- High Board Density PLCC Package
- Fully TTL Compatible
- Active High and Low Chip Select Inputs for Easy Depth Expansion

MCM62950A



PIN ASSIGNMENT



PIN NAMES

A0-A14 Address Inputs
K Clock
SW Synchronous Write
AW Asynchronous Write
G Output Enable
S0, S1 Chip Selects
DQ0-DQ8 Data Input/Output
V _{CC} + 5 V Power Supply
VCCO Output Buffer Power Supply
VSS Ground
V _{SSQ} Output Buffer Ground

All power supply and ground pins must be connected for proper operation of the device. $V_{CC} \ge V_{CCQ}$ at all times including power up.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

BLOCK DIAGRAM 15 32K x 9 **ADDRESS** MEMORY ARRAY REGISTERS 9 WRITE WRITE REGISTER **BUFFER** $\overline{\text{AW}}$ OUTPUT **ENABLE** BUFFER REGISTER DQ0-DQ8

SYNCHRONOUS TRUTH TABLE (See Notes 1, 2, 3, and 4)

S	SW	ĀW	Ğ	К	Operation	I/O Status
F	х	X	х	L-H	Deselected	High-Z
Т	L	X	х	L-H	Write	High-Z
(T)	(L)	L	х	L	Write	Data-In
(T)	· (L)	Н	Х	L	Aborted Write (No Action)	High-Z
Т	н	Х	_	L-H	Read Initiated	-
(T)	(H)	Х	н	х	Read	High-Z
(T)	(H)	Х	L	х	Read	Data Out

NOTES:

- 1. X means Don't Care.
- 2. S0, $\overline{S1}$, and \overline{W} must meet setup and hold times for the low-to-high transition of clock (K).
- 3. S represents $\overline{S0}$ and S1. T implies $\overline{S1}$ = L and S0 = H; F implies $\overline{S1}$ = H or S0 = L 4. \overline{W} = (L) implies \overline{W} = L for the last clock transition from low to high. Similarly for S = (T).

ABSOLUTE MAXIMUM RATINGS (Voltages referenced to V_{SS} = 0 V)

Rating	Symbol	Value	Unit
Power Supply Voltage	VCC	- 0.5 to 7.0	V
Output Power Supply Voltage	Vccq	– 0.5 to V _{CC}	٧
Voltage Relative to V _{SS}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	٧
Output Current (per I/O)	l _{out}	± 20	mA
Power Dissipation (T _A = 70°C, V _{CC} = 5 V, t _{KHKH} = 15 ns)	PD	1.0	W
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperature	T _{sta}	- 55 to + 125	°C

tect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This device contains circuitry to pro-

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. established. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = V_{CCO} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to} + 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to $V_{SS} = 0 \text{ V}$)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
Output Buffer Supply Voltage (5.0 V TTL Compatible) (3.3 V 50 Ω Compatible)	Vccq	4.5 3.0	5.0 3.3	5.5 3.6	٧
Input High Voltage	VIH	2.2	3.0	V _{CC} + 0.3	٧
Input Low Voltage	VIL	- 0.5*	0.0	0.8	٧

^{*} V_{JL} (min) = -3.0 Vac (pulse width ≤ 20 ns)

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	likg(i)	_	± 1.0	μА
Output Leakage Current (\overline{G} , $\overline{S1} = V_{IH}$, $S0 = V_{IL}$, $V_{out} = 0$ to V_{CCQ})	llkg(O)		± 1.0	μΑ
AC Supply Current $(\overline{G}, S0 = V_{ H}, \overline{S1} = V_{ L}, \\$ All Inputs = $V_{ L} = 0.0 \text{ V}$ and $V_{ H} \ge 3.0 \text{ V}$, $I_{out} = 0 \text{ mA}$, Cycle Time $\ge t_{KHKH} \text{ min}$)	ICCA	_	195	mA
Standby Current ($\overline{S1} = V_{IH}$, S0 = V_{IL} , All Inputs = V_{IL} and V_{IH})	I _{SB1}	_	40	mA
CMOS Standby Current ($\overline{S1} \ge V_{CC} - 0.2$ V, S0 \le 0.2 V, All Inputs $\ge V_{CC} - 0.2$ V or \le 0.2 V, Cycle Time \ge t _{KHKH} min)	I _{SB2}	-	30	mA
Output Low Voltage (I _{OL} = + 8.0 mA)	V _{OL}	0.1	0.4	٧
Output High Voltage (I _{OH} = - 4.0 mA)	VOH	2.4		٧

NOTE: Good decoupling of the local power supply should always be used.

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, TA = 25°C, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Тур	Max	Unit
Input Capacitance (All Pins Except DQ0–DQ8)	C _{in}	2	3	pF
Input/Output Capacitance (DQ0-DQ8)	C _{I/O}	7	8	pF

7

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = V_{CCQ} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to} + 70^{\circ}\text{C}, \text{Unless Otherwise Noted})$


Input Timing Measurement Reference Level 1.5 V	Output Timing Reference Level 1.5 V
Input Pulse Levels 0 to 3.0 V	Output Load See Figure 1A Unless Otherwise Noted
Input Rise/Fall Time	


READ/WRITE CYCLE TIMING (See Notes 1, 2, and 3)


		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		62950A-2 MCM62950A-2 0 5					
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Clock Control: Cycle Time Clock High Pulse Width Clock Low Pulse Width	^t KHKH ^t KHKL ^t KLKH	15 6 6		20 8 8	_ _ _	25 11 11	_	ns	
Read Access Times: Clock Access Time Output Enable to Output Valid	^t KHQV ^t GLQV	=	15 6	_	20 8	_	25 9	ns	
Aborted Write Cycles: Clock Low to Asynchronous Write High Clock High to Asynchronous Write Invalid	^t KLAWH ^t KHAWX		0		0	<u> </u>	0	ns	
Write Cycles: Asynchronous Write Low to Clock High Clock High to Asynchronous Write Invalid Data-In Valid to Clock High (Transparent Data) Clock High to Data Invalid (Transparent Data)	[†] AWLKH [†] KHAWX [†] DVKH [†] KHDX	6 2 6 2		6 2 6 2	_ _ _	6 2 6 2		ns	
Output Buffer Control: Clock High to Output Low-Z after Write Clock High to Output Change Output Enable to Output Active Output Disable to Q High-Z Clock High to Q High-Z	tkhqx1 tkhqx2 tglqx tghqz tkhqz	8 5 0 —	 7 8	8 5 0 —	 8 8	8 5 0 —	 9 8	ns	4 4
Register Setup Times for: Address Synchronous Write Chip Select	tavkh twvkh tsovkh tsovkh	3	_	3	_	3		ns	5
Register Hold Times for: Address Synchronous Write Chip Select	tKHAX tKHWX tKHS0X tKHS1X	2		2		2		ns	5

NOTES:


- 1. A read cycle is defined by \overline{SW} high for the setup and hold times. A write cycle is defined by \overline{SW} low for the setup and hold times.
- 2. All read and write cycle timings are referenced from K or G.
- 3. G is a don't care when SW is sampled low.
- Transition is measured ±500 mV from steady-state voltage with load of Figure 1B. This parameter is sampled and not 100% tested. At any given voltage and temperature, t_{GHQZ} max is less than t_{GLQX} min for a given device and from device to device.
 This is a synchronous device. All address inputs must meet the specified setup and hold times with stable logic levels for *ALL* rising
- 5. This is a synchronous device. All address inputs must meet the specified setup and hold times with stable logic levels for ALL rising edges of clock (K) when the device is selected. All synchronous inputs must meet the specified setup and hold times with stable logic levels for ALL rising edges of clock (K) when the device is selected. Timings for \$\overline{S1}\$ and \$O\$ are similar.











Derating Curves















Derating curves are based on component typical values.

ORDERING INFORMATION (Order by Full Part Number)



Full Part Number - MCM62950AFN15 MCM62950AFN20 MCM62950AFN25

32K × 9 Bit Synchronous Static RAM

The MCM62960 is a 294,912 bit synchronous static random access memory designed to provide a high-performance, cache for the SPARC™ Family of microprocessors. It is organized as 32,768 words of 9 bits, fabricated using Motorola's high-performance silicon-gate CMOS technology. The device integrates input registers, high-speed SRAM, and high drive capability outputs onto a single monolithic circuit for reduced parts count implementation of cache data RAM applications.

Synchronous design allows precise cycle control with the use of an external clock (K). CMOS circuitry reduces the overall power consumption of the integrated functions for greater reliability.


Output enable (\overline{G}) is an asynchronous control input. Addresses (AO-A14) and chip select inputs $(SO, \overline{S1})$ are sampled through positive-edge-triggered, noninverting registers on the rising edge of the clock input (K). Write enable (\overline{W}) and data-in are sampled on the following edge of K through negative-edge-triggered, noninverting registers.

The MCM62960 is packaged in a 44-pin plastic leaded chip carrier (PLCC). Multiple power and ground pins have been utilized to minimize effects induced by output noise. Separate power and ground pins have been employed for DQ0–DQ8 to allow user-controlled output levels of 5 volts or 3.3 volts.


- Single 5 V ± 10% Power Supply
- Choice of 5 V or 3.3 V ± 10% Power Supplies for Output Level Compatibility
- Fast Access Times: 17/20/24 ns Max and Cycle Times: 20/25/30 ns Min-
- Internal Input Registers (Address, Control, Data)
- Internally Self–Timed Write Cycle
- Output Enable Controlled Three-State Outputs
- · Common Data Inputs and Data Outputs
- High Output Drive Capability: 85 pF per I/O
- · High Board Density PLCC Package
- Fully TTL Compatible
- · Active High and Low Chip Select Inputs for Easy Depth Expansion

SPARC is a trademark of Sun Corp.

MCM62960



PIN ASSIGNMENT




PIN NAMES

A0-A14 Address Inputs
K Clock
W Write Enable
G Output Enable
S0, S1 Chip Selects
DQ0-DQ8 Data Input/Output
VCC+5 V Power Supply
VCCQ Output Buffer Power Supply
VSS Ground
VSSQ Output Ground
NC No Connection

All power supply and ground pins must be connected for proper operation of the device. $\label{eq:VCC} \geq V_{CCQ} \text{ at all times including power up.}$ No Connection pins should be left open.

BLOCK DIAGRAM



TRUTH TARLE (See Notes 1 2 2 and 4)

S	W	Ğ	Input/Output	Operation
F	х	Х	High-Z	Deselected
Т	Н	L	Data Out	Read Cycle
Т	н	Н	High-Z	Read Cycle
Т	L	Н	Write Data In	WriteCycle

NOTES:

- 1. X means Don't Care.
- 2. All address and chip select inputs must meet setup and hold times for ALL low-to-high transitions of clock (K). W input must meet setup and hold times for *ALL* high-to-low transitions of clock (K).

 3. S represents S0 and \$\overline{3}\$T. T implies \$\overline{3}\$T = L and \$O = H; F implies \$\overline{3}\$T = H or \$O = L.

 4. During a write cycle, \$\overline{G}\$ must be high before the input data required setup time and held high throughout
- the data hold time.

ABSOLUTE MAXIMUM RATINGS (Voltages referenced to VSS = 0 V)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to 7.0	٧
Output Power Supply Voltage	Vccq	- 0.5 to V _{CC}	٧
Voltage Relative to VSS	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	٧
Output Current (per I/O)	lout	± 20	mA
Power Dissipation (T _A = 70°C, V _{CC} = 5 V, t _{KHKH} = 20 ns)	PD	1.0	w
Temperature Under Bias	T _{bias}	10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C .
Storage Temperature	T _{stg}	- 55 to + 125	°c

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(VCC = VCCQ = $5.0 \text{ V} \pm 10\%$, TA = $0 \text{ to} + 70^{\circ}\text{C}$, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to VSS = 0 V)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
Output Buffer Supply Voltage (5.0 V TTL Compatible) (3.3 V 50 Ω Compatible)	Vccq	4.5 3.0	5.0 3.3	5.5 3.6	٧
Input High Voltage	VIH	2.2	3.0	V _{CC} + 0.3	٧
Input Low Voltage	V _{IL}	- 0.5*	0.0	0.8	٧

^{*} V_{IL} (min) = -3.0 Vac (pulse width \leq 20 ns)

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	l _{lkg(l)}	-	± 1.0	μА
Output Leakage Current (G, S1 = V _{IH} , S0 = V _{IL} , V _{out} = 0 to V _{CCQ})	likg(O)		± 1.0	μА
$\label{eq:action} \begin{split} &\text{AC Supply Current }(\overline{G},S0=V_{IH},\overline{S1}=V_{IL}, &\text{MCM62960-17: }t_{KHKH}\\ &\text{All Inputs}=V_{IL}=0.0V\text{and}V_{IH}\geq3.0V,l_{out}=0\text{mA}, &\text{MCM62960-20: }t_{KHKH}\\ &\text{Cycle Time}\geq t_{KHKH}\text{min}) \end{split}$			180 175	mA
Standby Current ($\overline{S1}$ = V _{IH} , S0 = V _{IL} , All Inputs = V _{IL} and V _{IH} , Cycle Time \geq t _{KHKH} min) I _{SB1}	_	40	mA
CMOS Standby Current ($\overline{S1} \ge V_{CC} - 0.2 \text{ V}$, S0 \le 0.2 V, All Inputs $\ge V_{CC} - 0.2 \text{ V}$ or \le 0.2 Cycle Time \ge t _{KHKH} min)	V, ISB2	-	30	mA
Output Low Voltage (IOL = + 8.0 mA)	VOL	I -	0.4	٧
Output High Voltage (IOH = - 4.0 mA)	Voн	2.4	_	v

NOTE: Good decoupling of the local power supply should always be used.

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, TA = 25°C, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Тур	Max	Unit
Input Capacitance (All Pins Except DQ0-DQ8)	C _{in}	2	3	pF
Input/Output Capacitance (DQ0-DQ8)	C _{I/O}	7	8	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

(VCC = VCCQ = 5.0 V ± 10%, TA = 0 to + 70°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level 1.5 V	Output Timing Reference Level
Input Pulse Levels 0 to 3.0 V	Output Load See Figure 1A Unless Otherwise Noted
Input Rise/Fall Time	

READ/WRITE CYCLE TIMING (See Notes 1, 2, and 3)

		MCM62960-17		MCM62	2960-20	MCM62	960-24		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Clock Control: Cycle Time Clock High Pulse Width Clock Low Pulse Width	tkhkh tkhkl tklkh	20 8 8	=	25 10 10	=	30 12 12	=	ns	
Read Cycles: Clock Access Time Output Enable to Output Valid	tkhqv tglqv	_	17 7	_	20 8	_	24 9	ns	
Output Buffer Control: Clock High to Output Low-Z Clock High to Output Change Clock High to Q High-Z Output Enable to Output Active Output Disable to Q High-Z	tKHQX1 tKHQX2 tKHQZ tGLQX tGLQX tGHQZ	8 5 - 0	- 8 - 7	8 5 - 0	- 8 - 8	8 5 — 0	- 8 - 9	ns	3
Register/Latch Setup Times: Address Data Write Enable Chip Select	tavkh tdvkl twvkl tsovkh ts1vkh	2 3 2 2 2	_ _ _ _	2 3 2 2 2	_ _ _ _	2 3 2 2 2	_ _ _ _	ns	4
Register/Latch Hold Times: Address Data Write Enable Chip Select	tKHAX tKLDX tKLWX tKHSOX tKHS1X	3 2 3 3 3	_ _ _ _	3 2 3 3 3	_ _ _ _	3 2 3 3 3	 	ns	4

NOTES:

- 1. A read cycle is defined by \overline{W} high for the setup and hold times. A write cycle is defined by \overline{W} low for the setup and hold times.
- 2. All read and write cycle timings are referenced from K or $\overline{\mathbf{G}}$.
- Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B. This parameter is sampled and not 100% tested. At any
 given voltage and temperature, t_{KHQZ} max is less than t_{KHQX1} min for a given device and from device to device.
- 4. This is a synchronous device. All synchronous inputs must meet the specified setup and hold times with stable logic levels for ALL rising (or falling in the case of W and Data In) edges of clock (K) when the device is selected. To select or deselect the device, both chip selects must be valid at the rising edge of K. Timings for S1 and S0 are similar.






Figure 1A

Figure 1B


READ - WRITE CYCLE





ORDERING INFORMATION (Order by Full Part Number)





Derating Curves














Derating curves are based on component typical values.

Product Preview 32K × 9 Bit Synchronous Static RAM

The MCM62960A is a 294,912 bit synchronous static random access memory designed to provide a high-performance, cache for the SPARC™ Family of microprocessors. It is organized as 32,768 words of 9 bits, fabricated using Motorola's high-performance silicon-gate CMOS technology. The device integrates input registers, high-speed SRAM, and high drive capability outputs onto a single monolithic circuit for reduced parts count implementation of cache data RAM applications.


Synchronous design allows precise cycle control with the use of an external clock (K). CMOS circuitry reduces the overall power consumption of the integrated functions for greater reliability.

Output enable (\overline{G}) is an asynchronous control input. Addresses (AO-A14) and chip select inputs $(SO,\overline{S1})$ are sampled through positive-edge-triggered, noninverting registers on the rising edge of the clock input (K). Write enable (\overline{W}) and data-in are sampled on the following edge of K through negative-edge-triggered, noninverting registers.


The MCM62960A is packaged in a 44-pin plastic-leaded chip carrier (PLCC). Multiple power and ground pins have been utilized to minimize effects induced by output noise. Separate power and ground pins have been employed for DQ0–DQ8 to allow user-controlled output levels of 5 volts or 3.3 volts.

- Single 5 V ± 10% Power Supply
- Choice of 5 V or 3.3 V ± 10% Power Supplies for Output Level Compatibility
- Fast Access Times: 15/17/24 ns Max and Cycle Times: 20/25/30 ns Min
- Internal Input Registers (Address, Control, Data)
- Internally Self -Timed Write Cycle
- Output Enable Controlled Three-State Outputs
- · Common Data Inputs and Data Outputs
- High Output Drive Capability: 85 pF per I/O
- High Board Density PLCC Package
- Fully TTL-Compatible
- Active High and Low Chip Select Inputs for Easy Depth Expansion

MCM62960A



PIN ASSIGNMENT




A0−A14 Address Inputs K Clock W Write Enable G Output Enable S0, \$\overline{51}\$ Chip Selects DQ0−DQ8 Data Input/Output VCC + 5 V Power Supply VCCQ Output Buffer Power Supply VSS Ground VSSQ Output Ground NC No Connection	PIN NAMES						
	K Clock ₩ Write Enable G Output Enable S0, \$\overline{51}\$ Chip Selects DQ0-DQ8 Data Input/Output VCC + 5 V Power Supply VCCQ Output Buffer Power Supply VSS Ground VSSQ Output Ground						

All power supply and ground pins must be connected for proper operation of the device. $V_{CC} \ge V_{CCQ}$ at all times including power up. No Connection pins should be left open.

SPARC is a trademark of Sun Corp.

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

BLOCK DIAGRAM



TRUTH TABLE (See Notes 1, 2, 3, and 4)

THO IT TABLE (Gee Notes 1, 2, 3, and 4)								
S	W	G	Input/Output	Operation				
F	х	Х	High-Z	Deselected				
Т	Н	L	Data Out	Read Cycle				
Т	Н	Н	High-Z	Read Cycle				
T	L	Н	Write Data In	Write Cycle				

NOTES:

- 1. X means Don't Care.
- 2. All address and chip select inputs must meet setup and hold times for *ALL* low-to-high transitions of clock (K). \overline{W} input must meet setup and hold times for *ALL* high-to-low transitions of clock (K).
- (γ). W input must meet setup and more three for ALL riight-to-low transitions of clock (K).
 3. S represents S0 and S1. T implies S1 = L and S0 = H; F implies S1 = H or S0 = L.
 4. During a write cycle, G must be high before the input data required setup time and held high throughout the data hold time.

7

ABSOLUTE MAXIMUM RATINGS (Voltages referenced to $V_{SS} = 0 \text{ V}$)

Rating	Symbol	Value	Unit	
Power Supply Voltage	Vcc	- 0.5 to 7.0	٧	
Output Power Supply Voltage	Vccq	– 0.5 to V _{CC}	٧	
Voltage Relative to V _{SS}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	٧	
Output Current (per I/O)	lout	± 20	mA	
Power Dissipation ($T_A = 70$ °C, $V_{CC} = 5$ V, $t_{KHKH} = 20$ ns)	PD	1.0	W	
Temperature Under Bias	T _{bias}	- 10 to + 85	°C	
Operating Temperature	TA	0 to + 70	°C	
Storage Temperature	T _{stg}	- 55 to + 125	°C	

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the do and ac specifications shown in the tables, after thermal equilibrium has been established.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = V_{CCO} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to} + 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to $V_{SS} = 0 \text{ V}$)

, , , , , , , , , , , , , , , , , , , ,						
Symbol	Min	Тур	Max	Unit		
V _{CC}	4.5	5.0	5.5	٧		
Vccq	4.5 3.0	5.0 3.3	5.5 3.6	٧		
V _{IH}	2.2	3.0	V _{CC} + 0.3	٧		
V _{IL}	- 0.5*	0.0	0.8	٧		
	V _{CC} V _{CCQ}	V _{CC} 4.5 V _{CCQ} 4.5 3.0 V _{IH} 2.2	V _{CC} 4.5 5.0 V _{CCQ} 4.5 5.0 3.0 3.3 V _{IH} 2.2 3.0	V _{CC} 4.5 5.0 5.5 V _{CCQ} 4.5 5.0 5.5 3.0 3.3 3.6 V _{IH} 2.2 3.0 V _{CC} + 0.3		

^{*} V_{IL} (min) = -3.0 Vac (pulse width ≤ 20 ns)

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	l _{lkg(l)}	_	± 1.0	μА
Output Leakage Current (\overline{G} , $\overline{S1} = V_{IH}$, $S0 = V_{IL}$, $V_{out} = 0$ to V_{CCQ})	I _{lkg(O)}	_	± 1.0	μА
AC Supply Current $(\overline{G}, S0 = V_{ H}, \overline{S1} = V_{ L}, \\$ All Inputs = $V_{ L} = 0.0 \text{ V}$ and $V_{ H} \ge 3.0 \text{ V}$, $I_{Out} = 0 \text{ mA}$,)	ICCA	_	175	mA
Standby Current (S1 = V _{IH} , S0 = V _{IL} , All Inputs = V _{IL} and V _{IH} , Cycle Time ≥ t _{KHKH} min)	I _{SB1}	_	40	mA
CMOS Standby Current ($\overline{S1} \ge V_{CC} - 0.2$ V, S0 \le 0.2 V, All Inputs $\ge V_{CC} - 0.2$ V or \le 0.2 V, Cycle Time \ge t _{KHKH} min)	I _{SB2}	_	30	mA
Output Low Voltage (I _{OL} = + 8.0 mA)	V _{OL}	_	0.4	٧
Output High Voltage (I _{OH} = - 4.0 mA)	V _{OH}	2.4		٧

NOTE: Good decoupling of the local power supply should always be used.

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T_A = 25°C, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Тур	Max	Unit
Input Capacitance (All Pins Except DQ0–DQ8)	C _{in}	2	3	pF
Input/Output Capacitance (DQ0-DQ8)	C _{I/O}	7	8	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = V_{CCQ} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to} + 70^{\circ}\text{C}, \text{Unless Otherwise Noted})$

Input Timing Measurement Reference Level 1.5 V	Output Timing Reference Level
Input Pulse Levels	Output Load See Figure 1A Unless Otherwise Noted
Input Rise/Fall Time	

READ/WRITE CYCLE TIMING (See Notes 1, 2, and 3)

		MCM62	960A-15	5 MCM62960A-17 MCM62960A-24		N-17 MCM62960A-24			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Clock Control: Cycle Time Clock High Pulse Width Clock Low Pulse Width	tKHKH tKHKL tKLKH	20 8 8		25 10 10	_	30 12 12		ns	
Read Cycles: Clock Access Time Output Enable to Output Valid	^t KHQV ^t GLQV	_	15 6	=	17 7	_	24 9	ns	
Output Buffer Control: Clock High to Output Low-Z Clock High to Output Change Clock High to Q High-Z Output Enable to Output Active Output Disable to Q High-Z	tkhqx1 tkhqx2 tkhqz tglqx tghqz	7 5 — 0	— 8 — 7	7 5 — 0	- 8 - 7	7 5 — 0		ns	3
Register/Latch Setup Times: Address Data Write Enable Chip Select	tavkh tdvkl twvkl tsovkh ts1vkh	2 3 2 2 2	_ _ _ _	2 3 2 2 2	_ _ _ _	2 3 2 2 2	 	ns	4
Register/Latch Hold Times: Address Data Write Enable Chip Select	tkhax tkldx tklwx tkhsox tkhsox	3 2 3 3	_ _ _ _	3 2 3 3	_ _ _ _ _	3 2 3 3 3	_ _ _ _	ns	4

NOTES:

- 1. A read cycle is defined by \overline{W} high for the setup and hold times. A write cycle is defined by \overline{W} low for the setup and hold times.
- 2. All read and write cycle timings are referenced from K or \overline{G} .
- 3. Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B. This parameter is sampled and not 100% tested. At any given voltage and temperature, transport may is less than transport min for a given device and from device to device.
- given voltage and temperature, t_{KHQZ} max is less than t_{KHQX1} min for a given device and from device to device.

 4. This is a synchronous device. All synchronous inputs must meet the specified setup and hold times with stable logic levels for *ALL* rising (or falling in the case of W and Data In) edges of clock (K) when the device is selected. To select or deselect the device, both chip selects must be valid at the rising edge of K. Timings for \$\overline{5}\$1 and \$\overline{5}\$0 are similar.





Figure 1A

Figure 1B


MOTOROLA MEMORY DATA


READ - WRITE CYCLE





7


Derating Curves















Derating curves are based on component typical values.

ORDERING INFORMATION (Order by Full Part Number)



Full Part Number - MCM62960AFN15 MCM62960AFN17 MCM62960AFN24

MCM62963

Product Preview

4K×10 Bit Synchronous Static RAM with Output Registers

The MCM62963 is a 40,960 bit synchronous static random access memory organized as 4096 words of 10 bits, fabricated using Motorola's second-generation high-performance silicon-gate CMOS (HCMOS III) technology. The device integrates input registers, high speed SRAM, and high-drive capability output registers onto a single monolithic circuit. This allows reduced parts count implementation of cache data RAM, writeable control store applications, and other applications that utilize long words.

Synchronous design allows precise cycle control with the use of an external clock (K), while CMOS circuitry reduces the overall power consumption of the integrated functions for greater reliability.

The address (A0-A11), data (D0-D9), write (\overline{W}) , and chip enable (\overline{E}) inputs are all clock (K) controlled, positive-edge-triggered, noninverting registers.

The chip enable (\overline{E}) input is a synchronous input clock that places the device in a low power mode when high at the rising edge of the clock (K).

The MCM62963 provides output register operation. At the rising edge of clock (K), the RAM data from the previous clock (K) high cycle is presented


Write operations are internally self-timed and initiated by the rising edge of the clock (K) input. This feature eliminates complex off-chip write pulse generation and provides increased flexibility for incoming signals.

BLOCK DIAGRAM

- Single 5 V ± 10% Power Supply
- Fast Cycle Times: 30 ns Max
- Fast Clock (K) Access Times: 13 ns Max
- Address, Data Input, E, and W Registers On-Chip
- Output Registers for Fully Pipelined Applications
- High Output Drive Capability
- Internally Self-Timed Write Pulse Generation
- Separate Data Input and Data Output Pins

FN PACKAGE 44-LEAD PLCC CASE 777

PIN ASSIGNMENT



ADDRESS REGISTERS DO-D9 DATA REGISTERS E CONTROL REGISTERS K CLOCK INPUT	ROW DECODERS 128 ROWS × 320 COLUMNS VSSQ QO COLUMNS VSSQ QO COLUMN I/O COLUMN DECODERS QENERATOR REGISTERS QUITPUT REGISTERS QUITPUT A5, A4, A3, A2, A1, A0, A6 COL A7, A11, A10, A9, A8
	ROW A5, A4, A3, A2, A1, A0, A6

PIN NAMES	
A0-A11 Address Inputs	3
₩ Write Enable	è
Ē Chip Enable	÷
D0-D9 Data Inputs	š
Q0-Q9 Data Outputs	š
K Clock Input	
V _{CC} +5 V Power Supply	
VSS Ground	
VSSQ Output Buffer Ground	
NC No Connection	١

For proper operation of the device VSS and both VSSQ leads must be connected to ground.

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

TRUTH TABLE

Ē	₩	Operation	Q0-Q9	Current
L	L	Write	High Z	Icc
L	Н	Read	D _{out}	Icc
Н	Х	Not Selected	High Z	ISB

NOTE: The values of $\overline{\textbf{E}}$ and $\overline{\textbf{W}}$ are valid inputs for the setup and hold times relative to the K rising edge.

ABSOLUTE MAXIMUM RATINGS (Voltages referenced to VSS=VSSQ=0 V)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	-0.5 to +7.0	٧
Voltage Relative to VSS/VSSQ for Any Pin Except VCC	V _{in} , V _{out}	-0.5 to V _{CC} +0.5	٧
Output Current (per I/O)	lout	±20	mA
Power Dissipation (T _A = 25°C)	PD	1.0	8
Temperature Under Bias	T _{bias}	10 to +85	°C
Operating Temperature	TA	0 to +70	°C
Storage Temperature	T _{stg}	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This is a synchronous device. All synchronous inputs must meet the specified setup and hold times with stable logic levels for ALL rising edges of clock (K) while the device is selected.

This device contains circuitry that will ensure the output devices are in High Z at power up. Care should be taken by the user to ensure that all clocks are at VI_L or VI_H during power up to prevent spurious read cycles from occurring.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to $V_{SS} = V_{SSQ} = 0$ V)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
Input High Voltage	VIH	2.2	-	V _{CC} +0.3	V
Input Low Voltage	VIL	-0.5*	_	0.8	V

 V_{IL} (min) = -3.0 V ac (pulse width \leq 20 ns)

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, Vin=0 to VCC)	likg(i)	_	±1.0	μА
Output Leakage Current (E=V _{IH} , V _{out} =0 to V _{CC} , Outputs must be high-Z)	lkg(O)	_	±1.0	μА
AC Supply Current (E=V _{IL} , All Inputs=V _{IL} or V _{IH} , I _{out} =0 mA, Cycle Time≥t _{KHKH} min) MCM62963-30: t _{KHKH} =30 ns	ICCA	_	150	mA
Standby Current ($\overline{E}=V_{IH}$, $V_{IH}\geq 3.0$ V, $V_{IL}\leq 0.4$ V, $I_{out}=0$ mA, Cycle $Time \geq =t_{KHKH}$ min)	ISB	_	30	mA
Output Low Voltage (I _{OL} = 12.7 mA)	VOL	-	0.4	V
Output High Voltage (IOH = -1.8 mA)	Voн	2.8	_	V

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, $T_A = 25^{\circ}\text{C}$, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Тур	Max	Unit
Input Capacitance	C _{in}	3	4	pF
Output Capacitance	Cout	· 5	7	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC}=5.0 V \pm 10%, T_A=0 to +70°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level 1.5 V	Output Timing Measurement Reference Level 1.5 V
Input Pulse Levels	Output Load See Figure 1A Unless Otherwise Noted
Input Rise/Fall Time	

READ CYCLE (See Note 1)

D	0	MCM62963-30		11-14	None
Parameter	Symbol	Min	Max	Unit	Notes
Read Cycle Time	tKHKH	30		ns	2
Clock Access Time	tKHQV	-	13	ns	3
Output Active from Clock High	tKHQX	3	_	ns	4
Clock High to Q High Z (E=V _{IH})	tKHQZ	_	13	ns	4
Clock Low Pulse Width	tKLKH	5	-	ns	
Clock High Pulse Width	^t KHKL	5		ns	
Setup Times for: Ē A W	^t EVKH ^t AVKH ^t WHKH	5	_	ns	5
Hold Times for: E A \overline{W}	tKHEX tKHAX tKHWX	3	-	ns	5

NOTES:

- 1. A read is defined by \overline{W} high and \overline{E} low for the setup and hold times.
- 2. All read cycle timing is referenced from K.
- 3. Valid data from K high will be the data stored at the address of the last valid read cycle.
- Transition is measured ±500 mV from steady-state voltage with load of Figure 1B. This parameter is sampled not 100% tested. At any
 given voltage and temperature, t_{KHOZ} max is less than t_{KHOX} min for a given device.
- This is a synchronous device. All synchronous inputs must meet the specified setup and hold times with stable logic levels for ALL rising edges of clock (K) while the device is selected.

AC TEST LOADS






Figure 1A

Figure 1B



READ CYCLE 2 (See Note 1)



NOTE:


1. The outputs Q_{n-3} and Q_{n-2} are derived from two previous read cycles where $\overline{W} = V_{IH}$ and $\overline{E} = V_{IL}$ for those cycles.

WRITE CYCLE (W Controlled, See Note 1)


Parameter		MCM62963-30		11-14		
	Symbol	Min	Max	Unit	Notes	
Write Cycle Time		tKHKH	30	-	ns	2
Clock High to Q High Z (W=VIL)		tKHQZ	_	13	ns	3
Setup Times for:	Ē	t _{EVKH}	5	_	ns	4
	Α	^t AVKH				[
	\overline{w}	tWLKH		j	1	
	D	^t DVKH				
Hold Times for:	Ē	tKHEX	3	_	ns	4
	Α	tKHAX		ļ	1	
	W	tKHWX				
	D	tKHDX			1	1

NOTES:

- 1. A write is performed when \overline{W} and \overline{E} are both low for the specified setup and hold times.
- 2. All write cycle timing is referenced from K.
- Transition is measured ±500 mV from steady-state voltage with load of Figure 1B. This parameter is sampled not 100% tested. At any
 given voltage and temperature, t_{KHOZ} max is less than t_{KHOX} min for a given device.
- 4. This is a synchronous device. All synchronous inputs must meet the specified setup and hold times with stable logic levels for ALL rising edges of clock (K) while the device is selected.



ORDERING INFORMATION (Order by Full Part Number)



Full Part Number-MCM62963FN30

MCM62963A

Product Preview

4K×10 Bit Synchronous Static RAM with Output Registers

The MCM62963A is a 40,960 bit synchronous static random access memory organized as 4096 words of 10 bits, fabricated using Motorola's second-generation high-performance silicon-gate CMOS (HCMOS III) technology. The device integrates input registers, high speed SRAM, and high-drive capability output registers onto a single monolithic circuit. This allows reduced parts count implementation of cache data RAM, writeable control store applications, and other applications that utilize long words.

Synchronous design allows precise cycle control with the use of an external clock (K), while CMOS circuitry reduces the overall power consumption of the integrated functions for greater reliability.

The address (A0-A11), data (D0-D9), write $(\overline{\mathbf{W}})$, and chip enable $(\overline{\mathbf{E}})$ inputs are all clock (K) controlled, positive-edge-triggered, noninverting registers.

The chip enable (\overline{E}) input is a synchronous input clock that places the device in a low power mode when high at the rising edge of the clock (K).

The MCM62963A provides output register operation. At the rising edge of clock (K), the RAM data from the previous clock (K) high cycle is presented.


Write operations are internally self-timed and initiated by the rising edge of the clock (K) input. This feature eliminates complex off-chip write pulse generation and provides increased flexibility for incoming signals.

BLOCK DIAGRAM

- Single 5 V ± 10% Power Supply
- Fast Cycle Times: 30 ns Max
- Fast Clock (K) Access Times: 13 ns Max
- Address, Data Input, E, and W Registers On-Chip
- Output Registers for Fully Pipelined Applications
- High Output Drive Capability
- Internally Self-Timed Write Pulse Generation
- Separate Data Input and Data Output Pins

FN PACKAGE 44-LEAD PLCC CASE 777

PIN ASSIGNMENT



PIN NAMES				
A0-A11 Address Inputs				
W Write Enable				
Ē Chip Enable				
D0-D9 Data inputs				
Q0-Q9 Data Outputs				
K Clock Input				
VCC + 5 V Power Supply				
VSS Ground				
VSSQ Output Buffer Ground				
NC No Connection				

For proper operation of the device VSS and both VSSQ leads must be connected to ground.

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

TRUTH TABLE

Ē	W	Operation	Q0-Q9	Current
L	L	Write	High Z	Icc
L	Н	Read	D _{out}	Icc
Н	Х	Not Selected	High Z	ISB

NOTE: The values of \overline{E} and \overline{W} are valid inputs for the setup and hold times relative to the K rising edge.

ABSOLUTE MAXIMUM RATINGS (Voltages referenced to Vss = Vsso = 0 V)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	-0.5 to +7.0	٧
Voltage Relative to VSS/VSSQ for Any Pin Except VCC	V _{in} , V _{out}	-0.5 to V _{CC} +0.5	٧
Output Current (per I/O)	lout	±20	mA
Power Dissipation (T _A = 25°C)	PD	1.0	W
Temperature Under Bias	T _{bias}	-10 to +85	°C
Operating Temperature	TA	0 to +70	°C
Storage Temperature	T _{sta}	-55 to +125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability. This device contains circuitry to protect the inputs against damage due to high state voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This is a synchronous device. All synchronous inputs must meet the specified setup and hold times with stable logic levels for ALL rising edges of clock (K) while the device is selected.

This device contains circuitry that will ensure the output devices are in High Z at power up. Care should be taken by the user to ensure that all clocks are at V_{IL} or V_{IH} during power up to prevent spurious read cycles from occurring.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to $V_{SS} = V_{SSQ} = 0$ V)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
Input High Voltage	ViH	2.2	_	V _{CC} +0.3	٧
Input Low Voltage	VIL	-0.5*	_	0.8	٧

^{*}V_{IL} (min) = -3.0 V ac (pulse width ≤20 ns)

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} =0 to V _{CC})	likg(i)	-	± 1.0	μА
Output Leakage Current (E=V _{IH} , V _{out} =0 to V _{CC} , Outputs must be high-Z)	likg(O)	_	± 1.0	μА
AC Supply Current ($\bar{E}=V_{IL}$, All Inputs= V_{IL} or V_{IH} , $I_{out}=0$ mA, Cycle Time \geq t _{KHKH} min) t _{KHKH} =30 ns	ICCA	-	140	mA
Standby Current (\overline{E} =V _{IH} , V _{IH} \geq 3.0 V, V _{IL} \leq 0.4 V, I _{out} =0 mA, Cycle Time \geq =t _{KHKH} min)	ISB	-	30	mA
Output Low Voltage (I _{OL} = 12.7 mA)	VOL	-	0.4	V
Output High Voltage (IOH = ~1.8 mA)	Voн	2.8		V

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, TA = 25°C, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Тур	Max	Unit
Input Capacitance	Cin	3	4	pF
Output Capacitance	Cout	5	7	pF

7

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC}=5.0 V \pm 10%, T_A=0 to \pm 70°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level 1.5 V	Output Timing Measurement Reference Level 1.5 V
Input Pulse Levels	Output Load See Figure 1A Unless Otherwise Noted
Input Rise/Fall Time	

READ CYCLE (See Note 1)

			MCM6	2963A-30		T
Parameter		Symbol	Min	Max	Unit	Notes
Read Cycle Time		tkhkh	30	_	ns	2
Clock Access Time		tKHQV	_	13	ns	3
Output Active from Clock High		tkHQX	3	_	ns	4
Clock High to Q High Z (E=VIH)		tKHQZ	_	13	ns	4
Clock Low Pulse Width		^t KLKH	5	_	ns	
Clock High Pulse Width		^t KHKL	5		ns	
Setup Times for:	Ē A W	tevkh tavkh twhkh	5	_	ns	5
Hold Times for:	Ē A W	tKHEX tKHAX tKHWX	3	_	ns	5

NOTES:

- 1. A read is defined by \overline{W} high and \overline{E} low for the setup and hold times.
- 2. All read cycle timing is referenced from K.
- 3. Valid data from K high will be the data stored at the address of the last valid read cycle.
- Transition is measured ±500 mV from steady-state voltage with load of Figure 1B. This parameter is sampled not 100% tested. At any given voltage and temperature, t_{KHOZ} max is less than t_{KHOX} min for a given device.
- This is a synchronous device. All synchronous inputs must meet the specified setup and hold times with stable logic levels for ALL rising edges of clock (K) while the device is selected.

AC TEST LOADS






Figure 1A

Figure 1B



READ CYCLE 2 (See Note 1)




1. The outputs Q_{n-3} and Q_{n-2} are derived from two previous read cycles where $\overline{W} = V_{IH}$ and $\overline{E} = V_{IL}$ for those cycles.

WRITE CYCLE (W Controlled, See Note 1)


0	Sb.al	мсме	MCM62963A-30		Notes
Parameter	Symbol	Min	Max	Unit	Notes
Write Cycle Time	tkhkh	30	_	ns	2
Clock High to Q High Z ($\overline{W} = V_{IL}$)	tKHQZ	_	13	ns	3
7	tevkh tavkh twlkh tovkh	5	-	ns	4
7	tKHEX tKHAX tKHWX tKHDX	3	-	ns	4

NOTES:

- 1. A write is performed when \overline{W} and \overline{E} are both low for the specified setup and hold times.
- 2. All write cycle timing is referenced from K.
- Transition is measured ±500 mV from steady-state voltage with load of Figure 1B. This parameter is sampled not 100% tested. At any
 given voltage and temperature, t_{KHOZ} max is less than t_{KHOX} min for a given device.
- This is a synchronous device. All synchronous inputs must meet the specified setup and hold times with stable logic levels for ALL rising edges of clock (K) while the device is selected.



ORDERING INFORMATION (Order by Full Part Number)



MCM62973

Product Preview

4K × 12 Bit Synchronous Static RAM with Output Registers

The MCM62973 is a 49,152 bit synchronous static random access memory organized as 4096 words of 12 bits, fabricated using Motorola's second-generation high-performance silicon-gate CMOS (HCMOS III) technology. The device integrates input registers, high speed SRAM, and high-drive capability output registers onto a single monolithic circuit for reduced parts count implementation of cache data RAM, writeable control store applications, and other applications that utilize long words.

Synchronous design allows precise cycle control with the use of an external clock (K), while CMOS circuitry reduces the overall power consumption of the integrated functions for greater reliability.

The address (A0-A11), data (D0-D11), write $(\overline{\mathbf{W}})$, and chip enable $(\overline{\mathbf{E}})$ inputs are all clock (K) controlled, positive-edge-triggered, noninverting registers.

The chip enable (E) input is a synchronous input clock that places the device in a low power mode when high at the rising edge of the clock (K).


The MCM62973 provides output register operation. At the rising edge of clock (K), the RAM data from the previous clock (K) high cycle is presented.

Write operations are internally self-timed and initiated by the rising edgeof the clock (K) input. This feature eliminates complex off-chip write pulse generation and provides increased flexibility for incoming signals.


- Single 5 V ± 10% Power Supply
- Fast Cycle Times: 18/20 ns Max
- Fast Clock (K) Access Times: 10/10 ns Max
- Address, Data Input, E, and W Registers On-Chip
- Output Registers for Fully Pipelined Applications
- High Output Drive Capability
- Internally Self-Timed Write Pulse Generation
- Separate Data Input and Data Output Pins

FN PACKAGE 44-LEAD PLCC CASE 777

PIN ASSIGNMENT



For proper operation of the device VSS and both VSSQ leads must be connected to ground.



This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

TRUTH TABLE

Ē	W	Operation	Q0-Q11	Current
L	L	Write .	High Z	Icc
L	н	Read	D _{out}	Icc
Н	Х	Not Selected	High Z	ISB

NOTE: The values of \overline{E} and \overline{W} are valid inputs for the setup and hold times relative to the K rising edge.

ABSOLUTE MAXIMUM RATINGS (Voltages referenced to VSS=VSSQ=0 V)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	-0.5 to +7.0	>
Voltage Relative to VSS/VSSQ for Any Pin Except VCC	V _{in} , V _{out}	-0.5 to V _{CC} +0.5	>
Output Current (per I/O)	lout	±20	mA
Power Dissipation (T _A = 25°C)	PD	1.0	w
Temperature Under Bias	T _{bias}	-10 to +85	°C
Operating Temperature	TA	0 to +70	°C
Storage Temperature	T _{stg}	-55 to +125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This is a synchronous device. All synchronous inputs must meet the specified setup and hold times with stable logic levels for ALL rising edges of the clock (K) while the device is selected.

This device contains circuitry that will ensure the output devices are in High Z at power up. Care should be taken by the user to ensure that all clocks are at V_{IL} or V_{IH} during power up to prevent spurious read cycles from occurring.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to VSS = VSSQ = 0 V)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	>
Input High Voltage	VIH	2.2	_	V _{CC} +0.3	٧
Input Low Voltage	VIL	- 0.5*	_	0.8	٧

^{*}V_{IL} (min) = -3.0 V ac (pulse width ≤20 ns)

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	lkg(I)		± 1.0	μА
Output Leakage Current (E=VIH, Vout=0 to VCC, Outputs must be in High Z)	l _{lkg} (O)	-	± 1.0	μΑ
AC Supply Current ($\overline{E}=V_{IL}$, All Inputs= V_{IL} or V_{IH} , $I_{out}=0$ mA, Cycle Time \geq t $_{KHKH}$ min) MCM62973-18: t $_{KHKH}=18$ ns MCM62973-20: t $_{KHKH}=20$ ns	ICCA		170 160	mA
Standby Current (\overline{E} =V _{IH} , V _{IH} \geq 3.0 V, V _{IL} \leq 0.4 V, I _{OUT} =0 mA, Cycle Time \geq = t_{KHKH} min)	^I SB	-	30	mA
Output Low Voltage (I _{OL} = 12.7 mA)	VOL	-	0.4	V
Output High Voltage (I _{OH} = -1.8 mA)	Voн	2.8	_	V

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T_A = 25°C, Periodically Sampled Rather Than 100% Tested),

Characteristic	Symbol	Тур	Max	Unit
Input Capacitance	Cin	3	4	pF
Output Capacitance	Cout	5	7	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC}=5.0 V \pm 10%, T_A=0 to +70°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level 1.5 V	Output Timing Measurement Reference Level 1.5 V
Input Pulse Levels	Output Load See Figure 1A Unless Otherwise Noted
Input Rise/Fall Time	

READ CYCLE (See Note 1)

			MCM62973-18		MCM6	2973-20	I	
Parameter		Symbol	Min	Max	Min	Max	Unit	Notes
Read Cycle Time		^t KHKH	18	_	20	_	ns	2
Clock Access Time		^t KHQV	_	10	-	10	ns	3
Output Active from Clock High		tKHQX	3	_	3	_	ns	4
Clock High to Q High Z (E=VIH)		tKHQZ	_	10	_	10	ns	4
Clock Low Pulse Width		tKLKH	5	_	5	_	ns	
Clock High Pulse Width		tKHKL	5	_	5	_	ns	
Setup Times for:	Ē A W	^t EVKH ^t AVKH ^t WHKH	4	_	4	_	ns	5
Hold Times for:	Ē A W	tKHEX tKHAX tKHWX	2	-	2	_	ns	5

NOTES:

- 1. A read is defined by \overline{W} high and \overline{E} low for the setup and hold times.
- 2. All read cycle timing is referenced from K.
- 3. Valid data from K high will be the data stored at the address of the last valid read cycle.
- 4. Transition is measured ±500 mV from steady-state voltage with load of Figure 1B. This parameter is sampled not 100% tested. At any given voltage and temperature, t_{KHOZ} max is less than t_{KHOX} min for a given device.
- 5. This is a synchronous device. All synchronous inputs must meet the specified setup and hold times with stable logic levels for ALL rising edges of clock (K) while the device is selected.

AC TEST LOADS






Figure 1A

Figure 1B



READ CYCLE 2 (See Note 1)



NOTE:


1. The outputs Q_{n-3} and Q_{n-2} are derived from two previous read cycles where $\overline{W} = V_{IH}$ and $\overline{E} = V_{IL}$ for those cycles.

WRITE CYCLE (W Controlled, See Note 1)


Parameter		0	MCM62973-18		MCM62973-20		1114	
		Symbol	Min	Max	Min	Max	Unit	Notes
Write Cycle Time		tKHKH	18	-	20	_	ns	2
Clock High to Output High Z (W=VIL)		tKHQZ	_	10	_	10	ns	3
Setup Times for:	Ē A W D	^t EVKH ^t AVKH ^t WLKH ^t DVKH	4	_	4	-	ns	4
Hold Times for:	Ē A W D	tKHEX tKHAX tKHWX tKHDX	2	-	2		ns	4

NOTES:

- 1. A write is performed when \overline{W} and \overline{E} are both low for the specified setup and hold times.
- 2. All write cycle timing is referenced from K.
- 3. Transition is measured ±500 mV from steady-state voltage with load of Figure 1B. This parameter is sampled not 100% tested. At any given voltage and temperature, t_{KHOZ} max is less than t_{KHOX} min for a given device.
- 4. This is a synchronous device. All synchronous inputs must meet the specified setup and hold times with stable logic levels for ALL rising edges of clock (K) while the device is selected.



ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers-MCM62973FN18

MCM62973FN20

MCM62973A

Product Preview

4K×12 Bit Synchronous Static RAM with Output Registers

The MCM62973A is a 49,152 bit synchronous static random access memory organized as 4096 words of 12 bits, fabricated using Motorola's second-generation high-performance silicon-gate CMOS (HCMOS III) technology. The device integrates input registers, high speed SRAM, and high-drive capability output registers onto a single monolithic circuit for reduced parts count implementation of cache data RAM, writeable control store applications, and other applications that utilize long words.

Synchronous design allows precise cycle control with the use of an external clock (K), while CMOS circuitry reduces the overall power consumption of the integrated functions for greater reliability.

The address (A0-A11), data (D0-D11), write (\overline{W}) , and chip enable (\overline{E}) inputs are all clock (K) controlled, positive-edge-triggered, noninverting registers.

The chip enable (E) input is a synchronous input clock that places the device in a low power mode when high at the rising edge of the clock (K).


The MCM62973A provides output register operation. At the rising edge of clock (K), the RAM data from the previous clock (K) high cycle is presented.

Write operations are internally self-timed and initiated by the rising edge of the clock (K) input. This feature eliminates complex off-chip write pulse generation and provides increased flexibility for incoming signals.

- Single 5 V ± 10% Power Supply
- Fast Cycle Times: 18/20 ns Max
- Fast Clock (K) Access Times: 10/10 ns Max
- Address, Data Input, E, and W Registers On-Chip
- Output Registers for Fully Pipelined Applications
- High Output Drive Capability
- Internally Self-Timed Write Pulse Generation
- Separate Data Input and Data Output Pins

FN PACKAGE 44-LEAD PLCC CASE 777

PIN ASSIGNMENT



BLOCK DIAGRAM ADDRESS V_CC REGISTERS 4K×12 Vec MEMORY MATRIX RUM DECODERS 128 ROWS × 384 COLUMNS DO-D11 DATA REGISTERS . . . COLUMN I/O CONTROL COLUMN REGISTERS DECODERS OUTPUT REGISTERS WRITE PULSE GENERATOR CLOCK INPUT ROW A4, A3, A2, A1, A0, A6 COL A7, A11, A10, A9, A8

PIN NAMES							
A0-A11 Address Inputs							
\overline{W} Write Enable							
E Chip Enable							
D0-D11 Data Inputs							
Q0-Q11 Data Outputs							
K Clock Input							
V _{CC} +5 V Power Supply							
V _{SS} Ground							
VSSQ Output Buffer Ground							

For proper operation of the device VSS and both VSSQ leads must be connected to ground.

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

TRUTH TABLE

Ē	W	Operation	Q0-Q11	Current
L	L	Write	High Z	Icc
L	Н	Read	D _{out}	Icc
Н	Х	Not Selected	High Z	ISB

NOTE: The values of \overline{E} and \overline{W} are valid inputs for the setup and hold times relative to the K rising edge.

ABSOLUTE MAXIMUM RATINGS (Voltages referenced to VSS = VSSO = 0 V)

Rating	Symbol	Value	Unit	
Power Supply Voltage	Vcc	-0.5 to +7.0	٧	
Voltage Relative to VSS/VSSQ for Any Pin Except VCC	V _{in} , V _{out}	-0.5 to V _{CC} +0.5	>	
Output Current (per I/O)	lout	±20	mA	
Power Dissipation (T _A = 25°C)	PD	1.0	W	
Temperature Under Bias	T _{bias}	- 10 to +85	°C	
Operating Temperature	TA	0 to +70	°C	
Storage Temperature	T _{stg}	-55 to +125	°C	

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This is a synchronous device. All synchronous inputs must meet the specified setup and hold times with stable logic levels for ALL rising edges of the clock (K) while the device is selected.

This device contains circuitry that will ensure the output devices are in High Z at power up. Care should be taken by the user to ensure that all clocks are at $V_{\parallel L}$ or $V_{\parallel H}$ during power up to prevent spurious read cycles from occurring.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to VSS = VSSQ = 0 V)

Parameter	Symbol	Min	Тур	Max	Unit		
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V		
Input High Voltage	VIH	2.2	_	V _{CC} +0.3	V		
Input Low Voltage	VIL	-0.5*	_	0.8	V		

 V_{IL} (min) = -3.0 V ac (pulse width \leq 20 ns)

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} =0 to V _{CC})	likg(I)	_	±1.0	μА
Output Leakage Current (E=V _{IH} , V _{out} =0 to V _{CC} , Outputs must be in High Z)	l _{lkg} (O)	_	±1.0	μΑ
AC Supply Current (Ē=V _{IL} , All Inputs=V _{IL} or V _{IH} , I _{out} =0 mA, Cycle Time≥t _{KHKH} min) MCM62973A-18: t _{KHKH} =18 ns MCM62973A-20: t _{KHKH} =20 ns	ICCA	<u>-</u>	170 160	mA
Standby Current (\overline{E} = V_{IH} , V_{IH} \geq 3.0 V, V_{IL} \leq 0.4 V, I_{out} =0 mA, Cycle Time \geq = t_{KHKH} min)	ISB	_	30	mA
Output Low Voltage (I _{OL} = 12.7 mA)	VOL	-	0.4	V
Output High Voltage (I _{OH} = -1.8 mA)	VoH	2.8		V

$\textbf{CAPACITANCE} \ \, (\text{f}=\text{1.0 MHz}, \ \text{dV}=\text{3.0 V}, \ \, \text{T}_{\mbox{\scriptsize A}}=\text{25}^{\circ}\text{C}, \ \text{Periodically Sampled Rather Than 100\% Tested})$

Characteristic	Symbol	Тур	Max	Unit
Input Capacitance	Cin	3	4	pF
Output Capacitance	Cout	5	7	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC}=5.0 V ±10%, T_A=0 to +70°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level 1.5 V	Output Timing Measurement Reference Level 1.5 V
Input Pulse Levels	Output Load See Figure 1A Unless Otherwise Noted
Input Rise/Fall Time	

READ CYCLE (See Note 1)

			MCM62973-18A		MCM62973A-20		T	
Parameter		Symbol	Min	Max	Min	Max	Unit	Notes
Read Cycle Time		tKHKH	18	_	20	_	ns	2
Clock Access Time		tKHQV	_	10	_	10	ns	3
Output Active from Clock High		tKHQX	3	_	3	_	ns	4
Clock High to Q High Z (E=V _{IH})		tKHQZ	_	10	_	10	ns	4
Clock Low Pulse Width		tKLKH	5	_	5	_	ns	
Clock High Pulse Width		tKHKL	5	_	5	_	ns	
Setup Times for:	Ē A W	tevkh tavkh twhkh	4	_	4	-	ns	5
Hold Times for:	Ē A W	tKHEX tKHAX tKHWX	2	-	2	-	ns	5

NOTES:

- 1. A read is defined by \overline{W} high and \overline{E} low for the setup and hold times.
- 2. All read cycle timing is referenced from K.
- 3. Valid data from K high will be the data stored at the address of the last valid read cycle.
- 4. Transition is measured ±500 mV from steady-state voltage with load of Figure 1B. This parameter is sampled not 100% tested. At any given voltage and temperature, t_{KHOZ} max is less than t_{KHOX} min for a given device.

 5. This is a synchronous device. All synchronous inputs must meet the specified setup and hold times with stable logic levels for **ALL** rising
- edges of clock (K) while the device is selected.

AC TEST LOADS






Figure 1A

Figure 1B



READ CYCLE 2 (See Note 1)



NOTE:


1. The outputs Q_{n-3} and Q_{n-2} are derived from two previous read cycles where $\overline{W} = V_{IH}$ and $\overline{E} = V_{IL}$ for those cycles.

WRITE CYCLE (W Controlled, See Note 1)

Parameter		Symbol	MCM62973A-18		MCM62973A-20			
			Min	Max	Min	Max	Unit	Notes
Write Cycle Time		tKHKH	18	_	20	_	ns	2
Clock High to Output High Z (W=V _{IL})		tKHQZ	_	10	_	10	ns	3
Setup Times for:	Ē A W D	tevkh tavkh twlkh tdvkh	4		4		ns	4
Hold Times for:	o A b	tKHEX tKHAX tKHWX tKHDX	2	_	2		ns	4

NOTES:

- 1. A write is performed when \overline{W} and \overline{E} are both low for the specified setup and hold times.
- 2. All write cycle timing is referenced from K.
- 3. Transition is measured ±500 mV from steady-state voltage with load of Figure 1B. This parameter is sampled not 100% tested. At any given voltage and temperature, to the total total total temperature, to the total temperature, to the total temperature is sampled not 100% tested. At any given voltage and temperature, to the total temperature is sampled not 100% tested. At any given voltage and temperature, to the total temperature is sampled not 100% tested. At any given voltage and temperature, to the total temperature is sampled not 100% tested. At any given voltage and temperature, to the total temperature is sampled not 100% tested. At any given voltage and temperature, to the total temperature is sampled not 100% tested. At any given voltage and temperature, to the total temperature is sampled not 100% tested. At any given voltage and temperature, to the total temperature is sampled not 100% tested.
- 4. This is a synchronous device. All synchronous inputs must meet the specified setup and hold times with stable logic levels for ALL rising edges of clock (K) while the device is selected.



ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers - MCM62973AFN18 MCM62973AFN20

MOTOROLA SEMICONDUCTOR TECHNICAL DATA

MCM62974

Product Preview

4K×12 Bit Synchronous Static RAM with Output Registers and Output Enable

The MCM62974 is a 49,152 bit synchronous static random access memory organized as 4096 words of 12 bits, fabricated using Motorola's second-generation high-performance silicon-gate CMOS (HCMOS III) technology. The device integrates input registers, high speed SRAM, and high-drive capability output registers onto a single monolithic circuit for reduced parts count implementation of cache data RAM, writeable control store applications, and other applications that utilize long words.

Synchronous design allows precise cycle control with the use of an external clock (K), while CMOS circuitry reduces the overall power consumption of the integrated functions for greater reliability

The address (A0-A11), data (D0-D11), and write (W) inputs are all clock (K) controlled, positive-edge-triggered, noninverting registers.

The MCM62974 provides output register operation. At the rising edge of clock (K), the RAM data from the previous clock (K) high cycle is presented.

The output enable (G) provides asynchronous bus control for common I/O or bank switch applications.

Write operations are internally self-timed and initiated by the rising edge of the clock (K) input. This feature eliminates complex off-chip write pulse generation and provides increased flexibility for incoming signals.

- Single 5 V ± 10% Power Supply
- Fast Cycle Times: 18/20 ns Max
- Fast Clock (K) Access Times: 10/10 ns Max
- Address, Data Input, and W Registers On-Chip
- Output Enable for Asynchronous Bus Control
- Output Registers for Fully Pipelined Applications
- **High Output Drive Capability**


ENABLE

BUFFER

- Internally Self-Timed Write Pulse Generation



PIN ASSIGNMENT



Separate Data Input and Data Output Pins	A10	A11
BLOCK DIAGRAM		
A0-A11 ADDRESS REGISTERS ROW DECODERS ADDRESS REGISTERS ROW DECODERS PROWN ATRIX 128 ROWS X VSSQ VSSQ		
DO-D11 DATA REGISTERS A384 COLUMNS	10	
WRITE ENABLE REGISTER WRITE PULSE COLUMN IO OUTPUT DECODERS REGISTERS		
K — CLOCK GENERATOR	111	
OUTPUT		

COL

PIN NAMES						
A0-A11 Address Inputs						
W Write Enable						
G Output Enable						
D0-D11 Data Inputs						
Q0-Q11 Data Outputs						
K Clock Input						
V _{CC} +5 V Power Supply						
VSS Ground						
VSSQ Output Buffer Ground						

For proper operation of the device VSS and both VSSO leads must be connected to ground.

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

A7, A11, A10, A9, A8

A5, A4, A3, A2, A1, A0, A6

TRUTH TABLE

₩	Operation	O0-O9	Current
L	Write	High Z	ICCA
Н	Read	D _{out}	ICCA

NOTE: The value \overline{W} is a valid input for the setup and hold times relative to the K rising edge.

ABSOLUTE MAXIMUM RATINGS (Voltages referenced to V_{SS}=V_{SSQ}=0 V)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	-0.5 to +7.0	>
Voltage Relative to VSS/VSSQ for Any Pin Except VCC	V _{in} , V _{out}	-0.5 to V _{CC} +0.5	>
Output Current (per I/O)	lout	±20	mA
Power Dissipation (T _A = 25°C)	PD	1.0	W
Temperature Under Bias	T _{bias}	- 10 to +85	°C
Operating Temperature	TA	0 to +70	°C
Storage Temperature	T _{stg}	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This is a synchronous device. All synchronous inputs must meet the specified setup and hold times with stable logic levels for ALL rising edges of clock (K) while the device is selected.

This device contains circuitry that will ensure the output devices are in High Z at power up. Care should be taken by the user to ensure that all clocks are at V_{IL} or V_{IH} during power up to prevent spurious read cycles from occurring.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC}=5.0 V \pm 10%, T_A=0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to VSS=VSSQ=0 V)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V
Input High Voltage	V _{IH}	2.2	_	V _{CC} +0.3	V
Input Low Voltage	VIL	-0.5*	_	0.8	V

 V_{IL} (min) = -3.0 V ac (pulse width \leq 20 ns)

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, Vin = 0 to VCC)		_	±1.0	μΑ
Output Leakage Current (G=V _{IH} , V _{out} =0 to V _{CC} , Outputs must be high-Z)		_	±1.0	μΑ
AC Supply Current (G=V _{IL} , All Inputs=V _{IL} or V _{IH} , I _{out} =0 mA, Cycle Time≥t _{KHKH} min) MCM62974-18: t _{KHKH} =18 ns MCM62974-20: t _{KHKH} =20 ns	ICCA	<u>-</u> -	180 170	mA
Output Low Voltage (I _{OL} = 12.7 mA)	VOL	_	0.4	V
Output High Voltage (I _{OH} = -1.8 mA)	Voн	2.8	_	V

$\textbf{CAPACITANCE} \text{ (f = 1.0 MHz, dV = 3.0 V, T}_{A} = 25^{\circ}\text{C, Periodically Sampled Rather Than 100\% Tested)}$

Characteristic	Symbol	Тур	Max	Unit
Input Capacitance	Cin	3	4	ρF
Output Capacitance	C _{out}	5	7	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC}=5.0 V \pm 10%, T_A=0 to +70°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level 1.5 V	Output Timing Measurement Reference Level 1.5 V
Input Pulse Levels	Output LoadSee Figure 1A Unless Otherwise Noted
Input Rise/Fall Time	

READ/WRITE CYCLE

Parameter			МСМ	2974-18	мсме	2974-20]	J
		Symbol	Min	Max	Min	Max	Unit	Notes
Read Cycle Time		tKHKH	18	_	20	_	ns	1, 3
Write Cycle Time		tKHKH	18		20	-	ns	2, 3
Clock High Access Time		tKHQV	_	10	_	10	ns	3, 4
G Low to Output Valid		tGLQV	_	10	_	10	ns	3
Output Active from Clock High		tKHQX	0	_	0	_	ns	
Output Active from G Low		tGLQX	0	_	0	_	ns	
Clock Low Pulse Width		tKLKH	5	_	5	_	ns	
Clock High Pulse Width		^t KHKL	5		5		ns	
Setup Times for:	A D W	tavkh tdvkh twvkh	4	_	4	_	ns	1, 2, 5
Hold Times for:	A D W	tKHAX tKHDX tKHWX	2	_	2	_	ns	1, 2, 5
Clock High to Output High Z ($\overline{W} = V_{ L}$)		tKHQZ	0	10	0	10	ns	3, 6
G High to Output High Z		tGHQZ	0	10	0	10	ns	3, 6, 7

NOTES:

- 1. A read is defined by $\overline{\mathbf{W}}$ high for the specified setup and hold times.
- 2. A write is defined by W low for the specified setup and hold times.
- 3. All read and write cycle timing is referenced from K or from G.
- 4. Valid data from K high will be the data stored at the address of the last valid read cycle.
- 5. This is a synchronous device. All synchronous inputs must meet the specified setup and hold times with stable logic levels for ALL rising edges of clock (K) while the device is selected.
- 6. Transition is measured ±500 mV from steady-state voltage with load of Figure 1B. This parameter is sampled and not 100% tested. At any given voltage and temperature, t_{KHOZ} max is less than t_{KHOX} min and t_{GHOZ} max is less than t_{GLOX} min for a given device. 7. \overline{G} becomes a don't care signal for successive writes after the first write cycle.

AC TEST LOADS







Figure 1A

Figure 1B





ORDERING INFORMATION (Order by Full Part Number)



MOTOROLA SEMICONDUCTOR TECHNICAL DATA

MCM62974A

Product Preview

4K × 12 Bit Synchronous Static RAM with Output Registers and Output Enable

The MCM62974A is a 49,152 bit synchronous static random access memory organized as 4096 words of 12 bits, fabricated using Motorola's second-generation high-performance silicon-gate CMOS (HCMOS III) technology. The device integrates input registers, high speed SRAM, and high-drive capability output registers onto a single monolithic circuit for reduced parts count implementation of cache data RAM, writeable control store applications, and other applications that utilize long words.

Synchronous design allows precise cycle control with the use of an external clock (K), while CMOS circuitry reduces the overall power consumption of the integrated functions for greater reliability.

The address (A0-A11), data (D0-D11), and write (\overline{W}) inputs are all clock (K) controlled, positive-edge-triggered, noninverting registers.

The MCM62974A provides output register operation. At the rising edge of clock (K), the RAM data from the previous clock (K) high cycle is presented.


The output enable (G) provides asynchronous bus control for common I/O or bank switch applications.


Write operations are internally self-timed and initiated by the rising edge of the clock (K) input. This feature eliminates complex off-chip write pulse generation and provides increased flexibility for incoming signals.

- Single 5 V ± 10% Power Supply
- Fast Cycle Times: 18/20 ns Max
- Fast Clock (K) Access Times: 10/10 ns Max
- Address, Data Input, and W Registers On-Chip
- Output Enable for Asynchronous Bus Control
- Output Registers for Fully Pipelined Applications
- High Output Drive Capability
- Internally Self-Timed Write Pulse Generation
- Separate Data Input and Data Output Pins



PIN ASSIGNMENT





PIN NAMES
A0-A11 Address Inputs W Write Enable G Output Enable D0-D11 Data Inputs Q0-Q11 Data Outputs K Clock Input VCC +5 V Power Supply VSS Ground VSSQ Output Buffer Ground

For proper operation of the device V_{SS} and both V_{SSQ} leads must be connected to ground.

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

TRUTH TABLE

w	Operation	G0-G9	Current
L	Write	High Z	ICCA
Н	Read	Dout	ICCA

NOTE: The value $\overline{\mathbf{W}}$ is a valid input for the setup and hold times relative to the K rising edge.

ABSOLUTE MAXIMUM RATINGS (Voltages referenced to VSS = VSSQ = 0 V)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	-0.5 to +7.0	>
Voltage Relative to VSS/VSSQ for Any Pin Except VCC	V _{in} , V _{out}	-0.5 to V _{CC} +0.5	>
Output Current (per I/O)	lout	±20	mA
Power Dissipation (T _A = 25°C)	PD	1.0	W
Temperature Under Bias	T _{bias}	-10 to +85	°C
Operating Temperature	TA	0 to +70	°C
Storage Temperature	T _{stg}	- 55 to + 125	ပ္

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This is a synchronous device. All synchronous inputs must meet the specified setup and hold times with stable logic levels for ALL rising edges of clock (K) while the device is selected.

This device contains circuitry that will ensure the output devices are in High Z at power up. Care should be taken by the user to ensure that all clocks are at V_{IL} or V_{IH} during power up to prevent spurious read cycles from occurring.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to VSS=VSSQ=0 V)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	>
Input High Voltage	VIH	2.2	_	V _{CC} +0.3	٧
Input Low Voltage	VIL	-0.5*	_	0.8	V

 V_{IL} (min) = -3.0 V ac (pulse width ≤20 ns)

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, Vin=0 to VCC)	likg(I)	_	±1.0	μА
Output Leakage Current (G=V _{IH} , V _{Out} =0 to V _{CC} , Outputs must be high-Z)		_	±1.0	μΑ
AC Supply Current (G=V _{IL} , All Inputs=V _{IL} or V _{IH} , I _{out} =0 mA, Cycle Time≥t _{KHKH} min) MCM62974A-18: t _{KHKH} =18 ns MCM62974A-20: t _{KHKH} =20 ns	ICCA		180 170	mA
Output Low Voltage (I _{OL} = 12.7 mA)	VOL	_	0.4	٧
Output High Voltage (IOH = -1.8 mA)	Voн	2.8	-	V

$\textbf{CAPACITANCE} \text{ (f = 1.0 MHz, dV = 3.0 V, T}_{\cite{A}} = 25^{o}\text{C, Periodically Sampled Rather Than 100\% Tested)}$

Characteristic	Symbol	Тур	Max	Unit
Input Capacitance	Cin	3	4	рF
Output Capacitance	Cout	5	7	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC}=5.0 V \pm 10%, T_A=0 to +70°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level 1.5 V	Output Timing Measurement Reference Level 1.5 V
Input Pulse Levels	Output LoadSee Figure 1A Unless Otherwise Noted
Input Rise/Fall Time	

READ/WRITE CYCLE

			MCM6	MCM62974A-18		2974A-20		
Parameter		Symbol	Min	Max	Min	Max	Unit	Notes
Read Cycle Time		tKHKH	18	_	20	_	ns	1, 3
Write Cycle Time		tKHKH	18	_	20	_	ns	2, 3
Clock High Access Time		tKHQV	_	10	_	10	ns	3, 4
G Low to Output Valid		tGLQV	_	10	_	10	ns	3
Output Active from Clock High		tKHQX	0	_	0	_	ns	
Output Active from G Low		tGLQX	0	_	0	_	ns	
Clock Low Pulse Width		tKLKH	5	_	5	_	ns	
Clock High Pulse Width		tKHKL	5	-	5	_	ns	
Setup Times for:	A D W	tavkh tdvkh twvkh	4	_	4	_	ns	1, 2, 5
Hold Times for:	A D W	[‡] KHAX [‡] KHDX [‡] KHWX	2	_	2	ns	1, 2, 5	
Clock High to Output High Z $(\overline{W} = V_{ L})$		tKHQZ	0	10	0	10	ns	3, 6
G High to Output High Z		tGHQZ	0	10	0	10	ns	3, 6, 7

NOTES:

- 1. A read is defined by $\overline{\mathbf{W}}$ high for the specified setup and hold times.
- 2. A write is defined by \overline{W} low for the specified setup and hold times.
- 3. All read and write cycle timing is referenced from K or from G.
- 4. Valid data from K high will be the data stored at the address of the last valid read cycle.
- 5. This is a synchronous device. All synchronous inputs must meet the specified setup and hold times with stable logic levels for ALL rising edges of clock (K) while the device is selected.
- 6. Transition is measured ±500 mV from steady-state voltage with load of Figure 1B. This parameter is sampled and not 100% tested. At any given voltage and temperature, t_{KHOZ} max is less than t_{KHOX} min and t_{GHOZ} max is less than t_{GLOX} min for a given device.

 7. G becomes a don't care signal for successive writes after the first write cycle.

AC TEST LOADS






Figure 1A

Figure 1B





ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers - MCM62974AFN18 MCM62974AFN20

MOTOROLA SEMICONDUCTOR | **TECHNICAL DATA**

Product Preview

4K×12 Bit Synchronous Static RAM with Transparent Outputs and Output Enable

The MCM62975 is a 49.152 bit synchronous static random access memory organized as 4096 words of 12 bits, fabricated using Motorola's second-generation high-performance silicon-gate CMOS (HCMOS III) technology. The device integrates input registers, high speed SRAM, and high-drive capability output latching onto a single monolithic circuit for reduced parts count implementation of cache data RAM, writeable control store applications, and other applications that utilize long words.

Synchronous design allows precise cycle control with the use of an external clock (K), while CMOS circuitry reduces the overall power consumption of the integrated functions for greater reliability.

The address (A0-A11), data (D0-D11), and write (W) inputs are all clock (K) controlled, positive-edge-triggered, noninverting registers.

The MCM62975 provides transparent output operation when clock (K) is low for access of RAM data within the same cycle (output data is latched when clock (K) is high).

The output enable (G) provides asynchronous bus control for common I/O or bank switch applications.

Write operations are internally self-timed and initiated by the rising edge of the clock (K) input. This feature eliminates complex off-chip write pulse generation and provides increased flexibility for incoming signals.

BLOCK DIAGRAM

GENERATOR

ROW

COL

- Single 5 V + 10% Power Supply
- Fast Cycle Times: 25/30 ns Max
- Fast Clock (K) Access Times: 10/13 ns Max
- Address, Data Input, and W Registers On-Chip
- Transparent Output Latch for Access Within the Same Cycle
- Output Enable for Asynchronous Bus Control
- High Output Drive Capability
- Internally Self-Timed Write Pulse Generation
- Separate Data Input and Data Output Pins

ADDRESS

REGISTERS

DATA

REGISTERS

WRITE ENABLE

REGISTER

CLOCK

INPUT


OUTPUT ENABLE

BUFFER


A0-A11

DO-D11

MCM62975



PIN ASSIGNMENT



4K×12 VCC ROW MEMORY MATRIX DECODERS VSSO 128 ROWS × Vss 384 COLUMNS . . . COLUMN 1/0 OUTPUT COLUMN DECODERS LATCHES WRITE PULSE

PIN NAMES						
A0-A11 Address Inputs						
W Write Enable						
G Output Enable						
D0-D11 Data Inputs						
Q0-Q11 Data Outputs						
K Clock Input						
V _{CC} +5 V Power Supply						
VSS Ground						
VSSQ Output Buffer Ground						

For proper operation of the device VSS and both VSSQ leads must be connected to ground.

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

A7, A11, A10, A9, A8

A5, A4, A3, A2, A1, A0, A6

TRUTH TABLE

W	Operation	Q0-Q11	Current
L	Write	High Z	ICCA
н	Read	Dout	ICCA

NOTE: The value $\overline{\mathbf{W}}$ is a valid input for the setup and hold times relative to the K rising edge.

ABSOLUTE MAXIMUM RATINGS (Voltages referenced to VSS = VSSQ = 0 V)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	-0.5 to +7.0	>
Voltage Relative to VSS/VSSQ for Any Pin Except VCC	V _{in} , V _{out}	-0.5 to V _{CC} +0.5	>
Output Current (per I/O)	lout	±20	mA
Power Dissipation (T _A = 25°C)	PD	1.0	w
Temperature Under Bias	T _{bias}	- 10 to +85	°C
Operating Temperature	TA	0 to +70	°C
Storage Temperature	T _{stg}	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This is a synchronous device. All synchronous inputs must meet the specified setup and hold times with stable logic levels for ALL rising edges of clock (K) while the device is selected.

This device contains circuitry that will ensure the output devices are in High Z at power up. Care should be taken by the user to ensure that all clocks are at V_{IL} or V_{IH} during power up to prevent spurious read cycles from occurring.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC}=5.0 V \pm 10%, T_A=0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to VSS=VSSQ=0 V)

	00 00	<u> </u>			
Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
Input High Voltage	VIH	2.2	_	V _{CC} +0.3	>
Input Low Voltage	VIL	-0.5*	_	0.8	٧

 V_{IL} (min) = -3.0 V ac (pulse width ≤20 ns)

DC CHARACTERISTICS

Parameter		Min	Max	Unit
Input Leakage Current (All Inputs, Vin=0 to VCC)	likg(I)	_	±1.0	μА
Output Leakage Current (G=V _{IH} , V _{out} =0 to V _{CC} , Outputs must be high-Z)		_	±1.0	μΑ
AC Supply Current (G=V _{IL} , All Inputs=V _{IL} or V _{IH} , I _{OUt} =0 mA, Cycle				mA
Time ≥t _{KHKH} min) MCM62975-25: t _{KHKH} = 25 ns		_	160	l
MCM62975-30: t _{KHKH} =30 ns		_	150	
Output Low Voltage (I _{OL} = 12.7 mA)	VOL	-	0.4	٧
Output High Voltage (IOH = -1.8 mA)	Voн	2.8		٧

$\textbf{CAPACITANCE} \ \, (\text{f} = 1.0 \ \text{MHz}, \ \text{dV} = 3.0 \ \text{V}, \ \text{T}_{\mbox{\scriptsize A}} = 25^{\circ}\mbox{C}, \ \text{Periodically Sampled Rather Than 100\% Tested)}$

Characteristic	Symbol	Тур	Max	Unit
Input Capacitance	Cin	3	4	pF
Output Capacitance	Cout	5	7	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } +70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

Input Timing Measurement Reference Level 1.5 V	Output Timing Measurement Reference Level 1.5 V
Input Pulse Levels	Output Load See Figure 1A Unless Otherwise Noted
Input Rise/Fall Time	

READ/WRITE CYCLE

Parameter Read Cycle Time			мсм	52975-25	мсме	52975-30			
		Symbol	Min	Min Max		Max	Unit	Notes	
		tKHKH	25	_	30	-	ns	1, 3	
Write Cycle Time		tKHKH	25	_	30		ns	2, 3	
Clock High Access Time		tKHQV	_	25	-	30	ns	3, 4, 5	
Clock Low to Output Valid		tKLQV	_	10	_	13	ns	3, 4, 5	
G Low to Output Valid		^t GLQV	_	10	_	13	ns	3	
Output Active from Clock Low		tKLQX	0	_	0	_	ns		
Output Active from G Low		tGLQX	0	_	0	_	ns		
Clock Low Pulse Width		tKLKH	5	_	5	_	ns		
Clock High Pulse Width		tKHKL	5	_	5	_	ns		
Setup Times for:	A D W	tavkh tdvkh twhkh	4	_	4	-	ns	1, 2, 6	
Hold Times for:	A D W	tKHAX tKHDX tKHWX	2	_	2	_	ns	1, 2, 6	
Clock Low to Output High Z ($\overline{W} = V_{ L}$)		^t KLQZ	0	10	0	13	ns	5, 7	
G High to Output High Z		tGHQZ	0	10	0	13	ns	3, 7, 8	

NOTES:

- 1. A read is defined by \overline{W} high for the specified setup and hold times.
- 2. A write is defined by $\overline{\mathbf{W}}$ low for the specified setup and hold times.
- 3. All read and write cycle timing is referenced from K or from $\overline{\textbf{G}}$.
- Access time is controlled by tκLQV if the clock high pulse width ≥(tκHQV tκLQV); otherwise it is controlled by tκHQV.
- 5. K must be low for the outputs to transition.
- This is a synchronous device. All synchronous inputs must meet the specified setup and hold times with stable logic levels for ALL rising edges of clock (K) while the device is selected.
- Transition is measured ±500 mV from steady-state voltage with load of Figure 1B. This parameter is sampled and not 100% tested. At any
 given voltage and temperature, t_{KHOZ} max is less than t_{KHOX} min and t_{GHOZ} max is less than t_{GLOX} min for a given device.
- 8. G becomes a don't care signal for successive writes after the first write cycle.

AC TEST LOADS






Figure 1A

Figure 1B


READ CYCLE



WRITE CYCLE



ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers -- MCM62975FN25 MCM62975FN30

MCM62975A

Product Preview

4K×12 Bit Synchronous Static RAM with Transparent Outputs and Output Enable

The MCM62975A is a 49,152 bit synchronous static random access memory organized as 4096 words of 12 bits, fabricated using Motorola's second-generation high-performance silicon-gate CMOS (HCMOS III) technology. The device integrates input registers, high speed SRAM, and high-drive capability output latching onto a single monolithic circuit for reduced parts count implementation of cache data RAM, writeable control store applications, and other applications that utilize long words.

Synchronous design allows precise cycle control with the use of an external clock (K), while CMOS circuitry reduces the overall power consumption of the integrated functions for greater reliability.

The address (A0-A11), data (D0-D11), and write (W) inputs are all clock (K) controlled, positive-edge-triggered, noninverting registers.

The MCM62975A provides transparent output operation when clock (K) is low for access of RAM data within the same cycle (output data is latched when clock (K) is high).

The output enable (G) provides asynchronous bus control for common I/O or bank switch applications.


Write operations are internally self-timed and initiated by the rising edge of the clock (K) input. This feature eliminates complex off-chip write pulse generation and provides increased flexibility for incoming signals.

BLOCK DIAGRAM

- Single 5 V ± 10% Power Supply
- Fast Cycle Times: 25/30 ns Max
- Fast Clock (K) Access Times: 10/13 ns Max
- Address, Data Input, and W Registers On-Chip
- Transparent Output Latch for Access Within the Same Cycle
- Output Enable for Asynchronous Bus Control
- High Output Drive Capability
- Internally Self-Timed Write Pulse Generation
- Separate Data Input and Data Output Pins

FN PACKAGE 44-LEAD PLCC CASE .777

PIN ASSIGNMENT



ADDRESS 4K × 12 REGISTERS Vcc ROW MEMORY MATRIX DECODERS Vssn 128 ROWS × 384 COLUMNS DATA DO-D11 REGISTERS COLUMN I/O WRITE ENABLE COLUMN OUTPUT REGISTER DECODERS LATCHES WRITE PULSE GENERATOR CLOCK INPUT OUTPUT FNARLE ROW A5, A4, A3, A2, A1, A0, A6 BUFFER COL

PIN NAMES									
A0-A11.									Address Inputs
₩									. Write Enable
G									Output Enable
									Data Inputs
									. Data Outputs
									Clock input
									/ Power Supply
									Ground
vssa .	•				C	u	tp	ul	Buffer Ground

For proper operation of the device VSS and both VSSQ leads must be connected to ground.

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

A7, A11, A10, A9, A8

TRUTH TABLE

W	Operation	Q0-Q11	Current
L	Write	High Z	ICCA
Н	Read	Dout	ICCA

NOTE: The value $\overline{\mathbf{W}}$ is a valid input for the setup and hold times relative to the K rising edge.

ABSOLUTE MAXIMUM RATINGS (Voltages referenced to VSS = VSSQ = 0 V)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	-0.5 to +7.0	٧
Voltage Relative to VSS/VSSQ for Any Pin Except VCC	V _{in} , V _{out}	-0.5 to V _{CC} +0.5	v
Output Current (per I/O)	lout	±20	mA
Power Dissipation (T _A = 25°C)	PD	1.0	w
Temperature Under Bias	T _{bias}	- 10 to +85	°C
Operating Temperature	TA	0 to +70	°C
Storage Temperature	T _{stg}	-55 to +125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this highimpedance circuit.

This is a synchronous device. All synchronous inputs must meet the specified setup and hold times with stable logic levels for ALL rising edges of clock (K) while the device is selected.

This device contains circuitry that will ensure the output devices are in High Z apower up. Care should be taken by the user to ensure that all clocks are at $V_{\parallel L}$ or $V_{\parallel H}$ during power up to prevent spurious read cycles from occurring.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to $V_{SS} = V_{SSQ} = 0$ V)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
Input High Voltage	V _{IH}	2.2		V _{CC} +0.3	٧
Input Low Voltage	VIL	-0.5*	_	0.8	٧

 V_{IL} (min) = -3.0 V ac (pulse width \leq 20 ns)

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} =0 to V _{CC})	likg(I)	_	±1.0	μА
Output Leakage Current (G=V _{IH} , V _{out} ≈0 to V _{CC} , Outputs must be high-Z)	likg(O)	_	± 1.0	μА
AC Supply Current (\overline{G} = V _{IL} , All Inputs = V _{IL} or V _{IH} , I _{out} = 0 mA, Cycle Time \geq t _{KHKH} min) MCM62975-25: t _{KHKH} = 25 ns MCM62975-30: t _{KHKH} = 30 ns	ICCA	-	160 150	mA
Output Low Voltage (I _{OL} = 12.7 mA)	VOL	_	0.4	V
Output High Voltage (I _{OH} = -1.8 mA)	Voн	2.8	_	V

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T_A = 25°C, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Тур	Max	Unit
Input Capacitance	C _{in}	3	4	рF
Output Capacitance	Cout	55	7	рF

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_{\Delta} = 0 \text{ to } +70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

Input Timing Measurement Reference Level 1.5 V	Output Timing Measurement Reference Level 1.5 V
Input Pulse Levels	Output LoadSee Figure 1A Unless Otherwise Noted
Input Rise/Fall Time	

READ/WRITE CYCLE

Parameter			мсм	62975-25	мсм	52975-30	1	T
		Symbol	Min Max Min			Max	Unit	Notes
Read Cycle Time		tKHKH	25		30	_	ns	1, 3
Write Cycle Time		tKHKH	25	_	30	_	ns	2, 3
Clock High Access Time		tKHQV	_	25		30	ns	3, 4, 5
Clock Low to Output Valid		†KLQV	_	10	_	13	ns	3, 4, 5
G Low to Output Valid		tGLQV	_	10	_	13	ns	3
Output Active from Clock Low		tKLQX	0	_	0	_	ns	
Output Active from G Low		†GLQX	0		0	_	ns	
Clock Low Pulse Width		^t KLKH	5	_	5	-	ns	
Clock High Pulse Width		^t KHKL	5	_	5	_	ns	
Setup Times for:	A D W	tAVKH tDVKH tWHKH	4	-	4	-	ns	1, 2, 6
Hold Times for:	A D W	tKHAX tKHDX tKHWX	2	-	2	_	ns	1, 2, 6
Clock Low to Output High Z ($\overline{W} = V_{ L}$)		tKLQZ	0	10	0	13	ns	5, 7
G High to Output High Z		tGHQZ	0	10	0	13	ns	3, 7, 8

NOTES:

- 1. A read is defined by \overline{W} high for the specified setup and hold times.
- 2. A write is defined by \overline{W} low for the specified setup and hold times.
- 3. All read and write cycle timing is referenced from K or from \overline{G} .
- Access time is controlled by t_{KLQV} if the clock high pulse width ≥(t_{KHQV}-t_{KLQV}); otherwise it is controlled by t_{KHQV}.
- 5. K must be low for the outputs to transition.
- 6. This is a synchronous device. All synchronous inputs must meet the specified setup and hold times with stable logic levels for ALL rising edges of clock (K) while the device is selected.
- 7. Transition is measured ±500 mV from steady-state voltage with load of Figure 1B. This parameter is sampled and not 100% tested. At any given voltage and temperature, t_{KHOZ} max is less than t_{KHOX} min and t_{GHOZ} max is less than t_{GLOX} min for a given device. 8. \overline{G} becomes a don't care signal for successive writes after the first write cycle.

AC TEST LOADS






Figure 1A

Figure 1B

READ CYCLE



WRITE CYCLE



7

ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers -- MCM62975FN25

MCM62975FN30

MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Advance Information

64K × 4 Bit Fast Synchronous Static RAM

The MCM62980 is a 262,144 bit synchronous static random access memory organized as 65,536 words of 4 bits, fabricated using Motorola's high-performance silicon-gate CMOS technology. The device integrates a 64K x 4 SRAM core with advanced peripheral circuitry consisting of positive edge triggered registers on address and synchronous write enable inputs. Asynchronous controls consist of asynchronous write strobe and output enable ($\widehat{\mathbf{G}}$). This device has increased output drive capability supported by multiple power pins.

Write cycles are differentiated from read cycles by the state of the synchronous write enable pin (\overline{SW}) at the rising edge of clock (K). Write cycles are completed only if asynchronous write strobe (\overline{AW}) is asserted within the specified setup time of the following rising edge of clock (K). Write cycles may be aborted by negating the \overline{AW} signal prior to the low transition of the clock.

Additional power supply pins have been utilized and placed on the package for maximum performance. In addition one set of power pins is electrically isolated from the other set and supplies power only to the output buffers. This allows connecting the output buffers to 3.3 V instead of 5.0 V if desired. If 3.3 V output levels are chosen, the output buffer impedance in the "high" state is approximately equal to the impedance in the "low" state which allows simple yet effective transmission line terminations to be achieved.


The MCM62980 will be available in a 28-pin 300-mil plastic SOJ.

Applications for this device include cache data and tag RAMs. See Figure 2 for applications information.

- Single 5 V ± 10% Power Supply
- $\bullet~$ Choice of 5.0 V or 3.3 V $\pm~$ 10% Power Supplies for Output Buffers
- Fast Access and Cycle Times: 15/20 ns Max
- · Fully Synchronous Operation, Single Clock Control
- · Clock Timed Writes with Asynchronous Late Write Abort
- Registered Address Inputs
- Common Data Inputs and Data Outputs
- Output Enable Controlled Three-State Outputs
- High Output Drive Capability: 85 pF/Output at Rated Access Time
- · High Board Density 300-mil PSOJ Package

MCM62980






All power supply and ground pins must be connected for proper operation of the device. $V_{CC} \ge V_{CCQ}$ at all times including power up.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

BLOCK DIAGRAM



TRUTH TABLE (See Note)

		<u> </u>		Supply	I/O
SW	AW	G	Mode	Current	Status
Н	Х	L	Read Cycle	lcc	Data Out
Н	Х	Н	Read Cycle	lcc	High-Z
L	L	Х	Write Cycle	lcc	High-Z
L	Н	Х	Aborted Write Cycle	lcc	High-Z

NOTE: \overline{SW} and \overline{AW} satisfy the specified setup and hold times for the rising edge of clock (K).

ABSOLUTE MAXIMUM RATINGS (Voltages referenced to VSS = VSSO = 0 V)

CO GOO.						
Rating	Symbol	Value	Unit			
Power Supply Voltage	Vcc	- 0.5 to 7.0	٧			
Voltage Relative to V _{SS} /V _{SSQ} for Any Pin Except V _{CC} and V _{CCQ}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	٧			
Output Current (per I/O)	lout	± 20	mA			
Power Dissipation (T _A = 25°C)	PD	1.0	W			
Temperature Under Bias	T _{bias}	- 10 to + 85	°C			
Operating Temperature	TA	0 to + 70	°C			
Storage Temperature	T _{stg}	- 55 to + 125	°C			

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability. This device contains circuitry to protect the inputs against damage due to high static voltages or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established.

This device contains circuitry that will ensure the output devices are in High Z at power up.

AC TEST LOADS




Figure 1A

Figure 1B

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, V_{CCQ} = 5.0 V or 3.3 V \pm 10%, T_A = 0 to +70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS} = V_{SSO} = 0 V)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
Output Buffer Supply Voltage (5.0 V TTL Compatible) (3.3 V 50 Ω Compatible)	Vcca*	4.5 3.0	5.0 3.3	5.5 3.6	٧
Input High Voltage	V _{IH}	2.2	3.0	V _{CC} + 0.3	٧
Input Low Voltage	V _{IL}	- 0.5**	0.0	0.8	٧

^{*} V_{CCQ} must be \leq V_{CC} at all times, including power up. ** V_{IL} (min) = -3.0 V ac (pulse width \leq 20 ns)


DC CHARACTERISTICS

Parameter	Symbol	Min	Тур	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	likg(i)	_	_	± 1.0	μΑ
Output Leakage Current (G = V _{IH})	llkg(O)			± 1.0	μА
AC Supply Current $(\overline{G}=V_{IH},$ All Inputs = $V_{IL}=0.0$ V and $V_{IH}\geq_{3.0}$ V, $I_{out}=0$ mA, Cycle Times \geq t_{KHKH} min)	ICCA	_	130	170	mA
Output Low Voltage (I _{OL} = + 8.0 mA)	V _{OL}	_	_	0.4	V
Output High Voltage (I _{OH} = - 4.0 mA)	V _{OH}	2.4	_	_	٧

 $\textbf{CAPACITANCE} \ (f = 1.0 \ \text{MHz}, \ \text{dV} = 3.0 \ \text{V}, \ \text{T}_{\mbox{\scriptsize A}} = 25^{\circ}\mbox{\scriptsize C}, \ \mbox{Periodically Sampled Rather Than 100\% Tested)}$

Parameter		Тур	Max	Unit
Input Capacitance (All Pins Except DQ0-DQ3)	C _{in}	4	6	pF
Input/Output Capacitance (DQ0-DQ3)	C _{I/O}	8	10	pF

CAPACITIVE LOAD EQUIVALENT RESISTANCE



85 pF load is equivalent to a 50 Ω termination

AC OPERATING CONDITIONS AND CHARACTERISTICS (V_{CC} = 5.0 V \pm 10%, V_{CCQ} = 5.0 V or 3.3 V \pm 10%, T_A = 0 to + 70°C, Unless Otherwise Noted)


Input Timing Measurement Reference Level 1.5 V	Output Timing Reference Level
Input Pulse Levels 0 to 3.0 V	Output Load See Figure 1A Unless Otherwise Noted
Input Rise/Fall Time	


READ AND WRITE CYCLE TIMING (See Note 1)

	T	MCM62	2980-15 MCM62980-20		980-20		
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Cycle Times: Clock High to Clock High	tkhkh	15	_	20	_	ns	
Access Times: Clock High to Output Valid Output Enable Low Output Valid	tKHQV tGLQV	=	15 6	_	20 8	ns	2 2
Aborted Write Cycles: Clock Low to Asynchronous Write Strobe High Clock High to Asynchronous Write Strobe Invalid	†KLAWH †KHAWX	_	0		0	ns	
Output Buffer Control: Output Enable High to Output High-Z Output Enable Low to Output Low-Z Reads:	tGHQZ tGLQX	2 2	6 —	2 2	8 —	ns	3 3
Clock High to Output Low-Z after Write Clock High to Output Invalid Writes:	tKHQX1	8 5	=	8 5	_		3
Clock High to Output High-Z after Read	tKHQZ	3	10	3	10		3
Clock: Clock High Time Clock Low Time	†KHKL †KLKH	4 8	=	4 10	_	ns	
Setup Times: Address Valid to Clock High Synchronous Write Enable Valid to Clock High Writes:	^t AVKH ^t SWVKH	3 3	=	3 3	_	ns	
Data In Valid to Clock High Asynchronous Write Strobe Low to Clock High	^t DVKH ^t AWLKH	6 6	_	6 6	- -		
Hold Times: Clock High to Address Invalid Clock High to Synchronous Write Enable Invalid Writes:	tKHAX tKHSWX	2 2	=	2 2	_	ns	
Clock High to Data In Invalid Clock High to Asynchronous Write Strobe High	^t KHDX ^t KHAWH	0 2	_	0 2	_		

NOTES:

- 1. This is a synchronous device. All synchronous inputs must meet the specified setup and hold times with stable logic levels for ALL rising edges of clock (K).
- 2. Into rated load of 85 pF equivalent resistive load (see Figure 1).
- $3.\ \ Transition is measured \pm\ 500\,mV from\ steady-state\ voltage\ with\ output\ load\ of\ Figure\ 1B.\ This\ parameter\ is\ sampled\ and\ not\ 100\%\ tested.\ At$ any given voltage and temperature, t_{KHQZ} is less than t_{KHQX1} and t_{GHQZ} is less than t_{GLQX} for a given device.









Figure 2. Burstable 64K x 32 Memory Array

ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers – MCM62980J15 MCM62980J20 MCM62980J15R2 MCM62980J20R2

MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Advance Information 64K × 4 Bit Fast Synchronous ParityRam™

The MCM62981 is a 262,144 bit synchronous static random access memory organized as 65,536 words of 4 bits, fabricated using Motorola's high-performance silicon-gate CMOS technology. The device integrates a 64K x 4 SRAM core with advanced peripheral circuitry consisting of positive edge triggered registers on address and synchronous write enable inputs. Asynchronous controls include asynchronous write strobes and output enable (\overline{G}). This device has increased output drive capability supported by multiple power pins. Four asynchronous write strobes ($\overline{AW0}$ – $\overline{AW3}$) are provided to allow each bit position to be written individually, thereby simplifying the task of supporting byte parity. This x 4 organized SRAM is ideally suited for parity on 32–bit words. The device is functionally similar to the MCM62980 and MCM62990 with the only difference being the individual bit write capability.


Write cycles are differentiated from read cycles by the state of the synchronous write enable pin (\overline{SW}) at the rising edge of clock (K). Write cycles are completed only if the appropriate asynchronous write strobe (\overline{AWx}) is asserted within the specified setup time of the following rising edge of clock (K). Write cycles may be aborted by ensuring each \overline{AWx} is negated by the time the clock transitions to the low state


Additional power supply pins have been utilized and placed on the package for maximum performance. In addition one set of power pins is electrically isolated from the other set and supplies power only to the output buffers. This allows connecting the output buffers to 3.3 V instead of 5.0 V if desired. If 3.3 V output levels are chosen, the output buffer impedance in the "high" state is approximately equal to the impedance in the "low" state which allows simple yet effective transmission line terminations to be achieved.

The MCM62981 will be available in a 32-pin 300-mil plastic SOJ. Applications for this device include parity RAMs for fast data caches.

- Single 5 V ±10% Power Supply
- Choice of 5.0 V or 3.3 V ±10% Power Supplies for Output Buffers
- Fast Access and Cycle Times: 15/20 ns Max
- Fully Synchronous Operation, Single Clock Control
- · Clock Timed Writes with Asynchronous Late Write Abort
- Each Bit Position Individually Writeable for Simple Parity Support
- · Registered Address Inputs
- · Common Data Inputs and Data Outputs
- · Output Enable Controlled Three-State Outputs
- · High Output Drive Capability: 85 pF/Output at Rated Access Time

MCM62981





1	PIN NAMES
AW0-AW3 . A SW	Address Inputs synchronous Write Strobes Synchronous Write Enable Clock Output Enable Data Input/Output + 5 V Power Supply Output Buffer Power Supply Output Buffer Ground
V _{SS}	Ground No Connect

All power supply and ground pins must be connected for proper operation of the device. $V_{CC} \ge V_{CCQ}$ at all times including power up.

ParityRAM is a trademark of Motorola Inc.

This document contains information on a new porduct. Specifications and information herein are subject to change without notice

BLOCK DIAGRAM DQ0-DQ3 OUTPUT MEMORY ARRAY REGISTER BUFFER 64K x 4 **ADDRESS** 256 ROWS (A0-A15) 16 16 256 COLUMNS WRITE AMPLIFIER REGISTER SW CONTROL AWO AW1 AW2 AW3

TRUTH TABLE (See Note)

sw	ĀWx	G	Mode	Supply Current	I/O Status
Н	Х	L	Read Cycle	Icc	Data Out
Н	Х	Н	Read Cycle	lcc	High-Z
L	L	Х	Write Cycle	Icc	High-Z
L	Н	Х	Aborted Write Cycle	lcc	High-Z

NOTE: SW and AWx satisfy the specified setup and hold times for the rising edge of clock (K).

This device contains circuitry to protect the inputs against damage due to high static voltages or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established.

This device contains circuitry that will ensure the output devices are in High Z at power up.

ABSOLUTE MAXIMUM RATINGS (Voltages referenced to V_{SS} = V_{SSO} = 0 V)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to 7.0	V
Voltage Relative to V _{SS} /V _{SSQ} for Any Pin Except V _{CC} and V _{CCQ}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	٧
Output Current (per I/O)	l _{out}	± 20	mA
Power Dissipation (T _A = 25°C)	PD	1.0	w
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperature	T _{stg}	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

AC TEST LOADS




Figure 1A

Figure 1B

MOTOROLA MEMORY DATA

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, V_{CCQ} = 5.0 V or 3.3 V \pm 10%, T_A = 0 to +70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS} = V_{SSO} = 0 V)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	V _{CC}	4.5	5.0	5.5	٧
Output Buffer Supply Voltage (5.0 V TTL Compatible) (3.3 V 50 Ω Compatible)	Vccq	4.5 3.0	5.0 3.3	5.5 3.6	٧
Input High Voltage	V _{IH}	2.2	3.0	V _{CC} + 0.3	٧
Input Low Voltage	V _{IL}	- 0.5*	0.0	0.8	٧

^{*}V_{IL} (min) = −3.0 V ac (pulse width ≤ 20 ns)


DC CHARACTERISTICS

Parameter	Symbol	Min	Тур	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	l _{lkg(l)}	I -	I -	± 1.0	μΑ
Output Leakage Current (G = V _{IH})	l _{lkg(O)}	T -	T	± 1.0	μΑ
AC Supply Current $(\overline{G}=V_{IH},$ All Inputs = $V_{IL}=0.0$ V and $V_{IH}\geq_{3.0}$ V, $I_{out}=0$ mA, Cycle Times \geq t_{KHKH} min)	ICCA	_	130	170	mA
Output Low Voltage (I _{OL} = + 8.0 mA)	V _{OL}	_	_	0.4	٧
Output High Voltage (I _{OH} = - 4.0 mA)	V _{OH}	2.4	_	I -	٧

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, $T_A = 25$ °C, Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance (All Pins Except DQ0-DQ3)	C _{in}	4	6	pF
Input/Output Capacitance (DQ0-DQ3)	C _{I/O}	8	10	pF

CAPACITIVE LOAD EQUIVALENT RESISTANCE



85 pF load is equivalent to a 50 Ω termination

7

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, V_{CCO} = 5.0 \text{ V} \text{ or } 3.3 \text{ V} \pm 10\%, T_A = 0 \text{ to } +70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

 Input Timing Measurement Reference Level
 1.5 V

 Input Pulse Levels
 0 to 3.0 V

 Input Rise/Fall Time
 3 ns

Output Timing Reference Level
 1.5 V

 Output Load
 See Figure 1A Unless Otherwise Noted


READ AND WRITE CYCLE TIMING (See Note 1)

		MCM62981-15 MCM62981-		981–20			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Cycle Times: Clock High to Clock High	†KHKH	15	_	20	_	ns	
Access Times: Clock High to Output Valid Output Enable Low Output Valid	tKHQV tGLQV	_	15 6	_	20 8	ns	2 2
Aborted Write Cycles: Clock Low to Asynchronous Write Strobe High Clock High to Asynchronous Write Strobe Invalid	[‡] KLAWxH [‡] KHAWxX		0		0	ns	
Output Buffer Control: Output Enable High to Output High-Z Output Enable Low to Output Low-Z Reads:	†GHQZ †GLQX	2 2	6 —	2 2	- B	ns	3
Clock High to Output Low-Z after Write Clock High to Output Invalid Writes:	tKHQX1 tKHQX2	8 5	=	8 5	_		3
Clock High to Output High-Z after Read	tkHQZ	3	10	3	10		3
Clock: Clock High Time Clock Low Time	tKHKL tKLKH	4 8	=	4 10	_	ns	
Setup Times: Address Valid to Clock High Synchronous Write Enable Valid to Clock High Writes:	^t AVKH ^t SWVKH	3	=	3 3		ns	
Data In Valid to Clock High Asynchronous Write Strobe Low to Clock High	[†] DVKH [†] AWxLKH	6 6	_	6 6	_		
Hold Times: Clock High to Address Invalid Clock High to Synchronous Write Enable Invalid Writes:	^t KHAX ^t KHSWX	2 2	_	2 2	-	ns	
Clock High to Data In Invalid Clock High to Asynchronous Write Strobe High	[†] KHDX [†] KHAWxH	0 2	_	0 2	_		


NOTES:

- This is a synchronous device. All synchronous inputs must meet the specified setup and hold times with stable logic levels for ALL rising edges of clock (K).
- 2. Into rated load of 85 pF equivalent resistive load (see Figure 1).
- 3. Transition is measured \pm 500 mV from steady-state voltage with output load of Figure 1B. This parameter is sampled and not 100% tested. At any given voltage and temperature, t_{KHOZ} is less than t_{KHOX} 1 and t_{GHOZ} is less than t_{GLOX} for a given device.


READ CYCLES



READ - WRITE - READ CYCLES



ORDERING INFORMATION (Order by Full Part Number)



MOTOROLA SEMICONDUCTOR I TECHNICAL DATA

Advance Information

64K × 4 Bit Fast Synchronous Static RAM with Output Registers

The MCM62982 is a 262,144 bit synchronous static random access memory organized as 65,536 words of 4 bits, fabricated using Motorola's high-performance silicon-gate CMOS technology. The device integrates a 64K x 4 SRAM core with advanced peripheral circuitry consisting of positive edge triggered registers on address and synchronous write enable inputs and output registers. Asynchronous controls consist of asynchronous write strobe and output enable (\$\overline{G}\$). This device has increased output drive capability supported by multiple power pins.

Write cycles are differentiated from read cycles by the state of the synchronous write enable pin (\overline{SW}) at the rising edge of clock (K). Write cycles are completed only if asynchronous write strobe (\overline{AW}) is asserted within the specified setup time of the following rising edge of clock (K). Write cycles may be aborted by negating the \overline{AW} signal prior to the low transition of the clock.


Read cycle output register operation occurs on the rising edge of clock (K) and provides data from the previous clock (K) high in a two cycle pipeline operation.


Additional power supply pins have been utilized and placed on the package for maximum performance. In addition one set of power pins is electrically isolated from the other set and supplies power only to the output buffers. This allows connecting the output buffers to 3.3 V instead of 5.0 V if desired. If 3.3 V output levels are chosen, the output buffer impedance in the "high" state is approximately equal to the impedance in the "low" state which allows simple yet effective transmission line terminations to be achieved.

The MCM62982 will be available in a 28-pin 300-mil plastic SOJ.

- Single 5 V ± 10% Power Supply
- Choice of 5 V or 3.3 V ± 10% Power Supplies for Output Buffers
- Fast Access and Cycle Times: 12/15 ns Max
- Fully Synchronous Operation, Single Clock Control
- · Clock Timed Writes with Asynchronous Late Write Abort
- · Registered Address Inputs
- Output Registers for Fully Pipelined Applications
- · Common Data Inputs and Data Outputs
- Output Enable Controlled Three-State Outputs
- · High Output Drive Capability: 85 pF/Output at Rated Access Time
- High Board Density PSOJ Package

MCM62982






PIN NAMES			
A0-A15 Address Inputs AW Asynchronous Write Strobe SW Synchronous Write Enable K Clock G Output Enable DQ0-DQ3 Data Input/Output VCC + 5 V Power Supply VCCQ Output Buffer Power Supply VSSQ Output Buffer Ground VSS Ground			

All power supply and ground pins must be connected for proper operation of the device. $V_{CC} \ge V_{CCQ}$ at all times including power up.

This document contains information on a new product. Specifications and information herein are subject to change without notice.



TRUTH TABLE (See Note)

sw	ĀW	G	Mode	Supply Current	I/O Status
Н	X	L	Read Cycle	lcc	Data Out
Н	X	Н	Read Cycle	lcc	High-Z
L	L	Х	Write Cycle	lcc	High-Z
L	Н	Х	Aborted Write Cycle	lcc	High-Z

NOTE: \overline{SW} and \overline{AW} satisfy the specified setup and hold times for the rising edge of clock (K).

ABSOLUTE MAXIMUM RATINGS (Voltages referenced to V_{SS} = V_{SSO} = 0 V, See Note)


Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to 7.0	V
Voltage Relative to V _{SS} /V _{SSQ} for Any Pin Except V _{CC} and V _{CCQ}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	V
Output Current (per I/O)	lout	± 20	mA
Power Dissipation (T _A = 25°C)	PD	1.0	w
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperature	T _{stg}	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established.

This device contains circuitry that will ensure the output devices are in High-Z at power up.



DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, V_{CCQ} = 5.0 V or 3.3 V \pm 10%, T_A = 0 to +70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to Vss = Vssn = 0 V)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
Output Buffer Supply Voltage (5.0 V TTL Compatible) (3.3 V 50 Ω Compatible)	Vcca*	4.5 3.0	5.0 3.3	5.5 3.6	٧
Input High Voltage	VIН	2.2	3.0	V _{CC} +0.3	٧
Input Low Voltage	VII	- 0.5**	0.0	0.8	٧

^{*} V_{CCQ} must be \leq V_{CC} at all times, including power up. ** V_{IL} (min) = -3.0 V ac (pulse width \leq 20 ns)


DC CHARACTERISTICS

Parameter	Symbol	Min	Тур	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	l _{lkg(l)}	_	_	±1.0	μΑ
Output Leakage Current (G = V _{IH})	l _{lkg(O)}	_	_	±1.0	μΑ
AC Supply Current $(\overline{G}=V_{IH},$ All Inputs = $V_{IL}=0.0$ V and $V_{IH}\geq 3.0$ V, $I_{out}=0$ mA, Cycle Times $\geq t_{KHKH}$ min)	ICCA		150	170	mA
Output Low Voltage (I _{OL} = + 8.0 mA)	VOL			0.4	V
Output High Voltage (I _{OH} = - 4.0 mA)	VOH	2.4		l –	V

$\textbf{CAPACITANCE} \text{ (f = 1.0 MHz, dV = 3.0 V, } T_{\mbox{\scriptsize A}} = 25^{\circ}\mbox{\scriptsize C}, \\ \mbox{Periodically Sampled Rather Than 100% Tested)}$

Parameter	Symbol	Тур	Max	Unit
Input Capacitance (All Pins Except DQ0-DQ3)	C _{in}	4	6	pF
Input/Output Capacitance (DQ0-DQ3)	C _{I/O}	8	10	pF

CAPACITIVE LOAD EQUIVALENT RESISTANCE



85 pF load is equivalent to a 50 Ω termination

AC OPERATING CONDITIONS AND CHARACTERISTICS (VCC = 5.0 V \pm 10%, VCCQ = 5.0 V or 3.3 V \pm 10%, TA = 0 to +70°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level 1.5 V	Output Timing Reference Level
Input Pulse Levels 0 to 3.0 V	Output Load See Figure 1A Unless Otherwise Noted
Input Rise/Fall Time	


READ AND WRITE CYCLE TIMING (See Note 1)

		MCM62	ICM62982-12 MCM62982-15		MCM62982-15		
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Cycle Times: Clock High to Clock High	†KHKH	12	_	15	_	ns	
Access Times: Clock High to Output Valid Output Enable Low Output Valid	tKHQV tGLQV	=	8 6	=	10 6	ns	2 2
Aborted Write Cycles: Clock Low to Asynchronous Write Strobe High Clock High to Asynchronous Write Strobe Invalid	[†] KLAWH [†] KHAWX		0		0	ns	
Output Buffer Control: Output Enable High to Output High-Z Output Enable Low to Output Low-Z Reads:	[‡] GHQZ [†] GLQX	0	6	2 2	6	ns	3 3
Clock High to Output Low-Z after Write Clock High to Output Invalid Writes:	tKHQX1 tKHQX2	4 5	=	4 5	_		3
Clock High to Output High-Z after Read	t _{KHQZ}	3	8	3	10		3
Clock: Clock High Time Clock Low Time	tKHKL tKLKH	3 8	=	4 8	_	ns	
Setup Times: Address Valid to Clock High Synchronous Write Enable Valid to Clock High Writes:	^t AVKH ^t SWVKH	3 3	=	3	=	ns	
Data In Valid to Clock High Asynchronous Write Strobe Low to Clock High	t _{DVKH}	5 5	=	6 6	_		
Hold Times: Clock High to Address Invalid Clock High to Synchronous Write Enable Invalid Writes:	[†] KHAX [†] KHSWX	2 2	=	2 2	_	ns	
Clock High to Data In Invalid Clock High to Asynchronous Write Strobe High	^t KHDX ^t KHAWH	. 0	=	0 2	_		


NOTES:

- 1. This is a synchronous device. All synchronous inputs must meet the specified setup and hold times with stable logic levels for ALL rising edges of clock (K).
- 2. Into rated load of 85 pF equivalent resistive load (see Figure 1).
- $\textbf{3. Transition is measured} \pm 500\,\text{mV} from \textit{steady-state voltage with output load of Figure 1B. This parameter is sampled and not 100% tested. At the first testing testing testing testing testing the first testing testin$ any given voltage and temperature, t_{KHQZ} is less than t_{KHQX1} and t_{GHQZ} is less than t_{GLQX} for a given device.

READ AND WRITE CYCLES



ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers – MCM62982J12 MCM62982J15 MCM62982J12R2 MCM62982J15R2

MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Advance Information

64K × 4 Bit Fast Synchronous ParityRAM™ with Output Registers

The MCM62983 is a 262,144 bit synchronous static random access memory organized as 65,536 words of 4 bits, fabricated using Motorola's high-performance silicon-gate CMOS technology. The device integrates a 64K x 4 SRAM core with advanced peripheral circuitry consisting of positive edge triggered registers on address and synchronous write enable inputs. Asynchronous controls include asynchronous write strobes and output enable (\$\overline{G}\$). This device has increased output drive capability supported by multiple power pins. Four asynchronous write strobes (\$\overline{AWO} - \overline{AW3}\$) are provided to allow each bit position to be written individually, thereby simplifying the task of supporting byte parity. This x 4 organized SRAM is ideally suited for parity on 32-bit words. The device is functionally similar to the MCM62982 with the only difference being the individual bit write capability.

Write cycles are differentiated from read cycles by the state of the synchronous write enable pin (\overline{SW}) at the rising edge of clock (K). Write cycles are completed only if the appropriate asynchronous write strobe (\overline{AWx}) is asserted within the specified setup time of the following rising edge of clock (K). Write cycles may be aborted by ensuring each \overline{AWx} is negated by the time the clock transitions to the low state


Read cycle output register operation occurs on the rising edge of clock (K) and provides data from the previous clock (K) high in a two-cycle pipeline operation.

Additional power supply pins have been utilized and placed on the package for maximum performance. In addition one set of power pins is electrically isolated from the other set and supplies power only to the output buffers. This allows connecting the output buffers to 3.3 V instead of 5.0 V if desired. If 3.3 V output levels are chosen, the output buffer impedance in the "high" state is approximately equal to the impedance in the "low" state which allows simple yet effective transmission line terminations to be achieved.

The MCM62983 will be available initially in a 32-pin 300-mil plastic SOJ followed by a 300-mil 32-pin plastic DIP.

- Single 5 V ± 10% Power Supply
- Choice of 5 V or 3.3 V ± 10% Power Supplies for Output Level Buffers
- Fast Access and Cycle Times: 12/15 ns Max
- Fully Synchronous Operation, Single Clock Control
- Clock Timed Writes with Asynchronous Late Write Abort
- Each Bit Position Individually Writeable for Simple Parity Support
- Registered Address Inputs
- Output Registers for Fully Pipelined Applications
- · Common Data Inputs and Data Outputs
- Output Enable Controlled Three-State Outputs
- High Output Drive Capability: 85 pF/Output at Rated Access Time
- High Board Density PSOJ Package

MCM62983



P	PIN ASSIGNMENT						
к[1 •	32	V _{CC}				
A0 [2	31	A15				
A1 [3	30	A14				
A2 [4	29	A13				
АЗ [5	28	A12				
A4 [6	27	A11				
A5 [7	26	A10				
A6 [8	25	V _{CCQ}				
A7 [9	24	V_{SSQ}				
A8 [10	23	DQ0				
A9 [11	22	DQ1				
≅w [12	21	DQ2				
₫ [13	20	DQ3				
v _{ss} [14	19	AW3				
NC [15	18	AW2				
ĀWŌ [16	17	ĀW1				

PIN NAN	IES
A0-A15 AW0-AW3 Asynchro SW Synchro K G DQ0-DQ3 VCC VCCQ Output E VSSQ Or	nous Write Strobes onous Write Enable
VSSQOI	utput Buffer Ground Ground

All power supply and ground pins must be connected for proper operation of the device. $V_{CC} \ge V_{CCQ}$ at all times including power up.

ParityRAM is a trademark of Motorola Inc.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

BLOCK DIAGRAM DQ0-DQ3 REGISTERS REGISTERS MEMORY ARRAY ADDRESS OUTPUT 64K x 4 (A0-A15) 256 ROWS BUFFER 16 256 COLUMNS WRITE AMPLIFIER REGISTERS SW CONTROL

TRUTH TABLE (See Note)

sw	ĀWx	G	Mode	Supply Current	I/O Status
Н	Х	L	Read Cycle	lcc	Data Out
Н	Х	Н	Read Cycle	Icc	High-Z
L	L	Х	Write Cycle	Icc	High-Z
L	Н	X	Aborted Write Cycle	lcc	High-Z

NOTE: SW and AWx satisfy the specified setup and hold times for the rising edge of clock (K).

ABSOLUTE MAXIMUM RATINGS (Voltages referenced to VSS = VSSO = 0 V, See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to 7.0	V
Voltage Relative to V _{SS} /V _{SSQ} for Any Pin Except V _{CC} and V _{CCQ}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	٧
Output Current (per I/O)	lout	± 20	mA
Power Dissipation (T _A =25°C)	PD	1.0	w
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperature	T _{stg}	- 55 to + 125	°C


NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established.

This device contains circuitry that will ensure the output devices are in High-Z at power up.

AC TEST LOADS



DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, V_{CCQ} = 5.0 \text{ V} \text{ or } 3.3 \text{ V} \pm 10\%, T_A = 0 \text{ to } +70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS} = V_{SSO} = 0 V)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
Output Buffer Supply Voltage (5.0 V TTL Compatible) (3.3 V 50 Ω Compatible)	Vcca*	4.5 3.0	5.0 3.3	5.5 3.6	٧
Input High Voltage	V _{IH}	2.2	3.0	V _{CC} + 0.3	٧
Input Low Voltage	V _{IL}	- 0.5**	0.0	0.8	٧

^{*} V_{CCQ} must be \leq V_{CC} at all times, including power up. ** V_{IL} (min) = -3.0 V ac (pulse width \leq 20 ns)


DC CHARACTERISTICS

Parameter	Symbol	Min	Тур	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	l _{lkg(l)}	_	_	±1.0	μΑ
Output Leakage Current (G = V _{IH})	likg(O)	_		±1.0	μА
AC Supply Current (\overline{G} = V_{IH} , All Inputs = V_{IL} = 0.0 V and $V_{IH} \ge 3.0$ V, I_{Out} = 0 mA, Cycle Times $\ge t_{KHKH}$ min)	ICCA		150	170	mA
Output Low Voltage (I _{OL} = + 8.0 mA)	V _{OL}	_		0.4	٧
Output High Voltage (I _{OH} = - 4.0 mA)	Voн	2.4	_	_	٧

$\textbf{CAPACITANCE} \text{ (f = 1.0 MHz, dV = 3.0 V, } T_{\text{A}} = 25^{\circ}\text{C}, \text{ Periodically Sampled Rather Than 100\% Tested)}$

Parameter	Symbol	Тур	Max	Unit
Input Capacitance (All Pins Except DQ0 - DQ3)	C _{in}	4	6	pF
Input/Output Capacitance (DQ0 - DQ3)	C _{I/O}	8	10	pF

CAPACITIVE LOAD EQUIVALENT RESISTANCE



85 pF load is equivalent to a 50 Ω termination

AC OPERATING CONDITIONS AND CHARACTERISTICS (V_{CC} = 5.0 V \pm 10%, V_{CCQ} = 5.0 V or 3.3 V \pm 10%, T_A = 0 to +70°C, Unless Otherwise Noted)


Input Timing Measurement Reference Level	Output Timing Reference Level
Input Pulse Levels	Output Load See Figure 1A Unless Otherwise Noted
Input Rise/Fall Time	

READ AND WRITE CYCLE TIMING (See Note 1)


		MCM62	2983-12	MCM62	983–15		
Parameter	Parameter Symbol Min M		Max	Min Max		Unit	Notes
Cycle Times: Clock High to Clock High	tкнкн	12		15	_	ns	
Access Times: Clock High to Output Valid Output Enable Low Output Valid	tKHQV tGLQV	=	8 6	_	10 6	ns	2 2
Aborted Write Cycles: Clock Low to Asynchronous Write Strobe High Clock High to Asynchronous Write Strobe Invalid	[†] KLAWxH [†] KHAWxX		0	 2	0	ns	
Output Buffer Control: Output Enable High to Output High-Z Output Enable Low to Output Low-Z Reads:	^t GHQZ ^t GLQX	0	6 _	2 2	6	ns	3
Clock High to Output Low-Z after Write Clock High to Output Invalid Writes:	^t KHQX1 ^t KHQX2	4 5	=	4 5	_		3
Clock High to Output High-Z after Read	tkhqz	3	8	3	10		3
Clock: Clock High Time Clock Low Time	tkhkl tklkh	3 8	=	4 8	=	ns	
Setup Times: Address Valid to Clock High Synchronous Write Enable Valid to Clock High Writes:	^t AVKH ^t SWVKH	3	_	3	_	ns	
Data In Valid to Clock High Asynchronous Write Strobe Low to Clock High	^t DVKH ^t AWxLKH	5 5	=	6 6	_		
Hold Times: Clock High to Address Invalid Clock High to Synchronous Write Enable Invalid Writes:	[‡] KHAX [‡] KHSWX	2 2	=	2 2	=	ns	
Clock High to Data In Invalid Clock High to Asynchronous Write Strobe High	[‡] KHDX [‡] KHAWxH	0 2	_	0 2	_		

- 1. This is a synchronous device. All synchronous inputs must meet the specified setup and hold times with stable logic levels for ALL rising edges of clock (K).
- 2. Into rated load of 85 pF equivalent resistive load (see Figure 1).
- $3.\ Transition is measured \pm 500\,mV from steady-state voltage with output load of Figure 1B. This parameter is sampled and not 100% tested. At the parameter is sampled and not 100% tested. At the parameter is sampled and not 100% tested at the parameter is sampled and not 100% tested. At the parameter is sampled and not 100% tested. At the parameter is sampled and not 100% tested at the parameter is sampled and not 100% tested. At the parameter is sampled and not 100% tested at the parameter is sampled and not 100% tested. At the parameter is sampled and not 100% tested at the parameter is sampled and not 100% tested at the parameter is sampled and not 100% tested. At the parameter is sampled and not 100% tested at the parameter is sampled and not 100% tested at the parameter is sampled and not 100% tested. At the parameter is sampled and not 100% tested at the parameter is sampled and not 100% tested at the parameter is sampled at the pa$ any given voltage and temperature, t_{KHQZ} is less than t_{KHQX1} and t_{GHQZ} is less than t_{GLQX} for a given device.

READ AND WRITE CYCLES



ORDERING INFORMATION (Order by Full Part Number)



MOTOROLA MEMORY DATA

MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Advance Information

16K × 16 Bit Fast Synchronous Static RAM

The MCM62990 is a 262,144 bit synchronous static random access memory organized as 16,384 words of 16 bits, fabricated using Motorola's high-performance silicon-gate CMOS technology. The device integrates a 16K x 16 SRAM core with advanced peripheral circuitry. Inputs to the device fall into two categories: synchronous and asynchronous. All synchronous inputs pass through positive-edge-triggered registers controlled by a single clock input (K). The synchronous inputs include all addresses, the two chip enables (SE and $\overline{\text{SE}}$), and the synchronous write enable ($\overline{\text{SW}}$).

Asynchronous inputs include the asynchronous byte write strobes (\overline{AWL}) and \overline{AWH} , output enable (\overline{G}) , data (DQ0-DQ15), data latch enable (DL), and the clock (K). Input data can be asynchronously latched by DL to provide simplified data-in timings during write cycles.

Address and write control are registered on–chip which greatly simplifies write cycles. Dual write strobes (\overline{AWL} and \overline{AWH}) are provided to allow individually writeable bytes. \overline{AWL} controls DQ0–DQ7, the lower bits while \overline{AWH} controls DQ8–DQ15, the upper bits. In addition, the AWs allow late write cycles to be aborted if they are "false" during the low period of the clock. Dual chip enables (SE and \overline{SE}) are provided allowing address decoding to be accomplished on-chip when the device is used in a dual bank mode.

An input data latch is provided. When data latch enable (DL) is high the data latches are in the transparent state. When DL is low the data latches are in the latched state. This data input latch simplifies write cycles by guaranteeing data hold time in a simple fashion

Additional power supply pins have been utilized and placed on the package for maximum performance. In addition one set of power pins is electrically isolated from the other two and supplies power only to the output buffers. This allows connecting the output buffers to 3.3 V instead of 5.0 V if desired. If 3.3 V output levels are chosen, the output buffer impedance in the "high" state is approximately equal to the impedance in the "low" state which allows simple yet effective transmission line terminations to be achieved.

The MCM62990 will be available in a 52-pin plastic leaded chip carrier (PLCC).


Typical applications for this device are cache memory and tag RAMs, memory in systems which are pipelined and systems which require wide data bus widths and reduced parts count.

- Single 5 V ± 10% Power Supply
- Choice of 5 V or 3.3 V Power Supplies for Output Buffers
- Fast Access and Cycle Times: 17/20/25 ns Max
- Byte Writeable via Dual Write Strobes with Abort Write Capability
- · Separate Data Input Latch for Simplified Write Cycles
- Clock Controlled Registered Address, Write Control, and Dual Chip Enables
- Common Data Inputs and Data Outputs
- Output Enable Controlled Three-State Outputs
- High Output Drive Capability: 85 pF/Output at Rated Access Time
- High Board Density 52-Lead PLCC Package

MCM62990



PIN ASSIGNMENT




PIN NAMES

A0-A13	Address Inputs
Κ	Clock Input
DL	Data Latch Enable
<u>S</u> ₩	Synchronous Write Enable
AWL	. Lower Byte Async Write Strobe
AWH	. Upper Byte Async Write Strobe
SE	Synchronous Chip Enable
SE	Synchronous Chip Enable
G	Asynchronous Output Enable
DQ0-D0	015 Data Input/Output
VCC	+ 5 V Power Supply
VCCO .	Output Buffer Power Supply
VSSQ .	Output Buffer Ground
VSS	Ground No Connect
NČ.	No Connect

All power supply and ground pins must be connected for proper operation of the device. $V_{CC} \ge V_{CCQ}$ at all times including power up.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

BLOCK DIAGRAM



TRUTH TABLE (See Notes)

SEs	SW	ĀWL	AWH	DL	Ğ	Mode	Supply Current	I/O Status
F	Х	Х	Х	Х	Х	Deselected Cycle	ISB	High-Z
T	Н	Х	Х	Х	Н	Read Cycle	Icc	High-Z
Т	Н	Х	Х	Х	L	Read Cycle	Icc	Data Out
T	L	L	L	Н	Х	Write Cycle All Bits Transparent Data In	lcc	High-Z
T	L	Н	Н	Х	Х	Aborted Write Cycle	lcc	High-Z
Т	L	L	Н	Н	Х	Write Cycle Lower 8 Bits Transparent Data In	lcc	High-Z
Т	L	Н	L	L	х	Write Cycle Upper 8 Bits Latched Data In	lcc	High-Z

NOTES:

- 1. X means don't care. True (T) is SE = 1 and SE = 0.
 2. Registered inputs (addresses, SW, SE, and SE) satisfy the specified setup and hold times about the rising edge of clock (K). Data-in satisfies the specified setup and hold times for DL.
- 3. A transparent write cycle is defined by DL high during the write cycle.4. A latched write cycle is defined by DL transitioning low during the write cycle and satisfying the specified setup and hold times.

This device contains circuitry to protect the inputs against damage due to high static voltages or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established.

This device contains circuitry that will ensure the output devices are in High Z at power up.

ABSOLUTE MAXIMUM RATINGS (Voltages referenced to Vss = Vsso = 0 V)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to 7.0 V	٧
Voltage Relative to V _{SS} /V _{SSQ} for Any Pin Except V _{CC} and V _{CCQ}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	V
Output Current (per I/O)	l _{out}	± 20	mA
Power Dissipation (T _A = 70°C)	PD	2.0	W
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperature	T _{stg}	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS (V_{CC} = 5.0 V \pm 10%, V_{CCQ} = 5.0 V or 3.3 V \pm 10%, T_A = 0 to +70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS} = V_{SSO} = 0 V)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	V _{CC}	4.5	5.0	5.5	٧
Output Buffer Supply Voltage (5.0 V TTL Compatible) (3.3 V 50 Ω Compatible)	Vccq*	4.5 3.0	5.0 3.3	5.5 3.6	٧
Input High Voltage	V _{IH}	2.2	3.0	V _{CC} + 0.3	٧
Input Low Voltage	VIL	- 0.5**	0.0	0.8	٧

^{*} V_{CCQ} must be \leq V_{CC} at all times, including power up. ** V_{IL} (min) = -3.0 V ac (pulse width \leq 20 ns)


DC CHARACTERISTICS

Parameter	Symbol	Min	Тур	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	l _{lkg(l)}	_	_	±1.0	μΑ
Output Leakage Current (G = V _{IH})	llkg(O)	_	_	±1.0	μΑ
AC Supply Current $(\overline{G} = V_{IH}, All \ Inputs = V_{IL} \ or \ V_{IH}, V_{IL} = 0.0 \ V \ and \ V_{IH} \geq 3.0 \ V,$ $I_{Out} = 0 \ mA$, Cycle Time $\geq t_{KHKH} \ min)$ $ \begin{array}{c} MCM62990-17: t_{KHKH} = 17 \ ns \\ MCM62990-20: t_{KHKH} = 20 \ ns \\ MCM62990-25: t_{KHKH} = 25 \ ns \\ \end{array} $	ICCA	_	310 290 280	360 360 360	mA
Standby Current ($\overline{E} = V_{IH}$, $E = V_{IL}$, All Inputs = V_{IL} or V_{IH} , $V_{IL} = 0.0 \text{ V}$ and $V_{IH} \ge 3.0 \text{ V}$, $I_{Out} = 0 \text{ mA}$, Cycle Time $\ge t_{KHKH}$ min)	ISB		50	80	mA
Output Low Voltage (I _{OL} = + 8.0 mA)	V _{OL}	_	_	0.4	٧
Output High Voltage (I _{OH} = - 4.0 mA)	VOH	2.4	_		٧

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T_A = 25°C, Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance (All Pins Except DQ0–DQ15)	C _{in}	4	6	pF
Input/Output Capacitance (DQ0-DQ15)	C _{I/O}	8	10	pF

CAPACITIVE LOAD EQUIVALENT RESISTANCE



85 pF load is equivalent to a 50 Ω termination

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, V_{CCQ} = 5.0 V or 3.3 V \pm 10%, T_A = 0 to +70°C, Unless Otherwise Noted)


Input Timing Measurement Reference Level 1.5 V	Output Timing Reference Level 1.5 V
Input Pulse Levels 0 to 3.0 V	Output Load See Figure 1A Unless Otherwise Noted
Input Rise/Fall Time	

READ AND WRITE CYCLE TIMING (See Notes 1 and 2)


		MCM6	2990-17	MCM6	2990-20	MCM62	2990-25		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Cycle Times Clock High to Clock High	†KHKH	17	-	20	-	25	_	ns	
Access Times Clock High to Output Valid Output Enable Low to Output Valid	tKHQV tGLQV	_	17 6	=	20 8	=	25 10	ns	3
Aborted Write Cycles Clock Low to Asynchronous Write Strobes (AWL, AWH) High Clock High to AWx Invalid	tKLAWxH		0	_	0	_	0	ns	
Output Buffer Control Asynchronous Output Enable (G) High to Output High Z	tGHQZ	2	6	2	8	2	10	ns	4
G Low to Output Low Z Reads:	[†] GLQX	2	-	2	_	2	-		4
Clock (K) High to Output Low Z After Deselect or Write Data Out Hold After Clock High	tKHQX1	8 5	_	8 5		8 5	_		4
Writes: K High to Output High Z After Read	tKHQZ	3	10	3	10	3	12		4
Clock Clock High Time Clock Low Time	tKHKL tKLKH	4 8	=	4 10	_	4 10	_	ns	
Setup Time Address Valid to Clock High Synchronous Write (SW) Valid to Clock High Synchronous Enables (SE, SE) Valid to Clock High	[†] AVKH [†] SWVKH [†] SEVKH	3 3 3	=	3 3 3	=	3 3 3	=	ns	5 5 5
Writes: Data-In Valid to CLock High AWL, AWH Low to Clock High Data Latch:	[†] DVKH [†] AWxLKH	6 6	=	6 6	=	7 7	=		1, 5 5
Data-In Valid to DL Low	^t DVDLL	2		2		2			2, 5
Hold Times Clock High to Address Invalid Clock High to SW Invalid Clock High to SE, SE Invalid Writes:	[†] KHAX [†] KHSWX [†] KHSEX	2 3 3	=	2 3 3	_	2 3 3	=	ns	5 5 5
Writes: Clock High to Data-In Invalid Clock High to AWL, AWH High Clock High to DL High Data Latch:	[†] KHDX [†] KHAWxH [†] KHDLH	2 2 2	=	2 2 2	=	2 2 2	=		1, 5 5 2, 5
Data Latch: DL Low to Data-In Invalid DL High to Clock High	^t DLLDX ^t DLHKH	2 6	_	2 6	=	2 7	=		2, 5 2, 5

- 1. A transparent write cycle is defined by DL high during the write cycle.
- 2. A latched write cycle is defined by DL transitioning low during the write cycle and satisfying the specified hold time for the rising edge of clock (K).
- 3. Into rated load of 85 pF equivalent resistive load (see Figure 1A).
- 4. Transition is measured ± 500 mV from steady-state voltage with output load of Figure 1B. This parameter is sampled and not 100% tested. At any given voltage and temperature, t_{KHQZ} is less than t_{KHQX} and t_{GHQZ} is less than t_{GLQX} for a given device.
- This is a synchronous device. All synchronous inputs must meet the specified setup and hold times with stable logic levels for ALL rising edges of clock (K) or falling edges of data latch enable (DL).


READ CYCLES




READ — UNLATCHED WRITE — READ CYCLES




WRITE CYCLES



AC TEST LOADS



ORDERING INFORMATION (Order by Full Part Number)



Full Part Number - MCM62990FN17 MCM62990FN20 MCM62990FN25)

MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Product Preview

16K × 16 Bit Fast Synchronous Static RAM

The MCM62990A is a 262,144 bit synchronous static random access memory organized as 16,384 words of 16 bits, fabricated using Motorola's high-performance silicon-gate CMOS technology. The device integrates a 16K x 16 SRAM core with advanced peripheral circuitry. Inputs to the device fall into two categories: synchronous and asynchronous. All synchronous inputs pass through positive-edge-triggered registers controlled by a single clock input (K). The synchronous inputs include all addresses, the two chip enables (SE and \overline{SE}), and the synchronous write enable (\overline{SW}).

Asynchronous inputs include the asynchronous byte write strobes (\overline{AWL}) and \overline{AWH} , output enable (\overline{G}) , data (DQO-DQ15), data latch enable (DL), and the clock (K). Input data can be asynchronously latched by DL to provide simplified data-in timings during write cycles.

Address and write control are registered on-chip which greatly simplifies write cycles. Dual write strobes $(\overline{AWL}$ and $\overline{AWH})$ are provided to allow individually writeable bytes. \overline{AWL} controls DQ0–DQ7, the lower bits, while \overline{AWH} controls DQ8–DQ15, the upper bits. In addition, the AWs allow late write cycles to be aborted if they are "false" during the low period of the clock. Dual chip enables (SE and $\overline{SE})$ are provided allowing address decoding to be accomplished on-chip when the device is used in a dual bank mode.

An input data latch is provided. When data latch enable (DL) is high the data latches are in the transparent state. When DL is low the data latches are in the latched state. This data input latch simplifies write cycles by guaranteeing data hold time in a simple fashion.

Additional power supply pins have been utilized and placed on the package for maximum performance. In addition one set of power pins is electrically isolated from the other two and supplies power only to the output buffers. This allows connecting the output buffers to 3.3 V instead of 5.0 V if desired. If 3.3 V output levels are chosen, the output buffer impedance in the "high" state is approximately equal to the impedance in the "low" state which allows simple yet effective transmission line terminations to be achieved.

The MCM62990A will be available in a 52-pin plastic leaded chip carrier (PLCC).


Typical applications for this device are cache memory and tag RAMs, memory in systems which are pipelined and systems which require wide data bus widths and reduced parts count.

- Single 5 V ± 10% Power Supply
- Choice of 5 V or 3.3 V Power Supplies for Output Buffers
- Fast Access Times: 12/15/20/25 ns Max
- Byte Writeable via Dual Write Strobes with Abort Write Capability
- Separate Data Input Latch for Simplified Write Cycles
- · Clock Controlled Registered Address, Write Control, and Dual Chip Enables
- Common Data Inputs and Data Outputs
- Output Enable Controlled Three-State Outputs
- High Output Drive Capability: 85 pF/Output at Rated Access Time
- High Board Density 52-Lead PLCC Package

MCM62990A



PIN ASSIGNMENT




PIN NAMES

ıts
ut
lе
le
эе
эе
le
le
le
ut
lу
Ыy
nd
nd
ect

All power supply and ground pins must be connected for proper operation of the device. V_{CC} ≥ V_{CCO} at all times including power up.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

BLOCK DIAGRAM



TRUTH TABLE (See Notes)

SEs	sw	AWL	ĀWH	DL	G		Supply Current	I/O Status
F	Х	Х	Х	Х	Х	Deselected Cycle	ISB	High-Z
T	Н	Х	Х	Х	Н	Read Cycle	Icc	High-Z
Т	Н	Х	Х	Х	L	Read Cycle	Icc	Data Out
Т	L	L	L	Н	Х	Write Cycle All Bits Transparent Data In	lcc	High-Z
T	L	Н	Н	Х	Х	Aborted Write Cycle	lcc	High-Z
Т	L	L	Н	Н	Х	Write Cycle Lower 8 Bits Transparent Data In	lcc	High-Z
Т	L	Н	L	L	Х	Write Cycle Upper 8 Bits Latched Data In	lcc	High-Z

- 1. True (T) is SE = 1 and $\overline{SE} = 0$.
- Registered inputs (Addresses, SW, SE, and SE) satisfy the specified setup and hold times about the rising edge of clock (K). Data-in satisfies the specified setup and hold times for DL.
- 3. A transparent write cycle is defined by DL high during the write cycle.
- 4. A latched write cycle is defined by DL transitioning low during the write cycle and satisfying the specified setup and hold times.

ABSOLUTE MAXIMUM RATINGS (Voltages Referenced to $V_{SS} = V_{SSO} = 0 \text{ V}$)

Rating	Symbol	Value	Unit
Power Supply Voltage	VCC	- 0.5 to + 7.0	٧
Voltage Relative to VSS/VSSQ for Any Pin Except VCC and VCCQ	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	٧
Output Current (per I/O)	lout	± 20	mA
Power Dissipation (T _A = 70°C)	PD	2.0	W
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperature	T _{stq}	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established.

This device contains circuitry that will ensure the output devices are in High-Z at power up.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = V_{CCO} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } +70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to $V_{SS} = V_{SSQ} = 0 \text{ V}$)

Parameter	Symbol	Тур	Min	Max	Unit
Supply Voltage (Operating Voltage Range)	V _{CC} **	5.0	4.5	5.5	٧
Output Buffer Supply Voltage (5.0 V TTL Compatible) (3.3 V 50 Ω Compatible)	Vccq	5.0 3.3	4.5 3.0	5.5 3.6	٧
Input High Voltage	VIH	3.0	2.2	V _{CC} + 0.3	٧
Input Low Voltage	V _{IL}	0.0	− 0.5*	0.8	٧

^{*} $V_{IL}(min) = -3.0 \text{ V}$ ac (pulse width $\leq 20 \text{ ns}$)

DC CHARACTERISTICS

Parameter	Symbol	Тур	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	l _{lkg(l)}	-	_	± 1.0	μΑ
Output Leakage Current (G = V _{IH})	lkg(O)		_	± 1.0	μΑ
AC Supply Current (\overline{G} = V _{IH} , I _{Out} = 0 mA, All Inputs = V _{IL} or V _{IH} , V _{IL} = 0.0 V and V _{IH} \geq 3.0 V, Cycle Time \geq t _{KHKH} min)	ICCA12 ICCA15 ICCA20 ICCA25	310 300 290 280	_ _ _ _	360	mA
Standby Current ($\overline{E} = V_{IH}$, $E = V_{IL}$, $I_{out} = 0$ mA, All Inputs = V_{IL} and V_{IH} , $V_{IL} = 0.0$ V and $V_{IH} \ge 3.0$ V, Cycle Time $\ge t_{KHKH}$ min)	ISB	50	_	70	mA
Output Low Voltage (I _{OL} = + 8.0 mA)	VOL	_	_	0.4	٧
Output High Voltage (I _{OH} = - 4.0 mA)	VOH		2.4		٧

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T_A = 25°C, Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance (All Pins Except DQ0-DQ15)	Cin	4	6	pF
Input/Output Capacitance (DQ0-DQ15)	Cout	8	10	pF

^{**}V_{CC} must be ≥ V_{CCQ} at all times, including power up.

7

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, V_{CCQ} = 3.3 \text{ V or } 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } +70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$


Input Timing Measurement Reference Level 1.5 V	Output Timing Reference Level 1.5 \
Input Pulse Levels 0 to 3.0 V	Output Load See Figure 1A Unless Otherwise Noted
Input Rise/Fall Time	

READ CYCLE TIMING (See Notes 2 and 3)


_		MCM62	990A-12	MCM62	990A-15	MCM62	990A-20	MCM62990A-25		l	l
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Cycle Times Clock High to Clock High	tKHKH	15	-	15	_	20	_	25	_	ns	
Access Times Clock High to Output Valid Output Enable Low to Output Valid	tKHQV tGLQV	_	12 5	_	15 6	=	20 8	_	25 10	ns	4
Aborted Write Cycles Clock Low to Asynchronous Write Strobes (AWL, AWH) High Clock High to AWx Invalid	[†] KLAW×H	_	0	_	0		0	_ 2	0	ns	
Output Buffer Control Asynchronous Output Enable (G) High to Output High Z	tGHQZ	2	5	2	8	2	8	2	10	ns	1
G Low to Output Low Z Reads: Clock (K) High to Output Low Z After De-	tGLQX	8	-	8	_	2 8	-	2 8	_		1 1
select or Write Data Out Hold After Clock High	tKHQX1	5	_	5	_	5	_	5	_		5
Writes: K High to Output High Z After Read	tkHQZ	3	10	3	10	3	10	3	12		1
Clock Clock High Time Clock Low Time	tKHKL tKLKH	4 7	_	4 10	=	4 10	_	4 10	=	ns	
Setup Times Address Valid to Clock High Synchronous Write (SW) Valid to Clock High Synchronous Enables (SE, SE) Valid to Clock High	tavkh tswvkh tsevkh	3 3 3	=	3 3 3	=	3 3 3	=	3 3 3	=	ns	5 5 5
Writes: Data-In Valid to Clock High AWL, AWH Low to Clock High	^t DVKH ^t AWxLKH	4 6	=	6 6	_	6 6	=	7 7	=		2, 5 5
Data Latch: Data-In Valid to DL Low	†DVDLL	2	-	2	-	2	-	2	_		3, 5
Hold Times Clock High to Address Invalid Clock High to SW Invalid Clock High to SE, SE Invalid	tKHAX tKHSWX tKHSEX	2 3 3	=	2 3 3	=	2 3 3	=	2 3 3	=	ns	5 5 5
Writes: Clock High to Data-In Invalid Clock High to AWL, AWH High Clock High to DL High	tKHDX tKHAWxH tKHDLH	2 2 2	- -	2 2 2	=	2 2 2	-	2 2 2	-		2, 5 5 3, 5
Data Latch: DL Low to Data-In Invalid DL High to Clock High	†DLLDX †DLHKH	2 4	-	2 6	-	2	_	2 7	_		3, 5

- Transition is measured ± 500 mV from steady-state voltage with output load of Figure 1B. This parameter is sampled and not 100% tested.
 At any given voltage and temperature, t_{KHQZ} is less than t_{KHQX} and t_{GHQZ} is less than t_{GLQX} for a given device.
- 2. A transparent write cycle is defined by DL high during the write cycle.
- A latched write cycle is defined by DL transitioning low during the write cycle and satisfying the specified hold time for the rising edge of clock (K).
- 4. Into rated load of 85 pF equivalent resistive load (see Figure 1A).
- This is a synchronous device. All synchronous inputs must meet the specified setup and hold times with stable logic levels for all rising edges of clock (K) or falling edges of data latch enable (DL).


AC TEST LOADS




READ CYCLES



READ-UNLATCHED WRITE-READ CYCLES



WRITE CYCLES



ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers— MCM62990AFN12 MCM62990AFN15 MCM62990AFN20 MCM62990AFN25

MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Advance Information

16K × 16 Bit Asynchronous/Latched Address Fast Static RAM

The MCM62995 is a 262,144 bit latched address static random access memory organized as 16,384 words of 16 bits, fabricated using Motorola's high-performance silicon-gate CMOS technology. The device integrates a 16K x 16 SRAM core with advanced peripheral circuitry consisting of address and data input latches, active high and active low chip enables, separate upper and lower byte write strobes, and a fast output enable. This device has increased output drive capability supported by multiple power pins. In addition, the output levels can be either 3.3 V or 5 V TTL compatible by choice of the appropriate output bus power supply.

Address, data in, and chip enable latches are provided. When latch enable (LE for address and chip enables and DL for data in) is high the address, data in, and chip enable latches are in the transparent state. If latch enable (LE, DL) is tied high the device can be used as an asynchronous SRAM. When latch enable (LE, DL) is low the address, data in, and chip enable latches are in the latched state. This input latch simplifies read and write cycles by guaranteeing address and data in hold time in a simple fashion.

Dual write strobes (BWL and BWH) are provided to allow individually writeable bytes. BWL controls DQ0–DQ7, the lower bits. While BWH controls DQ8–DQ15, the upper bits.

Additional power supply pins have been utilized and placed on the package for maximum performance. In addition, the output buffer power pins are electrically isolated from the other two and supply power only to the output buffers. This allows connecting the output buffers to 3.3 V instead of 5.0 V if desired. If 3.3 V output levels are chosen, the output buffer impedance in the "high" state is approximately equal to the impedance in the "low" state thereby allowing simplified transmission line terminations.

The MCM62995 will be available in a 52-pin plastic-leaded chip carrier (PLCC).


This device is ideally suited for systems which require wide data bus widths, cache memory, and tag RAMs. See Figure 2 for applications information.

- Single 5 V ± 10% Power Supply
- Choice of 5 V or 3.3 V \pm 10% Power Supplies for Output Buffers
- Fast Access and Cycle Times: 17/20/25 ns Max
- Byte Writeable via Dual Write Strobes with Abort Write Capability
- · Separate Data Input Latch for Simplified Write Cycles
- Address and Chip Enable Input Latches
- · Common Data Inputs and Data Outputs
- Output Enable Controlled Three-State Outputs
- High Output Drive Capability: 85 pF/Output at Rated Access Time
- High Board Density 52-Lead PLCC Package

MCM62995



PIN ASSIGNMENT




PIN NAMES
A0-A13 Address Inputs
LE Latch Enable
DL Data Latch Enable
W Write Enable
BWL Byte Write Strobe Low
BWH Byte Write Strobe High
E Active High Chip Enable Retive Low Chip Enable Output Enable
E Active Low Chip Enable
G Output Enable
DQ0-DQ15 Data Input/Output
V _{CC} · · · · · · + 5 V Power Supply
VCCQ Output Buffer Power Supply
VSSQ Otuput Buffer Ground
Vss Ground

All power supply and ground pins must be connected for proper operation of the device. $V_{CC} \ge V_{CCQ}$ at all times including power up.

... No Connect

This document contains information on a new product. Specifications and information herein are subject to change without notice.

BLOCK DIAGRAM



TRUTH TABLE (See Note)

Es	w	BWL	BWH	LE	DL	G	Mode	Supply Current	I/O Status
F	Х	Х	Х	Х	X	Х	Deselected Cycle	ISB	High-Z
Т	Н	Х	Х	Н	Х	Н	Read Cycle	Icc	High-Z
T	Н	Х	Х	Н	Х	L	Read Cycle	lcc	Data Out
Т	Н	Х	Х	L	Х	L	Latched Read Cycle	lcc	Data Out
Т	L	L	L	Н	Н	Х	Write Cycle All Bits	lcc	High-Z
T	L	Н	Н	Х	Х	Х	Aborted Write Cycle	lcc	High-Z
T	L	L	Н	Н	Н	Х	Write Cycle Lower 8 Bits	lcc	High-Z
T	L	Н	L	Н	L	X	Write Cycle Upper 8 Bits Latched Data In	lcc	High-Z
T	L	L	L	L	L	х	Latched Write Cycle Latched Data In	lcc	High-Z

NOTE: True (T) is E = 1 and \overline{E} = 0. E, \overline{E} , and addresses satisfy the specified setup and hold times for the falling edge of LE. Data in satisfies the specified setup and hold time for falling edge of DL.

This device contains circuitry to protect the inputs against damage due to high static voltages or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables after thermal equilibrium has been established.

This device contains circuitry that will ensure the output devices are in High-Z at power up.

ABSOLUTE MAXIMUM RATINGS (Voltages referenced to VSS = VSSQ = 0 V)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to 7.0	٧
Voltage Relative to V _{SS} /V _{SSQ} for Any Pin Except V _{CC} and V _{CCQ}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	٧
Output Current (per I/O)	l _{out}	± 20	mA
Power Dissipation (T _A = 70°C)	PD	2.0	w
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperature	T _{stg}	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, V_{CCQ} = 5.0 V or 3.3 V \pm 10%, T_A = 0 to +70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS} = V_{SSO} = 0 V)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	V _{CC}	4.5	5.0	5.5	V
Output Buffer Supply Voltage (5.0 V TTL Compatible) (3.3 V 50 Ω Compatible)	V _{CCQ*}	4.5 3.0	5.0 3.3	5.5 3.6	V
Input High Voltage	V _{IH}	2.2	3.0	V _{CC} + 0.3	V
Input Low Voltage	VIL	- 0.5**	0.0	0.8	٧

^{*}V_{CCQ} must be \leq V_{CC} at all times, including power up. **V_{IL} (min) = -3.0 V ac (pulse width \leq 20 ns)


DC CHARACTERISTICS

Parameter	Symbol	Min	Тур	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	llkg(l)	_	_	± 1.0	μА
Output Leakage Current (G = V _{IH})	lkg(O)	—	_	± 1.0	μА
AC Supply Current (\overline{G} = V_{IL} , All Inputs = V_{IL} or V_{IH} , V_{IL} = 0.0 V and $V_{IH} \ge$ 3.0 V, I_{Out} = 0 mA, Cycle Time \ge t_{AVAV} min) MCM62995–17: t_{AVAV} = 17 ns MCM62995–20: t_{AVAV} = 20 ns MCM62995–25: t_{AVAV} = 25 ns	ICCA		310 290 280	360 360 360	mA
Standby Current ($\overline{E} = V_{IH}$, $E = V_{IL}$, All Inputs = V_{IL} or V_{IH} , $V_{IL} = 0.0$ V and $V_{IH} \ge 3.0$ V, $I_{Out} = 0$ mA, Cycle Time $\ge t_{AVAV}$ min)	ISB	_	50	80	mA
Output Low Voltage (I _{OL} = + 8.0 mA)	VOL	_	_	0.4	٧
Output High Voltage (IOH = - 4.0 mA)	Voн	2.4	_	_	٧

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, $T_A = 25^{\circ}C$, Periodically Sampled Rather Than 100% Tested)


Parameter	Symbol	Тур	Max	Unit
Input Capacitance (All Pins Except DQ0-DQ15)	C _{in}	4	6	. pF
Input/Output Capacitance (DQ0-DQ15)	C _{I/O}	8	10	рF

TEST LOADS



MOTOROLA MEMORY DATA

CAPACITIVE LOAD EQUIVALENT RESISTANCE



85 pF load is equivalent to a 50 Ω termination

AC OPERATING CONDITIONS AND CHARACTERISTICS


(V_{CC} = 5.0 V \pm 10%, V_{CCQ} = 5.0 V or 3.3 V \pm 10%, T_A = 0 to +70°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level 1.5 V	Output Timing Reference Level
Input Pulse Levels	Output Load See Figure 1A Unless Otherwise Noted
Input Rise/Fall Time	

ASYNCHRONOUS READ CYCLE TIMING (See Notes 1, 2, 3, and 4)

		MCM62995-17		MCM62	99520	MCM62995-25			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Times	†AVAV	17	_	20	_	25	_	ns	5
Access Times: Address Valid to Output Valid E, E "True" to Output Valid Output Enable Low to Output Valid	tAVQV tETQV tGLQV	=	17 17 6	=	20 20 8		25 25 10	ns	6
Output Hold from Address Change	tAXQX	4		4	_	4	_	ns	
Output Buffer Control: E. Ē "True" to Output Active G Low to Output Active E. Ē "False" to Output High-Z G High to Output High-Z	tETQX tGLQX tEFQZ tGHQZ	2 2 2 2	— — 9 6	2 2 2 2	 9 9	2 2 2 2	 - 10	ns	7 7 7 7
Power Up Time	†ETICCH	0	_	0		0		ns	

- 1. LE and DL are equal to $\ensuremath{\text{V}_{\text{IH}}}$ for all asynchronous cycles.
- 2. Write enable is equal to VIH for all read cycles.
- 3. ET is defined by \overline{E} going low coincident with or after \overline{E} goes high, or \overline{E} going high coincident with or after \overline{E} goes low.
- 4. EF is defined by $\overline{\mathsf{E}}$ going high or E going low.
- 5. All read cycle timing is referenced from the last valid address to the first transitioning address.
- 6. Addresses valid prior to or coincident with E going low or E going high.
 7. Transition is measured ± 500 mV from steady-state voltage with output load of Figure 1B. This parameter is sampled and not 100% tested. At any given voltage and temperature, tEFQZ is less than tETQX and tGHQZ for a given device.




ASYNCHRONOUS WRITE CYCLE TIMING (See Notes 1, 2, 3, 4, and 5)

		MCM62	995–17	MCM62	995-20	MCM62	995-25		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Times	†AVAV	17	_	20	_	25	_	ns	6
Setup Times: Address Valid to End of Write Address Valid to E or Ē "False" Address Valid to W Low Address Valid to F. Ē "True" Data Valid to W High Data Valid to W High Eyte Write Low to W High Byte Write Low to E. Ē "False" Byte Write Low to W Low (Abort)	tavwh tavef tavef tavet tavet tovef tbvef tbwklef tbwklef tbwklef	13 13 0 0 6 6 6 6		15 15 0 0 8 8 8 8		20 20 0 10 10 10 10	111111111	ns	2
Hold Times: We High to Address Invalid E. E "False" to Address Invalid We High to Data Invalid E. E "False" to Data Invalid We High to Byte Write Invalid E. E "False" to Byte Write Invalid	†WHAX †EFAX †WHDX †EFDX †WHBWxX †EFBWxX	0 1 0 0 2 2	=	0 1 0 0 2 2	- - - -	0 1 0 0 2 2		ns	
Write Pulse Width: Write Pulse Width Write Pulse Width Enable to End of Write Enable to End of Write	twlwh twlef tetwh tetef	13 13 13 13	_ _ _	15 15 15 15	=	20 20 20 20	=	ns	7 8 7, 8
Output Buffer Control: W High to Output Valid W High to Output Active W Low to Output High-Z	twhqv twhqx twlqz	18 5 0	9	20 5 0	_ _ 9	25 5 0	_ _ 10	ns	9 9, 10

- 1. LE and DL are equal to V_{IH} for all asynchronous cycles.
 2. A write occurs during the overlap of ET, W low, and BWx low. An aborted write occurs when BWx remains at V_{IH} while W is low and satisfies the required setup and hold times.
- Write must be equal to V_{|H} for all address transitions.
 ET is defined by E going low coincident with or after E goes high, or E going high coincident with or after E goes low.
- 5. EF is defined by E going high or E going low.
- 6. All write cycle timing is referenced from the last valid address to the first transitioning address.
 7. If E or E goes false coincident with or before W goes high, the output will remain in a high-impedance state.
- 8. If E and E goes true coincident with or after W goes low, the output will remain in a high-impedance state.
- 9. Transition is measured ± 500 mV from steady-state voltage with output load of Figure 1B. This parameter is sampled and not 100% tested. At
- any given voltage and temperature, t_{WLQZ} is less than t_{WHQX} for a given device.

 10. If \overline{G} goes low coincident with or after \overline{W} goes low, the output will remain in a high-impedance state.

ASYNCHRONOUS WRITE CYCLE




LATCHED READ CYCLE TIMING (See Notes 1, 2, 3, and 4)

		MCM62	995–17	MCM62	995-20	MCM62	995-25		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Times	^t AVAV	17	_	20	_	25	_	ns	5
Access Times: Address Valid to Output Valid E, Ē "True" to Output Valid LE High to Output Valid Output Enable Low to Output Valid	[†] AVQV [†] ETQV [†] LEHQV [†] GLQV	_ _ _	17 17 17 17 6	_ _ _	20 20 20 8		25 25 25 10	ns	5 6
Setup Times: Address Valid to LE Low E, Ē "Valid" to LE Low Address Valid to LE High E, Ē "Valid" to LE High	[†] AVLEL [†] EVLEL [†] AVLEH [†] EVLEH	2 2 0 0	_ _ _	2 2 0 0	_ _ _	2 2 0 0		ns	6 6
Hold Times: LE Low to Address Invalid LE Low to E, Ē "Invalid"	tLELAX tLELEX	3		3 3	=	3 3		ns	6 6
Output Hold: Address Invalid to Output Invalid LE High to Output Invalid	[†] AXQX [†] LEHQX1	4 4	_	4 4	=	4 4	_	ns	
Latch Enable High Pulse Width	tLEHLEL	5		5		5		ns	
Output Buffer Control: E. E. "True" to Output Active G Low to Output Active LE High to Output Active E. E. "False" to Output High-Z LE High to Output High-Z G High to Output High-Z	[†] ETQX [†] GLQX [†] LEHQX2 [†] EFQZ [†] LEHQZ [†] GHQZ	2 2 2 2 2 2	996	2 2 2 2 2 2	9 9 8	2 2 2 2 2 2	 10 10 10	ns	7 7 7 7 7

- Write enable is equal to V_{IH} for all read cycles.
- 2. All read cycle timing is referenced from the last valid address to the first transitioning address.
- 3. ET is defined by \overline{E} going low coincident with or after E goes high, or E going high coincident with or after \overline{E} goes low.
- 4. EF is defined by \overline{E} going high or E going low.
- 5. Addresses valid prior to or coincident with $\overline{\mathsf{E}}$ going low and E going high.
- 6. All latched inputs must meet the specified setup and hold times with stable logic levels for ALL falling edges of latch enable (LE) and data latch enable (DL).
- 7. Transition is measured ± 500 mV from steady-state voltage with output load of Figure 1B. This parameter is sampled and not 100% tested. At any given voltage and temperature, t_{EFQZ} is less than t_{ETQX} and t_{LEHQX} is less than t_{LEHQX} and t_{GHQZ} is less than t_{GLQX} for a given device.

LATCHED READ CYCLES




LATCHED WRITE CYCLE TIMING (See Notes 1, 2, 3, and 4)

		MCM62	995–17	MCM62	995-20	MCM62	995-25		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Times: Address Valid to Address Valid LE High to LE High	tavav tlehleh	17 17	_	20 20	_	25 25	=	ns	5 5
Setup Times: Address Valid to End of Write Address Valid to End of Write E, Ē "Valid" to LE Low Address Valid to LE Low E, Ē "Valid" to LE High Address Valid to LE High LE High to W Low Address Valid to E, Ē "True" Data Valid to W Low Data Valid to DL Low Data Valid to W High DHIGH TO W HIGH BYE Write Low to W High BYE Write Low to E, Ē "False" Byte Write Low to E, E "False" Byte Write High to W Low (Abort)	TAVWH TAVEF TEVLEL TEVLEL TEVLEH TAVLEH TAVLEH TAVWL TAVWL TAVWL TOPOBL	13 13 2 0 0 0 0 0 0 0 6 6 6 6 6		15 15 2 2 0 0 0 0 0 2 8 8 8 8 8		20 20 2 2 2 0 0 0 0 0 2 10 10 10 10 10		ns	1
Hold Times: LE Low to E, E "Invalid" LE Low to Address Invalid DL Low to Data Invalid W High to Address Invalid E, E "False" to Address Invalid W High to Data Invalid E, E "False" to Data Invalid W High to DL High E, E "False" to DL High W High to Byte Write Invalid E, E "False" to Byte Write Invalid W High to Byte Write Invalid W High to LE High	ILELEX ILELAX IDLLDX WHAX IEFAX WHDX WHDX WHOLH IEFDLH WHBWXX IWHLEH	3 3 0 1 0 0 0 0 2 2		3 3 0 1 0 0 0 2 2		3 3 0 1 0 0 0 2 2		ns	5 5
Write Pulse Width: LE High to W High Write Pulse Width Enable to End of Write	tLEHWH tWLWH, tWLEF tETWH, tETEF	13 13 13 13 13	 	15 15 15 15 15	_ _ _ _	20 20 20 20 20 20		ns	6 7 8 7, 8
Latch Enable High Pulse Width	tLEHLEL	5	_	5	_	5	_	ns	
Output Buffer Control: W High to Output Valid W High to Output Active W Low to Output High-Z	tWHQV tWHQX tWLQZ	17 5 0	_ _ 9	20 5 0	 9	25 5 0	_ _ 10	ns	9 9, 10

- 1. A write occurs during the overlap of ET, W low and BWx low. An aborted write occurs when BWx remains at V_{IH} while W is low and meets the required setup and hold times.
- 2. Write must be equal to VIH for all address transitions.
- 3. ET is defined by E going low coincident with or after E goes high, or E going high coincident with or after E goes low.
- 4. EF is defined by E going high or E going low.
- 5. All write cycle timing is referenced from the last valid address to the first transitioning address.
- 6. All latched inputs must meet the specified setup and hold times with stable logic levels for **ALL** falling edges of latch enable (LE) and data latch enable (DL).
- 7. If E or \overline{E} goes false coincident with or before \overline{W} goes high, the output will remain in a high-impedance state.
- 8. If E and \overline{E} goes true coincident with or after \overline{W} goes low, the output will remain in a high-impedance state.
- Transition is measured ±500 mV from steady-state voltage with output load of Figure 1B. This parameter is sampled and not 100% tested. At
 any given voltage and temperature, two is less than two given device.
- 10. If \overline{G} goes low coincident with or after \overline{W} goes low, the output will remain in a high-impedance state.

LATCHED WRITE CYCLES







Figure 2. R3000 Application Example with 128K Byte Segregated Instruction/Data Cache Using Eight Motorola MCM62995 Latched SRAMs

ORDERING INFORMATION (Order by Full Part Number)



MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Product Preview

16K × 16 Bit Asynchronous/Latched Address Fast Static RAM

The MCM62995A is a 262,144 bit latched address static random access memory organized as 16,384 words of 16 bits, fabricated using Motorola's high-performance silicon-gate CMOS technology. The device integrates a 16Kx16 SRAM core with advanced peripheral circuitry consisting of address and data input latches, active high and active low chip enables, separate upper and lower byte write strobes, and a fast output enable. This device has increased output drive capability supported by multiple power pins. In addition, the output levels can be either 3.3 V or 5 V TTL compatible by choice of the appropriate output bus power supply.

Address, data in, and chip enable latches are provided. When latch enable (LE for address and chip enables and DL for data in) is high the address, data in, and chip enable latches are in the transparent state. If latch enable (LE, DL) is tied high the device can be used as a asynchronous SRAM. When latch enable (LE, DL) is low the address, data in, and chip enable latches are in the latched state. This input latch simplifies read and write cycles by guaranteeing address and data-in hold time in a simple fashion.

Dual write strobes (BWL and BWH) are provided to allow individually writeable bytes. BWL controls DQ0–DQ7, the lower bits. While BWH controls DQ8–DQ15, the upper bits.

Additional power supply pins have been utilized and placed on the package for maximum performance. In addition, the output buffer power pins are electrically isolated from the other two and supply power only to the output buffers. This allows connecting the output buffers to 3.3 V instead of 5.0 V if desired. If 3.3 V output levels are chosen, the output buffer impedance in the "high" state is approximately equal to the impedance in the "low" state thereby allowing simplified transmission line terminations.

The MCM62995A will be available in a 52-pin plastic leaded chip carrier (PLCC).


This device is ideally suited for systems which require wide data bus widths, cache memory, and tag RAMs. See Figure 2 for applications information.

- Single 5 V ± 10% Power Supply
- Choice of 5 V or 3.3 V ± 10% Power Supplies for Output Buffers
- Fast Access Times: 12/15/20/25 ns Max
- Byte Writeable via Dual Write Strobes with Abort Write Capability
- Separate Data Input Latch for Simplified Write Cycles
- · Address and Chip Enable Input Latches
- Common Data Inputs and Data Outputs
- · Output Enable Controlled Three-State Outputs
- High Output Drive Capability: 85 pF/Output at Rated Access Time
- High Board Density 52-Lead PLCC Package

MCM62995A



PIN ASSIGNMENT




PIN NAMES
A0-A13 Address Inputs LE Latch Enable DL Data Latch Enable W Write Enable BWL Byte Write Strobe Low BWH Byte Write Strobe High E Active High Chip Enable E Active High Chip Enable C Output Enable DQ0-DQ15 Data Input/Output VCC +5 V Power Supply VCCQ Output Buffer Power Supply VSSQ Otuput Buffer Ground NS Ground NC No Connect

All power supply and ground pins must be connected for proper operation of the device. $V_{CC} \ge V_{CCQ}$ at all times including power up.

This document contains information on a new product under development. Motorola reserves the right to change or discontinue this product without notice.

BLOCK DIAGRAM



TRUTH TABLE

Es	w	BWL	BWH	LE	DL	Ğ		Supply Current	I/O Status
F	Х	Х	Х	Х	Х	Х	Deselected Cycle	ISB	High-Z
Т	Н	Х	Х	Н	Х	Н	Read Cycle	lcc	High-Z
Т	Н	Х	Х	Η	Х	L	Read Cycle	lcc	Data Out
T	Н	Х	Х	L	Х	L	Latched Read Cycle	Icc	Data Out
Т	L	L	L	Н	Н	X	Write Cycle All Bits	Icc	High-Z
Т	L	Н	Н	Х	Х	Х	Aborted Write Cycle	lcc	High-Z
Т	L	L	Н	Н	Н	Х	Write Cycle Lower 8 Bits	lcc	High-Z
Т	L	Н	L	н	L	Х	Write Cycle Upper 8 Bits Latched Data-In	lcc	High-Z
Т	L	L	L	L	L	Х	Latched Write Cycle Latched Data-In	lcc	High-Z

NOTE: True (T) is E = 1 and \(\overline{E} = 0 \). E, \(\overline{E} \), and Addresses satisfy the specified setup and hold times for the falling edge of LE. Data-in satisfies the specified setup and hold times for falling edge of DL.

ABSOLUTE MAXIMUM RATINGS (Voltages Referenced to Vss = Vsso = 0 V)

ABSOLUTE MAXIMUM RATINGS (VOID	ages Herericed	1 to VSS = VSSQ =	: U V)
Rating	Symbol	Value	Unit
Power Supply Voltage	v _{cc}	- 0.5 to + 7.0	٧
Voltage Relative to VSS/VSSQ for Any Pin Except VCC and VCCQ	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	٧
Output Current (per I/O)	lout	± 20	mA
Power Dissipation (T _A = 70°C)	PD	2.0	W
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Operating Temperature	TA	0 to +70	°C
Storage Temperature	T _{sta}	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established.

This device contains circuitry that will ensure the output devices are in High-Z at power up.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = V_{CCQ} = $5.0 \text{ V} \pm 10\%$, T_A = $0 \text{ to} + 70^{\circ}\text{C}$, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to $V_{SS} = V_{SSQ} = 0 \text{ V}$)

t t Ge cou ,										
Parameter	Symbol	Тур	Min	Max	Unit					
Supply Voltage (Operating Voltage Range)	Vcc	5.0	4.5	5.5	٧					
Output Buffer Supply Voltage $(5.0 \text{ V TTL Compatible})$ $(3.3 \text{ V } 50 \Omega \text{ Compatible})$	Vccq	5.0 3.3	4.5 3.0	5.5 3.6	٧					
Input High Voltage	V _{IH}	3.0	2.2	V _{CC} + 0.3	٧					
Input Low Voltage	V _{IL}	0.0	- 0.5*	0.8	٧					

^{*} V_{IL}(min) = -3.0 V ac (pulse width ≤20 ns)

DC CHARACTERISTICS

Parameter	Symbol	Тур	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	lkg(I)	_	_	± 1.0	μА
Output Leakage Current (G = V _{IH})	I _{lkg(O)}	_	_	± 1.0	μΑ
AC Supply Current (\overline{G} = V _{IL} , I _{Out} = 0 mA, All Inputs = V _{IL} or V _{IH} , V _{IL} = 0.0 V and V _{IH} \geq 3.0 V Cycle Time \geq t _{AVAV} min	ICCA12 ICCA15 ICCA20 ICCA25	310 300 290 280	_ _ _	360	mA
Standby Current (E = V $_{IL}$, \overline{E} = V $_{IH}$, I_{out} = 0 mA, All Inputs = V $_{IL}$ or V $_{IH}$, I_{out} = 0 mA, All Inputs = V $_{IL}$ or V $_{IH}$, I_{out} = 0 mA, All Inputs = V $_{IL}$ or V $_{IH}$, I_{out} = 0 mA, All Inputs = V $_{IL}$ or V $_{IH}$, I_{out} = 0 mA, All Inputs = V $_{IL}$ or V $_{IH}$, I_{out} = 0 mA, All Inputs = V $_{IL}$ or V $_{IH}$, I_{out} = 0 mA, All Inputs = V $_{IL}$ or V $_{IH}$, I_{out} = 0 mA, All Inputs = V $_{IL}$ or V $_{IH}$, I_{out} or V $_{IH}$, I_{out} = 0 mA, All Inputs = V $_{IL}$ or V $_{IH}$, I_{out} or V $_{IL}$ or V $_{IL$	ISB	50	_	70	mA
Output Low Voltage (I _{OL} = + 8.0 mA)	VOL	_		0.4	٧
Output High Voltage (IOH = - 4.0 mA)	VOH		2.4		٧

$\textbf{CAPACITANCE} \; (\text{f} = 1.0 \; \text{MHz}, \, \text{dV} = 3.0 \; \text{V}, \, \text{T}_{\mbox{A}} = 25 ^{\circ} \mbox{C}, \, \text{Periodically Sampled Rather Than 100\% Tested)}$

Parameter	Symbol	Тур	Max	Unit
Input Capacitance (All Pins Except DQ0-DQ15)	C _{in}	4	6	рF
Input/Output Capacitance (DQ0-DQ15)	Cout	8	10	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, V_{CCQ} = 3.3 \text{ V or } 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } +70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

Input Timing Measurement Reference Level 1.5 V	Output Timing Reference Level 1.5 V
Input Pulse Levels	Output Load See Figure 1 Unless Otherwise Noted
Input Rise/Fall Time	

ASYNCHRONOUS READ CYCLE TIMING (See Notes 1, 2, 3, and 4)

		MCM62995A-12		MCM62	CM62995A-15 MC		MCM62995A-20		MCM62995A-25		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Times	tAVAV	15		15	_	20	_	25	_	ns	5
Access Times: Address Valid to Output Valid E, E "True" to Output Valid Output Enable Low to Output Valid	tavqv tetqv tglqv		12 12 5	_ _ _	15 15 6	_ _ _	20 20 8	_	25 25 10	ns	6
Output Hold from Address Change	tAXQX	4	_	4	_	4	_	4	_	ns	
Output Buffer Control: E, E "True" to Output Active G Low to Output Active E, E "False" to Output High-Z G High to Output High-Z	tETQX tGLQX tEFQZ tGHQZ	2 2 2 2	 9 5	2 2 2 2	 9 6	2 2 2 2	 9 9	2 2 2 2	— 10 10	ns	7
Power Up Time	†ETICCA	0	_	0	_	0	_	0	_	ns	

NOTES:

- LE and DL are equal to V_{IH} for all asynchronous cycles.
 Write Enable is equal to V_{IH} for all read cycles.
- 3. ET is defined by E going low coincident with or after E goes high, or E going high coincident with or after E goes low. 4. EF is defined by E going high or E going low.
- 5. All read cycle timing is referenced from the last valid address to the first transitioning address.
- 6. Addresses valid prior to or coincident with \overline{E} going low or E going high.
- 7. Transition is measured ±500 mV from steady-state voltage with output load of Figure 1B. This parameter is sampled and not 100% tested. At any given voltage and temperature, tEFOZ is less than tETOX and tGHOZ is less than tGLOX for a given device.

AC TEST LOADS




Figure 1A





Figure 1B

ASYNCHRONOUS READ CYCLES



ASYNCHRONOUS WRITE CYCLE TIMING (See Notes 1, 2, 3, 4, and 5)


_		MCM62	995A-12	MCM62995A-15		MCM62995A-20		MCM62995A-25			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Times	†AVAV	15	_	15		20	-	25	_	ns	6
Setup Times:										ns	
Address Valid to End of Write	tAVWH	10		13		15		20	_		
Address Valid to E, \overline{E} "False"	tAVEF	10	_	13		15	_	20	_		
Address Valid to W Low	tAVWL	0		0		0	_	0			
Address Valid to E, E "True"	†AVET	0		0	_	0		0			
Data Valid to W High	^t DVWH	4	_	6	-	8	_	10	_		
Data Valid to E or E "False"	tDVEF	4	_	6	_	8	_	10	—		
Byte Write Low to W High	^t BWxLWH	4	-	6		8		10			
Byte Write High to W Low (Abort)	^t BWxHWL	0	_	0	_	0	_	0	-		2
Byte Write Low to E, E "False"	tBWxLEF	4	-	6	-	8		10			
Hold Times:										ns	
W High to Address Invalid	twhax	0		0	_	0	_	0	l —		
E. E "False" to Address Invalid	tEFAX	Ō		Ō	_	0	_	0	l		
₩ High to Data Invalid	twhox	0		0		0		0	l —		
E, E "False" to Data Invalid	tEFDX	0	_	0	_	0	_	0	l —		
W High to Byte Write Invalid	twheexx	2		2		2		2			
E, E "False" to Byte Write Invalid	tEFBWxX	2	_	2		2		2	 		
Write Pulse Width:										ns	
Write Pulse Width	twLwH	12	_	13	_	15	_	20	_		
Write Pulse Width	tWLEF	12	_	13	_	15	_	20			9
Enable to End of Write	tETWH	12	_	13		15	_	20	_		8
Enable to End of Write	tETEF	12	_	13	_	15	_	20	_		8, 9
Output Buffer Control:										ns	
W High to Output Valid	twhov	12	_	18	_	20	_	25	_		
W High to Output Active	twhox	5		5	_	5	_	5	_		10
W High to Output High-Z	twLQZ	Ō	9	0	9	0	9	0	10		7, 10

- 1. LE and DL are equal to VIH for all asynchronous cycles.
 - 2. A write occurs during the overlap of ET, W low and BWx low. An aborted write occurs when BWx remains at VIH while W is low.
- 3. Write must be equal to V_{IH} for all address transitions.

 4. ET is defined by \overline{E} going low coincident with or after \overline{E} goes low.
- Er is defined by E going high or E going low.
 All_write cycle timing is referenced from the last valid address to the first transitioning address.
- 7. If \overline{G} goes low coincident with or after \overline{W} goes low, the output will remain in a high impedance state.
- 8. If E and E goes frue coincident with or after \overline{W} goes low the output will remain in a high impedance state.

 9. If E or \overline{E} goes false coincident with or before \overline{W} goes high the output will remain in a high impedance state.
- 10. Transition is measured ± 500 mV from steady-state voltage with output load of Figure 1B. This parameter is sampled and not 100% tested. At any given voltage and temperature, twLQZ is less than twHQX for a given device.

ASYNCHRONOUS WRITE CYCLE




LATCHED READ CYCLE TIMING (See Notes 1, 2, 3, and 4)

		MCM62	995A-12	MCM62	995A-15	MCM62	995A-20	MCM62	995A-25		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Times	tavav	15	_	15		20		25		ns	5
Access Times: Address Valid to Output Valid E, E "True" to Output Valid LE High to Output Valid Output Enable Low to Output Valid	tavqv tetqv tlehqv tglqv	_ _ _	12 12 12 5	_ _ _ _	15 15 15 6	_ _ _	20 20 20 20 8	_ _ _	25 25 25 25	ns	5 6
Setup Times: Address Valid to LE Low E, E "Valid" to LE Low Address Valid to LE High E, E "Valid" to LE High	tavlel tevlel tavleh tevleh	2 2 0 0		2 2 0 0		2 2 0 0	_ _ _	2 2 0 0	_ _ _	ns	6
Hold Times: LE Low to Address Invalid LE Low to E, E "Invalid"	tLELAX	3 3	=	3 3	_	3	_	3 3	=	ns	6
Output Hold: Address Invalid to Output Invalid LE High to Output Invalid	[†] AXQX [†] LEHQX1	4 4	_	4 4	_	4 4	_	4 4	=	ns	
Latch Enable High Pulse Width	tLEHLEL_	5	_	5		5		5	_	ns	
Output Buffer Control: E, Ē "True" to Output Active G Low to Output Active LE High to Output Active E, Ē "False" to Output High-Z LE High to Output High-Z G High to Output High-Z	tetax tglax tlehax2 tefaz tlehaz tghaz	2 2 2 2 2 2	 9 9	2 2 2 2 2 2	— — 9 9 7	2 2 2 2 2 2	 10 10 8	2 2 2 2 2 2	 10 10	ns	7

NOTES:

- Write Enable is equal to V_{IH} for all read cycles.
- 2. All read cycle timing is referenced from the last valid address to the first transitioning address.
- 3. ET is defined by \overline{E} going low coincident with or after E goes high, or E going high coincident with or after \overline{E} goes low.
- 4. EF is defined by E going high or E going low.
- 5. Addresses valid prior to or coincident with E going low and E going high
- 6. All latched inputs must meet the specified setup and hold times with stable logic levels for ALL falling edges of latch enable (LE) and data latch enable (DL).
- Transition is measured ± 500 mV from steady-state voltage with output load of Figure 1B. This parameter is sampled and not 100% tested.
 At any given voltage and temperature, tefoz is less than terox and temperature, tefoz is less than terox and temperature.

LATCHED READ CYCLES




LATCHED WRITE CYCLE TIMING (See Notes 1, 2, 3, and 4)

		MCM62	995A-12	MCM62	995A-15	MCM62	995A-20	MCM62	995A-25	J J	Note:
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Times:										ns	5
Address Valid to Address Valid	tAVAV	15		15		20	_	25	l –		
LE High to LE High	*LEHLEH	15		15		20	_	25	-		
Setup Times:	1									ns	
Address Valid to End of Write	tavwh	10		13		15		20	l		
Address Valid to End of Write	TAVEF	10		13		15		20	l	1	
E. E "Valid" to LE Low	TEVLEL	2		2	_	2		2		1	Ì
Address Valid to LE Low	TAVLEL	2	_	2	_	2		2	_	1	İ
E, E "Valid" to LE High	tEVLEH	lō		0		0		ō	_		
Address Valid to LE High	TAVLEH	lo		Ö		Ö		ō	l		ļ
LE High to W Low	tLEHWL	Ŏ	 	0		o		Ö	l _		
Address Valid to W Low	tAVWL	Ö	_	0	_	0	_	ō		1	l
Address Valid to E. E "True"	TAVET	0	 	0		0	_	Ō	_	ì	
Data Valid to DL Low	tDVDLL	2		2	_	2		2		}	l
Data Valid to W High	tDVWH	4	l —	6		8	_	10		ļ	İ
Data Valid to E or E "False"	tDVEF	4	_	6		8	_	10	_	ĺ	l
DL High to W High	tDLHWH	4	_	6	_	8	_	10		ĺ	1
DL High to E, E "False"	DLHWH	4	l	6		8	_	10		1	l
Byte Write Low to W High	tBWxLWH	4		6	_	8		10		1	1
Byte Write Low to E, E "False"	tBWxLEF	4	_	6		8	_	10		1	1
Byte Write High to W Low (Abort)	tBWxHWL	Ó	l _	١٥	_	0	_	0	_		ļ
Hold Times:	DWAINE		 	 						ns	l
LE Low to E, E "Invalid"	4	3]	3		3		3		115	5
LE Low to E, E Invalid	†LELEX	3	-	3	_	3	-	3	-		5
DL Low to Data Invalid	†LELAX	3	-	3	_	3	_	3	_	Ì) 3
W High to Address Invalid	tDLLDX	0	-	0	_	0	_	0	_	l	1
E, E "False" to Address Invalid	twhax	0	_	0	_	0	_	0	=	l	1
W High to Data Invalid	tEFAX	0		0	_	1 6	_	0		l	1
E. E "False" to Data Invalid	tWHDX	0	_	١	_	0	_	0	_	l	l
W High to DL High	tEFDX	0		0	_	0	_	0			l
E, E "False" to DL High	twholh	0	_	0	_	0	_	0	-	1	1
W High to Byte Write Invalid	tEFDLH	2	-	2	_	2	_	2	_		1
E, E "False" to Byte Write Invalid	twHBWxX	2		2	_	2		2			ĺ
W High to LE High	tEFBWxX tWHLEH	0	_	0		6	_	6		ļ	
	WHLEH	<u> </u>	 	<u> </u>		 	 	- <u> </u>	 		
Write Pulse Width:	1.	40		40		4.5	ĺ		1	ns	
LE High to W High	tLEHWH	12	-	13 13	_	15 15	_	20	_		6
Write Pulse Width	twLwH	12	-		_	1	-	20	-		
Write Pulse Width	tWLEF	12	-	13	_	15	-	20	-	l	9
Enable to End of Write	tETWH	12	-	13	_	15	-	20	-		8
Enable to End of Write	TETEF	12		13		15		20	<u> </u>		8, 9
Latch Enable High Pulse Width	tLEHLEL_	5		5		5		5		ns	<u> </u>
Output Buffer Control:	1.		1				1			ns	1
W High to Output Valid	twhov	12	_	15	-	20	-	25	-		
W High to Output Active	tWHQX	5	-	5	-	5	-	5			10
W Low to Output High-Z	twLQZ	0	9	0	9	0	9	0	10		7, 10

NOTES:

- 1. A write occurs during the overlap of ET, \overline{W} low and \overline{BWx} low. An aborted write occurs when \overline{BWx} remians at V_{IH} while \overline{W} is low.
- 2. Write must be equal to $V_{\mbox{\scriptsize IH}}$ for all address transitions.
- 3. ET is defined by \overline{E} going low coincident with or after \overline{E} goes low.
- 4. EF is defined by \overline{E} going high or E going low.
- 5. All write cycle timing is referenced from the last valid address to the first transitioning address.
- 6. All latched inputs must meet the specified setup and hold times with stable logic levels for ALL falling edges of latch enable (LE) and data latch enable (DL).
- 7. If \overline{G} goes low coincident with or after \overline{W} goes low, the output will remain in a high impedance state 8. If \overline{E} goes true coincident with or after \overline{W} goes low the output will remain in a high impedance state.
- 9. If E or \overline{E} goes false coincident with or before \overline{W} goes high the output will remain in a high impedance state.
- 10. Transition is measured ± 500 mV from steady-state voltage with output load of Figure 1B. This parameter is sampled and not 100% tested. At any given voltage and temperature, tWLQZ is less than tWHQX for a given device.

LATCHED WRITE CYCLES



R3000 Application Example with 128K Byte Segregated Instruction/Data Cache Using Eight Motorola MCM62995 Latched SRAMs vcc VCC DATA (15:8) DATA (15:8) DL LE LE DATA (7:0) DATA (7:0) W \overline{W} MCM62995 MCM62995 **BWL BWL** 16K x 16 LATCHED 16K x 16 BWH **BWH** LATCHED SRAM SRAM Ε Ē Ē G Ğ ADDRESS (13:0) ADDRESS (13:0) INSTRUCTION CACHE DATA CACHE (16K x 64) (16K x 64) ADDRESS LO (17:0) DATA (31:0) TAG (19:0) DATAP (3:0) TAGP (2:0) ĪRD TAGV DRD **R3000 PROCESSOR IWR** DWR ICLK DCLK

ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers— MCM62995AFN12 MCM62995AFN15 MCM62995AFN20 MCM62995AFN25

MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Product Preview

16K × 16 Bit Asynchronous Address Fast Static RAM

The MCM62996 is a 262,144 bit static random access memory organized as 16,384 words of 16 bits, fabricated using Motorola's high-performance silicon-gate CMOS technology. The device integrates a 16K x 16 SRAM core with active high and active low chip enables, separate upper and lower byte write strobes, and a fast output enable. This device has increased output drive capability supported by multiple power pins. In addition, the output levels can be either 3.3 V or 5 V TTL compatible by choice of the appropriate output bus power supply.

Dual write strobes (BWL and BWH) are provided to allow individually writeable bytes. BWL controls DQ0–DQ7, the lower bits. While BWH controls DQ8–DQ15, the upper bits.


Additional power supply pins have been utilized and placed on the package for maximum performance. In addition, the output buffer power pins are electrically isolated from the other two and supply power only to the output buffers. This allows connecting the output buffers to 3.3 V instead of 5.0 V if desired. If 3.3 V output levels are chosen, the output buffer impedance in the "high" state is approximately equal to the impedance in the "low" state thereby allowing simplified transmission line terminations.

The MCM62996 will be available in a 52-pin plastic leaded chip carrier PLCC.


This device is ideally suited for systems which require wide data bus widths, cache memory, and tag RAMs.

- Single 5 V ±10% Power Supply
- Choice of 5 V or 3.3 V ±10% Power Supplies for Output Buffers
- Fast Access Times: 12/15/20/25 ns Max
- · Byte Writeable via Dual Write Strobes with Abort Write Capability
- · Common Data Inputs and Data Outputs
- Output Enable Controlled Three-State Outputs
- High Output Drive Capability: 85 pF/Output at Rated Access Time
- High Board Density 52 PLCC Package


BLOCK DIAGRAM



MCM62996



PIN ASSIGNMENT



PIN NAMES
A0-A13 Address Inputs
W Write Enable
BWL Byte Write Strobe Low
BWH Byte Write Strobe High
E Active High Chip Enable
E Active Low Chip Enable
G Output Enable
DQ0-DQ15 Data Input/Output
V _{CC} + 5 V Power Supply
VCCQ Output Buffer Power Supply
V _{SS} Ground
V _{SSQ} Output Buffer Ground
NC No Connection

All power supply and ground pins must be connected for proper operation of the device. $V_{CC} \ge V_{CCQ}$ at all times including power up.

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice

TRUTH TABLE (See Notes)

E	w	BWL	BWH	G	Mode	Supply Current	I/O Status
F	Х	Х	Х	Х	Deselected Cycle	ISB	High-Z
T	Н	Х	Х	Н	Read Cycle	lcc	High-Z
T	Н	Х	Χ	L	Read Cycle	lcc	Data Out
T	L	L	L	Х	Write Cycle All Bits	lcc	High-Z
Т	L	Н	Н	Х	Aborted Write Cycle	lcc	High-Z
T	L	L	Н	Х	Write Cycle Lower 8 Bits	lcc	High-Z
Т	L	Н	L	Х	Write Cycle Upper 8 Bits	lcc	High-Z

NOTE: True (T) is E = 1 and \overline{E} = 0. E, \overline{E}, and addresses satisfy the specified setup and hold times for the falling edge of LE. Data-in satisfies the specified setup and hold times for falling edge of DL.

ABSOLUTE MAXIMUM RATINGS (Voltages Referenced to V_{SS} = V_{SSQ} = 0 V)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to + 7.0	٧
Voltage Relative to VSS/VSSQ for Any Pin Except VCC and VCCQ	V _{in} , V _{out}	– 0.5 to V _{CC} + 0.5	٧
Output Current (per I/O)	lout	± 20	mA
Power Dissipation (T _A = 70°C)	PD	2.0	W
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperature	T _{stq}	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established.

This device contains circuitry that will ensure the output devices are in High-Z at power up.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = V_{CCQ} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } +70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS} = V_{SSQ} = 0 V)

Parameter	Symbol	Тур	Min	Max	Unit
Supply Voltage (Operating Voltage Range)	V _{CC} *	5.0	4.5	5.5	٧
Output Buffer Supply Voltage (5.0 V TTL Compatible) (3.3 V 50 Ω Compatible)	Vccq	5.0 3.3	4.5 3.0	5.5 3.6	٧
Input High Voltage	VIH	3.0	2.2	V _{CC} + 0.3	٧
Input Low Voltage	V _{IL}	0.0	- 0.5*	0.8	٧

^{*}V_{IL}(min) = -3.0 V ac (pulse width ≤20 ns)

DC CHARACTERISTICS

Parameter	Symbol	Тур	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	l _{lkg(l)}	_	_	±1.0	μА
Output Leakage Current ($\overline{G} = V_{IH}$)	lkg(O)	_		±1.0	μА
AC Supply Current ($\overline{G} = V_{IL}$, $I_{out} = 0$ mA, All Inputs = V_{IL} or V_{IH} ,	CCA12	310	_		mA
$V_{IL} = 0 \text{ V and } V_{IH} \ge 3.0 \text{ V}$ Cycle Time $\ge t_{AVAV} \text{ min}$	CCA15	300			1
	CCA20	290			
	ICCA25	280		360	
$ \begin{array}{ll} \text{Standby Current (E = V}_{ L}, \overline{E} = V_{ H}, I_{out} = 0 \text{ mA, All Inputs} = V_{ L} \text{ and V}_{ H}, \\ V_{ L} = 0 \text{ V and V}_{ H} \geq 3.0 \text{ V} & \text{Cycle Time} \geq t_{AVAV} \text{ min)} \end{array} $	ISB	50	_	70	mA
Output Low Voltage (I _{OL} = + 8.0 mA)	V _{OL}	_		0.4	٧
Output High Voltage (I _{OH} = - 4.0 mA)	VOH	_	2.4		V

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T_A = 25°C, Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance (All Pins Except DQ0-DQ15)	C _{in}	4	6	pF
Input/Output Capacitance (DQ0-DQ15)	Cout	8	10	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, V_{CCQ} = 3.3 \text{ V or } 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } +70^{\circ}\text{C}, \text{ Unless Otherwise Noted)}$

Input Timing Measurement Reference Level 1.5 V	Output Timing Reference Level 1.5 V
Input Pulse Levels 0 to 3.0 V	Output Load See Figure 1 Unless Otherwise Noted
Input Rise/Fall Time 3 ns	

READ CYCLE TIMING (See Notes 1, 2, 3, and 4)


	T	MCM62	2996-12	MCM62	2996-15	MCM62	2996-20	MCM62996-25] [l
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Times	†AVAV	15	_	15	_	20	_	25	_	ns	4
Access Times: Address Valid to Output Valid E, E "True" to Output Valid Output Enable Low to Output Valid	tAVQV tETQV tGLQV	=	12 12 5	_	15 15 6	=	20 20 8	_	25 25 10	ns	5
Output Hold from Address Change	tAXQX	4	_	4	_	4	_	4	_	ns	
Output Buffer Control: E, Ē "True" to Output Active G Low to Output Active E, Ē "False" to Output High-Z G High to Output High-Z	tETQX tGLQX tEFQZ tGHQZ	2 2 2 2	 9 5	2 2 2 2	 9 6	2 0 0	 9 9	2 2 2 2	 10 10	ns	6
Power Up Time	†ETICCH	0	_	0	_	0	_	0	_	ns	

NOTES:

- 1. Write Enable is equal to VIH for all read cycles.
- 2. ET is defined by Egoing low coincident with or after E goes high, or E going high coincident with or after E goes low.

 3. EF is defined by E going high or E going low.
- 4. All read cycle timing is referenced from the last valid address to the first transitioning address.
- 5. Addresses valid prior to or coincident with \overline{E} going low or E going high.
- 6. Transition is measured ±500 mV from steady-state voltage with output load of Figure 1B. This parameter is sampled and not 100% tested. At any given voltage and temperature, t_{EFQZ} is less than t_{ETQX} and t_{GHQZ} is less than t_{GLQZ} for a given device.

READ CYCLE



WRITE CYCLE TIMING (See Notes 1, 2, 3, and 4)

_	Ι	MCM62	2996-12	MCM62	996-15	MCM62	2996-20	MCM62	2996-25		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Times	tAVAV	15	-	15	_	20	_	25	_	ns	5
Setup Times:						,				ns	
Address Valid to End of Write	tAVWH	10	-	13	-	15	_	20	_		1
Address Valid to End of Write	tAVEF	10		13	_	15	_	20	_		1
Address Valid to \overline{W} Low	tAVWL	0	-	0	-	0	-	0	_		1
Address Valid to E, E "True"	tAVET	0	- '	0	-	0	_	0	_		
Data Valid to W High	tDVWH	4		6		8	_	10	_		1
Data Valid to E or E "False"	tDVEF	6	-	6		8	-	10			1
Byte Write Low to W High	^t BWxLWH	6	-	6		8	-	10	-	1	1
Byte Write High to W Low (Abort)	tBWxHWL	0		0		0	_	0	_		
Byte Write Low to E, E "False"	†BWxLEF	6		6		8		10			ĺ
Hold Times:										ns	
W High to Address Invalid	twhax	0	-	0	_	0	_	0			
E, E "False" to Address Invalid	†EFAX	0	-	0		0	_	0	_		1
W High to Data Invalid	tWHDX	0	_	0		0	_	0	_		
E, E "False" to Data Invalid	tEFDX	0	_	0	-	0	-	0	_	l	1
W High to Byte Write Invalid	twhewxx	2	-	2		2	_	2			i
E, E "False" to Byte Write Invalid	tEFBWxX	2	-	2	_	2	-	2	 		
Write Pulse Width:										ns	
Write Pulse Width	twLwH	12		13		15		20			1
Write Pulse Width	tWLEF	12	_	13		15	_	20	_		8
Enable to End of Write	tETWH	12	_	13	_	15	_	20			7
Enable to End of Write	TETEF	12		13	_	15	_	20	_		7, 8
Output Buffer Control:										ns	
W High to Output Valid	twhqv	12	_	18	_	20	_	25	_		
W High to Output Active	tWHQX	5	_	5		5		5	_		9
W Low to Output High-Z	tWLQZ	0	9	Ō	9	Ō	9	0	10		6,9

NOTES:


- 1. A write occurs during the overlap of ET, \overline{W} low and \overline{BWx} low. An aborted write occurs when \overline{BWx} remains at $V_{|H}$ while \overline{W} is low.
- 2. Write must be equal to V_{|H} for all address transitions.

 3. ET is defined by E going low coincident with or after E goes high, or E going high coincident with or after E goes low.
- 4. EF is defined by E going high or E going low.


 5. All write cycle timing is referenced from the last valid address to the first transitioning address.

- 6. If \$\overline{G}\$ goes low coincident with or after \$\overline{W}\$ goes low, the output will remain in a high-impedance state.
 7. If \$\overline{E}\$ and \$\overline{E}\$ goes true coincident with or after \$\overline{W}\$ goes low the output will remain in a high-impedance state.
 8. If \$\overline{E}\$ or \$\overline{E}\$ goes false coincident with or before \$\overline{W}\$ goes high the output will remain in a high-impedance state.
- 9. Transition is measured ± 500 mV from steady-state voltage with output load of Figure 1B. This parameter is sampled and not 100% tested. At any given voltage and temperature, t_{WLQZ} is less than t_{WHQX} for a given device.

WRITE CYCLE



AC TEST LOADS



ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers— MCM62996FN12 MCM62996FN15 MCM62996FN20 MCM62996FN25

MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Product Preview

1 Megabit Static Random Access Memories with ECL I/O


ECL 101K Levels (ECL 100K @ - 5.2 V) Are Required

The MCM101510 is a 1,048,576 bit static random access memory organized as 1,048,576 x 1 bits. This device is fabricated using high performance silicon-gate BiCMOS technology. Static design eliminates the need for external clocks or timing strobes. This device operates with a supply voltage of $-5.2\ V\pm5\%$ yet the input and output voltage levels are temperature compensated 100K ECL compatible.

This device meets JEDEC standards for functionality and revolutionary pinout, and is available in a 28 lead flatpack.


• Fast Access Times: 10, 12 ns

BLOCK DIAGRAM



MCM101510

CASE



PIN NAMES
A0-A19 Address Input S Chip Select W Write Enable D Data Input
Q Data Output VEE – 5.2 V Power Supply VCC Ground

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

TRUTH TABLE (X = Don't Care)

Ŝ	W	D	Q	Mode	V _{EE} Current	Cycle
Н	х	Х	L	Not Selected	IEE	_
L	L	Х	L	Write	lEE	Write Cycle
L	Н	Х	Q	Read	¹ EE	Read Cycle

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
VEE Pin Potential (to Ground)	VEE	-7.0 to +0.5	٧
Input Voltage (dc)	V _{in} , V _{out}	V _{EE} -0.5 to +0.5	٧
Output Current (dc, Output High)	lout	-50	mA
Power Dissipation	PD	2.0	W
Case Temperature Under Bias	T _{bias}	-10 to + 100	°C
Operating Temperature	TA	0 to +70	°C
Storage Temperature	T _{stq}	-55 to +125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high impedance circuits.

This BiCMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 0 \text{ V}, V_{EE} = -5.2 \text{ V}, T_A = 0 \text{ to } +70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

DC OPERATING CONDITIONS AND CHARACTERISTICS

Parameter	Symbol	Тур	Min	Max	Unit
Supply Voltage	V _{EE}	- 5.2	- 5.46	- 4.94	V
Output High Voltage	VOH	_	- 1025	- 880	mV
Output Low Voltage	V _{OL}	_	- 1810	- 1620	mV
Output High Corner Voltage	VOHC	_	- 1035	_	mV
Output Low Corner Voltage	V _{OLC}	-		- 1610	mV
Input High Voltage	V _{IH}	_	- 1165	- 880	mV
Input Low Voltage	V _{IL}	_	- 1810	- 1475	mV
Input Low Current	IIL	_	- 50	_	μΑ
Input High Current	liH	_		220	μA
Chip Select Input Low Current	I _{IL(CS)}	_	0.5	170	μА
Operating Power Supply Current: f ₀ = 50 MHz (All Outputs Open)	IEE		- 165	_	mA
Quiescent Power Supply Current: f ₀ = 0 MHz (All Inputs and Outputs Open)	IEEQ	-	- 145	_	mA
Voltage Compensation (VOH)	ΔV _{OH} /ΔV _{EE}	35 mV/V @ - 4.75 to - 5.46			
Voltage Compensation (VOL)	ΔV _{OL} /ΔV _{EE}	140 mV/V @ - 4.75 to - 5.46			

CAPACITANCE (Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Тур	Max	Unit
Address and Data Input Capacitance	C _{in}	_	4	pF
Control Pin Input Capacitance	Cin	_	6	pF
Output Capacitance	Cout	_	5	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{EE} = -5.2 V \pm 5%, V_{CC} = 0 V, T_A = 0 to +70°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level 50%	Output Timing Measurement Reference Level 50%
Input Pulse Levels	AC Test Circuit See Figure 2
Input Rise/Fall Time	


READ CYCLE TIMING (See Note 1)

D-v	Syn	Symbol		MCM101510-10		MCM101510-12		Mada
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	tAVAV	tRC	10	_	12	· -	ns	2
Address Access Time	t _{AVQV}	t _{AA}	_	10	_	12	ns .	
Select Access Time	tSLQV	tACS	_	7	_	8	ns	
Output Hold from Address Change	tAXQX	tOH -	2		2	_	ns	
Select High to Output Low	tSHQL	tRCS	2	8	2	8	ns	


NOTES:

- 1. \overline{W} is high for read cycle.
- 2. All read cycle timings are referenced from the last valid address to the first transitioning address.
- 3. Device is continuously selected ($\overline{S} = V_{|L}$).
- 4. Addresses valid prior to or coincident with \overline{S} going low.

READ CYCLE 1 (See Note 3)



READ CYCLE 2 (See Note 4)



AC TEST CONDITIONS





Figure 1. Input Levels



 $C_L = 30 \text{ pF}$ (Including Scope and Jig)

Figure 2. AC Test Circuit

WRITE CYCLE 1 (W Controlled, See Note 1)

D	Symbol		MCM101510-10		MCM101510-12		Unit	Notes
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tAVAV	twc	10	_	12	_	ns	2
Address Setup Time	tAVWL	tAS	0	_	0	_	ns	
Address Valid to End of Write	tAVWH	taw	5	_	6	_	ns	
Write Pulse Width	twLwH	twp	5	_	6	_	ns	
Write Pulse Width	twlsh	twp	5	_	6	_	ns	
Data Valid to End of Write	tDVWH	t _{DW}	5		6	_	ns	
Data Hold Time	twHDX	^t DH	0	_	0	_	ns	
Write Recovery Time	twhax	twha	0	_	0	_	ns	
Write Low to Output Low	tWLQL	tws	2	8	2	8	ns	
Write High to Output Valid	twhqv	twR	_	10	_	12	ns	
Write High to Output Active	twhqx	twx	3	_	3	_	ns	

NOTES:

- 1. A write occurs during the overlap of \overline{S} low and \overline{W} low.
- 2. All write cycle timings are referenced from the last valid address to the first transitioning address.


WRITE CYCLE 2 (S Controlled, See Note 1)

Paramatan.	Symbol		MCM101510-10		MCM101510-12		Unit	Notes
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	†AVAV	twc	10	_	12	_	ns	2
Address Setup Time	†AVSL	t _{AS}	0	_	0	_	ns	
Address Valid to End of Write	†AVSH	tAW	5		6	_	ns	
Select to End of Write	tSLSH	tcw	5	_	6	_	ns	
Select to End of Write	tSLWH	tcw	5	_	6	_	ns	
Data Valid to End of Write	tDVSH	tDW	5	_	6	_	ns	
Data Hold Time	tSHDX	t _{DH}	0	_	0	_	ns	
Write Recovery Time	^t SHAX	^t SHA	0	_	0	_	ns	


NOTES:

- 1. A write occurs during the overlap of \overline{S} low and \overline{W} low.
- 2. All write cycle timings are referenced from the last valid address to the first transitioning address.

WRITE CYCLE 1



WRITE CYCLE 2



ORDERING INFORMATION (Order by Full Part Number)

MÇM	101510	ĘĢ	XΧ	
Motorola Memory Prefix				Speed (10 = 10 ns, 12 = 12 ns)
Part Number				Package (Flat Pack)

Full Part Numbers: MCM101510FG10 MCM101510FG12

MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Product Preview

1 Megabit Static Random Access Memories with ECL I/O

ECL 101K Levels (ECL 100K @ - 5.2 V) Are Required

The MCM101514 is a 1,048,576 bit static random access memory organized as 262,144 x 4 bits. This device is fabricated using high-performance silicon-gate BiC-MOS technology. Static design eliminates the need for external clocks or timing strobes. This device operates with a supply voltage of $-5.2~\mathrm{V} \pm 5\%$ yet the input and output voltage levels are temperature-compensated 100K ECL compatible.

This device meets JEDEC standards for functionality and revolutionary pinout, and is available in a 32-lead flatpack and a 400-mil plastic small-outline J-leaded package.

· Fast Access Times: 10, 12 ns

MCM101514

CASE

PIN ASSIGNMENTS 32 31 30 🗎 A 29 A ĪВ 28 🛭 A D0 L 27 D3 26 🛚 Q3 Q0 D 7 25 D VEE Vcc 4 24 VCC VEE [23 D Q2 Q1 I 10 22 D2 D1 H WΗ 21 D A ΑC 20 D A 13 19 🕽 A Α[14 18 🕽 A Α 15 17 🕽 A 16

PIN NAMES								
A0-A17 Address Input								
S Chip Select								
W Write Enable								
D0-D3 Data Input								
Q0-Q3 Data Output								
VEE 5.2 V Power Supply								
VEE – 5.2 V Power Supply VCC Ground								

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

TRUTH TABLE (X = Don't Care)

S	W	D	Q	Mode V _{EE} Curre		Cycle
Н	X	х	L	Not Selected	IEE	_
L	L	Х	L	Write	IEE	Write Cycle
L	Н	Х	Q	Read	IFF	Read Cycle

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating		Symbol	Value	Unit
VEE Pin Potential (to Ground)		VEE	- 7.0 to + 0.5	٧
Input Voltage (dc)		V _{in} , V _{out}	V _{EE} -0.5 to + 0.5	5 V
Output Current (dc, Output High)		lout	- 50	mA
Power Dissipation:	Flatpack SOJ	PD	2.0 1.2	W
Case Temperature Under Bias	Flatpack SOJ	T _{bias}	-10 to +100 -10 to + 85	°C
Operating Temperature		TA	0 to +70	°C
Storage Temperature		T _{stq}	- 55 to +125	ç

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high impedance circuits.

This BiCMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

($V_{CC} = 0 \text{ V}, V_{EE} = -5.2 \text{ V}, T_A = 0 \text{ to } +70^{\circ}\text{C}, \text{ Unless Otherwise Noted}$)

DC OPERATING CONDITIONS AND CHARACTERISTICS

Parameter	Symbol	Тур	Min	Max	Unit
Supply Voltage	VEE	- 5.2	- 5.46	- 4.94	V
Output High Voltage	VOH	_	- 1025	- 880	mV
Output Low Voltage	V _{OL}	_	- 1810	- 1620	mV
Output High Corner Voltage	VOHC	_	- 1035	_	mV
Output Low Corner Voltage	Volc	_	_	- 1610	mV
Input High Voltage	VIH	_	- 1165	- 880	mV
Input Low Voltage	VIL	_	- 1810	- 1475	mV
Input Low Current	IIL	_	- 50	_	μА
Input High Current	ЧН	_	_	220	μА
Chip Select Input Low Current	I _{IL(CS)}	_	· 0.5	170	μА
Operating Power Supply Current: f ₀ = 50 MHz (All Outputs Open)	1EE	_	- 180	_	mA
Quiescent Power Supply Current: f ₀ = 0 MHz (All Inputs and Outputs Open)	IEEQ	_	- 160	_	mA
Voltage Compensation (V _{OH})	ΔV _{OH} /ΔV _{EE}	35	mV/V @ - 4.		
Voltage Compensation (V _{OL})	ΔV _{OL} /ΔV _{EE}	14	0 mV/V @ - 4.	75 to - 5.46	

CAPACITANCE (Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Тур	Max	Unit
Address and Data Input Capacitance	Cin	_	4	pF
Control Pin Input Capacitance	Cin	_	6	pF
Output Capacitance	Cout	_	5	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{FF} = -5.2 \text{ V} \pm 5\%, V_{CC} = 0 \text{ V}, T_A = 0 \text{ to } +70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

 Input Timing Measurement Reference Level
 50%
 Output Timing Measurement Reference Level
 50%

 Input Pulse Levels
 -1.7 V to - 0.9 V (See Figure 1)
 AC Test Circuit
 See Figure 2

 Input Rise/Fall Time
 1 ns


READ CYCLE TIMING (See Note 1)

B	Syn	nbol	MCM10	1514-10	MCM10	1514-12		
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	t _{AVAV}	tRC	10	_	12	_	ns	2
Address Access Time	tAVQV	†AA	_	10		12	ns	
Select Access Time	tSLQV	tACS	I –	7	_	8	ns	
Output Hold from Address Change	tAXQX	tон	2		2	_	ns	
Select High to Output Low	tSHQL	tRCS	2	8	2	8	ns	


NOTES:

- 1. W is high for read cycle.
- 2. All read cycle timings are referenced from the last valid address to the first transitioning address.
- 3. Device is continuously selected ($\overline{S} = V_{IL}$).
- 4. Addresses valid prior to or coincident with \$\overline{S}\$ going low.

READ CYCLE 1 (See Note 3)



READ CYCLE 2 (See Note 4)



AC TEST CONDITIONS





Figure 1. Input Levels



 $R_L = 50 \Omega$ $C_L = 30 pF$ (Including Scope and Jig)

Figure 2. AC Test Circuit

WRITE CYCLE 1 (W Controlled, See Note 1)

	Syn	nbol	MCM10	1514-10	MCM10	1514-12		
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Note
Write Cycle Time	tavav	twc	10	I —	12	_	ns	2
Address Setup Time	t _{AVWL}	†AS	0		0	_	ns	
Address Valid to End of Write	t _{AVWH}	t _{AW}	5	_	6	_	ns	
Write Pulse Width	twlwh	twp	5	_	6	_	ns	
Write Pulse Width	twlsh	tWP	5	_	6	_	ns	
Data Valid to End of Write	tDVWH	tDW	5	_	6	_	ns	
Data Hold Time	twhox	tDH	0	_	0	_	ns	
Write Recovery Time	twhax	tWHA	0	_	0	I –	ns	
Write Low to Output Low	twlql	tws	2	8	2	8	ns	
Write High to Output Valid	twhqv	twR	_	10	_	12	ns	
Write High to Output Active	twhqx	twx	3	_	3	_	ns	

NOTES:

- 1. A write occurs during the overlap of \overline{S} low and \overline{W} low.
 2. All write cycle timings are referenced from the last valid address to the first transitioning address.


WRITE CYCLE 2 (S Controlled, See Note 1)

D	Syn	nbol	MCM10	1514-10	MCM10	1514-12	11-14	Nata
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tAVAV	twc	10	_	12	_	ns	2
Address Setup Time	tAVSL	t _{AS}	0	_	0	_	ns	
Address Valid to End of Write	t _{AVSH}	tAW	5	_	6	_	ns	
Select to End of Write	tSLSH	tcw	5	_	6	_	ns	
Select to End of Write	tSLWH	tcw	5	_	6	_	ns	
Data Valid to End of Write	tDVSH	t _{DW}	5	_	6	_	ns	
Data Hold Time	tSHDX	t _{DH}	0	_	0		ns	
Write Recovery Time	tSHAX	^t SHA	0	_	0	_	ns	


NOTES:

- A write occurs during the overlap of S low and W low.
 All write cycle timings are referenced from the last valid address to the first transitioning address.

WRITE CYCLE 1



WRITE CYCLE 2



ORDERING INFORMATION (Order by Full Part Number)

	<u>MÇM</u>	101514	<u>хх</u>	ХХ	ХХ	
Motorola Memory Prefix					L	Shipping Method (R2 = Tape and Reel, Blank = Rails)
Part Number				L_		Speed (10 = 10 ns, 12 = 12 ns)
			<u></u>			Package (WJ = 400 mil SOJ, FG = Flat Pack)

Full Part Numbers: MCM101514WJ10 MCM101514WJ10R2 MCM101514FG10

MCM101514WJ12 MCM101514WJ12R2 MCM101514FG12

7

Military Products 8

8

Bipolar Mer	nories					Packag	је Туре а	and Lead	l Finish
Device	Pins	Description	JM38510/	SMD#	883C	DIL	FP	CAN	LCCC
10539	16	32 x 8-Bit ECL PROM, 17 ns			/B	EA	FA	,	2A
10545	16	64-Bit ECL Register File, RAM, 18 ns		5962-8856001	/B	EA	FA		2A
10549	16	256 x 4-Bit ECL PROM, 30 ns			/B	EA	FA		2A
10552	16	256 x 1-Bit ECL RAM, 15 ns			/B	EA	FA		2A
93415	16	1024 x 1-Bit RAM, Open-Collector	:		/B	EA	FA		
93422	22	256 x 4-Bit RAM, 3-State Output, 60 ns	23110		/B	WA			
93L422A	22	256 x 4-Bit RAM, 3-State Output, 55 ns, Low Power			/B	WA			
93L422	22	256 x 4-Bit RAM, 3-State Output, 75 ns, Low Power	23112		/B	WA			
93425	16	1024 x 1-Bit RAM, 3-State Output			/B	EA	FA		

High Speed	CMOS	III Cache Tag Memories				Packag	је Туре а	nd Lead	Finish
Device	Pins	Description	JM38510/	SMD#	883C	SB DIL	FP	CAN	LCCC
4180-30	22	4K x 4 Cache Tag RAM Comparators, 30 ns			/B	3Q90			
4180-35	22	4K x 4 Cache Tag RAM Comparators, 35 ns			/B	3Q90			
4180-40	22	4K x 4 Cache Tag RAM Comparators, 40 ns			/B	3Q90			

CMOS DRA	Ms					Packag	је Туре а	and Lead	l Finish
Device	Pins	Description	JM38510/	SMD#	883C	SB DIL	FP	CAN	LCCC
511000-80	18	1M x 1 High Speed DRAM, Fast Page Mode, 80 ns			/B	2Q91			
511000-80	20	1M x 1 High Speed DRAM, Fast Page Mode, 80 ns			/B				2Q91
511000-90	18	1M x 1 High Speed DRAM, Fast Page Mode, 90 ns			/B	2Q91			
511000-90	20	1M x 1 High Speed DRAM, Fast Page Mode, 90 ns			/B				2Q91
511000-110	18	1M x 1 High Speed DRAM, Fast Page Mode, 110 ns			/B	2Q91			

CMOS DRAI	Ms					Packag	ge Type a	and Lead	l Finish
Device	Pins	Description	JM38510/	SMD#	883C	SB DIL	FP	CAN	LCCC
511000-110	20	1M x 1 High Speed DRAM, Fast Page Mode, 110 ns			/B				2Q91
511000-120	18	1M x 1 High Speed DRAM, Fast Page Mode, 120 ns			/B	2Q91			
511000-120	20	1M x 1 High Speed DRAM, Fast Page Mode, 120 ns			/B				2Q91

DSP RAMs	3P RAMs							and Lead	1 Finish
Device	Pins	Description	JM38510/	SMD#	883C	DIL	FP	CAN	CLCC
56824-35	52	8K x 24 DSP RAM, 35 ns			/B				TBD
56824-40	52	8K x 24 DSP RAM, 40 ns			/B				TBD
56824-45	52	8K x 24 DSP RAM, 45 ns			/B				TBD

High Spee	ed CMC	OS III Static Memories				Packag	e Type a	nd Lead	f Finish
Device	Pins	Description	JM38510/	SMD#	883C	DIL	FP	CAN	LCCC
6164-55	28	8K x 8 Fast Static RAM, 55 ns		5962-8552505	/B	XA			
6164-55	32	8K x 8 Fast Static RAM, 55 ns		5962-8552505	_				YA
					/B			i	UA
6164-70	28	8K x 8 Fast Static RAM, 70 ns		5962-8552504	/B	XA			
6164-70	32	8K x 8 Fast Static RAM, 70 ns		5962-8552504	/B				YA UA
					/ -				
6168-55	20	4K x 4 Fast Static RAM, 55 ns		5962-8670507	/B	RA RA			UA UA
6168-70	20	4K x 4 Fast Static RAM, 70 ns		5962-8670509		RA			XA
010070	-0	THE ATT AST STATE OF THE WAY, TO THE		0302 0070000	/B	RA			UA
6206-35	28	32K x 8 Fast Static RAM, 35 ns			/B	3Q90			
6206-35	32	32K x 8 Fast Static RAM, 35 ns			/B				4Q90
6206-45	28	32K x 8 Fast Static RAM, 45 ns		5962-8866204		4Q90			
					/B	3Q90			
6206-45	32	32K x 8 Fast Static RAM, 45 ns		5962-8866204	/B				4Q90
6206-55	28	32K x 8 Fast Static RAM, 55 ns		5962-8866203	_	4Q90			
					/B	3Q90		Ì	
6206-55	32	32K x 8 Fast Static RAM, 55 ns		5962-8866203	/B				4Q90
6206-70	28	32K x 8 Fast Static RAM, 70 ns		5962-8866202	/B	4Q90 3Q90			
						30,90			
6206-70	32	32K x 8 Fast Static RAM, 70 ns		5962-8866202	/B				4Q90
6206-100	28	32K x 8 Fast Static RAM, 100 ns		5962-8866201	/B	4Q90 3Q90			
						3090		ĺ	
6206-100	32	32K x 8 Fast Static RAM, 100 ns		5962-8866201	/B				4Q90
6264-35	28	8K x 8 Fast Static RAM, 35 ns		5962-8552507	/B	XA			
6264-35	32	8K x 8 Fast Static RAM, 35 ns			/B				4Q90
6264-45	28	8K x 8 Fast Static RAM, 45 ns		5962-8552506	/B	XA			
6264-45	32	8K x 8 Fast Static RAM, 45 ns			/B				4Q90

8

MEMORIES

High Speed CMOS III Static Memories					Packag	Package Type and Lead Finish			
Device	Pins	Description	JM38510/	SMD#	883C	DIL	FP	CAN	LCCC
62L64-35	28	8K x 8 Fast Static RAM, 35 ns, Low Power		5962-8552508	/B	XA			
62L64-35	32	8K x 8 Fast Static RAM, 35 ns, Low Power			/B				4Q90
62L64-45	28	8K x 8 Fast Static RAM, 45 ns, Low Power		5962-8552509	/B	XA			
62L64-45	32	8K x 8 Fast Static RAM, 45 ns, Low Power			/B				4Q90
6268-35	20	4K x 4 Fast Static RAM, 35 ns		5962-8670503	/B	RA RA	4Q90 4Q90		XA UA
6268-45	20	4K x 4 Fast Static RAM, 45 ns		5962-8670505	/B	RA RA	4Q90 4Q90		XA UA
6287-35	22	64K x 1 Fast Static RAM, 35 ns, Low Power		5962-8601501	/B	XA XA			ZA UA
6287-45	22	64K x 1 Fast Static RAM, 45 ns, Low Power		5962-8601503	/B	XA XA			ZA UA
62L87-35	22	64K x 1 Fast Static RAM, 35 ns, Low Power		5962-8601502	/B	XA XA			ZA UA
62L87-45	22	64K x 1 Fast Static RAM, 45 ns, Low Power		5962-8601504	/B	XA XA			ZA UA
6288-35	22	16K x 4 Fast Static RAM, 35 ns		5962-8685924	/B	TA XA			UA UA
6288-45	22	16K x 4 Fast Static RAM, 45 ns		5962-8685922	/B /B	XA XA			UA UA
62L88-35	22	16K x 4 Fast Static RAM, 35 ns, Low Power		5962-8685923	/B	TA XA			ZA UA
62L88-45	22	16K x 4 Fast Static RAM, 45 ns, Low Power		5962-8685921	/B	TA XA			ZA UA
6290-35	24	16K x 4 FSRAM, Chip Enable/Out Enable, 35 ns		5962-8685918	/B	LA			
6290-35	28	16K x 4 FSRAM, Chip Enable/Out Enable, 35 ns		5962-8685918	/B				4Q90
6290-45	24	16K x 4 FSRAM, Chip Enable/Out Enable, 45 ns		5962-8685916	/B	LA			
6290-45	28	16K x 4 FSRAM, Chip Enable/Out Enable, 45 ns	A PART OF THE PART	5962-8685916	/B				4Q90

High Speed CMOS III Static Memories					Packag	Package Type and Lead Finish			
Device	Pins	Description	JM38510/	SMD#	883C	DIL	FP	CAN	LCCC
62L90-35	24	16K x 4 FSRAM, Chip Enable/Out Enable, 35 ns, Low Power		5962-8685917	/B	LA			
62L90-35	28	16K x 4 FSRAM, Chip Enable/Out Enable, 35 ns, Low Power		5962-8685917	/B				4Q90
62L90-45	24	16K x 4 FSRAM, Chip Enable/Out Enable, 45 ns, Low Power		5962-8685915	/B	LA			
62L90-45	28	16K x 4 FSRAM, Chip Enable/Out Enable, 45 ns, Low Power		5962-8685915	/B				4Q90 3Q90
6293-30	28	16K x 4 Synch SRAM, Synch Output, 30 ns			/B	4Q90			
6293-30	32	16K x 4 Synch SRAM, Synch Output, 30 ns			/B				4Q90
6293-35	28	16K x 4 Synch SRAM, Synch Output, 35 ns			/B	4Q90			
6293-35	32	16K x 4 Synch SRAM, Synch Output, 35 ns			/B				4Q90
6293-40	28	16K x 4 Synch SRAM, Synch Output, 40 ns			/B	4Q90			
6293-40	32	16K x 4 Synch SRAM, Synch Output, 40 ns			/B				4Q90
6294-30	28	16K x 4 Synch SRAM, Out Reg/Out Enable, 30 ns			/B	XA			
6294-30	32	16K x 4 Synch SRAM, Out Reg/Out Enable, 30 ns			/B				4Q90
6294-35	28	16K x 4 Synch SRAM, Out Reg/Out Enable, 35 ns			/B	XA			
6294-35	32	16K x 4 Synch SRAM, Out Reg/Out Enable, 35 ns			/B				4Q90
6294-40	28	16K x 4 Synch SRAM, Out Reg/Out Enable, 40 ns			/B	XA			
6294-40	32	16K x 4 Synch SRAM, Out Reg/Out Enable, 40 ns			/B				4Q90
6295-30	28	16K x 4 Synch SRAM, Transparent Output, Out Enable, 30 ns			/B	4Q90			
6295-30	32	16K x 4 Synch SRAM, Transparent Output, Out Enable, 30 ns			/B				4Q90

8

MEMORIES

MIL-STD-883C

High Speed CMOS III Static Memories					Package Type and Lead Finish				
Device	Pins	Description	JM38510/	SMD#	883C	DIL	FP	CAN	LCCC
6295-35	28	16K x 4 Synch SRAM, Transparent Output, Out Enable, 35 ns			/B	4Q90			
6295-35	32	16K x 4 Synch SRAM, Transparent Output, Out Enable, 35 ns			/B				4Q90
6295-40	28	16K x 4 Synch SRAM, Transparent Output, Out Enable, 40 ns			/B	4Q90			
6295-40	32	16K x 4 Synch SRAM, Transparent Output, Out Enable, 40 ns			/B				4Q90

Reliability Information 9

9

MOTOROLA CORPORATE QUALITY GOAL

IMPROVE PRODUCT AND SERVICES QUALITY TEN TIMES BY 1989 AND AT LEAST ONE HUNDRED FOLD BY 1991.

ACHIEVE SIX SIGMA CAPABILITY BY 1992.

With a deep sense of urgency, spread dedication to quality to every facet of the corporation and achieve a culture of continual improvement to ASSURE TOTAL CUSTOMER SATISFACTION. There is only one ultimate goal: zero defects in everything we do.

signed:

BOB GALVIN Chairman	BILL WEISZ Vice Chairman	JOHN MITCHELL President
Chamman	vice Chairman	riesigent
GEORGE FISHER Deputy to Chief	GARY TOOKER Chief to Corporate	JACK GERMAIN Motorola Director
Executive Office	Staff Officer	of Quality
JIM LINCICOME	CARL LINDHOLM	LEVY KATZIR
Government Electronics Group	International Operations	New Enterprises
JIM NORLING	STEVE LEVY	DON JONES
Semiconductor Products Sector	Japanese Operations	Chief Financial Officer
JIM DONNELLY Personnel	RAY FARMER Communications Sector	ED STAIANO General Systems
		Group

GERHARD SCHULMEYER Automotive & Industrial Electronics Group





DIVISION QUALITY STATEMENT

MOTOROLA MOS MEMORY PRODUCTS DIVISION

COMMITMENT TO SIX SIGMA WORLD CLASS

The Memory Products Division staff are pleased to announce our commitment to be a World Class MOS Memory supplier. This means more bullet proof designs which can tolerate handling, processes at the limit and beyond, and outstanding control of the manufacturing processes such that the integration of the design process will result in six sigma products.

We will accomplish this through our dedication to a continuous quality improvement culture. This will ensure our success in reaching the Motorola Corporate goal of total customer satisfaction.

Through our quality improvement process using SIX SIGMA methodology we can and will accomplish being the best memory supplier through WORLD CLASS product margins and services in their truest sense.

ENDORSEMENTS:

Jim George

Bud Broeker

Lee Compton

& Bill Martino Bay Schw

Roger Kung

Mike Park

Bill Martino

Barry Schwiesow



OUR SIX SIGMA CHALLENGE

WHAT IS SIX SIGMA?

Six Sigma is the required capability level to approach the Standard. The Standard is Zero Defects. Our goal is to be best-in-class in Product, Sales, and Service.

WHY SIX SIGMA?

The performance of a product is determined by how much margin exists between the process characteristics required by the design, and the actual value of those characteristics. These characteristics are produced by processes in the factory, and at the suppliers.

Each process attempts to reproduce its characteristics identically from unit to unit, but within each process some variation does occur. For some processes, such as those which use real-time feedback to control the outcome, the variation is quite small, and for others it may be quite large.

Variation of the process is measured in Standard Deviations (Sigma) from the Mean. The normal variation, defined as process width, is ± 3 Sigma about the mean.




Figure 1. Standard Deviations from Mean

Approximately 2,700 parts per million parts/steps will fall outside the normal variation of ± 3 Sigma, see Figure 1. This, by itself, does not appear disconcerting. However, when we build a product containing 1,200 parts/steps, we can expect 3.24 defects per unit (1200 \times 0.0027), on an average. This would result in a rolled yield of less than 4%, which means fewer than 4 units out of every hundred would go through the entire manufacturing process without a defect, see Table 1.

Thus, we can see that for a product to be built virtually defect-free, it must be designed to accept characteristics that are significantly more than ± 3 Sigma away from the Mean.

It can be shown that a design that can accept twice the normal variation of the process, or ± 6 Sigma, can be expected to have no more than 3.4 parts per million defective for each characteristic, even if the process mean were to shift by as much as ± 1.5 Sigma, see Figure 1. To quantify this, Capability Index (Cp) is used, where:

Cp = design specification width process width

Table 1. Rolled Yield

TOTAL	ROLLED				
DEFECTS	THROUGHPU				
PER UNIT	YIELD (%)				
5.3	 0.5				
4.6	 1.0				
3.9	 2.0				
3.5	 3.0				
3.2	 4.0				
3.0	 5.0				
2.3	 10				
1.9	 15				
1.6	 20				
1.4	 25				
1.2	 30				
1.0	 37				
0.9	 40				
0.8	 45				
0.7	 50				
0.6	 55				
0.51	 60				
0.43	 65				
0.36	 70				
0.29	 75				
0.22	 80				
0.16	 85				
0.10	 90				
0.05	 95				
0.00	 100				

ROLLED THROUGHPUT YIELD (%) = $100 e^{-d/u}$

A design specification width of ± 6 Sigma and a process width of ± 3 Sigma yields a Cp of 12/6=2. However, as shown in Figure 2, the process mean can shift. When the process mean is shifted with respect to the design target mean, the Capability Index is adjusted with a factor k, and becomes Cpk. Cpk = Cp(1 - k), where:

$$k = \frac{process \ shift}{design \ specification \ width/2}$$

The k factor for ± 6 Sigma design with a 1.5 Sigma process shift = 1.5/(12/2) = 0.25, and the Cpk = 2(1-0.25) = 1.5.

In the same case of a product containing 1,200 parts/steps, we would now expect only 0.0041 defects per unit (1200×0.000034). This would mean that 996 units out of 1,000 would go through the entire manufacturing process without a defect (see Table 2).

It is our five year goal to achieve ± 6 Sigma capability in Product, Sales, and Service.

Table 2. Overall Yield vs Sigma (Distribution Shifted $\pm 1.5 \sigma$)

NUMBER OF PARTS (STEPS)	±3 σ (%)	±4σ (%)	±5 σ (%)	±6σ (%)
1	93.32	99.379	99.9767	99.99966
7	61.63	95.733	99.839	99.9976
10	50.08	93.96	99.768	99.9966
20	25.08	88.29	99.536	99.9932
40	6.29	77.94	99.074	99.9864
60	1.58	68.81	98.614	99.9796
80	0.40	60.75	98.156	99.9728
100	0.10	53.64	97.70	99.966
150	_	39.38	96.61	99.949
200		28.77	95.45	99.932
300	-	15.43	93.26	99.898
400	_	8.28	91.11	99.864
500	-	4.44	89.02	99.830
600	_	2.38	86.97	99.796
700	_	1.28	84.97	99.762
800	-	0.69	83.02	99.729
900	-	0.37	81.11	99.695
1000	_	0.20	79.24	99.661
1200	_	0.06	75.88	99.593
3000	_	-	50.15	98.985
17000	_	_	0.02	94.384
38000	-	_	_	87.880
70000	_	-	-	78.820
150000	-	-	_	60.000





Figure 2a. Four Sigma Capability



MOTOROLA MEMORY DATA

QUALITY MONITORING

Average Outgoing Quality (AOQ) refers to the number of devices per million that are outside specification limits at the time of shipment. Motorola has continually improved its outgoing quality, and has established a goal of zero defects. This level of quality will lead to vendor certification programs with many of our customers. The program ensures a certain level of quality, thus allowing a customer to either reduce or eliminate the need for incoming inspections.

By paying strict attention to quality at an early stage, the possibility of failures occurring further down the line is greatly minimized. Motorola's electrical parametric testing eliminates devices that do not conform to electrical specification. Additional parametric testing on a sample basis provides data for continued improvement.

AVERAGE OUTGOING QUALITY (AOQ) CALCULATION

AOQ in PPM = (Process Average)

•(Lot Acceptance Rate)•(106)

Process Average = Total Projected Reject Devices*
Total Number of Devices

Projected Reject Devices = Defects in Sample Size

Lot Size

Total Number of Devices = Sum of all the units in each submitted lot

Lot Acceptance Rate = 1 - Number of Lots Rejected
Number of Lots Tested

106 = Conversion to parts per million (PPM)

MARKING PERMANENCY, HERMETICITY, AND SOLDERABILITY MONITORS

Marking permanency testing is performed per Motorola specification. The procedure involves soaking the device in various solvents, brushing the markings, and then inspecting the markings for legibility.

Hermeticity monitoring includes tests for both fine and gross leaks in the hermetic package seal.

Solderability testing is used to ensure that device leads can be soldered without voids, discoloration, flaking, dewetting, or bridging. Typically, the test specifies steam preconditioning followed by a 235° to 260°C solder dip and microscope inspection of the leads.

RELIABILITY MONITORING

Motorola recognizes the need to monitor established MOS Memory products to maintain the level of quality and reliability demonstrated through the internal and joint qualification processes. Motorola maintains a system of monitor programs that provide monthly feedback on the extensive matrix of Motorola fabrication, assembly, and testing technologies that produce our products. As with qualification activity, great care is taken to assure the accuracy and quality of the data generated.

RELIABILITY STRESS TESTS

The following summary gives brief descriptions of the various reliability tests included in both reliability qualification and monitor programs. Not all of the tests listed are performed by each program and other tests can be performed when appropriate. Refer to Table 3.

Table 3. Stresses and Typical Stress Conditions

Stress	Typical Stress Condition
High Temperature Operating Life, Dynamic or Static	125°C, 6.0 V
Temperature Cycle	-65°C to +150°C Air to Air
Thermal Shock	65°C to + 150°C Liquid to Liquid
Temperature Humidity Bias	85°C, 85% RH, 5.0 V
Autoclave	121°C, 100% RH, 15 psig
Pressure Temperature Humidity Bias	148°C, 90% RH, 44 psig, 5.0 V
Low Temperature Operating Life	0°C/25°C, 6.0 V

HIGH TEMPERATURE OPERATING LIFE

High temperature operating life (HTOL or HTRB) testing is performed to accelerate failure mechanisms that are thermally activated through the application of extreme temperatures and the use of biased operating conditions. The temperature and voltage conditions used in the stress will vary with the product being stressed. However, the typical stress ambient is 125°C with the bias applied equal to or greater than the data sheet nominal value. All devices used in the HTOL test are sampled directly after final electrical test with no prior burn-in or other prescreening unless called out in the normal production flow. Testing can either be performed with dynamic signals applied to the device or in a static bias configuration.

TEMPERATURE CYCLE

Temperature cycle testing accelerates the effects of thermal expansion mismatch among the different components within a specific die and packaging system. This test is typically performed per MIL-STD-883 or MIL-STD-750 with the minimum and maximum temperatures being -65°C and +150°C. During temperature cycle testing, devices are inserted into a cycling system and held at the cold dwell temperature for at least ten minutes. Following this cold dwell, the devices are heated to the hot dwell where they remain for another ten minute minimum time period. The system employs a circulating air environment to assure rapid stabilization at the specified temperature. The dwell at each extreme, plus the two transition times of five minutes each (one up to the hot dwell temperature, another down to the cold dwell temperature), constitute one cycle. Test duration for this test will vary with device and packaging system employed.

THERMAL SHOCK

The objective of thermal shock testing is the same as that for temperature cycle testing—to emphasize differences in expansion coefficients for components of the packaging system. However, thermal shock provides additional stress in that

^{*}All rejects: visual, mechanical, and electrical (dc, ac, and high/low temperature).

the device is exposed to a sudden change in temperature due to the transfer time of ten seconds maximum as well as the increased thermal conductivity of a liquid ambient. This test is typically performed per MIL-STD-883 or MIL-STD-750 with the minimum and maximum temperatures being -65°C and $+150^{\circ}\text{C}$. Devices are placed in a fluorocarbon bath and cooled to minimum specified temperature. After being held in the cold chamber for five minutes minimum, the devices are transferred to an adjacent chamber filled with fluorocarbon at the maximum specified temperature for an equivalent time. Two fiveminute dwells plus two ten-second transitions constitute one cycle.

TEMPERATURE HUMIDITY BIAS

Temperature humidity bias (THB or H³TRB) is an environmental test performed at a temperature of 85°C and a relative humidity of 85%. The test is designed to measure the moisture resistance of plastic encapsulated circuits. A nominal static bias is applied to the device to create the electrolytic cells necessary to accelerate corrosion of the metallization.

AUTOCLAVE

Autoclave is an environmental test which measures device resistance to moisture penetration and the resultant effects of galvanic corrosion. Conditions employed during the test include 121°C, 100% relative humidity, and 15 psig. Corrosion of the die is the expected failure mechanism. Autoclave is a highly accelerated and destructive test.

PTHB (PRESSURE-TEMPERATURE-HUMIDITY-BIAS)

This test is performed to accelerate the effects of moisture penetration with the dominant effect being corrosion. The test detects similar failure mechanisms as THB but at a greatly accelerated rate. Conditions usually employed during the test are a temperature of 148°C, pressure of 44 psig or greater, a relative humidity of 90%, and a bias level which is the nominal rating of the device.

LOW TEMPERATURE OPERATING LIFE

This test is performed primarily to accelerate hot carrier injection effects in semiconductor devices by exposing them to room ambient or colder temperatures with the use of biased operating conditions. Threshold shifts or other parametric changes are typically the basis for failure. The length of this test will vary with temperature and bias conditions employed.

SYSTEM SOFT ERROR

System soft error is designed to detect errors caused by impact ionization of silicon by high energy particles. This stress is performed on a system level basis. The system is operated for millions of device hours to obtain an accurate measure of actual system soft error performance.

MECHANICAL SHOCK

This test is typically performed per MIL-STD-883 or MIL-STD-750 and is used to examine the ability of the device to withstand a sudden change in mechanical stress typically due to abrupt changes in motion as seen in handling, transportation, or actual use. The typical test condition would be as follows: acceleration = 1500 g, orientation = Y1 plane, $t\!=\!0.5$ ms, and number of pulses = 5.

VARIABLE FREQUENCY VIBRATION

This test is typically performed per MIL-STD-883 or MIL-STD-750 and is used to examine the ability of the device to withstand deterioration due to mechanical resonance. The typical test condition is: peak acceleration = 20 g, frequency range = 20 Hz to 20 kHz, and t = 48 minutes.

CONSTANT ACCELERATION

This test is typically performed per MIL-STD-883 or MIL-STD-750 and is used to indicate structural or mechanical weaknesses in a device/packaging system by applying a severe mechanical stress. A typical test condition used is as follows: stress level = 30 kg, orientation = Y1 plane, and t = 1 minute.

QUALITY SYSTEMS

A Global Quality System is key to achieving our goal of "Best In Class". Quality systems are implemented in wafer fabrication, assembly, final test, and distribution world wide. Figure 3 depicts Quality Assurance involvement and the techniques applied in the general flow of product and Figure 4 shows Memory Manufacturing locations world wide.




Figure 3. General Product Flow

Direct Customer interaction ensures the receipt of product that meets all of their requirements 100% of the time. In fact, the MOS Memories Reliability and Quality Assurance department has devised a customer advocate list that assigns key Reliability and Quality Assurance personnel to specific customers in order to facilitate any inquiry regarding quality, reliability, or any other issue they may want to discuss.

All processes and procedures that relate to the manufacturing of MOS Memories are fully documented, and regular audits are performed to ensure continuous adherence to proper procedures. We are always striving to produce and reproduce the highest quality product available throughout the world.

MOS Memory Products Division promotes the concept of statistical process controls throughout the entire manufacturing process. This is exemplified by our commitment to in-depth statistical process control training programs for everyone—from the line operator to upper management. Favorable results have already been realized from the initial phases of implementation, with much more to follow.




Figure 4. Wafer Fab/Assembly/Final Test Locations

The MOS Memory Products Division maintains a World Wide Quality Assurance system that is second to none. Daily status reports are received from remote locations, and any problems that arise are tackled on a timely basis. The MOS Memory Products Division is also a leader in accurate and efficient methods of quality data collection and reporting.

Every unit that the MOS Memory Products Division produces is coded so that complete traceability is maintained, including visibility to the wafer and assembly lot level. The Quality System ensures that we can provide any specific processing information to our customers on request.

INTERNAL QUALIFICATION DISCIPLINE

Motorola recognizes the need to establish that all MOS Memory devices, both new products as well as existing ones, reach and maintain a level of quality and reliability that is unsurpassed in the electronics marketplace. To ensure this, internal qualification requirements, procedures, and methods as well as vendor qualification specifications have been developed. These activities are intended to provide a consistent, comprehensive, and methodical approach to device qualification and to improve our customer's understanding of Motorola's qualification results and their subsequent application implications.

For qualification results to be valid and acceptable, the collected data must be proven accurate to the highest possible confidence level. Therefore, a complete device history and data log is kept with any lost or missing data potentially leading to test results that are unusable for qualification purposes. Testing conditions and pass/fail criteria are established before stressing begins. Strict adherence to these criteria and the use of control devices insure that the test results are valid and meaninaful.

New MOS Memory devices which are under development or in the prototype stage are subject to requirements defined for the three levels of the development cycle. These levels are the alpha, beta, and introductory phases of device development. Each phase contains guidelines and controls concerning issues such as device labeling, number of customers, sample quantities, pricing and stocking levels, and open-order-entry timing. Decisions regarding these items are made jointly by marketing, design, product, and reliability personnel.

JOINT QUALIFICATION

As a result of the rigorous discipline used for internal qualification of Motorola MOS Memory products, our customers can benefit from joint qualification activities. Motorola's clearly defined qualification procedures improve the customer's ability to comprehend the qualification results in an effective manner which aides in their qualification decision making process. Through parallel qualification activities between Motorola and its customers, this procedure can cut qualification costs by reducing duplication of effort, improving resource utilization, and shortening introduction cycle time. This helps to ensure competitive edge advantages for our customers.

Joint Qualification activities result in a partnership type of interaction between Motorola and its customers on an engineering level. This assists our customers in two critical areas. First, it allows them to understand more clearly the strengths and weaknesses of Motorola's products. Secondly, our customers can make clear decisions concerning which stresses they need to concentrate on during their internal qualification activities.

HISTORICAL PERFORMANCE

Over the course of the last five years, significant achievements have been made on quality and delivery performance. The Six Sigma methodology will assist the MOS Memory Products Division in pursuit of our standard of zero defects and 100% on time delivery.

Figure 5 indicates the product Average Outgoing Quality performance as measured in parts per million.

As of October 1988 our average outgoing quality was below 50 parts per million. We are striving to reach Six Sigma.

1988 MALCOLM BALDRIGE NATIONAL QUALITY AWARD

Motorola won the first Malcolm Baldrige National Quality Award. The award recognizes the achievements of U.S. manufacturing and service companies. The award was established in 1987 to promote quality awareness, recognize the achievements of U.S. companies, and publicize successful quality strategies. Our quality process was examined for corporate

quality leadership, information and analysis, planning, human resource utilization, quality assurance, quality improvement results, and Customer Satisfaction. Our fundamental objective—Everyone's overriding responsibility is Total Customer Satisfaction. Six Sigma Quality is a key initiative for the achievement of our fundamental objective.




Figure 5. Motorola MOS Memory Products Division Average Outgoing Quality—4 Week Average World Memory

DRAMS	
Page, Nibble, and Static Column Modes: High-Speed, Serial-Access Options	
on 1M-Bit + DRAMs (AN986) 1	0-2
DRAM Refresh Modes (AN987) 1	0-6
1 Meg to 4 Meg DRAM Upgrading (AN1124)	0-8
Battery Backup of Self Refreshing DRAM (AN1202)	0-10
Fast Static RAMs	
Avoiding Bus Contention in Fast Access RAM Designs (AN971) 10	0-14
Avoiding Data Errors with Fast Static RAMs (AN973)	0-18
25 MHz Logical Cache for an MC68020 (AN984)	0-21
Special Application Static RAMs	
Motorola's Radical SRAM Design Speeds Systems 40% (AR256)	0-35
High Frequency System Operation Using Synchronous SRAMs (AR258) 10	0-38
Enhancing System Performance Using Synchronous SRAMs (AR260) 10	0-45
Designing a Cache for a Fast Processor (AR270)	0-49

Applications Information 10

AN986

Page, Nibble, and Static Column Modes: High-Speed, Serial-Access Options on 1M-Bit + DRAMs

The 1M-bit and higher density DRAMs offered by Motorola. in addition to operating in a standard mode at advertised access times, have special operating modes that will significantly decrease access time. These are page, nibble, and static column modes. All three modes are available in the 1M×1 configuration; page and static column modes are also available on the 256K × 4 configuration. Read, write, and read-write operations can be mixed and performed in any order while these devices are operating in either random or special mode.

The comments that follow refer specifically to successive read operations for page, nibble, and static column modes on the 1M×1 device. The read operation is chosen for sake of simplicity in illustrating these special operating modes. However, decreased access times will occur for all operations, performed in any order, when the device is operated in any of these modes. General operating comments apply to the 256K × 4 device as well.

All of these special operating modes are useful in applications that require high-speed serial access. Typical examples include video bit map graphics monitors or RAM disks. Page

mode is the standard, available since the days of the 16K × 1 DRAM. Static column is the latest mode to be made available on DRAMs, and nibble mode first appeared somewhere in between. Page and static column offer the same column location access, but operate somewhat differently. Nibble is unlike either of the other modes, but faster than both in its niche. All modes are initiated after a standard read or write is performed.

Page and static column modes allow access to any of 1024 column locations on a specific row, while nibble allows access to a maximum of four bits. The location of the first bit in nibble mode determines the other bits to be accessed. Nibble mode allows the fastest access of the three devices (tNCAC), all other parameters held equal, at about 1/4 the standard (tRAC) rate. Page and static column access times (t_{CAC}, t_{AA}) are, respectively, about 1/3 and 1/2 the standard rate.

Cycle time is a better indicator of relative speed improvement, since it measures the minimum time between any two successive reads. Cycle time is approximately 1/4 for nibble and 1/3 for page and static column modes, with respect to a

Table 1. Operating Characteristic Comparison

Parameter		Page	Nibble	Static Column	Random
Access Time (ns)*	tCAC tNCAC tAA	25 	- 20 -	 - 45	<u>-</u>
	tRAC				85
Cycle Time (ns)*	^t PC ^t NC ^t SC ^t RC	50 	- 40 - -	 50 	 165
Accessible Bits		1024	4	1024	All
Order of Accessible Bits		Random	Fixed	Random	Random
Conditions	RAS CAS or CS** Addresses Outputs	Active Cycle Cycle Cycle	Active Cycle N/A Cycle	Active Active Cycle Active	Cycle Cycle Cycle Cycle
Time to Read 4 Bits (ns)*		235	205	235	660
Time to Read 1024 Unique Bits (ns)*		51,235	70,400	51,235	168,960

^{*}Values for a 1M × 1 85-ns device.

**CS on Static Column.

Page:

4 bit read = tRAC+3tpC

1024 bit read = tRAC + 1023tpC

Nibble:

4 bit read = tRAC + 3tNC

1024 bit read = 256 • (tRAC + 3tNC + tRP)

Static Column:

4 bit read = tRAC + 3tSC

1024 bit read = tRAC + 1023tSC

Random:

4 bit read = 4tRC 1024 bit read = 1024tRC

random cycle time of 165 nanoseconds. When operated in these high-speed modes, users will typically access most or all of the bits available to that mode, once the mode has been initiated. Thus the best measure of speed for nibble mode is the rate at which four bits are read, while the rate at which 1024 bits are read is the best measure of page or static column mode. When the actual operating conditions are considered, as described elsewhere, the difference between tCAC, tNCAC, and tAA measurements hold relatively little significance.

Page mode is slightly more difficult to interface in a system than static column mode due to extra $\overline{\text{CAS}}$ pulses that are required in page mode. Static column generates less noise than page mode, because output buffers and $\overline{\text{CS}}$ are always active in this mode. Noise transients, generated every time $\overline{\text{CAS}}$ is cycled from inactive to active, are thus eliminated in the static column mode.

PAGE MODE

Page mode allows faster access to any of the 1024 column locations on a given row, typically at one third the standard (tRAC) rate for randomly-performed operations. Page mode consists of cycling the $\overline{\text{CAS}}$ clock from active (low) to inactive (high) and back, and providing a column address, while holding the $\overline{\text{RAS}}$ clock active (low). A new column location can be accessed with each $\overline{\text{CAS}}$ cycle (tpC).

Page mode is initiated with a standard read or write operation. Row address is latched by the \overline{RAS} clock transition to active, followed by column address and \overline{CAS} clock active. Performing a \overline{CAS} cycle (tpc) and supplying a column address while \overline{RAS} clock remains active constitutes the first page mode cycle. Subsequent page mode cycles can be performed as long as \overline{RAS} clock is active. The first access (data valid) occurs at the standard rate (tpAc). All of the read operations in page mode following the initial operation are measured at the faster rate (tCAC), provided all other timing minimums are maintained (see Figure 1a). Page mode cycle time determines how fast successive bits are read (see Figure 1b).

NIBBLE MODE

Nibble mode allows serial access to two, three, or four bits of data at a much higher rate than random operations (t_{RAC}). Nibble mode consists of cycling the \overline{CAS} clock while holding the \overline{RAS} clock active, like page mode. Internal row and column

address counters increment at each \overline{CAS} cycle, thus no external column addresses are required (unlike page or static column modes). After cycling \overline{CAS} three times in nibble mode, the address sequence repeats and the same four bits are accessed again, in serial order, upon subsequent cycles of \overline{CAS} :

Nibble mode operation is initiated with a standard read or write cycle. Row address is latched by \overline{RAS} clock transition to active, followed by column addresses and \overline{CAS} clock. Performing a \overline{CAS} cycle (tNC) while \overline{RAS} clock remains active constitutes the first nibble mode cycle. Subsequent nibble mode cycles can be performed as long as the \overline{RAS} clock is held active. The first access (data out) occurs at the standard rate (tRAC). All of the read operations in nibble mode following the initial operation are measured at the faster rate (tNCAC), provided all other timing minimums are maintained (see Figure 2b). Nibble mode cycle time determines how fast successive bits are read (see Figure 2b).

STATIC COLUMN MODE

This mode is useful in applications that require less noise than page mode. Output buffers are always on when the device is in this mode and \overline{CS} clock is not cycled, resulting in fewer transients and simpler operation. It allows faster access to any of the 1024 column addresses on a given row, typically at half the standard (tRAC) rate for randomly performed operations. Static column consists of changing column addresses while holding the \overline{RAS} and \overline{CS} clocks active. A new column location can be accessed with each static column cycle (tSC).

Static column mode operation is initiated with a standard read or write cycle. Row address is latched by RAS clock transition to active, followed by column addresses and CS clock. Performing an address cycle (tSC) while RAS and CS clocks remain active constitutes the first static column cycle. Subsequent static column cycles can be performed as long as the RAS and CS clocks are held active. The first access (data out) occurs at the standard (tRAC) rate. All of the read operations in static column following the initial operation are measured at the faster rate (tAA), provided all other timing minimums are maintained (see Figure 3a). Static column cycle time determines how fast successive bits are read (see Figure 3h).




Figure 1a. Page Mode Read Cycle




Figure 1b. Page Mode Cycle Minimum Timing




Figure 2a. Nibble Mode Read Cycle




Figure 2b. Nibble Mode Cycle Minimum Timing

Figure 3a. Static Column Mode Read Cycle




Figure 3b. Static Column Mode Cycle Minimum Timing

AN987

DRAM Refresh Modes

DRAMs offer the lowest cost per bit of any memory, and for that reason are enormously popular in a wide range of applications. This low cost per bit is achieved with a very simple bit cell design, among other things, but rooted in this simplicity are some inherent drawbacks. One major limitation is the need to refresh each memory bit at regular intervals. This note discusses what refresh is, the reasons refresh is required for DRAM operation, and the various types of refresh available on the Motorola 1M×1 and 256K×4, DRAMs. Specific comments refer to the 1M×185-ns DRAM. Refer to specific device data sheets for analogous information on other devices.

The heart of any memory device is the bit cell. A 1M DRAM has 1,048,576 of these cells in the memory array. Each cell holds a single bit of information in the form of a high or low voltage, where high voltage = a binary "1" and low voltage = a binary "0". The DRAM bit cell consists of one transistor and one capacitor. The transistor acts as a switch, regulating when the capacitor will charge and discharge, while the capacitor stores a high or low voltage charge.

All capacitors leak over time, slowly losing the charge stored in them, regardless of how carefully they are constructed. Junction and dielectric leakage are two capacitor discharge paths that are characteristic of the DRAM bit cell, and both are affected by temperature. The capacitor in the bit cell can hold a small charge, on the order of 35–125 fF (fF=1 \times 10 $^-15$ farads). As this charge dissipates through leakage paths, the small difference between a "1" and a "0" diminishes. If nothing is done to restore the charge on the capacitor to its initial value, the sensing circuitry on the DRAM will eventually be unable to detect a charge difference and will read the cell as a "0".

Thus, all the capacitors in the memory array must be periodically recharged, or refreshed. Refresh is accomplished by accessing each row in the array, one row at a time. When a row is accessed, it is turned on, and voltage is applied to the row, recharging each capacitor on the row to its initial value. Specified refresh time on the $1M\times 1$ DRAM is 8 milliseconds; every row must be recharged every 8 milliseconds. This is a vast improvement over refresh times required for earlier generations of DRAMs. The $16K\times 1$ DRAM required refresh every 2 milliseconds, the $256K\times 1$ DRAM requires a refresh every 4 milliseconds. Longer refresh times mean more time available for access to memory, and less time required to refresh the device.

Design and operation of the DRAM allow only one row to be refreshed at a time; 512 refresh cycles are required to refresh the entire 1M×1 memory array. The array is actually 1024 rows by 1024 columns, but it operates electrically like two half arrays of 512 rows by 1024 columns. During refresh, every row is treated as if it runs through both halves of the array, refreshing 2048 column locations (bit cells) per row. This design results in fewer refresh cycles required to recharge the entire array, since only 512 rows need to be accessed, rather than 1024.

Refresh can be performed in either a single **burst** of 512 consecutive refresh cycles (one cycle per row) every 8 milliseconds, or **distributed** over time, one refresh cycle every 15 microseconds (8 milliseconds per 512 rows = 15.6 microseconds per row) on average, or some combination of these two extremes. As long as every row is refreshed within 8 milliseconds, the actual method used is best determined by system use of the DRAM. The burst takes 84 microseconds to complete (165 nanoseconds per row × 512 rows for 85 nanoseconds per device). During this burst refresh time, no memory operations can be performed on the device. Distributed refresh disables memory access for 165 nanoseconds every 15 microseconds.

The $1M \times 1$ DRAM can be refreshed in three ways: \overline{RAS} only refresh, \overline{CAS} before \overline{RAS} refresh, and hidden refresh. In addition, any normal read or write refreshes all 2048 bit cells on the row accessed. Regardless of the refresh method used, the time required to refresh one row is the random read or write (\overline{RAS}) cycle time (t_{RC}). When operating the device in page, nibble, or static column mode, only the row being accessed is refreshed. The device must be in normal random mode to utilize any of these specific refresh methods.

RAS only refresh requires external row counters, to ensure all rows are refreshed within the specified time, and externally-supplied row addresses. CAS before RAS relies on internal row counters and internally generates the address of the next row to be refreshed. Hidden refresh is a variation on CAS before RAS refresh that holds valid data at the output while refresh is occurring. Whenever the device is in a refresh cycle, neither a read nor a write operation can be performed. Hidden refresh allows the device to be read ahead of refresh, then holds the valid data at the output while refresh cycles are in progress. It appears that the refresh is hidden among data cycles because valid data is maintained at the output.


 \overline{RAS} only refresh is performed by supplying row addresses A0-A8 and completing a \overline{RAS} cycle (tRC); switching \overline{RAS} from inactive (high) to active (low), holding \overline{RAS} low (tRAS), then switching back to high, and holding \overline{RAS} high (tRP). A9 is ignored during \overline{RAS} only refresh, since this address normally determines which half of the array is to be accessed. \overline{CAS} must be held high through this \overline{RAS} cycle, hence the name \overline{RAS} only refresh. An external row counter is required for this refresh method. See Figure 1.

CAS before RAS refresh is performed by switching CAS from high to low while RAS is high, then switching RAS low (tcsn). This reversal of the usual clock order activates an internal row counter that generates addresses to be refreshed; external addresses are ignored in this cycle. CAS must be held low (tchn) after RAS transitions to low. After that time it can either be held low or switched to high. See Figure 2. The CAS before RAS refresh counter test, specified on all DRAM data sheets that offer this type of refresh, is used to check for proper operation of the internal row counters and correct address generation.

Hidden refresh is a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh that has been initiated during a read or write operation. At the end of a typical read cycle, $\overline{\text{CAS}}$ would be switched to high before $\overline{\text{RAS}}$, turning off the output. In a hidden refresh cycle, $\overline{\text{RAS}}$ is switched to high, concluding the $\overline{\text{RAS}}$ cycle (tpc), while $\overline{\text{CAS}}$ is held low. $\overline{\text{RAS}}$ is held high (tpp), then switched low, beginning another $\overline{\text{RAS}}$ cycle. As long as $\overline{\text{CAS}}$ is held low, data is valid at the output, resulting in a long read cycle. Since data can be read while the device is being refreshed, the refresh operation(s) appears to be hidden by the read cycle. The same refresh can be performed after a write cycle is initiated. This

method of refresh allows refresh cycles to be mixed within read and write cycles. During the refresh cycle, a write operation cannot be performed. See Figure 3.

Refresh is an integral and necessary part of DRAM operation. Substantial improvement has been made in increasing the time between refresh cycles, but as long as the bit cell design utilizes a capacitor, periodic recharging will be required. Three methods of refresh are available on the 1M×1 DRAM: RAS only, CAS before RAS, and hidden refresh. The Motorola 1M×1 and 256K×4 will work in virtually all systems as a result of flexibility provided by this assortment of refresh methods.



10

AN1124

1 Meg to 4 Meg DRAM Upgrading

Prepared by: Paul Oats
4 Meg DRAM Product Engineering
Austin. Texas

INTRODUCTION

Standards set through JEDEC and EIAJ allow upward compatibility from the 1 Meg to 4 Meg DRAM by using the same pinout for SOJ and ZIP packages. Such standards are set to ensure a stable DRAM supply when higher density memories are introduced. This eliminates the need for expensive redesigns of systems that can utilize the new memories.

Although the common pinout between the 1 Meg and 4 Meg DRAM requires little, if any, relayout of the PCB, caution must be exercised when upgrading because of potential incompatibilities with refresh and power up. Both of these involve differences in test mode entry between the 1 Meg and 4 Meg DRAM.

REFRESH

The dynamic memory cell is based on capacitor charge storage for each bit in the array. This charge will dissipate over time, so the entire array must be periodically refreshed to maintain the correct bit state. This is accomplished by cycling through all the rows of the array within a specified refresh time.

The 4 Meg DRAM has 1024 rows instead of the 1 Meg's 512 rows. Since the refresh period of the 4 Meg is twice that of the 1 Meg DRAM, the equivalent wait state of the 4 Meg is the same as that of the 1 Meg. This is summarized in Table 1.

As with the 1 Meg DRAM, the 4 Meg DRAM can be refreshed through a variety of ways: any read or write cycle, a RAS-Only Refresh, a CAS-Before-RAS Refresh, or a Hidden Refresh. A potential incompatibility between the 1 Meg and 4 Meg DRAM exists with the use of the CAS-Before-RAS Refresh.

On the 1 Meg DRAM, the \overline{W} pin is specified as a don't care during the $\overline{C}AS$ -Before- $\overline{R}AS$ Refresh. But on the 4 Meg DRAM, the \overline{W} pin must be high (disabled) for time twRP before $\overline{R}AS$ goes low and held high for time twRH after the transition. This will prevent the device from entering the JEDEC standard test

mode. Figure 1 shows the \overline{CAS} -Before- \overline{RAS} Refresh timing for the 4 Meg DRAM, and Figure 2 shows the test mode entry timing. The test mode is exited by performing either a \overline{RAS} -Only Refresh cycle or a \overline{CAS} -Before- \overline{RAS} Refresh cycle. Test mode on the 1 Meg DRAM is entered through use of a "supervoltage" on a separate test function pin, and is therefore completely unlike the 4 Meg test mode entry.

POWER UP

Another potential incompatibility between the 1 Meg and 4 Meg DRAM occurs during the power up, and this must be addressed when upgrading. Both devices require a pause of 200 µs after power up, followed by 8 RAS cycles before proper douce operation is guaranteed. The pause allows the internal substrate generator to establish the correct bias voltage. The 8 RAS cycles initialize all dynamic nodes within the RAM.

To prevent the 4 Meg DRAM from entering the test mode, the 8 RAS cycles should be RAS-Only Refresh cycles or CAS-Before-RAS Refresh cycles. If these refresh modes are not used, the device could power up in the test mode, which can only be exited by performing a RAS-Only Refresh cycle or a CAS-Before-RAS Refresh cycle.

SUMMARY

Upgrading a system from a 1 Meg DRAM to a 4 Meg DRAM is easily accomplished if a few precautions are taken. The \overline{CAS} -Before- \overline{RAS} Refresh mode on the 4 Meg DRAM requires that \overline{W} be high during the \overline{RAS} low transition. If \overline{W} is a don't care, as on the 1 Meg DRAM, the test mode could inadvertently be entered. Caution with the 4 Meg DRAM must also be exercised during the power up. The 8 initialization cycles should be either \overline{RAS} -Only Refresh cycles or \overline{CAS} -Before- \overline{RAS} Refresh cycles, so that the device comes up in its normal operating mode and not in the test mode

Table 1. Comparison of Refresh Requirements for the 4 Meg and 1 Meg DRAM (Times Shown are for Devices with 70 ns Random Access Times)

	4 Meg		1 Meg	
	Normal Power	Low Power	Normal Power	Low Power
Number of Rows	1024	1024	512	512
Number of Bits per Row	4096	4096	2048	2048
Refresh Period (t _{RFSH})	16 ms	128 ms	8 ms	64 ms
Distributed Refresh Period	15.6 μs	124.8 μs	15.6 µs	124.8 μs
Burst Refresh Period	16 ms	128 ms	8 ms	64 ms
Time to Refresh 1 Row (t _{RC})	130 ns	130 ns	130 ns	130 ns
Cumulative Time to Refresh the Entire Array	133.1 µs	133.1 μs	66.6 µs	66.6 μs
Refresh Time/Operating Time	0.833%	0.104%	0.833%	0.104%




Figure 1. $\overline{\text{CAS}}\text{-Before-}\overline{\text{RAS}}$ Refresh Timing for the 4 Meg DRAM (Addresses and $\overline{\text{G}}$ are Don't Care)




Figure 2. Test Mode Entry Timing for the 4 Meg DRAM

AN1202

Battery Backup of Self Refreshing Dynamic Random Access Memory

Prepared by: Paul A. Oats, 4Meg DRAM Products, Motorola Microprocessor and Memory Technologies Group John P. Hansen, M68000 Products, Motorola Microprocessor and Memory Technology Group Paul J. Polansky, formerly of Motorola High-End Microprocessor Division, currently in Motorola Austin Intellectual Property Department

INTRODUCTION

In today's information dependent society, the need for maintaining the integrity of data and program status during a power outage is becoming increasingly important. Even though data files may be stored frequently during a session, in the event of a power failure, any changes since the last save would be lost, and the program would have to initialize, reloading the required data. In applications where the loss of data would be costly in terms of dollars and time spent re-entering data, the use of battery backup circuits in conjunction with robust software can ensure that a power failure would be at most an annoying delay, requiring no user intervention upon the restoration of power.

SELF REFRESHING DYNAMIC RANDOM ACCESS MEMORY

In the past, the best protection of volatile random access memory (RAM) data against a power loss was provided through the use of static RAMs (SRAMs) in the memory array because of the ease of interfacing with the rest of the system. SRAMs require none of the complex cycle and power consuming refresh circuitry associated with dynamic RAMs (DRAMs), because of their direct addressing and static cell. This has now changed with the introduction of Motorola's newest very low power 512Kx8 DRAM, the MCM5V4800A. Use of self refreshing DRAMs allows battery backup of an increased memory size for a comparable dollar cost.

In addition to the usual methods of DRAM refresh (any read or write cycle, a $\overline{\mbox{RAS}}$ -Only Refresh, a $\overline{\mbox{CAS}}$ -Before-RAS Refresh, or a Hidden Refresh), the MCM5V4800A also incorporates a self refresh operation, previously only found on pseudo static RAMs (PSRAMs). This self refresh feature removes the need to have the DRAM control circuitry on the battery backup node, and is expected to be a standard feature on future generations of DRAMs.

The self refresh operation is entered just as a normal \overline{CAS} -Before- \overline{RAS} refresh, but \overline{CAS} and \overline{RAS} are held low for a period greater than t_{RASS} min (>100 μ s), as shown in Figure 1. After this time, the DRAMs internal timer starts, and a new row is refreshed approximately every 130 μ s. When the refresh pulse is generated by the internal timer, the t_{CC} current may peak to 120 t_{RA} , but the current t_{CCS} during the self refresh is guaranteed to be a maximum of 200 t_{RA} , as shown in Figure 2.

The MCM5V4800A CMOS processing makes it particularly well suited for use in battery backup systems because of the inherent advantages of CMOS technology: superior noise immunity, faster switching speeds, low standby power dissipation, and a wide operating range.

For battery backup applications, chief among these advantages is the low standby power dissipation. Due to the series connection of P and N channel devices in CMOS designs, current is only drawn during switching. Thus, when the DRAM is in the self refresh mode, the only current drawn is due to surface, junction, and channel leakage and the operation of the internal refresh timer.




Figure 1. CAS-Before-RAS Refresh Cycle for the MCM5V4800A

Figure 2. Power Supply Current of the MCM5V4800A During Self Refresh

Pull-down resistors should be placed on the $\overline{\text{CAS}}$ and $\overline{\text{RAS}}$ pins to ensure that the DRAM stays in the self refresh mode during the battery backup period. All other pins (addresses, data inputs/outputs, output enable, and write enable) should use pull-ups or pull-downs so that they do not float, creating undesirable current paths that would shorten battery life and possibly destroy data. [The use of pull-up and pull-down resistors to terminate each transmission line in the memory's bus is a wise practice with many inherent advantages. This topic is discussed in more detail in Motorola Application Notes AN971 and AN973. Although these notes specifically address Fast Static RAM applications, the principals can generally be applied to all volatile memories.]

BATTERY BACK-UP SYSTEM REQUIREMENTS

It is desirable after the occurrence of a power failure to be able to recover after power is restored and resume operation as if only a delay had occurred. This process is called fault recovery. Figure 3 shows the DC power bus for a system utilizing a low power processor, such as Motorola's MC68300-family of processors.

Note that besides the memory array, the processor and power failure detection circuit are also on the battery backup node. The MC68300-family is capable of low power standby necessary for battery backup operation. Having a low power processor greatly simplifies the circuitry and software required for fault recovery, in that the processor itself can now store internal registers and keep track of the power state, without the need of external control logic comprising a finite state machine.

BATTERY BACKUP CIRCUIT

The battery backup circuit is one of the key components of the system. Its function is to supply power to the memory array, processor, and power failure detection circuit during a power failure. This is usually accomplished through the use of the trickle charge circuit illustrated in Figure 3, although numerous variations on this circuit exist. System interconnects are not shown in order to clarify the power connections.

In this circuit, diode D1 isolates the battery E1 from all but the system's RAM array, processor, and power failure detection circuit when the DC power supply has failed. The processor and power failure detection circuit must also have the battery backup in order to detect when the main power is restored and to keep track of whether the system is in the battery backup mode or normal operating mode. When the DC power supply is active, diode D2 and current limiting resistor R1 allow a small amount of current to be diverted into recharging the battery. If a non-rechargeable battery is used, resistor R1 can be eliminated. In order to prevent the battery from discharging during a scheduled power shutdown, a switch should be in series with the battery so that the backup circuit is disconnected when the system is deliberately powered off after all critical data has been written to some less volatile storage medium (e.g., floppy disk, hard disk, tape).

POWER FAILURE DETECTION CIRCUIT

The function of the power failure detection circuit is to monitor the AC power source. If the main power fails, this circuit generates an ACFAIL interrupt signal to the processor, which will store its internal status and put the memory in the self




Figure 3. DC Power Bus for Complete System Showing the Process, Memory Array, and Power Failure Detection Circuit on the Battery Backup Node

refresh mode. Because of the urgency necessitated in the event of a power failure, the signal issued to the processor in such an event is a non-maskable interrupt (NMI) of the highest priority.

Just as with the battery backup circuit, a wide variety of circuits exist for power failure detection. A simple power failure detection circuit is shown in Figure 4. It is recommended that the signal from the power supply into the power failure detection circuit be drawn from a separate winding of the transformer than that going to V_{CC} . This will avoid possible interference with the voltage regulation of the system.

In this circuit, the zener diode provides the reference level to the Schmitt trigger inverter which fires if the AC power drops below a certain threshold. Resistor R1 and the zener reference voltage V(RFF) should be chosen so that there is enough margin to the minimum system operating voltage for the power fail code to complete processing before the power loss propagates through the DC power supply, and VCC falls below the system operating voltage. This margin must be greater than the execution time of the power fail code, which is on the order of 15 µs for the code illustrated in the following section. Concerns about this propagation delay can be dispelled through the use of an uninterruptable power supplies (UPS), which can provide system power for a short time. An R-C network may also be included in parallel with the zener diode to prevent system shutdown if the AC power source goes down for only a few cycles. The trigger will then only fire if the power fails for more than a time constant. The hysteresis of the Schmitt trigger supplies additional margin.

Since the power failure detection circuit must continue to function during a power failure, its components need to have an operating range from the backup battery voltage to the normal system operating voltage and should also be of low power to minimize battery drain. Motorola's high performance Schmitt trigger inverter, the MC74HC9014 fulfills these requirements. If a high-to-low transition is required for the processor to begin the battery backup sequence, then a non-inverting Schmitt trigger should be used, such as the MC74HC9015.

SOFTWARE CONSIDERATIONS

The system's operating software must include code to accomplish the fault recovery process. From the standpoint of the processor it is essential to save enough information to be able to return to the same point in program execution when power is restored. With the advent of components with low power standby modes, not only can essential data be saved, but also all variables and parameters may be recovered on return to normal operation.

Upon receipt of the ACFAIL signal from the power failure detection circuit, the processor will prepare the system for the battery backup operation. A low power processor from the MC68300-family will store its registers internally, send the memory array into the self refresh mode, and make note that the system is now in the standby mode. Additional power can be saved by disabling circuitry that will be unused during the backup operation, such as the periodic interrupt timer, voltage controlled oscillator (VCO), and phase-locked loop (PLL).

Upon restoration of power, the ACFAIL signal is reset and the processor begins the fault recovery process. After the internal status of the processor is restored and the power to the external logic (especially the memory control circuits) reaches an operational level, the memory array can then return to the normal operating state. It is prudent to perform a refresh of the memory array as a part of the fault recovery process in order to assure that no refresh parameters are violated.

As system complexity grows (for example when an operating system is being used) more complex measures must be taken to ensure proper fault recovery than if all software is written in assembly language. When the ACFAIL is detected, the operating system must shut down active processes and close files in an orderly fashion for full recovery after power is restored. In a likewise fashion, systems which implement some functions of operating systems like multitasking and scheduling, or access files on permanent storage devices, must close those processes or files to ensure proper recovery after the fault is repaired. The shutdown software must also keep a record of the status of the processes and files before the fault so




Figure 4. A Simple Power Failure Detection Circuit (Note that the Schmitt trigger is also powered by the backup battery when the main power is down.)

BATTERY BACKUP OF SELF REFRESHING DRAM (AN1202)

they can be reopened on recovery. Consideration of the software or firmware necessary for such tasks is beyond the scope of this paper, but the user must nonetheless take them into account.

MOVEM I.

mam, code similar to the following.
Save regular registers and supervisor stack pointer. Note that the number of
registers may vary depending on the
type of processor being used.
Save status register.
Get user stack pointer
and now save it.
Reset all system peripherals.

The CPU is now waiting to be reset for the duration of the power failure.

mum, code cimilar to the following:

MOVE.W SR. FAILSR MOVE. To USP.AO A0, FAILUSP MOVE. I RESET STOP

A0-A7, D0-D7, FAILREGS

When the AC fault disappears, the fault recovery routine should contain code at the end of the routine similar to the following:

TAS	FAILSAVE	Get value of state register and clear it through an indivisible read-modify-write cycle, while setting the Z bit of the CCR.
BEQ	JMP	Skip if OK.
MOVE.L	FAILUSP, A0	Load user stack pointer
MOVE.L	AO, USP	and put in register.
MOVE.W	FAILSR, SR	Reload status register.
MOVEM.L RTE	FAILREGS, A0-A7, D0-D7	Reloading the registers causes the CPU to reload the stack frame that was saved on the
KIE		power fail interrupt; program execution continues as if no fault occurred.
JMP	CLR.W FAILSAVE	Clear semaphore in state register and continue power up code.

It should be noted that the above code is generic to the MC68xxx-family, and the number of internal status registers may vary. A low power processor from the MC68300-family can greatly simplify this code and shorten execution time, since it can store the status registers internally and initiate a low power stop.

SUMMARY

When critical data is being stored in a volatile RAM array, it is important to retain that data in the event of a power failure by having the RAM powered by a backup battery. It is also desirable after the occurrence of a power failure to be able to recover after power is restored through the process of fault recovery. From the standpoint of the processor it is essential to save enough information to be able to return to the same point in program execution when power is restored. With the advent of self refreshing DRAMs and processors with low power standby, not only can essential data be saved, but also all variables and parameters may be recovered and the system returned to normal operation.

The code to perform a simple fault recovery for the

MC68xxx-family of processors follows. On reception of a pow-

er failure interrupt, the processor should execute, at a mini-

For a system to accomplish a fault recovery, additional circuitry is required beyond that of a system with no backup. A battery backup circuit switches between the main power and the battery; a power failure detection circuit senses a power loss and initiates the interrupt to the processor to send the system into the standby mode. The power failure detection circuit and processor must also be powered by the backup battery

A wide variety of circuits exist for these additional requirements, and this paper has touched on only a few. As battery backup systems become more common, vendors are responding by including many of these requirements in their systems. For example, the VME bus specification defines an implementation of power failure detection. In the event that the power supply used in an application does not include the circuitry for battery backup operation, the required components can be obtained through Motorola.

Avoiding Bus Contention in Fast Access RAM Designs

INTRODUCTION

When designing a bus oriented system, the possibility of bus contention must be taken into consideration. Bus contention occurs when two or more devices try to output opposite logic levels on the same common bus line.

This application note points out common causes of bus contention when designing with fast static random access memories and describes ways to eliminate or reduce contention.

WHAT CAUSES BUS CONTENTION?

The most common form of bus contention occurs when one device has not completely turned off (output in a high-impedance state) before another device is turned on (output active). Basically, contention is a timing overlap problem that results in large, transient current spikes. These large current spikes not only generate system noise, but can also affect the long term reliability of the devices on the bus (see Figure 1).

BUS CONTENTION AND FAST STATIC RAMS

Since memory devices are primarily used in bus oriented systems, care must be taken to avoid bus contention in memory designs. Fast static RAMs with common I/O data lines (or any high frequency device with common I/O pins) are the most likely candidates to encounter bus contention. This is due to the tight timing requirements that are needed to achieve high-speed operation. If timing control is not well maintained, bus contention will occur. The most common form of bus contention for memories occurs when switching from a read mode to a write mode or vice versa.

SWITCHING FROM A READ TO WRITE MODE

With \overline{E} low (device selected), on the falling edge of \overline{W} (write asserted) the RAM output driver begins to turn off (high-impedance state). Depending on the input and output logic levels, if sufficient time is not allowed for the output to fully turn off before an input driver turns on, bus contention will occur (see Figure 2a).

Figure 2a shows an example of a RAM trying to drive a bus line low while an input driver is trying to drive the line high. If the situation were reversed (RAM output high and the input driver low), bus contention would still exist.

Of course the obvious way to avoid this type of bus contention is to make sure that the input buffer is not enabled until the write low to output high-impedance (t_{WLQZ}) time is satisfied (see Figure 2b). This specification is usually given on most manufacturers' data sheets.

Another method to eliminate bus contention would be to use \overline{E} to deselect the RAM before asserting \overline{W} (low). This allows the RAM output extra time to go into high-impedance state before the input driver is enabled. \overline{E} and \overline{W} are later asserted low to begin a write cycle (see Figure 2c).

SWITCHING FROM A WRITE TO A READ MODE

With \overline{E} set low (device selected), on the rising edge of \overline{W} (write terminated) the address or data-in changes before the device has had a chance to terminate the write mode. If this should occur, and depending on the input and output logic levels, a bus contention situation could exist (see Figure 3). To avoid address changing type bus contention requires that the address not change till the write recovery specification (t_{WHAX}) is satisfied. To avoid bus contention caused by data changing requires that the data-in remains stable for the duration of the data hold specification (t_{WHDX}). Most of




Figure 1. Common I/O Bus Contention




Figure 2a. Input Driver Enabled Prior to Disabling RAM Output




Figure 2b. Input Driver Disabled Prior to Enabling RAM Output




Figure 2c. Using E to Avoid Bus Contention

Motorola's fast static RAMs specify write recovery and data hold times of 0 ns. However, it is always a good practice to allow some margin to take care of possible race conditions.

Both of these types of contention could also be avoided by taking \overline{E} high prior to taking \overline{W} high. This will give the RAM output driver time to go to a high-impedance state before \overline{W} goes high. In this case \overline{E} is used to terminate the write cycle instead of \overline{W} (see Figure 3c).




Figure 3a. Data Setup Time Violation




Figure 3b. Data Hold Time Violation




Figure 3c. Using $\overline{\mathbf{E}}$ to Avoid Bus Contention

OTHER WAYS TO ELIMINATE BUS CONTENTION

If the RAM has an output enable pin (\overline{G}) , synchronizing schemes can be incorporated to help eliminate bus contention. Taking \overline{G} high will ensure that even when the RAM is in a read mode the output will be in a high-impedance state. This will allow the input driver to be enabled longer.




Figure 4a. Using G to Avoid Bus Contention

Figure 4b. Timing Diagram of the MC68000

Most advanced microprocessors, such as the MC68000 and MC68020, have asynchronous bus control signals that take advantage of fast memory devices with output enable pins. Figure 4 shows one way to avoid bus contention using a Motorola MC68000 interfaced to a Motorola 45-ns MCM6164.

A more obvious way to eliminate bus contention is to use slow memory devices. Slow memories have loose timing requirements that allow devices to fully turn off before another device turns on. Of course this defeats the whole purpose of fast static memory devices.

Another obvious way to eliminate bus contention is to use memory devices that have separate data I/O pins. In this way the R/\overline{W} signal from the microprocessor can control a buffer device to eliminate bus contention (see Figure 5). However, the industry is demanding RAM with common I/O because these devices cost less and save system real estate.

Common I/O devices reduce package size since fewer pins are needed. Smaller packages result in less PCB space requirement. Common I/O devices also eliminate the need for

an extra buffer with its associated expense and space requirement. In general fast static RAMs configured greater than a X1 will have common data I/O pins.

Another popular way to reduce bus contention is to put a current limiting series resistor on each bus line (see Figure 6). The series resistor does not eliminate bus contention, but it helps reduce the large transient currents associated with bus contention. However, series resistors increase access time as well as increasing component count. The added access time depends on the total bus capacitance (including the capacitance of the devices on the bus) and the total bus resistance. The added delay should be added on to the point at which bus contention ceases. The following formulas can be used to determine the added access delay.

$$t_{HL} = R_L \bullet C_L \bullet In \ \, \frac{V_{in}(initial) - V_{in}(final)}{V_{IL}(max) - V_{in}(final)}$$

$$t_{LH} = R_L \cdot C_L \cdot \ln \frac{V_{in}(final) - V_{in}(initial)}{V_{in}(final) - V_{IH}(min)}$$




Figure 5. Separate I/O Buffer




Figure 6. Using Series Terminating Resistors

Generally the value of the resistor should be around 100 ohms. The larger the resistor the less the transient current generated, but the greater the delay. Using a 150-ohm resistor will limit the current flow to less than 20 milliamperes while adding approximately 3 nanoseconds extra access time. However, note that even with series resistors bus contention duty cycle must be minimized to reduce EMI and bus ringing.

Although it is very important to reduce bus contention, CMOS memories can tolerate more bus noise generated by bus contention than can bipolar memories, due to the excellent noise immunity advantage of CMOS over bipolar technology. However, even when using CMOS memories, large destructive transient currents generated by bus contention can still occur.

CONCLUSION

Bus contention must be taken into consideration in most bus-oriented system design. The occurrence of bus contention generates large transient currents that produce system noise and could also affect the system's long term reliability.

Fast random access memories with common data I/O pins are very susceptible to bus contention due to tight timing requirements. Although it is almost impossible to totally eliminate bus contention, it must be the goal of the system designer to minimize bus contention.

AN973

Avoiding Data Errors with Fast Static RAMs

Microprocessors are now capable of 20-25 MHz. This places a great demand on SRAMs to supply super-fast access times. Today's sub-100-nanosecond SRAMs in production are rapidly moving to sub-50 nanoseconds as yesterday's prototypes ramp into production, and sub-25 nanoseconds is just on the horizon. This need for high-speed SRAMs is amplified by the fact that setup, hold times, and cycle edge accuracies do not usually improve at the same rate as the clock frequency. There is help on the way in terms of application specific SRAMs that put on chip some of the "glue" features that eliminate gate delays caused by decoders, drivers, or clock signals; but for now, the main burden will fall upon SRAM designers to make up for the "lost time" in the shorter cycles. Some of the tools of the SRAM designer are improved processes, tighter design rules, and improved circuit techniques such as address transition detection. When you combine all of these features into a high performance SRAM, you no longer have the bistable flip-flop of yesterday but a highly tuned circuit that is more closely related to a DRAM. This is where the system designer can help. Although SRAM designers are doing everything possible to make the devices stable and noise immune, there is no substitute for a good solid system layout and design. The following discussion gives system designers some insight into potential trouble areas from a component engineering viewpoint.

CHARACTERISTICS OF HIGH-SPEED BUSES

When data is transmitted over long distances, the line on which the data travels has to be considered a transmission line. A long distance is relative to the rate at which data is being toggled. Address and data buses associated with high-throughput microprocessors (e.g., M68000 family) must also be thought of as transmission lines, since it is not uncommon for these processors to run bus cycles of 40-nanosecond periods or less.

Other features of high-end microprocessor buses are that they tend to operate in harsh, noisy-type environments, and most of these buses are unterminated. A high-impedance, unterminated bus line acts just like an antenna. It not only radiates EMI, it can also receive EMI: This can result in bus ringing, crosstalk, and various other noise associated problems. The more transmission lines a bus has, the more antennas to pick up and radiate noise. Of course, the best way to reduce this EMI is to ensure that the bus is properly terminated into a low-impedance load. This low-impedance load could be in the form of a pull-up or pull-down resistor tied to each bus line. Ideally, the termination resistor should be equal to the characteristic impedance of the bus line. A transmission line terminated into its own characteristic impedance has the best incident wave switching as well as the least amount of reflection.

Since an unterminated bus looks almost entirely like a capacitive load, the larger the resistor value the slower the rate at which data can be presented to the receiving device. This is due to the time it takes to charge and discharge this capacitive line through the termination resistor. If a small value resistor is used, the charging/discharging time delay can be minimized (t=RC). However, the smaller the resistor the greater the power consumption through the resistor. Also, if the resistor value is too small, its value will approach that of the source resistance of the transmitting device, which could lead to a degradation of noise margin to the receiving devices. A resistor value between 1 kilohm and 10 kilohms is usually adequate. The actual value should be optimized through experimentation (see Figure 1).




Figure 1. Microprocessor Address Bus with Pull-Up
Resistors

HIGH SPEED SRAM DESIGN TECHNIQUES

In order to speed up access times of high-speed RAMs, many new design techniques have surfaced. One of the most innovative techniques to emerge is known as address transition detection (ATD) circuitry. Since row address access times are typically slower than column address access times, this circuitry originally used the row addresses to trigger a clocking sequence that restored bit lines, shorted data lines, equalized sense amplifiers, and threestated the output as the output buffers were equalized. This meant that many of the internal transistions could be completed by the time that the signals were decoded and propagated through the device seeking the proper cell and outputting data. This then made row and column access times much more equal and eliminated one of the speed bottlenecks. This scheme also has the added advantage of reducing power consumption because the static bit line loads can be reduced in size by utilizing a parallel equalization that is also generated at the ATD initiation and used to pull up the bit line 0 before selection of the new word line. Since




Figure 2. Address Transition Detection Timing Chain

its inception, ATD has been expanded and is now activated by all addresses and chip select pins instead of just row addresses. A typical timing chain, as shown in Figure 2, applies to Motorola's MCM6164 $8K \times 8$ SRAM and exemplifies the clock sequence dependency.

ATD has been shown to be very effective as a performance enhancer and will remain a valuable tool for designers, but it can be seen that we now essentially have a clock-activated part. What happens if addresses are floated or oscillate at a frequency greater than the ATD response? What happens if addresses are skewed, thereby getting successive ATD initiations? There is also the case of signals being gated from numerous sources, in which the address may start in one direction and then reverse several times before it finally seeks a valid high or low level. Circuit designers believe that these potential problems have been resolved over the last few years as testing techniques and circuit simulations have wrung out the infinite number of application variations. However, there is a simple, foolproof way that system designers can eliminate any potential for this type of a problem. Deselect the device during address transitions (see Figure 3).

Since new design techniques have made chip select access times equal to address access times, system designers can take advantage of this and improve reliabilty of their system by increasing overall immunity to a noisy environment. This can cover a host of potential board-induced problems from oscillating multiplexer or driver units, to spurious address glitches put out by MPUs.

Another design improvement is related to rise and fall times on the output levels, known by circuit designers as di/dt. This is the inductance associated with the changing current as loads are charging and discharging. This inductance is coupled back to the device, and through connections and bus resistance can cause the power supply or ground to change drastically. This is pushed to the limits as output drivers become more powerful, and is especially aggravated by multiple I/O devices like byte-wide SRAMs which may have all eight data lines switch from all 0s to all 1s or vice versa. These spurious noise spikes on the power lines can affect the data contents of the device, as well as any other device sharing the same power and ground buses (see Figure 4). Circuit designers have developed circuitry that has a feedback loop that controls the rise and fall time just enough to minimize overshoot, undershoot, and ringing. This di/dt is the inherent reason why bytewide SRAMs are typically 4-5 nanoseconds slower than single output devices.




Figure 3. Deselection of Device During Address Transition




Figure 4a. MCM6164C Data Bus




Figure 4b. Ground Bounce When Data Switches from All 1s to All 0s

PCB POWER FEED CONSIDERATIONS

Another source of noise can be inadequate power feeds and power supply decoupling. Large ground planes should be used to reduce both inductances and resistances. The resistances of the power supply lines should be less than 0.1 ohm. If the inductances or resistances of the power supply lines become significant, VCC or ground bounce can occur. Since all inputs are referenced to ground, gate input thresholds could be exceeded, causing data errors to be generated. An excellent PCB design is one that incorporates a multilayer board. One layer should be entirely devoted to a ground plane.

The use of good-quality decoupling capacitors can help to keep noise off the power lines. A value between 0.01 microfarad and 0.1 microfarad (use 0.1 microfarad for $\times 8$ organizations) should be used for each RAM. This capacitor should be located as close to the RAM power pins as possible. When

using IC sockets, it is recommended that sockets with goldplated copper contacts and built-in decoupling capacitors be used.

A large value capacitor (≥1 microfarad) should be used on each V_{CC} line. The purpose of this capacitor is to provide for sudden current demand (current surges) from the power supply.

Figure 5 illustrates a typical memory board design.




Figure 5. Typical Memory Board

SUMMARY

Digital transmission line theory must be taken into account when designing high-frequency buses. A high-impedance, unterminated bus behaves much like an antenna, receiving as well as transmitting EMI. The use of termination resistors on these buses can reduce EMI. Many innovative designs have evolved to speed up access times of fast static RAMs. One of the more innovative designs is that of address transition detection circuitry. Most high-speed RAMs today use this technique to decrease access time. Good PCB power feed design, as well as the judicious use of decoupling capacitors, is essential for optimum performance from fast static RAMs.

Much of the time, the problems caused by a marginal device, system layout, or pushing for the last nanosecond is an intermittent random type of problem that could result in either destroyed data or access time push-out. If you are having a problem, call Motorola MOS Memories in Austin, Texas, (512) 928-SRAM (928-7726). We are on your design team!

A N984

25 MHz Logical Cache for an MC68020

Prepared by:

Motorola - East Kilbride, Scotland

INTRODUCTION

As the speed of the MC68020 processor increases it becomes more difficult and more expensive to provide large amounts of no-wait states memory. The addition of a logical cache in a memory management based system then becomes a more viable alternative to the problem. For a typical 25 MHz MC68020 system the incorporation of a no-wait states cache is one of the most economical ways in which the true performance attainable from this particular processor can be achieved.

CACHE DESCRIPTION

The cache described in this application note is a 32K byte (8K long words) direct mapped logical cache. The cache is organized such that both supervisor and user, program and data accesses are stored. The entries are tagged appropriately with the function code lines. To avoid any stale data problems that may occur with the data the cache update logic includes a 'write through' mechanism that forces any data writes to update both the memory and the cache. The cache operates with no wait states with a 25 MHz MC68020.

BLOCK DIAGRAM DESCRIPTION

The cache can be broken down into several functional parts as follows:

- tag RAMs
- data RAMs
- control logic
- entry update mechanism

The cache is organized as 8K long word entries (see Figure 1) which are referenced by a 22 bit TAG field. This TAG is made up of the upper address lines (TA15-TA31), the function codes (TFC0-2) and the size pins (TSIZE0-1). By incorporating the size pins into the TAG field means that the data entry can be validated even if it were referenced as a misaligned data transfer. The function codes allow the entries to be referenced separately with respect to user/supervisor and program and data entries.

The cache mechanism will begin operation as soon as an address becomes valid on the logical address bus. This address accesses the TAG RAM within the cache and the corresponding entry is compared with the relevant section of the logical address bus (LA15-LA31) and the control bus (FCO-2, SIZEO-1).

If this comparison is valid then this gives an indication to the comparator logic that a valid entry may be present within the cache data RAMs.

To determine whether this data entry is indeed valid a simultaneous access is made to the VALID bit RAM with the lower section of the logical address bus (LA2-LA14). If the entry in this VALID RAM is a logic 0 then this indicates that the corresponding data entry at that cache address (LA2-LA14) is a valid entry.

Access to that data item can then be made on the condition of several control signals (e.g. R/W*, CACHE-E*, etc.) and the data buffers to the system data bus will be enabled. This is termed as a CACHE HIT.

Conversely, if the entry in the VALID bit RAM was a logic 1 then this would indicate that the corresponding data item was not a valid cache entry and so the isolation data buffers would not be enabled to the system bus. This is termed as a CACHE MISS.

When the cache detects a HIT then the bus cycle is completed from the data RAMs and the system operates with no wait states.

If on the other hand the cache detects a MISS then the processor has to fetch its data from external memory which by its nature will be slower and will incur wait states.

To facilitate the data fetch from external memory the cache mechanism forces the processor to do a RETRY of the MISSed bus cycle. This retried bus cycle will then go out to external memory and fetches the relevant data item which will be latched by the processor and also used to update the cache. Subsequent accesses to this address will then find the data resident in the cache.

To preserve data integrity a CACHE MISS is also generated by a data write cycle. On writing to an address the cache forces a MISS such that the data item will be written to the cache in addition to the external memory. Subsequent data reads at this location will find that the data item is resident and is the most recent version.

Forced CACHE MISSes are also generated when the logical

address is detected as being a peripheral access (e.g. serial I/O device) or when the processor is executing a CPU space cycle (e.g. interrupt acknowledge).

CACHE CONTROL MECHANISM

The cache hit signal (CHIT*) is generated as a result of the comparison of the TAG data, the VALID bit and various control signals. When the logical address from the processor becomes valid the cache TAG RAMs are enabled and the TAG data is produced for comparison.

These TAG RAMs are addressed as an 8K long word bank and so logical address lines LA2 to LA14 are used.

The TAG RAM itself contains information relating to the bus status of the cached item. This bus status consists of a section of the logical address bus (LA15-LA31) and some control signals (FC0-2, SIZE0-1). When these TAG RAMs are accessed this previous bus status is compared with the existing bus to detect if there is a match.

Comparators U215, U216 and U217 (see Figure 4) are used to compare this information and if there is a match the outputs Oa=b (pin 19) will be asserted.

The assertion of these three comparator outputs is then conditioned by various other factors to determine whether a cache hit signal should be generated.

While the TAG RAMs are being accessed by logical address lines LA2-LA14 a VALID bit RAM is also accessed. The information contained in this VALID bit determines whether or not the cache data is valid. When the cache is enabled all the entries in the VALID RAM are set to logic 1 to indicate that there are no valid entries in the cache.

Subsequent memory accesses then cause a cache miss which results in a cache entry being made. When this cache entry is made the status of the bus (LA15-31, FCO-2, SIZEO-1) is saved in the TAG RAM at the location pointed to by the cache index (LA2-14). The information on the data bus is then saved in the data RAMs at address with cache index LA2-14 and the corresponding VALID bit entry is also set (i.e. the cache entry is marked as being valid).

Subsequent accesses to that address will then cause the TAG address comparators to assert their outputs and the VALID bit to be set. The assertion of the cache hit signal (CHIT*) is then dependent upon the status of several other control signals such as cache enable (CACHE-E*), CPU space and peripheral access (IOEN*). Accesses to CPU space are not cached because of the problems that might arise when servicing interrupts or accessing coprocessors. In addition access to peripheral devices (indicated by the signal IOEN*) are not cached because of the read write nature of some peripheral device registers.

When these signals are taken into account the resultant assertion of the cache hit signal (CHIT*) will then cause the processor to complete the bus cycle with no wait states.

Control of the cache is facilitated by three hardware primitives: Cache Enable, Cache Disable and Cache Clear. These primitives are initiated by accessing a specific address within CPU space which is not used for any other CPU space functions.

On requesting a cache enable function the mechanism causes the VALID bit RAM to be set to logic 1's, indicating no valid cache entries, and then assert the CACHE-E* signal to the rest of the system.

The cache disable function simply negates this CACHE-E* signal.

The cache clear function is included to allow the support of multi-tasking software. On initiation of the cache clear function all entries in the VALID bit RAM are cleared so emptying the cache. This is useful where the software has to perform a context switch.

CACHE CONTROL LOGIC

The Cache control logic allows the software programmer to enable the cache, disable the cache and to clear the cache contents. Accesses to the control logic can only be done under CPU space. This prevents accidentally writing to the control logic during normal operation (the SFC and DFC registers are programmed for CPU space with the MOVEC instruction, and the MOVES is used in writing to the control logic). Hence only the supervisor mode of operation can control the cache.

The address lines LA24-LA26 are used to decode the cache control functions, these being inputs fed to an 74LS138 U241 (see Figure 3). In addition to these addresses in CPU space, the programmer should also select an area of memory that will not cause contention with the normal MC68020 CPU functions.

An example decode could be \$1070000 (\$ is used to represent a hexadecimal number) for clear cache, \$2070000 for disable cache and \$4070000 for enable cache.

Cache Enable

The cache is enabled by accessing to a CPU address similar to the one given above, the data being irrelevant. On enabling the cache all entries are made invalid. This ensures that no stale data problems are created from accesses when the cache was previously enabled.

The output from U118D (see Figure 3) is used to enable a sequencer consisting of three 4-bit binary counters: U246, U247 and U248. These counters are used to increment the address bus to set the valid bits to all 1's (entry is invalid). The addresses are presented to the valid RAM U259 via the latches U249 and U250, the outputs from these being enabled at the same time as a write to enable the cache. Also during this sequence the logical address bus to this RAM is tri-stated from the RAM's address bus by U243 and

Under normal operation the latches U243 and U244 are enabled and U249, U250 are disabled allowing the valid RAM to be addressed from the logical address bus. The 12-bit sequence clears 4 K entries in the cache (each entry is a long word).

The sequence is repeated twice to clear the whole 8 K entry cache. The two D-type flip flops U2518 and U251A are used to write first to the upper 4 K then the lower 4 K entries

At the end of the cache clear sequence the cache is enabled via the S-R flip flop U257D and U118C. The CACHE.E* is then used in the comparator logic to indicate that the cache is enabled. In addition the DSACKO* and DSACK1* is returned to the MC68020.

As far as the processor is concerned the cache clear mechanism can be thought of as a long instruction. The valid

RAM latches data with respect to the sequencer clock (40 MHz for 25 ns SRAM's) and a logic 1 is latched on each falling edge of this clock.

A logic 1 is written into the valid RAM when: the sequencer is enabled; it is the falling edge of the 40 MHz clock and the WRITEN* signal from the entry update mechanism is high (U258C, U263A and U219D). This logic is also used to write a logic 0 into the valid RAM during normal operation.

To prevent external bus contention when the cache is being written to, a signal ADDBUFDIS* is generated which can be used to disable external address buffers. The CMISS signal should be used to disable the external address buffers during a cache hit.

Cache Clear

The cache clear mechanism is used to allow the operating system to perform a context switch. A cache clear command will produce the same output as the enable cache command.

Using the 40 MHz clock gives a context switch time of approximately $0.025 \times 1024 \times 8 = 205$ us. If this is unacceptable the mechanism can be speeded up by using several valid bit RAMs of lower density in parallel, or using a RAM with a clear feature.

Cache Disable

This command produces an input into U240B to set the S-R flip flop to cache disable (CACHE.E* set to a logic 1). The reset signal is also fed into U240B to ensure that the cache is always disabled at reset.

ENTRY UPDATE MECHANISM

This section of logic (see Figure 2) is used to control the cache mechanism for updating entries in the cache. In addition, the logic will produce control signals used to latch data into the Tag and Data RAMs and control the isolation data buffers for the cache (U236 – U239 in Figure 5).

The mechanism used to update the entries in the cache is only enabled on a read cycle (R/W* signal into U261D) and when the cache is enabled (CACHE.E* signal into U261C).

The control logic is required to perform three distinct operations:

- On a write cycle the WRITEN* signal should be asserted to latch data into the RAMs to perform a write through operation. When the address is next accessed it will reside in the cache.
- On a read cycle that does not generate a cache hit, the logic needs to initiate a retry operation to enable the cache to latch the data which is being read by the MC68020.
- Thirdly, on a read cycle, which causes a cache hit, the bus cycle needs to be terminated to allow zero wait state operation at 25 MHz from the cache.

Write Cycles

Assuming the cache is enabled then on a write cycle the

output from U240D produces logic 0 (the output from U261C will be logic 0). This output produces a signal INHIBIT* which prevents the cache returning DSACKO*, DSACK1*, HALT* and BERR* (U256A, B, C, D), used for read cycles (see Figure 2).

A signal FORCEW* is also generated via U258B and U219C to control the output enable of the cache isolation buffers to allow data to be routed to the cache data RAMs (see Figure 5).

The WRITEN* signal is finally generated from U258A to produce the W* enable for the TAG and DATA RAMs. WRITEN* is also used to enable the buffers: U212 - U214, to route the current logical address, function codes and size lines into the TAG RAMs (see Figure 4).

Two banks of RAMs are used to obtain an 8 K entry long word cache; the lower bank of RAMs are enabled with LA14* from U255C and the upper bank is enabled by LA14. This is needed to allow 25 MHz operation (25 ns SRAM – MCM6268-25 – are used as shown in Figure 4).

On the assertion of DSACKO*, DSACK1* from the external physical memory the two D-type flip-flops U235A and U253B (see Figure 2) are used to negate the WRITEN* just after the falling edge of the processor clock S4 (just after the MC68020 latches data). On the negation of WRITEN*, tag data is written into the tag field.

The information on the data bus is latched into the cache data RAM and the tag buffers and data isolation buffers isolate the cache from the system busses. This section together with the whole entry update mechanism must operate logically very quickly hence FAST logic is used throughout.

Read Cycle with a Cache Miss

Timing diagram 1 shows the cache sequence when a cache miss occurs. From this diagram it can be seen that the addresses on the address bus do not become stable until 5 ns into S1 worst case. At this point it will take 25 ns to obtain information from the TAG data RAMs (the RAMs are permanently enabled).

In addition to this there is a delay through two levels of comparator (U215 - U218). This gives an absolute maximum propagation delay time of 46 ns after the address bus is stable before a valid CHIT* signal is generated. With the above conditions a valid cache hit signal (CHIT*) should be asserted in the middle of S3 for a TAG match. The entry update mechanism uses this information to determine if there is going to be a cache miss or a cache hit.

In the case of a cache miss the following sequence of events are executed: DSACKO* and DSACK1* are asserted by the assertion of the MC68020 AS* (U255B) by U256A and U256B as shown in Figure 2. The INHIBIT is set to a logic 1 by U261C, U261D and U262A. U252A is then used to bring U252B out of RESET on the falling edge of S2. This D-type is then used to sample the CHIT* signal in the middle of S3. In the case of a cache miss the D input will still remain high, forcing the cache miss signal CMISS to go high. This is used to enable external data buffers for the MC68020. This causes the BERR* and HALT* signal to be asserted simultaneously to request a retry cycle (via U261B, U256C and U256D). This takes advantage of the MC68020's ability to recognize a late retry if spec 27A is satisfied. (Note that

68020 inserts an additional 3 clock cycles after S5 of this cycle).

On the termination of this bus cycle all signals are negated as shown in the timing diagram, with the exception of the INHIBIT. This is because on the rising edge of LAS* the output from Q* of U269A is fed back to the input to produce a low INHIBIT signal for the following retry cycle This low INHIBIT signal prevents the DSACKO*, DSACK1*, BERR* and HALT* lines from being asserted by the cache during the retry cycle.

Timing diagram 2 shows the retry cycle. The length of this cycle is determined by the actual physical device being read so it is shown as an unknown number of wait states. The same cycle is repeated as above, however, during this cycle INHIBIT has been asserted causing FORCEW* (force a write to the RAMs) and WRITEN* to be asserted. This has the effect of updating the cache on the read cycle by forcing the cache to latch the addresses, function code and size signals to the TAG RAM and the DATA bus contents into the data RAMs.

The buffers U236 – U239 are enabled by (CHIT*) ANDed with (FORCEW*) and the direction is controlled by CHIT*. In this case CHIT* is a logic 1 causing data to be written into the RAMs. The buffers U212 – U214 are enabled by the WRITEN* signal.

On return of the DSACKO*, DSACK1* from the physical system, the WRITEN* signal is negated (via U257A, U255C, U253A, U253B, U219B and U258A) to latch data into the RAMs just after the falling edge of S4.

In addition to this all the signals are negated at the end of the cycle and the INHIBIT signal returns to a logic 1 level on the negation of LAS* (U262A and U240D).

Read Cycle with a Cache Hit

When a read cycle occurs at an address which has a corresponding input in the cache, a cache hit will occur. This cycle

is similar to the one above except the CHIT* signal from the comparators U215 - U218 is asserted by the middle of S3, setting CMISS inactive (output from Q of U252B is set to a logic low) and forcing the external data buffers to be disabled preventing data bus contention. The BERR* and HALT* are also prevented from being asserted by U261B so no late retry cycle is signalled to the MC68020.

Finally, the cache data RAM isolation buffers U236 – U239 are enabled and the direction is selected to be output from the RAMs to the data bus. As there is no bus activity which stops the recognition of DSACKO* and DSACK1*, this read cycle by the MC68020 from the cache is performed in zero wait states at 25 MHz.

At the end of the cycle all the signals are negated for the next bus cycle.

CONCLUSION

The design of a 25 MHz logical data cache to interface between the processor and an MMU involves the use of very fast logic and static RAMs for zero wait state operation. The RAM access speed required in this application is 25 nS to allow no wait states operation.

The control logic has been designed discretely with FAST Schottky TTL since the use of PLAs would have a serious effect on gate propagation delay times.

The MC68020 supports a late retry cycle recognition and this is used in the design to take corrective action in the case of a cache miss.

As greater performance is required from the MC68020 the move towards high frequency zero-wait state operation becomes a more important requirement. If an MMU is placed between the processor and memory this will have an effect on zero-wait operation at the higher frequencies.

If the logical data cache can be made large enough, so that a high hit rate can be achieved, then slower physical memory could be tolerated in the system.

MOTOROLA MEMORY DATA




Figure 1: Block Diagram






Figure 2: Entry Update Mechanism

MOTOROLA MEMORY DATA




Figure 3: Control Logic





Figure 4: TAG Address RAMs









Figure 5: Cache Data RAMS






Timing Diagram 1 - Cache Miss

MOTOROLA MEMORY DATA



Timing Diagram 2 - Retry of the Cache Miss Cycle




Timing Diagram 3 - Cache Hit

MOTOROLA'S RADICAL SRAM DESIGN SPEEDS SYSTEMS 40%

Key to higher throughput is a synchronous clocked architecture and on-chip I/O latches; the combination cuts interconnection delay by up to 20 ns

by Bernard C. Cole



1. ASYNCHRONOUS. Using asynchronous SRAMs, designers of high-performance synchronous systems must incorporate latches on the inputs and outputs, adding 15 to 20 ns of delay.

ngineers at Motorola Inc.'s MOS Memory Products Division are taking a radically different approach from the current asynchronous architecture for static random-access memories. They are developing a synchronous architecture the company claims will improve system throughput by as much as 40% and will reduce system component count by as much as 50%.

The keys to the Austin, Texas, division's new architecture are: replacing the traditional self-clocked address-transition-detection circuitry, found in conventional asynchronous SRAMs, with a synchronous clocked architecture, and adding critical input and output latches on-chip. The combination of these features eliminates as much as 8 to 10 ns of interconnection delay on input and on output, says William Martino, the division's design manager for specialized memories. It also eliminates circuitry often required to make asynchronous devices appear synchronous in high-performance cache-memory systems, which depend heavily on the synchronization of critical timing

parameters. Also incorporated on the chip are drive transistors capable of driving buses with capacitive loads of up to 130 pF without additional external circuitry. Motorola designers also enlarged the geometries to increase the inherent drive capability of the devices.

The new architecture has been incorporated into four initial products that are members of a new family of 16-Kbit-by-4-bit SRAMs with cycle times ranging from 25 to 35 ns and access times in the 10 to 35 ns range. This equals that of comparably sized asynchronous SRAMs fabricated with the same 1.5-µm double-metal CMOS process [Electronics, Aug. 7, 1986, p. 81], says Frank Miller, synchronous SRAM project leader at the division. But Miller emphasizes that the elimination of as much as 20 ns of interconnection delay can almost double system-level performance.

Motorola expects to offer samples of the four clocked synchronous SRAM parts within about a month and plans to be in volume production by the end of the fourth quarter. Two of the devices, the MCM6292 and 6295, incorporate level-sensitive transparent latches,

10

Reprinted from Electronics, July 23, 1987, issue. Copyright @1987, McGraw-Hill, Inc. All rights reserved.

10

whereas the MCM6293 and 6294 use positive-edge-triggered latches. Also the 6294 and 6295 each have an output enable pin that allows the user asynchronous control of the output buffers, allowing the parts to be used in common I/O at the board level. All the devices feature an active ac power dissipation of 600 mW and an active dc power of only 100 mW.

The advantages of Motorola's new family of synchronous SRAMs outweigh the advantages of asynchronous devices. Martino says. In asynchronous devices, great reliance is placed on address-transition detection, a self-clocking scheme that uses the address-signal transition, or edge, as a reference to synchronizing all operations on the chip to that signal. Martino says that asynchronous SRAMs are widely used because they allow and recognize address changes at any time. As a result, no external global clock is necessary to access data, making them easy to use. Also, compared with dynamic RAMs, asynchronous SRAMs take much less external circuitry, says Miller. Because they are free-running. the addresses can be changed whenever needed, and they are very easy to control.

Although they are easy to use, asynchronous SRAMS must be surrounded by considerable external logic (see fig. 1) in many applications in high-performance processor systems such as writable control stores, data caches, and cachetag memories [Electronics, June 11, 1987, p. 78] that require synchronous operation. The extra circuitry imposes a considerable performance penalty, and that can be a problem in cache applications in particular, says Martino, where the speed of memory typically must be at least an order of magnitude faster than main memory. Also, for a cache to work properly, critical tim-

ing relationships must be preserved so that a variety of simultaneous operations can be coordinated, such as searching the tag store, getting data out of cache, and replacing proper entries in the cache. The added delay of the external logic can make it difficult to preserve these relationships.


When system speeds were in the 200-ns range, Miller says, the additional 10-to-20-ns penalty of this external logic could be tolerated. "But with processor speeds improving so dramatically, now pushing below 100 ns toward 50 ns, this is a penalty that is critical, especially since the speed of the external logic has not kept pace with the improvements in speed at the chip level."

Depending on the type of register involved and the process used, the delay time, even with high-performance logic families, can be reduced to no more than 7 to 10 ns.

says Martino. As a result, most speed improvements have come by pushing the speed of the memory chips themselves. But, as processors speed up, memories with sufficiently low access times are getting harder and harder to produce inexpensively, Martino says. Current 25-to-35-ns asynchronous SRAMs are barely adequate, he says. And newer processors will require a system throughput of no more than 35 to 40 ns. For such throughputs, SRAMs must be pushed to below 10 ns. only achievable now with bipolar and bicmos circuits, but at much higher power. "However, even if parts are pushed down to 1 ns and under, there is still that 10 ns on the input and another 10 ns on the output to deal with," says Martino.

The most important element in Motorola's new SRAM architecture (see fig. 2) is the incorporation of the external input and output latches necessary for synchronous operation on board. This design considerably simplifies system design and reduces interconnection delay. "By pulling all of that glue logic on board, it is no longer necessary to drive a large bus to TTL levels," says Martino. "It is now done on-chip, reducing the 10-ns delay down to picosecond levels. This allows the use of a 25-ns part for a 25-to-30-ns bus, rather than using more expensive, power-hungry 10- and 15-ns parts for the same chore."

The Motorola architecture uses address-input latches to hold the addresses so that the processor does not have to hold the addresses valid for the entire cycle. A similar function is served by the data latches on the input. The latches on the output, however, serve a dual function. First, they provide a longer setup and hold time over which the data is valid on the bus, necessary in most processing systems. With a



2.SYNCHRONOUS. By incorporating latches and drivers on-chip, Motorola's synchronous SRAM reduces chip count by more than 50% and reduces interconnection delay.

standard SRAM at minimum cycle time, that time is about 5 ns without any external latching. This is not enough time for most systems, which require the data to be on the bus for at least 15 to 20 ns, for the processor to receive the valid data. The other function of the latches is to provide the extra drive needed to drive the buses with capacitive loads of up to 130 pp.

The designers of the new SRAMs have eliminated the address-detection-transition circuitry; now they use on-chip clock input for a synchronous clocking scheme

Also incorporated on-chip to support the synchronous operation of the latches is a clock input that controls when the latches are transparent and when they are brought into play. Usually this clock input is a derivative of the system clock; that is, the latches are controlled by the edge of the system clock.

The Motorola designers have eliminated the address-detection-transition circuitry in the new SRAMs. Instead, they use the on-chip clock input to incorporate a synchronous clocking scheme in which the necessary address, data, chip-select, and write-enable information previously brought on board the chip by the address-detection-transition circuitry is now accessed at the beginning of the cycle in reference to the external clock, rather than to the address edge as in the asynchronous scheme. The technique, says Martino, is similar to how a DRAM brings in its addresses

with setup and hold times in relation to a read-access or column-access signal input. "Since this device employs a clock with a high-going edge at the beginning of each cycle, it is no longer necessary to detect address-transitions," he says. "The system will tell the chip when to supply the necessary information by providing the clock at the appropriate time."

To eliminate the external drive circuitry, the inherent drive capability of the devices was increased fourfold, says Miller. So Motorola designers enlarged the geometries used to fabricate the pull-up and pull-down transistors, typically on the order of 1,500 µm wide, compared with 400- to 600-um widths on the standard 30-pF devices, and as small as 6 µm in the memory array and 80 µm in the peripheral circuitry. Moreover, to achieve higher speed in spite of the higher drive currents, n-channel devices, which are only output devices, were used rather than the slower p-channel devices. Furthermore, these output devices were speeded up by incorporating a separate ground-supply pin for the output drivers. "This allowed us to burn more current in the output drivers without corrupting the opera-tion of the rest of the circuit," Miller says.

Although this required a substantial increase in the area devoted to the drive circuitry, the chip size, 146 by 404 mils, is not substantially larger than comparable 64-Kbit asynchronous SRAMs. The extra area required for the larger drivers and for the internal clocking circuitry is offset by the area eliminated by removal of the address-transition-detection circuitry required on asynchronous parts, Martino says.

INGENIOUS SRAM DESIGN WAS DONE IN REMARKABLY SHORT TIME

For a memory device of such complexity and ingenious design, Motorola's new clocked synchronous static random-access-memory design was completed in a remarkably short time—only 12 months. Moreover, most of the work was done by a four-person design team: William Martino, design manager for specialized memories; Frank Miller, synchronous SRAM project leader; chip designer Scott Remington; and layout engineer Richard Southerland.

One reason for the fast turnaround was that the array and much of the peripheral circuitry is identical to what was used in the company's family of asynchronous 64-Kbit SRAMs, says Miller. "All we had to do was strip off those portions of the circuit relating to the asynchronous operation and replace them with new synchronous elements."

The team drew from two sources for the features incorporated into the synchronous design—including their cumulative design experience. Miller has seven years' experience in memory design. Remington, an eight-year Motorola veteran, worked on the company's 64-Kbit and 1- Mbit DRAMs. Southerland, a five-year Texas Instruments veteran, worked on



EXPERTS. Miller, Southerland, and Remington, from left, are old hands at memory design.

most of Motorola's asynchronous SRAMs in his two years with the company.

The other source was extensive input from Motorola's customers. "We spent several months defining a variety of special-application memory devices. from dual-port SRAMs and video DRAMs to content-addressable memories," says Miller. "But when we started taking these designs around to customers for input, we found they were most concerned with ways to make standard parts work better. For designers of high-performance systems using cache architectures, one of the largest common denominators was complaints that they had to surround the asynchronous parts with a variety of glue logic to operate appropriately in a synchronous environment.

"The key is listening to the customers, finding out what their specific complaints are, and coming up with parts that satisfy those needs."

AR258

HIGH FREQUENCY SYSTEM OPERATION USING SYNCHRONOUS SRAMS

Frank Miller
Scott Remington
Richard Crisp
Senior Memory Designers
Motorola Inc.
3501 Ed Bluestein Blvd.
Austin, TX 78721

INTRODUCTION

The market for semiconductor memory products suitable for today's high speed cache applications is changing dramatically as the demand for higher performance super mini, ASIC, and microprocessor based computers rapidly increases. This development has put heavy pressure on MOS memory suppliers for faster and faster static RAMs to support shorter and shorter processor cycle times. To utilize their full system performance, fast SRAMs require precise system control, long address hold times, and have tight write pulse requirements. They provide short data valid time, cause common I/O data contention, and offer low drive capability. Todays high performance processors themselves have similar I/O requirements. Therefore system designers have many concerns when designing a fast memory subsystem. They must use additional logic (latches, drivers, pulse generators, etc.) to allow the memory subsystem to interact efficiently with the processor at the fastest system cycle times.

A solution to get the memory and the processor to work well together at fast cycle and access times lies not only in faster components, but in minimizing the need for external glue logic and its associated delays. The Synchronous Static RAM is defined as having on chip latches for all its inputs and outputs, added drive capability, and a self timed write cycle all under the control of the system clock. This eliminates the need for most external logic chips and allows the memory to run at higher system speeds than standard SRAMs with comparable access times.

This paper outlines the basic architecture of a Synchronous SRAM that Motorola plans to introduce in the first half of 1988. We will highlight its advantages over standard SRAMs in high frequency computer system operation. This is followed by an application example for a MC68030 cache subsystem.

ARCHITECTURE AND OPERATION

ARCHITECTURE

A block diagram of the $16K \times 4$ Synchronous SRAM is shown in Figure 1. This diagram shows all inputs, outputs, and control signals $(\overline{W}, \overline{S},$ and K) to the part; addresses (A0–A13), data in (D0–D3), data out (Q0–Q3), clock (K), chip select (\overline{S}) , and write enable (\overline{W}) . All inputs, outputs, write enable, and chip select are latched by the clock.

The latches are one of two types, either positive edge triggered or transparent. The positive edge triggered latches are latched by the rising edge of clock (K). The transparent latches are frozen when the clock is in the high state and open when it is in the low state. Our parts feature two of the possible combinations of input and output latches. The first part, the MCM6292, features edge triggered latches on the inputs and transparent latches on the outputs. Our second part, the MCM6293, has edge triggered latches on both inputs and outputs, to aid in pipelining data.

The output buffers on all of our parts are capable of driving 130 pF loads. The output buffers were designed to drive this load because in some systems the latches that they replace would be required to drive a comparable size load. Due to the size of load that the output buffers must drive, and the speed at which the part operates, we have added an extra ground pin (VSSQ). This pin is the ground connection for all of our output drivers, and allows us to drive our outputs harder and also gives us noise immunity on the ground bus.

For systems that require a common I/O configuration we expect to offer the MCM6295 and the MCM6294, which are the MCM6292 and the MCM6293 with an asynchronous output enable (G) option. These parts, the MCM6294 and the MCM6295, replace the chip select (S) buffer with an asynchronous output enable (G) buffer.

OPERATION

The operation of these parts is much the same as a standard 16K \times 4 SRAM except for the fact that the inputs and outputs are latched and the cycle begins with the low to high transition of the clock. The following examples will concentrate on a read and write cycle for both the MCM6292 and the MCM6293. The MCM6294 and MCM6295 read and write cycles are the same as the MCM6292 and the MCM6293 except that the outputs can be put into a high impedance state at any time by using output enable $(\overline{\textbf{G}})$.

During a read, see Figure 2, all inputs are latched into the part at the rising edge of the clock (K) in both the MCM6292 and the MCM6293. For the MCM6292, when clock goes high, the outputs become latched and are held in that state until the clock falls low. Since the output latches are transparent, during clock low time, there are two possible access times, tKHQV and tKLQV. These access times are dependent upon the high pulse width of the clock. If the high pulse width is less than the access time of the memory array the longer tKHQV spec is the clock access time. However if the clock high pulse is longer than the memory array access time, the clock access time becomes tKLQV. For the MCM6293 the

Copyright © Electronic Conventions, Inc. Reprinted with permission, from MIDCON 1987, Professional Program Papers, Session #22/4.




Figure 1. Synchronous SRAM Block Diagram

outputs transition only when the clock switches from low to high. The output data that is latched during the low to high transition of the clock is the data from the previous read cycle.

For the write cycle, see Figure 3, all inputs are handled in the same manner as in the read. Since both write enable and the input data are sampled on the rising edge of the clock the write becomes self timed. This eliminates the need for complex off chip write pulse generating circuitry. The outputs are put in a high impedance state t_{KLOZ} after the clock falls low for the MCM6292. In the MCM6293 the output buffers will not go into a high impedance state until the low to high transition of the clock at the beginning of the next cycle. The MCM6294 and the MCM6295 allow the user to put the output buffers into a high impedance state asynchronously by using the output enable input. This allows the user to put the output buffers into a high impedance state earlier in the cycle, which eases the data contention problem when the part is used in a common I/O system configuration.

SYSTEM ADVANTAGES (SRAM vs SSRAM)

SYSTEM DESCRIPTION AND TIMING

Figure 7 shows two examples of a $16K \times 32$ bit memory using standard parts. The systems shown require eighteen parts each, ten latches and eight $16K \times 4$ SRAMs, to implement the same function as eight synchronous SRAMs and no glue logic.

The functional equivalent of a MCM6292 is the standard 16K × 4 SRAM with edge triggered latches on the inputs and transparent latches on the outputs, as shown at the top of Figure 7. The parts used in this example are six 'F374 octal D-type flip flops, four 'F373 octal transparent latches, and eight 6288 16K × 4 SRAMs. The predicted timing diagram for the system is shown in Figure 4. This timing diagram compares the predicted system access with that of the MCM6292. In the timing diagrams an approximate skew of 5 ns was added to the address timing to allow for some propagation delay from the MPU or CPU. For the purpose of comparison, three timing






Figure 2. Read Cycle Comparison

Figure 3. Write Cycle Comparison

STANDARD SRAM WITH EDGE TRIGGERED LATCHES ON INPUTS AND TRANSPARENT LATCHES ON OUTPUTS (tayoy = 50 ms, taya = 25 ms)



MCM6292 SYNCHRONOUS SRAM ($t_{AVQV} = 35$ ns, $t_{CYC} = 25$ ns)



NOTE: AT-Address generation and transition time.

Figure 4. Standard SRAM vs MCM6292 Timing Diagram

parameters were calculated, t_{CYC} (cycle time), t_{AVQV} (address valid to data out valid time), and t_{KQV} (address clock valid to data out valid time). The equations used to calculate each of the timing parameters for the standard SRAMs are as follows:

$$t_{CYC} = Ta + Tb - Tc$$
 $t_{KQV} = Ta + Tb + Td$
 $t_{AVOV} = skew + setup + Ta + Tb + Td$.

The equivalent timing parameters for the MCM6292 can be determined as follows:

$$t_{CYC} = Tb$$
 $t_{KQV} = Tb$
 $t_{AVQV} = skew + setup + Tb$.

The equivalent circuit for the MCM6293, as shown at the bottom of Figure 7, is a $16K \times 4$ SRAM with positive edge triggered latches on both inputs and outputs. For this example the parts used are, eight 6288 $16K \times 4$ SRAMs and ten 'F374 octal D-type flip flops. The timing diagrams for this example are shown in Figure 5. The equations for calculating the timing parameters are as follows:

Standard SRAMs:

$$t_{CYC} = Ta + Tb - Tc$$
 $t_{KQV} = Ta + Tb + Td + Te$
 $t_{AVQV} = skew + setup + Ta + Tb + Td + Te$

MCM6293:

$$t_{CYC} = Tb$$
 $t_{KQV} = Tb + Te$
 $t_{AVOV} = skew + setup + Tb + Te$

SYSTEM COMPARISONS


The timing parameters for the 25 ns $16K \times 4$ synchronous SRAMs and the equivalent circuits using 25 ns SRAMs are in Table 1. Also in Table 1 are timing parameters for other systems using progressively faster and more expensive SRAMs. From this table it can be determined that if either t_{AVQV} or t_{KQV} were the most important timing constraints a much faster SRAM would be needed to match the performance of the synchronous SRAM. For the performance of the system built with standard parts to match the performance of the 25 ns MCM6292, it would be necessary to use a 10 ns SRAM. Similarly, if the system used 25 ns MCM6293s the equivalent system made from standard parts would require 15 ns SRAMs.

Another important advantage of the synchronous parts over standard parts is the board level chip count; 18 parts are necessary when using standard SRAMs while only 8 parts are needed for the synchronous SRAM implementation. This is critical when board space is an important factor. Also, the fact that data and write enable are sampled on the rising edge of the clock, eliminates the need for complex write pulse generating circuitry. Finally, in order to get the high speed performance out of standard SRAMs, it requires precise timing and phase control of two clock signals (K1 and K2), while in the synchronous part only one clock (K) is needed.


APPLICATION: MC68030 CACHE SUBSYSTEM

The Synchronous SRAM combined with the Motorola MC68030 microprocessor illustrates the potential of this advanced memory architecture. The high frequency performance of microprocessors like the MC68030 can be impaired by having

STANDARD SRAM WITH EDGE TRIGGERED LATCHES ON INPUTS AND OUTPUTS $(t_{\Delta VOV}=54~ns,~t_{CVC}=25~ns)$



MCM6293 SYNCHRONOUS SRAM (tAVQV = 45 ns, tCYC = 25 ns)



NOTE: AT-Address generation and transition time.

Figure 5. Standard SRAM vs MCM6293 Timing Diagram




Figure 6. MC68030 Burst Read Addressing


to wait for slow memory to respond. For this example we will use a 16K by 32-bit cache system running at frequencies of up to 33-1/3 MHz. This does not mean that you can purchase MC68030 processors today at this speed, only that our 25 ns SSRAM will support this processor up to that speed. The MC68030 timings used for this example are extrapolated from the current 16.67 and 20 MHz specifications that exist today and are not intended to be the official specifications.

We will exploit the processor's burst read cycle which supports burst filling of its on-chip instruction and data caches, adding to the overall system performance. The on-chip caches

are organized with a block size of four long words, so that there is only one tag for the four long words in a block. Since locality of reference is present to some degree in most programs, filling of all four entries when a single entry misses can be advantageous, especially if the time spent filling the additional entries is minimal. When the caches are burst-filled, data can be latched by the processor in as little as one clock for each 32 bits. 1

The timing diagram shown in Figure 8 shows a burst read cycle (four 32-bit words read) in a 3-1-1-1 clock cycle configuration. The first word is read in 3 clock cycles and the remaining three words are read in one clock cycle each. The burst read cycle begins with a cache burst request (CBREQ) from the processor followed by a cache burst acknowledge (CBACK) from the memory controller. This means the processor is requesting a burst cycle and the accessed memory can comply. During the burst cycle the processor supplies the starting address in the normal synchronous fashion and holds it valid until all four long words are read. It does not provide the next three addresses required to complete the burst fill, so they must be generated off chip. For this example we used a 'F191 counter whose control signals, PL and CE, are generated in a cache controller. The clock input, CP (CLK), is the opposite phase of the system clock. The SSRAM operates with the same inverted system clock (CLK) and receives its addresses from two sources; A2-A13 are supplied from the processor's address bus, and A0-A1 are supplied from the 'F191 counter to allow nibble counting as shown in Figure 6.

STANDARD SRAM WITH EDGE TRIGGERED LATCHES ON INPUTS AND TRANSPARENT LATCHES ON OUTPUTS



STANDARD SRAM WITH EDGE TRIGGERED LATCHES ON INPUTS AND OUTPUTS





Figure 7. Standard SRAM Implementations



NOTES: 'A' ~ (minimum clock period)/2 CTR. = counter ('F191)

Figure 8. MC68030 Burst Fill Timing



Table 1, Timing Comparisons Between SSRAMs and SRAMs

- :	25 ns SSRAM		SSRA			5 ns RAM	_	0 ns RAM		5 ns RAM		0 ns RAM
Timings	Trans. Output	Edge Trig. Output	Trans. Output	Edge Trig. Output	Trans. Output	Edge Trig. Output	Trans. Output	Edge Trig. Output	Trans. Output	Edge Trig. Output		
tCYC	25 ns	25 ns	25 ns	25 ns	20 ns	20 ns	15 ns	15 ns	10 ns	10 ns		
tAVQV	35 ns	45 ns	50 ns	54 ns	45 ns	49 ns	40 ns	44 ns	35 ns	39 ns		
tKQV	25 ns	35 ns	43 ns	43 ns	38 ns	38 ns	33 ns	33 ns	28 ns	28 ns		

The timing begins with the request, the acknowledgment and the generation of the first address. This address is used to access one of the four long words. Two low order address signals from this address must also be loaded into the counter. At the beginning of the cycle the parallel load signal for the counter is enabled, the address is then loaded in and the PL signal can be disabled. The counter will provide the memory this first address a propagation delay later and then increment it on successive clock edges to supply the memory with the remaining three needed addresses. After receiving all four 32-bit words the processor is free to continue.

A similar system built using standard MCM6288 (16K × 4) type SRAMs would require the use of off-chip input and output latches ('F373 or 'F374 type) in addition to the counter. It would require four chips to perform the latching function for 32-bit data in, and four chips to latch the 32-bit data out, for a total of eight additional 20 pin packages added to the memory PC board. This standard SRAM cache system would also require additional logic in the cache controller to support the write pulse, associated write enable and data in timing for write cycles, and the generation of a second clock (LE or CP) to separately control the input and output latches. To attain the cache system speed of 33-1/3 MHz would require a SRAM access time of approximately one bin faster than the SSRAM. In addition the external glue logic would have to be faster than what is currently offered in the 74F series logic.

SUMMARY

There are many applications for high-speed Synchronous Static RAMs. The integration of latches, self timed writes, bus drive capability, and clock control greatly simplifies system level implementation and ease of use. These features will allow SSRAMs to continue to support higher frequency system operation. Depending on the application, Synchronous Static RAMs can provide up to a 10 to 15 ns improvement in system access time over SRAMs that spec the same chip speeds. They save precious board space by reducing the chip count, and simplify controller design for latch control and write cycles.

ACKNOWLEDGMENTS

The authors would like to thank Brian Branson and Bill Martino for their inputs and comments that helped complete this paper. And special thanks to Richard Crisp for his MC68030 cache system timing analysis.

REFERENCES

- Motorola Semiconductor Technical Data: "Technical Summary: Second Generation 32-Bit Enhanced Microprocessor". 1986.
- Motorola Semiconductor Technical Data: "Fast and LS TTL Data". 1986.

Motorola Inc. can provide the usual promotional and technical literature associated with the Synchronous Static RAM family.

AR260/D

ENHANCING SYSTEM PERFORMANCE USING SYNCHRONOUS SRAMs

Curt Wyman Robert King Motorola Inc. 3501 Ed Bluestein Blvd. Austin, TX 78721

INTRODUCTION TO SYNCHRONOUS SRAM ARCHITECTURE

Fast static RAMs (FSRAMs) are commanding a lot of attention from today's high performance system designers who frequently find that the speed of their system is limited by the performance of FSRAMs on the market. As 32-bit microprocessor-based systems become faster and more prevalent, the demand for sub 25 ns FSRAMs will grow even more.

FSRAMs are the driving force behind semiconductor technology today: they have the smallest circuit features - as low as 0.8 micron from some manufacturers - and use special processes like double-level metal and BIMOS. The Fast SRAM has come a long way from its slower ancestors like the 1K × 4 Model 2114. The ease of use and dependable performance that resulted from the asynchronous performance of SRAMs have been replaced by the raw speed which is pacing today's demand: however, FSRAMs are still expected to meet the basic SRAM specifications for pure asynchronous performance. This dichotomy has caused problems as chip designers come up with more innovative ways to speed up their circuits. Address transition-detection circuitry, for example, caused a number of problems when first introduced in 2K × 8 FSRAMs under certain system conditions. With such advanced technology being used and the cost of manufacturing these chips so high, Motorola has developed an alternative to a high-tech 15 ns access SRAM that uses conventional technology.

Motorola's newest SRAMs are the first to fully embrace the primary purpose of Fast SRAMs. They totally abandon the previous definition of asynchronous SRAMs. They have the requirement of a clock signal, and are, therefore, Synchronous SRAMs. They have separate pins for input and output data, and do not specify standby power.

Motorola offers four different 65,536-bit Synchronous SRAM family members organized as 16K × 4: Models MCM6292, MCM6293, MCM6294, and MCM6295. The technology used for their implementation is the fast, low power-consuming, and noise-immune HCMOS III, which uses a silicon gate for its fabrication. One of the main advantages to using these devices is that they can be designed into system cache-memory or writeable control-store applications with fewer interfacing glue-type parts than the standard SRAM memory. Among the reasons for this are the integrated input and output latches that are capable of driving loads up to 130 pF. Due to the increased operating speed of the device and the additional output-buffer loads, an extra ground pin has been placed on the chip.

Four different devices have been specified so that all combinations of the output-latching and output-enable features are in the offering. The MCM6292 comes equipped with latches that are edge triggered on the inputs but transparent on the outputs. To support systems with pipelined data, the MCM6293 is offered with edge-triggered latches on both the

Reprinted with permission from ECN, Chilton Company, October 1987.

inputs and outputs. The MCM6295 and MCM6294 are output-enable versions of the two basic parts. All of the Synchronous SRAMs come with separate data-in and data-out pins; however, some systems specify a more conventional common I/O mode, and the asynchronous output-enable control $(\overline{\bf G})$ which replaced the $\overline{\bf S}$ signal on these parts can be helpful in such a case.

In many designs using SRAMs, there is actually extra time during the cycle that is being wasted. In more critical applications, the Synchronous SRAM offers an alternative to the conventional SRAM. An external clock input (K) can be used to precisely control the cycle by directing the operation of the on-chip latches.

The designer of small personal computer systems can use the Synchronous SRAM in a number of storage areas. One of the primary applications, cache memory, is high-speed memory that resides between the central processing unit (CPU) and the main memory of the system. Accesses to this fast cache typically require 60 ns versus the 200 ns needed to perform an access to main memory. One way the cache is used is to store data or instructions from main memory that are frequently called for by an application. As an example of this, higher-level languages often use repetitive loops: by storing the data necessary for these repeated operations and instructions in the cache, accesses to the main memory can be avoided.

A typical system is illustrated in Figure 1. It is configured as a cache memory residing between the CPU and the system bus. The system bus links the main memory and I/O devices to the CPU by way of the cache.




Figure 1. A primary synchronous SRAM application is high-speed cache memory residing between the CPU and the main memory of a personal computer system. Accesses to the cache typically require 50 ns, whereas main memory takes 200 ns.

10

In operation, there is one set of locations in which data is stored and another set of locations containing a cache tag for each word in the cache. The cache tag identifies the main memory location with which the data is associated. A comparison is made between the cache tags, which are located in the cache memory, and the address, which is generated by the microprocessor at the beginning of a cycle. If a cache tag and the address match, there is no access made to main memory, but instead the read or write cycle is executed on the corresponding byte of data stored in the cache. When the address does not find a match, a miss occurs, and new locations must be read into the cache from main memory.

A cache miss is the result of a mismatch between the cache tag and the desired address to be accessed by the CPU. When this occurs, the system logic is allowed to perform a retry of the previous access. The appropriate address is accessed from main memory. Following an update of the cache, the data is then available for processing.

The cache hit rate is the actual percentage of accesses made to the cache in which the requested address is resident. In order to keep the hit rate as high as possible, a variety of software routines are used. The function of these routines is to keep the cache as full as possible with the most frequently used data. In so doing, the cache hit rate for both the data and instruction caches will be maximized, increasing overall information throughput.

The Harvard architecture, an efficient method used in many current day applications, is characteristic of a configuration which supports parallelism throughout a system. Synchronous SRAMs can be organized as relatively small external caches connected to the data buses and instruction paths located between the CPU and main memory. This will allow simultaneous instruction execution and data prefetches. The external cache demonstrates another system speed enhancement capability of these devices.

ADDRESSING CONSIDERATIONS FOR READ/WRITE CYCLES

To better understand the Synchronous SRAM's addressing capabilities in regard to read and write cycles, refer to Figure

2. In this illustration, there are four MCM6292 synchronous SRAM devices configured to operate on a 16-bit data bus. Each memory has four data inputs and four data outputs to allow the transfer to data. The address bus consists of 14 address bits, A0-A13. These 14 bits are required to decode and access the 65,536 memory locations of each device. The memory matrix is configured as 128 rows by 512 columns. The system clock is connected to the (K) input of each memory and used to latch all inputs, outputs, write enable, and chip select.

In Figure 3, there are two different read-cycle timings being represented for the MCM6292 (transparent output latches). Both are examples of systems that use the rising edge of (K) to latch all inputs to the memory device. The states of the outputs are then held until the clock makes its transition to the low state. With this Synchronous SRAM, however, it is possible to have different memory access times, depending upon the condition of the clock (K). If the clock pulse is high for less than the 25 ns access time of the memory device, the total access time is rated at t_{KHQV} or 25 ns (Read Cycle 1). On the other hand, if the high portion of the clock cycle lasts longer than 25 ns, the total access time becomes t_{KLQV} (10 ns maximum) plus the length of the clock high (Read Cycle 2).

Figure 4 has been included to show the timing of a write cycle. The timing of a write operation is similar to that of the previously discussed read cycle. One point to consider is that to generate a write pulse, there is no requirement for complex external interfacing chips. This is accomplished through the self-timing mechanism which samples both the write enable and input data when (K) rises. A high-impedance state is entered when the clock returns low.

MPU AND MEMORY SPEED CONSIDERATIONS AT A SYSTEM LEVEL

One consideration worth mentioning is that many memories are not able to keep up with very high-speed MPU control devices. This has been a problem with DRAM technology for a number of years. MPUs operating at clock speeds of over 20 MHz are common in both business and engineering systems





Figure 2. An array of synchronous SRAMs is configured for a 16-bit data bus. Each MCM6292 has four data inputs, four data outputs, and fourteen address lines.

TKHKL TKHKH TKHKH TKHKX TKHKH TKHKK TK

READ CYCLE 1 (See Note 1)

READ CYCLE 2 (See Note 2)



- For Read Cycle 1 timing, clock high pulse width <(t_{KHQV}-t_{KLQV}).
- 2. For Read Cycle 2 timing, clock high pulse width ≥ (t_{KHQV} t_{KLQV}).

Figure 3. If the system's clock high, tKHKL, is shorter than the MCM6292's 25 ns access time, then the total access time will be 25 ns. However, if tKHKL is longer than 25 ns, total access time is increased.




Figure 4. In a write cycle, the self-timing mechanism of the MCM6292 samples both the write enable and the input data when the clock signal, K, rises.

in use today; therefore, 25 ns Synchronous SRAMs are ideal to operate with zero wait states.

Wait states are implemented with slower SRAMs and most DRAMs to freeze the state of the microprocessor address and data bus for a clock cycle. As long as the signal controlling wait states is asserted, more wait-state periods will be generated. The microprocessor resumes operation when the wait-state signal is negated.

The alternative to implementing a wait state to halt the microprocessor for a slow memory device is to use the much faster Synchronous SRAM. Its timing parameters can be more exactly controlled, making the system operate more efficiently. Faster data throughput plus an improvement in overall system performance make the Synchronous SRAM cache a very cost-effective solution in a microprocessor-based system.

When performing read and write operations in a personal computer system, the timing relationship between a high-speed microprocessor's system clock and a typical Synchronous SRAM's cycle time constraints is very critical. These operations could be as simple as inputting console information for CRT display outputs or as complex as supporting multitasking environments or concurrent execution of operations.

High-performance microprocessor systems with operating frequencies of 20-25 MHz are a realistic timing example being offered today. For microprocessors capable of operating at these speeds, a 25 ns Synchronous SRAM is ideally suited. These devices not only provide precise clocked timing control, but also will support applications requiring system clocks running at over 30 MHz. This can be accomplished without incurring any degradation of the processor by inserting wait states.

WHAT'S TO COME FROM SYNCHRONOUS SRAMS

Very high cache hit rates can be attained from a relatively small cache store. The high-rate efficiency is primarily due to the fact that the cache is located external to the CPU rather than actually being an on-chip cache, as is the case with some high-performance microprocessors.

In addition to the popular high-speed cache-memory applications, Synchronous SRAMs are also ideal for writeable control store environments. Data can be downloaded into a Synchronous SRAM array, and the information can be accessed at very high speeds—much faster than from a DRAM array.

Memories are taking on new roles. Because of this, they are being used in a wide variety of application areas and operating to support functions previously not possible. Future Synchronous SRAM devices will be even more complex and some will very likely contain higher degrees of intelligence. Many will be designed with special system functions in mind. Higher-speed operation working from lower voltage sources is just one example. There will be enhancements allowing the designer more flexibility and enabling him to reach supercomputer performance.

Current-day static memories support numerous applications. The synchronous SRAMs discussed above will be offered in 300-mil, 28-lead CERDIP and 400-mil, 28-lead plastic SOJ packages. These configurations satisfy the requirements of most systems presently. As chip integration and sophistication continue to advance, the packaging technology will also need to advance to promote future innovations within the industry.

For more information on MCM6292-series synchronous SRAMs, contact Memory Marketing at Motorola, Inc., MOS Memory Products Div., P.O. Box 6000, Austin, TX 78762. (512) 928-6700

DESIGN APPLICATIONS

DESIGNING A CACHE FOR A FAST **PROCESSOR**

COMPARATOR CHIPS

HELP CREATE A HIGH-SPEED CACHE FOR THE MC68030

o wring the best performance from the new breed of superfast microprocessors, system designers frequently turn to external caches. Direct mapped and set-associative caches offer advantages, compared with fully associative caches. In designing an address-tag-and-comparator system for a direct-mapped or set-associative cache, engineers must consider issues such as the speed of the hit, the address-bus loading, and the datablock size (see "What's the Cache?").

Issues relating to the specific high-speed microprocessor also crop up. For instance, a system built around the MC68030 microprocessor must support two-cycle reads and writes related to the address-tag-comparator timing. Designers must also resolve questions of whether or not and how to support a burst mode. To support this mode, they must decide on address-tag and cache-data-RAM requirements unique to the mode, such as automatically incrementing addresses for the address tags and the cache-data RAM. They must also consider the data setup and hold timing requirements at the processor.

CACHE TAG RAMS

Matching the speed of the MC68030 microprocessor. the cache-tag comparators in the MCM4180, MCM62350, and MCM62351, organized to handle 4 kwords by 4 bits, compare data in the cache RAM with an external 4-bitwide data field. The comparison results appear on the devices' Match pins. Each of the cache-tag devices is bulk clearable and has read and write functions. Of all the cache-system configurations possible with this MCM family of RAMS, for a 32-bit-by-16-kword system, a block of four MCM4180s as tag valid-bits comparators and four MCM62350s provide the fastest hardware arrangement, least bus loading, and lowest cost (Fig. 1).

The MCM4180 includes an Exclusive-Nor (XNOR) comparator, which matches each bit position with the stored data for a true result. This type of comparator requires that every bit position match the stored data for the result to be true.

The MCM62350 and MCM62351 supply a user-configurable comparator offering the conventional XNOR mode and an And-Or-Invert (AOI) mode. Unlike the XNOR mode, the AOI comparator treats zeros in any bit position as don't-care bits during the compare operation. The AOI option is extremely useful for comparing status bits often stored with each address tag. The status bits can represent validating entry bits, which allow storing multiple data entries with each address-tag entry (block size = n), as well as individual so-called dirty bits needed for copy-back caching schemes.

The MCM62350 and MCM62351 RAMs also feature bitset and bit-clear write cycles, which allow individual bits to be unconditionally set or cleared through a mask. Thus, any combination of the four bits in any particular location can be set or cleared without having to read the RAM, modify the data, and write it back as in a conventional SRAM. This feature is useful with the AOI com-

Motorola MOS Memory Products Div., 3501 Ed Bluestein Blvd., Austin, TX 78762; (512) 928-6141.

RICHARD CRISP, BRIAN BRANSON, AND RON HANSON

Reprinted with permission from Electronic Design © 1988 VNU Business Publications Inc. (Vol. 36 No. 23) October 13, 1988.

10

DESIGN APPLICATIONS

CACHE SYSTEMS

parator for storing status bits. Also, both the MCM62350 and the MCM62351 have ground pins positioned to achieve minimum self-inductance in both DIP and small-outline J-type packages.

The MCM62350 differs from the MCM62351 in that it offers a user-configurable Match-output active level. The MCM62351 has an active high open-drain Match output. Wire-ORed connections of separate Match pins allow the comparison width to expand efficiently.

The design of external caches for the MC68030 involves two major timing problem areas—in the addresstag-comparator and in the data cache. Since the synchronous bus protocol makes it possible to use short bus cycles and supports burstmode accessing, the prudent designer will also choose to use it for external cache interfacing to the MC68030 (see "A Synchronous Bus Protocol").

The primary challenge with timing the address-tag comparator is to avoid wait states when the processor runs at a high frequency. Generally, only a hit in any given bus cycle should assert the Synchronous Termination Handshake (/STERM) signal. The first order of business, then.

is how to generate /STERM.

To avoid a wait state, the MC68030 asserts the worst-case Address Strobe (/AS) signal at the same time that the /STERM signal is activated. As a result, cache designs for this processor cannot generally use the /AS to signal the cache that a bus cycle is starting.

Nevertheless, the address-tag comparison must be qualified based on valid addresses that /AS announces. Fortunately, a signal called External Cycle Start (/ECS) is valid slightly earlier than the addresses. Whenever the processor needs an instruction or data, it therefore asserts

WHAT'S THE CACHEP

processor executes a new task, it fetches from the system's main dynamic memory the first instruction and corresponding data, plus the instructions and data for several subsequent operations at adjacent memory addresses.

The cache's SRAM memory fetches the instructions and data from the adjacent main-memory addresses because they have a high probability of being used in the operations that follow. Most programs contain loops, and if the cache is large enough, the needed information will be present in the fast cache, shortening the average memory-access time.

That's a cache hit. If the cache doesn't contain the information, a miss occurs. In this case, the main memory again responds, and the cache receives updated instructions and data.

A cache controller circuit sequences the necessary functional steps. For normal program operation, the system doesn't directly address the cache. The cache subsystem stores both the information and its corresponding mainmemory address. The controller compares the stored address in the cache, called the address tag,

with the address the processor provides to determine whether the cache contains the requested data

Cache types are usually delineated by their placement policy, or mapping algorithm, which determines where new information is stored in the cache. Most caches are either associatively content addressable or directly mapped, random-accessible types.

Whereas in a straight RAM, the processor directly accesses the information, in a content-addressable memory a match with a stored address of the information's original main-memory location causes the contents-addressable portion of the cache to respond with a pointer (see the figure, opposite, left). The pointer, or address, then specifies the data's location in a random-accessmemory portion of the cache system. This fully associative memory cache copies the information in any main-memory location into any location in the cache.

A directly mapped cache, on the other hand, uses random-access memories to store both an address tag and the information's image (see the figure, opposite, right). The low-order bits of the address from the processor provide an index into the address-tag-store

portion of the cache system, which stores the high-order address bits. To determine whether the requested information resides in the cache, the system compares the high-order address bits from the processor's bus with the contents of the address-tag-store RAM. If they're the same, the cache contains the requested information. Unlike in a fully associative cache, in a directly mapped cache, a memory-address location has its information copied into only one unique location.

The fully associative contentaddressable memory cache can have a higher hit rate than any other cache type of the same size m. But it's very expensive, compared with a directly mapped random-access cache memory of comparable size.

When n directly mapped caches operate in parallel, the cache is designated as an n-way set-associative type. Nevertheless, system designers may consider both directly mapped and fully associative types as set-associative caches. A directly mapped cache is simply a one-way set-associative type, and a fully associative one is an m-way set-associative type.

A four-way set-associative cache yields about the same hit

DESIGN APPLICATIONS

CACHE SYSTEMS

/ECS during the clock's high phase when the new addresses appear. Should the processor find what it needs in its internal caches, it would not assert /AS and an external bus cycle would not run. If /STERM activates when no bus cycle runs, the processor ignores it.

The timing diagram of the synchronous bus shows that after addresses are valid, /STERM must be activated within just a half clock period minus the clock-rise time to avoid wait states. Operating at 25 MHz, that leaves only 15 ns to check for a cache hit and assert /STERM if wait states are to be avoided.

The circuit must furnish an extra gate for the results of the tag comparator to be ANDed with a qualifier—a latched /ECS signal. A 74F64 AOI gate can AND the Match signals from the tag comparators to this qualifier. Unfortunately, this gate adds a 5.5-ns delay to the circuit. Consequently, the tag comparators must perform their comparison in 9.5 ns.

Since TTL-compatible tag comparators aren't that fast, this technique isn't feasible. Two options remain: Always assert /STERM after /ECS, and if the cache misses assert /BERR and /HALT retry, or insert a wait state. With retries, at 25 MHz,

the tag comparator has 35 ns to perform its function and generate /STERM. At 33 MHz, it has just 28 ns. For the wait-state option, 34.5 ns is available to generate /STERM after the addresses are valid.

Retries, however, can run into trouble. After requesting a retry, the processor must disable the cache to prevent a system deadlock condition when the bus cycle reruns. Also, before the bus cycle can rerun, a two-clock-cycle delay occurs. As a result, the penalty incurred when the external cache misses might be greater than it would be if the processor asserted /STERM only on a cache hit.

rate as a fully associative one-way cache of the same size. In an n-way set associative cache, any particular address location maps data in n locations in the cache.


Consider the issues involved in designing the address-tag store and comparator of a directly mapped cache. For maximum performance, the time taken to bus load the addresses should be minimum. Thus, one component should both store and compare the address tags to minimize delays resulting from off-chip signal propagation. For a 16-kword by 32-bit cache operating on a 32bit address bus, the part must store a 16-bit-wide address-tag field, plus a 17th bit to indicate that the address tag is a valid entry. Consequently, the storage of only one cache data item for each address-tag entry—a block size equal to one—requires an address-tag storage capability of 16 kwords by 17 bits.


When storing n data items with each address tag entry, the block size equals n. Keeping the cache size constant reduces the depth of the address tag store by a factor of n.

Having only one validating bit for each address tag, however, requires either an n-by-32-bit mainmemory data-bus width or running n 32-bit bus cycles to fill the cache line in the event of a miss. Another event could also transfer the n by 32 bits. A less restrictive way to support n entries per ad-

dress tag is to have n validating bits stored along with the address tag. Then when the system records a miss, the controller updates the address tag and sends only the validating bit corresponding to the transferred data item. This procedure requires only a 32-bit data bus and one main-memory cycle to allocate a new cache line.

An increased block size would mean that designers need fewer memory components to build the address-tag store and comparator. A large block size with fewer components not only saves board space and shrinks cost, but also reduces address-bus loading, which then, of course, will result in faster performance.





DESIGN APPLICATIONS CACHE SYSTEMS

Therefore a no-wait-state cache with a low hit rate can perform worse than a cache with a wait state.

A secondary difficulty with tag comparators in MC68030 cache designs is supporting burst-mode accesses. The address-tag-comparator timing is clearly a limiting factor in the design of external caches for the MC68030. Because the burst-mode cycles furnish only a first address for the four desired long words, the circuit must provide autoincrementing addressing to the address-tag comparator and the cache-data RAMs. This requirement, coupled with the fact that burst transfers can occur in single clock cycles, implies that incrementing the addresses into the address-tag comparator will not be fast enough to support one-cycle bursting.

Organizing the cache with a block size of four is a viable one-cycle

bursting solution. Storing a valid bit for each long word per tag, then, requires only checking the valid bit on the fly during the bursting portion of the burst-mode transfer.

This approach can exploit the fast timing of the compare port in an MCM62350 or MCM62351 to store the valid bits. It also allows the AOI comparator option for the valid-bit comparisons to operate effectively (Fig. 2).

A PAL POINTER


The open-drain Match pins of the MCM62351s permit wire-ORing of the four address-tag outputs to the matching circuit and thereby the elimination of a fan-in gate. A PAL device makes possible a simple, fast input to this circuit by providing a pointer for checking only the relevant long word while bursting. The address tag still needs comparison,

but only on the initial access.

The PAL should contain a decoder to decode addresses A2 and A3 from the processor. The resulting one-of-four outputs then enter a shift register, also built into the PAL. In this way, the four outputs from the PAL provide the compare port of the status-bit comparator with a rotating pointer. In the AOI comparator, a single valid bit compares when only one of the four compare inputs is at a logic-one level. The other three valid bits become don't cares.

A block size of four not only allows single-cycle bursting to work, but it also saves components. Furthermore, because address-line loading is reduced, the processor can drive its address bus more quickly. The result is fast hardware.

The main data-RAM issues relate to burst mode. They include address autoincrementing and data setup



1. A CACHE SYSTEM with four XNOR-configured comparators and one AOI configured comparator—each with a depth of 4-kword entries, a 16-kword-by-32-bit cache, and a block size of four—has the lowest cost, reduced bus loading, and fast hardware.

DESIGN APPLICATIONS

CACHE SYSTEMS

A SYNCHRONOUS BUS PROTOCOL

he MC68030 adds a new bus protocol—the synchronous bus cycle—to the MC68XXX family of processors. Like its predecessors, the MC68030 supports the standard asynchronous bus protocol. Unlike the asynchronous bus on the MC68020, the 60830's synchronous bus doesn't support dynamic bus sizing. As a result, all synchronous bus cycles issue from a 32-bit port.

The minimum length of the MC68030's synchronous bus cycle is two clock periods, whereas the MC68020 has a minimum bus cvcle of three clock periods. Also, the MC68030 has on-chip memorymanagement functions: the MC68020 does not. Since an MC68851 memory-management unit requires a clock cycle to translate logical addresses to physical addresses, the minimum physical bus-cycle length of an MC68020-MC68851 combination requires four clock periods. The MC68030 bus can therefore operate twice as fast as an equivalent MC68020-MC68851 system at any given clock frequency.

Another feature added to the MC68030 bus, the burst-mode protocol runs only in synchronous mode. The MC68030 has two internal caches—an instruction cache and a data cache. Both have 16 lines with a block size of four (four 32-bit words per address tag). When either internal cache of the MC68030 records a line miss from a cachable area of main memory, the system attempts to burst four long 32-bit words to fill the new line.

The processor places the address of the first long word on the bus and expects the return of the corresponding data, plus three additional long words, in as little as three clock cycles. The processor doesn't change the address on the bus during these subsequent transfers. Rather it assumes that

the external memory increments address lines A2 and A3 in a modulo-four fashion, as if the the bus were operating in nibble mode. Thus, with no wait states, the MC68030 receives as many as four long words in just five clock cycles by using the burst-mode protocol. Because the application's characteristics affect the type of code the system runs, the decision of whether or not to use the burst mode is very important. System designers would do well to study the matter in depth.


A knowledge of the timing requirements of no-wait state operation is crucial to understanding how the MC68030's synchronous bus operates (see the figure). When a new bus cycle starts, the processor delivers memory addresses during a system-clock high time, but the addresses are guaranteed valid only at the end of the clock high time.

To avoid wait states, the Synchronous Termination Handshake signal, /STERM, must assert 0 ns before the rising edge of the next system-clock pulse. If this condition is met, the processor latches the data on the next falling edge of the clock. The processor needs a 5-ns setup time for the data with respect to the falling edge of the clock.


If the processor requires wait states, /STERM can be delayed relative to the clock rising edge to allow the use of slow memories in the synchronous mode. This feature applies also to burst-mode cycles. But when the processor recognizes /STERM on a clock rising edge, data latches on the next falling edge, subject, of course, to adequate setup and hold times.

When the processor runs a burst cycle, it can accept new data with the same setup time to the clock on the clock's next three falling edges. The processor also needs an 8-ns data hold time after the clock falls when operating at 25 MHz. Accordingly, if the processor runs burst cycles at 25 MHz, the data must be valid during the bursting portion of the cycle for 13 ns of the 40-ns clock period to meet the processor's setup and hold time requirements.

Like its predecessors, the MC68030 microprocessor supports bus retries and reruns. If the bus-termination handshake STERM/, or DSACKx/, is asserted with proper setup time relative to a rising clock edge, activating BERR/ and HALT/ with a 5-ns setup relative to the next falling edge of the clock aborts and reruns the current bus cycle. But this action results in two dead clocks on the bus before the bus cycle restarts. Nevertheless, no wait-state caches designed for the MC68030 use this technique to prevent the processor from latching bad data when an external cache records a miss.



DESIGN APPLICATIONS CACHE SYSTEMS



2. ORGANIZING THE CACHE with a block size of four is a viable single-cycle burst-mode solution. This approach can exploit the fast timing of the compare port in an MCM62350 or MCM62351 to store the valid bits and make it possible to effectively apply the AOI comparator option for the valid-bit comparisons. The open-drain Match pins of the MCM62351 permit the wire-ORing of the four address-tag outputs to the matching circuit, thereby eliminating a fan-in gate.

and hold timing to the processor. At issue is whether burst mode supports two-cycle write timing.

If a synchronous bus cycle is run, the data must set up at the processor without delay (in 5 ns), before the first falling edge of the clock after the processor recognizes the STERM signal. If the cycle is two clock periods, then the time available to access the cache-data RAM equals a clock period. For a 25-MHz clock, the time available would be 35-ns. A 33-MHz clock would yield a 25-ns interval.

For single-clock burst cycles, also, 35 ns is available for RAM accesses at 25 MHz. But the data hold time af-

counter, readily supports single-cycle bursts.

ter a clock low at 25 MHz is merely 15 ns. That short time interval calls for very fast output-enable SRAMs, such as the MCM6290.

To support the burst mode, a 74F191 counter, inserted in series with A2 and A3 address pins, gives two incremental addresses to the cache-data run for autoincrement addressing. Unfortunately, the processor's data-hold-time requirements prevent this scheme from working. Besides, the counter's latency in a parallel-load mode requires a RAM faster than 35 ns.

A MCM6295 synchronous SRAM as the cache-data RAM, with one 74F191 counter, readily supports sin-


gle-cycle bursting (Fig. 3). Latching the data outputs when the synchronous SRAM clock is low resolves the issue of data-hold time. Furthermore, once the synchronous SRAM clock drives high, the addresses into the device are registered and can be changed for the next access in the burst sequence.

When the MC68030 performs a two-clock write cycle, the data and address sent to the RAMs are simultaneously valid for only a half clock period. For clock frequencies over 25 MHz, this time isn't adequate to complete a write cycle in typical fast static RAMs. In that case, it's necessary to insert a wait state. □

Richard Crisp led the design team for the Motorola cache-tag comparators. He has helped design several microprocessors, including the MC69000, MC658020, and the Intel P7CP. Crisp, who holds a BS from Texas A&M University, has four U.S. patents.

Brian Branson received a BS from Colorado State University. At Motorola, he designs application-specific static and dynamic RAMs. He has one patent pending.

Ron Hanson holds a BS from Rose-Hulman Institute of Technology and an MBA from Indiana University, in Bloomington. Hanson is a product marketing engineer for fast static RAMs at Motorola.




Package Dimensions	11-3
Tape and Reel Data for Surface Mount Devices	11-24

Mechanical Data 11

Package availability and ordering information are given on the individual data sheets.

18-LEAD PACKAGE -




	MILLIN	IETERS	INCHES	
DIM	MIN	MAX	MIN	MAX
Α	21.85	22.35	0.860	0.880
В	7.12	7.49	0.280	0.295
С	3.56	4.57	0.140	0.180
D	0.36	0.55	0.014	0.022
F	1.27	1.77	0.050	0.070
G	2.54	BSC	0.100 BSC	
J	0.21	0.30	0.008	0.012
K	2.93	3.42	0.115	0.135
L	7.62 BSC		0.300 BSC	
M	0°	15°	0°	15°
N	0.51	1.01	0.020	0.040

NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: INCH.
- 3. DIMENSION "L" TO CENTER OF LEAD WHEN FORMED PARALLEL.
- 4. DIMENSION "B" DOES NOT INCLUDE MOLD FLASH.


20-LEAD PACKAGES



	MILLIN	IETERS	INCHES	
DIM	MIN	MAX	MIN	MAX
Α	25.66	27.17	1.010	1.070
В	6.10	6.60	0.240	0.260
С	3.81	4.57	0.150	0.180
D	0.39	0.55	0.015	0.022
E	1.27	BSC	0.050 BSC	
F	1.27	1.77	0.050	0.070
G	2.54	BSC	0.100 BSC	
J	0.21	0.38	0.008	0.015
K	2.80	3.55	0.110	0.140
L	7.62	BSC	0.300 BSC	
M	0°	15°	0°	15°
N	0.51	1.01	0.020	0.040


NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: INCH.
- DIMENSION "L" TO CENTER OF LEAD WHEN FORMED PARALLEL.
- DIMENSION "B" DOES NOT INCLUDE MOLD FLASH.



	MILLIN	IETERS	INCHES	
DIM	MIN	MAX	MIN	MAX
A	24.39	24.89	0.960	0.980
В	7.12	7.49	0.280	0.295
C	3.69	4.44	0.145	0.175
D	0.39	0.55	0.015	0.022
E	1.27	BSC	0.050 BSC	
F	1.27	1.77	0.050	0.070
G	2.54	BSC	0.100 BSC	
J	0.21	0.38	0.008	0.015
K	2.80	3.55	0.110	0.140
L	7.62	BSC	0.300	BSC
M	0°	15°	0°	15°
N	0.51	1.01	0.020	0.040


- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: INCH.
- 3. DIMENSION "L" TO CENTER OF LEAD WHEN FORMED PARALLEL.
- 4. DIMENSION "B" DOES NOT INCLUDE MOLD FLASH.



	MILLIN	ETERS	INCHES	
DIM	MIN	MAX	MIN	MAX
Α	25.53	25.90	1.005	1.020
В	8.59	8.89	0.338	0.350
С	2.75	2.94	0.108	0.116
D	0.45	0.55	0.018	0.022
G	1.27 BSC		0.050 BSC	
Н	2.44	2.64	0.097	0.103
J	0.23	0.33	0.009	0.013
K	3.18	3.55	0.125	0.140
L	0.64	BSC	0.025 BSC	
M	0°	4°	0°	4°
R	0.89	1.39	0.035	0.055
S	9.66	10.16	0.380	0.400

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: INCH.
- 3. DIMENSION "H" TO CENTER OF LEAD WHEN FORMED PARALLEL.
- 4. DIMENSIONS "A", "B", AND "S" DO NOT INCLUDE MOLD PROTRUSION.
- MOLD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010).




	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	25.65	27.17	1.010	1.070
В	6.10	6.60	0.240	0.260
С	3.74	4.57	0.155	0.180
D	0.38	0.55	0.015	0.022
F	1.27	1.77	0.050	0.070
G	2.54	BSC	0.100 BSC	
J	0.20	0.38	0.008	0.015
K	2.79	3.55	0.110	0.140
L	7.62 BSC		0.300 BSC	
M	0°	15°	0°	15°
N	0.51	1.01	0.020	0.040

- DIMENSION A IS A DATUM. T IS BOTH A DATUM AND A SEATING PLANE.
- POSITIONAL TOLERANCE FOR D DIMENSION;
 PL:


♦ 0.25 (0.010) M -T- A M

- 3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 4. DIMENSIONING AND TOLERANCING PER Y14.5 M, 1982.
- 5. CONTROLLING DIMENSION: INCH.




	MILLIM	ETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	26.92	27.17	1.060	1.070
В	7.12	7.62	0.280	0.300
С	3.81	4.57	0.150	0.180
D	0.39	0.53	0.015	0.021
F	1.15	1.39	0.045	0.055
G	2.54	BSC	0.100 BSC	
J	0.21	0.30	0.008	0.012
K	3.18	3.42	0.125	0.135
L	7.62 BSC		0.300 BSC	
M	0	15	0	15
N	0.51	1.01	0.020	0.040

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 PUMERICAN MARKET
- 2. CONTROLLING DIMENSION: INCH
- DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
- 4. DIMENSION A AND B DOES NOT INCLUDE MOLD FLASH. MAXIMUM MOLD FLASH 0.25 (0.010).



	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
A	31.25	32.13	1.230	1.265
В	6.35	6.85	0.250	0.270
С	3.69	4.44	0.145	0.175
D	0.38	0.51	0.015	0.020
E	1.27	BSC	0.050 BSC	
F	1.02	1.52	0.040	0.060
G	2.54	BSC	0.100 BSC	
J	0.18	0.30	0.007	0.012
K	2.80	3.55	0.110	0.140
L	7.62 BSC		0.300 BSC	
M	0°	15°	0°	15°
N	0.51	1.01	0.020	0.040

- 1. CHAMFERRED CONTOUR OPTIONAL.
- 2. DIM "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 3. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.
- 4. CONTROLLING DIMENSION: INCH.




	MILLIM	ETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	29.47	29.71	1.160	1.170
В	7.12	7.62	0.280	0.300
C	3.81	4.57	0.150	0.180
D	0.39	0.53	0.015	0.021
E	1.27	BSC	0.050 BSC	
F	1.15	1.39	0.045	0.055
G	2.54	BSC	0.100 BSC	
J	0.21	0.30	0.008	0.012
K	3.18	3.42	0.125	0.135
L	7.62 BSC		0.300	BSC
M	0°	15°	0°	15°
N	0.51	1.01	0.020	0.040

NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI
 Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: INCH.
- 3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
- 4. DIMENSION A AND B DOES NOT INCLUDE MOLD FLASH. MAXIMUM MOLD FLASH 0.25 (0.010).


300 MIL SOJ CASE 810A-02




	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	15.75	16.00	0.620	0.630
В	7.50	7.74	0.295	0.305
С	3.26	3.75	0.128	0.148
D	0.39	0.50	0.015	0.020
E	2.24	2.48	0.088	0.098
F	0.67	0.81	0.026	0.032
G	1.27	BSC	0.050 BSC	
Н	_	0.50	-	0.020
K	0.89	1.14	0.035	0.045
L	0.64	BSC	0.025 BSC	
M	0°	5°	0°	5°
N	0.76	1.14	0.030	0.045
P	8.51	8.76	0.335	0.345
R	6.61	7.11	0.260	0.280
S	0.77	1.01	0.030	0.040

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. DIMENSION "A" AND "B" DO NOT INCLUDE MOLD PROTRUSION. MOLD PROTRUSION SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
- 3. CONTROLLING DIMENSION: INCH.
- 4. DIM "R" TO BE DETERMINED AT DATUM -T-.
- 5. 810A-01 IS OBSOLETE, NEW STANDARD 810A-02

300 MIL SOJ CASE 822-03






Γ	MILLIM	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
A	17.02	17.27	0.670	0.680
В	7.50	7.74	0.295	0.305
C	3.26	3.75	0.128	0.148
D	0.39	0.50	0.015	0.020
E	2.24	2.48	0.088	0.098
F	0.67	0.81	0.026	0.032
G	1.27	BSC	0.050 BSC	
Н	_	0.50	_	0.020
K	0.89	1.14	0.035	0.045
L	2.54	BSC	0.100 BSC	
M	0°	10°	0°	10°
N	0.89	1.14	0.035	0.045
P	8.39	8.63	0.330	0.340
R	6.61	6.98	0.260	0.275
S	0.77	1.01	0.030	0.040


- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: INCH.
- 3. DIMENSION A & B DO NOT INCLUDE MOLD PROTRUSION. MOLD PROTRUSION SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
- 4. DIM R TO BE DETERMINED AT DATUM -T-.
- 5. FOR LEAD IDENTIFICATION PURPOSES, PIN POSITIONS 6, 7, 8, 19, 20, & 21 ARE NOT USED.

350 MIL SOJ CASE 822A-01




	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	17.02	17.27	0.670	0.680
В	8.77	9.01	0.345	0.355
C	3.26	3.75	0.128	0.148
D	0.41	0.50	0.016	0.020
E	2.24	2.48	0.088	0.098
F	0.67	0.81	0.026	0.032
G	1.27 BSC		0.050 BSC	
K	0.64		0.025	_
L	2.54	BSC	0.100	BSC
N	0.89	1.14	0.035	0.045
P	9.66	9.90	0.380	0.390
R	7.88	8.25	0.310	0.325
S	0.77	1.01	0.030	0.040

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: INCH.
- 3. DIMENSION A & B DO NOT INCLUDE MOLD PROTRUSION. MOLD PROTRUSION SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
- 4. DIMENSION A & B INCLUDE MOLD MISMATCH AND ARE DETERMINED AT THE PARTING LINE.
- 5. DIM R TO BE DETERMINED AT DATUM -T-.
- 6. FOR LEAD IDENTIFICATION PURPOSES, PIN POSITIONS 6, 7, 8, 19, 20, & 21 ARE NOT USED.



	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	36.45	37.21	1.435	1.465
В	13.72	14.22	0.540	0.560
С	3.94	5.08	0.155	0.200
D	0.36	0.56	0.014	0.022
F	1.02	1.52	0.040	0.060
G	2.54	BSC	0.100 BSC	
Н	1.65	2.16	0.065	0.085
J	0.20	0.38	0.008	0.015
K	2.92	3.43	0.115	0.135
L	15.24 BSC		0.600	BSC
M	0°	15°	0°	15°
N	0.51	1.02	0.020	0.040


- 1. POSITIONAL TOLERANCE OF LEADS (D), SHALL BE WITHIN 0.25mm(0.010) AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER.
- DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 3. DIMENSION B DOES NOT INCLUDE MOLD FLASH.



	MILLIMETERS		INCHES	HES
DIM	MIN	MAX	MIN	MAX
Α	34.17	34.29	1.345	1.350
В	6.86	7.36	0.270	0.290
C	_	4.31	1	0.170
D	0.41	0.50	0.016	0.020
E	1.27 BSC		0.050 BSC	
F	1.15	1.39	0.045	0.055
G	2.54 BSC		0.100	BSC
J	0.21	0.30	0.008	0.012
K	3.18	3.42	0.125	0.135
L	7.62 BSC		0.300	BSC
M	0°	15°	0°	15°
N	0.39	_	0.015	_


NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: INCH.
- DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
- 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.



	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
_ A	34.55	34.79	1.360	1.370
В	7.12	7.62	0.280	0.300
C	3.81	4.57	0.150	0.180
D	0.39	0.53	0.015	0.021
E	1.27 BSC		0.050 BSC	
F	1.15	1.39	0.045	0.055
G	2.54	BSC	0.100 BSC	
J	0.21	0.30	0.008	0.012
K	3.18	3.42	0.125	0.135
L	7.62 BSC		0.300	BSC
М	0°	15°	0°	15°
N	0.51	1.01	0.020	0.040


- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: INCH.
- 3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
- 4. DIMENSION A AND B DOES NOT INCLUDE MOLD FLASH. MAXIMUM MOLD FLASH 0.25 (0.010).



	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
A	17.70	18.50	0.697	0.728
В	8.23	8.90	0.324	0.350
C	2.04	2.50	0.080	0.098
D	0.35	0.50	0.014	0.020
G	1.27 BSC		0.050 BSC	
7	0.14	0.25	0.0060	0.0098
K	0.40	1.27	0.016	0.050
L	0.05	0.20	0.002	0.008
М	0°	8°	0°	8°
S	11.50	12.10	0.453	0.476

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIM: MILLIMETER.
- 3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.




	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	18.29	18.54	0.720	0.730
В	10.04	10.28	0.395	0.405
С	3.26	3.75	0.128	0.148
D	0.39	0.50	0.015	0.020
E	2.24	2.48	0.088	0.098
F	0.67	0.81	0.026	0.032
G	1.27	BSC	0.050 BSC	
Н	-	0.50	-	0.020
K	0.89	1.14	0.035	0.045
L	0.64	BSC	0.025 BSC	
M	0°	5°	0°	5°
N	0.76	1.14	0.030	0.045
P	11.05	11.30	0.435	0.445
R	9.15	9.65	0.360	0.380
S	0.77	1.01	0.030	0.040

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. DIMENSION A & B DO NOT INCLUDE MOLD PROTRUSION: MOLD PROTRUSION SHALL NOT EXCEED 0.15 (0.006) PER SIDE.

 3. CONTROLLING DIMENSION: INCH.
- 4. DIM R TO BE DETERMINED AT DATUM -T-.

300 MIL SOJ **CASE 810B-03**




DETAIL Z
D 24 PL 10.18 (0.007) (W) T A (S) 10.18 (0.007) (S) T B (S) 11.18 (D.007) (S) T B (S) 12.18 (D.007) (S) T B (S)
E C S RAD S RAD ↑ D S RAD

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
A	18.29	18.54	0.720	0.730
В	7.50	7.74	0.295	0.305
C	3.26	3.75	0.128	0.148
D	0.39	0.50	0.015	0.020
E	2.24	2.48	0.088	0.098
F	0.67	0.81	0.026	0.032
G	1.27 BSC		0.050 BSC	
H	_	0.50	_	0.020
K	0.89	1.14	0.035	0.045
L	0.64	BSC	0.025 BSC	
M	0°	10°	0°	10°
N	0.76	1.14	0.030	0.045
P	8.38	8.64	0.330	0.340
R	6.60	6.86	0.260	0.270
S	0.77	1.01	0.030	0.040

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- DIMENSION A & B DO NOT INCLUDE MOLD PROTRUSION. MOLD PROTRUSION SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
- 3. CONTROLLING DIMÉNSION: INCH.
- 4. DIM R TO BE DETERMINED AT DATUM -T-.


30-LEAD PACKAGES -



	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	81.81	82.42	3.221	3.245
В	_	22.60	_	0.890
С	_	5.28	_	0.208
D	0.41	0.61	0.016	0.024
G	2.54 BSC		0.100	BSC
J	0.10	0.40	0.004	0.016
K	_	25.60	_	1.008
L	73.66 BSC		2.900	BSC

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: INCH.


300 MIL PLASTIC CASE 853-01



	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	39.62	39.88	1.560	1.570
В	7.11	7.62	0.280	0.300
C	3.81	4.57	0.150	0.180
D	0.38	0.53	0.015	0.021
E	1.27	BSC	0.050 BSC	
F	1.14	1.40	0.045	0.055
G	2.54	BSC	0.100 BSC	
J	0.20	0.30	0.008	0.012
K	3.18	3.43	0.125	0.135
L	7.62 BSC		0.300	BSC
М	0°	15°	0°	15°
N	0.51	1.02	0.020	0.040

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
- 3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
- 4. DIMENSION A AND B DOES NOT INCLUDE MOLD FLASH. MAXIMUM MOLD FLASH 0.25 (0.010).

300 MIL SOJ CASE 857-02




	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
A	20.83	21.08	0.820	0.830
В	7.50	7.74	0.295	0.305
С	3.26	3.75	0.128	0.148
D	0.41	0.50	0.016	0.020
E	2.24	2.48	0.088	0.098
F	0.67	0.81	0.026	0.032
G	1.27	BSC	0.050 BSC	
K	0.89	1.14	0.035	0.045
L	0.64	BSC	0.025 BSC	
N	0.76	1.14	0.030	0.045
Р	8.38	8.64	0.330	0.340
R	6.60	6.86	0.260	0.270
S	0.77	1.01	0.030	0.040

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: INCH.
- 3. DATUM PLANE -X- LOCATED AT TOP OF MOLD PARTING LINE AND COINCIDENT WITH TOP OF LEAD, WHERE LEAD EXITS BODY.
- 4. TO BE DETERMINED AT PLANE -X-.
- 5. TO BE DETERMINED AT PLANE -T-.
- 6. DIMENSION A & B DO NOT INCLUDE MOLD PROTRUSION. MOLD PROTRUSION SHALL NOT EXCEED 0.15 (0.006) PER SIDE.






	MILLIM	ETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	20.83	21.08	0.820	0.830
В	10.03	10.29	0.395	0.405
С	3.26	3.75	0.128	0.148
D	0.41	0.50	0.016	0.020
E	2.24	2.48	0.088	0.098
F	0.67	0.81	0.026	0.032
G	1.27	BSC	0.050 BSC	
K	0.89	1.14	0.035	0.045
L	0.64	BSC	0.02	5 BSC
N	0.76	1.14	0.030	0.045
P	11.05	11.30	0.435	0.445
R	9.27	9.52	0.365	0.375
S	0.77	1.01	0.030	0.040

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: INCH.
- TO BE DETERMINED AT PLANE -T-.
- DIMENSION A & B DO NOT INCLUDE MOLD PROTRUSION, MOLD PROTRUSION SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
- 5. DIMENSION A & B INCLUDE MOLD MISMATCH AND ARE DETERMINED AT THE PARTING LINE.
- 6. 857A-01 IS OBSOLETE, NEW STANDARD 857A-02.

PLASTIC CHIP CARRIER CASE 777-02




	MILLIN	ETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	17.40	17.65	0.685	0.695
В	17.40	17.65	0.685	0.695
C	4.20	4.57	0.165	0.180
E	2.29	2.79	0.090	0.110
F	0.33	0.48	0.013	0.019
G	1.27	BSC	0.050	BSC
Н	0.66	0.81	0.026	0.032
J	0.51	-	0.020	_
K	0.64	-	0.025	_
R	16.51	16.66	0.650	0.656
٥	16.51	16.66	0.650	0.656
٧	1.07	1.21	0.042	0.048
W	1.07	1.21	0.042	0.048
X	1.07	1.42	0.042	0.056
Y	_	0.50	_	0.020
Z	2°	10°	2°	10°
G1	15.50	16.00	0.610	0.630
K1	1.02	_	0.040	_
Z1	2°	10°	2°	10°

NOTES:

- 1. DUE TO SPACE LIMITATION, CASE 777-02 SHALL BE REPRESENTED BY A GENERAL (SMALLER) CASE OUTLINE DRAWING RATHER THAN SHOWING ALL 44 LEADS.
- 2. DATUMS -L-, -M-, -N-, AND -P- DETERMINED WHERE TOP OF LEAD SHOULDER EXIT PLASTIC BODY AT MOLD PARTING LINE.
- DIM G1, TRUE POSITION TO BE MEASURED AT DATUM -T-, SEATING PLANE.
- 4. DIM R AND U DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS 0.25 (0.010) PER SIDE.
- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 6. CONTROLLING DIMENSION: INCH.

11


PLASTIC CHIP CARRIER CASE 778-02



	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	19.94	20.19	0.785	0.795
В	19.94	20.19	0.785	0.795
С	4.20	4.57	0.165	0.180
E	2.29	2.79	0.090	0.110
F	0.33	0.48	0.013	0.019
G	1.27	BSC	0.05	0 BSC
Н	0.66	0.81	0.026	0.032
J	0.51	-	0.020	-
K	0.64	_	0.025	-
R	19.05	19.20	0.750	0.756
U	19.05	19.20	0.750	0.756
٧	1.07	1.21	0.042	0.048
W	1.07	1.21	0.042	0.048
X	1.07	1.42	0.042	0.056
Y	-	0.50	-	0.020
Z	2°	10°	2°	10°
G1	18.04	18.54	0.710	0.730
K1	1.02	_	0.040	_
Z1	2°	10°	2°	10°

- DUE TO SPACE LIMITATION, CASE 778-02 SHALL BE REPRESENTED BY A GENERAL (SMALLER) CASE OUTLINE DRAWING RATHER THAN SHOWING ALL 52 LEADS.
- DATUMS -L-, -M-, -N-, AND -P- DETERMINED WHERE TOP
 OF LEAD SHOULDER EXIT PLASTIC BODY AT MOLD
 PARTING LINE.
- 3. DIM G1, TRUE POSITION TO BE MEASURED AT DATUM -T-, SEATING PLANE.
- 4. DIM R AND U DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS 0.25 (0.010) PER SIDE.
- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 6. CONTROLLING DIMENSION: INCH.

CASE 839-01




	MILLIN	AETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
A	88.78	89.02	3.495	3.505
В	20.20	20.44	0.795	0.805
C	_	5.28		0.208
D	1.66	1.90	0.065	0.075
E	1.20	1.34	0.047	0.053
F	1.15	1.39	0.045	0.055
G	2.54	BSC	0.100 BSC	
Н	-	0.25	-	0.010
L	2.04	_	0.080	_
M	1.91	2.15	0.075	0.085
N	3.26	3.50	0.128	0.138
P	1.15	1	0.045	_
Q	3.13	3.22	0.123	0.127
R	6.23	6.47	0.245	0.255
S	0.13	0.38	0.005	0.015
U	82.02	82.27	3.229	3.239
٧	10.04	10.28	0.395	0.405
·W	2.54		0.100	_

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: INCH.
- 3. TABS TO BE ELECTRICALLY CONNECTED BOTH SIDES OF CARD.
- 4. DIMENSION E INCLUDES PLATING AND/OR METALIZATION.
- 5. CONTACT ZONE MUST BE FREE OF HOLES.

CASE 839A-01



NOTES:


DETAIL X

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: INCH.
- 3. TABS TO BE ELECTRICALLY CONNECTED BOTH SIDES OF CARD.
- DIMENSION E INCLUDES PLATING AND/OR METALLIZATION.
- 5. CONTACT ZONE MUST BE FREE OF HOLES.

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	88.78	89.02	3.495	3.505
В	13.85	14.09	0.545	0.555
C	-	5.28	-	0.208
D	1.66	1.90	0.065	0.075
E	1.20	1.34	0.047	0.053
F	1.15	1.39	0.045	0.055
G	2.54	BSC	0.100	BSC
H	ı	0.25	+	0.010
L	2.04	_	0.080	1
M	1.91	2.15	0.075	0.085
N	3.26	3.50	0.128	0.138
P	1.15	_	0.045	_
Q	3.13	3.22	0.123	0.127
R	6.23	6.47	0.245	0.255
S	0.13	0.38	0.005	0.015
U	82.02	82.27	3.229	3.239
٧	10.04	10.28	0.395	0.405
W	2.54		0.100	L =

11


CASE 839B-01





	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	88.78	89.02	3.495	3.505
В	23.88	24.13	0.940	0.950
С	_	5.28	_	0.208
D	1.66	1.90	0.065	0.075
E	1.20	1.34	0.047	0.053
F	1.15	1.39	0.045	0.055
G	2.54	BSC	0.100 BSC	
Н	_	0.25	_	0.010
L	2.04	_	0.080	_
M	1.91	2.15	0.075	0.085
N	3.26	3.50	0.128	0.138
٩	1.15	_	0.045	_
Q	3.13	3.22	0.123	0.127
R	6.23	6.47	0.245	0.255
S	0.13	0.38	0.005	0.015
U	82.02	82.27	3.229	3.239
٧	10.04	10.28	0.395	0.405
W	2.54	_	0.100	_

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: INCH.
- 3. TABS TO BE ELECTRICALLY CONNECTED BOTH SIDES OF CARD.
- 4. DIMENSION E INCLUDES PLATING AND/OR METALIZATION.
- 5. CONTACT ZONE MUST BE FREE OF HOLES.

CASE 870-01









	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
A	87.38	87.88	3.440	3.460
В		12.70	_	0.500
С		9.40		0.370
D	0.38	0.64	0.015	0.025
E	0.90	1.40	0.035	0.055
F	1.02	1.57	0.040	0.062
G	1.27	BSC	0.050 BSC	
Н	2.54	BSC	0.100 BSC	
J	0.20	0.36	0.008	0.014
K	3.05	4.06	0.120	0.160
L	80.01	REF	3.150 REF	
N	0.25	1.40	0.010	0.055
Р	1.14	1.40	0.045	0.055
R	3.30	4.32	0.130	0.170
S		2.54		0.100
U	36.83	REF	1.450	REF
٧	6.35 REF		0.250 REF	
W	8.76 REF		0.345 REF	
X	3.81	REF	0.150	REF
Υ		6.10		0.240

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
- 2. CONTROLLING DIMENSION: INCH.

VIEW A-A

CASE 871-01






VIEW A-A

	MILLI	METERS	INC	HES
DIM	MIN	MAX	MIN	MAX
A	92.46	92.96	3.640	3.660
В	_	13.97	_	0.550
С		9.40		0.370
D	0.38	0.64	0.015	0.025
_ E	0.89	1.40	0.035	0.055
F	1.02	1.40	0.040	0.055
G	1.27	BSC	0.050 BSC	
Н	2.54	BSC	0.100 BSC	
J	0.20	0.36	0.008	0.014
K	3.05	4.06	0.120	0.160
L	84.96	85.22	0.120	0.160
N	0.25	1.40	0.010	0.055
P	1.14	1.40	0.045	0.055
R	3.43	4.19	0.135	0.165
S		2.54	_	0.100
U	39.37	REF	1.550	REF
V	6.35	6.35 REF		REF
W	8.76	8.76 REF		REF
X	3.81	REF	0.150	REF
Y		6.10		0.240

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
- CONTROLLING DIMENSION: INCH.


CASE 866-02



DETAIL Z

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	107.82	108.08	4.245	4.255
В	25.27	25.53	0.995	1.005
С	_	9.14	_	0.360
D	1.02	1.07	0.040	0.042
F	3.18	BSC	0.125	BSC
G	1.27	BSC	0.050	BSC
Н	_	0.25	_	0.010
J	1.19	1.37	0.047	0.054
K	0.25	_	0.100	_
L	44.45	REF	1.750 REF	
M	1.90	2.16	0.075	0.085
N	10.16	BSC	0.400 BSC	
P	3.18	_	0.125	
Q	3.12	3.22	0.123	0.127
R	6.22	6.48	0.245	0.255
S	5.72	_	0.225	_
U	101.1	9 BSC	3.984	BSC
٧		5.28	_	0.208
W	1.12	_	0.044	_
X	1.52	1.63	0.060	0.064

- DIMENSIONING AND TOLERANCING PER ANSI
 Y14.5M 1982.
- 2. CONTROLLING DIMENSION: INCH.
- CARD THICKNESS APPLIES ACROSS TABS AND INCLUDES PLATING AND/OR METALIZATION.




	MILLIM	ETERS	INCI	HES
DIM	MIN	MAX	MIN	MAX
Α	107.82	108.08	4.245	4.255
В	30.48	33.02	1.200	1.300
С	_	9.14		0.360
D	1.02	1.07	0.040	0.042
F	3.18	BSC	0.125	BSC
G	1.27	BSC	0.050	BSC
Н	_	0.25	_	0.010
J	1.19	1.37	0.047	0.054
K	0.25	_	0.100	_
L	44.45	REF	1.750 REF	
М	1.90	2.16	0.075	0.085
N	10.16	BSC	0.400 BSC	
P	3.18	_	0.125	_
Q	3.12	3.22	0.123	0.127
R	6.22	6.48	0.245	0.255
S	5.72	_	0.225	_
U	101.1	9 BSC	3.984	BSC
٧	_	5.28		0.208
W	1.12	_	0.044	_
X	1.52	1.63	0.060	0.064
		1.63		0.064

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: INCH.
- CARD THICKNESS APPLIES ACROSS TABS AND INCLUDES PLATING AND/OR METALIZATION.

11

CASE 879-01



	MILLIM	ETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	107.70	108.20	4.240	4.260	
В	_	12.70	_	0.500	
С	_	9.14	_	0.360	
D	0.37	0.63	0.015	0.025	
E	1.14	1.40	0.045	0.055	
F	1.02	1.40	0.040	0.055	
G	1.27	BSC	0.050	BSC	
Н	2.54	BSC	0.100 BSC		
J	0.20	0.35	0.008	0.014	
K	3.05	3.81	0.120	0.150	
L	100.20	100.46	3.945	3.955	
N	1.14	1.40	0.045	0.055	
Р	1.14	1.40	0.045	0.055	
R	3.43	4.19	0.135	0.165	
S	1	2.54		0.100	
U	46.99	REF	1.850 REF		
٧	6.35	BSC	0.250 BSC		
W	_	16.00	_	0.630	
Х	_	3.81	_	0.150	
Υ	_	5.26		0.208	

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M. 1982.
 2. CONTROLLING DIMENSION: INCH.


Embossed Tape and Reel

Embossed Tape and Reel is used to facilitate automatic pick and place equipment feed requirements. The tape is used as the shipping container for various products and requires a minimum of handling. The antistatic/conductive tape provides a secure cavity for the product when sealed with the "peel-back" cover tape.

- 13-Inch Reel
- Used For Automatic Pick and Place Feed Systems
- Minimizes Product Handling
- EIA-481
- SOJ: 24, 20/26, 24/26, 28, 32
- SOIC: 28, 32PLCC: 44, 52

Ordering Information

Use the standard device title and add the required suffix R2. Note the minimum lot size is one full reel for each line item, and orders are required to be in increments of the single reel quantity.



DIRECTION OF FEED


Package	Lead Count	Package Width (mils)	Tape Width (mm)	Reel Size	Devices Per Reel	Minimum Lot Size	Tape and Reel Suffix
SOJ	24	300	24	13"	1000	1000	R2
	20/26	300	24	13"	1000	1000	R2
	20/26	350	24	13"	1000	1000	R2
	24/26	300	24	13"	1000	1000	R2
	28	300	24	13"	1000	1000	R2
	28	400	24	13"	1000	1000	R2
	32	300	32	13"	1000	1000	R2
	32	400	32	13"	1000	1000	R2
SOIC (Gull Wing)	28	350	24	13"	1000	1000	R2
	32	450	32	13"	1000	1000	R2
PLCC	44	650/656	32	13"	500	500	R2
	52	750/756	32	13"	450	450	R2

Tape and Reel Data for MOS Memory Surface Mount Devices


PACKAGES

SOJ: 24, 20/26, 24/26, 28, 32

SOIC: 28, 32 PLCC: 44, 52



CARRIER TAPE SPECIFICATIONS



DIMENSIONS


DIMEN	210142											
Tape Size	B ₁ Max	D	D ₁	E	F	к	Р	P ₀	P ₂	R Min	t Max	w
24 mm	19.4 mm (0.764")	1.5+0.1 mm -0.0 (0.059+0.004" -0.0)	2.0 mm Min (0.079")	1.75 ±0.1 mm (0.069 ±0.004")	11.5 ±0.1 mm (0.453 ±0.004")	4.0 mm (0.157")	12.0-16.0 ±0.10 mm (0.472-0.630 ±0.004")	4.0 ±0.1 mm (0.156 ±0.004")	2.0 ±0.05 mm (0.079 ±0.002")	50 mm (1.968")	0.400 mm (0.016")	24 ±0.2 mm (0.945 ±0.008")
32 mm	23.0 mm (0.906")	1.5+0.1 mm -0.0 (0.059+0.004" -0.0)	2.0 mm Min (0.079")	1.75 ±0.1 mm (0.069 ±0.004")	14.2 ±0.1 mm (0.559 ±0.004")	10.0 mm (0.394")	16.0-24.0 ±0.10 mm (0.630-0.945 ±0.004")	4.0 ±0.1 mm (0.156 ±0.004")	2.0 ±0.05 mm (0.079 ±0.002")	50 mm (1.968")	0.500 mm (0.020")	32 ±0.3 mm (1.26 ±0.012")

Metric Dimensions Govern-English are in parentheses for reference only.

NOTE 1:A₀, B₀, and K₀ are determined by compnent size. The clearance between the components and the cavity must be within 0.05 mm min to 0.50 mm max. The component cannot rotate more than 10° within the determined cavity


REEL DIMENSIONS

Metric Dimensions Govern-English are in Parentheses for Reference only.



Size	A Max	G	t Max
24 mm	330 mm	24.400 mm, +2.0 mm, -0.0	30.4 mm
	(12.992")	(0.961", +0.079", -0.00)	(1.197")
32 mm	330 mm	32.4 mm, +2.0 mm, -0.0	38.4 mm
	(12.992")	(1.276", +0.079", -0.00)	(1.51")

TAPE ENDS



1	Selector Guide and Cross Reference
2	CMOS Dynamic RAMs
3	DRAM Modules
4	General MOS Static RAMs
5	CMOS Fast Static RAMs
6	CMOS Fast Static RAM Modules
7	Application Specific MOS Static RAMs
8	Military Products
9	Reliability Information
10	Applications Information
11	Mechanical Data

1	Selector Guide and Cross Reference
2	CMOS Dynamic RAMs
3	DRAM Modules
4	General MOS Static RAMs
5	CMOS Fast Static RAMs
6	CMOS Fast Static RAM Modules
7	Application Specific MOS Static RAMs
8	Military Products
9	Reliability Information
10	Applications Information

Mechanical Data



Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

EUROPE: Motorola Ltd.; European Literature Center; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England. JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141 Japan.

ASIA-PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.