

# I NTEGRATED AN D SEMMCOMD 

## THE PACE QUICKENS <br> finqllegro"

# INTEGRATED AND DISCRETE semiconductors 

Applications for<br>- EDP Peripherals<br>- Industrial Control<br>- Motor \& Power Drive<br>- Office Automation<br>- Mass Storage



Allegro MicroSystems, Inc.
Formerly Sprague Semiconductor Group
115 Northeast Cutoff, Box 15036
Worcester, MA 01615
(508) 853-5000

## TABLE OF CONTENTS

1. GENERAL INFORMATION \& PRODUCT INDEX
Allegro MicroSystems, Inc. ......................................................... 1-1
Definition of Terms ..................................................................... 1-3
Allegro Package Designators ......................................................1-5
Allegro Part Numbering Systems ...............................................1-6
Ordering Information ................................................................. 1-8
Technical Assistance .................................................................. 1-8
Product Index (ICs and Transistor Arrays) ................................ 1-9
See Also:
Discrete Semiconductors Index and Cross Reference ......... 7-2
Sales Offices and Representatives ......................Back of Book
2. PRODUCT SELECTION GUIDES

Peripheral Power and Display Drivers ....................................... 2-1
High-Voltage ( $\geq 80 \mathrm{~V}$ ) Peripheral Power and Display Drivers .... 2-3
BiMOS Intelligent Power Interface Drivers ................................ 2-4
Motor Drivers ............................................................................... 2-5
Hall-Effect Sensors ...................................................................... 2-6
Devices for Mass Storage Applications ..................................... 2-7
Devices for Printer Applications ...................................................2-7
Automotive, Signal Processing, and Consumer ICs .................. 2-8
Integrated Circuits Cross-Reference ........................................ 2-10
Competitive Integrated Circuits Part-Numbering Systems ...... 2-16
See Also:
Quick Guide to Allegro Discrete Devices .............................. 7-1
Discrete Semiconductors Index and Cross Reference ......... 7-2
Discrete and Integrated Circuit
Semiconductor Chips ................................. Brochure CN-193
3. TECHNICAL DATA \& APPLICATION NOTES
for Peripheral Power and Display Driver ICs
in Numerical Order
Beginning at 3-1
Applications Information:
Power ICs for Motor-Drive Applications ............................ 3-222
Integrated Circuits for Current-Sourcing Applications....... 3-229
Expanding the Frontiers of IC Interface
for Electronic Displays ..................................................... 3-239
Trends in IC Interface for Electronic Displays ................... 3-245
2936 3-Phase Brushless DC Motor Controller/Driver ....... 3-251
Series 5800 BiMOS II Power Drivers ................................ 3-255
See Also:
Reliability Reports
Section 8
4. TECHNICAL DATA \& APPLICATION NOTESfor Hall-Effect Sensor ICsin Numerical Order ........................................... Beginning at 4-1
Applications Information:
Hall Effect Applications Guide ..... 4-74
The Hall Effect Sensor ..... 4-108
5. TECHNICAL DATA \& APPLICATION NOTES for Mass Storage Application ICs in Numerical Order Beginning at 5-1
6. TECHNICAL DATA \& APPLICATION NOTES for Automotive, Signal-Processing, and Consumer ICs
in Numerical Order Beginning at 6-1
7. TECHNICAL DATA
for Discrete Transistors, Diodes, and Arrays
Quick Guide to Discrete Devices ..... 7-1
Discrete Semiconductors Index and Cross Reference ..... 7-2
Discrete Devices Ratings:
NPN Bipolar Transistors7-14
PNP Bipolar Transistors ..... 7-18
N-Channel Junction Field-Effect Transistors ..... 7-20
P-Channel Junction Field-Effect Transistors ..... 7-26
General-Purpose and Schottky Diodes ..... 7-28
Zener Diodes ..... 7-29
Transistor and Diode Arrays ..... 7-31
See Also:High-Current Darlington Transistor ArraysSection 3
Discrete and Integrated Circuit Semiconductor Chips ..... Brochure CN-193
8. QUALITY \& RELIABILITY INFORMATION
Reliability ..... 8-1
Quality Assurance Flow Chart ..... 8-2
PACE Primer ..... 8-3
Reliability Reports:
Series 2000 and 2800 Darlington Drivers ..... 8-9
Series 5800 BiMOS Drivers ..... 8-14
Series 6100 High-Voltage Display Drivers ..... 8-19
SOT-23 Transistors ..... 8-23
9. PACKAGE INFORMATION
Package Thermal Characteristics ..... 9-1
Thermal Design for Plastic Integrated Circuits ..... 9-3
High-Performance Power Package for Power-Integrated Circuit Devices ..... 9-7
Applications Information:
Electrostatic Protection for Semiconductor Products ..... 9-19
Operating and Handling Practices for MOS Integrated Circuits ..... 9-21
Mounting Power Tab Devices ..... 9-21
Surface-Mount Integrated Circuits ..... 9-22
Computing IC Temperature Rise ..... 9-25
Thermal Resistance - A Reliability Consideration ..... 9-30
Package Outline Drawings ..... 9-39
A, B, \& M Plastic DIPs ..... 9-39
EA, EB, \& EP Square Plastic Leaded Chip Carriers ..... 9-45
EQ Rectangular Plastic Leaded Chip Carrier ..... 9-47
JT Thin Quad Flatpack ..... 9-49
K Plastic SIP ..... 9-51
KA Plastic SIP ..... 9-52
L Plastic SOICs ..... 9-53
LB \& LW Wide-Body Plastic SOICs ..... 9-55
LL Long-Leaded Plastic SOT ..... 9-57
LR Plastic Small-Outline Transistor ..... 9-68
LT Plastic SOT ..... 9-58
U Plastic SIP ..... 9-59
UA Plastic SIP ..... 9-60
W Plastic Power-Tab SIP ..... 9-61
WH Plastic Power-Tab SIP for Horizontal Mounting ..... 9-62
WV Plastic Power-Tab SIP for Vertical Mounting ..... 9-62
Z Plastic Power-Tab SIP ..... 9-66
Plastic Transistor ..... 9-67
Plastic Small-Outline Transistor ..... 9-68
Tape and Reel Information for Discrete Devices ..... 9-69
SALES OFFICES \& REPRESENTATIVESWorld-WideBack of Book





## SECTION 1. GENERAL INFORMATION \& PRODUCT INDEX

Allegro MicroSystems, Inc. ..... 1-1
Definition of Terms ..... 1-3
Allegro Package Designators ..... 1-5
Allegro Part Numbering Systems ..... 1-6
Ordering Information ..... 1-8
Technical Assistance ..... 1-8
Product Index (ICs and Transistor Arrays) ..... 1-9
See Also:
Discrete Semiconductors Index and Cross Reference ..... 7-2
Sales Offices and Representatives Back of Book

# GENERAL INFORMATION 

## ALLEGRO MICROSYSTEMS, INC.

Allegro MicroSystems, Inc. specializes in the design, manufacture, and marketing of advanced mixed-signal (analog + digital) integrated circuits as well as a line of discrete transistors and diodes. Allegro, formerly the Sprague Semiconductor Group, combines over 25 years of semiconductor experience, over a decade of extensive mergedtechnologies experience, and worldwide resources in design and applications engineering, process technology, packaging, quality control, manufacturing, and testing.

Allegro is a leading supplier of mixed-signal solutions and emphasizes system-level ICs for original equipment manufacturers that primarily serve the computer peripherals, automotive, consumer, and industrial markets. Allegro's strengths center on an excellent track record in product quality and innovation, and a diversified base of major OEM customers. The company's reputation for quality spans both product design and manufacturing. This reputation is evident in preferred vendor/ship-to-stock programs. Allegro has received quality awards from leading manufacturers worldwide, and is the only US IC manufacturer to have received IECQ manufacturer's approval.

Headquartered in Worcester, Massachusetts, Allegro currently operates two wafer-fabrication plants in Worcester and Willow Grove, Pennsylvania, as well as assembly/test operations in the Philippines.

Allegro's product expertise in power ICs, signal processing ICs, and sensor ICs-believed to be unique in the industry-is supported by strong capabilities in bipolar, CMOS, and DMOS process technologies. Allegro can and does combine any two or all three of its product disciplines (and/or process technologies) in a single monolithic chip to deliver powerful system-level solutions.


## GENERAL INFORMATION <br> ALLEGRO MICROSYSTEMS, INC.



Within the worldwide semiconductor market, Allegro has strategically positioned itself in the analog segment. Allegro primarily serves the analog IC industry through the development, manufacture, and marketing of a wide variety of complex products. The company emphasizes application-specific, market-driven products with high technology content. These include bipolar, CMOS, and DMOS technologies, as well as merged technologies such as BiCMOS (bipolar + CMOS), BCD (bipolar + CMOS + DMOS), and DABIC (digital + analog + BiCMOS).

Analog ICs can generally be separated into three classifications: sensor, signal processing, and power ICs. Sensors are analog ICs which respond to physical phenomena and provide inputs to an electronic system. Signal processing ICs represent a broad category of analog ICs which accept, generate, or process an analog signal. Power ICs are those products which act as the interface from an electronic system back to the physical world. These products typically operate at voltages and currents well in excess of those applied to other parts of the electronic system due to their requirement to drive motors, displays, solenoids, relays, lamps, and other devices.

At Allegro, original designs are emphasized, rather than second source products, in order to command a higher value in the marketplace. Many of these original designs have ultimately become industry standard products, such as the company's popular Hall-effect switches and power drivers.

Customers expect suppliers to add tangible value at a system level because they need to maximize performance and speed time to market. Applications, design, and technology consultation provided by IC suppliers, therefore, become crucial, as does the working synergy between the two design partners. Customers also need to feel confident in their IC supplier's ability to control the manufacturing and testing processes, thereby ensuring quality, reliability, and consistent delivery.

Allegro is exceptionally positioned to serve each customer's system requirements with either application-specific custom products or a broad spectrum of standard products. The measure of our success is your total satisfaction.

# GENERAL INFORMATION 

## DEFINITION OF TERMS

ABSOLUTE MAXIMUM RATINGS are limiting values of operation and should not be exceeded under the worst conditions. These values are chosen to provide acceptable serviceability of the device. The equipment manufacturer should design so that initially, and throughout life, no absolute maximum value is exceeded. If exceeded, even if the device continues to operate, its life may be considerably shortened.

The absolute maximum output current ratings are the maximum allowable under any condition. In application, output current will be limited by number of outputs conducting, duty cycle and timing, ambient temperature, heat sinking and/or forced cooling, and other heat sources.

Under any set of conditions, the specified maximum junction temperature (usually $+150^{\circ} \mathrm{C}$ ) should not be exceeded. In those devices which include an internal thermal shutdown, fault conditions which produce excessive junction temperature will activate device thermal shutdown circuitry. These conditions can be tolerated, but should be avoided.

TYPICAL CHARACTERISTICS are given for circuit design information only and, unless otherwise stated, are usually given at the nominal operating voltage and an ambient temperature of $+25^{\circ} \mathrm{C}$. Although these values are indicative of the peak distribution for a large number of production lots, these values should not be construed as guaranteed for any particular device or production lot.

CHARACTERISTICS LIMITS are those values that are guaranteed under the test conditions shown.

The absolute magnitude convention is used for Electrical Characteristics Limits where the limits are defined as:
maximum [minimum] limit: the greater [smaller] magnitude limit of a range of like-signed values; if the range includes both positive and negative values, both limiting values are maximums [the minimum is implicitly zero].

The algebraic convention is used for Magnetic Characteristics Limits where negative flux densities are defined as less than zero. The minimum value is therefore the most negative value, the maximum value is the most positive value, and zero has no special significance.

RECOMMENDED OPERATING CONDITIONS are given for optimum device performance. Operation outside these conditions is permitted (within the Absolute Maximum Ratings) without any implied guarantee of level of performance.

It is recommended that equipment manufacturers consult their local sales office whenever device applications involve unusual electrical, mechanical, or environmental operating conditions.

SPECIAL SYMBOLS are sometimes used to simplify circuit drawings.


CurrentSourcing Amplifier


CurrentSinking Amplifier


HalfBridge Amplifier


TriState Amplifier


Darlington
Transistor
Dwg. No. OA-001

ADVANCE INFORMATION is used to advise customers of proposed additions to the product line. The specifications given are target or goal specifications and may, therefore, change without notice. Allegro MicroSystems, Inc. reserves the right to not manufacture these proposed devices which have been announced as "advance information". Contact your local sales office for details of current status and latest specifications.

PRELIMINARY INFORMATION is issued to advise customers of additions to the product line which, nevertheless, still have "pre-production" status. Details may, therefore, change without notice although it is expected that the performance data is representative of "full production" status. Contact your local sales office for details of current status and latest specifications.

## IMPORTANT NOTICE

Allegro MicroSystems, Inc., reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Changes and improvements made after the publication of this catalog will be reflected in updated data sheets or other literature as soon as possible. Components made under military approvals will be in accordance with the approval requirements.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

Allegro MicroSystems, Inc. reserves the right to discontinue any device without notice.

Before placing an order, Allegro advises its customers to obtain the latest version of the relevant information to verify that the information being relied upon is current.

Allegro products are not intended for use in life support appliances, devices, or systems. Use of an Allegro product in such applications without the written consent of Allegro MicroSystems, Inc. is prohibited.

# PACKACE DESIGNATORS 

A (DIP)
14 to 40 pins


Dwg. OA-004-18

K (SIP) 4 pins
KA (SIP) 5 pins


Dwg. OA-013-4

B (Semi-Tab DIP) 8 to 24 pins


Dwg. OA-004-17

JT (Thin Quad Flatpack)
64 leads


Dwg. OA-014-64

EA (One-Semi-Tab PLCC) 28 leads EB (Semi-Tab PLCC) 28 or 44 leads EP (Sq. PLCC) 20, 28, or 44 leads EQ (Rect. PLCC) $32(7 \times 9)$ leads


Dwg. OA-007-44
$\mathbb{L L}, \mathbf{L R}$, or $\operatorname{LT}(S O T)$


Dwg. OA-008-3

L (SOIC)
8,14 , or 16 leads


Dwg. OA-005-14

LB (Semi-Tab SOIC) 20 or 24 leads $\mathbf{L W}$ (Wide-Body SOIC) 16 to 28 leads


Dwg. OA-005-21


Dwg. OA-005-17

M (DIP) 8 pins


Dwg. OA-004-8
$\mathbf{U}$
UA
W (Power-Tab SIP) 12 leads
$\mathbf{Z}$ (Power-Tab SIP) 5 leads


## DEVICE PART-NUMIBERING

## ALLEGRO MICROSYSTEMS NEW PART NUMBERS

Instructions (optional; in the order listed).
A = Revision; see detail specification
$\mathrm{F}=$ Active pull-down device (BiMOS only)
$-1=$ (Any number except 883 ) Selected version, see detail specification
BU = Burned-In device*
BS = Compliant, with screening to BS9493*
TR = Tape and reel (surface-mount devices only)
Package Designation.
A = Plastic, dual in-line
$B=$ Plastic, dual in-line semi-tab
C = Unpackaged chip $\dagger$
$E A=$ Plastic, leaded chip carrier, one semi-tab
EB = Plastic, leaded chip carrier, two semi-tabs
$E P=$ Plastic, leaded chip carrier, square
EQ = Plastic, leaded chip carrier, rectangular
JT = Plastic, thin quad flatpack, 64 leads
K = Plastic, 4-lead mini-SIP
KA = Plastic, 5-lead mini-SIP
L = Plastic, SOIC
LB = Plastic, wide-body SOIC power tab
LL = Plastic, SOT-89, long-lead version
LR = Plastic, SOT-23/TO-236AB
LT = Plastic SOT-89/TO-243AA
LW = Plastic, wide-body SOIC
$\mathrm{M}=$ Plastic, 8 -pin mini-DIP
T = Plastic, 3-lead mini-SIP
$U=$ Plastic, 3-lead thin mini-SIP
UA = Plastic, short 3-lead thin mini-SIP
W = Plastic, 12-lead single in-line power tab
WH = W Package with 18 formed leads, horizontal mount
WV = W Package with 18 formed leads, vertical mount
$X=$ Special
Z = Plastic, 5-lead single in-line power tab (TO-220)
Operating Temperature Range.
$\mathrm{C}=$ Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$
$\mathrm{S}=$ Standard $\left(-20^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$
$\mathrm{E}=$ Extended automotive/industrial $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$
$\mathrm{K}=$ Industrial/military $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$
$\mathrm{L}=$ Automotive $/$ military $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+150^{\circ} \mathrm{C}\right)$
$\mathrm{M}=$ Military $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$
$\mathrm{X}=$ Special (i.e., wafer probe at $+25^{\circ} \mathrm{C}$ only)
Device Type (four digits).
Allegro MicroSystems Identifier.

* Instruction suffix 'BU' available only with temperature codes 'S', 'E', 'K, or 'L'; suffix 'BS' available only through European sales office.
$\dagger$ Discrete and integrated circuit chips are described in Brochure CN-193.

```

\section*{ORIGINAL SPRAGUE SEMICONDUCTOR GROUP PART NUMBERS}

* Instruction suffix 'BU' available only with temperature codes ' N ' or ' Q '; suffix 'BS' available only through European sales office.
\(\dagger\) Discrete and integrated circuit chips are described in Brochure CN-193.

\section*{ORIGINAL SPRAGUE SEMICONDUCTOR GROUP PART NUMBERS}
\begin{tabular}{|c|}
\hline \begin{tabular}{l}
FM \\
Shipping style (TIC prefix only) \\
FM = Wafer sawn on frame \\
TS = Tray pack \\
WA = Whole wafer \\
Instructions (optional). \\
Device Type (three or four digits).
\end{tabular} \\
\hline -Family. \\
\hline BA- = Pro-Electron registered diode \\
\hline BC- = Pro-Electron registered diode \\
\hline BZ- = Pro-Electron registered Zener diode \\
\hline TH-* \(=\) Unpackaged discrete device chip \(\dagger\) \\
\hline TIC \(=\) Integrated circuit chip or probed wafer \(\dagger\) \\
\hline TMP-* \(=\) SOT-23/TO-236AB packaged discrete device \\
\hline TND = Diode array \\
\hline TP = Bipolar transistor in TO-92/TO-226AA \\
\hline TPP = Darlington array \\
\hline TPQ = Quad transistor array \\
\hline \(2 \mathrm{~N}=\) JEDEC registered transistor \\
\hline
\end{tabular}

\footnotetext{
* \(\mathrm{D}=\) diode \(\quad \mathrm{T}=\) transistor \(\quad \dagger\) Discrete and integrated circuit chips are described in Brochure CN-193.

F = JFET
Z = Zener
}

All possible combinations of device type, operating temperature range, and package style are not necessarily available. Consult individual device specifications or sales office for complete information.

\title{
GENERAL INFORMATION
}

\section*{ORDERING INFORMATION}

To place an order, obtain price and delivery information, or to request technical literature, contact your local Allegro sales office or sales representative. See back of book, or:

From United States Allegro MicroSystems, Inc. and Canada

From Europe and Mideast

From Asia 115 Northeast Cutoff Box 15036
Worcester, MA 01615
Tel: (508) 853-5000
Fax: (508) 853-5049
Allegro MicroSystems Europe Ltd. Balfour House, Churchfield Road Walton-on-Thames, Surrey KT12 2TD
UNITED KINGDOM
Tel: (44-932) 253-355
Fax: (44-932) 246-622
Allegro MicroSystems, Inc. 115 Northeast Cutoff Box 15036
Worcester, MA 01615
Tel: (508) 853-5000
Fax: (508) 853-5049

\section*{TECHNICAL ASSISTANCE}

Requests for additional technical information or applications assistance should be referred to your local Allegro sales office or sales representative. See back of book, or:

Allegro MicroSystems, Inc. 115 Northeast Cutoff
Box 15036
Worcester, MA 01615
Tel: (508) 853-5000
Fax: (508) 853-5049

\title{
PRODUCT INDEX IN NUMERICAL ORDER*
}

See Section 7 for Index to Discrete Devices
\begin{tabular}{|c|c|c|}
\hline Part Number * & Description & Page \\
\hline 06 thru 56 & Quad Transistor Arrays & . 7-35 \\
\hline 903 thru 942 & Multiple Diode Arrays & 7-31 \\
\hline \multirow[t]{2}{*}{2001 thru 2024} & 7-Channel, High-Current Darlington Arrays & 3-1 \\
\hline & Reliability Report & 8-9 \\
\hline 2061 thru 2069 & 1.5 A Darlington Switches & 3-9 \\
\hline 2222 & Quad NPN Transistor Array & 7-34 \\
\hline 2429 & Fluid Detector & ...6-1 \\
\hline 2436 & Dual-Mode ( \(10 \mathrm{~min} / 5 \mathrm{~min}\) ) Countdown Timer & .. 6-4 \\
\hline 2454 and 2455 & Automotive Lamp Monitors/Comparators & ... 6-7 \\
\hline 2460 & Electronic Spark Timing & 6-11 \\
\hline 2540 & Quad 1.8 A Darlington Power Driver & 3-18 \\
\hline 2543 & Quad Protected Darlington Power Driver & 3-21 \\
\hline 2544 & Quad 1.8 A Darlington Power Driver & 3-25 \\
\hline 2547 & Quad Protected Darlington Power Driver & 3-28 \\
\hline 2549 & Quad Protected Darlington Power Driver & 3-32 \\
\hline 2580 & 8-Channel, High-Current Source Driver & .. 3-36 \\
\hline 2585 & 8-Channel, Saturated Source Driver & 3-36 \\
\hline 2588 & 8-Channel, High-Current Source Driver & 3-36 \\
\hline 2595 & 8-Channel, Saturated Sink Driver & 3-44 \\
\hline 2596 and 2597 & 8-Channel, Saturated Sink Drivers. & 3-46 \\
\hline \multirow[t]{2}{*}{2801 thru 2823} & 8-Channel, High-Current Darlington Arrays & 3-48 \\
\hline & Reliability Report & ... 8-9 \\
\hline 2878 and 2879 & Quad 4 A Darlington Switches & .. 3-56 \\
\hline 2907 & Quad PNP Transistor Array & .. 7-34 \\
\hline 2916 & Dual Full-Bridge PWM Motor Driver & .. 3-61 \\
\hline 2917 & Dual Full-Bridge PWM Motor Driver & .. 3-66 \\
\hline 2918 & Dual Full-Bridge PWM Motor Driver. & .. 3-71 \\
\hline \multirow[t]{2}{*}{2936} & 3-Phase \(\pm 2\) A Brushless DC Motor Drivers & 3-76 \\
\hline & Description and Application. & 3-249 \\
\hline 2943 & High-Current Half-Bridge Motor Driver & 3-84 \\
\hline 2944 & Quad 4 A High-Voltage Source Driver & 3-88 \\
\hline 2953 and 2954 & 2 A Full-Bridge PWM Motor Drivers & .. 3-91 \\
\hline 2961 & 3.4 A PWM Printhead/Motor Driver . & 3-96 \\
\hline 2962 & Dual 3 A PWM Solenoid/Motor Driver & 3-101 \\
\hline 2981 thru 2984 & 8-Channel, Source Drivers . & 3-106 \\
\hline 2985 & 8-Channel, Saturated Source Driver & 3-111 \\
\hline
\end{tabular}

\footnotetext{
* Complete part number includes additional characters to indicate operating temperature range and package style.

See detailed specification.
}

\section*{ICs AND TRANSISTOR ARRAYS PRODUCT INDEX IN NUMERICAL ORDER}
\begin{tabular}{|c|c|}
\hline Part Number * & Description Page \\
\hline 2987 & 8-Channel, Short-Circuit Protected Source Driver ................................................. 3-113 \\
\hline 2993 & Dual Full-Bridge Motor Driver .............................................................................. 3-117 \\
\hline 2998 & Dual 2 A Full-Bridge Motor Driver ........................................................................ 3-121 \\
\hline 3046 & Zero-Speed Hall-Effect Gear-Tooth Sensors ............................................................ 4-1 \\
\hline 3055 & Multiplexed Two-Wire Hall-Effect Sensor IC ............................................................. 4-8 \\
\hline 3056 and 3058 & Zero-Speed Hall-Effect Gear-Tooth Sensors ............................................................ 4-1 \\
\hline 3059 & AC Coupled Hall-Effect Gear-Tooth Sensor ........................................................... 4-16 \\
\hline 3113 & Hall-Effect Switch ................................................................................................ 4-20 \\
\hline 3119 & Hall-Effect Switch ........................................................................................ See 3121 \\
\hline 3120 & Hall-Effect Switch ............................................................................................... 4-20 \\
\hline 3121, 3122, \& 3123 & Hall-Effect Switches for High-Temperature Operation .............................................. 4-24 \\
\hline 3130 & Hall-Effect Switch .............................................................................................. 4-20 \\
\hline 3132 and 3133 & Ultra-Sensitive Bipolar Hall-Effect Switches ........................................................... 4-29 \\
\hline 3140 & Hall-Effect Switch ................................................................................................ 4-20 \\
\hline 3141, 3142, \& 3143 & Sensitive Hall-Effect Switches for High-Temperature Operation ............................... 4-34 \\
\hline 3175 and 3177 & Hall-Effect Digital Latches .................................................................................... 4-35 \\
\hline 3185 thru 3189 & Hall-Effect Latches for High-Temperature Operation ............................................... 4-38 \\
\hline 3235 & Dual Output Hall-Effect Digital Switch .................................................................... 4-42 \\
\hline 3275 & Complementary Output Hall-Effect Latch ............................................................... 4-46 \\
\hline 3501 & Linear Output Hall-Effect Sensor .......................................................................... 4-48 \\
\hline 3503 & Ratiometric, Linear Hall-Effect Sensor ................................................................... 4-52 \\
\hline 3506 and 3507 & Ratiometric, Linear Hall-Effect Sensors for High-Temperature Operation .................... 4-56 \\
\hline 3625 and 3526 & Power Hall Sensor/Drivers for Brushless DC Motors ................................................ 4-57 \\
\hline 3718 & Low-Voltage Audio Power Amplifier ...................................................................... 6-16 \\
\hline 3751 & Power Operational Amplifier ............................................................................. 3-125 \\
\hline 3827 & FM Stereo Decoder with Noise-Actuated Blend ............................................... See 3828 \\
\hline 3828 & FM Stereo Decoder with Noise-Actuated Blend ....................................................... 6-20 \\
\hline 3841 & AM Signal Processor........................................................................................... 6-25 \\
\hline 3844 & Dual-Conversion AM Receiver .............................................................................. 6-32 \\
\hline 3845 and 3846 & AM Noise Blankers .............................................................................................. 6-34 \\
\hline 3847 & Dual-Conversion AM Receiver....................................................................... See 3844 \\
\hline 3848 & Dual-Conversion AM Receiver .............................................................................. 6-41 \\
\hline 3859 & FM Communications IF System ........................................................................... 6-43 \\
\hline 3883 & FM Communications IF and Audio System ............................................................. 6-45 \\
\hline 3904 and 3906 & Quad Transistor Arrays ........................................................................................ 7-34 \\
\hline 4000 & Medium-Power Quad Darlington Array ................................................................. 7-32 \\
\hline 5140 & Protected PowerHall Sensor Lamp/Solenoid Driver ................................................ 4-63 \\
\hline 5275 & Complementary Output Hall-Effect Latched Driver .................................................. 4-70 \\
\hline 5348 & Smoke Detector with Interconnect and Timer ......................................................... 6-48 \\
\hline 5401 & Quad PNP Transistor Array ................................................................................ 7-34 \\
\hline 5616 & Liquid Crystal Display Automotive Clock ................................................................ 6-55 \\
\hline
\end{tabular}

\footnotetext{
* Complete part number includes additional characters to indicate operating temperature range and package style.

See detailed specification.
}

\section*{ICs and TRANSISTOR ARRAYS PRODUCT INDEX IN NUMERICAL ORDER}
\begin{tabular}{|lll|}
\hline Part Number * & Description & Page \\
\hline 5703 and 5706 & Quad Peripheral and Power Drivers ....................................................................... 3-129 \\
\hline
\end{tabular}
Dual OR Peripheral and Power Driver ..... 3-133
High-Speed BiMOS Latched Drivers ..... 3-136
Reliability Report ..... 8-14
1.25 A, Unipolar Stepper-Motor Translator/Driver ..... 3-141
10-Bit High-Speed Serial-In, Latched Source Driver ..... See 5810-F
10-Bit Serial-In, Latched Source Drivers with Active Pulldowns ..... 3-146
12-Bit High-Speed Serial-In, Latched Driver ..... 3-150
12-Bit Serial-In, Latched Source Drivers with Active Pulldowns ..... 3-154
8-Bit High-Speed Latched Source Driver ..... 3-158
5816 Addressable, Latched 16-Channel Driver ..... 3-161
5817 Addressable, 28-Line Decoder/Driver ..... 3-165
5818-F5821 thru 5823
32-Bit Serial-In, Latched Source Drivers with Active Pulldowns ..... 3-170
5829 9-Bit Serial-In, Latched 1.6 A Driver. ..... 3-1788-Bit High-Speed Serial-In, Latched High-Voltage Drivers3-174
5832 32-Bit Serial-In, Latched Sink Driver ..... 3-187
58335841 thru 584332-Bit Serial-In, Latched Darlington Driver3-19158815890 and 58918-Bit Serial-In, Latched High-Voltage Drivers3-195
Dual 8-Bit Latched Driver with Read Back ..... 3-200
8-Bit Serial-In, Latched Source Drivers ..... 3-203
5895 8-Bit Serial-In, Latched Source Driver ..... 3-208
6002Dual Complementary-Pair Transistor Array7-34
6116 and 6118 Vacuum Fluorescent Display Drivers ..... 3-213
Reliability Report ..... 8-19
6427 Quad NPN Transistor Array ..... 7-34
6502 and 6700 Dual Complementary-Pair Transistor Arrays ..... 7-34
7003 7-Channel, 150 V Darlington Array ..... 3-218
8131 Precision Supervisory Systems Monitor ..... 6-61
8181 Low-Dropout, 5 V Regulator ..... 6-66
8901 3-Phase Brushless DC Motor Back-EMF Controller/Driver ..... 5-1
8902 3-Phase Brushless DC Motor Back-EMF Controller/Drivers ..... 5-11
8920 Dual Schottky Diode ..... 5-21
8925 3-Phase \(\pm 4\) A Brushless DC Motor Controller/DMOS Driver ..... 5-23
8932 5 V MOS Voice Coil Motor Driver ..... See 8932-A
8932-A 5 V MOS Voice Coil Motor Driver ..... 5-28
8936 5 V MOS Voice Coil Motor Driver ..... 5-35
8951 Servo Controller System ..... 5-42
8952 Servo Loop Compensator ..... 5-47
8958 12 V Voice-Coil Motor Driver ..... 5-52
8980 SuperServo Spindle \& Voice-Coil Actuation Manager/Driver. ..... 5-58

\footnotetext{
* Complete part number includes additional characters to indicate operating temperature range and package style.

See detailed specification.
}

PRODUCT SELECTION GUIDES





\section*{SECTION 2. PRODUCT SELECTION GUIDES}
Peripheral Power and Display Drivers ..... 2-1
High-Voltage ( \(\geq 80\) V) Peripheral Power and Display Drivers ..... 2-3
BiMOS Intelligent Power Interface Drivers ..... 2-4
Motor Drivers ..... 2-5
Hall-Effect Sensors ..... 2-6
Devices for Mass Storage Applications ..... 2-7
Devices for Printer Applications ..... 2-7
Automotive, Signal Processing, and Consumer ICs ..... 2-8
Integrated Circuits Cross-Reference ..... 2-10
Competitive Integrated Circuits Part-Numbering Systems ..... 2-16
See Also:
Quick Guide to Allegro Discrete Devices ..... 7-1
Discrete Semiconductors Index and Cross Reference ..... 7-2
Discrete and Integrated Circuit Semiconductor Chips ..... Brochure CN-193

\section*{SELECTION GUIDE}

\section*{PERIPHERAL POWER AND DISPLAY DRIVERS}

Section 3, unless otherwise indicated
IN ORDER OF 1) OUTPUT CURRENT, 2) OUTPUT VOLTAGE, 3) NUMBER OF DRIVERS
\begin{tabular}{|c|cccc|c|}
\hline Output Ratings * & \multicolumn{3}{c|}{ Features } & \\
\hline mA & V & Serial & \begin{tabular}{c} 
Latched \\
Input
\end{tabular} & \begin{tabular}{c} 
Diode \\
Drivers \\
Clamp
\end{tabular} & \begin{tabular}{c} 
Saturated \\
Outputs
\end{tabular} \\
\hline
\end{tabular}

SINK DRIVERS


\footnotetext{
* Current is maximum specified test condition, voltage is maximum rating.

See specification for sustaining voltage limits or over-current protection voltage limits.
\(\dagger\) Complete part number includes additional characters to indicate operating temperature range and package style.
\(\ddagger\) Hall-Effect sensor. See Section 4.
}

Continued next page...

\section*{SELECTION GUIDE \\ PERIPHERAL POWER AND DISPLAY DRIVERS}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{Output Ratings *} & \multicolumn{5}{|c|}{Features} & \multirow[b]{2}{*}{Part Number \(\dagger\)} \\
\hline mA & V & \# & Serial Input & Latched Drivers & Diode Clamp & Saturated Outputs & Internal Protection & \\
\hline
\end{tabular}

\section*{SOURCE DRIVERS}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline -25 & 60 & 8 & - & X & - & - & - & 5815 \\
\hline & 60 & 10 & x & X & Active Pull-Down & - & - & 5810-F \\
\hline & 60 & 12 & X & X & - & - & - & 5811 \\
\hline & 60 & 20 & X & X & Active Pull-Down & - & - & 5812-F \\
\hline & 60 & 32 & X & X & Active Pull-Down & - & - & 5818-F \\
\hline & 65 & 8 & - & - & - & - & - & 6118-2 \\
\hline & 80 & 8 & - & X & - & - & - & 5815-1 \\
\hline & 80 & 10 & X & X & Active Pull-Down & - & - & 5810-F-1 \\
\hline & 80 & 20 & X & X & Active Pull-Down & - & - & 5812-F-1 \\
\hline & 80 & 32 & X & X & Active Pull-Down & - & - & 5818-F-1 \\
\hline & 85 & 6 & - & - & - & - & - & 6116 \\
\hline & 85 & 8 & - & - & - & - & - & 6118 \\
\hline & 115 & 8 & - & - & - & - & - & 6118-1 \\
\hline -120 & -25 & 8 & - & - & X & X & - & 2585 \\
\hline & 30 & 8 & - & - & X & X & - & 2985 \\
\hline & 50 & 8 & X & X & X & X & - & 5895 \\
\hline -350 & 35 & 8 & - & - & X & - & X & 2987 \\
\hline & 50 & 8 & - & - & X & - & - & 2981 and 2982 \\
\hline & 50 & 8 & X & X & X & - & - & 5891 \\
\hline & -50 & 8 & - & - & X & - & - & 2580 and 2588 \\
\hline & -80 & 8 & - & - & X & - & - & 2588-1 \\
\hline & 80 & 8 & - & - & X & - & - & 2983 and 2984 \\
\hline & 80 & 8 & X & X & X & - & - & 5890 \\
\hline -4000 & 60 & 4 & - & - & X & - & - & 2944 \\
\hline
\end{tabular}

\section*{SOURCE / SINK DRIVERS}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \(\pm 350\) & 7.0 & 2 & \multicolumn{2}{|l|}{Voice-Coil Motor Driver} & NMOS & X & 8980 § \\
\hline \multirow[t]{3}{*}{\(\pm 500\)} & 6.0 & 2 & \multirow[t]{3}{*}{Voice-Coil Motor Driver Voice-Coil Motor Driver Dual Full Bridge} & & CMOS & X & 8932-A § \\
\hline & 6.0 & 2 & & & CMOS & X & 8936 § \\
\hline & 40 & 4 & & X & - & - & 2993 \\
\hline \(\pm 750\) & 45 & 4 & Dual PWM Bridge & X & X & X & 2916 \\
\hline \(\pm 800\) & 16 & 2 & Voice-Coil Motor Driver & & - & X & 8958 § \\
\hline \multirow[t]{2}{*}{\(\pm 900\)} & 7.0 & 3 & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\begin{tabular}{l}
3-Ø Back-EMF Controller/Driver \\
3-Ø Back-EMF Controller/Driver
\end{tabular}}} & DMOS & X & 8901 § \\
\hline & 14 & 3 & & & DMOS & X & 8902 § \\
\hline \multirow[t]{2}{*}{\(\pm 1000\)} & 7.0 & 3 & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{3-Ø Back-EMF Controller/Driver Power Op Amp X}} & NMOS & X & 8980 § \\
\hline & 28 & 1 & & & - & - & 3751 \\
\hline \multirow[t]{2}{*}{\(\pm 1500\)} & 45 & 4 & \multirow[t]{2}{*}{Dual PWM Full Bridge Dual PWM Full Bridge} & X & - & X & 2917 \\
\hline & 45 & 4 & & X & - & X & 2918 \\
\hline \multirow[t]{3}{*}{\(\pm 2000\)} & 45 & 3 & \multicolumn{2}{|l|}{\multirow[t]{3}{*}{\begin{tabular}{ll} 
3- \(\varnothing\) Brushless Controller/Driver \\
PWM Full Bridge & X \\
Dual Full Bridge & X \\
\hline
\end{tabular}}} & - & X & 2936 and 2936-120 \\
\hline & 50 & 2 & & & - & X & 2953 and 2954 \\
\hline & 50 & 4 & & & - & X & 2998 \\
\hline \(\pm 3000\) & 45 & 2 & PWM Control & X & - & - & 2962 \\
\hline \(\pm 3400\) & 45 & 1 & PWM Control & X & - & X & 2961 \\
\hline \(\pm 4000\) & 14 & 3 & 3-Ø Brushless Controller & Driver & DMOS & X & 8925 § \\
\hline
\end{tabular}

\footnotetext{
* Current is maximum specified test condition, voltage is maximum rating.

See specification for sustaining voltage limits or over-current protection voltage limits.
\(\dagger\) Complete part number includes additional characters to indicate operating temperature range and package style.
\(\ddagger\) Hall-Effect sensor. See Section 4.
§ Mass Storage device. See Section 5.
}

\section*{SELECTION GUIDE}

\section*{HIGH-VOLTAGE PERIPHERAL POWER AND DISPLAY DRIVERS}

Section 3
IN ORDER OF 1) OUTPUT VOLTAGE, 1) OUTPUT CURRENT, 3) NUMBER OF DRIVERS
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{Output Ratings*} & \multicolumn{5}{|c|}{Features} & \multirow[b]{2}{*}{Part Number \(\dagger\)} \\
\hline V & mA & \# & Serial Input & Latched Drivers & Diode
Clamp & Saturated Outputs & Internal Protection & \\
\hline \multirow[t]{13}{*}{80} & -25 & 8 & - & X & - & - & - & 5815-1 \\
\hline & -25 & 10 & X & \(\times\) & Active Pull-Down & n & - & 5810-F-1 \\
\hline & -25 & 20 & \(x\) & \(\times\) & Active Pull-Down & n & - & 5812-F-1 \\
\hline & -25 & 32 & X & \(\times \quad\) & Active Pull-Down & n - & - & 5818-F-1 \\
\hline & 300 & 2 & & - & - & X & \(x\) & 5713 \\
\hline & 300 & 4 & & - & - & X & X & 5703 and 5706 \\
\hline & -350 & 8 & - & - & X & - & - & 2983 and 2984 \\
\hline & 350 & 8 & & X & X & - & - & 5822 \\
\hline & 350 & 8 & & X & X & X & - & 5842 \\
\hline & -350 & 8 & X & X & X & - & - & 5890 \\
\hline & 1500 & 2 & & - & - & X & - & 2062 \\
\hline & 1500 & 4 & & - & - & X & - & 2065 and 2069 \\
\hline & 4000 & 4 & - & - & X & - & - & 2879 \\
\hline -80 & -350 & 8 & - & - & X & - & - & 2588-1 \\
\hline \multirow[t]{2}{*}{85} & -25 & 6 & - & - & - & - & - & 6116 \\
\hline & -25 & 8 & - & - & - & - & - & 6118 \\
\hline \multirow[t]{2}{*}{95} & 350 & 7 & - & - & X & - & - & 2023 and 2024 \\
\hline & 350 & 8 & - & - & X & - & - & 2823 \\
\hline \multirow[t]{2}{*}{100} & 350 & 8 & X & X & - & - & - & 5823 \\
\hline & 350 & 8 & X & X & X & - & - & 5843 \\
\hline 115 & -25 & 8 & - & - & - & - & - & 6118-1 \\
\hline 150 & 250 & 7 & - & - & X & - & - & 7003 \\
\hline
\end{tabular}

\footnotetext{
* Current is maximum test condition; voltage is absolute maximum allowable.

Negative current is defined as coming out of (sourcing) the output.
\(\dagger\) Complete part number includes additional characters to indicate operating temperature range and package style.
}

\section*{SELECTION GUIDE}

\section*{BiMOS SMART POWER INTERFACE DRIVERS}

Section 3
\begin{tabular}{|c|c|c|c|}
\hline & \multicolumn{2}{|r|}{Output Ratings *} & Part Number \(\dagger\) \\
\hline \multicolumn{4}{|l|}{SERIAL-INPUT LATCHED DRIVERS} \\
\hline 8-Bit (saturated drivers) & -120 mA & \(50 \mathrm{~V} \ddagger\) & 5895 \\
\hline 8-Bit & 350 mA & 50 V & 5821 \\
\hline 8-Bit & 350 mA & \(50 \mathrm{~V} \ddagger\) & 5841 \\
\hline 8-Bit & -350 mA & \(50 \mathrm{~V} \ddagger\) & 5891 \\
\hline 8-Bit & 350 mA & 80 V & 5822 \\
\hline 8-Bit & 350 mA & \(80 \mathrm{~V} \ddagger\) & 5842 \\
\hline 8-Bit & -350 mA & \(80 \mathrm{~V} \ddagger\) & 5890 \\
\hline 8-Bit & 350 mA & 100 V & 5823 \\
\hline 8-Bit & 350 mA & \(100 \mathrm{~V} \ddagger\) & 5843 \\
\hline 9-Bit & 1.6 A & 50 V & 5829 \\
\hline 10-Bit (active pull-downs) & -25 mA & 60 V & 5810-F \\
\hline 10-Bit (active pull-downs) & -25 mA & 80 V & 5810-F-1 \\
\hline 12-Bit & -25 mA & 60 V & 5811 \\
\hline 20-Bit (active pull-downs) & -25 mA & 60 V & 5812-F \\
\hline 20-Bit (active pull-downs) & -25 mA & 80 V & 5812-F-1 \\
\hline 32-Bit (active pull-downs) & -25 mA & 60 V & 5818-F \\
\hline 32-Bit (active pull-downs) & -25 mA & 80 V & 5818-F-1 \\
\hline 32-Bit & 100 mA & 30 V & 5833 \\
\hline 32-Bit & 100 mA & 40 V & 5832 \\
\hline
\end{tabular}

PARALLEL-INPUT LATCHED DRIVERS
\begin{tabular}{|ll|l|l|}
\hline 4-Bit & 350 mA & \(50 \mathrm{~V} \ddagger\) & 5800 \\
\hline 8-Bit & -25 mA & 60 V & 5815 \\
8-Bit & -25 mA & 80 V & \(5815-1\) \\
8-Bit & 350 mA & \(50 \mathrm{~V} \ddagger\) & 5801 \\
\hline Dual 8-Bit With Read Back & 25 mA & \(20 \mathrm{~V} \ddagger\) & 5881 \\
\hline
\end{tabular}

\section*{SPECIAL-PURPOSE FUNCTIONS}
\begin{tabular}{|l|c|c|}
\hline Unipolar Stepper Motor Translator/Driver & 1.25 A & \(50 \mathrm{~V} \ddagger\) \\
Addressable 16-Line Latched Decoder/Driver & 350 mA & \(60 \mathrm{~V} \ddagger\) \\
Addressable 28-Line Decoder/Driver & 450 mA & 30 V
\end{tabular}
* Current is maximum specified test condition, voltage is maximum rating. See specification for sustaining voltage limits.

Negative current is defined as coming out of (sourcing) the output.
\(\dagger\) Complete part number includes additional characters to indicate operating temperature range and package style.
\(\ddagger\) Internal transient-suppression diodes included for inductive-load protection.

\section*{SELECIION GUIDE}

\section*{MOTOR DRIVERS}

Sections 3, 4, and 5
\begin{tabular}{|c|c|c|c|c|}
\hline Function & \multicolumn{2}{|l|}{Output Ratings *} & Part Number \(\dagger\) & Detailed Info Section \\
\hline \multicolumn{5}{|l|}{INTEGRATED CIRCUITS FOR BRUSHLESS DC MOTORS} \\
\hline 3-Phase Controller/Drivers & \(\pm 2.0 \mathrm{~A}\) & 45 V & 2936 and 2936-120 & 3 \\
\hline 2-Phase Hall-Effect Sensor/Controller & 20 mA & 25 V & 3235 & 4 \\
\hline Hall-Effect Latched Sensors & 10 mA & 24 V & 3175 and 3177 & 4 \\
\hline Hall-Effect Complementary Output Sensor & 20 mA & 25 V & 3275 & 4 \\
\hline 2-Phase Hall-Effect Sensor/Driver & 900 mA & 14 V & 3625 & 4 \\
\hline 2-Phase Hall-Effect Sensor/Driver & 900 mA & 26 V & 3626 & 4 \\
\hline Hall-Effect Comp. Output Sensor/Driver & 300 mA & 60 V & 5275 & 4 \\
\hline 3-Phase Back-EMF Controller/Driver & \(\pm 900 \mathrm{~mA}\) & 7 V & 8901 & 5 \\
\hline 3-Phase Back-EMF Controller/Driver & \(\pm 900 \mathrm{~mA}\) & 14 V & 8902 & 5 \\
\hline 3-Phase Controller/DMOS Driver & \(\pm 4.0 \mathrm{~A}\) & 14 V & 8925 & 5 \\
\hline 3-Phase Back-EMF Controller/Driver & \(\pm 1.0 \mathrm{~A}\) & 7 V & : 8980 & 5 \\
\hline
\end{tabular}

FULL-BRIDGE DRIVERS FOR DC AND BIPOLAR STEPPER MOTORS
\begin{tabular}{|l|rl|l|l|}
\hline PWM Current Controlled Dual Full Bridge & \(\pm 750 \mathrm{~mA}\) & 45 V & 2916 & 3 \\
PWM Current Controlled Dual Full Bridge & \(\pm 1.5 \mathrm{~A}\) & 45 V & 2917 & 3 \\
PWM Current Controlled Dual Full Bridge & \(\pm 1.5 \mathrm{~A}\) & 45 V & 2918 & 3 \\
PWM Current Controlled Full Bridges & \(\pm 2.0 \mathrm{~A}\) & 50 V & 2953 and 2954 & 3 \\
Dual Full Bridge & \(\pm 500 \mathrm{~mA}\) & 40 V & 2993 & 3 \\
Dual Full Bridge & \(\pm 2.0 \mathrm{~A}\) & 50 V & 2998 & 3 \\
\hline
\end{tabular}

\section*{OTHER MOTOR DRIVERS}
\begin{tabular}{|l|r|l|l|}
\hline Unipolar Stepper Motor Driver & 1.8 A & 50 V & 2544 \\
Linear Servo Motor Driver & \(\pm 1.0 \mathrm{~A}\) & 28 V & 3751 \\
Unipolar Stepper-Motor Translator/Driver & 1.25 A & 50 V & 5804 \\
Voice-Coil Motor Driver & \(\pm 500 \mathrm{~mA}\) & 6 V & \(8932-\mathrm{A}\) \\
Voice-Coil Motor Driver & \(\pm 500 \mathrm{~mA}\) & 6 V & 8936 \\
Servo Controller System & - & - & 8951 \\
Servo Loop Compensator & - & - & 5 \\
Voice-Coil Motor Driver & \(\pm 800 \mathrm{~mA}\) & 16 V & 5 \\
Voice-Coil Motor Driver & \(\pm 350 \mathrm{~mA}\) & 7 V & 8958 \\
\hline
\end{tabular}
* Current is maximum specified test condition, voltage is maximum rating.

See specification for sustaining voltage limits or over-current protection voltage limits.
Negative current is defined as coming out of (sourcing) the output.
\(\dagger\) Complete part number includes additional characters to indicate operating temperature range and package style.

\section*{SELECTION GUIDE}

\section*{HALL-EFFECT SENSORS}

UNIPOLAR HALL-EFFECT SWITCHES
\begin{tabular}{|c|c|c|c|}
\hline Switch Points (at \(\mathrm{T}_{\mathrm{A}}=+\mathbf{2 5}{ }^{\circ} \mathrm{C}\) ) Max. Operate Min. Release & Max. Output Ratings & Part Number * & Ext. Temp. Available \\
\hline 175 G 25 G & \(2 \times 25 \mathrm{~mA} \dagger / 25 \mathrm{~V}\) & 3235 & - \\
\hline 200 G - 50 G & \(25 \mathrm{~mA} / 25 \mathrm{~V}\) & 3140 & yes \\
\hline 200 G , 50 G & \(900 \mathrm{~mA} / 28 \mathrm{~V}\) & 5140 & - \\
\hline \(300 \mathrm{G} \quad-25 \mathrm{G}\) & \(24 \mathrm{~V} \ddagger\) & 3055 & yes \\
\hline 350 G - 50 G & \(25 \mathrm{~mA} / 25 \mathrm{~V}\) & 3120 & yes \\
\hline 400 G ( 140 G & \(25 \mathrm{~mA} / 30 \mathrm{~V}\) & 3122 & yes \\
\hline 440 G 180 G & \(25 \mathrm{~mA} / 30 \mathrm{~V}\) & 3123 & yes \\
\hline 450 G ( 30 G & \(25 \mathrm{~mA} / 25 \mathrm{~V}\) & 3113 & - \\
\hline 450 G 125 G & \(25 \mathrm{~mA} / 30 . \mathrm{V}\) & 3121 & yes \\
\hline \multirow[t]{2}{*}{Gear-Tooth Sensors, Zero Speed Gear-Tooth Sensor, AC Coupled} & \(25 \mathrm{~mA} / 28 \mathrm{~V}\) & 3046/56/58 & yes \\
\hline & \(25 \mathrm{~mA} / 24 \mathrm{~V}\) & 3059 & yes \\
\hline
\end{tabular}
* Complete part number includes additional characters to indicate operating temperature range and package style.
\(\dagger\) Output 1 switches on south pole, output 2 switches on north pole.
\(\ddagger\) Multiplexed two-wire sensor; after proper address, power/signal bus current indicates magnetic field condition.
BIPOLAR HALL-EFFECT SWITCHES
\begin{tabular}{|lc|l|l|c|}
\hline \begin{tabular}{l} 
Switch Points (at \(\mathbf{T}_{A}=+\mathbf{2 5}{ }^{\circ} \mathrm{C}\) ) \\
Max. Operate
\end{tabular}\(\quad\) Min. Release & \begin{tabular}{l} 
Max. Output \\
Ratings
\end{tabular} & Part Number * & \begin{tabular}{c} 
Ext. Temp. \\
Available
\end{tabular} \\
\hline+75 G & -75 G & \(35 \mathrm{~mA} / 25 \mathrm{~V}\) & 3133 & yes \\
+95 G & -95 G & \(25 \mathrm{~mA} / 25 \mathrm{~V}\) & yes \\
+150 G & -150 G & \(25 \mathrm{~mA} / 25 \mathrm{~V}\) & 3132 & yes \\
\hline
\end{tabular}

BIPOLAR HALL-EFFECT LATCHES
\begin{tabular}{|c|c|c|c|c|}
\hline Switch Point Min. Operate & \[
\begin{aligned}
& \left.=+25^{\circ} \mathrm{C}\right) \\
& \text { Max. Operate }
\end{aligned}
\] & Max. Output Ratings & Part Number * & Ext. Temp. Available \\
\hline \(\pm 50 \mathrm{G}\) & \(\pm 150 \mathrm{G}\) & \(15 \mathrm{~mA} / 18 \mathrm{~V}\) & 3177 & - \\
\hline \(\pm 50 \mathrm{G}\) & \(\pm 150 \mathrm{G}\) & \(25 \mathrm{~mA} / 30 \mathrm{~V}\) & 3187 & yes \\
\hline \(\pm 25 \mathrm{G}\) & \(\pm 170\) G & \(15 \mathrm{~mA} / 18 \mathrm{~V}\) & 3175 & - \\
\hline \(\pm 80 \mathrm{G}\) & \(\pm 180 \mathrm{G}\) & \(25 \mathrm{~mA} / 30 \mathrm{~V}\) & 3188 & yes \\
\hline \(\pm 50 \mathrm{G}\) & \(\pm 230 \mathrm{G}\) & \(25 \mathrm{~mA} / 30 \mathrm{~V}\) & 3189 & yes \\
\hline \(\pm 25 \mathrm{G}\) & \(\pm 250 \mathrm{G}\) & \(2 \times 50 \mathrm{~mA} / 25 \mathrm{~V} \dagger\) & 3275 & - \\
\hline \(\pm 25\) G & \(\pm 250 \mathrm{G}\) & \(2 \times 500 \mathrm{~mA} / 30 \mathrm{~V} \dagger\) & 5275 & - \\
\hline \(\pm 170\) G & \(\pm 270\) G & \(25 \mathrm{~mA} / 30 \mathrm{~V}\) & 3185 & yes \\
\hline \(\pm 70\) G & \(\pm 330 \mathrm{G}\) & \(25 \mathrm{~mA} / 30 \mathrm{~V}\) & 3186 & yes \\
\hline
\end{tabular}
* Complete part number includes additional characters to indicate operating temperature range and package style.
\(\dagger\) Complementary outputs for 2-phase unipolar brushless dc motor control.

\section*{LINEAR HALL-EFFECT SENSORS}
\begin{tabular}{|l|l|c|}
\hline Description & Part Number * & \begin{tabular}{c} 
Ext. Temp. \\
Available
\end{tabular} \\
\hline Typical output 0.7 mV gauss & 3501 & - \\
Typical output 1.3 mV /gauss & 3503 & - \\
Typical output 2.5 mV /gauss & \(3506 / 07\) & yes \\
\hline
\end{tabular}

\footnotetext{
* Complete part number includes additional characters to indicate operating temperature range and package style.
}

See also, 2429 fluid detector and 5348 smoke detector, Section 6.

\section*{SELECTION GUIDE}

\section*{DEVICES FOR MASS STORAGE APPLICATIONS}
\begin{tabular}{|l|l|}
\hline Part Number* & Description \\
\hline 8901 & 5 V 3-Phase Brushless DC Motor Controller/Driver with Back-EMF Sensing \\
8902 & 5 V and 12 V 3-Phase Brushless DC Motor Controller/Driver with Back-EMF Sensing \\
8920 & Dual Schottky Diode \\
8925 & 3-Phase Motor Controller/Driver with Linear Current Control and Power DMOS Outputs \\
\(8932-A\) & \(6 \mathrm{~V}, 600 \mathrm{~mA}\) Voice Coil Motor Driver \\
8936 & \(6 \mathrm{~V}, 600 \mathrm{~mA}\) Voice Coil Motor Driver \\
8951 & Servo Controller System \\
8952 & Servo Loop Compensator \\
8958 & \(16 \mathrm{~V}, 250 \mathrm{~mA}\) Voice Coil Motor Driver \\
8980 & Spindle \& Voice-Coil Actuation Manager/Driver \\
\hline
\end{tabular}
*. Complete part number includes additional characters to indicate operating temperature range and package style.

\section*{DEVICES FOR \\ PRINTER APPLICATIONS}

Section 3
\begin{tabular}{|l|l|}
\hline Part Number* & Description \\
\hline 2916 & Dual 45 V, 750 mA Full-Bridge PWM Stepper Motor Driver \\
2917 & Dual 45 V, 1.5 A Full-Bridge PWM Stepper Motor Driver \\
2918 & Dual 45 V, 1.5 A Full-Bridge PWM Stepper Motor Driver \\
2961 & \(45 \mathrm{~V}, 3.4\) A Solenoid Printhead Driver \\
2962 & Dual 45 V, 3 A Solenoid Printhead Driver \\
5817 & Addressable 30 V, 450 mA 28-Line Ink-Jet Printer Decoder/Driver \\
5829 & Serial-In 50 V, 1.6 A 9-Wire Solenoid Printhead Driver \\
\hline
\end{tabular}
* Complete part number includes additional characters to indicate operating temperature range and package style.

\section*{AUTOMOTIVE, SIGNAL-PROCESSING, AND CONSUMER ICs}

EXTENDED TEMPERATURE DEVICES SUITABLE FOR AUTOMOTIVE APPLICATIONS
\begin{tabular}{|c|c|c|}
\hline Part Number * & Function & Detailed Info Section \\
\hline 2001, 2003, 2004, & & \\
\hline 2013, and 2023 & High-Voltage, High-Current Darlington Arrays & 3 \\
\hline 2065 and 2068 & 1.5 A Darlington Switches & 3 \\
\hline 2429 & Fluid (Low-Coolant) Detector & 6 \\
\hline 2436 & Countdown Power Timer (Rear-Window Defogger) & 6 \\
\hline 2454 and 2455 & Lamp Monitors & 6 \\
\hline 2460 & Electronic Spark Timing & 6 \\
\hline 2543, 2547, \& 2549 & Protected Quad Power Drivers & 3 \\
\hline 2596 & 8-Channel Saturated Sink Driver & 3 \\
\hline 2801, 2803, 2804, \& 2823 & High-Voltage, High-Current Darlington Arrays & 3 \\
\hline 2916 & Dual Full-Bridge PWM Motor Driver & 3 \\
\hline 2943 & High-Current Half-Bridge Motor Driver & 3 \\
\hline 2981 thru 2984 & 8-Channel Source Drivers & 3 \\
\hline 3046, 3056, \& 3058 & Hall-Effect Gear-Tooth Sensors - Zero Speed & 4 \\
\hline 3059 & Hall-Effect Gear-Tooth Sensor - AC Coupled & 4 \\
\hline 3120 & Hall-Effect Switch & 4 \\
\hline 3121, 3122, \& 3123 & Hall-Effect Switches & 4 \\
\hline 3130 & Hall-Effect Switch & 4 \\
\hline 3132 and 3133 & Ulitra-Sensitive Bipolar Hall-Effect Switches & 4 \\
\hline 3140 & Hall-Effect Switch & 4 \\
\hline 3141, 3142, \& 3143 & Sensitive Hall-Effect Switches & 4 \\
\hline 3185 thru 3189 & Hall-Effect Latches & 4 \\
\hline 3506 and 3507 & Ratiometric, Linear Hall-Effect Sensors & 4 \\
\hline 3828 & FM Stereo Decoder & 6 \\
\hline 3841 & AM Signal Processor & 6 \\
\hline 3844 & Dual-Conversion AM Receiver & 6 \\
\hline 3845 and 3846 & AM Noise Blankers & 6 \\
\hline 3848 & Dual-Conversion AM Receiver & 6 \\
\hline 4000 & Medium-Power Darlington Array & 7 \\
\hline 5140 & Protected PowerHall Sensor - Lamp/Solenoid Driver & 4 \\
\hline 5616 & LCD Automotive Clock - Programmable & 6 \\
\hline 5703 & Quad 2-Input Peripheral/Power Driver & 3 \\
\hline 5800 and 5801 & BiMOS II Latched Drivers & 3 \\
\hline 5810-F & BiMOS II 10-Bit Serial-Input, Latched Source Driver & 3 \\
\hline 5812-F & BiMOS II 20-Bit Serial-Input, Latched Source Driver & 3 \\
\hline 5832 & BiMOS II 32-Bit Serial-Input, Latched Driver & 3 \\
\hline 6118 & Fluorescent Display Driver & 3 \\
\hline
\end{tabular}
* Complete part number includes additional characters to indicate operating temperature range and package style.

\section*{SELECTION GUIDE \\ AUTOMOTIVE, SIGNAL-PROCESSING, AND CONSUMER ICS}

LINEAR INTEGRATED CIRCUITS FOR RADIO APPLICATIONS (Detailed Information in Section 6)
\begin{tabular}{|l|l|l|l|}
\hline \begin{tabular}{l} 
Part \\
Number *
\end{tabular} & Inputs & Function & \begin{tabular}{l} 
Supply Voltage \\
Range
\end{tabular} \\
\hline 3718 & Audio & Low-Voltage Audio Power Amplifier & \(1.8-9 \mathrm{~V}\) \\
3828 & Composite Audio & FM Stereo Decoder w/Noise-Actuated Blend & \(8.5-12 \mathrm{~V}\) \\
3841 & to 30 MHz & AM Signal Processor & \(7-16 \mathrm{~V}\) \\
3844 & to 30 MHz & Dual-Conversion AM Receiver & \(7.5-16 \mathrm{~V}\) \\
3845 & to 30 MHz & AM Stereo Noise Blanker & \(7.5-12 \mathrm{~V}\) \\
3846 & to 30 MHz & AM Noise Blanker & \(7.5-12 \mathrm{~V}\) \\
3848 & to 30 MHz & Dual-Conversion AM Receiver & \(7.5-16 \mathrm{~V}\) \\
\hline 859 & to 30 MHz & FM Communications IF System & \(4-9 \mathrm{~V}\) \\
\hline
\end{tabular}
* Complete part number includes additional characters to indicate operating temperature range and package style.

\section*{SPECIALIZED INTEGRATED CIRCUITS FOR CONSUMER APPLICATIONS}
\begin{tabular}{|l|l|c|}
\hline \begin{tabular}{l} 
Part \\
Number *
\end{tabular} & Function & \begin{tabular}{c} 
Detailed Info \\
Section
\end{tabular} \\
\hline 2429 & Fluid Detector & 6 \\
2436 & Countdown Power Timer & 6 \\
2455 & Quad Comparator & 6 \\
3059 & Hall-Effect Gear-Tooth Sensor & 4 \\
5348 & lonization-Type Smoke Detector & 6 \\
8902 & 3-Phase Brushless DC Motor Controller/Driver w/Back-EMF Sensing & 5 \\
\hline
\end{tabular}
* Complete part number includes additional characters to indicate operating temperature range and package style.

OTHER ANALOG INTEGRATED CIRCUITS
\begin{tabular}{|l|l|c|}
\hline \begin{tabular}{l} 
Part \\
Number *
\end{tabular} & Function & \begin{tabular}{c} 
Detailed Info \\
Section
\end{tabular} \\
\hline 3501 & Linear Output Hall-Effect Sensor & 4 \\
3503 & Ratiometric Linear Output Hall-Effect Sensor & 4 \\
3506 and 3507 & Ratiometric Linear Output Hall-Effect Sensors & 4 \\
3718 & Low-Voltage Audio Power Amplifier & 6 \\
3751 & Power Operational Amplifier & 3 \\
8131 & Precision Supervisory Systems Monitor & 6 \\
8181 & Low-Dropout, High-Efficiency, 5 V Regulator & 6 \\
\(8932-A\) & 16 V, 250 mA Voice-Coil Motor Driver & 5 \\
8936 & 16 V, 250 mA Voice-Coil Motor Driver & 5 \\
8951 & Servo Controller System & 5 \\
8952 & Servo Loop Compensator & 5 \\
\hline 958 & 16 V, 800 mA Voice-Coil Motor Driver & 5 \\
\hline
\end{tabular}

\footnotetext{
* Complete part number includes additional characters to indicate operating temperature range and package style.
}

\section*{CROSS REFERENCE}

\section*{IN ALPHA-NUMERICAL ORDER}

The suggested Allegro replacement devices are based on similarity as shown in currently published data. Exact replacement in all applications is not guaranteed and the user should compare the specifications of the competitive device and recommended Allegro replacement.

\section*{MFG ABBREVIATIONS:}
\begin{tabular}{llll}
\hline A & Allegro MicroSystems & OKI & Oki Semiconductor \\
ASAHI & Asahi & PE & Pro-Electron \# \\
CS & Cherry Semiconductor & RCA & RCA (Harris) \\
DI & Dionics, Inc. & RFA & Rifa \\
EXR & Exar Integrated Systems & SAM & Samsung Semiconductor \\
FSC & Fairchild Semiconductor & SANY & Sanyo \\
HIT & Hitachi Ltd. & SG & Silicon General Inc. \\
IP & Integrated Power & SIEM & Siemens Corp. \\
ITT & ITT Semiconductors & SIG & Signetics Corp. \\
MAT & Matsushita & SGS & SGS/ATES \\
MCRL & Micrel & SPR & Sprague Electric Co. \\
MICR & Microswitch & SYL & Sylvania \\
MIT & Mitsubishi Electric Corp. & THM & Thomson-CSF \\
MOT & Motorola Semiconductor & TI & Texas Instruments \\
MT & Mietec & TOS & Toshiba Corp. \\
NEC & Nippon Electric Co. & TRW & TRW \\
NS & National Semiconductor & UNI & Unitrode
\end{tabular}
\# European registration; manufactured by various companies including ITT, Philips, SGS/ATES, Siemens, Thomson-CSF, AEG-Telefunken, Valvo, \& others.
\(\approx\) Functional equivalent only; usually improved performance but not necessarily pin compatible.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|c|}{Competitive Part Number} & \multirow[t]{2}{*}{\begin{tabular}{l}
Suggested \\
Allegro \\
Replacement
\end{tabular}} & \multirow[b]{2}{*}{Notes} & \multicolumn{4}{|c|}{Competitive Part Number} & \multirow[t]{2}{*}{\begin{tabular}{l}
Suggested \\
Allegro \\
Replacement
\end{tabular}} & \multirow[b]{2}{*}{Notes} \\
\hline Prefix & \begin{tabular}{l}
Base \\
Number
\end{tabular} & Suffix & \begin{tabular}{l}
Mfg. \\
Code(s)
\end{tabular} & & & Prefix & \begin{tabular}{l}
Base \\
Number
\end{tabular} & Suffix & Mfg. Code(s) & & \\
\hline CA & 3169 & & RCA & UDN2943Z & \(\approx\) & L & 298 & DNE & TI & UDN2993B & च \\
\hline CA & 3219 & AE & RCA & UDN2543B & & L & 298 & & SGS/UNI & UDN2998W & \(\approx\) \\
\hline CA & 3219 & E & RCA & UDQ2543B & & L & 603 & B & SGS & ULN2823A & \\
\hline CA & 3242 & E & RCA & UDN2543B & & L & 6218 & & SGS & UDN2916B & \(\approx\) \\
\hline CA & 3262 & E & RCA & UDN2543B & & L & 6219 & & SGS & UDN2916B & \\
\hline CS & 166 & & CS & ULN2429A & & L & 6220 & & SGS & UDN2544B & \\
\hline DI & 508 & & DI & UDN6116A & च & L & 6221 & & SGS & UDN2540B & \\
\hline DI & 514 & & DI & UDN6118A-2 & \(\approx\) & LB & 1231 & & SANY & ULN2001A & \\
\hline DN & 6835 & & NS/MAT & UGN3501U & & LB & 1233 & & SANY & ULN2003A & \\
\hline DN & 6836 & & NS/MAT & UGN3501U & & LB & 1234 & & SANY & ULN2004A & \\
\hline DN & 6837 & & NS/MAT & A3121EU & & M & 2001 & P & MIT & ULN2001A & \\
\hline DN & 6838 & & NS/MAT & UGN3130U & & M & 2003 & P & MIT & ULN2003A & \\
\hline DN & 6839 & & NS/MAT & A3121EU & & M & 2004 & P & MIT & ULN2004A & \\
\hline ECG & 2013 & & SYL & ULN2013A & & M & 2064 & P & MIT & ULN2064B & ح \\
\hline ECG & 2021 & & SYL & UDN6118A & & M & 2065 & P & MIT & ULN2065B & \\
\hline EW & 550 & & ASAHI & UGN3140U & & M & 2580 & P & MIT & UDN2580A & \\
\hline FSA & 2619 & P & FSC & TND908 & & M & 2803 & P & MIT & ULN2803A & \\
\hline FSA & 2719 & P & FSC & TND903 & & M & 2823 & P & MIT & ULN2823A & \\
\hline HA & 13007 & & HIT & UDN2540B & & M & 2981 & P & MIT & UDN2981A & \\
\hline HA & 13415 & & HIT & UDN2543B & & M & 2982 & P & MIT & UDN2982A & \\
\hline HA & 13421 & A & HIT & UDN2993B & \(\approx\) & M & 2983 & P & MIT & UDN2983A & \\
\hline HA & 16617 & P & HIT & UDN6118A-2 & & M & 2984 & P & MIT & UDN2984A & \\
\hline HA & 16617 & PJ & HIT & UDQ6118A-2 & & M & 54523 & P & MIT & ULN2003A & \\
\hline IP & 293 & D & IP & UDN2993B & \(\approx\) & M & 54524 & P & MIT & ULN2001A & \\
\hline IP & 2064 & N & IP & ULN2064B & & M & 54526 & P & MIT & ULN2004A & \\
\hline IP & 2065 & N & IP & ULN2065B & & M & 54532 & P & MIT & ULN2064B & \(\approx\) \\
\hline IP & 2068 & N & IP & ULN2068B & & M & 54562 & P & MIT & UDN2982A & \\
\hline IP & 2069 & N & IP & ULN2069B & & M & 54563 & P & MIT & UDN2981A & \\
\hline ITT & 552 & & ITT & ULN2001A & & MC & 1411 & P & MOT & ULN2001A & \\
\hline ITT & 556 & & ITT & ULN2003A & & MC & 1411 & TP & MOT & ULQ2001A & \\
\hline ITT & 652 & & ITT & ULN2001A & & MC & 1413 & P & MOT & ULN2003A & \\
\hline ITT & 656 & & ITT & ULN2003A & & MC & 1413 & TP & MOT & ULQ2003A & \\
\hline KA & 2580 & A & SAM & UDN2580A & & MC & 1416 & P & MOT & ULN2004A & \\
\hline KA & 2588 & A & SAM & UDN2588A & & MC & 1416 & TP & MOT & ULQ2004A & \\
\hline L & 165 & & SGS & ULN3751Z & & MC & 1417 & P & MOT & UDN2580A & \\
\hline L & 201 & & SGS & ULN2001A & & MC & 1473 & Pl & MOT & UDN5713M & \\
\hline L & 203 & & SGS & ULN2003A & & MC & 3359 & P & MOT & ULN3859A & \\
\hline L & 204 & & SGS & ULN2004A & & MC & 3479 & P & MOT & UCN5804B & \(\approx\) \\
\hline L & 293 & D & SGS/UNI & UDN2993B & \(\approx\) & MIC & 5800 & BM & MCRL & UCQ5800L & \\
\hline L & 293 & & SGS & UDN2993B & \(\approx\) & MIC & 5800 & BN & MCRL & UCQ5800A & \\
\hline L & 295 & & SGS/UNI & UDN2962W & ح & MIC & 5801 & BN & MCRL & UCQ5801A & \\
\hline L & 298 & D & SGS & UDN2998W & \(\approx\) & MIC & 5801 & BV & MCRL & UCQ5801EP & \\
\hline
\end{tabular}

\footnotetext{
\# European registration; manufactured by various companies including ITT, Philips, SGS/ATES, Siemens, Thomson-CSF, AEG-Telefunken, Valvo, \& others.
\(\approx\) Functional equivalent only; usually improved performance but not necessarily pin compatible.
}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|c|}{Competitive Part Number} & \multirow[t]{2}{*}{\begin{tabular}{l}
Suggested \\
Allegro \\
Replacement
\end{tabular}} & \multirow[b]{2}{*}{Notes} & \multicolumn{4}{|c|}{Competitive Part Number} & \multirow[t]{2}{*}{\begin{tabular}{l}
Suggested \\
Allegro \\
Replacement
\end{tabular}} & \multirow[b]{2}{*}{Notes} \\
\hline Prefix & Base Number & Suffix & Mfg. Code(s) & & & Prefix & Base Number & Suffix & Mfg. Code(s) & & \\
\hline MIC & 5801 & CN & MCRL & UCN5801A & & SG & 2001 & \(N\) & SG & ULN2001A & \\
\hline MIC & 5821 & CN & MCRL & UCN5821A & & SG & 2003 & N & SG & ULN2003A & \\
\hline MPQ & 3904 & & MOT & TPQ3904 & & SG & 2004 & N & SG & ULN2004A & \\
\hline MPQ & 3906 & & MOT & TPQ3906 & & SG & 2013 & N & SG & ULN2013A & \\
\hline MPQ & 6002 & & MOT & TPQ6002 & & SG & 2023 & N & SG & ULN2023A & \\
\hline MPQ & 6502 & & MOT & TPQ6502 & & SG & 2024 & N & SG & ULN2024A & \\
\hline MPQ & 6700 & & MOT & TPQ6700 & & SG & 2064 & W & SG & ULN2064B & \\
\hline MSL & 912 & R & OKI & UDN6118A-2 & & SG & 2065 & W & SG & ULN2065B & \\
\hline MTC & 6020 & & MT & UCN5801A & & SG & 2068 & W & SG & ULN2068B & \\
\hline MTC & 6033 & D & MT & UCN5832C & \(\approx\) & SG & 2069 & W & SG & ULN2069B & \\
\hline MTC & 6034 & D & MT & UCN5832C & \(\approx\) & SG & 3173 & P & SG & ULN3751Z & \\
\hline NE & 594 & N & SIG & UDN6118A-2 & & SG & 3643 & S & SG & UDN2962W & \(\approx\) \\
\hline NE & 5503 & N & SIG & ULN2023A & & SG & 3853 & N & SG & ULN2013A & \\
\hline NE & 5504 & N & SIG & ULN2024A & & SG & 6118 & N & SG & UDN6118A & \\
\hline NE & 5601 & N & SIG & ULN2001A & & SN & 75064 & NE & TI & ULN2064B & \\
\hline NE & 5603 & N & SIG & ULN2003A & & SN & 75065 & NE & TI & ULN2065B & \\
\hline NE & 5604 & N & SIG & ULN2004A & & SN & 75068 & NE & TI & ULN2068B & \\
\hline OH & 360 & & TRW & A3121E- & & SN & 75069 & NE & TI & ULN2069B & \\
\hline OHN & 3013 & U & TRW & UGN3113U & & SN & 75437 & ANE & TI & UDN2543B & \\
\hline OHN & 3019 & U & TRW & A3121EU & & SN & 75468 & D & TI & ULN2023L & \\
\hline OHN & 3020 & U & TRW & A3121EU & & SN & 75468 & N & TI & ULN2023A & \\
\hline OHN & 3030 & U & TRW & UGN3130U & & SN & 75468 & N & TI & ULN2023A & \\
\hline OHN & 3040 & U & TRW & UGN3140U & & SN & 75469 & N & TI & ULN2024A & \\
\hline OHS & 3019 & U & TRW & A3121LU & & SN & 75469 & N & TI & ULN2024A & \\
\hline OHS & 3020 & U & TRW & A3121LU & & SN & 75512 & BN & TI & UCN5811A & \\
\hline OHS & 3030 & U & TRW & UGS3130U & & SN & 75518 & FN & TI & UCN5818EPF & \\
\hline OHS & 3040 & U & TRW & UGS3140U & & SN & 75518 & N & Tl & UCN5818AF & \\
\hline PBD & 3517 & & RFA & UCN5804B & \(\approx\) & SN & 754410 & & Tl & UDN2993B & \(\approx\) \\
\hline PBD & 3523-01 & N & RFA & ULN2001A & & SN & 754411 & & TI & UDN2993B & \(\approx\) \\
\hline PBD & 3523-02 & N & RFA & ULN2004A & & SS & 31 & EA & MICR & UGS3132U & \(\approx\) \\
\hline PBD & 3523-03 & N & RFA & ULN2003A & & SS & 41 & & MICR & UGS3132UA & \(\approx\) \\
\hline PBD & 3523-12 & N & RFA & ULN2024A & & SS & 44 & A & MICR & UGS3140UA & \(\approx\) \\
\hline PBD & 3523-13 & N & RFA & ULN2023A & & SS & 44 & B & MICR & UGS3120UA & \(\approx\) \\
\hline PBL & 3717 & & RFA & UDN2953B & \(\approx\) & SS & 46 & & MICR & A3185LUA & \(\approx\) \\
\hline PBL & 3770 & & RFA & UDN2953B & \(\approx\) & SS & 81 & EA & MICR & UGN3132U & \(\approx\) \\
\hline S & 4534 & & AMI & UCN5810AF & & SS & 89 & A1 & MICR & UGN3501U & \(\approx\) \\
\hline SA & 594 & N & SIG & UDQ6118A-2 & & TCA & 365 & & PE/SIEM & ULN3751Z & \# ~ \\
\hline SAA & 1027 & & SIG/PE & UCN5804B & \(\approx\) & TD & 62001 & AP & TOS & ULN2001A & \\
\hline SAA & 1042 & & MOT/PE & UCN5804B & \(\approx\) & TD & 62001 & P & TOS & ULN2001A & \\
\hline SAS & 251 & S4 & SIEM & UGN3275- & & TD & 62003 & AP & TOS & ULN2003A & \\
\hline SAS & 251 & S5 & SIEM & A3121E- & & TD & 62003 & P & TOS & ULN2003A & \\
\hline SG & 298 & D & SG & UDN2998W & \(\approx\) & TD & 62004 & AP & TOS & ULN2004A & \\
\hline
\end{tabular}

\footnotetext{
\# European registration; manufactured by various companies including ITT, Philips, SGS/ATES, Siemens, Thomson-CSF, AEG-Telefunken, Valvo, \& others.
\(\approx\) Functional equivalent only; usually improved performance but not necessarily pin compatible.
}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|c|}{Competitive Part Number} & \multirow[t]{2}{*}{\begin{tabular}{l}
Suggested \\
Allegro \\
Replacement
\end{tabular}} & \multirow[b]{2}{*}{Notes} & \multicolumn{4}{|c|}{Competitive Part Number} & \multirow[t]{2}{*}{\begin{tabular}{l}
Suggested \\
Allegro \\
Replacement
\end{tabular}} & \multirow[b]{2}{*}{Notes} \\
\hline Prefix & Base Number & Suffix & Mfg. Code(s) & & & Prefix & Base Number & Suffix & Mfg. Code(s) & & \\
\hline TD & 62004 & P & TOS & ULN2004A & & UCN & 4401 & A & SPR & UCN5800A & \\
\hline TD & 62064 & AP & TOS & ULN2064B & & UCN & 4801 & A & SPR & UCN5801A & \\
\hline TD & 62064 & P & TOS & ULN2064B & & UCN & 4801 & ADP & THM & UCN5801A & \\
\hline TD & 62081 & AP & TOS & ULN2801A & & UCN & 4810 & A & SPR & UCN5810AF & \\
\hline TD & 62083 & AP & TOS & ULN2803A & & UCN & 4810 & N & TI & UCN5810AF & \\
\hline TD & 62084 & AP & TOS & ULN2804A & & UCN & 4815 & A & SPR & UCN5815A & \\
\hline TD & 62101 & P & TOS & ULN2001A & & UCN & 4821 & A & SPR & UCN5821A & \\
\hline TD & 62103 & P & TOS & ULN2003A & & UCN & 4822 & A & SPR & UCN5822A & \\
\hline TD & 62104 & P & TOS & ULN2004A & & UCN & 4823 & A & SPR & UCN5823A & \\
\hline TD & 62478 & & TOS & UDN5713M & & UCN & 5812 & A & SPR & UCN5812AF & \\
\hline TD & 62781 & AP & TOS & UDN6118A-2 & & UCN & 5812 & A-1 & SPR & UCN5812AF-1 & \\
\hline TDA & 3717 & & PE & UDN2953B & \# ~ & UCN & 5812 & EP & SPR & UCN5812EPF & \\
\hline TEA & 3717 & & PE & UDN2953B & \# & UCN & 5812 & EP-1 & SPR & UCN5812EPF-1 & \\
\hline TID & 121 & & TI & TND933 & & UD & 4181 & & SPR & UDN5706A & \(\approx\) \\
\hline TID & 122 & & TI & TND940 & & UDN & 2541 & B & SPR & UDN2543B & च \\
\hline TID & 123 & & TI & TND938 & & UDN & 2542 & B & SPR & UDN2543B & \(\approx\) \\
\hline TID & 124 & & TI & TND939 & & UDN & 2952 & B & SPR & UDN2953B & ح \\
\hline TL & 170 & & TI & UGN3130U & \(\approx\) & UDN & 2952 & W & SPR & UDN2954W & \(\approx\) \\
\hline TL & 172 & C & TI & A3121EU & \(\approx\) & UDN & 2975 & W & SPR & UDN2962W & \(\approx\) \\
\hline TL & 173 & C & TI & UGN3503U & \(\approx\) & UDN & 5713 & N & TI & UDN5713M & \\
\hline TL & 173 & 1 & TI & UGN3503U & \(\approx\) & UDN & 6126 & A & SPR & UDN6116A & \\
\hline TL & 3019 & & TI & A3121EUA & & UDN & 6184 & A & SPR & UDN6118A-I & \\
\hline TL & 3020 & & TI & UGN3120UA & & UGN & 3013 & - & SPR & UGN3113- & \\
\hline TL & 4810 & BDW & TI & UCN5810LWF & & UGN & 3019 & - & SPR & A3121E- & \\
\hline TL & 4810 & BIDW & TI & UCQ5810LWF & & UGN & 3020 & - & SPR & A3121E- & \\
\hline TL & 4810 & BIN & TI & UCQ5810AF & & UGN & 3030 & - & SPR & UGN3130- & \\
\hline TL & 4810 & BN & TI & UCN5810AF & & UGN & 3040 & - & SPR & UGN3140- & \\
\hline TL & 5812 & FN & TI & UCN5812EPF & & UGN & 3075 & - & SPR & UGN3175- & \\
\hline TL & 5812 & FN & TI & UCN5812EPF & & UGN & 3077 & - & SPR & UGN3177- & \\
\hline TL & 5812 & IFN & TI & UCQ5812EPF & & UGN & 3119 & - & A/SPR & A3121E- & \\
\hline TL & 5812 & IN & TI & UCQ5812AF & & UGN & 3131 & - & A/SPR & UGN3132- & \\
\hline TL & 5812 & N & TI & UCN5812AF & & UGN & 3501 & M & SPR & UGN3501LI & \(\approx\) \\
\hline TYA & 298 & & MOT/PE & ULQ2436M & \# & UGS & 3019 & - & SPR & A3121L- & \\
\hline UC & 3175 & & UNI & A8958CEA & & UGS & 3020 & - & SPR & A3120L- & \\
\hline UC & 3517 & & UNI & UCN5804B & \(\approx\) & UGS & 3030 & - & SPR & UGS3130- & \\
\hline UC & 3620 & & UNI & UDN2936W & \(\approx\) & UGS & 3040 & - & SPR & UGS3140- & \\
\hline UC & 3717 & A & UNI & UDN2953B & \(\approx\) & UGS & 3119 & - & A/SPR & A3121L- & \\
\hline UC & 3770 & & UNI & UDN2954W & \(\approx\) & UGS & 3131 & - & A/SPR & UGS3132- & \\
\hline UCN & 4202 & A & SPR & UCN5804B & \(\approx\) & UHP & 181 & & SPR & UDN5706A & \(\approx\) \\
\hline UCN & 4203 & A & SPR & UCN5804B & \(\approx\) & UHP & 400 & -1 & SPR & UDN5706A & \(\approx\) \\
\hline UCN & 4204 & B & SPR & UCN5804B & & UHP & 400 & & SPR & UDN5706A & \(\approx\) \\
\hline UCN & 4205 & B-2 & SPR & UCN5804B & & UHP & 402 & -1 & SPR & UDN5703A & \(\approx\) \\
\hline
\end{tabular}

\footnotetext{
\# European registration; manufactured by various companies including ITT, Philips, SGS/ATES, Siemens, Thomson-CSF, AEG-Telefunken, Valvo, \& others.
\(\approx\) Functional equivalent only; usually improved performance but not necessarily pin compatible.
}

\section*{CROSS REFERENCE \\ UHP- \(\mu A\)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|c|}{Competitive Part Number} & \multirow[t]{2}{*}{\begin{tabular}{l}
Suggested \\
Allegro \\
Replacement
\end{tabular}} & \multirow[b]{2}{*}{Notes} & \multicolumn{4}{|c|}{Competitive Part Number} & \multirow[t]{2}{*}{\begin{tabular}{l}
Suggested \\
Allegro \\
Replacement
\end{tabular}} & \multirow[b]{2}{*}{Notes} \\
\hline Prefix & \begin{tabular}{l}
Base \\
Number
\end{tabular} & Suffix & Mfg. Code(s) & & & Prefix & \begin{tabular}{l}
Base \\
Number
\end{tabular} & Suffix & Mfg. Code(s) & & \\
\hline UHP & 402 & & SPR & UDN5703A & \(\approx\) & ULN & 2804 & A & MOT/SGS & ULN2804A & \\
\hline UHP & 403 & -1 & SPR & UDN5703A & \(\approx\) & ULN & 2804 & D & IP & ULN2804LW & \\
\hline UHP & 403 & & SPR & UDN5703A & \(\approx\) & ULN & 2804 & N & IP & ULN2804A & \\
\hline UHP & 406 & -1 & SPR & UDN5706A & \(\approx\) & ULN & 2823 & D & IP & ULN2823LW & \\
\hline UHP & 406 & & SPR & UDN5706A & \(\approx\) & ULN & 2823 & N & IP & ULN2823A & \\
\hline ULN & 2001 & A & MOT/SGS & ULN2001A & & ULN & 3006 & T & SPR & A3121EU & \\
\hline ULN & 2001 & AN & TI & ULN2001A & & ULN & 3008 & M & SPR & UGN3501LI & \(\approx\) \\
\hline ULN & 2001 & N & IP & ULN2001A & & ULN & 3008 & T & SPR & UGN3501U & \\
\hline ULN & 2003 & A & MOT/SGS & ULN2003A & & ULN & 3827 & A & SPR & A3828EA & \\
\hline ULN & 2003 & AD & TI & ULN2003L & & ULN & 3847 & EP & SPR & A3844EEP & \\
\hline ULN & 2003 & AN & TI & ULN2003A & & ULS & 3006 & T & SPR & A3121LU & \\
\hline ULN & 2003 & D & IP & ULN2003L & & UPA & 2001 & C & NEC & ULN2001A & \\
\hline ULN & 2003 & DI & SGS & ULN2003L & & UPA & 2003 & C & NEC & ULN2003A & \\
\hline ULN & 2003 & N & IP/SIG & ULN2003A & & UPA & 2004 & C & NEC & ULN2004A & \\
\hline ULN & 2004 & A & MOT/SGS & ULN2004A & & XR & 2001 & P & EXR & ULQ2001A & \\
\hline ULN & 2004 & AD & TI & ULN2004L & & XR & 2003 & P & EXR & ULQ2003A & \\
\hline ULN & 2004 & AN & TI & ULN2004A & & XR & 2004 & P & EXR & ULQ2004A & \\
\hline ULN & 2004 & D & IP & ULN2004L & & XR & 2013 & CP & EXR & ULN2013A & \\
\hline ULN & 2004 & DI & SGS & ULN2004L & & XR & 2201 & CP & EXR & ULN2001A & \\
\hline ULN & 2004 & N & IP/SIG & ULN2004A & & XR & 2203 & CP & EXR & ULN2003A & \\
\hline ULN & 2013 & N & IP & ULN2013A & & XR & 2204 & CP & EXR & ULN2004A & \\
\hline ULN & 2023 & D & IP & ULN2023L & & XR & 6118 & P & EXR & UDN6118A & \\
\hline ULN & 2023 & N & IP & ULN2023A & & XR & 6118 & P-2 & EXR & UDN6118A-2 & \\
\hline ULN & 2024 & N & IP & ULN2024A & & \(\mu \mathrm{A}\) & 9665 & PC & FSC & ULN2001A & \\
\hline ULN & 2064 & B & MOT/SGS & ULN2064B & & \(\mu \mathrm{A}\) & 9667 & PC & FSC & ULN2003A & \\
\hline ULN & 2064 & N & IP & ULN2064B & & \(\mu \mathrm{A}\) & 9668 & PC & FSC & ULN2004A & \\
\hline ULN & 2064 & NE & MOT/TI & ULN2064B & & & 6 & SS & MICR & UGN3501- & \(\approx\) \\
\hline ULN & 2065 & B & MOT/SGS & ULN2065B & & & 8 & SS1E1 & MICR & UGN3130U & \(\approx\) \\
\hline ULN & 2065 & N & IP & ULN2065B & & & 8 & SS3E1 & MICR & UGN3121EU & \(\approx\) \\
\hline ULN & 2065 & NE & MOT/TI & ULN2065B & & & 8 & SS5E1 & MICR & UGN3130U & \(\approx\) \\
\hline ULN & 2068 & B & MOT/SGS & ULN2068B & & & 8 & SS7E1 & MICR & UGN3120U & \(\approx\) \\
\hline ULN & 2068 & N & IP & ULN2068B & & & 55 & SS16 & MICR & UGN3120U & \(\approx\) \\
\hline ULN & 2068 & NE & TI & ULN2068B & & & 65 & SS2 & MICR & UGN3113U & \(\approx\) \\
\hline ULN & 2069 & B & MOT/SGS & ULN2069B & & & 65 & SS4 & MICR & UGN3113U & \(\approx\) \\
\hline ULN & 2069 & N & IP & ULN2069B & & & 91 & SS12-2 & MICR & UGN3501U & \(\approx\) \\
\hline ULN & 2069 & NE & TI & ULN2069B & & & 92 & SS12-2 & MICR & UGN3501U & \(\approx\) \\
\hline ULN & 2401 & A & SPR & ULN2455A & \(\approx\) & & 103 & SR & MICR & UGN3501- & \(\approx\) \\
\hline ULN & 2801 & A & MOT/SGS & ULN2801A & & & 103 & SR13A-1 & MICR & A3121L- & \(\approx\) \\
\hline ULN & 2801 & \(N\) & IP & ULN2801A & & & 103 & SR17A-1 & MICR & UGS3130- & \(\approx\) \\
\hline ULN & 2803 & A & MOT/SGS & ULN2803A & & & 103 & SR5A-1 & MICR & UGN3113- & \(\approx\) \\
\hline ULN & 2803 & D & IP & ULN2803LW & & & 513 & SS16 & MICR & UGS3140U & \(\approx\) \\
\hline ULN & 2803 & N & IP & ULN2803A & & & 517 & SS16 & MICR & UGS3132U & \(\approx\) \\
\hline
\end{tabular}

\footnotetext{
\# European registration; manufactured by various companies including ITT, Philips, SGS/ATES, Siemens, Thomson-CSF, AEG-Telefunken, Valvo, \& others.
~ Functional equivalent only; usually improved performance but not necessarily pin compatible.
}

\section*{CROSS REFERENCE}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|c|}{Competitive Part Number} & \multirow[t]{2}{*}{\begin{tabular}{l}
Suggested \\
Allegro \\
Replacement
\end{tabular}} & \multirow[b]{2}{*}{Notes} & \multicolumn{4}{|c|}{Competitive Part Number} & \multirow[t]{2}{*}{\begin{tabular}{l}
Suggested \\
Allegro \\
Replacement
\end{tabular}} & \multirow[b]{2}{*}{Notes} \\
\hline Prefix & Base Number & Suffix & Mfg. Code(s) & & & Prefix & Base Number & Suffix & Mfg. Code(s) & & \\
\hline & 518 & SS16 & MICR & UGS3132U & \(\approx\) & & & & & & \\
\hline & 552 & & ITT & ULN2001A & & & & & & & \\
\hline & 556 & & ITT & ULN2003A & & & & & & & \\
\hline & 613 & SS2 & MICR & A3121E- & \(\approx\) & & & & & & \\
\hline & 613 & SS2 & MICR & A3121LU & \(\approx\) & & & & & & \\
\hline & 613 & SS4 & MICR & UGS3120U & \(\approx\) & & & & & & \\
\hline & 617 & SS2 & MICR & UGS3130- & \(\approx\) & & & & & & \\
\hline & 617 & SS2 & MICR & UGS3130U & \(\approx\) & & & & & & \\
\hline & 617 & SS4 & MICR & UGS3130U & \(\approx\) & & & & & & \\
\hline & 652 & & ITT & ULN2001A & & & & & & & \\
\hline & 656 & & ITT & ULN2003A & & & & & & & \\
\hline & 9665 & PC & FSC & ULN2001A & & & & & & & \\
\hline & 9667 & PC & FSC & ULN2003A & & & & & & & \\
\hline & 9668 & PC & FSC & ULN2004A & & & & & & & \\
\hline
\end{tabular}

\footnotetext{
\# European registration; manufactured by various companies including ITT, Philips, SGS/ATES, Siemens, Thomson-CSF, AEG-Telefunken, Valvo, \& others.
\(\approx\) Functional equivalent only; usually improved performance but not necessarily pin compatible.
}

\section*{COMPETITIVE IC PART NUMBERING}

\section*{Cherry Semiconductor:}

CS 123


Package. \(\mathrm{D}=\) Small Outline
DW = Wide-Body Small Outline
FN = Plastic Leaded Chip Carrier
\(J=\) Ceramic DIP
\(\mathrm{N}=\) Plastic DIP
V = Power Tab SIP
VH = Power Tab SIP with Lead Form
Exar:
XR 2001


Package.
\(\mathrm{D}=\) Small Outline
\(\mathrm{N}=\) CerDIP
\(\mathrm{P}=\) Plastic DIP

Grade. \(\quad \mathrm{C}=\) Commercial \(\left(0^{\circ} \mathrm{C}\right.\) to \(\left.+70^{\circ} \mathrm{C}\right)\)
\(\mathrm{M}=\) Military \(\left(-55^{\circ} \mathrm{C}\right.\) to \(\left.+125^{\circ} \mathrm{C}\right)\)
Blank = Improved Commercial
Fairchild:
\(\mu \mathrm{A} \quad 705\)
\(\stackrel{\mathbf{P}}{\square}\)
\(\mathrm{L}=-55^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Package. D = Ceramic DIP
\(J=\) Flange Mount (TO-66)
\(\mathrm{K}=\) Flange Mount (TO-3)
\(\mathrm{P}=\) Plastic DIP
R = Ceramic Mini-DIP
T = Plastic Mini-DIP
U = Power Tab (TO-220)

Temperature. \(\mathrm{C}=\mathrm{Commercial}\left(0^{\circ} \mathrm{C}\right.\) to +70 or \(\left.+75^{\circ} \mathrm{C}\right)\)
\(\mathrm{M}=\) Military \(\left(-55^{\circ} \mathrm{C}\right.\) to \(\left.+125^{\circ} \mathrm{C}\right)\)

Fujitsu:
MB 3759

Hitachi:
HA 1199


Package.
P = Plastic DIP
C = Ceramic DIP
CG = Ceramic Leadless Chip Carrier
CP = Plastic Leaded Chip Carrier
F = Small Outline
G = CerDIP
T = Power-Tab SIP
Integrated Power:
IP
\(\square^{3}\)

P
45
\[
\begin{aligned}
& \mathrm{C}=\text { Ceramic } \\
& \mathrm{P}=\text { Plastic DIP } \\
& \mathrm{Z}=\text { CerDIP }
\end{aligned}
\]

Package.
ackage.

冨

Package.

D = Ceramic
\(J=\) CerDIP
\(\mathrm{K}=\) Flange Mount (TO-3)
\(\mathrm{N}=\) Plastic DIP
T = Power Tab (TO-220)
Temperature. \(1=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
\(2=-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
\(3=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)

\section*{Mitsubishi:}


Motorola:
MC 1311
\[
\begin{array}{ll}
\stackrel{\text { P }}{\mathrm{L}} \text { Package. } & \mathrm{D}=\text { Small Outline } \\
& \mathrm{K}=\text { Metal Flange Mount (TO-3) } \\
\mathrm{L}=\text { Ceramic DIP } \\
& \mathrm{P}=\text { Plastic DIP } \\
& \mathrm{PQ}=\text { Plastic Quad In-Line } \\
& \mathrm{R}=\text { Metal Flange Mount (TO-66) } \\
& \mathrm{T}=\text { Power Tab (TO-220) } \\
& \mathrm{U}=\text { Ceramic DIP }
\end{array}
\]

National Semiconductor:
LM 380


Package.
D = Ceramic DIP
\(E=\) Ceramic Leadless Chip Carrier
J = CerDIP
\(\mathrm{M}=\) Small Outline
\(\mathrm{N}=\) Plastic DIP
T = Power Tab (TO-220)
V = Plastic Leaded Chip Carrier WM = Wide-Body Small Outline
Pro-Electron:


Package.
\(D=\) Dual In Line
\(\mathrm{G}=\) Flat Quad
\(\mathrm{K}=\) Diamond
Temperature. \(A=\) See Detail Specification
\(\mathrm{B}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
\(\mathrm{C}=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
\(\mathrm{D}=-25^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
\(\mathrm{E}=-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
\(\mathrm{F}=-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
\(\mathrm{G}=-55^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
RCA (Harris):
CA 758


Package.
D = Ceramic DIP
\(\mathrm{E}=\) Plastic DIP
F = CerDIP
\(\mathrm{M}=\) Small Outline
Q = Plastic Leaded Chip Carrier
W = Staggered Quad In-Line Plastic
Blank = See Detail Specification

\section*{SGS-Thomson:}

L 292


Special. \(\mathrm{C}=\) Commercial Temperature
D = Internal Diodes
Signetics:
\begin{tabular}{|c|c|c|c|}
\hline NE & 564 & Package. & \[
\begin{aligned}
& \text { A = Plastic Leaded Chip Carrier } \\
& \text { D = Small Outline } \\
& \text { F = CerDIP } \\
& \text { FE = Mini-CerDIP } \\
& \text { G = Leadless Chip Carrier } \\
& \text { I = Ceramic DIP } \\
& \text { N = Plastic DIP } \\
& \text { U = Plastic SIP }
\end{aligned}
\] \\
\hline & Temperature. & \[
\begin{aligned}
& N \text { or } N E=0^{\circ} \\
& S A=-40^{\circ} \mathrm{C} t \\
& S \text { or } S E=-5^{\prime} \\
& S U=-25^{\circ} \mathrm{C} t
\end{aligned}
\] & \[
\begin{aligned}
& \text { to }+70^{\circ} \mathrm{C} \\
& +85^{\circ} \mathrm{C} \\
& { }^{\mathrm{C}} \text { to }+125^{\circ} \mathrm{C} \\
& +85^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline \multicolumn{4}{|l|}{Silicon General:} \\
\hline \multirow[t]{2}{*}{SG} & 1524 F & & \\
\hline & & Package. & \begin{tabular}{l}
D = Small Outline \\
DM \(=8\)-Lead Small Outline \\
DW = Wide-Body Small Outline \\
\(\mathrm{G}=\) Power Tab (TO-220) \\
H = Ceramic DIP \\
\(J=\) CerDIP \\
\(\mathrm{L}=\) Leadless Ceramic Chip Carrier \\
M = Plastic Mini-DIP \\
\(\mathrm{N}=\) Plastic DIP \\
\(\mathrm{P}=\) Power Tab (TO-220) \\
W = Plastic DIP Semi-Tab \\
\(Y=\) Ceramic Mini-DIP
\end{tabular} \\
\hline
\end{tabular}

\section*{Texas Instruments:}



PERIPHERAL POWER \& DISPLAY DRIVER ICs


\section*{}

\section*{}


\section*{}

\section*{SECTION 3. TECHNICAL DATA \& APPLICATION NOTES for Peripheral Power and Display Driver ICs}
in Numerical Order ..... Beginning at 3-1
Applications Information:
Power ICs for Motor-Drive Applications ..... 3-222
Integrated Circuits for Current-Sourcing Applications ..... 3-229
Expanding the Frontiers of IC Interface for Electronic Displays ..... 3-239
Trends in IC Interface for Electronic Displays ..... 3-245
2936 3-Phase Brushless DC Motor Controller/Driver ..... 3-251
Series 5800 BiMOS II Power Drivers ..... 3-255
See Also:
Reliability of Series 2000 and 2800 Darlington Drivers ..... Section 8
Reliability of Series 5800 BiMOS Drivers ..... Section 8
Reliability of Series 6100 High-Voltage Display Drivers ..... Section 8

\title{
2001 2024
}

\title{
HIGH－VOLTAGE，HIGH－CURRENT DARLINGTON ARRAYS
}


\section*{ULN20XXA}


Dwg．No．A－9594

\footnotetext{
ABSOLUTE MAXIMUM RATENGS
Output Voltage， \(\mathrm{V}_{\mathrm{CE}}\)
（ULN200X＊，ULN2013A）．．．．．．．． 50 V
（ULN202X＊）．．．．．．．．．．．．．．．．．．． 95 V
Input Voltage， \(\mathrm{V}_{\mathrm{IN}}\) ．．．．．．．．．．．．．．．．． 30 V
Continuous Output Current， \(\mathrm{I}_{\mathrm{C}}\) （ULN200X＊，ULN202X＊）．．．．．． 500 mA （ULN2013A）．．．．．．．．．．．．．．． 600 mA
Continuous Input Current， \(\mathrm{I}_{\mathbb{I}} \ldots . .\).
Power Dissipation，\(P_{D}\)
（one Darlington pair）．．．．．．．．．． 1.0 W
（total package）．．．．．．．．．．See Graph
Operating Temperature Range，
\(T_{A} \ldots \ldots \ldots \ldots \ldots . \boldsymbol{- 2 0}^{\circ} \mathrm{C}\) to \(+\mathbf{8 5} \mathbf{5}^{\circ} \mathrm{C}\)
Storage Temperature Range，
\(\mathrm{T}_{\mathrm{S}} \ldots \ldots . . . . . . . . . \mathbf{- 5 5}^{\circ} \mathrm{C}\) to \(+\mathbf{1 5 0}^{\circ} \mathrm{C}\)
Note that the ULN2000A series（dual in－line package）and ULN2000L series（small－outline IC package）are electrically identical and share a common pin number assignment．
}

Ideally suited for interfacing between low－level logic circuitry and multiple peripheral power loads，the Series ULN2000A／L high－voltage， high－current Darlington arrays feature continuous load current ratings to 600 mA for each of the seven drivers．At an appropriate duty cycle depending on ambient temperature and number of drivers turned ON simultaneously，typical power loads totaling over 260 W （ \(400 \mathrm{~mA} \times 7,95 \mathrm{~V}\) ）can be controlled．Typical loads include relays， solenoids，stepping motors，magnetic print hammers，multiplexed LED and incandescent displays，and heaters．All devices feature open collector outputs with integral clamp diodes．

The ULN2001A device is a general－purpose array that may be used with external input current limiting，or with most PMOS or CMOS logic directly．

The Series ULN20x3A／L has series input resistors selected for operation directly with 5 V TTL or CMOS．These devices will handle numerous interface needs－particularly those beyond the capabilities of standard logic buffers．

The Series ULN20x4A／L features series input resistors for operation directly from 6 to 15 V CMOS or PMOS logic outputs．

The Series ULN200xA／L is the standard Darlington array．The outputs are capable of sinking 500 mA and will withstand at least 50 V in the OFF state．©utputs may be paralleled for higher load current capability．The ULN2013A device is similar except that it will sink 600 mA ．The Series ULN202xA／L will withstand 95 V in the OFF state．

These Darlington arrays are furnished in 16－pin dual in－line plastic packages（suffix A）and 16－lead surface－mountable SOICs（suffix L）． All devices are pinned with outputs opposite inputs to facilitate ease of circuit board layout．

\section*{FEATURRES}

우 TTL，DTL，PMOS，or CMOS Compatible Inputs
图 Output Current to 600 mA
圆 Output Voltage to 95 V
图 Transient－Protected Outputs
Dual In－Line Plastic Package or Small－Outline IC Package

\footnotetext{
\(x=\) digit to identify specific device．Characteristic shown applies to family of devices with remaining digits as shown．See matrix on next page．
}

\section*{PARTIAL SCHEMATICS}

ULN2001A (Each Driver)


Dwg. No. A-9595

ULN20X3A/L (Each Driver)


Dwg. No. A-9651

\section*{ULN20X4A/L (Each Driver)}


\section*{2001 thru 2024 \\ HIGH-VOLTAGE, HIGH-CURRENT DARLINGTON ARRAYS}

\section*{SERIES ULN2000A/L}

ELECTRICAL CHARACTERISTICS at \(+25^{\circ} \mathrm{C}\) (unless otherwise noted).
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[t]{2}{*}{\begin{tabular}{l}
Test \\
Fig.
\end{tabular}} & \multirow[t]{2}{*}{Applicable Devices} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{4}{|c|}{Limits} \\
\hline & & & & & Min. & Typ. & Max. & Units \\
\hline \multirow[t]{3}{*}{Output Leakage Current} & \multirow[t]{3}{*}{\(\mathrm{I}_{\text {CEX }}\)} & \multirow[t]{2}{*}{1A} & \multirow[t]{2}{*}{All} & \(V_{C E}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & - & <1 & 50 & \(\mu \mathrm{A}\) \\
\hline & & & & \(\mathrm{V}_{C E}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\) & - & <1 & 100 & \(\mu \mathrm{A}\) \\
\hline & & 1B & ULN2004* & \(\mathrm{V}_{\text {CE }}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}, \mathrm{V}_{\text {IN }}=1.0 \mathrm{~V}\) & - & < 5 & 500 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{3}{*}{Collector-Emitter Saturation Voltage} & \multirow[t]{3}{*}{\(\mathrm{V}_{\text {CE(SAT) }}\)} & \multirow[t]{3}{*}{2} & \multirow[t]{3}{*}{All} & \(\mathrm{I}_{\mathrm{C}}=100 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}}=250 \mu \mathrm{~A}\) & - & 0.9 & 1.1 & V \\
\hline & & & & \(\mathrm{I}_{\mathrm{C}}=200 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}}=350 \mu \mathrm{~A}\) & - & 1.1 & 1.3 & V \\
\hline & & & & \(\mathrm{I}_{\mathrm{C}}=350 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}}=500 \mu \mathrm{~A}\) & - & 1.3 & 1.6 & V \\
\hline \multirow[t]{4}{*}{Input Current} & \multirow[t]{3}{*}{\(\mathrm{I}_{\mathrm{IN}(\mathrm{ON})}\)} & \multirow[t]{3}{*}{3} & ULN2003* & \(\mathrm{V}_{\text {IN }}=3.85 \mathrm{~V}\) & - & 0.93 & 1.35 & mA \\
\hline & & & \multirow[t]{2}{*}{ULN2004*} & \(\mathrm{V}_{\text {IN }}=5.0 \mathrm{~V}\) & - & 0.35 & 0.5 & mA \\
\hline & & & & \(\mathrm{V}_{\text {IN }}=12 \mathrm{~V}\) & - & 1.0 & 1.45 & mA \\
\hline & \(\mathrm{I}_{\text {IN(OFF) }}\) & 4 & All & \(\mathrm{I}_{\mathrm{C}}=500 \mu \mathrm{~A}, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\) & 50 & 65 & - & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{7}{*}{Input Voltage} & \multirow[t]{7}{*}{\(\mathrm{V}_{\text {IN(ON) }}\)} & \multirow[t]{7}{*}{5} & \multirow[t]{3}{*}{ULN2003*} & \(\mathrm{V}_{C E}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=200 \mathrm{~mA}\) & - & - & 2.4 & V \\
\hline & & & & \(\mathrm{V}_{C E}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=250 \mathrm{~mA}\) & - & - & 2.7 & V \\
\hline & & & & \(\mathrm{V}_{C E}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=300 \mathrm{~mA}\) & - & - & 3.0 & V \\
\hline & & & \multirow[t]{4}{*}{ULN2004*.} & \(\mathrm{V}_{C E}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=125 \mathrm{~mA}\) & - & - & 5.0 & V \\
\hline & & & & \(\mathrm{V}_{C E}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=200 \mathrm{~mA}\) & - & - & 6.0 & V \\
\hline & & & & \(\mathrm{V}_{\mathrm{CE}}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=275 \mathrm{~mA}\) & - & - & 7.0 & V \\
\hline & & & & \(\mathrm{V}_{C E}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=350 \mathrm{~mA}\) & - & - & 8.0 & V \\
\hline D-C Forward Current Transfer Ratio & \(\mathrm{h}_{\text {FE }}\) & 2 & ULN2001A & \(\mathrm{V}_{C E}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=350 \mathrm{~mA}\) & 1000 & - & - & - \\
\hline Input Capacitance & \(\mathrm{C}_{\text {IN }}\) & - & All & & - & 15 & 25 & pF \\
\hline Turn-On Delay & \(\mathrm{t}_{\text {PLH }}\) & 8 & All & \(0.5 \mathrm{E}_{\mathrm{IN}}\) to \(0.5 \mathrm{E}_{\text {OUT }}\) & - & 0.25 & 1.0 & \(\mu \mathrm{s}\) \\
\hline Turn-Off Delay & \(\mathrm{t}_{\text {PHL }}\) & 8 & All & \(0.5 \mathrm{E}_{\mathrm{IN}}\) to \(0.5 \mathrm{E}_{\text {OUT }}\) & - & 0.25 & 1.0 & \(\mu \mathrm{s}\) \\
\hline \multirow[t]{2}{*}{\begin{tabular}{l}
Clamp Diode \\
Leakage Current
\end{tabular}} & \multirow[t]{2}{*}{\(\mathrm{I}_{\mathrm{R}}\)} & \multirow[t]{2}{*}{6} & \multirow[t]{2}{*}{All} & \(\mathrm{V}_{\mathrm{R}}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & - & - & 50 & \(\mu \mathrm{A}\) \\
\hline & & & & \(\mathrm{V}_{\mathrm{R}}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\) & - & - & 100 & \(\mu \mathrm{A}\) \\
\hline Clamp Diode Forward Voltage & \(V_{F}\) & 7 & All & \(\mathrm{I}_{\mathrm{F}}=350 \mathrm{~mA}\) & - & 1.7 & 2.0 & V \\
\hline
\end{tabular}
*Complete part number includes suffix to identify package style: \(A=D I P, L=S O I C\).

HIGH-VOLTAGE, HIGH-CURRENT DARLINGTON ARRAYS

TYPE ULN2013A
ELECTRICAL CHARACTERISTICS at \(+\mathbf{2 5}^{\circ} \mathbf{C}\) (unless otherwise noted).
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[t]{2}{*}{Test Fig.} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{4}{|c|}{Limits} \\
\hline & & & & Min. & Typ. & Max. & Units \\
\hline \multirow[t]{2}{*}{Output Leakage Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{\text {cex }}\)} & \multirow[t]{2}{*}{1A} & \(\mathrm{V}_{C E}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & - & < 1 & 50 & \(\mu \mathrm{A}\) \\
\hline & & & \(\mathrm{V}_{\mathrm{CE}}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\) & - & \(<1\) & 100 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{3}{*}{Collector-Emitter Saturation Voltage} & \multirow[t]{3}{*}{\(\mathrm{V}_{\text {CE(SAT) }}\)} & \multirow[t]{3}{*}{2} & \(\mathrm{I}_{\mathrm{C}}=200 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}}=350 \mu \mathrm{~A}\) & - & 1.1 & 1.3 & V \\
\hline & & & \(\mathrm{I}_{\mathrm{C}}=350 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}}=500 \mu \mathrm{~A}\) & - & 1.3 & 1.6 & V \\
\hline & & & \(\mathrm{I}_{\mathrm{C}}=500 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}}=600 \mu \mathrm{~A}\) & - & 1.7 & 1.9 & V \\
\hline \multirow[t]{2}{*}{Input Current} & \(\mathrm{I}_{\text {IN(ON) }}\) & 3 & \(\mathrm{V}_{\mathrm{IN}}=3.85 \mathrm{~V}\) & - & 0.93 & 1.35 & mA \\
\hline & \(\mathrm{I}_{\text {IN(OFF) }}\) & 4 & \(\mathrm{I}_{\mathrm{C}}=500 \mu \mathrm{~A}, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\) & 50 & 65 & - & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{3}{*}{Input Voltage} & \multirow[t]{3}{*}{\(\mathrm{V}_{\mathrm{IN}(\mathrm{ON})}\)} & \multirow[t]{3}{*}{5} & \(\mathrm{V}_{\mathrm{CE}}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=250 \mathrm{~mA}\) & - & - & 2.7 & V \\
\hline & & & \(\mathrm{V}_{\mathrm{CE}}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=300 \mathrm{~mA}\) & - & - & 3.0 & V \\
\hline & & & \(\mathrm{V}_{\mathrm{CE}}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=500 \mathrm{~mA}\) & - & - & 3.5 & V \\
\hline Input Capacitance & \(\mathrm{C}_{\text {IN }}\) & - & & - & 15 & 25 & pF \\
\hline Turn-On Delay & \(\mathrm{t}_{\mathrm{ON}}\) & 8 & \(0.5 \mathrm{E}_{\mathrm{IN}}\) to \(0.5 \mathrm{E}_{\text {OUT }}\) & - & 0.25 & 1.0 & \(\mu \mathrm{s}\) \\
\hline Turn-Off Delay & \(\mathrm{t}_{\text {OFF }}\) & 8 & \(0.5 \mathrm{E}_{\mathrm{IN}}\) to \(0.5 \mathrm{E}_{\text {OUT }}\) & - & 0.25 & 1.0 & \(\mu \mathrm{s}\) \\
\hline \multirow[t]{2}{*}{Clamp Diode Leakage Current} & \multirow[t]{2}{*}{\(I_{R}\)} & \multirow[t]{2}{*}{6} & \(\mathrm{V}_{\mathrm{R}}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & - & - & 50 & \(\mu \mathrm{A}\) \\
\hline & & & \(\mathrm{V}_{\mathrm{R}}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\) & - & - & 100 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Clamp Diode Forward Voltage} & \multirow[t]{2}{*}{\(V_{F}\)} & \multirow[t]{2}{*}{7} & \(\mathrm{I}_{\mathrm{F}}=350 \mathrm{~mA}\) & - & 1.7 & 2.0 & V \\
\hline & & & \(\mathrm{I}_{\mathrm{F}}=500 \mathrm{~mA}\) & - & 2.1 & 2.5 & V \\
\hline
\end{tabular}

\section*{2001 thru 2024}

HIGH-VOLTAGE, HIGH-CURRENT DARLINGTON ARRAYS

\section*{SERIES ULN2020A/L}

\section*{ELECTRICAL CHARACTERISTICS at \(+25^{\circ} \mathrm{C}\) (unless otherwise noted).}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[t]{2}{*}{Test Fig.} & \multirow[t]{2}{*}{Applicable Devices} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{4}{|c|}{Limits} \\
\hline & & & & & Min. & Typ. & Max. & Units \\
\hline \multirow[t]{3}{*}{Output Leakage Current} & \multirow[t]{3}{*}{\(\mathrm{I}_{\text {cex }}\)} & \multirow[t]{2}{*}{1A} & \multirow[t]{2}{*}{All} & \(\mathrm{V}_{C E}=95 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & - & <1 & 50 & \(\mu \mathrm{A}\) \\
\hline & & & & \(\mathrm{V}_{C E}=95 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\) & - & <1 & 100 & \(\mu \mathrm{A}\) \\
\hline & & 1B & ULN2024A & \(\mathrm{V}_{\mathrm{CE}}=95 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=1.0 \mathrm{~V}\) & - & < 5 & 500 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{3}{*}{\begin{tabular}{l}
Collector-Emitter \\
Saturation Voltage
\end{tabular}} & \multirow[t]{3}{*}{\(\mathrm{V}_{\mathrm{CE} \text { (SAT) }}\)} & \multirow[t]{3}{*}{2} & \multirow[t]{3}{*}{All} & \(\mathrm{I}_{\mathrm{C}}=100 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}}=250 \mu \mathrm{~A}\) & - & 0.9 & 1.1 & V \\
\hline & & & & \(\mathrm{I}_{\mathrm{C}}=200 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}}=350 \mu \mathrm{~A}\) & - & 1.1 & 1.3 & V \\
\hline & & & & \(\mathrm{I}_{\mathrm{C}}=350 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}}=500 \mu \mathrm{~A}\) & - & 1.3 & 1.6 & V \\
\hline \multirow[t]{4}{*}{Input Current} & \multirow[t]{3}{*}{\(\mathrm{I}_{\text {IN(ON) }}\)} & \multirow[t]{3}{*}{3} & ULN2023* & \(\mathrm{V}_{\text {IN }}=3.85 \mathrm{~V}\) & - & 0.93 & 1.35 & mA \\
\hline & & & \multirow[t]{2}{*}{ULN2024A} & \(\mathrm{V}_{\text {IN }}=5.0 \mathrm{~V}\) & - & 0.35 & 0.5 & mA \\
\hline & & & & \(\mathrm{V}_{\text {IN }}=12 \mathrm{~V}\) & - & 1.0 & 1.45 & mA \\
\hline & \(\mathrm{I}_{\text {IN(OFF) }}\) & 4 & All & \(\mathrm{I}_{\mathrm{C}}=500 \mu \mathrm{~A}, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\) & 50 & 65 & - & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{7}{*}{Input Voltage} & \multirow[t]{7}{*}{\(\mathrm{V}_{\text {IN(ON) }}\)} & \multirow[t]{7}{*}{5} & \multirow[t]{3}{*}{ULN2023*} & \(\mathrm{V}_{\mathrm{CE}}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=200 \mathrm{~mA}\) & - & - & 2.4 & V \\
\hline & & & & \(\mathrm{V}_{\mathrm{CE}}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=250 \mathrm{~mA}\) & - & - & 2.7 & V \\
\hline & & & & \(\mathrm{V}_{\mathrm{CE}}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=300 \mathrm{~mA}\) & - & - & 3.0 & V \\
\hline & & & \multirow[t]{4}{*}{ULN2024A} & \(\mathrm{V}_{\mathrm{CE}}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=125 \mathrm{~mA}\) & - & - & 5.0 & V \\
\hline & & & & \(\mathrm{V}_{\mathrm{CE}}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=200 \mathrm{~mA}\) & - & - & 6.0 & V \\
\hline & & & & \(\mathrm{V}_{\mathrm{CE}}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=275 \mathrm{~mA}\) & - & - & 7.0 & V \\
\hline & & & & \(\mathrm{V}_{\mathrm{CE}}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=350 \mathrm{~mA}\) & - & - & 8.0 & V \\
\hline Input Capacitance & \(\mathrm{C}_{\text {IN }}\) & - & All & & - & 15 & 25 & pF \\
\hline Turn-On Delay & \(\mathrm{t}_{\text {PLH }}\) & 8 & All & \(0.5 \mathrm{E}_{\text {IN }}\) to \(0.5 \mathrm{E}_{\text {OUT }}\) & - & 0.25 & 1.0 & \(\mu \mathrm{s}\) \\
\hline Turn-Off Delay & \(\mathrm{t}_{\mathrm{PHL}}\) & 8 & All & \(0.5 \mathrm{E}_{\mathrm{IN}}\) to \(0.5 \mathrm{E}_{\text {OUT }}\) & - & 0.25 & 1.0 & \(\mu \mathrm{s}\) \\
\hline \multirow[t]{2}{*}{\begin{tabular}{l}
Clamp Diode \\
Leakage Current
\end{tabular}} & \multirow[t]{2}{*}{\(\mathrm{I}_{\mathrm{R}}\)} & \multirow[t]{2}{*}{6} & \multirow[t]{2}{*}{All} & \(\mathrm{V}_{\mathrm{R}}=95 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & - & - & 50 & \(\mu \mathrm{A}\) \\
\hline & & & & \(\mathrm{V}_{\mathrm{R}}=95 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\) & - & - & 100 & \(\mu \mathrm{A}\) \\
\hline Clamp Diode Forward Voltage & \(V_{F}\) & 7 & All & \(\mathrm{I}_{\mathrm{F}}=350 \mathrm{~mA}\) & - & 1.7 & 2.0 & V \\
\hline
\end{tabular}

\footnotetext{
*Complete part number includes suffix to identify package style: \(A=D I P, L=S O I C\).
}

\section*{2001 THRU 2024}

HIGH-VOLTAGE, HIGH-CURRENT DARLINGTON ARRAYS

\section*{TEST FIGURES}


FIGURE \(1 A\)


FIGURE 3


Dwg. No. A-9735A

FIGURE 6


FIGURE \(1 B\)


FIGURE 4


Dwg. No. A-9736A


Dwg. No. A-9731A

FIGURE 2


Dwg. No. A-9734A

FIGURE 5


ULN20X1* ULN20X3* ULN20X4*


Complete part number includes a final letter to indicate package.
\(\mathrm{X}=\) Digit to identify specific device. Specification shown applies
to family of devices with remaining digits as shown.
FIGURE 7

\section*{FIGURE 8}

\title{
2001 thinu 2024 \\ HIGH-VOLTAGE, HIGH-CURRENT DARLINGTON ARRAYS
}

PEAK COLLECTOR CURRENT AS A FUNCTION OF DUTY CYCLE (DUAL IN-LINE PACKAGED DEVICES)

(SMALL OUTLINE PACKAGED DEVICES)


COLLECTOR CURRENT AS A FUNCTION OF SATURATION VOLTAGE


TYPICAL APPLICATIONS


Dwg. No. A-9652


Dwg. No. A-9654A
COLLECTOR CURRENT AS A FUNCTION OF INPUT CURRENT


\title{
2001 THRU 2024 \\ HIGH-VOLTAGE, HIGH-CURRENT DARLINGTON ARRAYS
}

\section*{TYPICAL APPLICATIONS}


\section*{INPUT CURRENT AS A FUNCTION OF INPUT VOLTAGE}

\section*{SERIES ULN20X3A/L}


\section*{SERIES ULN20X4A/L}


Dwg. No. A-9899A

\title{
2061 \\ THRU 2069
}

\subsection*{1.5 A DARLINGTON SWITCHES}

High-voltage, high-current Darlington arrays ULN2061M through ULN2069B are designed for interface between low-level logic and a variety of peripheral loads such as relays, solenoids, dc and stepper motors, magnetic print hammers, multiplexed LED and incandescent displays, heaters, and similar loads. Output OFF voltage ratings of 50 V and 80 V are available. In the DIP, the quad drivers can drive resistive loads to 480 watts ( \(1.5 \mathrm{~A} \times 80 \mathrm{~V}, 26 \%\) duty cycle). For inductive loads, sustaining voltages of 35 V and 50 V at 100 mA are specified.

Dual-driver arrays ULN2061M and the higher-voltage ULN2062M are used for common-emitter (externally connected) or emitter-follower applications. They are supplied in 8-pin plastic mini-DIPs.

Quad drivers ULN2064B/LB, ULN2065B, ULN2068B/LB, and ULN2069B are intended for use with TTL, low-speed TTL, and 5 V MOS logic. The ULN2065B and ULN2069B are selected for the 80 V minimum output breakdown specification. The ULN2068B/LB and ULN2069B have pre-driver stages and are recommended for applications requiring high gain (low input-current loading). Quad-driver arrays are supplied with heat-sink contact tabs in 16-pin plastic DIPs (suffix B) and 20-lead surface-mountable wide-body SOICs (suffix LB).

\section*{FEATURES}
- TTL, DTL, MOS, CMOS Compatible Inputs
- Transient-Protected Outputs
- Loads to 480 Watts
- Heat-Sink Contact Tabs on Quad Arrays

Always order by complete part number, e.g., ULN2061M. See matrix on next page. Note that all devices are not available in all package types.

\section*{2061 THRU 2069 \\ 1.5 A DARLINGTON SWITCHES}


\section*{SELECTION GUIDE}
\begin{tabular}{|c|c|c|c|c|}
\hline Part Number* & \begin{tabular}{l}
Max. \\
\(V_{\text {CEX }}\)
\end{tabular} & \[
\begin{gathered}
\text { Min. } \\
\mathbf{V}_{\mathrm{CE}(\mathrm{SUS})}
\end{gathered}
\] & Max.
\[
\mathbf{V}_{\mathrm{IN}}
\] & Application \\
\hline ULN2061M & 50 V & 35 V & 30 V & \multirow[t]{2}{*}{TTL, DTL, Schottky TTL, and 5 V CMOS} \\
\hline ULN2062M & 80 V & 50 V & 60 V & \\
\hline ULN2064B ULN2064LB & 50 V & 35 V & 15 V & \multirow[t]{2}{*}{TTL, DTL, Schottky TTL, and 5 V CMOS} \\
\hline ULN2065B \(\dagger\) & 80 V & 50 V & 15 V & \\
\hline ULN2068B \(\dagger\) ULN2068LB & 50 V & 35 V & 15 V & \multirow[t]{2}{*}{TTL, DTL, Schottky TTL, and 5 V CMOS} \\
\hline ULN2069B & 80 V & 50 V & 15 V & \\
\hline
\end{tabular}
* Suffixes 'LB' are SOICs, 'B' and 'M' are DIPs.
\(\dagger\) These devices are also available for operation between \(-40^{\circ} \mathrm{C}\) and \(+85^{\circ} \mathrm{C}\). To order, change third character from ' N ' to ' Q '.

\section*{TEST FIGURES}


Dwg. No. A-9729A
FIGURE 1


Dwg. No. A-9734A
FIGURE 5


Dwg. No. A-10,350
FIGURE 2


Dwg. No. A-9735A


Dwg. No. A-10,349
FIGURE 3


Dwg. No. A-9736
FIGURE 7


Dwg. No. A-9732
FIGURE 4


Dwg. No. A-10,351
FIGURE 8

\section*{2061 THRU 2069 1.5 A DARLINGTON SWITCHES}

\section*{PARTIAL SCHEMATIC}


\section*{ULN2061/62M}


Dwg. No. A-10,352B

\section*{ELECTRICAL CHARACTERISTICS at \(+\mathbf{2 5}^{\circ} \mathbf{C}\) (unless otherwise noted).}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[t]{2}{*}{Test Fig.} & \multirow[t]{2}{*}{Applicable Devices} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{3}{|c|}{Limits} \\
\hline & & & & & Min. & Max. & Units \\
\hline \multirow[t]{4}{*}{Output Leakage Current} & \multirow[t]{4}{*}{\(I_{\text {cex }}\)} & \multirow[t]{4}{*}{1} & \multirow[t]{2}{*}{ULN2061M} & \(V_{C E}=50 \mathrm{~V}\) & - & 100 & \(\mu \mathrm{A}\) \\
\hline & & & & \(\mathrm{V}_{\mathrm{CE}}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\) & - & 500 & \(\mu \mathrm{A}\) \\
\hline & & & \multirow[t]{2}{*}{ULN2062M} & \(V_{C E}=80 \mathrm{~V}\) & - & 100 & \(\mu \mathrm{A}\) \\
\hline & & & & \(\mathrm{V}_{C E}=80 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\) & - & 500 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Output Sustaining Voltage} & \multirow[t]{2}{*}{\(\mathrm{V}_{\text {CEISUS }}\)} & \multirow[t]{2}{*}{2} & ULN2061M & \(\mathrm{I}_{\mathrm{C}}=100 \mathrm{~mA}, \mathrm{~V}_{1 \mathrm{~N}}=0.4 \mathrm{~V}\) & 35 & - & V \\
\hline & & & ULN2062M & \(\mathrm{I}_{\mathrm{C}}=100 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}=0.4 \mathrm{~V}\) & 50 & - & V \\
\hline \multirow[t]{5}{*}{Collector-Emitter Saturation Voltage} & \multirow[t]{5}{*}{\(\mathrm{V}_{\text {CE(SAT) }}\)} & \multirow[t]{5}{*}{3} & \multirow[t]{4}{*}{Both} & \(\mathrm{I}_{\mathrm{C}}=500 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}}=625 \mu \mathrm{~A}\) & - & 1.1 & V \\
\hline & & & & \(\mathrm{I}_{\mathrm{C}}=750 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}}=935 \mu \mathrm{~A}\) & - & 1.2 & V \\
\hline & & & & \(\mathrm{I}_{\mathrm{C}}=1.0 \mathrm{~A}, \mathrm{I}_{\mathrm{B}}=1.25 \mathrm{~mA}\) & - & 1.3 & V \\
\hline & & & & \(\mathrm{I}_{\mathrm{C}}=1.25 \mathrm{~A}^{* *}, \mathrm{I}_{\mathrm{B}}=2.0 \mathrm{~mA}\) & - & 1.4 & V \\
\hline & & & ULN2062M & \(\mathrm{I}_{\mathrm{C}}=1.5 \mathrm{~A}^{* *}, \mathrm{I}_{\mathrm{B}}=2.25 \mathrm{~mA}\) & - & 1.5 & V \\
\hline \multirow[t]{2}{*}{Input Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{\text {IN(ON })}\)} & \multirow[t]{2}{*}{4} & \multirow[t]{2}{*}{Both} & \(\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}\) & 1.4 & 4.3 & mA \\
\hline & & & & \(\mathrm{V}_{\text {IN }}=3.75 \mathrm{~V}\) & 3.3 & 9.6 & mA \\
\hline \multirow[t]{3}{*}{Input Voltage} & \multirow[t]{3}{*}{\(\mathrm{V}_{\text {IN(ON) }}\)} & \multirow[t]{3}{*}{5} & Both & \(\mathrm{V}_{\mathrm{CE}}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=1.0 \mathrm{~A}\) & - & 2.0 & V \\
\hline & & & ULN2061M & \(\mathrm{V}_{C E}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=1.25 \mathrm{~A}^{* *}\) & - & 2.5 & V \\
\hline & & & ULN2062M & \(\mathrm{V}_{\text {CE }}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=1.5 \mathrm{~A}^{* *}\) & - & 2.5 & V \\
\hline Turn-On Delay & \(\mathrm{t}_{\text {PLH }}\) & - & Both & \(0.5 \mathrm{E}_{\text {in }}\) to \(0.5 \mathrm{E}_{\text {out }}\) & - & 1.0 & \(\mu \mathrm{s}\) \\
\hline Turn-Off Delay & \(\mathrm{t}_{\text {PHL }}\) & - & Both & \(0.5 \mathrm{E}_{\text {in }}\) to \(0.5 \mathrm{E}_{\text {out }}\) & - & 1.5 & \(\mu \mathrm{s}\) \\
\hline \multirow[t]{4}{*}{Clamp Diode Leakage Current} & \multirow[t]{4}{*}{\(I_{\text {R }}\)} & \multirow[t]{4}{*}{6} & \multirow[t]{2}{*}{ULN2061M} & \(\mathrm{V}_{\mathrm{R}}=50 \mathrm{~V}\) & - & 50 & \(\mu \mathrm{A}\) \\
\hline & & & & \(\mathrm{V}_{\mathrm{R}}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\) & - & 100 & \(\mu \mathrm{A}\) \\
\hline & & & \multirow[t]{2}{*}{ULN2062M} & \(\mathrm{V}_{\mathrm{R}}=80 \mathrm{~V}\) & - & 50 & \(\mu \mathrm{A}\) \\
\hline & & & & \(\mathrm{V}_{\mathrm{R}}=80 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\) & - & 100 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Clamp Diode Forward Voltage} & \multirow[t]{2}{*}{\(V_{F}\)} & \multirow[t]{2}{*}{7} & \multirow[t]{2}{*}{Both} & \(\mathrm{I}_{\mathrm{F}}=1.0 \mathrm{~A}\) & - & 1.75 & V \\
\hline & & & & \(\mathrm{I}_{\mathrm{F}}=1.5 \mathrm{~A}\) & - & 2.0 & V \\
\hline
\end{tabular}

\footnotetext{
**Pulse-Test
}

\section*{2061 THRU 2069 \\ 1.5 A DARLINGTON SWITCHES}

PARTIAL SCHEMATIC


Dwg. No. A-10,353C

ULN2064/65B


ULN2064LB
 Dwg. No. A-14,326

ELECTRICAL CHARACTERISTICS at \(+\mathbf{2 5}^{\circ} \mathbf{C}\) (unless otherwise noted).
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[t]{2}{*}{\begin{tabular}{l}
Test \\
Fig.
\end{tabular}} & \multirow[t]{2}{*}{Applicable Devices} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{3}{|c|}{Limits} \\
\hline & & & & & Min. & Max. & Units \\
\hline \multirow[t]{4}{*}{Output Leakage Current} & \multirow[t]{4}{*}{\(\mathrm{I}_{\text {cex }}\)} & \multirow[t]{4}{*}{1} & \multirow[t]{2}{*}{ULN2064*} & \(\mathrm{V}_{\text {CE }}=50 \mathrm{~V}\) & - & 100 & \(\mu \mathrm{A}\) \\
\hline & & & & \(\mathrm{V}_{\mathrm{CE}}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\) & - & 500 & \(\mu \mathrm{A}\) \\
\hline & & & \multirow[t]{2}{*}{ULN2065B} & \(\mathrm{V}_{\text {CE }}=80 \mathrm{~V}\) & - & 100 & \(\mu \mathrm{A}\) \\
\hline & & & & \(\mathrm{V}_{\mathrm{CE}}=80 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\) & - & 500 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Output Sustaining Voltage} & \multirow[t]{2}{*}{\(\mathrm{V}_{\text {CEISUS })}\)} & \multirow[t]{2}{*}{2} & ULN2064* & \(\mathrm{I}_{\mathrm{C}}=100 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=0.4 \mathrm{~V}\) & 35 & - & V \\
\hline & & & ULN2065B & \(\mathrm{I}_{\mathrm{C}}=100 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}=0.4 \mathrm{~V}\) & 50 & - & V \\
\hline \multirow[t]{5}{*}{Collector-Emitter Saturation Voltage} & \multirow[t]{5}{*}{\(\mathrm{V}_{\text {CE(SAT) }}\)} & \multirow[t]{5}{*}{3} & \multirow[t]{4}{*}{Both} & \(\mathrm{I}_{\mathrm{C}}=500 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}}=625 \mu \mathrm{~A}\) & - & 1.1 & V \\
\hline & & & & \(\mathrm{I}_{\mathrm{C}}=750 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}}=935 \mu \mathrm{~A}\) & - & 1.2 & V \\
\hline & & & & \(\mathrm{I}_{\mathrm{C}}=1.0 \mathrm{~A}, \mathrm{I}_{\mathrm{B}}=1.25 \mathrm{~mA}\) & - & 1.3 & V \\
\hline & & & & \(\mathrm{I}_{\mathrm{C}}=1.25 \mathrm{~A}, \mathrm{I}_{\mathrm{B}}=2.0 \mathrm{~mA}\) & - & 1.4 & V \\
\hline & & & ULN2065B & \(\mathrm{I}_{\mathrm{C}}=1.5 \mathrm{~A}, \mathrm{I}_{\mathrm{B}}=2.25 \mathrm{~mA}\) & - & 1.5 & V \\
\hline \multirow[t]{2}{*}{Input Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{\text {IN(ON) }}\)} & \multirow[t]{2}{*}{4} & \multirow[t]{2}{*}{Both} & \(\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}\) & 1.4 & 4.3 & mA \\
\hline & & & & \(\mathrm{V}_{\text {IN }}=3.75 \mathrm{~V}\) & 3.3 & 9.6 & mA \\
\hline \multirow[t]{3}{*}{Input Voltage} & \multirow[t]{3}{*}{\(\mathrm{V}_{\text {IN(ON) }}\)} & \multirow[t]{3}{*}{5} & Both & \(\mathrm{V}_{\mathrm{CE}}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=1.0 \mathrm{~A}\) & - & 2.0 & V \\
\hline & & & ULN2064* & \(\mathrm{V}_{C E}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=1.25 \mathrm{~A}\) & - & 2.5 & V \\
\hline & & & ULN2065B & \(\mathrm{V}_{\mathrm{CE}}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=1.5 \mathrm{~A}\) & - & 2.5 & V \\
\hline Turn-On Delay & \(\mathrm{t}_{\text {PLH }}\) & - & Both & \(0.5 \mathrm{E}_{\text {in }}\) to \(0.5 \mathrm{E}_{\text {out }}\) & - & 1.0 & \(\mu \mathrm{s}\) \\
\hline Turn-Off Delay & \(\mathrm{t}_{\text {PHL }}\) & - & Both & \(0.5 \mathrm{E}_{\text {in }}\) to \(0.5 \mathrm{E}_{\text {out }}\) & - & 1.5 & \(\mu \mathrm{s}\) \\
\hline \multirow[t]{4}{*}{Clamp Diode Leakage Current} & \multirow[t]{4}{*}{\(I_{\text {R }}\)} & \multirow[t]{4}{*}{6} & \multirow[t]{2}{*}{ULN2064*} & \(\mathrm{V}_{\mathrm{R}}=50 \mathrm{~V}\) & - & 50 & \(\mu \mathrm{A}\) \\
\hline & & & & \(\mathrm{V}_{\mathrm{R}}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\) & - & 100 & \(\mu \mathrm{A}\) \\
\hline & & & \multirow[t]{2}{*}{ULN2065B} & \(\mathrm{V}_{\mathrm{R}}=80 \mathrm{~V}\) & - & 50 & \(\mu \mathrm{A}\) \\
\hline & & & & \(\mathrm{V}_{\mathrm{R}}=80 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\) & - & 100 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Clamp Diode Forward Voltage} & \multirow[t]{2}{*}{\(V_{F}\)} & \multirow[t]{2}{*}{7} & \multirow[t]{2}{*}{Both} & \(\mathrm{I}_{\mathrm{F}}=1.0 \mathrm{~A}\) & - & 1.75 & V \\
\hline & & & & \(\mathrm{I}_{\mathrm{F}}=1.5 \mathrm{~A}\) & - & 2.0 & V \\
\hline
\end{tabular}

\footnotetext{
* Complete part number includes suffix to identify package style: \(B=D I P\) with heat sink tabs, \(L B=\) SOIC with heat sink tabs.
}

\section*{2061 THRU 2069 1.5 A DARLINGTON SWITCHIES}

PARTIAL SCHEMATIC


Dwg. No. A-10,354C

ULN2068/69B


ULN2068LB


Dwg. No. A-14,327
ELECTRICAL CHARACTERISTICS at \(+25^{\circ} \mathrm{C}, \mathbf{V}_{\mathbf{s}}=5.0 \mathrm{~V}\) (unless otherwise noted).
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[t]{2}{*}{\begin{tabular}{l}
Test \\
Fig.
\end{tabular}} & \multirow[t]{2}{*}{Applicable Devices} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{3}{|c|}{Limits} \\
\hline & & & & & Min. & Max. & Units \\
\hline \multirow[t]{4}{*}{Output Leakage Current} & \multirow[t]{4}{*}{\(\mathrm{I}_{\text {cex }}\)} & \multirow[t]{4}{*}{1} & \multirow[t]{2}{*}{ULN2068*} & \(\mathrm{V}_{\text {CE }}=50 \mathrm{~V}\) & - & 100 & \(\mu \mathrm{A}\) \\
\hline & & & & \(\mathrm{V}_{C E}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\) & - & 500 & \(\mu \mathrm{A}\) \\
\hline & & & \multirow[t]{2}{*}{ULN2069B} & \(\mathrm{V}_{\text {CE }}=80 \mathrm{~V}\) & - & 100 & \(\mu \mathrm{A}\) \\
\hline & & & & \(\mathrm{V}_{\mathrm{CE}}=80 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\) & - & 500 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Output Sustaining Voltage} & \multirow[t]{2}{*}{\(\mathrm{V}_{\text {CEISUS ) }}\)} & \multirow[t]{2}{*}{2} & ULN2068* & \(\mathrm{I}_{\mathrm{C}}=100 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}=0.4 \mathrm{~V}\) & 35 & - & V \\
\hline & & & ULN2069B & \(\mathrm{I}_{\mathrm{C}}=100 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=0.4 \mathrm{~V}\) & 50 & - & V \\
\hline \multirow[t]{5}{*}{Collector-Emitter Saturation Voltage} & \multirow[t]{5}{*}{\(\mathrm{V}_{\text {CE(SAT }}\)} & \multirow[t]{5}{*}{3} & \multirow[t]{4}{*}{Both} & \(\mathrm{I}_{\mathrm{C}}=500 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=2.75 \mathrm{~V}\) & - & 1.1 & V \\
\hline & & & & \(\mathrm{I}_{\mathrm{C}}=750 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=2.75 \mathrm{~V}\) & - & 1.2 & V \\
\hline & & & & \(\mathrm{I}_{\mathrm{C}}=1.0 \mathrm{~A}, \mathrm{~V}_{\mathrm{IN}}=2.75 \mathrm{~V}\) & - & 1.3 & V \\
\hline & & & & \(\mathrm{I}_{\mathrm{C}}=1.25 \mathrm{~A}, \mathrm{~V}_{\mathrm{IN}}=2.75 \mathrm{~V}\) & - & 1.4 & V \\
\hline & & & ULN2069B & \(\mathrm{I}_{\mathrm{C}}=1.5 \mathrm{~A}, \mathrm{~V}_{\text {IN }}=2.75 \mathrm{~V}\) & - & 1.5 & V \\
\hline \multirow[t]{2}{*}{Input Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{\text {IN(ON) }}\)} & \multirow[t]{2}{*}{4} & \multirow[t]{2}{*}{Both} & \(\mathrm{V}_{\text {IN }}=2.75 \mathrm{~V}\) & - & 550 & \(\mu \mathrm{A}\) \\
\hline & & & & \(\mathrm{V}_{\text {IN }}=3.75 \mathrm{~V}\) & - & 1000 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Input Voltage} & \multirow[t]{2}{*}{\(\mathrm{V}_{\mathrm{IN}(\mathrm{ON})}\)} & \multirow[t]{2}{*}{5} & ULN2068* & \(\mathrm{V}_{\text {CE }}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=1.25 \mathrm{~A}\) & - & 2.75 & V \\
\hline & & & ULN2069B & \(\mathrm{V}_{\mathrm{CE}}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=1.5 \mathrm{~A}\) & - & 2.75 & V \\
\hline Supply Current & \(\mathrm{I}_{\text {S }}\) & 8 & Both & \(\mathrm{I}_{\mathrm{C}}=500 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}=2.75 \mathrm{~V}\) & - & 6.0 & mA \\
\hline Turn-On Delay & \(\mathrm{t}_{\text {PLH }}\) & - & Both & \(0.5 \mathrm{E}_{\text {in }}\) to \(0.5 \mathrm{E}_{\text {out }}\) & - & 1.0 & \(\mu \mathrm{s}\) \\
\hline Turn-Off Delay & \(\mathrm{t}_{\mathrm{PHL}}\) & - & Both & \(0.5 \mathrm{E}_{\text {in }}\) to \(0.5 \mathrm{E}_{\text {out }}, \mathrm{I}_{\mathrm{C}}=1.25 \mathrm{~A}\) & - & 1.5 & \(\mu \mathrm{s}\) \\
\hline \multirow[t]{4}{*}{Clamp Diode Leakage Current} & \multirow[t]{4}{*}{\(I_{R}\)} & \multirow[t]{4}{*}{6} & \multirow[t]{2}{*}{ULN2068*} & \(\mathrm{V}_{\mathrm{R}}=50 \mathrm{~V}\) & - & 50 & \(\mu \mathrm{A}\) \\
\hline & & & & \(\mathrm{V}_{\mathrm{R}}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\) & - & 100 & \(\mu \mathrm{A}\) \\
\hline & & & \multirow[t]{2}{*}{ULN2069B} & \(\mathrm{V}_{\mathrm{R}}=80 \mathrm{~V}\) & - & 50 & \(\mu \mathrm{A}\) \\
\hline & & & & \(\mathrm{V}_{\mathrm{R}}=80 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\) & - & 100 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Clamp Diode Forward Voltage} & \multirow[t]{2}{*}{\(V_{F}\)} & \multirow[t]{2}{*}{7} & \multirow[t]{2}{*}{Both} & \(\mathrm{I}_{\mathrm{F}}=1.0 \mathrm{~A}\) & - & 1.75 & V \\
\hline & & & & \(\mathrm{I}_{\mathrm{F}}=1.5 \mathrm{~A}\) & - & 2.0 & V \\
\hline
\end{tabular}

\footnotetext{
*Complete part number includes suffix to identify package style: \(B=\) DIP with heat sink tabs, LB \(=\) SOIC with heat sink tabs.
}

\section*{2061 THRU 2069 \\ 1.5 A DARLINGTON SWITCHES}

INPUT CURRENT AS A FUNCTION OF INPUT VOLTAGE AT \(+\mathbf{2 5}^{\circ} \mathbf{C}\)


Dwg. No. A-10,363C


Dwg. No. A-12,306A

COLLECTOR CURRENT AS A FUNCTION OF INPUT CURRENT AT \(\boldsymbol{+ 2 5}^{\circ} \mathbf{C}\)



\section*{2061 THRU 2069 1.5 A DARLINGTON SWITCHES}

PEAK COLLECTOR CURRENT AS A FUNCTION OF DUTY CYCLE (DUAL IN-LINE PACKAGED DEVICES)





Dwg. No. A-10,398C


Dwg. No. A-10,400C

\section*{2061 THRU 2069 \\ 1.5 A DARLINGTON SWITCHIES}

PEAK COLLECTOR CURRENT AS A FUNCTION OF DUTY CYCLE (DUAL IN-LINE PACKAGED DEVICES, cont'd)

(ULN2064LB and ULN2068LB only)



\section*{2061 THRU 2069 \\ 1.5 A DARLINGTON SWITCHIES}

\section*{TYPICAL APPLICATION}

(Type ULN2068B/LB is also applicable)

\section*{2540}

\section*{QUAD DARLINGTON POWER DRIVER}


\section*{ABSOLUTE MAXIMUM RATINGS}
\[
\text { at } \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}
\]

Output Voltage, \(\mathrm{V}_{\text {OUT }}\). . . . . . . . . . . . . . . 50 V
Output Current, I IUT (peak) . . . . . . . . . 2.5 A
(continuous) . . . . . . . . . . . . . . . . 1.8 A
Logic Supply Voltage, \(\mathrm{V}_{\mathrm{cc}} \ldots . . . . .\). . . 7.0 V
Input Voltage, \(\mathrm{V}_{\mathrm{IN}}\). . . . . . . . . . . . . . . . . 7.0 V
Package Power Dissipation,
\[
P_{D} \text {. . . . . . . . . . . . . . . . . See Graph }
\]

Operating Temperature Range,

Storage Temperature Range,


Combining AND logic gates and inverting high-current bipolar outputs, the UDN2540B quad Darlington power driver provides interface between low-level signal-processing circuits and power loads totaling 360 W . Each of the four independent outputs can sink up to 1.8 A in the ON state with peak inrush currents to 2.5 A. The four power outputs are each comprised of an open-collector Darlington driver and an internal flyback/clamp diode for switching inductive leads. They feature a minimum breakdown and sustaining voltage of 50 V . The logic inputs are compatible with TTL and 5 V CMOS logic systems.

Typical applications include print heads, relays, solenoids, and dc stepping motors. The UDN2540B can also be used to drive highcurrent incandescent lamps, LEDS, and heaters. A similar device, specifically intended for driving a unipolar stepper motor in the twophase drive format, is the UDN2544B.

The UDN2540B is supplied in a 16-pin batwing power DIP. The batwing construction provides for maximum package power dissipation in a standard DIP construction. At \(25^{\circ} \mathrm{C}\), and with only 1 sq . in. of copper foil at the ground tabs, the package is capable of safely dissipating 3.8 W.

\section*{FEATURES}
- 1.8 A Continuous Output Current
- Output Voltage to 50 V
- TTL and 5 V CMOS Compatible Inputs
- Efficient Input/Output Pinning
- Integral Transient-Suppression Diodes
- Replaces L6221A

\section*{2540 \\ QUAD DARLINGTON POWER DRIVER}

ELECTRICAL CHARACTERISTICS at \(T_{A}=25^{\circ} C, T_{J} \leq 150{ }^{\circ} \mathrm{C}, \mathbf{V}_{\mathbf{C C}}=4.75 \mathrm{~V}\) to 5.25 V .
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{4}{|c|}{Limits} \\
\hline & & & Min. & Typ. & Max. & Units \\
\hline \multirow[t]{2}{*}{Output Leakage Current} & \multirow[t]{2}{*}{\(I_{\text {cex }}\)} & \(\mathrm{V}_{\text {OUT }}=50 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0.8 \mathrm{~V}, \mathrm{~V}_{\text {EN }}=2.4 \mathrm{~V}\) & - & <1.0 & 100 & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{V}_{\text {OUT }}=50 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=0.8 \mathrm{~V}\) & - & <1.0 & 100 & \(\mu \mathrm{A}\) \\
\hline Output Sustaining Voltage & \(\mathrm{V}_{\text {CE(sus) }}\) & \(\mathrm{I}_{\text {OUT }}=1.8 \mathrm{~A}, \mathrm{~L}=3.0 \mathrm{mH}\) & 50 & - & - & V \\
\hline \multirow[t]{3}{*}{Output Saturation Voltage} & \multirow[t]{3}{*}{\(\mathrm{V}_{\text {CE(SAT) }}\)} & \(\mathrm{I}_{\mathrm{OUT}}=600 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\mathrm{EN}}=2.4 \mathrm{~V}\) & - & 0.9 & 1.0 & V \\
\hline & & \(\mathrm{I}_{\text {OUT }}=1.0 \mathrm{~A}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\mathrm{EN}}=2.4 \mathrm{~V}\) & - & 1.0 & 1.2 & V \\
\hline & & \(\mathrm{I}_{\mathrm{OUT}}=1.8 \mathrm{~A}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\mathrm{EN}}=2.4 \mathrm{~V}\) & - & 1.3 & 1.6 & V \\
\hline \multirow[t]{2}{*}{Input Voltage} & Logic 1 & \(\mathrm{V}_{\text {IN(1) }}\) or \(\mathrm{V}_{\mathrm{EN}(1)}\) & 2.4 & - & - & V \\
\hline & Logic 0 & \(\mathrm{V}_{\text {IN(0) }}\) or \(\mathrm{V}_{\mathrm{EN}(0)}\) & - & - & 0.8 & V \\
\hline \multirow[t]{2}{*}{Input Current} & Logic 1 &  & - & - & 10 & \(\mu \mathrm{A}\) \\
\hline & Logic 0 & \(\mathrm{V}_{\text {IN(0) }}\) or \(\mathrm{V}_{\mathrm{EN}(0)}=0.8 \mathrm{~V}\) & - & - & -100 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Total Supply Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{\mathrm{cc}}\)} & \begin{tabular}{l}
\[
\mathrm{V}_{\mathrm{IN}}^{*}=\mathrm{V}_{\mathrm{EN}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}
\] \\
Outputs Open
\end{tabular} & - & 14 & 20 & mA \\
\hline & & \(\mathrm{V}_{\text {IN }}{ }^{*}=\mathrm{V}_{\mathrm{EN}}=0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}\) & - & 0.4 & 2.0 & mA \\
\hline \multirow[t]{2}{*}{Clamp Diode Forward Voltage} & \multirow[t]{2}{*}{\(V_{F}\)} & \(\mathrm{I}_{\mathrm{F}}=1.0 \mathrm{~A}\) & - & 1.3 & 1.6 & V \\
\hline & & \(\mathrm{I}_{\mathrm{F}}=1.8 \mathrm{~A}\) & - & 1.6 & 2.0 & V \\
\hline Clamp Diode Leakage Current & \(I_{\text {R }}\) & \(\mathrm{V}_{\mathrm{R}}=50 \mathrm{~V}\) & - & <1.0 & 100 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

Typical Data is for design information only.
*All inputs simultaneously, all other tests are performed with each input tested separately.


TRUTH TABLE
\begin{tabular}{|c|cc|}
\hline ENABLE & \(\mathbf{I N}_{\mathbf{N}}\) & OUT \(_{\mathbf{N}}\) \\
\hline\(H\) & \(H\) & ON \\
- & L & OFF \\
\hline L & X & OFF \\
\hline
\end{tabular}
\(X=\) Don't care.

\section*{TYPICAL APPLICATION \\ (QUAD RELAY DRIVER WITH ZENER FLYBACK)}


\section*{APPLICATIONS INFORMATION}

A typical application is shown for driving four high-current relays, solenoids, or print heads. A Zener diode is used to increase the flyback voltage, providing a much faster inductive load turn-OFF current decay, resulting in faster dropout (reduced relay contact arcing), and improved performance. The maximum Zener voltage, plus the load supply voltage, plus the flyback diode forward voltage must not exceed the device's rated sustaining voltage.

With external control circuitry, the ENABLE input can be used for chopper (PWM) applications. If the ENABLE input is not used, it should be tied high.

All inputs will float high if open circuited.


\section*{2543}

\section*{PROTECTED QUAD POWER DRIVERS \\ }

Providing interface between low-level signal processing circuits and power loads to 240 W , the UDN2543B and UDQ2543B quad power drivers combine NAND logic gates and high-current bipolar outputs. Each of the four independent outputs can sink up to 700 mA in the ON state. The outputs have a minimum breakdown voltage of 60 V and a sustaining voltage of 35 V . The inputs are compatible with most TTL, DTL, LSTTL, and 5 V CMOS and PMOS logic systems.

Over-current protection has been designed into each channel of the UDN/UDQ2543B and typically occurs at 1 A . It protects any one channel from output short circuits with supply voltages up to 25 V . When the maximum output current is reached, that output stage is driven linearly. If the over-current condition continues, that output's thermal limiting will operate, limiting that output's power dissipation. The outputs also include transient suppression diodes for use with inductive loads such as relays, solenoids, or dc stepping motors.

Both devices are supplied in a 16 -pin power DIP of batwing construction to provide for maximum package power dissipation. They are rated for continuous operation over the temperature range of \(-20^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) (UDN2543B) or for use in automotive applications over an extended temperature range as the UDQ2543B.

\section*{FEATURES}

700 mA Output Current per Channel
- Output Voltage to 60 V
- Low Output-Saturation Voltage
- Integral Output Transient-Suppression Diodes
- TTL, CMOS, PMOS, NMOS Compatible Inputs

圈 Independent Over-Current Protection for Each Output
```

ABSOLUTE MAXIMUM RATINGS
at T
Output Voltage, V \OUT . . . . . . . . . . . . . 60 60 V
Over-Current Protected Output Voltage,
V VUT . . . . . . . . . . . . . . . . . . . . . 25 V
Output Current, I IOut . . . . . . . . . . . . 1.0 A*
Supply Voltage, V (cc ................ . 7.0 V
Input Voltage, V}\mp@subsup{V}{IN}{}\mathrm{ or }\mp@subsup{\textrm{V}}{\mathrm{ EN }}{}\cdot···.......... 18 V
Package Power Dissipation,
P
Operating Temperature Range, T
(UDN2543B). . . . . . . . . -20}\mp@subsup{0}{}{\circ}\textrm{C}\mathrm{ to +85'0
(UDQ2543B). . . . . . . . . -40'0}\textrm{C}\mathrm{ to +85'`
Storage Temperature Range,
TS
*Outputs are peak current limited at approximately
1.0 A per driver. See Circuit Description and
Applications for further information.

```

\section*{FUNCTIONAL BLOCK DIAGRAM (1 OF 4 CHANNELS)}



Dwg. No. GP-010B

\section*{2543 \\ PROTECTED QUAD POWER DRVERS}

ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} \mathrm{C}, \mathbf{V}_{\mathbf{C C}}=4.75 \mathrm{~V}\) to 5.25 V
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{3}{|c|}{Limits} \\
\hline & & & Min. & Max. & Units \\
\hline \multirow[t]{2}{*}{Output Leakage Current} & \multirow[t]{2}{*}{\(I_{\text {cex }}\)} & \(\mathrm{V}_{\text {OUT }}=60 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0.8 \mathrm{~V}, \mathrm{~V}_{\text {EN }}=2.0 \mathrm{~V}\) & - & 100 & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{V}_{\text {OUT }}=60 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=2.0 \mathrm{~V}, \mathrm{~V}_{\text {EN }}=0.8 \mathrm{~V}\) & - & 100 & \(\mu \mathrm{A}\) \\
\hline Output Sustaining Voltage & \(\mathrm{V}_{\text {OUT(SUS) }}\) & \(\mathrm{I}_{\text {OUT }}=100 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {EN }}=0.8 \mathrm{~V}\) & 35 & - & V \\
\hline \multirow[t]{3}{*}{Output Saturation Voltage} & \multirow[t]{3}{*}{\(\mathrm{V}_{\text {OUT(SAT) }}\)} & \(\mathrm{I}_{\text {OUT }}=100 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {EN }}=2.0 \mathrm{~V}\) & - & 200 & mV \\
\hline & & \(\mathrm{I}_{\text {OUT }}=400 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {EN }}=2.0 \mathrm{~V}\) & - & 400 & mV \\
\hline & & \(\mathrm{I}_{\text {OUT }}=700 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {EN }}=2.0 \mathrm{~V}\) & - & 600 & mV \\
\hline \multirow[t]{2}{*}{Input Voltage} & Logic 1 & \(V_{\operatorname{IN}(1)}\) or \(\mathrm{V}_{\mathrm{EN}(1)}\) & 2.0 & - & V \\
\hline & Logic 0 & \(\mathrm{V}_{\mathrm{IN}(0)}\) or \(\mathrm{V}_{\mathrm{EN}(0)}\) & - & 0.8 & V \\
\hline \multirow[t]{2}{*}{Input Current} & Logic 1 & \(\mathrm{V}_{\mathrm{IN}(1)}\) or \(\mathrm{V}_{\mathrm{EN}(1)}=2.0 \mathrm{~V}\) & - & 20 & \(\mu \mathrm{A}\) \\
\hline & Logic 0 & \(\mathrm{V}_{\mathrm{IN}(0)}\) or \(\mathrm{V}_{\mathrm{EN}(0)}=0.8 \mathrm{~V}\) & - & -10 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Total Supply Current} & \multirow[t]{2}{*}{\(l_{\text {cc }}\)} & \(\mathrm{l}_{\text {OUT }}=700 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}{ }^{*}=\mathrm{V}_{\mathrm{EN}}=2.0 \mathrm{~V}\) & - & 65 & mA \\
\hline & & Outputs Open, \(\mathrm{V}_{\text {IN }}{ }^{*}=0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=2.0 \mathrm{~V}\) & - & 15 & mA \\
\hline \multirow[t]{2}{*}{Clamp Diode Forward Voltage} & \multirow[t]{2}{*}{\(V_{F}\)} & \(\mathrm{I}_{\mathrm{F}}=1.0 \mathrm{~A}\) & - & 1.6 & V \\
\hline & & \(\mathrm{I}_{\mathrm{F}}=1.5 \mathrm{~A}\) & - & 2.0 & V \\
\hline Clamp Diode Leakage Current & \(I_{\text {R }}\) & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{R}}=60 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{EN}}=2.0 \mathrm{~V}, \\
& \mathrm{D}_{1}+\mathrm{D}_{2} \text { or } \mathrm{D}_{3}+\mathrm{D}_{4}
\end{aligned}
\] & - & 50 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}
* All inputs simultaneously, all other tests are performed with each input tested separately.

TYPICAL OUTPUT BEHAVIOR


\section*{CIRCUIT DESCRIPTION AND APPLICATION}

\section*{INCANDESCENT LAMP DRIVER}

High incandescent lamp turn-ON/in-rush currents can destroy semiconductor lamp drivers and contribute to poor lamp reliability. However, lamps with steady-state current ratings up to 500 mA can be driven with the UDN/UDQ2543B without the need for warming or current-limiting resistors.

When an incandescent lamp is initially turned ON, the cold filament is at minimum resistance and would normally allow a \(10 x\) to \(12 x\) in-rush current. With the UDN/UDQ2543B, during turn-ON, the high in-rush current is sensed by the internal low-value sense resistor. Drive current to the output stage is then diverted by the shunting transistor and the load current is momentarily limited to approximately 1.0 A . During this transition period, the output stage is driven in a linear fashion. During lamp warmup, the filament resistance increases to its maximum value, the output stage goes into saturation and applies full supply voltage to the lamp.

\section*{INDUCTIVE LOAD DRIVER}

Bifilar (unipolar) stepper motors, relays, or solenoids can be driven directly. The internal flyback diodes prevent damage to the output transistors by suppressing the high-voltage spikes which occur when turning OFF an inductive load.

\section*{FAULT CONDITIONS}

In the event of a shorted load, the load current will attempt to increase. As described above, the drive current to the affected output stage is diverted, causing the output stage to go linear, limiting the peak output current to approximately 1 A. As the power dissipation of that output stage increases, a thermal gradient sensing circuit will become operational, further decreasing the drive current to the affected output stage and reducing the output current to a value dependent on supply voltage and load resistance. If the fault condition is corrected, the output stage will return to its normal saturated condition.

Due to the independent operation of the four channels, only a single channel should be shorted at a time. Multiple overload conditions may be tolerated provided rated package power dissipation is not exceeded.

\section*{2544}

\section*{QUAD DARLINGTON POWER DRIVER}


Combining logic gates and high-current bipolar outputs, the UDN2544B quad Darlington power driver provides an interface between low-level logic circuitry and high-power loads. Each of the four outputs can sink up to 1.8 A in the ON state with peak inrush currents to 2.5 A . The four power outputs are each comprised of an open-collector Darlington driver and an internal flyback/clamp diode for switching inductive loads. They feature a minimum breakdown and sustaining voltage of 50 V . The logic inputs are compatible with TTL and 5 V CMOS logic systems.

This device is particularly well-suited for unipolar stepper motor drive applications. With complementary control inputs and an active-low ENABLE, the UDN2544B makes it easy to implement full stepping of a stepper motor with only two microcontroller/microprocessor control lines. Other typical applications include relay or solenoid driving and incandescent or LED lamp driving.

The UDN2544B is supplied in a 16 -pin batwing power DIP. The batwing construction provides for maximum package power dissipation in a standard DIP construction. At \(25^{\circ} \mathrm{C}\), and with only 1 sq . in. of copper foil at the ground tabs, the package is capable of safely dissipating 3.8 W .

\section*{FEATURES}
- 1.8 A Continuous Output Current
- Output Voltage to 50 V
- Inputs Configured for Unipolar Stepper Motors
- Active-Low Output Enable
- TTL and 5 V CMOS Compatible Inputs
- Integral Transient-Suppression Diodes

\section*{2544 \\ QUAD DARLINGTON POWER DRIVER}

ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} C, T_{J} \leq 150^{\circ} \mathrm{C}, \mathbf{V}_{\mathbf{C C}}=4.75 \mathrm{~V}\) to 5.25 V .
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Units} \\
\hline & & & Min. & Typ. & Max. & \\
\hline Output Leakage Current & \(\mathrm{I}_{\text {CEX }}\) & \(\mathrm{V}_{\text {OUT }}=50 \mathrm{~V}\) & - & <1.0 & 100 & \(\mu \mathrm{A}\) \\
\hline Output Sustaining Voltage & \(\mathrm{V}_{\text {CE(sus) }}\) & \(\mathrm{I}_{\text {OUT }}=1.8 \mathrm{~A}, \mathrm{~L}=3.0 \mathrm{mH}\) & 50 & - & - & V \\
\hline \multirow[t]{3}{*}{Output Saturation Voltage} & \multirow[t]{3}{*}{\(\mathrm{V}_{\text {CE(SAT) }}\)} & \(\mathrm{I}_{\text {OUT }}=600 \mathrm{~mA}\) & - & 0.9 & 1.0 & V \\
\hline & & \(\mathrm{I}_{\text {OUT }}=1.0 \mathrm{~A}\) & - & 1.0 & 1.2 & V \\
\hline & & \(\mathrm{I}_{\text {OUT }}=1.8 \mathrm{~A}\) & - & 1.3 & 1.6 & V \\
\hline \multirow[t]{2}{*}{Input Voltage} & Logic 1 & \(\mathrm{V}_{\operatorname{IN}(1) \text { or }} \mathrm{V}_{\mathrm{EN}(1)}\) & 2.4 & - & - & V \\
\hline & Logic 0 & \(\mathrm{V}_{\text {IN(0) or }} \mathrm{V}_{\mathrm{EN}(0)}\) & - & - & 0.8 & V \\
\hline \multirow[t]{2}{*}{Input Current} & Logic 1 & \(\mathrm{V}_{\mathrm{IN}(1) \text { or }} \mathrm{V}_{\mathrm{EN}(1)}=2.4 \mathrm{~V}\) & - & - & 10 & \(\mu \mathrm{A}\) \\
\hline & Logic 0 & \(\mathrm{V}_{\mathrm{IN}(0) \text { or }} \mathrm{V}_{\mathrm{EN}(0)}=0.8 \mathrm{~V}\) & - & - & -100 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Total Supply Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{\mathrm{Cc}}\)} & All Outputs ON, Outputs Open & - & 14 & 20 & mA \\
\hline & & All Outputs OFF & - & 0.4 & 2.0 & mA \\
\hline \multirow[t]{2}{*}{Clamp Diode Forward Voltage} & \multirow[t]{2}{*}{\(V_{F}\)} & \(I_{F}=1.0 \mathrm{~A}\) & - & 1.3 & 1.6 & V \\
\hline & & \(\mathrm{I}_{\mathrm{F}}=1.8 \mathrm{~A}\) & - & 1.6 & 2.0 & V \\
\hline Clamp Diode Leakage Current & \(\mathrm{I}_{\mathrm{R}}\) & \(\mathrm{V}_{\mathrm{R}}=50 \mathrm{~V}\) & - & < 1.0 & 100 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

Typical Data is for design information only

TRUTH TABLE
\begin{tabular}{|c|cc|cc|cc|cc|}
\hline ENABLE & \(\mathrm{IN}_{1}\) & OUT \(_{1}\) & \(\mathrm{IN}_{2}\) & \(\mathrm{OUT}_{2}\) & \(\mathrm{IN}_{3}\) & \(\mathrm{OUT}_{3}\) & \(\mathrm{IN}_{4}\) & OUT \(_{4}\) \\
\hline L & H & ON & H & OFF & H & OFF & H & ON \\
& L & OFF & L & ON & L & ON & L & OFF \\
\hline H & X & OFF & X & OFF & X & OFF & X & OFF \\
\hline
\end{tabular}

\footnotetext{
X = Don't care
}


\section*{QUAD DARLINGTON POWER DRIVER}

\section*{TYPICAL APPLICATION}
(UNIPOLAR STEPPER MOTOR WITH ZENER FLYBACK)


TRUTH TABLE
\begin{tabular}{|cc|cccc|}
\hline \multicolumn{2}{|c|}{ INPUTS } & \multicolumn{4}{c|}{ WINDINGS } \\
\(\mathbf{1 / 2}\) & \(\mathbf{3 / 4}\) & A & B & C & D \\
\hline L & H & ON & ON & OFF & OFF \\
L & L & OFF & ON & ON & OFF \\
H & L & OFF & OFF & ON & ON \\
H & H & ON & OFF & OFF & ON \\
\hline
\end{tabular}


\section*{APPLICATIONS INFORMATION}

A typical application is shown driving a four-phase unipolar stepper motor. Note that with the complimentary control inputs, only two logic signals are needed to drive the motor in the two-phase format. The two phase drive format illustrated, energizes two adjacent phases in each detent position ( \(\mathrm{AB}, \mathrm{BC}, \mathrm{CD}, \mathrm{DA}\) ) to provide an improved torque-speed product and greater detent torque.

A Zener diode can be used to increase the flyback voltage. The increased flyback voltage gives a much faster inductive load turn-OFF current decay resulting in improved motor performance. The maximum Zener voltage, plus the load supply voltage, plus the flyback diode forward voltage must not exceed the device's rated sustaining voltage.

With external control circuitry, the ENABLE input (active low) can be used for chopper (PWM) applications. If the ENABLE input is not used, it should be tied low.

All inputs will float high if open circuited.

\section*{2547}

\section*{PROTECTED QUAD POWER DRIVERS}

\section*{UDN/UDQ2547B}


Dwg. No. PP-018

> ABSOLUTE MAXIMUM RATINGS at \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
> Output Voltage, \(\mathrm{V}_{\text {Out }} \ldots \ldots . .\). Over-Current Protected Output Voltage,
> \(\mathrm{V}_{\text {OUT }}\). . . . . . . . . . . . . . . . . . . . . . 25 V
> Output Current, \(\mathrm{I}_{\text {OUT }}\). . . . . . . . . . . . . . 1.3 A*
> FAULT Output Voltage, \(\mathrm{V}_{\mathrm{F}} \ldots \ldots . .\).
> Supply Voltage, \(\mathrm{V}_{\mathrm{CC}} \ldots \ldots .\).
> Input Voltage, \(\mathrm{V}_{\mathrm{IN}}\) or \(\mathrm{V}_{\mathrm{EN}} \ldots \ldots . .\). . . . . 7.0 V
> Package Power Dissipation,
> \(P_{D}\). . . . . . . . . . . . . . . . . . . . See Graph
> Operating Temperature Range, \(\mathrm{T}_{\mathrm{A}}\)
> Prefix 'UDK' . . . . . . . . \(-40^{\circ} \mathrm{C}\) to \(+\mathbf{1 2 5}^{\circ} \mathrm{C}\)
> Prefix 'UDN' . . . . . . . . . \(-20^{\circ} \mathrm{C}\) to \(+\mathbf{8 5}{ }^{\circ} \mathrm{C}\)
> Prefix 'UDQ' . . . . . . . . - \(40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
> Storage Temperature Range,
> \(\mathrm{T}_{\mathrm{S}} \ldots \ldots . . . . . . . \operatorname{-55}^{\circ} \mathrm{C}\) to \(+\mathbf{1 5 0}^{\circ} \mathrm{C}\)
*Outputs are current limited at approximately 1.3 A per driver and junction temperature limited if current in excess of 1.3 A is attempted.
See Circuit Description and Application for further information.

Providing interface between low-level signal processing circuits and power loads, the UDN2547B and UDN2547EB quad power drivers combine logic gates and high-current bipolar outputs with complete output protection. Each of the four outputs will sink 600 mA in the ON state. The outputs have a minimum breakdown voltage of 60 V and a sustaining voltage of 40 V . The inputs are compatible with TTL and 5 V CMOS logic systems and include internal pull-down resistors to ensure that the outputs remain OFF if the inputs are open-circuited.

Over-current protection for each channel has been designed into these devices and is activated at approximately 1.3 A. It protects each output from short circuits with supply voltages up to 25 V . When a maximum driver output current is reached, that output drive is reduced linearly, maintaining a constant load current. If the over-current or short circuit condition continues, each channel has an independent thermal limit circuit which will sense the rise in junction temperature and turn OFF the individual channel that is at fault. Foldback circuitry decreases the output current if excessive voltage is present across the output and assists in keeping the device within its SOA (safe operating area).

Each output also includes diagnostics for increased device protection. If any output is shorted or opened, the diagnostics can signal the controlling circuitry through a common FAULT pin.

The UDN2547B/EB can be used to drive various resistive loads including incandescent lamps (without warming or limiting resistors). With the addition of external output clamp diodes, the UDN2547B/EB can be used to drive inductive loads such as relays, solenoids, or dc stepping motors.

The UDN2547B is a 16-lead power DIP while the UDN2547EB is a 28 -lead power PLCC for surface-mount applications. Both packages are of batwing construction to provide for maximum package power dissipation. They are rated for continuous operation over the temperature range of \(-20^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\). Similar devices for use in automotive applications, or over an extended temperature range, are available as the UDQ2547B and UDK2547EB.

\section*{FEATURES}
- 600 mA Output Current per Channel
- Independent Over-Current Protection for Each Driver
- Independent Thermal Protection for Each Driver
- Output Voltage to 60 V
- Output SOA Protection
- Low Output-Saturation Voltage
- TTL and 5 V CMOS Compatible Inputs
- Diagnostic FAULT Output

Always order by complete part number, e.g.,
UDN2547B

\section*{2547 \\ PROTECTED QUAD POWER DRIVERS}


Dwg. No. GP-010B

\section*{UDK/UDN2547EB}


```

2547
PROTECTED QUAD POWER DRIVERS

```

ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} C, V_{C C}=4.75 \mathrm{~V}\) to 5.5 V
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{4}{|c|}{Limits} \\
\hline & & & Min. & Typ. & Max. & Units \\
\hline \multirow[t]{2}{*}{Output Leakage Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{\text {OUT }}\)} & \(\mathrm{V}_{\text {OUT }}=60 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0.8 \mathrm{~V}, \mathrm{~V}_{\text {EN }}=2.0 \mathrm{~V}\) & - & 30 & 100 & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{V}_{\text {OUT }}=60 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=0.8 \mathrm{~V}\) & - & 30 & 100 & \(\mu \mathrm{A}\) \\
\hline Output Sustaining Voltage & \(\mathrm{V}_{\text {OUT(SUS }}\) & \(\mathrm{I}_{\text {OUT }}=100 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\) Open & 40 & - & - & V \\
\hline \multirow[t]{3}{*}{Output Saturation Voltage} & \multirow[t]{3}{*}{\(\mathrm{V}_{\text {OUT(SAT) }}\)} & \(\mathrm{I}_{\text {OUT }}=400 \mathrm{~mA}\) & - & - & 300 & mV \\
\hline & & \(\mathrm{I}_{\text {OUT }}=500 \mathrm{~mA}\) & - & - & 400 & mV \\
\hline & & \(\mathrm{I}_{\text {OUT }}=600 \mathrm{~mA}\) & - & - & 550 & mV \\
\hline Over-Current Limit & Iout & 5 ms PulseTest, \(\mathrm{V}_{\text {OUT }}=5.0 \mathrm{~V}\) & - & 1.3 & 1.7 & A \\
\hline \multirow[t]{2}{*}{Input Voltage} & Logic 1 & \(\mathrm{V}_{\mathrm{IN}(1)}\) or \(\mathrm{V}_{\mathrm{EN}(1)}\) & 2.0 & - & - & V \\
\hline & Logic 0 & \(\mathrm{V}_{\operatorname{IN}(0)}\) or \(\mathrm{V}_{\mathrm{EN}(0)}\) & - & - & 0.8 & V \\
\hline \multirow[t]{2}{*}{Input Current} & Logic 1 & \(\mathrm{V}_{\operatorname{IN}(1)}\) or \(\mathrm{V}_{\mathrm{EN}(1)}=2.0 \mathrm{~V}\) & - & - & 60 & \(\mu \mathrm{A}\) \\
\hline & Logic 0 & \(\mathrm{V}_{\operatorname{IN}(0)}\) or \(\mathrm{V}_{\mathrm{EN}(0)}=0.8 \mathrm{~V}\) & 10 & - & - & \(\mu \mathrm{A}\) \\
\hline Fault Output Leakage Current & \(\mathrm{I}_{F}\) & \(\mathrm{V}_{\mathrm{F}}=40 \mathrm{~V}\) & - & <1.0 & 2.0 & \(\mu \mathrm{A}\) \\
\hline Fault Output Current & \(\mathrm{I}_{\mathrm{F}}\) & \(\mathrm{V}_{\mathrm{F}}=40 \mathrm{~V}\), Driver Outputs Open, \(\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=2.0 \mathrm{~V}\) & 40 & 60 & 80 & \(\mu \mathrm{A}\) \\
\hline Fault Output Saturation Voltage & \(\mathrm{V}_{\mathrm{F}(\mathrm{SAT})}\) & \(\mathrm{I}_{\mathrm{F}}=30 \mu \mathrm{~A}\) & - & 0.1 & 0.4 & V \\
\hline \multirow[t]{2}{*}{Total Supply Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{\text {cc }}\)} & All Outputs ON & - & 45 & 50 & mA \\
\hline & & All Outputs OFF & - & 6.0 & 10 & mA \\
\hline Thermal Shutdown & \(\mathrm{T}_{J}\) & & - & 165 & - & \({ }^{\circ} \mathrm{C}\) \\
\hline Thermal Hysteresis & \(\mathrm{T}_{\text {J }}\) & & - & 15 & - & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

Typical Data is for design information only.

\section*{TRUTH TABLE}
\begin{tabular}{|l|cc|c|c|}
\hline STATUS & IN \(_{\text {N }}\) & ENABLE & OUT \(_{\text {N }}\) & FAULT \\
\hline Normal Load & H & H & L & H \\
& L & H & H & H \\
& X & L & H & H \\
\hline \begin{tabular}{l} 
Over-Current or \\
Short to Supply
\end{tabular} & H & H & R & L \\
\hline Thermal Fault & H & H & H & L \\
\hline \begin{tabular}{l} 
Open Load or \\
Short to Ground
\end{tabular} & L & H & L & L \\
\hline
\end{tabular}
\(X=\) Don't care.
\(R=\) Linear drive, current limited.

\section*{CIRCUIT DESCRIPTION AND APPLICATION}

The UDN2547B or UDN2547EB monitors its outputs for open or shorted conditions. Both conditions are sensed by comparing the input and output states. Note that the FAULT output is operational only if the ENABLE input is high. When a fault condition is sensed, the FAULT output will go to a low state. An external FAULT output filter capacitor is recommended to eliminate erroneous switching.

\section*{INCANDESCENT LAMP DRIVER}

High incandescent lamp turn-ON/in-rush currents can contribute to poor lamp reliability and destroy semiconductor lamp drivers. Warming or current-limiting resistors protect both driver and lamp but use significant power either when the lamp is OFF or when the lamp is ON, respectively. Lamps with steady-state current ratings up to 600 mA can be driven by the UDN2547B/EB without the need for warming or current-limiting resistors.

When an incandescent lamp is initially turned ON, the cold filament is at minimum resistance and would normally allow a \(10 x\) to \(12 x\) in-rush current. With the UDN2547B/EB drivers, during turn-ON, the high in-rush current is sensed by the internal low-value sense resistor, drive current to the output stage is diverted by the shunting transistor, and the load current is limited to approximately 1.3 A. During this short transition period, the ouput driver is driven in a linear fashion. During lamp warmup, the filament resistance increases to its maximum value, the output driver goes into saturation and applies maximum rated voltage to the lamp.

\section*{INDUCTIVE LOAD DRIVER}

With the addition of external clamp diodes, bifilar (unipolar) stepper motors and other inductive loads can be driven directly. The external diodes prevent damage to the output transistors by suppressing the highvoltage spikes which occur when turning OFF an inductive load.

\section*{OVER-CURRENT CONDITIONS}

In the event of a shorted load, or stalled motor, the load current will attempt to increase. As described above, the drive current to the affected output stage is linearly reduced (limiting the load current to about 1.3 A), causing the output stage to go linear. As the junction temperature of the output stage increases, the thermal shutdown circuit will shut OFF the affected output. If the fault condition is corrected, the output driver will return to its normal saturated condition.

\section*{2549}

\section*{PROTECTED QUAD POWER DRIVERS}

Providing improved output current limiting, the UDN2549B and UDN2549EB quad power drivers combine NAND logic gates and highcurrent bipolar outputs with complete output protection. Each of the four outputs will sink 600 mA in the ON state. The outputs have a minimum breakdown voltage of 60 V and a sustaining voltage of 40 V . The inputs are compatible with TTL and 5 V CMOS logic systems.

Over-current protection for each channel has been designed into these devices and is activated at approximately 1 A . It protects each output from short circuits with supply voltages up to 25 V . When an output current trip point is reached, that output stage is driven linearly resulting in a reduced output current level. If an over-current or short circuit condition continues, the thermal limiting circuits will first sense the rise in junction temperature and then the rise in chip temperature, further decreasing the output current. Under worst-case conditions, the UDN2549B/EB will tolerate short-circuits on all outputs, simultaneously.

These devices can be used to drive various loads including incandescent lamps (without warming or limiting resistors) or inductive loads such as relays, solenoids, or dc stepping motors.

The UDN2549B is a 16-pin power DIP while the UDN2549EB is a 28-lead power PLCC for surface-mount applications. Both packages are of batwing construction to provide for maximum package power dissipation. They are rated for continuous operation over the temperature range of \(-20^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\). Similar devices for use in automotive applications, or over an extended temperature range, are available as the UDK or UDQ2549B and UDK or UDQ2549EB.

\section*{FEATURES}

■ 600 mA Output Current per Channel
- Independent Over-Current Protection for Each Driver
- Thermal Protection for Device and Each Driver
- Output Voltage to 60 V
- Low Output-Saturation Voltage
- Integral Output Flyback Diodes
- TTL and 5 V CMOS Compatible Inputs
- Pin-Compatible With UDN2543B/EB

Always order by complete part number:
\begin{tabular}{|l|l|}
\hline Part Number & Package \\
\hline UDN2549B & 16 -Pin DIP \\
\hline UDN2549EB & 28 -Lead PLCC \\
\hline
\end{tabular}

\section*{2549 \\ PROTECTED QUAD POWER DRIVERS}


\section*{2549 \\ PROTECTED QUAD POWER DRIVERS}

ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} C, V_{C C}=4.75 \mathrm{~V}\) to 5.25 V
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{4}{|c|}{Limits} \\
\hline & & & Min. & Typ. & Max. & Units \\
\hline \multirow[t]{2}{*}{Output Leakage Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{\text {cex }}\)} & \(\mathrm{V}_{\text {OUT }}=60 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0.8 \mathrm{~V}, \mathrm{~V}_{\text {EN }}=2.0 \mathrm{~V}\) & - & <1.0 & 100 & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{V}_{\text {OUT }}=60 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=0.8 \mathrm{~V}\) & - & <1.0 & 100 & \(\mu \mathrm{A}\) \\
\hline Output Sustaining Voltage & \(\mathrm{V}_{\text {OUt(Sus) }}\) & \(\mathrm{I}_{\text {OUT }}=100 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{EN}}=0.8 \mathrm{~V}\) & 40 & - & - & V \\
\hline \multirow[t]{3}{*}{Output Saturation Voltage} & \multirow[t]{3}{*}{\(\mathrm{V}_{\text {OUT(SAT) }}\)} & \(\mathrm{l}_{\text {OUT }}=100 \mathrm{~mA}\) & - & - & 200 & mV \\
\hline & & \(\mathrm{I}_{\text {OUT }}=400 \mathrm{~mA}\) & - & - & 400 & mV \\
\hline & & \(\mathrm{I}_{\text {OUT }}=600 \mathrm{~mA}\) & - & - & 600 & mV \\
\hline Over-Current Trip & \(\mathrm{I}_{\text {TRIP }}\) & & - & 1.0 & - & A \\
\hline \multirow[t]{2}{*}{Input Voltage} & Logic 1 & \(\mathrm{V}_{\operatorname{IN}(1)}\) or \(\mathrm{V}_{\mathrm{EN}(1)}\) & 2.0 & - & - & V \\
\hline & Logic 0 & \(\mathrm{V}_{\mathrm{IN}(0)}\) or \(\mathrm{V}_{\mathrm{EN}(0)}\) & - & - & 0.8 & V \\
\hline \multirow[t]{2}{*}{Input Current} & Logic 1 & \(\mathrm{V}_{\operatorname{IN}(1)}\) or \(\mathrm{V}_{\mathrm{EN}(1)}=2.0 \mathrm{~V}\) & - & - & 10 & \(\mu \mathrm{A}\) \\
\hline & Logic 0 & \(\mathrm{V}_{\operatorname{IN}(0)}\) or \(\mathrm{V}_{\mathrm{EN}(0)}=0.8 \mathrm{~V}\) & - & - & -10 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Total Supply Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{\mathrm{cc}}\)} & \(\mathrm{I}_{\text {OUT }}=600 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}^{*}=\mathrm{V}_{\mathrm{EN}}=2.0 \mathrm{~V}\) & - & - & 65 & mA \\
\hline & & All Outputs OFF & - & - & 15 & mA \\
\hline Clamp Diode Forward Voltage & \(V_{\text {F }}\) & \(\mathrm{I}_{\mathrm{F}}=1.0 \mathrm{~A}\) & - & - & 1.7 & V \\
\hline Clamp Diode Leakage Current & \(\mathrm{I}_{\text {R }}\) & \(\mathrm{V}_{\mathrm{R}}=60 \mathrm{~V}, \mathrm{D}_{1}+\mathrm{D}_{2}\) or \(\mathrm{D}_{3}+\mathrm{D}_{4}\) & - & - & 50 & \(\mu \mathrm{A}\) \\
\hline Thermal Limit & \(\mathrm{T}_{\mathrm{J}}\) & & - & 165 & - & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

\footnotetext{
Typical Data is for design information only.
}
* All inputs simultaneously, all other tests are performed with each input tested separately.

TYPICAL OUTPUT CHARACTERISTIC


\section*{TYPICAL OUTPUT BEHAVIOR}


\section*{CIRCUIT DESCRIPTION AND APPLICATION}

\section*{INCANDESCENT LAMP DRIVER}

High incandescent lamp turn-ON/in-rush currents can contribute to poor lamp reliability and destroy semiconductor lamp drivers. Warming or current-limiting resistors protect both driver and lamp but use significant power either when the lamp is OFF or when the lamp is ON, respectively. Lamps with steady-state current ratings up to 600 mA can be driven by the UDN2549B/EB without the need for warming or current-limiting resistors.

When an incandescent lamp is initially turned ON, the cold filament is at minimum resistance and would normally allow a 10 x to 12 x in-rush current. With the UDN2549B/EB drivers, during turn-ON, the high inrush current is sensed by the internal low-value sense resistor. Drive current to the output stage is then diverted by the shunting transistor, and the load current is momentarily limited to approximately 1.0 A . During this short transition period, the output current is reduced to a value dependent on supply voltage and filament resistance. During lamp warmup, the filament resistance increases to its maximum value, the output stage goes into saturation and applies maximum rated voltage to the lamp.

\section*{INDUCTIVE LOAD DRIVER}

Bifilar (unipolar) stepper motors, relays, or solenoids can be driven directly. The internal flyback diodes prevent damage to the output transistors by suppressing the high-voltage spikes which occur when turning OFF an inductive load.

\section*{FAULT CONDITIONS}

In the event of a shorted load, the load current will attempt to increase. As described above, the drive current to the affected output stage is reduced, causing the output stage to go linear, limiting the peak output current to approximately 1 A. As the power dissipation of that output stage increases, a thermal gradient sensing circuit will become operational, further decreasing the drive current to the affected output stage and reducing the output current to a value dependent on supply voltage and load resistance.

Continuous or multiple overload conditions causing the chip temperature to reach approximately \(165^{\circ} \mathrm{C}\) will result in an additional reduction in output current to maintain a safe level.

If the fault condition is corrected, the output stage will return to its normal saturated condition.

\section*{8-CHANNEL SOURCE DRIVERS}

This versatile family of integrated circuits will work with many combinations of logic- and load-voltage levels, meeting interface requirements beyond the capabilities of standard logic buffers. Series UDN2580A/LW source drivers can drive incandescent, LED, or vacuum fluorescent displays. Internal transient-suppression diodes permit the drivers to be used with inductive loads such as relays, solenoids, dc and stepping motors, and magnetic print hammers.

The Type UDN2580A and UDN2580LW are high-current source drivers used to switch the ground ends of loads that are directly connected to a - 50 V supply. Typical loads are telephone relays, PIN diodes, and LEDs.

The UDN2585A and UDN2585LW are drivers designed for applications requiring low output saturation voltages. Typical loads are low-voltage LEDs and incandescent displays. The eight non-Darlington, 25 V outputs will simultaneously sustain continuous load currents of -120 mA at ambient temperatures to \(+70^{\circ} \mathrm{C}\).

The UDN2588A has separate logic and driver supply lines. Its eight drivers can serve as an interface between positive logic (TTL, CMOS, PMOS) or negative logic (NMOS) and either negative or split-load supplies to -45 V. Selected devices (UDN2588A-1) may be operated to -65 V .

These drivers are packaged in plastic DIPs (suffix A) or surfacemountable wide-body SOICs (suffix LW), and are rated for operation over the temperature range of \(-20^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\).

\section*{FEATURES}
- TTL, CMOS, PMOS, NMOS Compatible
- High Output Current Rating
- Internal Transient Suppression

■ Efficient Input/Output Structure
Not the UDN2580/85A (dual in-line pack ages) and UDN2580/85LW (small-outline IC packages) are electrically identical and share a common pin number assignment.

\section*{SERIES 2580}

8-CHANNEL SOURCE DRIVERS

\section*{ABSOLUTE MAXIMUM RATINGS}
at \(25^{\circ} \mathbf{C}\) Free-Air Temperature for any one driver (unless otherwise noted)
\begin{tabular}{|l|c|c|c|c|}
\hline & UDN2580A/LW & UDN2585A/LW & UDN2588A & UDN2588A-1 \\
\hline Output Voltage, \(\mathrm{V}_{\text {CE }}\) & 50 V & 25 V & 50 V & 80 V \\
Supply Voltage, \(\mathrm{V}_{\mathrm{S}}\) (ref. sub.) & 50 V & 25 V & 50 V & 80 V \\
Supply Voltage, \(\mathrm{V}_{\mathrm{C}}\) (ref. sub.) & - & - & 50 V & 80 V \\
Input Voltage, \(\mathrm{V}_{\text {IN }}\) (ref. \(\mathrm{V}_{\mathrm{S}}\) ) & -30 V & -20 V & -30 V & -30 V \\
Total Output Current, ( ( \(\mathrm{I}_{\mathrm{C}}+\mathrm{I}_{\mathrm{S}}\) ) & -500 mA & -250 mA & -500 mA & -500 mA \\
Substrate Current \(\mathrm{I}_{\text {SUB }}\) & 3.0 A & 2.0 A & 3.0 A & 3.0 A \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline Package Power Dissipation, \(\mathrm{P}_{\mathrm{D}}\) (single output) (total package) & \[
\begin{aligned}
& \ldots . .1 .0 \mathrm{~W} \\
& \text { See Graph }
\end{aligned}
\] \\
\hline Operating Temperature Range, \(\mathrm{T}_{\mathrm{A}}\) & \(-20^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
\hline Storage Temperature Range, \(T_{S}\) & \(-55^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}


\section*{SERIES 2580 \\ 8-CHANNEL SOURCE DRIVERS}

For simplification, these devices are characterized on the following pages with specific voltages for inputs, logic supply \(\left(\mathrm{V}_{\mathrm{S}}\right)\), load supply \(\left(\mathrm{V}_{\mathrm{EE}}\right)\), and collector supply ( \(\mathrm{V}_{\mathrm{cc}}\) ). Typical use of the UDN2580A/LW is with negative referenced logic. The more common application of the UDN2585A/LW, UDN2588A, and UDN2588A-1 is with positive referenced logic supplies. In application, the devices are capable of operation over a wide range of logic and supply voltage levels:

TYPICAL OPERATING VOLTAGES
\begin{tabular}{|c|c|c|c|c|c|}
\hline \(\mathrm{V}_{\mathrm{s}}\) & \(\mathrm{V}_{\text {IN(ON })}\) & \(\mathrm{V}_{\text {IN(OFF) }}\) & \(\mathrm{V}_{\mathrm{cc}}\) & \(\mathrm{V}_{\text {EE(MAX) }}\) & Device Type \\
\hline \multirow[t]{2}{*}{0 V} & \multirow[t]{2}{*}{-15 V to -3.6 V} & \multirow[t]{2}{*}{-0.5 V to 0 V} & \multirow[t]{2}{*}{NA} & -25 V & UDN2585A/LW \\
\hline & & & & -50 V & UDN2580A/LW \\
\hline \multirow[t]{4}{*}{+5 V} & \multirow[t]{4}{*}{0 V to +1.4 V} & \multirow[t]{4}{*}{+4.5 V to +5 V} & \multirow[t]{2}{*}{NA} & -20 V & UDN2585A/LW \\
\hline & & & & -45 V & UDN2580A/LW \\
\hline & & & \multirow[t]{2}{*}{5 V} & -45 V & UDN2588A \\
\hline & & & & -75 V & UDN2588A-1 \\
\hline \multirow[t]{4}{*}{+12 V} & \multirow[t]{4}{*}{0 V to +8.4 V} & \multirow[t]{4}{*}{+11.5 V to +12 V} & \multirow[t]{2}{*}{NA} & -13 V & UDN2585A/LW \\
\hline & & & & -38 V & UDN2580A/LW \\
\hline & & & \multirow[t]{2}{*}{12 V} & -38 V & UDN2588A \\
\hline & & & & -68 V & UDN2588A-1 \\
\hline \multirow[t]{4}{*}{\(+15 \mathrm{~V}\)} & \multirow[t]{4}{*}{0 V to +11.4V} & \multirow[t]{4}{*}{+14.5 V to +15 V} & \multirow[t]{2}{*}{NA} & -10V & UDN2585A/LW \\
\hline & & & & -35 V & UDN2580A/LW \\
\hline & & & \multirow[t]{2}{*}{15 V} & -35 V & UDN2588A \\
\hline & & & & -65 V & UDN2588A-1 \\
\hline
\end{tabular}

NOTE: The substrate must be tied to the most negative point in the external circuit to maintain isolation between drivers and to provide for normal circuit operation.

\section*{SERTES 2580 \\ 8-CHANNEL SOURCE DRIVERS}

UDN2580A and UDN2580LW
ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} C, V_{S}=0 \mathrm{~V}, \mathrm{~V}_{\text {EE }}=\mathbf{- 4 5} \mathrm{V}\) (unless otherwise noted).
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{3}{|c|}{Limits} \\
\hline & & & Min. & Max. & Units \\
\hline \multirow[t]{2}{*}{Output Leakage Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{\text {cex }}\)} & \(\mathrm{V}_{\text {IN }}=-0.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=\mathrm{V}_{\text {EE }}=-50 \mathrm{~V}\) & - & 50 & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{V}_{\text {IN }}=-0.4 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=\mathrm{V}_{\text {EE }}=-50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\) & - & 100 & \(\mu \mathrm{A}\) \\
\hline Output Sustaining Voltage & \(\mathrm{V}_{\text {CE(SUS) }}\) & \(\mathrm{V}_{\text {IN }}=-0.4 \mathrm{~V}, \mathrm{l}_{\text {OUT }}=-25 \mathrm{~mA}\), Note 1 & 35 & - & V \\
\hline \multirow[t]{3}{*}{Output Saturation} & \multirow[t]{3}{*}{\(\mathrm{V}_{\text {CEISAT }}\)} & \(\mathrm{V}_{\text {IN }}=-2.4 \mathrm{~V}, \mathrm{l}_{\text {OUT }}=-100 \mathrm{~mA}\) & - & 1.8 & V \\
\hline & & \(\mathrm{V}_{\text {IN }}=-3.0 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=-225 \mathrm{~mA}\) & - & 1.9 & V \\
\hline & & \(\mathrm{V}_{\text {IN }}=-3.6 \mathrm{~V}, \mathrm{l}_{\text {OUT }}=-350 \mathrm{~mA}\) & - & 2.0 & V \\
\hline \multirow[t]{3}{*}{Input Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{\text {IN(ON) }}\)} & \(\mathrm{V}_{\text {IN }}=-3.6 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=-350 \mathrm{~mA}\) & - & -500 & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{V}_{\text {IN }}=-15 \mathrm{~V}, \mathrm{l}_{\text {OUT }}=-350 \mathrm{~mA}\) & - & -2.1 & mA \\
\hline & \(\mathrm{I}_{\text {IN(OFF) }}\) & \(\mathrm{I}_{\text {Out }}=-500 \mu \mathrm{~A}, \mathrm{~T}_{A}=70^{\circ} \mathrm{C}\), Note 3 & -50 & - & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{4}{*}{Input Voltage} & \multirow[t]{3}{*}{\(\mathrm{V}_{\text {IN(ON) }}\)} & \(\mathrm{l}_{\text {Out }}=-100 \mathrm{~mA}, \mathrm{~V}_{\text {CE }} 1.8 \mathrm{~V}\), Note 4 & - & -2.4 & V \\
\hline & & \(\mathrm{l}_{\text {Out }}=-225 \mathrm{~mA}, \mathrm{~V}_{\text {CE }} 1.9 \mathrm{~V}\), Note 4 & - & -3.0 & V \\
\hline & & \(\mathrm{l}_{\text {OUT }}=-350 \mathrm{~mA}, \mathrm{~V}_{\text {CE }} 2.0 \mathrm{~V}\), Note 4 & - & -3.6 & V \\
\hline & \(\mathrm{V}_{\text {In(OFF) }}\) & \(\mathrm{l}_{\text {OUT }}=-500 \mu \mathrm{~A}, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\) & -0.2 & - & V \\
\hline Clamp Diode Leakage Current & \(I_{\text {R }}\) & \(\mathrm{V}_{\mathrm{R}}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\) & - & 50 & \(\mu \mathrm{A}\) \\
\hline Clamp Diode Forward Voltage & \(\mathrm{V}_{\mathrm{F}}\) & \(\mathrm{I}_{\mathrm{F}}=350 \mathrm{~mA}\) & - & 2.0 & V \\
\hline Input Capacitance & \(\mathrm{C}_{\text {IN }}\) & & - & 25 & pF \\
\hline Turn-On Delay & \(\mathrm{t}_{\text {PHL }}\) & \(0.5 \mathrm{E}_{\text {IN }}\) to \(0.5 \mathrm{E}_{\text {OUT }}\) & - & 5.0 & \(\mu \mathrm{s}\) \\
\hline Turn-Off Delay & \(\mathrm{t}_{\text {PLH }}\) & \(0.5 \mathrm{E}_{\text {IN }}\) to \(0.5 \mathrm{E}_{\text {OUT }}\) & - & 5.0 & \(\mu \mathrm{s}\) \\
\hline
\end{tabular}

NOTES: 1. Pulsed test, \(t_{p} 300 \mu \mathrm{~s}\), duty cycle \(2 \%\).
2. Negative current is defined as coming out of the specified device pin.
3. The \(\mathrm{I}_{\mathrm{IN(OFF)}}\) current limit guarantees against partial turn-on of the output.
4. The \(\mathrm{V}_{\operatorname{IN}(\mathrm{ON})}\) voltage limit guarantees a minimum output source current per the specified conditions.
5. The substrate must always be tied to the most negative point and must be at least 4.0 V below \(V_{S}\).

PARTIAL SCHEMATIC


\section*{SERIES 2580 \\ S-CHANNEL SOURCE DRIVERS}

UDN2585A AND UDN2585LW
ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} C, V_{S}=0 \mathrm{~V}, \mathbf{V}_{\text {EE }}=-20 \mathrm{~V}\) (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{3}{|c|}{Limits} \\
\hline & & & Min. & Max. & Units \\
\hline \multirow[t]{2}{*}{Output Leakage Current} & \multirow[t]{2}{*}{\(I_{\text {CEX }}\)} & \(\mathrm{V}_{\text {IN }}=-0.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=\mathrm{V}_{\mathrm{EE}}=-25 \mathrm{~V}\) & - & 50 & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{V}_{\text {IN }}=-0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{EE}}=-25 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\) & - & 100 & \(\mu \mathrm{A}\) \\
\hline Output Sustaining Voltage & \(\mathrm{V}_{\text {CE(SUS }}\) & \(\mathrm{V}_{\text {IN }}=-0.4 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=-25 \mathrm{~mA}\), Note 1 & 15 & - & V \\
\hline \multirow[t]{2}{*}{Output Saturation Voltage} & \multirow[t]{2}{*}{\(\mathrm{V}_{\text {CE(SAT }}\)} & \(\mathrm{V}_{\text {IN }}=-4.6 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=-60 \mathrm{~mA}\) & - & 1.1 & V \\
\hline & & \(\mathrm{V}_{\text {IN }}=-4.6 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=-120 \mathrm{~mA}\) & - & 1.2 & V \\
\hline \multirow[t]{2}{*}{Input Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{\text {IN(ON })}\)} & \(\mathrm{V}_{\text {IN }}=-4.6 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=-120 \mathrm{~mA}\) & - & -1.6 & mA \\
\hline & & \(\mathrm{V}_{\text {IN }}=-14.6 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=-120 \mathrm{~mA}\) & - & -5.0 & mA \\
\hline \multirow[t]{2}{*}{Input Voltage} & \(\mathrm{V}_{\text {IN(ON) }}\) & \(\mathrm{I}_{\text {OUT }}=-120 \mathrm{~mA}, \mathrm{~V}_{\text {CE }} \leq 1.2 \mathrm{~V}\), Note 3 & - & -4.6 & V \\
\hline & \(\mathrm{V}_{\text {IN(OFF) }}\) & \(\mathrm{I}_{\text {OUT }}=-100 \mu \mathrm{~A}, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\) & -0.4 & - & V \\
\hline Clamp Diode Leakage Current & \(I_{R}\) & \(\mathrm{V}_{\mathrm{R}}=25 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\) & - & 50 & \(\mu \mathrm{A}\) \\
\hline Clamp Diode Forward Voltage & \(V_{F}\) & \(\mathrm{I}_{\mathrm{F}}=120 \mathrm{~mA}\) & - & 2.0 & V \\
\hline Input Capacitance & \(\mathrm{C}_{\text {IN }}\) & & - & 25 & pF \\
\hline Turn-On Delay & \(\mathrm{t}_{\text {PHL }}\) & \(0.5 \mathrm{E}_{\mathrm{IN}}\) to \(0.5 \mathrm{E}_{\text {OUT }}\) & - & 5.0 & \(\mu \mathrm{s}\) \\
\hline Turn-Off Delay & \(\mathrm{t}_{\text {PLH }}\) & \(0.5 \mathrm{E}_{\text {IN }}\) to \(0.5 \mathrm{E}_{\text {OUT }}\) & - & 5.0 & \(\mu \mathrm{s}\) \\
\hline
\end{tabular}

NOTES: 1. Pulsed test, \(\mathrm{t}_{\mathrm{p}} \leq 300 \mu \mathrm{~s}\), duty cycle \(\leq 2 \%\).
2. Negative current is defined as coming out of the specified device pin.
3. The \(\mathrm{V}_{\mathbb{I N ( O N )}}\) voltage limit guarantees a minimum output source current per the specified conditions.
4. The substrate must always be tied to the most negative point and must be at least 4.0 V below \(\mathrm{V}_{\mathrm{S}}\).

PARTIAL SCHEMATIC


Dwg. No. A-11,360


Dwg. No. A-11,359

\section*{SERTES 2580 \\ 8-CHANNEL SOURCE DRVERS}

UDN2588A AND UDN2588A-1
ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} C, V_{S}=5.0 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=5.0 \mathrm{~V}, \mathrm{~V}_{\text {EE }}=-40 \mathrm{~V}\) (unless otherwise noted).
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[t]{2}{*}{Applicable Devices} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{3}{|c|}{Limits} \\
\hline & & & & Min. & Max. & Units \\
\hline \multirow[t]{4}{*}{Output Leakage Current} & \multirow[t]{4}{*}{\(I_{\text {CEX }}\)} & \multirow[t]{2}{*}{UDN2588A} & \(\mathrm{V}_{\text {IN }} \geq 4.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=\mathrm{V}_{\text {EE }}=-45 \mathrm{~V}\) & - & 50 & \(\mu \mathrm{A}\) \\
\hline & & & \(\mathrm{V}_{\text {IN }} \geq 4.6 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=\mathrm{V}_{\text {EE }}=-45 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\) & - & 100 & \(\mu \mathrm{A}\) \\
\hline & & \multirow[t]{2}{*}{UDN2588A-1} & \(\mathrm{V}_{\text {IN }} \geq 4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{EE}}=-75 \mathrm{~V}\) & - & 50 & \(\mu \mathrm{A}\) \\
\hline & & & \(\mathrm{V}_{\text {IN }} \geq 4.6 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=\mathrm{V}_{\text {EE }}=-75 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\) & - & 100 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Output Sustaining Voltage} & \multirow[t]{2}{*}{\(V_{\text {CE(SUS }}\)} & UDN2588A & \(\mathrm{V}_{\text {IN }} \geq 4.6 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=-25 \mathrm{~mA}\), Note 1 & 35 & - & V \\
\hline & & UDN2588A-1 & \(\mathrm{V}_{\text {IN }} \geq 4.6 \mathrm{~V}, \mathrm{~V}_{\text {EE }}=-70 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=-25 \mathrm{~mA}\), Note 1 & 50 & - & V \\
\hline \multirow[t]{3}{*}{Output Saturation Voltage} & \multirow[t]{3}{*}{\(\mathrm{V}_{\text {CE(SAT) }}\)} & \multirow[t]{3}{*}{Both} & \(\mathrm{V}_{\text {IN }}=2.6 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=-100 \mathrm{~mA}\), Ref. \(\mathrm{V}_{\mathrm{CC}}\) & - & 1.8 & V \\
\hline & & & \(\mathrm{V}_{\text {IN }}=2.0 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=-225 \mathrm{~mA}\), Ref. \(\mathrm{V}_{\text {CC }}\) & - & 1.9 & V \\
\hline & & & \(\mathrm{V}_{\text {IN }}=1.4 \mathrm{~V}\), I OUT \(=-350 \mathrm{~mA}\), Ref. \(\mathrm{V}_{\text {CC }}\) & - & 2.0 & V \\
\hline \multirow[t]{3}{*}{Input Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{\mathrm{IN}(\mathrm{ON})}\)} & \multirow[t]{2}{*}{Both} & \(\mathrm{V}_{\text {IN }}=1.4 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=-350 \mathrm{~mA}\) & - & -500 & \(\mu \mathrm{A}\) \\
\hline & & & \(\mathrm{V}_{\mathrm{S}}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-30 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{OUT}}=-350 \mathrm{~mA}\) & - & -2.1 & mA \\
\hline & \(\mathrm{I}_{\text {IN(OFF) }}\) & Both & \(\mathrm{I}_{\text {OUT }}=-500 \mu \mathrm{~A}, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\), Note 3 & -50 & - & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{4}{*}{Input Voltage} & \multirow[t]{3}{*}{\(\mathrm{V}_{\text {IN(ON) }}\)} & \multirow[t]{3}{*}{Both} & \(\mathrm{I}_{\text {OUT }}=-100 \mathrm{~mA}, \mathrm{~V}_{\text {CE }} \leq 1.8 \mathrm{~V}\), Note 4 & - & 2.6 & V \\
\hline & & & \(\mathrm{I}_{\text {OUT }}=-225 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CE}} \leq 1.9 \mathrm{~V}\), Note 4 & - & 2.0 & V \\
\hline & & & \(\mathrm{I}_{\text {OUT }}=-350 \mathrm{~mA}, \mathrm{~V}_{\text {CE }} \leq 2.0 \mathrm{~V}\), Note 4 & - & 1.4 & V \\
\hline & \(\mathrm{V}_{\text {in(OFF) }}\) & Both & \(\mathrm{I}_{\text {OUT }}=-500 \mu \mathrm{~A}, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\) & 4.8 & - & V \\
\hline \multirow[t]{2}{*}{Clamp Diode Leakage Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{\mathrm{R}}\)} & UDN2588A & \(\mathrm{V}_{\mathrm{R}}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\) & - & 50 & \(\mu \mathrm{A}\) \\
\hline & & UDN2588A-1 & \(\mathrm{V}_{\mathrm{R}}=80 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\) & - & 50 & \(\mu \mathrm{A}\) \\
\hline Clamp Diode Forward Voltage & \(V_{F}\) & Both & \(\mathrm{I}_{\mathrm{F}}=350 \mathrm{~mA}\) & - & 2.0 & V \\
\hline Input Capacitance & \(\mathrm{C}_{\text {IN }}\) & Both & & - & 25 & pF \\
\hline Turn-On Delay & \(\mathrm{t}_{\mathrm{PHL}}\) & Both & \(0.5 \mathrm{E}_{\text {IN }}\) to \(0.5 \mathrm{E}_{\text {OUT }}\) & - & 5.0 & \(\mu \mathrm{s}\) \\
\hline Turn-Off Delay & \(t_{\text {PLH }}\) & Both & \(0.5 \mathrm{E}_{\text {IN }}\) to \(0.5 \mathrm{E}_{\text {OUT }}\) & - & 5.0 & \(\mu \mathrm{s}\) \\
\hline
\end{tabular}

NOTES: 1. Pulsed test, \(\mathrm{t}_{\mathrm{p}} \leq 300 \mu \mathrm{~s}\), duty cycle \(\leq 2 \%\).
2. Negative current is defined as coming out of the specified device pin.
3. The \(\mathrm{I}_{\text {IN(OFF) }}\) current limit guarantees against partial turn-on of the output.
4. The \(\mathrm{V}_{\mathrm{IN}(\mathrm{ON})}\) voltage limit guarantees a minimum output source current per the specified conditions.
5. The substrate must always be tied to the most negative point and must be at least 4.0 V below \(\mathrm{V}_{\mathrm{S}}\).
6. \(\mathrm{V}_{\mathrm{CC}}\) must be less positive than \(\mathrm{V}_{\mathrm{S}}\).

PARTIAL SCHEMATIC


Dwg. No. A-11,361


Dwg. No. A-11,357

\section*{ALLOWABLE PEAK COLLECTOR CURRENT AT \(50^{\circ}\) C AS A FUNCTION OF DUTY CYCLE}


Dwg. No. A-11,107B

\section*{ALLOWABLE PEAK COLLECTOR CURRENT AT \(70^{\circ}\) C AS A FUNCTION OF DUTY CYCLE}


\section*{SERTES 2580 \\ 8-CHANNEL SOURCE DRIVERS}

\section*{TYPICAL APPLICATIONS}


COMMON-CATHODE LED DRIVER


TELECOMMUNICATIONS
(Negative Logic)


Dwg. No. A-11,362

TELECOMMUNICATIONS RELAY DRIVER
(Positive Logic)


Dwg. No. A-11,363

VACUUM-FLUORESCENT DISPLAY DRIVER

\section*{2595}

\section*{8-CHANNEL SATURATED SINK DRIVERS}


UDN2595A


Dwg. No. A-11,407

\section*{ABSOLUTE MAXIMUM RATINGS at \(25^{\circ}\) C Free-Air Temperature for any one driver (unless otherwise noted)}

Output Voltage, \(\mathrm{V}_{\mathrm{CE}}\). . . . . . . . . . . . . . . . 20 V
Supply Voltage, \(\mathrm{V}_{\mathrm{S}}\). . . . . . . . . . . . . . . . 20 V
Input Voltage, \(\mathrm{V}_{\mathrm{IN}}\). . . . . . . . . . . . . . . . . . 20 V
Output Current, \(I_{C}\). . . . . . . . . . . . . . 200 mA
Ground Terminal Current, \(\mathrm{I}_{\mathrm{GND}} \ldots \ldots\). 1.6 A
Package Power Dissipation,
\(P_{D}\). . . . . . . . . . . . . . . . . . . See Graph
Operating Temperature Range,
\(\mathrm{T}_{\mathrm{A}} \ldots \ldots . . . . . .\).
Storage Temperature Range,
\(\mathrm{T}_{\mathrm{S}} \ldots \ldots \ldots . . . . . . \operatorname{s5}^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Note that the UDN2595A (dual in-line package) and UDN2595LW (small-outline IC package) are electrically identical and share a common pin number assignment.

Developed for use with low-voltage LED and incandescent displays requiring low output saturation voltage, the UDN2595A and UDN2595LW meet many interface needs, including those exceeding the capabilities of standard logic buffers. The eight non-Darlington outputs of each driver can continuously and simultaneously sink load currents of 100 mA at ambient temperatures of up to \(+75^{\circ} \mathrm{C}\).

The eight-channel driver's active-low inputs can be driven directly from TTL, Schottky TTL, DTL, 5 to 16 V CMOS, and NMOS logic. All input connections are on one side of the package, output connections on the other, for simplified printed wiring board layouts.

These drivers are packaged in plastic DIPs (suffix A) or surfacemountable wide-body SOICs (suffix LW), and are rated for operation over the temperature range of \(-20^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\).

\section*{FEATURES}
- Non-Inverting Function
(Input Low = Output ON)
- 200 mA Current Rating
- 100 mA Continuous and Simultaneous
(All outputs) to \(+85^{\circ} \mathrm{C}\)
- Low Saturation Voltage
- TTL, CMOS, NMOS Compatible
- Efficient Input/Output Pin Format
- DIP or SOIC Packaging

Always order by complete part number:
\begin{tabular}{|l|l|}
\hline Part Number & Package \\
\hline UDN2595A & 18-Pin DIP \\
\hline UDN2595LW & 18-Lead Wide-Body SOIC \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(\mathbf{T}_{A}=+25^{\circ} \mathrm{C}, \mathbf{V}_{\mathbf{S}}=5.0 \mathrm{~V}\) (unless otherwise noted).
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{3}{|c|}{Limits} \\
\hline & & & Min. & Max. & Units \\
\hline \multirow[t]{2}{*}{Output Leakage Current} & \multirow[t]{2}{*}{\(I_{\text {cex }}\)} & \(\mathrm{V}_{\text {IN }} 4.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=20 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & - & 50 & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{V}_{\text {IN }} 4.6 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=20 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\) & - & 100 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Output Saturation Voltage} & \multirow[t]{2}{*}{\(V_{\text {CE(SAT }}\)} & \(\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=50 \mathrm{~mA}\) & - & 0.5 & V \\
\hline & & \(\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=100 \mathrm{~mA}\) & - & 0.6 & V \\
\hline \multirow[t]{2}{*}{Input Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{\text {IN(ON) }}\)} & \(\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=100 \mathrm{~mA}\) & - & -1.6 & mA \\
\hline & & \(\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=100 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=15 \mathrm{~V}\) & - & -5.0 & mA \\
\hline \multirow[t]{2}{*}{Input Voltage} & \(\mathrm{V}_{\text {IN(ON) }}\) & \(\mathrm{I}_{\text {OUT }}=100 \mathrm{~mA}, \mathrm{~V}_{\text {OUT }} 0.6 \mathrm{~V}\) & - & 0.4 & V \\
\hline & \(\mathrm{V}_{\text {IN(OFF) }}\) & \(\mathrm{I}_{\text {OUT }}=100 \mu \mathrm{~A}, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\) & 4.6 & - & V \\
\hline Input Capacitance & \(\mathrm{C}_{\text {IN }}\) & & - & 25 & pF \\
\hline \multirow[t]{2}{*}{Supply Current} & \multirow[t]{2}{*}{\(I_{s}\)} & \(\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=100 \mathrm{~mA}\) & - & 6.0 & mA \\
\hline & & \(\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=100 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=15 \mathrm{~V}\) & - & 20 & mA \\
\hline
\end{tabular}

NOTES: 1. Negative current is defined as coming out of the specified device pin.
2. The \(\mathrm{V}_{\mathbb{I N ( O N )}}\) voltage limit guarantees a minimum output sink current per the specified conditions.
3. \(I_{S}\) is measured with any one of eight drivers turned ON.



\title{
2596 \\ AND 2597
}

\section*{8-CHANNEL SATURATED SINK DRIVERS}

Low output saturation voltages at high load currents are provided by UDN2596A and UDN2597A sink driver ICs. These devices can be used as interface buffers between standard low-power digital logic (particularly MOS) and high-power loads such as relays, solenoids, stepping motors, and LED or incandescent displays. The eight saturated sink drivers in each device feature high-voltage, high-current open-collector outputs. Transient suppression clamp diodes and a minimum 35 V output sustaining voltage allow their use with many inductive loads.

The saturated (non-Darlington) NPN outputs provide low collectoremitter voltage drops as well as improved turn-off times due to an active pull-down function within the output predrive section. The UDN2596A is for use with output loads to 500 mA while the UDN2597A is for use with loads to 1 A. Adjacent outputs may be paralleled for higher load currents.

Inputs require very low input current and are activated by a low logic level consistent with the much greater sinking capability associated with NMOS, CMOS, and TTL logic. The UDN2596A and UDN2597A are rated for use with 5 V logic levels.

Both devices are furnished in 20-pin DIP packages with copper leadframes for improved thermal characteristics. The UDN2596A is also available for operation between \(-40^{\circ} \mathrm{C}\) and \(+85^{\circ} \mathrm{C}\). To order, change the prefix from 'UDN' to 'UDQ'.

\section*{FEATURES}
- Non-Inverting Function
- Low Output ON Voltages
- Up to 1.0 A Sink Capability
- 50 V Min. Output Breakdown

E Output Transient-Suppression Diodes
■ Output Pull-Down for Fast Turn-Off
- TTL, CMOS Compatible Inputs

ONE OF EIGHT DRIVERS


Dwg. No. W-101

\section*{2596 AND 2597 \\ 8-CHANNEL SATURATED SINK DRIVERS}

ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} C, \mathbf{V}_{C C}=5.0 \mathrm{~V}\)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristics} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Applicable Devices} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{3}{|c|}{Limits} \\
\hline & & & & Min. & Max. & Units \\
\hline Output Leakage Current & \(\mathrm{I}_{\text {CEX }}\) & Both & \(\mathrm{V}_{\text {OUT }}=50 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=2.4 \mathrm{~V}\) & - & 10 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Output Sustaining Voltage} & \multirow[t]{2}{*}{\(\mathrm{V}_{\text {CE(sus) }}\)} & UDN2596A & \(\mathrm{I}_{\text {OUT }}=300 \mathrm{~mA}, \mathrm{~L}=2 \mathrm{mH}\) & 35 & - & V \\
\hline & & UDN2597A & \(\mathrm{I}_{\text {OUT }}=750 \mathrm{~mA}, \mathrm{~L}=2 \mathrm{mH}\) & 35 & - & V \\
\hline \multirow[t]{2}{*}{Output Saturation Voltage} & \multirow[t]{2}{*}{\(\mathrm{V}_{\text {CE(SAT) }}\)} & UDN2596A & \(\mathrm{I}_{\text {OUT }}=300 \mathrm{~mA}\) & - & 0.5 & V \\
\hline & & UDN2597A & \(\mathrm{I}_{\text {OUT }}=750 \mathrm{~mA}\) & - & 1.0 & V \\
\hline Clamp Diode Leakage Current & \(\mathrm{I}_{\mathrm{R}}\) & Both & \(\mathrm{V}_{\mathrm{R}}=50 \mathrm{~V}\) & - & 10 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Clamp Diode Forward Voltage} & \multirow[t]{2}{*}{\(V_{F}\)} & UDN2596A & \(\mathrm{I}_{\mathrm{F}}=300 \mathrm{~mA}\) & - & 1.8 & V \\
\hline & & UDN2597A & \(\mathrm{I}_{\mathrm{F}}=750 \mathrm{~mA}\) & - & 1.8 & V \\
\hline \multirow[t]{2}{*}{Logic Input Current} & \(\mathrm{I}_{\operatorname{IN}(0)}\) & Both & \(\mathrm{V}_{\mathrm{IN}}=0.8 \mathrm{~V}\) & - & -15 & \(\mu \mathrm{A}\) \\
\hline & \(\mathrm{I}_{\mathbb{N}(1)}\) & Both & \(\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}\) & - & 10 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{3}{*}{Supply Current (per driver)} & \multirow[t]{2}{*}{\[
\mathrm{I}_{\mathrm{CC}(\mathrm{ON})}
\]} & UDN2596A & \(\mathrm{V}_{\mathrm{IN}}=0.8 \mathrm{~V}\) & - & 6.0 & mA \\
\hline & & UDN2597A & \(\mathrm{V}_{\mathrm{IN}}=0.8 \mathrm{~V}\) & - & 22 & mA \\
\hline & \(\mathrm{I}_{\text {CC(OFF) }}\) & Both & \(\mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}\) & - & 1.3 & mA \\
\hline Turn-On Delay & \(\mathrm{t}_{\mathrm{pd0}}\) & Both & \(0.5 \mathrm{E}_{\mathrm{IN}}\) to \(0.5 \mathrm{E}_{\text {OUT }}\) & - & 3.0 & \(\mu \mathrm{s}\) \\
\hline Turn-Off Delay & \(\mathrm{t}_{\mathrm{pd} 1}\) & Both & \(0.5 \mathrm{E}_{\mathrm{IN}}\) to \(0.5 \mathrm{E}_{\text {OUT }}\) & - & 2.0 & \(\mu \mathrm{s}\) \\
\hline
\end{tabular}

TYPICAL APPLICATION DUAL STEPPER MOTOR DRIVE


\section*{RECOMMENDED OPERATING CONDITIONS}
\begin{tabular}{|lcc|}
\hline Type Number & Logic & \(\mathbf{I}_{\text {out }}\) \\
\hline UDN2596A & 5.0 V & 300 mA \\
UDN2597A & 5.0 V & 750 mA \\
\hline
\end{tabular}

Note: Pins 2 and 12 must both be connected to power ground.

\title{
2801 2823 \\ THRU
}

\title{
HIGH-VOLTAGE, HIGH-CURRENT DARLINGTON ARRAYS
}

\section*{ULN28XXLW}


ULN28XXA


Dwg. No. A-10,322A

\footnotetext{
ABSOLUTE MAXIMUM RATINGS
Output Voltage, \(\mathrm{V}_{\mathrm{CE}}\)
(ULN280X*) 50 V
(ULN2823*) . . . . . . . . . . . . . . . . . . . 95 V
Input Voltage, \(\mathrm{V}_{\mathrm{IN}}\). . . . . . . . . . . . . . . . . . 30 V
Continuous Output Current, \(\mathrm{I}_{\mathrm{C}} \ldots 500 \mathrm{~mA}\)
Continuous Input Current, \(\mathrm{I}_{\mathbb{N}} \ldots \ldots .\).
Power Dissipation, \(\mathrm{P}_{\mathrm{D}}\)
(one Darlington pair) . . . . . . . . . . . 1.0 W
(total package) . . . . . . . . . . See Graph
Operating Temperature Range,
\[
\mathrm{T}_{A} \ldots \ldots \ldots \ldots . . .0^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}
\]

Storage Temperature Range,

Note that the Series ULN2800A (dual in-line package) and Series ULN2800LW (small outline IC package) are electrically identical and share a common pin number assignment.
}

Featuring continuous load current ratings to 600 mA for each of the eight drivers, the Series ULN2800A/LW high-voltage, high-current Darlington arrays are ideally suited for interfacing between low-level logic circuitry and multiple peripheral power loads. Typical power loads totaling over 300 W ( \(400 \mathrm{~mA} \times 8,95 \mathrm{~V}\) ) can be controlled at an appropriate duty cycle depending on ambient temperature and number of drivers turned ON simultaneously. Typical loads include relays, solenoids, stepping motors, magnetic print hammers, multiplexed LED and incandescent displays, and heaters. All devices feature open collector outputs with integral clamp diodes.

The ULN2801A device is a general-purpose array that may be used with external input current limiting, or with most PMOS or CMOS logic directly.

The Series ULN28×3A/LW has series input resistors selected for operation directly with 5 V TTL or CMOS. These devices will handle numerous interface needs-particularly those beyond the capabilities of standard logic buffers.

The Series ULN2804A/LW features series input resistors for operation directly from 6 to 15 V CMOS or PMOS logic outputs.

The Series ULN280xA/LW is the standard Darlington array. The outputs are capable of sinking 500 mA and will withstand at least 50 V in the OFF state. Outputs may be paralleled for higher load current capability. The ULN2823A/LW will withstand 95 V in the OFF state.

These Darlington arrays are furnished in 18 -pin dual in-line plastic packages (suffix A) and 18 -lead surface-mountable wide-body SOICs (suffix LW). All devices are pinned with outputs opposite inputs to facilitate ease of circuit board layout.

\section*{FEATURES}
- TTL, DTL, PMOS, or CMOS Compatible Inputs

Output Current to 500 mA
Output Voltage to 95 V
- Transient-Protected Outputs

Dual In-Line Plastic Package or Small-Outline IC Package

\footnotetext{
x = digit to identify specific device. Characteristic shown applies to family of devices with remaining digits as shown. See matrix on next page.
}

\section*{PARTIAL SCHEMATICS}

ULN2801A (Each Driver)


Dwg. No. A-9595

\section*{ULN28X3A/LW (Each Driver)}


ULN2804A/LW (Each Driver)


Dwg. No. A-9898A

\section*{DEVICE NUMBER DESIGNATION}
\begin{tabular}{|c|c|c|}
\hline \(\mathrm{V}_{\mathrm{CE}(\text { MAX })}\) & 50 V & 95 V \\
\hline \(\mathrm{I}_{\mathrm{C} \text { (MAX) }}\) & 500 mA & 500 mA \\
\hline
\end{tabular}

Part Number
\begin{tabular}{|c|c|c|}
\hline \begin{tabular}{c} 
General Purpose \\
PMOS, CMOS
\end{tabular} & ULN2801A & - \\
\hline 5 V & ULN2803A \\
TTL, CMOS & ULN2803LW \(^{\star}\) & ULN2823A \(^{*}\) \\
\hline ULN2823LW
\end{tabular}
* Also available for operation between \(-40^{\circ} \mathrm{C}\) and \(+85^{\circ} \mathrm{C}\). To order, change prefix from 'ULN' to 'ULQ'.


Dwg. No. GP-018A
\(\mathrm{X}=\) Digit to identify specific device. Specification shown applies to family of devices with remaining digits as shown. See matrix above.

\section*{2801 thru 2823 \\ HIGH-VOLTAGE, HIGH-CURRENT DARLINGTON ARRAYS}

SERIES ULN2800A/LW
ELECTRICAL CHARACTERISTICS at \(+\mathbf{2 5}^{\circ} \mathbf{C}\) (unless otherwise noted).
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[t]{2}{*}{\[
\begin{array}{|l|}
\hline \text { Test } \\
\text { Fig. } \\
\hline
\end{array}
\]} & \multirow[t]{2}{*}{Applicable Devices} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{4}{|c|}{Limits} \\
\hline & & & & & Min. & Typ. & Max. & Units \\
\hline \multirow[t]{3}{*}{Output Leakage Current} & \multirow[t]{3}{*}{\(\mathrm{I}_{\text {cex }}\)} & \multirow[t]{2}{*}{1A} & \multirow[t]{2}{*}{All} & \(\mathrm{V}_{\text {CE }}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & - & - & 50 & \(\mu \mathrm{A}\) \\
\hline & & & & \(\mathrm{V}_{\text {CE }}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\) & - & - & 100 & \(\mu \mathrm{A}\) \\
\hline & & 1B & ULN2804* & \(\mathrm{V}_{\mathrm{CE}}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=1.0 \mathrm{~V}\) & - & - & 500 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{3}{*}{Collector-Emitter Saturation Voltage} & \multirow[t]{3}{*}{\(\mathrm{V}_{\text {CEISAT) }}\)} & \multirow[t]{3}{*}{2} & \multirow[t]{3}{*}{All} & \(\mathrm{I}_{\mathrm{C}}=100 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}}=250 \mu \mathrm{~A}\) & - & 0.9 & 1.1 & V \\
\hline & & & & \(\mathrm{I}_{\mathrm{C}}=200 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}}=350 \mu \mathrm{~A}\) & - & 1.1 & 1.3 & V \\
\hline & & & & \(\mathrm{I}_{\mathrm{C}}=350 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}}=500 \mu \mathrm{~A}\) & - & 1.3 & 1.6 & V \\
\hline \multirow[t]{4}{*}{Input Current} & \multirow[t]{3}{*}{\(\mathrm{I}_{\text {IN(ON) }}\)} & \multirow[t]{3}{*}{3} & ULN2803* & \(\mathrm{V}_{\text {IN }}=3.85 \mathrm{~V}\) & - & 0.93 & 1.35 & mA \\
\hline & & & \multirow[t]{2}{*}{ULN2804*} & \(\mathrm{V}_{\text {IN }}=5.0 \mathrm{~V}\) & - & 0.35 & 0.5 & mA \\
\hline & & & & \(\mathrm{V}_{\text {IN }}=12 \mathrm{~V}\) & - & 1.0 & 1.45 & mA \\
\hline & \(\mathrm{I}_{\text {IN(OFF) }}\) & 4 & All & \(\mathrm{I}_{\mathrm{C}}=500 \mu \mathrm{~A}, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\) & 50 & 65 & - & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{7}{*}{Input Voltage} & \multirow[t]{7}{*}{\(\mathrm{V}_{\text {IN(ON) }}\)} & \multirow[t]{7}{*}{5} & \multirow[t]{3}{*}{ULN2803*} & \(\mathrm{V}_{\mathrm{CE}}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=200 \mathrm{~mA}\) & - & - & 2.4 & V \\
\hline & & & & \(\mathrm{V}_{\mathrm{CE}}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=250 \mathrm{~mA}\) & - & - & 2.7 & V \\
\hline & & & & \(\mathrm{V}_{\text {CE }}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=300 \mathrm{~mA}\) & - & - & 3.0 & V \\
\hline & & & \multirow[t]{4}{*}{ULN2804*} & \(\mathrm{V}_{\text {CE }}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=125 \mathrm{~mA}\) & - & - & 5.0 & V \\
\hline & & & & \(\mathrm{V}_{\mathrm{CE}}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=200 \mathrm{~mA}\) & - & - & 6.0 & V \\
\hline & & & & \(\mathrm{V}_{\text {CE }}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=275 \mathrm{~mA}\) & - & - & 7.0 & V \\
\hline & & & & \(\mathrm{V}_{\mathrm{CE}}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=350 \mathrm{~mA}\) & - & - & 8.0 & V \\
\hline D-C Forward Current Transfer Ratio & \(\mathrm{h}_{\text {FE }}\) & 2 & ULN2801A & \(\mathrm{V}_{\text {CE }}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=350 \mathrm{~mA}\) & 1000 & - & - & \\
\hline Input Capacitance & \(\mathrm{C}_{\text {IN }}\) & - & All & & - & 15 & 25 & pF \\
\hline Turn-On Delay & \(\mathrm{t}_{\mathrm{ON}}\) & 8 & All & \(0.5 \mathrm{E}_{\text {IN }}\) to \(0.5 \mathrm{E}_{\text {OUT }}\) & - & 0.25 & 1.0 & \(\mu \mathrm{s}\) \\
\hline Turn-Off Delay & \(\mathrm{t}_{\text {OFF }}\) & 8 & All & \(0.5 \mathrm{E}_{\text {IN }}\) to \(0.5 \mathrm{E}_{\text {OUT }}\) & - & 0.25 & 1.0 & \(\mu \mathrm{s}\) \\
\hline Clamp Diode & \multirow[t]{2}{*}{\(I_{\text {R }}\)} & \multirow[t]{2}{*}{6} & \multirow[t]{2}{*}{All} & \(\mathrm{V}_{\mathrm{R}}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & - & - & 50 & \(\mu \mathrm{A}\) \\
\hline Leakage Current & & & & \(\mathrm{V}_{\mathrm{R}}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\) & - & - & 100 & \(\mu \mathrm{A}\) \\
\hline Clamp Diode Forward Voltage & \(V_{F}\) & 7 & All & \(\mathrm{I}_{\mathrm{F}}=350 \mathrm{~mA}\) & - & 1.7 & 2.0 & V \\
\hline
\end{tabular}
*Complete part number includes suffix to identify package style: \(A=\) DIP, LW = Wide-Body SOIC.

\section*{2801 THRU 2823 \\ HIGH-VOLTAGE, HIGH-CURRENT DARLINGTON ARRAYS}

\section*{TYPE ULN2823A/LW}

ELECTRICAL CHARACTERISTICS at \(+\mathbf{2 5}^{\circ} \mathbf{C}\) (unless otherwise noted).
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[t]{2}{*}{Test Fig.} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{4}{|c|}{Limits} \\
\hline & & & & Min. & Typ. & Max. & Units \\
\hline \multirow[t]{2}{*}{Output Leakage Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{\text {cex }}\)} & \multirow[t]{2}{*}{1 A} & \(\mathrm{V}_{C E}=95 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & - & - & 50 & \(\mu \mathrm{A}\) \\
\hline & & & \(V_{C E}=95 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\) & - & - & 100 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{3}{*}{Collector-Emitter Saturation Voltage} & \multirow[t]{3}{*}{\(\mathrm{V}_{\text {CE(SAT }}\)} & \multirow[t]{3}{*}{2} & \(\mathrm{I}_{\mathrm{C}}=100 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}}=250 \mu \mathrm{~A}\) & - & 0.9 & 1.1 & V \\
\hline & & & \(\mathrm{I}_{\mathrm{C}}=200 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}}=350 \mu \mathrm{~A}\) & - & 1.1 & 1.3 & V \\
\hline & & & \(\mathrm{I}_{\mathrm{C}}=350 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}}=500 \mu \mathrm{~A}\) & - & 1.3 & 1.6 & V \\
\hline \multirow[t]{2}{*}{Input Current} & \(\mathrm{I}_{\text {IN(ON) }}\) & 3 & \(\mathrm{V}_{1 \mathrm{~N}}=3.85 \mathrm{~V}\) & - & 0.93 & 1.35 & mA \\
\hline & \(\mathrm{I}_{\text {IN(OFF) }}\) & 4 & \(\mathrm{I}_{\mathrm{C}}=500 \mu \mathrm{~A}, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\) & 50 & 65 & - & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{3}{*}{Input Voltage} & \multirow[t]{3}{*}{\[
\mathrm{V}_{\operatorname{IN}(\mathrm{ON})}
\]} & \multirow[t]{3}{*}{5} & \(\mathrm{V}_{\mathrm{CE}}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=200 \mathrm{~mA}\) & - & - & 2.4 & V \\
\hline & & & \(\mathrm{V}_{C E}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=250 \mathrm{~mA}\) & - & - & 2.7 & V \\
\hline & & & \(\mathrm{V}_{\mathrm{CE}}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=300 \mathrm{~mA}\) & - & - & 3.0 & V \\
\hline Input Capacitance & \(\mathrm{C}_{\text {IN }}\) & - & & - & 15 & 25 & pF \\
\hline Turn-On Delay & \(\mathrm{t}_{\mathrm{ON}}\) & 8 & \(0.5 \mathrm{E}_{\text {IN }}\) to \(0.5 \mathrm{E}_{\text {OUT }}\) & - & 0.25 & 1.0 & \(\mu \mathrm{s}\) \\
\hline Turn-Off Delay & \(\mathrm{t}_{\text {OFF }}\) & 8 & \(0.5 \mathrm{E}_{\mathrm{IN}}\) to \(0.5 \mathrm{E}_{\text {OUT }}\) & - & 0.25 & 1.0 & \(\mu \mathrm{s}\) \\
\hline \multirow[t]{2}{*}{Clamp Diode Leakage Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{\mathrm{R}}\)} & \multirow[t]{2}{*}{6} & \(\mathrm{V}_{\mathrm{R}}=95 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & - & - & 50 & \(\mu \mathrm{A}\) \\
\hline & & & \(\mathrm{V}_{\mathrm{R}}=95 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\) & - & - & 100 & \(\mu \mathrm{A}\) \\
\hline Clamp Diode Forward Voltage & \(V_{F}\) & 7 & \(\mathrm{I}_{\mathrm{F}}=350 \mathrm{~mA}\) & - & 1.7 & 2.0 & V \\
\hline
\end{tabular}

\section*{2801 THRU 2823}

\section*{HIGH-VOLTAGE, HIGH-CURRENT DARLINGTON ARRAYS}

\section*{TEST FIGURES}

FIGURE 1A


Dwg. No. A-9729A

FIGURE 3


Dwg. No. A-9732A

FIGURE 6


Dwg. No. A-9735A

FIGURE 1B


FIGURE 4


Dwg. No. A-9733A


Dwg. No. A-9736A

FIGURE 8

- Complete part number includes a final letter to indicate package.
\(X=\) Digit to identify specific device. Specification shown applies to family of devices with remaining digits as shown.

COLLECTOR CURRENT AS A FUNCTION OF SATURATION VOLTAGE


COLLECTOR-EMITTER SATURATION VOLTAGE IN VOLTS
Dwg. No. A-9754C

PEAK COLLECTOR CURRENT AS A FUNCTION OF DUTY CYCLE (DUAL IN-LINE PACKAGED DEVICES)


COLLECTOR CURRENT AS A FUNCTION OF INPUT CURRENT



Dwg. No. A-10,380A

\section*{2801 thru 2823 \\ HIGH-VOLTAGE, HIGH-CURRENT DARLINGTON ARRAYS}

PEAK COLLECTOR CURRENT
AS A FUNCTION OF DUTY CYCLE (SMALL OUTLINE PACKAGED DEVICES)

-


INPUT CURRENT AS A
FUNCTION OF INPUT VOLTAGE
ULN2804A/LW


Dwg. No. A-9899A

2801 THRU 2823
HIGH-VOLTAGE, HIGH-CURRENT DARLINGTON ARRAYS

\section*{ULN28X3A/LW}


Dwg. No. A-9756B

TYPICAL DISPLAY INTERFACE


Dwg. No. A-10,378


Dwg. No. A-10,384

\title{
2878 No 2879
}

\section*{QUAD HIGH-CURRENT DARLINGTON SWITCHES}


Dwg. No. A-11,974

\section*{ABSOLUTE MAXIMUM RATINGS at \(+25^{\circ}\) C Free-Air Temperature for any driver (unless otherwise noted)}

Output Voltage, \(\mathrm{V}_{\text {CEX }}\)
(UDN2878W
\& UDN2878W-2) ................ 50 V
(UDN2879W
\& UDN2879W-2) ................ 80 V
Output Current, \(\mathrm{I}_{\mathrm{C}}\)
(UDN2878W
\& UDN2879W) . . . . . . . . . . . . . . 5.0 A
(UDN2878W-2
\& UDN2979W-2) . . . . . . . . . . . . . . 4.0 A

Input Current, \(\mathrm{I}_{\mathrm{IN}}\). . . . . . . . . . . . . . . . . 25 mA
Supply Voltage, \(\mathrm{V}_{\mathrm{s}}\). ................. 10 V
Total Package Power Dissipation,
\(P_{D} \ldots \ldots \ldots \ldots \ldots \ldots\). See Graph
Operating Ambient Temperature Range,
\(T_{A} \cdot \ldots \ldots \ldots \ldots \ldots-20^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Storage Temperature Range,
\(T_{S} \cdot \ldots \ldots \ldots \ldots \ldots \ldots-55^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)

These quad Darlington arrays are designed to serve as interface between low-level logic and peripheral power devices such as solenoids, motors, incandescent displays, heaters, and similar loads of up to 320 W per channel. Both integrated circuits include transient-suppression diodes that enable use with inductive loads. The input logic is compatible with most TTL, DTL, LSTTL, and 5 V CMOS logic.

Type UDN2878W and UDN2879W 4 A arrays are identical except for output-voltage ratings. The former is rated for operation to 50 V ( 35 V sustaining), while the latter has a minimum output breakdown rating of 80 V ( 50 V sustaining). The lower-cost UDN2878W-2 and UDN2879W-2 are recommended for applications requiring load currents of 3 A or less. These less expensive devices are identical to the basic parts except for the maximum allowable load-current rating.

For maximum power-handling capability, all drivers are supplied in a 12 -pin single in-line power-tab package. The tab needs no insulation. External heat sinks are usually required for proper operation of these devices.

\section*{FEATURES}
- Output Currents to 4 A
- Output Voltages to 80 V
- Loads to 1280 W
- TTL, DTL, or CMOS Compatible Inputs
- Internal Clamp Diodes
- Plastic Single In-Line Package
- Heat-Sink Tab

Always order by complete part number:
\begin{tabular}{|l|c|c|c|}
\hline Part Number & Max. \(_{\mathrm{C}}\) & Max. \(\mathrm{V}_{\text {CEx }}\) & Min. \(\mathrm{V}_{\text {CE (sus) }}\) \\
\hline UDN2878W & 5.0 A & 50 V & 35 V \\
\hline UDN2878W-2 & 4.0 A & 50 V & 35 V \\
\hline UDN2879W & 5.0 A & 80 V & 50 V \\
\hline UDN2879W-2 & 4.0 A & 80 V & 50 V \\
\hline
\end{tabular}

\section*{2878 AND 2879 \\ QUAD HIGH-CURRENT DARLINGTON SWITCHIES}


PARTIAL SCHEMATIC
One of 4 Drivers


Dwg. No. A-12,037
NOTE: Pin 3 must be connected to ground for proper operation.

\section*{2878 AND 2879 \\ QUAD HIGH-CURRENT DARLINGTON SWITCHES}

ELECTRICAL CHARACTERISTICS at \(V_{S}=5.0 \mathrm{~V}, \mathbf{T}_{A}=+25^{\circ} \mathrm{C}\) (unless otherwise noted).
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[t]{2}{*}{Test Fig.} & \multirow[t]{2}{*}{Applicable Devices} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{3}{|c|}{Limits} \\
\hline & & & & & Min. & Max. & Units \\
\hline \multirow[t]{4}{*}{Output Leakage Current} & \multirow[t]{4}{*}{\(\mathrm{I}_{\text {CEX }}\)} & \multirow[t]{4}{*}{1} & \multirow[t]{2}{*}{UDN2878W/W-2} & \(\mathrm{V}_{\text {CE }}=50 \mathrm{~V}\) & - & 100 & \(\mu \mathrm{A}\) \\
\hline & & & & \(\mathrm{V}_{\mathrm{CE}}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\) & - & 500 & \(\mu \mathrm{A}\) \\
\hline & & & \multirow[t]{2}{*}{UDN2879W/W-2} & \(\mathrm{V}_{\text {CE }}=80 \mathrm{~V}\) & - & 100 & \(\mu \mathrm{A}\) \\
\hline & & & & \(\mathrm{V}_{\mathrm{CE}}=80 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\) & - & 500 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{4}{*}{Output Sustaining Voltage} & \multirow[t]{4}{*}{\(V_{\text {CE(sus) }}\)} & \multirow[t]{4}{*}{-} & UDN2878W & \(\mathrm{I}_{\mathrm{C}}=4 \mathrm{~A}, \mathrm{~L}=10 \mathrm{mH}\) & 35 & - & V \\
\hline & & & UDN2878W-2 & \(\mathrm{I}_{\mathrm{C}}=3 \mathrm{~A}, \mathrm{~L}=10 \mathrm{mH}\) & 35 & - & V \\
\hline & & & UDN2879W & \(\mathrm{I}_{\mathrm{C}}=4 \mathrm{~A}, \mathrm{~L}=10 \mathrm{mH}\) & 50 & - & V \\
\hline & & & UDN2879W-2 & \(\mathrm{I}_{\mathrm{C}}=3 \mathrm{~A}, \mathrm{~L}=10 \mathrm{mH}\) & 50 & - & V \\
\hline \multirow[t]{5}{*}{Collector-Emitter Saturation Voltage} & \multirow[t]{5}{*}{\(\mathrm{V}_{\text {CE(SAT })}\)} & \multirow[t]{5}{*}{2} & \multirow[t]{4}{*}{All} & \(\mathrm{I}_{\mathrm{C}}=500 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}=2.75 \mathrm{~V}\) & - & 1.1 & V \\
\hline & & & & \(\mathrm{I}_{\mathrm{C}}=1.0 \mathrm{~A}, \mathrm{~V}_{\text {IN }}=2.75 \mathrm{~V}\) & - & 1.3 & V \\
\hline & & & & \(\mathrm{I}_{\mathrm{C}}=2.0 \mathrm{~A}, \mathrm{~V}_{\mathrm{IN}}=2.75 \mathrm{~V}\) & - & 1.5 & V \\
\hline & & & & \(\mathrm{C}_{\mathrm{C}}=3.0 \mathrm{~A}, \mathrm{~V}_{\mathrm{IN}}=2.75 \mathrm{~V}\) & - & 1.9 & V \\
\hline & & & UDN2878/79W & \(\mathrm{I}_{\mathrm{C}}=4.0 \mathrm{~A}, \mathrm{~V}_{\mathrm{IN}}=2.75 \mathrm{~V}\) & - & 2.4 & V \\
\hline \multirow[t]{2}{*}{Input Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{\mathrm{N}}\)} & \multirow[t]{2}{*}{3} & \multirow[t]{2}{*}{All} & \(\mathrm{V}_{\text {IN }}=2.75 \mathrm{~V}\) & - & 550 & \(\mu \mathrm{A}\) \\
\hline & & & & \(\mathrm{V}_{\text {IN }}=3.75 \mathrm{~V}\) & - & 1000 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Input Voltage} & \multirow[t]{2}{*}{\(\mathrm{V}_{\mathrm{IN}(\mathrm{ON})}\)} & \multirow[t]{2}{*}{4} & All & \(\mathrm{V}_{\mathrm{CE}}=2.2 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=3.0 \mathrm{~A}\) & - & 2.75 & V \\
\hline & & & UDN2878/79W & \(\mathrm{V}_{\mathrm{CE}}=2.2 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=4.0 \mathrm{~A}\) & - & 2.75 & V \\
\hline Supply Current per Driver & \(\mathrm{I}_{\text {S }}\) & 7 & All & \(\mathrm{I}_{\mathrm{C}}=500 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}=2.75 \mathrm{~V}\) & - & 6.0 & mA \\
\hline Turn-On Delay & \(\mathrm{t}_{\text {PLH }}\) & - & All & \(0.5 \mathrm{E}_{\text {in }}\) to \(0.5 \mathrm{E}_{\text {out }}\) & - & 1.0 & \(\mu \mathrm{s}\) \\
\hline Turn-Off Delay & \(\mathrm{t}_{\mathrm{PHL}}\) & - & All & \(0.5 \mathrm{E}_{\text {in }}\) to \(0.5 \mathrm{E}_{\text {out }} \mathrm{I}^{\prime} \mathrm{C}^{\prime}=3.0 \mathrm{~A}\) & - & 1.5 & \(\mu \mathrm{s}\) \\
\hline \multirow[t]{4}{*}{Clamp Diode Leakage Current} & \multirow[t]{4}{*}{\(I_{R}\)} & \multirow[t]{4}{*}{5} & \multirow[t]{2}{*}{All} & \(\mathrm{V}_{\mathrm{R}}=50 \mathrm{~V}\) & - & 50 & \(\mu \mathrm{A}\) \\
\hline & & & & \(\mathrm{V}_{\mathrm{R}}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\) & - & 100 & \(\mu \mathrm{A}\) \\
\hline & & & \multirow[t]{2}{*}{UDN2879W/W-2} & \(\mathrm{V}_{\mathrm{R}}=80 \mathrm{~V}\) & - & 50 & \(\mu \mathrm{A}\) \\
\hline & & & & \(\mathrm{V}_{\mathrm{R}}=80 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\) & - & 100 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Clamp Diode Forward Voltage} & \multirow[t]{2}{*}{\(V_{F}\)} & \multirow[t]{2}{*}{6} & All & \(\mathrm{I}_{\mathrm{F}}=3.0 \mathrm{~A}\) & - & 2.5 & V \\
\hline & & & UDN2878/79W & \(\mathrm{I}_{\mathrm{F}}=4.0 \mathrm{~A}\) & - & 3.0 & V \\
\hline
\end{tabular}

Caution: High-current tests are pulse tests or require heat sinking.


FIGURE 1


Dwg. No. A-9734A
FIGURE 4


Dwg. No. A-10,350

FIGURE 2


Dwg. No. A-9735A

FIGURE 5


FIGURE 3


Dwg. No. A-9736

FIGURE 6


FIGURE 7

\section*{2878 AND 2879 \\ QUAD HIGH-CURRENT DARLINGTON SWITCHIES}

\section*{TYPICAL APPLICATIONS}

\section*{STEPPER-MOTOR DRIVER}

INPUT WAVEFORMS


\section*{PRINT-HAMMER DRIVER}


Dwg. No. A-11,976


DIGIT DRIVER
FOR MULTIPLEXED INCANDESCENT LAMP DISPLAY


\section*{2916}

\section*{DUAL FULL-BRIDGE PWM MOTOR DRIVERS}

The UDN2916B, UDN2916EB, and UDN2916LB motor drivers are designed to drive both windings of a bipolar stepper motor or bidirectionally control two dc motors. Both bridges are capable of sustaining 45 V and include internal pulse-width modulation (PWM) control of the output current to 750 mA : The outputs have been optimized for a low output saturation voltage drop (less than 1.8 V total source plus sink at 500 mA ).

For PWM current control, the maximum output current is determined by the user's selection of a reference voltage and sensing resistor. Two logic-level inputs select output current limits of 0,33, 67 , or \(100 \%\) of the maximum level. A PHASE input to each bridge determines load current direction.

The bridges include both ground clamp and flyback diodes for protection against inductive transients. Internally generated delays prevent cross-over currents when switching current direction. Special power-up sequencing is not required. Thermal protection circuitry disables the outputs if the chip temperature exceeds safe operating limits.

The UDN2916B is supplied in a 24 -pin dual in-line plastic batwing package with a copper lead-frame and heat sinkable tabs for improved power dissipation capabilities. The UDN2916EB is supplied in a 44-lead power PLCC for surface-mount applications. The UDN2916LB is supplied in a 24 -lead surface-mountable SOIC. Their batwing construction provides for maximum package power dissipation in the smallest possible construction. The UDN2916B/EB/LB are also available for operation from \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\). To order, change the prefix from 'UDN' to 'UDQ'.

\section*{FEATURES}
- 750 mA Continuous Output Current
- 45 V Output Sustaining Voltage
- Internal Clamp Diodes
- Internal PWM Current Control
- Low Output Saturation Voltage
- Internal Thermal Shutdown Circuitry
- Similar to Dual PBL3717, UC3770

Always order by complete part number:
\begin{tabular}{|l|l|}
\hline Part Number & Package \\
\hline UDN2916B & 24-Pin DIP \\
\hline UDN2916EB & 44-Lead PLCC \\
\hline UDN2916LB & 24-Lead SOIC \\
\hline
\end{tabular}

\section*{2916 \\ DUAL FULL-BRIDGE PWM MOTOR DRVERS}

UDN2916EB



PWM CURRENT-CONTROL CIRCUITRY


\section*{TRUTH TABLE}
\begin{tabular}{|ccc|}
\hline PHASE & OUT \(_{A}\) & OUT \(_{B}\) \\
\hline\(H\) & \(H\) & L \\
L & L & H \\
\hline
\end{tabular}

\section*{2916 \\ DUAL FULL-BRIDGE PWM MOTOR DRIVERS}

ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{BB}}=45 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V}\) to 5.25 V , \(\mathbf{V}_{\text {REF }}=5.0 \mathrm{~V}\) (unless otherwise noted).
\begin{tabular}{|l|l|l|l|l|l|}
\hline & & & \multicolumn{3}{|c|}{ Limits } \\
\cline { 4 - 7 } Characteristic & Symbol & Test Conditions & Min. & Typ. \(\quad\) Max. & Units \\
\hline
\end{tabular}

Output Drivers (OUT \({ }_{A}\) or OUT \({ }_{B}\) )
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Motor Supply Range & \(V_{\text {BB }}\) & & 10 & - & 45 & V \\
\hline \multirow[t]{2}{*}{Output Leakage Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{\text {cex }}\)} & \(\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {BB }}\) & - & <1.0 & 50 & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{V}_{\text {Out }}=0\) & - & <-1.0 & -50 & \(\mu \mathrm{A}\) \\
\hline Output Sustaining Voltage & \(\mathrm{V}_{\mathrm{CE} \text { (sus) }}\) & \(\mathrm{l}_{\text {OUT }}= \pm 750 \mathrm{~mA}, \mathrm{~L}=3.0 \mathrm{mH}\) & 45 & - & - & V \\
\hline \multirow[t]{4}{*}{Output Saturation Voltage} & \multirow[t]{4}{*}{\(\mathrm{V}_{\text {CEISAT }}\)} & Sink Driver, \(\mathrm{l}_{\text {OUT }}=+500 \mathrm{~mA}\) & - & 0.4 & 0.6 & V \\
\hline & & Sink Driver, \(\mathrm{I}_{\text {OUT }}=+750 \mathrm{~mA}\) & - & 1.0 & 1.2 & V \\
\hline & & Source Driver, \(\mathrm{l}_{\text {Out }}=-500 \mathrm{~mA}\) & - & 1.0 & 1.2 & V \\
\hline & & Source Driver, \(\mathrm{I}_{\text {OUT }}=-750 \mathrm{~mA}\) & - & 1.3 & 1.5 & V \\
\hline Clamp Diode Leakage Current & \(\mathrm{I}_{\text {R }}\) & \(\mathrm{V}_{\mathrm{R}}=45 \mathrm{~V}\) & - & < 1.0 & 50 & \(\mu \mathrm{A}\) \\
\hline Clamp Diode Forward Voltage & \(\mathrm{V}_{\mathrm{F}}\) & \(\mathrm{I}_{\mathrm{F}}=750 \mathrm{~mA}\) & - & 1.6 & 2.0 & V \\
\hline \multirow[t]{2}{*}{Driver Supply Current} & \(\mathrm{I}_{\text {BB(ON) }}\) & Both Bridges ON, No Load & - & 20 & 25 & mA \\
\hline & \(\mathrm{I}_{\text {BB(OFF) }}\) & Both Bridges OFF & - & 5.0 & 10 & mA \\
\hline
\end{tabular}

\section*{Control Logic}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Input Voitage} & \(\mathrm{V}_{\text {IN(1) }}\) & All digital inputs & 2.4 & - & - & V \\
\hline & \(\mathrm{V}_{\text {IN(0) }}\) & All digital inputs & - & - & 0.8 & V \\
\hline \multirow[t]{2}{*}{Input Current} & \multirow[t]{2}{*}{\({ }_{1 / 15(1)}\)} & \(\mathrm{V}_{\text {IV }}=2.4 \mathrm{~V}\) & - & <1.0 & 20 & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{V}_{1 \mathrm{~N}}=0.8 \mathrm{~V}\) & - & -3.0 & -200 & \(\mu \mathrm{A}\) \\
\hline Reference Voltage Range & \(\mathrm{V}_{\text {feF }}\) & Operating & 1.5 & - & 7.5 & \(\checkmark\) \\
\hline \multirow[t]{3}{*}{Current Limit Threshold (at trip point)} & \multirow[t]{3}{*}{\(\mathrm{V}_{\text {REF }} / \mathrm{V}_{\text {SENSE }}\)} & \(\mathrm{I}_{0}=\mathrm{I}_{1}=0.8 \mathrm{~V}\) & 9.5 & 10 & 10.5 & - \\
\hline & & \(\mathrm{I}_{0}=2.4 \mathrm{~V}, \mathrm{I}_{1}=0.8 \mathrm{~V}\) & 13.5 & 15 & 16.5 & - \\
\hline & & \(\mathrm{I}_{0}=0.8 \mathrm{~V}, \mathrm{I}_{1}=2.4 \mathrm{~V}\) & 25.5 & 30 & 34.5 & - \\
\hline Thermal Shutdown Temperature & \(\mathrm{T}_{J}\) & & - & 170 & - & \({ }^{\circ} \mathrm{C}\) \\
\hline \multirow[t]{2}{*}{Total Logic Supply Current} & \(\mathrm{ICCON})^{\text {coin }}\) & \(\mathrm{I}_{0}=\mathrm{I}_{1}=0.8 \mathrm{~V}\), No Load & - & 40 & 50 & mA \\
\hline & \(\mathrm{I}_{\text {c(OFF) }}\) & \(\mathrm{I}_{0}=\mathrm{I}_{1}=2.4 \mathrm{~V}\), No Load & - & 10 & 12 & mA \\
\hline
\end{tabular}

\section*{APPLICATIONS INFORMATION}

\section*{PWM CURRENT CONTROL:}

The UDN2916B/EB/LB dual bridges are designed to drive both windings of a bipolar stepper motor. Output current is sensed and controlled independently in each bridge by an external sense resistor \(\left(R_{s}\right)\), internal comparator, and monostable multivibrator.

When the bridge is turned ON, current increases in the motor winding and it is sensed by the external sense resistor until the sense voltage ( \(\mathrm{V}_{\text {SENSE }}\) ) reaches the level set at the comparator's input:
\[
I_{\text {TRIP }}=V_{\text {REF }} / 10 R_{\mathrm{S}}
\]

The comparator then triggers the monostable which turns OFF the source driver of the bridge. The actual load current peak will be slightly higher than the trip point (especially for low-inductance loads) because of the internal logic and switching delays. This delay ( \(\mathrm{t}_{\mathrm{d}}\) ) is typically \(2 \mu \mathrm{~s}\). After turn-off, the motor current will normally decay, circulating through the ground-clamp diode and sink transistor. The source driver's OFF time (and therefore the magnitude of the current decrease) is determined by the monostable's external RC timing components, where \(t_{\text {off }}=R_{T} C_{T}\) within the range of \(20 \mathrm{k} \Omega\) to \(100 \mathrm{k} \Omega\) and 100 pF to \(1,000 \mathrm{pF}\).

When the source driver is re-enabled, the winding current (the sense voltage) is again allowed to rise to the comparator's threshold. This cycle repeats itself, maintaining the average motor winding current at the desired level.

Loads with high distributed capacitances may result in high turn-ON current peaks. This peak (appearing across \(R_{s}\) ) will attempt to trip the comparator, resulting in erroneous current control or high-frequency oscillations. An external \(R_{c} C_{c}\) time delay should be used to further delay the action of the comparator. Depending on load type, many applications will not require these external components (SENSE connected to E).

\section*{PWM OUTPUT CURRENT WAVE FORM}


Dwg. No. WM-003-1

\section*{LOAD CURRENT PATHS}


\section*{LOGIC CONTROL OF OUTPUT CURRENT:}

Two logic level inputs ( \(I_{0}\) and \(I_{1}\) ) allow digital selection of the motor winding current at \(100 \%, 67 \%, 33 \%\), or \(0 \%\) of the maximum level per the table. The 0\% output current condition turns OFF all drivers in the bridge and can be used as an OUTPUT ENABLE function.

CURRENT-CONTROL TRUTH TABLE
\begin{tabular}{|ccc|}
\hline \(\mathrm{I}_{0}\) & \(\mathrm{I}_{1}\) & Output Current \\
\hline L & L & \(\mathrm{V}_{\text {REF }} / 10 \mathrm{R}_{\mathrm{S}}=\mathrm{I}_{\text {TRIP }}\) \\
\(H\) & L & \(\mathrm{~V}_{\text {REF }} / 15 \mathrm{R}_{\mathrm{S}}=2 / 3 \mathrm{I}_{\text {TRIP }}\) \\
L & H & \(\mathrm{V}_{\text {REF }} / 30 \mathrm{R}_{\mathrm{S}}=1 / 3 \mathrm{I}_{\text {TRIP }}\) \\
H & H & 0 \\
\hline
\end{tabular}

These logic level inputs greatly enhance the implementation of \(\mu \mathrm{P}\)-controlled drive formats.

During half-step operations, the \(I_{0}\) and \(I_{1}\) allow the \(\mu \mathrm{P}\) to control the motor at a constant torque between all positions in an eight-step sequence. This is accomplished by digitally selecting 100\% drive current when only one phase is ON and 67\% drive current when two phases are ON. Logic highs on both \(I_{0}\) and \(I_{1}\) turn OFF all drivers to allow rapid current decay when switching phases. This helps to ensure proper motor operation at high step rates.

The logic control inputs can also be used to select a reduced current level (and reduced power dissipation) for 'hold' conditions and/ or increased current (and available torque) for start-up conditions.

\section*{GENERAL:}

To avoid excessive voltage spikes on the LOAD SUPPLY pin \(\left(V_{B B}\right)\), a large-value capacitor ( \(\geq 22 \mu \mathrm{~F}\) ) should be connected from \(\mathrm{V}_{\mathrm{BB}}\) to gr ground as close as possible to the device. Under no circumstances should the voltage at LOAD SUPPLY exceed 45 V .

The PHASE input to each bridge determines the direction motor winding current flows. An internally generated deadtime (approximately \(3 \mu \mathrm{~s})\) prevents crossover currents that can occur when switching the PHASE input.

All four drivers in the bridge output can be turned OFF between steps ( \(I_{0}=I_{1} \geq 2.4 \mathrm{~V}\) ) resulting in a fast current decay through the internal output clamp and flyback diodes. The fast current decay is desirable in half-step and high-speed applications. The PHASE, \(I_{0}\), and \(I_{1}\) inputs float high.

\section*{TYPICAL APPLICATION}


Varying the reference voltage ( \(\mathrm{V}_{\text {REF }}\) ) provides continuous control of the peak load current for micro-stepping applications, within the specified limits for \(V_{R E F}\).

Thermal protection circuitry turns OFF all drivers when the junction temperature reaches \(+170^{\circ} \mathrm{C}\). It is only intended to protect the device from failures due to excessive junction temperature and should not imply that output short circuits are permitted. The output drivers are re-enabled when the junction temperature cools to \(+145^{\circ} \mathrm{C}\).

The UDN2916B/EB/LB output drivers are optimized for low output saturation voltages-less than 1.8 V total (source plus sink) at 500 mA . Under normal operating conditions, when combined with the excellent thermal properties of the batwing package design, this allows continuous operation of both bridges simultaneously at 500 mA .

\section*{2917}

\section*{DUAL FULL-BRIDGE PWM MOTOR DRIVER}

The UDN2917EB motor driver is designed to drive both windings of a bipolar stepper motor or bidirectionally control two dc motors. Both bridges are capable of sustaining 45 V and include internal pulse-width modulation (PWM) control of the output current to 1.5 A .

For PWM current control, the maximum output current is determined by the user's selection of a reference voltage and sensing resistor. Two logic-level inputs select output current limits of 0, 33\%, 67\%, or \(100 \%\) of the maximum level. A PHASE input to each bridge determines load current direction. Active-low ENABLE inputs control the four drivers in each bridge.

The bridges include both ground clamp and flyback diodes for protection against inductive transients. Internally generated delays prevent cross-over currents when switching current direction. Special power-up sequencing is not required. Thermal protection circuitry disables the outputs if the chip temperature exceeds safe operating limits.

The UDN2917EB is supplied in a 44-lead power PLCC for surfacemount applications. Its batwing construction provides for maximum package power dissipation in the smallest possible construction.

\section*{FEATURES}
- 1.5 A Continuous Output Current
- 45 V Output Sustaining Voltage
- Internal Clamp Diodes
- Digital Control of Output Current
- Internal Thermal Shutdown Circuitry
- Similar to Dual PBL3770

\section*{PWM CURRENT-CONTROL CIRCUITRY}


\section*{TRUTH TABLE}

\begin{tabular}{|cccc|}
\hline Enable & Phase & Out \(_{A}\) & Out \(_{B}\) \\
\hline L & \(H\) & \(H\) & L \\
L & L & L & \(H\) \\
\(H\) & X & Z & Z \\
\hline
\end{tabular}

X = Don't care
\(Z=\) High impedance

Dwg. No. GP-020B

\section*{2917 \\ DUAL FULL-BRIDGE PWM MOTOR DRVER}

ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} \mathrm{C}, \mathbf{V}_{\text {Bb }}=45 \mathrm{~V}, \mathbf{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathbf{V}_{\text {REF }}=5.0 \mathrm{~V}\) (unless otherwise noted).
\begin{tabular}{|l|l|l|ll|l|}
\hline & & \multicolumn{3}{|c|}{ Limits } \\
\cline { 4 - 6 } Characteristic & Symbol & Test Conditions & Min. Typ. Max. & Units \\
\hline
\end{tabular}

\section*{Output Drivers (OUT \({ }_{A}\) or OUT \(_{B}\) )}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Motor Supply Range & \(V_{B B}\) & & 10 & - & 45 & V \\
\hline \multirow[t]{2}{*}{Output Leakage Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{\text {CEX }}\)} & \(\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {BB }}\) & - & <1.0 & 50 & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{V}_{\text {OUT }}=0\) & - & <-1.0 & -50 & \(\mu \mathrm{A}\) \\
\hline Output Sustaining Voltage & \(\mathrm{V}_{\text {CE(sus) }}\) & \(\mathrm{I}_{\text {OUT }}= \pm 1.5 \mathrm{~A}, \mathrm{~L}=3.5 \mathrm{mH}\) & 45 & - & - & V \\
\hline \multirow[t]{4}{*}{Output Saturation Voltage} & \multirow[t]{4}{*}{\(V_{\text {CE(SAT) }}\)} & Sink Driver, \(\mathrm{I}_{\mathrm{OUT}}=+1.0 \mathrm{~A}^{*}\) & - & 0.5 & 0.7 & V \\
\hline & & Sink Driver, \(\mathrm{I}_{\text {OUT }}=+1.5 \mathrm{~A}^{*}\) & - & 0.8 & 1.0 & V \\
\hline & & Source Driver, \(\mathrm{I}_{\text {OUT }}=-1.0 \mathrm{~A}^{*}\) & - & 1.8 & 1.9 & V \\
\hline & & Source Driver, \(\mathrm{I}_{\text {OUT }}=-1.5 \mathrm{~A}^{*}\) & - & 1.9 & 2.1 & V \\
\hline Clamp Diode Leakage Current & \(\mathrm{I}_{\mathrm{R}}\) & \(\mathrm{V}_{\mathrm{R}}=45 \mathrm{~V}\) & - & <1.0 & 50 & \(\mu \mathrm{A}\) \\
\hline Clamp Diode Forward Voltage & \(V_{F}\) & \(\mathrm{I}_{\mathrm{F}}=1.5 \mathrm{~A}\) & - & 1.6 & 2.0 & V \\
\hline \multirow[t]{2}{*}{Driver Supply Current} & \(\mathrm{I}_{\mathrm{BB} \text { (ON) }}\) & Both Bridges ON, No Load & - & 9.0 & 12 & mA \\
\hline & \(\mathrm{I}_{\text {BB(OFF) }}\) & Both Bridges OFF & - & 4.0 & 6.0 & mA \\
\hline
\end{tabular}

\section*{Control Logic}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Input Voltage} & \(\mathrm{V}_{\mathrm{IN}(1)}\) & All Inputs & 2.4 & - & - & V \\
\hline & \(\mathrm{V}_{\text {IN(0) }}\) & All Inputs & - & - & 0.8 & V \\
\hline \multirow[t]{2}{*}{Input Current} & \(\mathrm{I}_{\operatorname{IN}(1)}\) & \(\mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}\) & - & <1.0 & 20 & \(\mu \mathrm{A}\) \\
\hline & \(\mathrm{I}_{\text {IN(0) }}\) & \(\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}\) & - & -3.0 & -200 & \(\mu \mathrm{A}\) \\
\hline Reference Voltage Range & \(\mathrm{V}_{\text {REF }}\) & Operating & 1.5 & - & 7.5 & V \\
\hline \multirow[t]{3}{*}{Current Limit Threshold (at trip point)} & \multirow[t]{3}{*}{\(\mathrm{V}_{\text {REF }} / \mathrm{V}_{\text {SENSE }}\)} & \(\mathrm{I}_{0}=\mathrm{I}_{1}=0.8 \mathrm{~V}\) & 9.5 & 10 & 10.5 & - \\
\hline & & \(\mathrm{I}_{0}=2.4 \mathrm{~V}, \mathrm{I}_{1}=0.8 \mathrm{~V}\) & 13.5 & 15 & 16.5 & - \\
\hline & & \(\mathrm{I}_{0}=0.8 \mathrm{~V}, \mathrm{I}_{1}=2.4 \mathrm{~V}\) & 25.5 & 30 & 34.5 & - \\
\hline Thermal Shutdown Temp. & \(\mathrm{T}_{J}\) & & - & 170 & - & \({ }^{\circ} \mathrm{C}\) \\
\hline \multirow[t]{2}{*}{Total Logic Supply Current} & \(\mathrm{I}_{\mathrm{cc}(\mathrm{ON})}\) & \(\mathrm{I}_{0}=\mathrm{I}_{1}=\mathrm{V}_{\mathrm{EN}}=0.8 \mathrm{~V}\), No Load & - & 90 & 105 & mA \\
\hline & \(\mathrm{I}_{\text {CC(OFF) }}\) & \(\mathrm{I}_{0}=\mathrm{I}_{1}=2.4 \mathrm{~V}\), No Load & - & 10 & 12 & mA \\
\hline
\end{tabular}

\footnotetext{
Negative current is defined as coming out of (sourcing) the specified device pin.
Typical Data is for design information only.
* Pulse test (<10 ms).
}
```

2917
DUAL FULL-BRIDGE PWM MOTOR DRIVER

```

\section*{APPLICATIONS INFORMATION}

\section*{PWM CURRENT CONTROL:}

The UDN2917EB dual bridge is designed to drive both windings of a bipolar stepper motor. Output current is sensed and controlled independently in each bridge by an external sense resistor \(\left(R_{s}\right)\), internal comparator, and monostable multivibrator.

When the bridge is turned ON, current increases in the motor winding and it is sensed by the external sense resistor until the sense voltage ( \(\mathrm{V}_{\text {SENSE }}\) ) reaches the level set at the comparator's input:
\[
I_{\text {TRIP }}=V_{\text {REF }} / 10 R_{S}
\]

The comparator then triggers the monostable which turns OFF the source driver of the bridge. The actual load current peak will be slightly higher than the trip point (especially for low-inductance loads) because of the internal logic and switching delays. This delay ( \(\mathrm{t}_{\mathrm{d}}\) ) is typically \(2 \mu \mathrm{~s}\). After turn-off, the motor current will normally decay, circulating through the ground clamp diode and sink transistor. The source driver's OFF time (and therefore the magnitude of the current decrease) is determined by the monostable's external RC timing components, where \(t_{\text {off }}=R_{T} C_{T}\) within the range of \(20 \mathrm{k} \Omega\) to \(100 \mathrm{k} \Omega\) and 200 pF to 500 pF .

When the source driver is re-enabled, the winding current (the sense voltage) is again allowed to rise to the comparator's threshold. This cycle repeats itself, maintaining the average motor winding current at the desired level.

Special circuitry has been included to prevent runaway current control when the fixed OFF time ( \(\mathrm{t}_{\mathrm{off}}\) ) is set too short. This circuitry prevents the source driver from being re-enabled until the load current has decayed to below the \(I_{\text {TRIP }}\) level.

Loads with high distributed capacitances may result in high turn-ON current peaks. This peak (appearing across \(R_{s}\) ) will attempt to trip the comparator, resulting in erroneous current control or high-frequency oscillations. An external \(R_{c} C_{c}\) low-pass filter may be needed to delay the action of the comparator.

\section*{PWM OUTPUT CURRENT WAVEFORM}


Dwg. No. WM-003-1

LOAD CURRENT PATHS


Dwg. No. EP-006-1

\section*{CURRENT-CONTROL TRUTH TABLE}
\begin{tabular}{|ccc|}
\hline \(\mathrm{I}_{0}\) & \(\mathrm{I}_{1}\) & Output Current \\
\hline L & L & \(\mathrm{V}_{\text {REF }} / 10 \mathrm{R}_{\mathrm{s}}=\mathrm{I}_{\text {TRIP }}\) \\
H & L & \(\mathrm{V}_{\text {REF }} / 15 \mathrm{R}_{\mathrm{S}}=2 / 3 \mathrm{I}_{\text {TRIP }}\) \\
L & H & \(\mathrm{V}_{\text {REF }} / 30 \mathrm{R}_{\mathrm{S}}=1 / 3 \mathrm{I}_{\text {TRIP }}\) \\
H & H & 0 \\
\hline
\end{tabular}

\section*{LOGIC CONTROL OF OUTPUT CURRENT:}

Two logic level inputs ( \(l_{0}\) and \(I_{1}\) ) allow digital selection of the motor winding current at \(100 \%, 67 \%, 33 \%\), or \(0 \%\) of the maximum level per the table. The 0\% output current condition turns OFF all drivers in the bridge and can be used as an output enable function. These logic level inputs greatly enhance the implementation of \(\mu \mathrm{P}\)-controlled drive formats.

During half-step operations, the \(I_{0}\) and \(I_{1}\) inputs allow the \(\mu \mathrm{P}\) to control the motor at a constant torque between all positions in an eightstep sequence. This is accomplished by digitally selecting \(100 \%\) drive current when only one phase is ON and \(67 \%\) drive current when two phases are ON.

The logic control inputs can also be used to select a reduced current level (and reduced power dissipation) for 'hold' conditions and/or increased current (and available torque) for start-up conditions.

\section*{GENERAL:}

To avoid excessive voltage spikes on the LOAD SUPPLY pin ( \(\mathrm{V}_{\mathrm{BB}}\) ), a large-value capacitor ( \(\geq 47 \mu \mathrm{~F}\) ) should be connected from \(\mathrm{V}_{\mathrm{BB}}\) to ground as close as possible to the device. Under no circumstances should the voltage at LOAD SUPPLY exceed 45 V .

The PHASE input to each bridge determines the direction motor winding current flows. An internally generated deadtime (approximately \(3 \mu \mathrm{~s}\) ) prevents crossover currents that can occur when switching the PHASE input.

All four drivers in the bridge output can be turned OFF ( \(\mathrm{V}_{\text {EN }} \geq 2.4 \mathrm{~V}\) or \(I_{0}=I_{1} \geq 2.4 \mathrm{~V}\) ), resulting in a fast current decay through the internal output clamp and flyback diodes. The fast current decay is desirable in half-step and high-speed applications. All logic inputs float high; the ENABLE input must be tied low if it is not used.

Varying the reference voltage ( \(\mathrm{V}_{\text {REF }}\) ) provides continuous control of the peak load current for micro-stepping applications, within the specified limits for \(\mathrm{V}_{\text {REF }}\).

Thermal protection circuitry turns OFF all drivers when the junction temperature reaches \(+170^{\circ} \mathrm{C}\). It is only intended to protect the device from failures due to excessive junction temperature and should not imply that output short circuits are permitted. The output drivers are re-enabled when the junction temperature cools to \(+145^{\circ} \mathrm{C}\).

\section*{2918}

\section*{DUAL FULL-BRIDGE PWM MOTOR DRIVER}

The A2918SWH and A2918SWV motor drivers are designed to drive both windings of a bipolar stepper motor or bidirectionally control two dc motors. All bridges are capable of sustaining 45 V and include internal pulse-width modulation (PWM) control of the output current to 1.5 A .

For PWM current control, the maximum output current is determined by the user's selection of a reference voltage and sensing resistor. A PHASE input to each bridge determines load current direction. Active low ENABLE inputs control the four drivers in each bridge.

The bridges include both ground clamp and flyback diodes for protection against inductive transients. Internally generated delays prevent cross-over currents when switching current direction. Special power-up sequencing is not required. Thermal protection circuitry disables the outputs if the chip temperature exceeds safe operating limits.

The A2918SWH/V are supplied in an 18-lead power-tab package with staggered lead forming. The tab is internally insulated from the device and requires no external isolation.

\section*{FEATURES}
- \(\pm 1.5\) A Continuous Output Current
- 45 V Output Sustaining Voltage
- Internal PWM Current Control
- Low Output Saturation Voltage
- Internal Clamp Diodes
- Internal Thermal Shutdown Circuitry

■ Similar to Dual PBL3718 or Dual PBL3770

Always order by complete part number:
\begin{tabular}{|l|l|}
\hline Part Number & Application \\
\hline A2918SWH & For Horizontal Mount \\
\hline A2918SWV & For Vertical Mount \\
\hline
\end{tabular}


TRUTH TABLE
\begin{tabular}{|cc|cc|}
\hline Enable & Phase & Out \(_{A}\) & Out \(_{B}\) \\
\hline L & H & H & L \\
L & L & L & H \\
H & X & Z & Z \\
\hline
\end{tabular}

X = Don't care
\(Z=\) High impedance


\section*{2918 \\ DUAL FULL-BRIDGE PWM MOTOR DRIVER}

ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} C, V_{B B}=45 \mathrm{~V}, V_{C C}=4.75 \mathrm{~V}\) to 5.25 V , \(\mathbf{V}_{\text {REF }}=5.0 \mathrm{~V}\) (unless otherwise noted).
\begin{tabular}{|l|c|c|l|l|}
\hline & & \multicolumn{2}{|c|}{ Limits } \\
\cline { 3 - 5 } Characteristic & Symbol & Test Conditions & Min. \(\quad\) Typ. \(\quad\) Max. & Units \\
\hline
\end{tabular}

Output Drivers ( \(\mathrm{OUT}_{\mathrm{A}}\) or \(\mathrm{OUT}_{\mathrm{B}}\) )
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Motor Supply Range & \(V_{B B}\) & & 10 & - & 45 & V \\
\hline \multirow[t]{2}{*}{Output Leakage Current} & \multirow[t]{2}{*}{Icex} & \(\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {BB }}\) & - & <1.0 & 50 & \(\mu \mathrm{A}\) \\
\hline & & \(V_{\text {OUT }}=0\) & - & <-1.0 & -50 & \(\mu \mathrm{A}\) \\
\hline Output Sustaining Voltage & \(V_{\text {CE(sus) }}\) & \(\mathrm{l}_{\text {OUT }}= \pm 1.5 \mathrm{~A}, \mathrm{~L}=3.0 \mathrm{mH}\) & 45 & - & - & V \\
\hline \multirow[t]{4}{*}{Output Saturation Voltage} & \multirow[t]{4}{*}{\(\mathrm{V}_{\text {CE(SAT) }}\)} & Sink Driver, \({ }_{\text {lout }}=+1.0 \mathrm{~A}\) & - & 0.7 & 0.8 & V \\
\hline & & Sink Driver, \({ }_{\text {lout }}=+1.5 \mathrm{~A}\) & - & 0.9 & 1.1 & V \\
\hline & & Source Driver, lout \(=-1.0 \mathrm{~A}\) & - & 1.8 & 2.0 & V \\
\hline & & Source Driver, lout \(=-1.5 \mathrm{~A}\) & - & 1.9 & 2.2 & V \\
\hline Clamp Diode Leakage Current & \(\mathrm{I}_{\mathrm{R}}\) & \(\mathrm{V}_{\mathrm{R}}=45 \mathrm{~V}\) & - & <1.0 & 50 & \(\mu \mathrm{A}\) \\
\hline Clamp Diode Forward Voltage & \(V_{F}\) & \(\mathrm{I}_{\mathrm{F}}=1.5 \mathrm{~A}\) & - & 1.6 & 2.0 & V \\
\hline \multirow[t]{2}{*}{Driver Supply Current} & \(\mathrm{I}_{\mathrm{BB}(\mathrm{ON})}\) & Both Bridges ON, No Load & - & 12 & 15 & mA \\
\hline & \(\mathrm{I}_{\text {BB(OFF) }}\) & Both Bridges OFF & - & 4.0 & 6.0 & mA \\
\hline
\end{tabular}

\section*{Control Logic}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Input Voltage} & \(\mathrm{V}_{\text {IN(1) }}\) & All Inputs & 2.4 & - & - & V \\
\hline & \(\mathrm{V}_{\mathrm{IN}(0)}\) & All Inputs & - & - & 0.8 & V \\
\hline \multirow[t]{2}{*}{Input Current} & \(\mathrm{I}_{\mathrm{IN}(1)}\) & \(\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}\) & - & <1.0 & 20 & \(\mu \mathrm{A}\) \\
\hline & \(1 \mathrm{IN}(0)\) & \(\mathrm{V}_{\mathrm{IN}}=0.8 \mathrm{~V}\) & - & -3.0 & -200 & \(\mu \mathrm{A}\) \\
\hline Reference Voltage Range & \(V_{\text {REF }}\) & Operating & 1.5 & - & \(\mathrm{V}_{\mathrm{CC}}\) & V \\
\hline Current Limit Threshold & \(\mathrm{V}_{\text {REF }} / \mathrm{V}_{\text {SENSE }}\) & At Trip Point & 9.5 & 10 & 10.5 & - \\
\hline Thermal Shutdown Temp. & \(\mathrm{T}_{J}\) & & - & 170 & - & \({ }^{\circ} \mathrm{C}\) \\
\hline \multirow[t]{2}{*}{Total Logic Supply Current} & \(\mathrm{ICC}(\mathrm{ON})\) & \(\mathrm{V}_{\mathrm{EN}}=0.8 \mathrm{~V}\), No Load & - & 105 & 140 & mA \\
\hline & ICC(OFF) & \(\mathrm{V}_{\mathrm{EN}}=2.4 \mathrm{~V}\), No Load & - & 10 & 12 & mA \\
\hline
\end{tabular}

Negative current is defined as coming out of (sourcing) the specified device pin.
Typical Data is for design information only.

\section*{PWM OUTPUT CURRENT WAVEFORM}


Dwg. WM-003-1

\section*{APPLICATIONS INFORMATION}

PWM Current Control:
The A2918SWH/V dual bridges are designed to drive both windings of a bipolar stepper motor. Output current is sensed and controlled independently in each bridge by an external sense resistor ( \(\mathrm{R}_{\mathrm{S}}\) ), an internal comparator, and an internal monostable multivibrator.

When the bridge is turned ON, current increases in the motor winding and it is sensed by \(R_{S}\) until the sense voltage ( \(V_{\text {SENSE }}\) ) reaches the level set at the comparator's input:
\[
I_{T R I P}=V_{\text {REF }} / 10 R_{S}
\]

The comparator then triggers the monostable which turns OFF the source driver of the bridge. The actual load current peak will be slightly higher than the trip point (especially for low-inductance loads) because of internal logic and switching delays. This delay \(\left(\mathrm{t}_{\mathrm{d}}\right)\) is \(2 \mu \mathrm{~s}\) typically. After turn-off, the motor current decays, circulating through the ground clamp diode and sink transistor. The source driver's OFF time \(\mathrm{t}_{\mathrm{off}}\), and therefore the magnitude of the current decrease, is determined by the monostable's external RC timing components, where \(\mathrm{t}_{\mathrm{off}}=\mathrm{R}_{\mathrm{T}} \mathrm{C}_{\mathrm{T}}\) within the range of \(20 \mathrm{k} \Omega\) to \(100 \mathrm{k} \Omega\) and 200 pF to 500 pF .

When the source driver is re-enabled, the winding current (the sense voltage) again is allowed to rise to the comparator's threshold. This cycle repeats itself, maintaining the average motor winding current at the desired level.

Special circuitry has been included to prevent runaway current control when \(\mathrm{t}_{\text {off }}\) is set too short. This circuitry prevents the source driver from being re-enabled until the load current has decayed to below the \(I_{\text {TRIP }}\) level.

Loads with high distributed capacitances may result in high turn-ON current peaks. This peak, appearing across \(\mathrm{R}_{\mathrm{s}}\), will attempt to trip the comparator, resulting in possible erroneous current control or high-frequency oscillations. An external \(R_{c} C_{c}\) low-pass filter may be used to delay the action of the comparator, and thus ignore turn-on spikes.

\section*{2918 \\ DUAL FULL-BRIDGE PWM MOTOR DRIVER}

\section*{General:}

To avoid excessive voltage spikes on the LOAD SUPPLY pin ( \(V_{B B}\) ), a large-value capacitor ( \(\geq 47 \mu \mathrm{~F}\) ) should be connected from \(V_{B B}\) to the ground pin as close as possible to the device. Under no circumstances should the voltage at \(V_{B B}\) exceed 45 V .

The PHASE input to each bridge determines the direction motor winding current flows. An internally generated deadtime, of approximately \(3 \mu \mathrm{~s}\), prevents crossover currents that can occur when switching the PHASE input.

All four drivers in the bridge output can be turned OFF, with \(\mathrm{V}_{\mathrm{EN}} \geq 2.4\), resulting in a fast current decay through the internal ground clamp and flyback diodes. The fast current decay is desirable in half-step and high-speed applications. The ENABLE input must be tied low if it is not used.

Varying the reference voltage ( \(\mathrm{V}_{\text {REF }}\) ) provides continuous control of the peak load current.

Thermal protection circuitry turns OFF all drivers when the junction temperature reaches approximately \(+170^{\circ} \mathrm{C}\). It is intended only to protect the device from failures due to excessive junction temperature and should not imply that output short circuits are permitted. The output drivers are re-enabled when the junction temperature cools to approximately \(+145^{\circ} \mathrm{C}\).

\section*{LOAD CURRENT PATHS}


\section*{2936}

\section*{3-PHASE BRUSHLESS DC MOTOR CONTROLLER/DRIVERS}


\section*{ABSOLUTE MAXIMUM RATINGS at \(\mathrm{T}_{\mathrm{J}} \leq+\mathbf{1 5 0}^{\circ} \mathrm{C}\)}

Supply Voltage, \(\mathrm{V}_{\mathrm{BB}}\). . . . . . . . . . . . . . . 45 V Output Current, I OUT (continuous) . . . . . . . . . . . . . . . . \(\pm 2.0 \mathrm{~A}\) (peak) . . . . . . . . . . . . . . . . . . . . \(\pm 3.0 \mathrm{~A}\) Input Voltage Range, \(\mathrm{V}_{\mathrm{IN}} \ldots \ldots-0.3 \mathrm{~V}\) to 15 V Threshold Voltage, \(\mathrm{V}_{\text {THS }}\). . . . . . . . . . . 15 V Package Power Dissipation,
\(P_{D}\). . . . . . . . . . . . . . . . . . . See Graph Operating Temperature Range,
\(\mathrm{T}_{\mathrm{A}}\). . . . . . . . . . . . . . . . - \(\mathbf{- 2 0}{ }^{\circ} \mathrm{C}\) to \(+\mathbf{8 5}{ }^{\circ} \mathrm{C}\)
Storage Temperature Range,
\(\mathrm{T}_{\mathrm{S}} \cdot \ldots \ldots \ldots \ldots . . . \mathbf{- 5 5}^{\circ} \mathrm{C}\) to \(+\mathbf{1 5 0 ^ { \circ }} \mathrm{C}\)
Note: Output current rating may be limited by duty cycle, ambient temperature, and heat sinking. Under any set of conditions, do not exceed the specified peak current and a junction temperature of \(+150^{\circ} \mathrm{C}\).

Combining logic and power, the UDN2936W and UDN2936W-120 provide commutation and drive for three-phase brushless dc motors. Each of the three outputs are rated at 45 V and \(\pm 2 \mathrm{~A}\) ( \(\pm 3 \mathrm{~A}\) peak), and include internal ground clamp and flyback diodes. These drivers also feature internal commutation logic, PWM current control, and thermal shutdown protection.

The UDN2936W and UDN2936W-120 are compatible with singleended digital or linear Hall effect sensors. The commutating logic is programmed for \(60^{\circ}\) (UDN2936W) or \(120^{\circ}\) (UDN2936W-120) electrical separation. Current control is accomplished by sensing current through an external sense resistor and pulse-width modulating the source drivers. Voltage thresholds and hysteresis can be externally set by the user. If desired, internal threshold and hysteresis defaults ( \(300 \mathrm{mV}, 7.5\) percent) can be used. The UDN2936W/W-120 also include braking and direction control. Internal protection circuitry prevents crossover current when braking or changing direction.

For maximum power-handling capability, the UDN2936W and UDN2936W-120 are supplied in 12-pin single in-line power tab packages. An external heat sink may be required for high-current applications. The tab is at ground potential and needs no insulation.

\section*{FEATURES}
- 10 V to 45 V Operation
- \(\pm 3\) A Peak Output Current
- Internal Clamp Diodes
- Internal PWM Current Control
- \(60^{\circ}\) or \(120^{\circ}\) Commutation Decoding Logic
- Thermal Shutdown Protection
- Compatible with Single-Ended or Differential Hall Effect Sensors
- Braking and Direction Control

Always order by complete part number:
\begin{tabular}{|l|l|}
\hline Part Number & Sensor Inputs \\
\hline UDN2936W & Single-Ended, \(60^{\circ}\) Separation \\
\hline UDN2936W-120 & Single-Ended, \(120^{\circ}\) Separation \\
\hline
\end{tabular}

\section*{2936}

3-PHASE BRUSHLESS DC MOTOR CONTROLLERDDRVERS

\section*{FUNCTIONAL BLOCK DIAGRAM}


COMMUTATION TRUTH TABLE UDN2936W


Dwg. No. GP-012A
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{Hall Sensor Inputs} & \multirow[b]{2}{*}{DIRECTION} & \multirow[b]{2}{*}{BRAKE} & \multicolumn{3}{|c|}{Outputs} \\
\hline \(\mathrm{H}_{1}\) & \(\mathrm{H}_{2}\) & \(\mathrm{H}_{3}\) & & & \(\mathrm{OUT}_{\mathrm{A}}\) & \(\mathrm{OUT}_{\mathrm{B}}\) & \(\mathrm{OUT}_{\mathrm{c}}\) \\
\hline High & High & High & Low & High & Z & Low & High \\
\hline High & High & Low & Low & High & High & Low & Z \\
\hline High & Low & Low & Low & High & High & Z & Low \\
\hline Low & Low & Low & Low & High & Z & High & Low \\
\hline Low & Low & High & Low & High & Low & High & Z \\
\hline Low & High & High & Low & High & Low & Z & High \\
\hline High & High & High & High & High & Z & High & Low \\
\hline High & High & Low & High & High & Low & High & Z \\
\hline High & Low & Low & High & High & Low & Z & High \\
\hline Low & Low & Low & High & High & Z & Low & High \\
\hline Low & Low & High & High & High & High & Low & Z \\
\hline Low & High & High & High & High & High & Z & Low \\
\hline X & X & X & X & Low & Low & Low & Low \\
\hline
\end{tabular}
\(X=\) Irrelevant
\(Z=\) High Impedance

\section*{COMMUTATION TRUTH TABLE} UDN2936W-120
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{Hall Sensor Inputs} & \multirow[b]{2}{*}{DIRECTION} & \multirow[b]{2}{*}{BRAKE} & \multicolumn{3}{|c|}{Outputs} \\
\hline \(\mathrm{H}_{1}\) & \(\mathrm{H}_{2}\) & \(\mathrm{H}_{3}\) & & & OUT \(_{\text {A }}\) & \(\mathrm{OUT}_{\mathrm{B}}\) & \(\mathrm{OUT}_{\mathrm{c}}\) \\
\hline High & Low & High & Low & High & Z & Low & High \\
\hline High & Low & Low & Low & High & High & Low & Z \\
\hline High & High & Low & Low & High & High & Z & Low \\
\hline Low & High & Low & Low & High & Z & High & Low \\
\hline Low & High & High & Low & High & Low & High & Z \\
\hline Low & Low & High & Low & High & Low & Z & High \\
\hline High & Low & High & High & High & Z & High & Low \\
\hline High & Low & Low & High & High & Low & High & Z \\
\hline High & High & Low & High & High & Low & Z & High \\
\hline Low & High & Low & High & High & Z & Low & High \\
\hline Low & High & High & High & High & High & Low & Z \\
\hline Low & Low & High & High & High & High & Z & Low \\
\hline X & X & X & X & Low & Low & Low & Low \\
\hline
\end{tabular}

X= Irrelevant
\(Z=\) High Impedance

\section*{2936 \\ 3-PHASE BRUSHLESS DC MOTOR CONTROLLER/DRVERS}

ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} C, T_{J} \leq+150^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{BB}}=45 \mathrm{~V}\)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{4}{|c|}{Limits} \\
\hline & & & Min. & Typ. & Max. & Units \\
\hline Supply Voltage Range & \(V_{B B}\) & Operating & 10 & - & 45 & V \\
\hline \multirow[t]{2}{*}{Supply Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{\mathrm{BB}}\)} & Outputs Open & - & 32 & 40 & mA \\
\hline & & \(\mathrm{V}_{\text {BRAKE }}=0.8 \mathrm{~V}\) & - & 42 & 50 & mA \\
\hline Thermal Shutdown Temperature & \(\mathrm{T}_{J}\) & & - & 165 & - & \({ }^{\circ} \mathrm{C}\) \\
\hline Thermal Shutdown Hysteresis & \(\Delta \mathrm{T}_{\mathrm{J}}\) & & - & 25 & - & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

\section*{Output Drivers}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Output Leakage Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{\text {cex }}\)} & \(V_{\text {OUT }}=V_{\text {BB }}\) & - & - & 50 & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}\) & - & - & -50 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{4}{*}{Output Saturation Voltage} & \multirow[t]{4}{*}{\(V_{\text {CE(SAT) }}\)} & \(\mathrm{I}_{\text {OUT }}=-1 \mathrm{~A}\) & - & 1.7 & 1.9 & V \\
\hline & & \(\mathrm{I}_{\text {OUT }}=+1 \mathrm{~A}\) & - & 1.1 & 1.3 & V \\
\hline & & \(\mathrm{I}_{\text {OUT }}=-2 \mathrm{~A}\) & - & 1.9 & 2.1 & V \\
\hline & & \(\mathrm{I}_{\text {OUT }}=+2 \mathrm{~A}\) & - & 1.4 & 1.6 & V \\
\hline Output Sustaining Voltage & \(\mathrm{V}_{\text {CE(sus) }}\) & \(\mathrm{I}_{\text {OUT }}= \pm 2 \mathrm{~A}, \mathrm{~L}=2 \mathrm{mH}\) & 45 & - & - & V \\
\hline Clamp Diode Forward Voltage & \(V_{F}\) & \(\mathrm{I}_{\mathrm{F}}=2 \mathrm{~A}\) & - & 1.8 & 2.0 & V \\
\hline Clamp Diode Leakage Current & \(\mathrm{I}_{\mathrm{R}}\) & \(\mathrm{V}_{\mathrm{R}}=45 \mathrm{~V}\) & - & - & 50 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Output Switching Time} & \(\mathrm{t}_{\mathrm{r}}\) & \(\mathrm{I}_{\text {Out }}= \pm 2\) A, Resistive Load & - & 2.0 & - & \(\mu \mathrm{s}\) \\
\hline & \(t_{\text {f }}\) & \(\mathrm{I}_{\text {OUT }}= \pm 2 \mathrm{~A}\), Resistive Load & - & 2.0 & - & \(\mu \mathrm{s}\) \\
\hline \multirow[t]{2}{*}{Turn-ON Delay (Resistive Load)} & \multirow[t]{2}{*}{\(\mathrm{t}_{\text {on }}\)} & Source Drivers, 0 to -2 A & - & 1.25 & - & \(\mu \mathrm{s}\) \\
\hline & & Sink Drivers, 0 to +2 A & - & 1.9 & - & \(\mu \mathrm{s}\) \\
\hline \multirow[t]{2}{*}{Turn-OFF Delay (Resistive Load)} & \multirow[t]{2}{*}{\(\mathrm{t}_{\text {off }}\)} & Source Drivers, -2 A to 0 & - & 1.7 & - & \(\mu \mathrm{s}\) \\
\hline & & Sink Drivers, +2 A to 0 & - & 0.9 & - & \(\mu \mathrm{s}\) \\
\hline
\end{tabular}

\title{
2936 \\ 3-PHASE BRUSHLLESS DC MOTOR CONTROLLER/DRIVERS
}

ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} C, T_{J} \leq+150^{\circ} C, V_{B B}=45 \mathrm{~V}\) continued
\begin{tabular}{|l|c|c|l|l|}
\hline \multirow{3}{*}{ Characteristic } & Symbol & Test Conditions & \multicolumn{2}{|c|}{ Limits } \\
\cline { 3 - 5 } & Min. Typ. Max. & Units \\
\hline
\end{tabular}

\section*{Control Logic}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Logic Input Voltage} & \(\mathrm{V}_{\text {IN(1) }}\) & \(\mathrm{V}_{\text {DIR }}\) or \(\mathrm{V}_{\text {Brake }}\) & 2.0 & - & - & V \\
\hline & \(\mathrm{V}_{\text {IN(0) }}\) & \(\mathrm{V}_{\text {DIR }}\) or \(\mathrm{V}_{\text {BRAKE }}\) & - & - & 0.8 & V \\
\hline Sensor Input Voltage Threshold & \(\mathrm{V}_{\text {IN }}\) & \(\mathrm{H}_{1}, \mathrm{H}_{2}\), or \(\mathrm{H}_{3}\) & - & 2.5 & - & V \\
\hline \multirow[t]{9}{*}{Input Current} & \multirow[t]{3}{*}{\({ }_{1 / 1{ }^{(1)}}\)} & \(\mathrm{V}_{\text {DIR }}=2 \mathrm{~V}\) & - & 150 & 200 & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{V}_{\text {Brake }}=2 \mathrm{~V}\) & - & \(<1.0\) & 5.0 & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{V}_{\mathrm{H}}=5 \mathrm{~V}\) & - & -190 & -220 & \(\mu \mathrm{A}\) \\
\hline & \multirow[t]{3}{*}{\(\mathrm{I}_{\text {IN(0) }}\)} & \(\mathrm{V}_{\text {DIR }}=0.8 \mathrm{~V}\) & - & 35 & 50 & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{V}_{\text {BRAKE }}=0.8 \mathrm{~V}\) & - & -5.0 & -20 & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{V}_{\mathrm{H}}=0.8 \mathrm{~V}\) & - & -0.64 & -1.0 & mA \\
\hline & \multirow[t]{3}{*}{\(\mathrm{I}_{\text {THS }}\)} & \(\mathrm{V}_{\text {THS }} \geq 3.0 \mathrm{~V}\) & - & -8.0 & -15 & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{V}_{\text {THS }}<3.0 \mathrm{~V}, \mathrm{~V}_{\text {SENSE }}<\mathrm{V}_{\text {THS }} / 10.5\) & - & -15 & -30 & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{V}_{\text {THS }}<3.0 \mathrm{~V}, \mathrm{~V}_{\text {SENSE }}>\mathrm{V}_{\text {THS }} / 9.5\) & 190 & 250 & 310 & \(\mu \mathrm{A}\) \\
\hline Current Limit Threshold & & \(\mathrm{V}_{\text {THS }} / \mathrm{V}_{\text {SENSE }}\) at trip point, \(\mathrm{V}_{\text {THS }}<3.0 \mathrm{~V}\) & 9.5 & 10 & 10.5 & \\
\hline Default Sense Trip Voltage & \(\mathrm{V}_{\text {SENSE }}\) & \(\mathrm{V}_{\text {THS }} \geq 3.0 \mathrm{~V}\) & 270 & 300 & 330 & mV \\
\hline Default Hysteresis & & \(\mathrm{V}_{\text {THS }} \geq 3.0 \mathrm{~V}\) & - & 7.5 & - & \% \\
\hline Deadtime & \(\mathrm{t}_{\mathrm{d}}\) & BRAKE or DIRECTION & - & 2.0 & - & \(\mu \mathrm{s}\) \\
\hline
\end{tabular}

\section*{APPLICATIONS INFORMATION}

The UDN2936W and UDN2936W-120 power drivers provide commutation logic and power outputs to drive three-phase brushless dc motors.

The UDN2936W and UDN2936W-120 are designed to interface with single-ended linear or digital Hall effect devices (HEDs). Internal pull-up resistors allow for direct use with open-collector digital HEDs. The \(\mathrm{H}_{\mathrm{N}}\) inputs have 2.5 V thresholds.

The commutation logic provides decoding for HEDs with \(60^{\circ}\) (UDN2936W) or \(120^{\circ}\) (UDN2936W-120) electrical separation. At any one step in the logic sequencing, one half-bridge driver is sourcing current, one driver is sinking current, and one driver is in a highimpedance state (see Truth Table).

A logic low on the BRAKE pin turns ON the three sink drivers and turns OFF the three source drivers, essentially shorting the motor windings to ground. During braking, the back-electromotive force generated by the motor produces a current which dynamically brakes the motor. Depending upon the rotational velocity of the motor, this current can approach the locked rotor current level (which is limited only by the motor winding resistance). During braking the output current limiting circuitry is disabled and care should be taken to ensure that the back-EMF generated brake current does not exceed the maximum rating (3 A peak) of the sink drivers and ground clamp diodes.

Changing the logic level of the DIRECTION pin inverts the output states, thus reversing the direction of the motor. Changing the direction of a rotating motor produces a back-EMF current similar to when braking the motor. The load current should not be allowed to exceed the maximum rating ( \(\pm 3 \mathrm{~A}\) peak) of the drivers.

An internally generated dead time ( \(t_{d}\) ) of approximately \(2 \mu \mathrm{~s}\) prevents potentially destructive crossover currents that can occur when changing direction or braking.

Motor current is internally controlled by pulse-width modulating the source drivers with a preset hysteresis format. Load current through an external sense resistor \(\left(R_{s}\right)\) is constantly monitored. When the current reaches the set trip point (determined by an external reference voltage or internal default), the source driver is disabled. Current recirculates through the ground clamp diode, motor winding, and sink driver. An internal constant-current sink reduces the trip point (hysteresis). When the decaying current reaches this lower threshold, the source driver is enabled again and the cycle repeats.

Thresholds and hysteresis can be set with external resistors or internal defaults can be used. With \(\mathrm{V}_{\mathrm{THS}}>3.0 \mathrm{~V}\), the trip point is internally set at 300 mV with \(7.5 \%\) hysteresis. Load current is then determined by the equation:
\[
I_{\text {TRIP }}=0.3 / R_{S}
\]

With \(\mathrm{V}_{T H S}<3.0 \mathrm{~V}\), the threshold, hysteresis percentage, and peak current are set with external resistors according to the equations:
\[
\begin{gathered}
\text { Threshold Voltage }\left(V_{T H S}\right)=V_{R E F} \cdot R_{T} /\left(R_{H}+R_{T}\right) \\
\text { Hysteresis Percentage }=R_{H} / 50 V_{\text {REF }} \\
\text { Load Trip Current }\left(I_{\text {TRIP }}\right)=V_{T H S} / 10 R_{S}
\end{gathered}
\]

Percentage hysteresis is a fixed value independent of load current. The chopping frequency is a function of circuit parameters including load inductance, load resistance, supply voltage, hysteresis, and switching speed of the drivers.

The UDN2936W and UDN2936W-120 outputs are rated for normal operating currents of up to \(\pm 2\) A and startup currents to \(\pm 3 \mathrm{~A}\) (see cautions above regarding braking and changing of motor direction). Internal power ground clamp and flyback diodes protect the outputs from the voltage transients that occur when switching inductive loads. All devices also feature thermal protection circuitry. If the junction temperature reaches \(+165^{\circ} \mathrm{C}\), the thermal shutdown circuitry turns OFF all output drivers. The outputs are re-enabled when the junction cools down to approximately \(+140^{\circ} \mathrm{C}\). This protection is only intended to protect the device from failures due to excessive junction temperature or loss of heat sinking and should not imply that output short circuits are permitted.

As with all high-power integrated circuits, the printed wiring board should utilize a heavy ground plane. For optimum performance, the drivers should be soldered directly into the board. The power supply should be decoupled with an electrolytic capacitorb ( \(>10 \mu \mathrm{~F}\) ) as close as possible to the device supply pin \(\left(\mathrm{V}_{\mathrm{BB}}\right)\).


TYPICAL HALL EFFECT
SENSOR LOCATIONS


\section*{2943}


\section*{ABSOLUTE MAXIMUM RATINGS}

Supply Voltage, Range \(\mathrm{V}_{\mathrm{S}} \ldots 8.5 \mathrm{~V}\) to 45 V *
Output Voltage, \(\mathrm{V}_{\mathrm{CE}(\text { sus })}\). . . . . . . . . . . . 24 V
Input Voltage Range, \(\mathrm{V}_{\mathrm{IN}} \ldots-0.3 \mathrm{~V}\) to +18 V Continuous Output Current, \(\mathrm{I}_{\text {OUT }} \cdots . . \pm \mathbf{1 . 0} \mathrm{A}\)
Package Power Dissipation,
\[
P_{D} \ldots \ldots \ldots \ldots . . .
\]

Operating Temperature Range,

Storage Temperature Range,
\(\mathrm{T}_{\mathrm{S}} \ldots \ldots \ldots \ldots \ldots . .{ }^{-55^{\circ}} \mathrm{C}\) to \(+\mathbf{+ 1 5 0}{ }^{\circ} \mathrm{C}\)
*Internal high-voltage shutdown above 26 V .

\section*{HIGH-CURRENT BIPOLAR HALF-BRIDGE MOTOR DRIVE}

Designed for use as a general-purpose motor driver, the UDQ2943Z half-bridge driver combines high-current sink and source drivers with logic stages, level shifting, diode transient protection, and a voltage regulator for single-supply operation. Capable of operating in extremely harsh environments, this device can withstand high ambient temperatures, output overloads, and repeated power supply transient voltages without damage. The driver can be used in pairs for full-bridge operation, or as triplets in three-phase brushless dc motor-drive applications.

The input circuitry is compatible with TTL, low-voltage CMOS, and NMOS logic. Logic lockout prevents both source and sink drivers from turning ON simultaneously. Each driver is turned ON by an active-low input, making the UDQ2943Z especially desirable in many microprocessor applications. An accidental input open circuit will turn OFF the corresponding output. The device also provides an internally-generated dead time to prevent crossover currents during output switching. Monolithic, space-saving construction offers reliability unobtainable with discrete components.

Saturated output drivers provide for low saturation voltage at the maximum rated current. Internal short-circuit protection, activated at load currents above 1 A , protects the source driver from accidental short-circuits between the output and ground.

The UDQ2943Z driver is rated for continuous operation with inductive loads at supply voltages of up to 24 V . With the application of increased supply voltages (to 45 V maximum), a high-voltage protection circuit becomes operative, shutting OFF both output drivers. The internal thermal shutdown is triggered by a nominal junction temperature of \(160^{\circ} \mathrm{C}\).

Single-chip construction and a modified 5-lead power-tab TO-220 plastic package provide cost-effective and reliable systems designs. It also features excellent power dissipation ratings, minimum size, and ease of installation. The heat-sink tab is at ground potential and does not require insulation.

\section*{FEATURES}
- \(\pm 1\) A Output Current

E 8.5 V to 24 V Operating Range
固 Withstands 45 V Supply Transients
- Crossover-Current Protected
- Logic-Compatible Inputs
- Saturated Output Drivers
- Output-Transient Protection
- Tri-State Output
- Internal Over-Voltage Protection
- Internal Short-Circuit Protection

\section*{HIGH-CURRENT BIPOLAR HALE-BRIDGE MOTOR DRVE}

\section*{FUNCTIONAL BLOCK DIAGRAM}


Dwg. No. A-14, 136
ALLOWABLE POWER DISSIPATION
AS A FUNCTION OF
AMBIENT TEMPERATURE


LOGIC TRUTH TABLE
\begin{tabular}{|ccc|}
\hline \begin{tabular}{c} 
Source Driver \\
Pin 2
\end{tabular} & \begin{tabular}{c} 
Sink Driver \\
Pin 5
\end{tabular} & \begin{tabular}{c} 
Output \\
Pin 4
\end{tabular} \\
\hline Low & Low & High \\
Low & High & High \\
High & Low & Low \\
High & High & High Z \\
\hline
\end{tabular}

Dwg. No. GP-014

\section*{2943 \\ HIGH-CURRENT BIPOLAR HALF-BRIDGE MOTOR DRIVE}

ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} \mathbf{C}, \mathbf{V}_{S}=+\mathbf{+ 2 4} \mathbf{V}\) (unless otherwise noted).
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[t]{2}{*}{Source Driver Input, Pin 2} & \multirow[t]{2}{*}{Sink Driver Input, Pin 5} & \multirow[t]{2}{*}{Output Pin 4} & \multirow[b]{2}{*}{Other} & \multicolumn{4}{|c|}{Limits} \\
\hline & & & & & & Min. & Typ. & Max. & Units \\
\hline \multirow[t]{2}{*}{Output Leakage Current} & \multirow[t]{2}{*}{\(I_{\text {cex }}\)} & 2.4 V & 2.4 V & 0 V & - & - & -10 & -100 & \(\mu \mathrm{A}\) \\
\hline & & 2.4 V & 2.4 V & 45 V & - & - & 10 & 100 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Output Sustaining Voltage} & \multirow[t]{2}{*}{\(\mathrm{V}_{\text {CE(sus) }}\)} & 2.4 V & 0.8 to 2.4 V & 1.0 A & Fig. 1A & 24 & - & - & V \\
\hline & & 0.8 to 2.4 V & 2.4 V & -1.0 A & Fig. 1B & 24 & - & - & V \\
\hline \multirow[t]{2}{*}{Output Saturation Voltage} & \multirow[t]{2}{*}{\(\mathrm{V}_{\text {CE(SAT) }}\)} & 0.8 V & 2.4 V & -1.0 A & - & - & 1.2 & 1.8 & V \\
\hline & & 2.4 V & 0.8 V & 1.0 A & - & - & 0.6 & 1.0 & V \\
\hline Short-Circuit Source Current & Isc & 0.8 V & 2.4 V & 0 V & - & 1.1 & - & 1.8 & A \\
\hline \multirow[t]{2}{*}{Logic Input Voltage} & \(\mathrm{V}_{\text {IN(1) }}\) & - & - & - & - & 2.0 & - & - & V \\
\hline & \(\mathrm{V}_{\text {IN(0) }}\) & - & - & - & - & - & - & 0.8 & V \\
\hline \multirow[t]{2}{*}{Input Current} & \(\mathrm{I}_{\text {(1) }}\) & 2.4 V & 2.4 V & NC & - & - & 10 & 100 & \(\mu \mathrm{A}\) \\
\hline & \(\mathrm{I}_{1 \times(0)}\) & 0.8 V & 0.8 V & NC & - & - & -50 & -150 & \(\mu \mathrm{A}\) \\
\hline Clamp Diode Forward Voltage & \(V_{F}\) & NC & NC & 1.0 A & Fig. 2 & - & 1.5 & 2.0 & V \\
\hline \multirow[t]{3}{*}{Logic Supply Current} & \multirow[t]{3}{*}{Is} & 2.4 V & 2.4 V & NC & - & - & 15 & 20 & mA \\
\hline & & 2.4 V & 0.8 V & NC & - & - & 55 & 70 & mA \\
\hline & & 0.8 V & 2.4 V & NC & - & - & 25 & 35 & mA \\
\hline Thermal Shutdown Temperature & \(\mathrm{T}_{J}\) & - & - & - & - & - & 160 & - & \({ }^{\circ} \mathrm{C}\) \\
\hline Over-Voltage Shutdown & \(\mathrm{V}_{\mathrm{S}}\) & - & - & - & - & 26 & - & - & V \\
\hline \multirow[t]{4}{*}{Propagation Delay} & \multirow[t]{4}{*}{\(t_{\text {PD }}\)} & 2.4 V & 2.4 V to 0.8 V & 1.0 A & Fig. 3 & - & 0.6 & 1.0 & \(\mu \mathrm{s}\) \\
\hline & & 0.8 to 2.4 V & 2.4 V & -1.0 A & Fig. 4 & - & 1.0 & 2.5 & \(\mu \mathrm{s}\) \\
\hline & & 2.4 V & 0.8 to 2.4 V & 1.0 A & Fig. 3 & - & 1.1 & 2.5 & \(\mu \mathrm{s}\) \\
\hline & & 2.4 to 0.8 V & 2.4 V & -1.0 A & Fig. 4 & - & 0.6 & 1.0 & \(\mu \mathrm{s}\) \\
\hline Dead Time & \(\mathrm{t}_{\mathrm{d}}\) & - & - & - & - & - & 2.0 & - & \(\mu \mathrm{s}\) \\
\hline
\end{tabular}

Note: Positive (negative) current is defined as going into (coming out of) the specified device pin.



Figure 1A


Dwg. No. A-14,140


Dwg. No. A-14, 141
Figure 3


Dwg. No. A-14, 142

Figure 4

\section*{2944}

\section*{QUAD HIGH-CURRENT, HIGH-VOLTAGE SOURCE DRIVER}


\section*{ABSOLUTE MAXIMUM RATINGS at \(+25^{\circ}\) C Free-Air Temperature}

Supply Voltage Range, \(\mathrm{V}_{\mathrm{S}} \ldots \ldots 10 \mathrm{~V}\) to 60 V
Output Current, \(\mathrm{I}_{\mathrm{OUT}}\) (dc) . . . . . . . . . . . . - 4 A
(peak) . . . . . . . . . . -5 A

Package Power Dissipation,
\(P_{D}\). . . . . . . . . . . . . . . . . . . See Graph
Operating Temperature Range,

Storage Temperature Range,

Output current rating will be limited by ambient temperature, duty cycle, heat sinking, air flow, and number of outputs conducting. Under any set of conditions, do not exceed the -5.0 A peak current and a junction temperature of \(+150^{\circ} \mathrm{C}\).

Capable of driving loads to 4 A at supply voltages to 60 V (inductive loads to 35 V ), the UDN2944W is a quad high-current, high-voltage source driver. Each of the four power drivers can provide space- and cost-saving interface between low-level signal-processing circuits and high-power loads in harsh environments.
: Individual supply lines have been provided for each pair of drivers so that different supplies can be used to drive multiple loads. The controlling inputs are TTL or CMOS compatible. The outputs include transient-suppression diodes for inductive loads.

This quad Darlington array is designed to serve as an interface between low-level circuitry and peripheral-power loads such as solenoids, motors, incandescent displays, heaters, and similar loads of up to 240 W per channel. The UDN2944W is an ideal complement to the UDN2878W quad 4 A sink driver.

For maximum power-handling capability, the UDN2944W driver is supplied in a 12-pin single in-line, power-tab package that allows efficient attachment of an external heat sink for maximum allowable package power dissipation. An external heat sink is usually required for proper operation of this device. The tab is at ground potential and needs no insulation.

\section*{FEATURES}
- Output Current to 4 A
- Output Voltage to 60 V
- Loads to 960 W
- Integral Output Suppression Diodes
- TTL and CMOS Compatible Inputs
- Plastic Single In-Line Package
- Heat-Sink Tab

Always order by complete part number: UDN2944W.

\section*{2944}

QUAD HIGH-CURRENT, HIGH-VOLTAGE SOURCE DRIVER



TRUTH TABLE
\begin{tabular}{|ccc|}
\hline INPUT & ENABLE & OUTPUT \\
\hline\(L\) & \(L\) & \(L\) \\
\(H\) & \(L\) & \(H\) \\
\(L\) & \(H\) & \(L\) \\
\(H\) & \(H\) & \(L\) \\
\hline
\end{tabular}

NOTE: Pin 3 must be connected to \(\mathrm{V}_{\mathrm{S}}\) for operation of input logic gates.

Dwg. GP-012

\section*{2944}

\section*{QUAD HIGH-CURRENT, HIGH-VOLTAGE SOURCE DRIVER}

ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} C, T_{J} \leq+150^{\circ} C, V_{S}=60 \mathrm{~V}, \mathrm{~V}_{\text {ENABLE }}=0 \mathrm{~V}\) (unless otherwise noted).
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{3}{|c|}{Limits} \\
\hline & & & Min. & Max. & Units \\
\hline Supply Voltage Range & \(\mathrm{V}_{\text {S }}\) & & 10 & 60 & V \\
\hline Output Leakage Current & \(\mathrm{I}_{\text {CEX }}\) & \(\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}, \mathrm{~V}_{\text {ENABLE }}=2.4 \mathrm{~V}\) & - & 50 & \(\mu \mathrm{A}\) \\
\hline Output Sustaining Voltage & \(V_{\text {CE(sus) }}\) & \(\mathrm{I}_{\text {OUT }}=-4 \mathrm{~A}, \mathrm{~L}=3 \mathrm{mH}\) & 35 & - & V \\
\hline \multirow[t]{2}{*}{Output Saturation Voltage} & \multirow[t]{2}{*}{\(\mathrm{V}_{\text {CE(SAT) }}\)} & \(\mathrm{I}_{\text {OUT }}=-1 \mathrm{~A}, \mathrm{~V}_{\text {IN }}=2.4 \mathrm{~V}\) & - & 1.8 & V \\
\hline & & \(\mathrm{I}_{\text {OUT }}=-4 \mathrm{~A}, \mathrm{~V}_{\text {IN }}=2.4 \mathrm{~V}\) & - & 2.5 & V \\
\hline \multirow[t]{2}{*}{Input Voltage} & Logic 1 & \(\mathrm{V}_{\mathrm{IN}(1)}\) or \(\mathrm{V}_{\text {ENABLE(1) }}\) & 2.0 & - & V \\
\hline & Logic 0 & \(\mathrm{V}_{\mathrm{IN}(0)}\) or \(\mathrm{V}_{\text {ENABLE(0) }}\) & - & 0.8 & V \\
\hline \multirow[t]{3}{*}{Input Current} & \multirow[t]{2}{*}{Logic 1} & \(\mathrm{V}_{\mathrm{IN}(1)}\) or \(\mathrm{V}_{\mathrm{ENABLE}(1)}=2.4 \mathrm{~V}\) & - & 220 & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{V}_{\text {IN(1) }}\) or \(\mathrm{V}_{\text {ENABLE(1) }}=12 \mathrm{~V}\) & - & 1.5 & mA \\
\hline & Logic 0 & \(\mathrm{V}_{\mathrm{IN}(0)}\) or \(\mathrm{V}_{\text {ENABLE(0) }}=0.8 \mathrm{~V}\) & - & 50 & \(\mu \mathrm{A}\) \\
\hline Total Supply Current & \(I_{s}\) & All drivers ON, All outputs open & - & 25 & mA \\
\hline Clamp Diode Leakage Current & \(\mathrm{I}_{\text {R }}\) & \(\mathrm{V}_{\mathrm{R}}=60 \mathrm{~V}\) & - & 50 & \(\mu \mathrm{A}\) \\
\hline Clamp Diode Forward Voltage & \(V_{F}\) & \(\mathrm{I}_{\mathrm{F}}=4 \mathrm{~A}\) & - & 2.2 & V \\
\hline Turn-On Delay & \(\mathrm{t}_{\mathrm{ON}}\) & \(0.5 \mathrm{E}_{\text {in }}\) to \(0.5 \mathrm{E}_{\text {out }}, \mathrm{R}_{\mathrm{L}}=15 \Omega\) & - & 2.0 & \(\mu \mathrm{s}\) \\
\hline Turn-Off Delay & \(\mathrm{t}_{\text {OFF }}\) & \(0.5 \mathrm{E}_{\text {in }}\) to \(0.5 \mathrm{E}_{\text {out }}, \mathrm{R}_{\mathrm{L}}=15 \Omega\) & - & 10 & \(\mu \mathrm{s}\) \\
\hline
\end{tabular}

NOTE: Negative current is defined as coming out of (sourcing) the device being tested.


\title{
2953 \\ AND 2954
}

\section*{FULL－BRIDGE PWM MOTOR DRIVERS}


Dwg．No．A－13，024

\section*{ABSOLUTE MAXIMUM RATINGS} at \(\mathrm{T}_{\mathrm{J}} \leq+150^{\circ} \mathrm{C}\)
Motor Supply Voltage， \(\mathrm{V}_{\mathrm{BB}} \ldots \ldots\). ．．．． 50 V
Output Current，I IUT
（Peak）．．．．．．．．．．．．．．．．．．．．．\(\pm 3.5\) A
（Continuous）．．．．．．．．．．．．．．．．\(\pm 2.0 \mathrm{~A}\)
Flyback Diode Voltage， \(\mathrm{V}_{\mathrm{K}} \ldots \ldots . . . \mathrm{V}_{\mathrm{BB}}\) Minimum Clamp Diode Voltage，
\(V_{A}\) ．．．．．．．．．．．．．．．．．．．．．．Ground
Logic Supply Voltage， \(\mathrm{V}_{\mathrm{cc}}\) ．．．．．．．．．． 7.0 V
Logic Input Voltage，

Sense Voltage， \(\mathrm{V}_{\text {SENSE }}\) ．．．．．．．．．．．． 1.5 V
Reference Voltage， \(\mathrm{V}_{\text {REF }} /\) BRAKE ．．．．． 15 V
Package Power Dissipation，
\(P_{D} \ldots \ldots . .\).
Operating Temperature Range，

Storage Temperature Range，
\(\mathrm{T}_{\mathrm{s}} \ldots \ldots \ldots \ldots \ldots . . .{ }^{-55^{\circ}} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)

The UDN2953B and UDN2954W are designed for bidirectional control of dc or stepper motors with continuous output currents to 2 A and peak start－up currents as high as 3．5 A．For pulse－width modulated （chopped－mode）operation，the output current is determined by the user＇s selection of a reference voltage and sensing resistor while the OFF pulse duration is set by an external RC timing network．PWM operation is characterized by maximum efficiency and low power－ dissipation levels．Extensive internal circuit protection includes thermal shutdown with hysteresis，transient－suppression diodes，and crossover current protection．

When the \(\mathrm{V}_{\text {REF }} / \overline{\text { BRAKE }}\) pin is low（ \(<0.8 \mathrm{~V}\) ），the braking function is enabled．This turns both sink drivers OFF and the source drivers are turned ON．When \(\mathrm{V}_{\text {REF }} /\) BRAKE is set above 2.4 V ，that voltage（and the current sensing resistor）determines the load current trip point．An RC TIMING pin is available to use for an internal one－shot to control load current decay time．

The UDN2953B driver is supplied in a 16－pin dual－in－line plastic package with copper heat－sink contact tabs．The lead configuration． enables easy attachment of a heat sink while fitting a standard inte－ grated circuit socket or printed wiring board layout．The UDN2954W， for higher package power dissipation requirements，is supplied in a 12－pin single in－line power tab package．In any package style，the heat sink is at ground potential and needs no insulation．

\section*{FEATURES}

图 50 V Output Voltage Rating
圈 2 A Continụous Output Rating
图 Internal Flyback Diodes
문 Thermal Shutdown
器 Crossover Current Protection
⿴囗大 BRAKE，ENABLE，and Current－Limit Functions

Always order by complete part number：
\begin{tabular}{|l|l|}
\hline Part Number & Package \\
\hline UDN2953B & 16－Pin DIP \\
\hline UDN2954W & 12－Pin Power－Tab SIP \\
\hline
\end{tabular}

\section*{2953 AND 2954 \\ FULL-BRIDGE PWM MOTOR DRIVERS}

UDN2953B


Dwg. No. GP-010B
UDN2954W


Dwg. No. GP-012A

TRUTH TABLE
\begin{tabular}{|ccccc|}
\hline \begin{tabular}{l} 
Output \\
Enable
\end{tabular} & Phase & \(\mathbf{V}_{\text {REF }} / \overline{\text { BRAKE }}\) & Out \(_{\mathbf{A}}\) & Out \(_{\mathbf{B}}\) \\
\hline Low & High & \(>2.4 \mathrm{~V}\) & High & Low \\
Low & Low & \(>2.4 \mathrm{~V}\) & Low & High \\
High & X & \(>2.4 \mathrm{~V}\) & Open & Open \\
X & X & \(<0.8 \mathrm{~V}\) & High & High \\
\hline
\end{tabular}

FUNCTIONAL BLOCK DIAGRAM


\section*{UDN2954W}


Dwg. No. A-13,023
\(X=\) Irrelevant

\section*{2953 AND 2954 \\ FULL-BRIDGE PWM MOTOR DRIVERS}

ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} \mathrm{C}, \mathbf{T}_{\mathbf{J}} \leq+150^{\circ} \mathrm{C}, \mathbf{V}_{\mathrm{BB}}=50 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}\), \(\mathbf{V}_{\text {SENSE }}=0 \mathrm{~V}, \mathbf{R C}=20 \mathrm{k} \Omega / 470 \mathrm{pF}\) to Ground.
\begin{tabular}{|l|c|c|c|c|}
\hline Characteristic & & & \multicolumn{2}{|c|}{ Limits } \\
\cline { 4 - 6 } & Symbol & Test Conditions & Min. Typ. Max. & Units \\
\hline
\end{tabular}

Output Drivers (OUT \({ }_{A}\) or OUT \({ }_{B}\) )
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Output Supply Range & \(\mathrm{V}_{\text {BB }}\) & & 6.5 & - & 50 & V \\
\hline \multirow[t]{2}{*}{Output Leakage Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{\text {cex }}\)} & \(\mathrm{V}_{\text {ENABLE }}=5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=\mathrm{V}_{\text {BB }}\), (note) & - & - & 50 & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{V}_{\text {ENABLE }}=5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}\), (note) & - & - & -50 & \(\mu \mathrm{A}\) \\
\hline Output Sustaining Voltage & \(\mathrm{V}_{\mathrm{CE} \text { (sus) }}\) & \(\mathrm{l}_{\text {Out }}= \pm 2 \mathrm{~A}, \mathrm{~L}=2 \mathrm{mH}\) & 50 & - & - & V \\
\hline \multirow[t]{3}{*}{Output Saturation Voltage} & \multirow[t]{3}{*}{\(\mathrm{V}_{\text {CEISAT) }}\)} & \(\mathrm{V}_{\text {ENABLE }}=0 \mathrm{~V}, \mathrm{I}_{\text {OUT }}= \pm 0.5 \mathrm{~A}\) & - & 1.0 & 1.2 & V \\
\hline & & \(\mathrm{V}_{\text {ENABLE }}=0 \mathrm{~V}, \mathrm{I}_{\text {OUT }}= \pm 1.0 \mathrm{~A}\) & - & 1.2 & 1.4 & V \\
\hline & & \(\mathrm{V}_{\text {ENABLE }}=0 \mathrm{~V}, \mathrm{I}_{\text {OUT }}= \pm 2.0 \mathrm{~A}\) & - & 1.5 & 1.8 & V \\
\hline Clamp Diode Leakage Current & \(I_{\text {R }}\) & \(\mathrm{V}_{\mathrm{R}}=50 \mathrm{~V}\) & - & - & 50 & \(\mu \mathrm{A}\) \\
\hline Clamp Diode Forward Voltage & \(\mathrm{V}_{\mathrm{F}}\) & \(\mathrm{I}_{\mathrm{F}}=2 \mathrm{~A}\) & - & 1.8 & 2.2 & V \\
\hline \multirow[t]{3}{*}{Motor Supply Current} & \(\mathrm{I}_{\text {BB(ON) }}\) & \(\mathrm{V}_{\text {ENABLE }}=0.8 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=2.4 \mathrm{~V}\), No Load & - & 20 & 30 & mA \\
\hline & \multirow[t]{2}{*}{\(\mathrm{I}_{\text {BB(OFF) }}\)} & \(\mathrm{V}_{\text {ENABLE }}=\mathrm{V}_{\text {REF }}=2.4 \mathrm{~V}\), No Load & - & 2.5 & 3.5 & mA \\
\hline & & \(\mathrm{V}_{\text {ENABLE }}=5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=0.8 \mathrm{~V}\), No Load & - & 40 & 60 & mA \\
\hline
\end{tabular}

\section*{Control Logic}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Logic Supply Range & \(\mathrm{V}_{\mathrm{cc}}\) & & 4.5 & 5.0 & 5.5 & V \\
\hline \multirow[t]{2}{*}{Logic Input Current} & \(\mathrm{I}_{\text {IN(1) }}\) & All Inputs \(=2.4 \mathrm{~V}\) & - & <-1.0 & -10 & \(\mu \mathrm{A}\) \\
\hline & \(\mathrm{I}_{\text {IN(0) }}\) & All Inputs \(=0.8 \mathrm{~V}\) & - & -50 & -200 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Logic Input Voltage} & \(\mathrm{V}_{\mathrm{IN}(1)}\) & All Inputs & 2.4 & - & - & V \\
\hline & \(\mathrm{V}_{\text {IN(0) }}\) & All Inputs & - & - & 0.8 & V \\
\hline \(\mathrm{V}_{\text {REF }}\) Open-Circuit Voltage & \(\mathrm{V}_{\text {REF(OPEN) }}\) & \(\mathrm{I}_{\text {REF }}=0\) & - & \(\mathrm{V}_{\mathrm{cc}}{ }^{\prime 2}\) & - & V \\
\hline Current Limit Threshold & & \(\mathrm{V}_{\text {REF }} / \mathrm{V}_{\text {SENSE }}\) at Trip Point & 9.5 & 10 & 10.5 & - \\
\hline Turn-On Delay & \(\mathrm{t}_{\text {on }}\) & All Drivers & - & 1.0 & - & \(\mu \mathrm{s}\) \\
\hline Turn-Off Delay & \(\mathrm{t}_{\text {off }}\) & All Drivers & - & 1.0 & - & \(\mu \mathrm{s}\) \\
\hline Thermal Shutdown Temp. & \(\mathrm{T}_{\mathrm{J}}\) & & - & 165 & - & \({ }^{\circ} \mathrm{C}\) \\
\hline \multirow[t]{2}{*}{Logic Supply Current} & \multirow[t]{2}{*}{\({ }_{\text {cc }}\)} & \(\mathrm{V}_{\text {ENABLE }}=\mathrm{V}_{\text {REF }}=2.4 \mathrm{~V}\) & - & 15 & 20 & mA \\
\hline & & \(\mathrm{V}_{\text {ENABLE }}=0.8 \mathrm{~V}, \mathrm{~V}_{\text {ReF }}=2.4 \mathrm{~V}\) & - & 22 & 30 & mA \\
\hline
\end{tabular}

NOTE: Tests performed at OUT \(T_{B}\) with \(\mathrm{V}_{\text {PHASE }}=0.8 \mathrm{~V}\) and at OUT \(_{A}\) with \(\mathrm{V}_{\text {PHASE }}=2.4 \mathrm{~V}\)

\section*{2953 AND 2954 \\ FULL-BRIDGE PWM MOTOR DRIVERS}

\title{
TYPICAL APPLICATION
}


Dwg. No. A-12,649B

NOTE: Pin 3 must be connected to an RC network as shown, or to \(\mathrm{V}_{\mathrm{CC}}\). It must NOT be left unconnected

\section*{APPLICATIONS INFORMATION}

The UDN2953B and UDN2954W full-bridge motor drivers are ideal for driving bidirectional dc servo, brushless dc, and 2-phase bipolar stepper motors with various current-control formats. Output current can be controlled by using an external sense resistor ( \(\mathrm{R}_{\text {SENSE }}\) ) and an optional RC network and reference voltage for PWM current control, or by using an external PWM source.

The output current trip point is set by:
\[
I_{\text {TRIP }}=\frac{V_{\text {REF }}}{10 R_{\text {SENSE }}}
\]
where the reference voltage \(\left(\mathrm{V}_{\text {REF }}\right)\) can be between 2.4 V and 15 V . If left unconnected, \(\mathrm{V}_{\text {REF }}\) defaults to \(\mathrm{V}_{\mathrm{cc}} / 2\) (see Figure 1).

When the bridge is turned ON, current increases in the motor and is sensed by the external sense resistor. When the current through the sense resistor reaches the trip point, the internal comparator triggers a monostable which turns OFF the sink drivers. As shown in Figure 2, the actual load current peak will be slightly higher than the trip point (especially for low-inductance loads) because of the internal logic and switching delays. This delay ( \(\mathrm{t}_{\mathrm{d}}\) ) is typically \(2 \mu \mathrm{~s}\).

After the sink drivers turn OFF, the motor current decays, circulating through the source driver and flyback diode. The sink driver's OFF time (and therefore the magnitude of the current decrease) is determined by the monostable's external RC timing components, where \(\mathrm{t}_{\mathrm{off}}=\mathrm{RC}\) within the range of \(20 \mathrm{k} \Omega\) to \(100 \mathrm{k} \Omega\) and 200 pF to 500 pF . If the \(R C\) pin is tied to \(V_{c c}\), internal timing circuitry is activated, allowing current control without an external RC network. The internally generated \(\mathrm{t}_{\mathrm{of}}\) is approximately \(12 \mu \mathrm{~s}\) at \(\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}\) and \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\), increasing slightly with increasing temperatures. With RC tied to \(\mathrm{V}_{\mathrm{cc}}, \mathrm{I}_{\mathrm{cc}}\) will increase by approximately 6 mA .

When the sink driver is re-enabled, the motor current is again allowed to rise to the trip point. This cycle repeats itself, maintaining the average motor current at the desired level.

Average motor current can also be controlled with external current control logic by using the OUTPUT ENABLE pin. Toggling the OUTPUT ENABLE pin shuts OFF both the source and sink drivers. Both the flyback and ground-clamp diodes conduct during turn-OFF (anodes ( A pin) connected to ground and cathodes ( K pin) connected to \(\mathrm{V}_{\mathrm{BB}}\) ), resulting in a very fast current decay. If the internal current control circuitry is not used, the RC pin should be connected to ground through a \(20 \mathrm{k} \Omega\) (minimum) resistor.

A logic low at the \(V_{\text {REF }}\) /BRAKE pin turns ON both source drivers and turns OFF both sink drivers, essentially shorting both ends of the motor winding to the motor supply. In this condition, the back-electromotive force (back-EMF) generated by the motor produces a current which dynamically brakes the motor. Depending upon the rotational velocity of the motor, this current level can approach that of a locked-rotor condition (which is limited only by the resistance of the motor winding). The internal current control circuitry is not operational when the brake function is used. Therefore, care should be exercised when braking to

Figure 1


Figure 2
Dwg. No. A-13,025

ensure that the current generated by the back-EMF never exceeds the absolute maximum rating of the drivers.

With bidirectional dc servo motors, the PHASE pin can be used for direction control. Similar to dynamically braking a motor, changing the direction of a rotating motor produces a current generated by the back-EMF. Again, this current should not be allowed to exceed the absolute maximum rating.

An internally generated deadtime (approximately \(3 \mu \mathrm{~s}\) ) prevents crossover currents that can occur when switching phases or braking.

Thermal protection circuitry turns OFF all drivers when the junction temperature typically reaches \(165^{\circ} \mathrm{C}\). It is only intended to protect the device from failures due to excessive junction temperature and should not imply that output short circuits are permitted. The thermal shutdown has a hysteresis of approximately \(8^{\circ} \mathrm{C}\).

The printed wiring board should utilize a heavy ground plane. For optimum performance, the driver should be soldered directly into the board. The load supply \(\left(V_{B B}\right)\) should be decoupled with an electrolytic capacitor \((\geq 10 \mu \mathrm{~F})\) as close as possible to the driver.

CURRENT CONTROL OPTIONS
\begin{tabular}{|l|c|c|c|c|}
\cline { 2 - 5 } \multicolumn{1}{c|}{} & \multicolumn{4}{c|}{ Circuit Terminal } \\
\hline Control Option & V \(_{\text {REF }} /\) BRAKE & RC (TIMING) & V \(_{\text {SENSE }}\) & OUTPUT ENABLE \\
\hline No PWM & \(\mathrm{V}_{\mathrm{CC}}\) or High & \(\geq 20 \mathrm{k} \Omega\) to Ground & Ground & Low \\
\hline PWM with Internal Timing & \(\mathrm{V}_{\mathrm{CC}}\) or High & \(\mathrm{V}_{\mathrm{CC}}\) & R \(_{\text {SENSE }}\) & Low \\
\hline PWM with External Timing & 2.4 V or \(15 \mathrm{~V}^{*}\) or \(\mathrm{V}_{\mathrm{CC}}\) & \(20-100 \mathrm{k} \Omega / 200-500 \mathrm{pF}\) & \(\mathrm{R}_{\text {SENSE }}\) & Low \\
\hline External PWM & \(\mathrm{V}_{\mathrm{CC}}\) or High & \(\geq 20 \mathrm{k} \Omega\) to Ground & \(R_{\text {SENSE }} \dagger\) & Toggle \(\dagger\) \\
\hline
\end{tabular}

\footnotetext{
* Programmed reference, i.e., A/D converter.
\(\dagger\) Primarily, closed-loop speed and/or current control applications. I TRIP can be peak (or default) limit for protecting motor and/or driver IC.
}

\section*{2961}

\section*{HIGH-CURRENT HALF-BRIDGE PRINTHEAD/MOTOR DRIVER-WITH INTERNAL CURRENT SENSING AND CONTROL}


ABSOLUTE MAXIMUM RATINGS
```

Supply Voltage, V (BB . . . . . . . . . . . . . . 45 V
Output Current, I IOUT}\mathrm{ (continuous) . . . }\pm3.4
(t }\mp@subsup{\textrm{w}}{}{5}\leq20\mu\textrm{s},10% duty cycle) . . . . 44.0 A
Logic Supply Voltage, V cc . . . . . . . . . 7.0 V
Input Voltage Range,
V
Package Power Dissipation,
P
Operating Temperature Range,
T
Junction Temperature, TJ. . . . . . . +150}\mp@subsup{}{}{\circ}\mathbf{C}
Storage Temperature Range,
TS
Output current rating may be restricted to a value
determined by system concerns and factors.
These include: system duty cycle and timing,
ambient temperature, and use of any heatsinking
and/or forced cooling. For reliable operation, the
specified maximum junction temperature should
not be exceeded.

* Fault conditions that produce excessive junction temperature will activate device thermal shutdown circuitry. These conditions can be tolerated, but should be avoided.

```

The UDN2961B and UDN2961W are 3.4 A half bridges designed specifically for driving solenoid printheads, stepper motors, and dc motors. The UDN2961B/W consists of a power source driver output, a power sink driver output, a flyback recovery diode, internal current sensing circuitry, and a user-selectable fixed off-time chopper circuit.

The output drivers are capable of sustaining 45 V with continuous currents of \(\pm 3.4 \mathrm{~A}\) and peak transient currents of \(\pm 4 \mathrm{~A}\) permitted. The outputs have been optimized for a low output saturation voltage (typically 2.6 V total source plus sink drops at 3.4 A).

For output current control, load current is sensed internally and limited by chopping the output driver(s) in a user-selectable fixed offtime PWM mode. The maximum output current is determined by the user's selection of a reference voltage. The MODE pin determines whether the current control circuitry will chop in a slow current-decay mode (only the source driver switching) or in a fast current-decay mode (source and sink switching). A user-selectable blanking window prevents false triggering of the current control circuitry during chopping.

The UDN2961B is supplied in a 16-pin dual in-line plastic batwing package with a copper lead-frame and heat sinkable tabs for improved power dissipation capabilities. For higher power dissipation requirements, the UDN2961W is supplied in a 12-pin single in-line power tab package.

\section*{FEATURES}
- 3.4 A, 45 V Source and Sink Drivers
- Internal Current Sensing
- User-Selectable Fixed Off-Time PWM Current Control
- Internal Flyback Diode
- Low Output Saturation Voltage
- Chip Enable
- Fast or Slow Current-Decay Modes
- Programmable Blanking Window
- Internal Thermal Shutdown Circuitry

Always order by complete part number:
\begin{tabular}{|l|l|}
\hline Part Number & Package \\
\hline UDN2961B & 16-Pin DIP \\
\hline UDN2961W & 12-Pin Power-Tab SIP \\
\hline
\end{tabular}

\title{
2961 \\ HIGH-CURRENT HALF-BRIDGE PRINTHEAD/MOTOR DRIVER
}


Dwg. No. GP-032

\section*{FUNCTIONAL BLOCK DIAGRAM}


\section*{UDN2961W}


\section*{2961 \\ HIGH-CURRENT HALE-BRIDGE PRINTHIEAD/MOTOR DRIVER}

ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} C, V_{B B}=45 \mathrm{~V}\), \(V_{C C}=4.75 \mathrm{~V}\) to \(5.25 \mathrm{~V}, \mathrm{R}_{\mathbf{C V}}=2940 \Omega\) (unless otherwise noted).
\begin{tabular}{|l|c|c|l|l|}
\hline \multirow{3}{*}{ Characteristic } & \multirow{3}{|c|}{ Symbol } & Test Conditions & \multicolumn{2}{|c|}{ Limits } \\
\cline { 4 - 6 } & Min. Typ. Max. & Units \\
\hline
\end{tabular}

\section*{Output Drivers}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Output Leakage Current} & \multirow[t]{2}{*}{\({ }_{\text {cex }}\)} & \(\mathrm{V}_{\text {EN }}=0.8 \mathrm{~V}, \mathrm{~V}_{\text {SOURCE }}=0 \mathrm{~V}\) & - & <-1.0 & -100 & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{V}_{\mathrm{EN}}=0.8 \mathrm{~V}, \mathrm{~V}_{\text {SINK }}=45 \mathrm{~V}\) & - & <1.0 & 100 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{4}{*}{Output Saturation Voltage} & \multirow[t]{4}{*}{\(V_{\text {CE(SAT) }}\)} & Source Driver, \(\mathrm{I}_{\text {OUT }}=-3.4 \mathrm{~A}\) & - & 1.6 & 2.2 & V \\
\hline & & Source Driver, \(\mathrm{I}_{\text {OUT }}=-3.0 \mathrm{~A}\) & - & 1.5 & - & V \\
\hline & & Sink Driver, \(\mathrm{I}_{\text {OUT }}=3.4 \mathrm{~A}\) & - & 1.0 & 1.4 & V \\
\hline & & Sink Driver, \(\mathrm{I}_{\text {OUT }}=3.0 \mathrm{~A}\) & - & 0.9 & - & V \\
\hline Output Sustaining Voltage & \(\mathrm{V}_{\mathrm{CE} \text { (sus) }}\) & \(\mathrm{I}_{\text {OUT }}= \pm 3.4 \mathrm{~A}, \mathrm{~L}=3 \mathrm{mH}\) & 45 & - & - & V \\
\hline Recovery Diode Leakage Current & \(I_{\text {R }}\) & \(\mathrm{V}_{\mathrm{R}}=45 \mathrm{~V}\) & - & <1.0 & 100 & \(\mu \mathrm{A}\) \\
\hline Recovery Diode Forward Voltage & \(V_{F}\) & \(\mathrm{I}_{\mathrm{F}}=3.4 \mathrm{~A}\) & - & - & 2.0 & V \\
\hline \multirow[t]{2}{*}{Motor Supply Current} & \(\mathrm{I}_{\text {BB(on) }}\) & \(\mathrm{V}_{\mathrm{EN}}=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0.8 \mathrm{~V}\), No Load & - & - & 70 & mA \\
\hline & \(\mathrm{I}_{\mathrm{BB} \text { (off) }}\) & \(\mathrm{V}_{\mathrm{EN}}=0.8 \mathrm{~V}\) & - & - & 2.5 & mA \\
\hline \multirow[t]{2}{*}{Output Rise Time} & \multirow[t]{2}{*}{\(\mathrm{t}_{\mathrm{r}}\)} & Source Driver, \(\mathrm{I}_{\text {Out }}=-3.4 \mathrm{~A}\) & - & - & 600 & ns \\
\hline & & Sink Driver, \(\mathrm{I}_{\text {Out }}=3.4 \mathrm{~A}\) & - & - & 600 & ns \\
\hline \multirow[t]{2}{*}{Output Fall Time} & \multirow[t]{2}{*}{\(t_{\text {f }}\)} & Source Driver, \(\mathrm{I}_{\text {OUT }}=-3.4 \mathrm{~A}\) & - & - & 600 & ns \\
\hline & & Sink Driver, \(\mathrm{I}_{\text {OUT }}=3.4 \mathrm{~A}\) & - & - & 600 & ns \\
\hline
\end{tabular}

\section*{Control Logic}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Logic Input Voltage} & \(\mathrm{V}_{\text {IN(1) }}\) & & 2.0 & - & - & V \\
\hline & \(\mathrm{V}_{\mathrm{IN}(0)}\) & & - & - & 0.8 & V \\
\hline \multirow[t]{2}{*}{Logic Input Current} & \(\mathrm{I}_{\text {(N(1) }}\) & \(\mathrm{V}_{\mathrm{IN}}=5.0 \mathrm{~V}\) & - & - & 10 & \(\mu \mathrm{A}\) \\
\hline & \(I_{\text {IN(0) }}\) & \(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\) & - & - & -1.0 & mA \\
\hline Reference Input Current & \(\mathrm{I}_{\text {REF }}\) & \(\mathrm{V}_{\text {REF }}=5.0 \mathrm{~V}\) & - & - & 50 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Transconductance} & \multirow[t]{2}{*}{\(\mathrm{I}_{\text {TRIP }} / \mathrm{V}_{\text {REF }}\)} & \(\mathrm{V}_{\text {REF }}=1.0 \mathrm{~V}\) & 0.9 & 1.0 & 1.1 & A/V \\
\hline & & \(\mathrm{V}_{\text {REF }}=3.2 \mathrm{~V}\) & 0.9 & 1.0 & 1.1 & A/V \\
\hline \multirow[t]{2}{*}{Logic Supply Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{\mathrm{cc}}\)} & \(\mathrm{V}_{\text {EN }}=2.0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0.8 \mathrm{~V}\), No Load & - & - & 160 & mA \\
\hline & & \(\mathrm{V}_{\mathrm{EN}}=0.8 \mathrm{~V}\) & - & - & 15 & mA \\
\hline \multirow[t]{2}{*}{Turn On Delay} & \multirow[t]{2}{*}{\(\mathrm{t}_{\text {pd(on) }}\)} & Source Driver & - & - & 600 & ns \\
\hline & & Sink Driver & - & - & 600 & ns \\
\hline \multirow[t]{2}{*}{Turn Off Delay} & \multirow[t]{2}{*}{\(t_{\text {pd(off) }}\)} & Source Driver & - & - & 2.0 & \(\mu \mathrm{S}\) \\
\hline & & Sink Driver & - & - & 2.0 & \(\mu \mathrm{s}\) \\
\hline Thermal Shutdown Temperature & \(\mathrm{T}_{J}\) & & - & 165 & - & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

Negative current is defined as coming out of (sourcing) the specified device terminal.

\section*{2961 \\ HIGH-CURRENT HALF-BRIDGE PRINTHEAD/MOTOR DRVER}

\section*{APPLICATIONS INFORMATION}

The UDN2961B/W is a high current half-bridge designed to drive a number of inductive loads such as printer solenoids, stepper motors, and dc motors. Load current is sensed internally and is controlled by pulsewidth modulating (PWM) the output driver(s) in a fixed off-time, variable-frequency format. The peak current level is set by the user's selection of a reference voltage. A slow current-decay mode (chopping only the source driver) or a fast current-decay mode (chopping both the source and sink drivers) can be selected via the MODE pin.

\section*{PWM CURRENT CONTROL}

A logic low on the MODE pin sets the current-control circuitry into the slow-decay mode. The RS flip-flop is set initially, and both the source driver and the sink driver are turned ON when the INPUT pin is at a logic low. As current in the load increases, it is sensed by the internal sense resistor until the sense voltage equals the trip voltage of the comparator. At this time, the flip-flop is reset and the source driver is turned OFF. Over the range of \(\mathrm{V}_{\text {REF }}=0.8 \mathrm{~V}\) to 3.4 V , the output current trip point transfer function is a direct linear function of the reference voltage:
\[
\mathrm{I}_{\text {TRIP }}=\mathrm{V}_{\text {REF }}
\]

To ensure an accurate chop current level ( \(\pm 10 \%\) ), an external \(2940 \Omega \pm 1 \%\) resistor ( \(\mathrm{R}_{\mathrm{cv}}\) ) is used. The actual load current peak will be slightly higher than the trip point (especially for low-inductance loads) because of the internal logic and switching delays (typically \(1.5 \mu \mathrm{~s}\) ). After the source driver turns OFF, the load current decays, circulating through an external ground clamp diode, the load, and the sink transistor. The source driver's OFF time (and therefore the magnitude of the current decrease) is determined by the one-shot's external RC timing components:
\[
\mathrm{t}_{\mathrm{OFF}}=\mathrm{RC}
\]
within the range of \(20 \mathrm{k} \Omega\) to \(100 \mathrm{k} \Omega\) and 100 pF to 1000 pF . When the one-shot times out, the flip-flop is set again, the source driver is re-enabled, and the load current again is allowed to rise to the set peak value and trip the comparator. This cycle repeats itself, maintaining the average load current at the desired level.

A logic high on the MODE pin sets the current-control circuitry into the fast-decay

mode. When the peak current threshold is detected, the flip-flop is reset and both the source driver and the sink driver turn OFF. Load current decays quickly through the external ground clamp diode, the load, and the internal flyback diode. In the fast-decay mode, the OFF time period is one-half the time that is set by the external RC network for the slow-decay mode:
\[
\mathrm{t}_{\mathrm{OFF}}=\frac{\mathrm{RC}}{2}
\]

The amount of ripple current, when chopping in the fast-decay mode, is considerably higher than when chopping in the slow-decay mode.

\section*{2961 \\ HIGH-CURRENT HALF-BRIDGE PRINTHEAD/MOTOR DRIVER}

The frequency of the PWM current control is determined by the time required for the load current to reach the set peak threshold (a function of the load characteristics and \(\mathrm{V}_{\mathrm{BB}}\) ) plus the OFF time of the switching driver(s) (set by the external RC components).

To prevent false resetting of the flip-flop, due to switching transients and noise, a blanking time for the comparator can be set by the user where \(t_{\mathrm{B}} \approx 3600 \times \mathrm{C}\) in the slowdecay mode or \(t_{B} \approx 2400 \times \mathrm{C}\) in the fast-decay mode. For C between 100 pF and 1000 pF , \(t_{B}\) is in \(\mu \mathrm{s}\).

\section*{POWER CONSIDERATIONS}

The UDN2961B/W outputs are optimized for low power dissipation. The sink driver has a maximum saturation voltage drop of only 1.4 V at 3.4 A, while the source driver has a 2.2 V drop at -3.4 A. Device power dissipation is minimized in the slow-decay. mode, as the chopping driver (the source driver) is ON for less than \(50 \%\) of the chop period. When the source driver is OFF during a chop cycle, power is dissipated on chip only by the sink driver; the rest of the power is dissipated through the external ground clamp diode. In the fast-decay mode, the ON time of the chopping drivers (both the source driver and the sink driver) may be greater than \(50 \%\), and the power dissipation will be greater.

\section*{GENERAL}

A logic low on the ENABLE pin prevents the source driver and the sink driver from turning ON, regardless of the state of the INPUT pin or the supply voltages. With the ENABLE pin high, a logic low on the INPUT pin turns ON the output drivers.

To protect against inductive load voltage transients, an external ground clamp diode is required. A fast-recovery diode is recommended to reduce power dissipation in the UDN2961B/W. The blanking time prevents false triggering of the current sense comparator, which can be caused by the recovery current spike of the ground clamp diode when the chopping source driver turns ON.

The load supply \(\left(V_{B B}\right)\) should be well decoupled with a capacitor placed as close as possible to the device.

The EMITTER pin should be connected to a high-current power ground.

Thermal shutdown protection circuitry is activated and turns OFF both output drivers at

a junction temperature of typically \(+165^{\circ} \mathrm{C}\). It is intended only to protect the device from catastrophic failures due to excessive junction temperatures and should not imply that output short circuits are permitted. The output drivers are re-enabled when the junction temperature cools down to approximately \(+145^{\circ} \mathrm{C}\).

\section*{MOTOR DRIVER APPLICATIONS}

Two UDN2961B/Ws can be cross connected as shown to form a full-bridge driver circuit. Two full-bridge circuits are needed to drive a two-phase bipolar stepper motor. When in a full-bridge configuration, one INPUT signal must be logically inverted from the other INPUT signal to prevent the simultaneous conduction of a source driver from one half-bridge and the sink driver from the other half-bridge. In order to prevent cross-over currents, a turn-ON delay time of \(3 \mu\) s is needed between the time an INPUT signal for one of the half bridges goes high and the INPUT signal for the other half bridge goes low.

In addition to the two external ground clamp diodes, diodes in series with the load to the SINK OUT are needed in a full-bridge configuration. These series diodes prevent the sink drivers from conducting on the inverse mode, which can occur when the opposite half-bridge ground clamp diode is conducting and forces the sink driver collector below ground.

If fast current decay is used (MODE = logic high) or pulse width modulation of the load-current direction is used, diodes in series with the load to the SOURCE OUT are needed. These series diodes prevent the SOURCE OUT from inverse conducting during the recirculation period and thereby prevent shoot-through currents from occuring as the drivers turn back ON.

\section*{2962}

ABSOLUTE MAXIMUM RATINGSat \(\mathrm{T}_{\mathrm{J}} \leq+150^{\circ} \mathrm{C}\)
Supply Voltage, \(\mathrm{V}_{\mathrm{CC}}\) ..... 45 V
Peak Output Current, I \({ }_{\text {OUT }}\) ..... \(\pm 4\) A
Input Voltage Range,

Package Power Dissipation,
    \(P_{D}\). . . . . . . . . . . . . . . . . . . See Graph
Operating Temperature Range,
    \(\mathrm{T}_{\mathrm{A}}\). . . . . . . . . . . . . . . . - \(\mathbf{- 2 0}{ }^{\circ} \mathrm{C}\) to \(\mathbf{+ 8 5}{ }^{\circ} \mathrm{C}\)
Storage Temperature Range,

NOTE: Output current rating may be limited by
duty cycle, ambient temperature, and heat sinking
Under any set of conditions, do not exceed the
specified peak current and a junction temperature
of \(+150^{\circ} \mathrm{C}\).

Using PWM to minimize power dissipation and maximize load efficiency, the UDN2962W dual driver is recommended for impact printer solenoids and stepper motors. It is comprised of two source/sink driver pairs rated for continuous operation to \(\pm 3 \mathrm{~A}\). It can be connected to drive two independent loads or a single load in the full-bridge configuration. Both drivers include output clamp/flyback diodes, input gain and level shifting, a voltage regulator for single-supply operation, and pulse-width modulated output-current control circuitry. Inputs are compatible with most TTL, DTL, LSTTL, and low-voltage CMOS or PMOS logic.

The peak output current and hysteresis for each source/sink pair is set independently. Output current, threshold voltage, and hysteresis are set by the user's selection of external resistors. At the specified output-current trip level, the source driver turns OFF. The internal clamp diode then allows current to flow without additional input from the power supply. When the lower current trip point is reached, the source driver turns back ON.

The UDN2962W is in a 12-pin single in-line power tab package. The tab is at ground potential and needs no insulation. For high-current or high-frequency applications, external heat sinking may be required.

\section*{FEATURES}
- 4 A Peak Output
- 45 V Min. Sustaining Voltage
- Internal Clamp Diodes
- TTL/PMOS/CMOS Compatible Inputs
- High-Speed Chopper



Dwg. No. GP-012A

TRUTH TABLE
\begin{tabular}{|cccc|}
\hline \(\mathbf{v}_{\text {IN }}\) & \(\mathbf{v}_{\text {SENSE }}\) & \begin{tabular}{c} 
SOURCE \\
DRIVER
\end{tabular} & \begin{tabular}{c} 
SINK \\
DRIVER
\end{tabular} \\
\hline High & NA & Off & Off \\
Low & \(<V_{\text {THS }} / 10\) & On & On \\
Low & \(>V_{\text {THS }} / 10\) & Off & On \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} C, T_{J} \leq+150^{\circ} \mathrm{C}, \mathbf{V}_{\mathbf{C C}}=45 \mathrm{~V}, \mathbf{V}_{\text {SENSE }}=0 \mathrm{~V}\) (unless otherwise noted).
\begin{tabular}{|l|c|c|ccc|c|}
\hline & & & \multicolumn{3}{|c|}{ Limits } \\
\cline { 4 - 8 } Characteristic & Symbol & & Test Conditions & Min. & Typ. & Max.
\end{tabular} Units \begin{tabular}{l} 
Operating \\
\hline Supply Voltage Range \\
\hline
\end{tabular}

Output Drivers
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Output Leakage Current} & \multirow[t]{2}{*}{\(I_{\text {cex }}\)} & \(\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}, \mathrm{~V}_{\text {SOURCE }}=0 \mathrm{~V}\) & - & <-1.0 & -100 & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}, \mathrm{~V}_{\text {SINK }}=45 \mathrm{~V}\) & - & <1.0 & 100 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{4}{*}{Output Saturation Voltage} & \multirow[t]{4}{*}{\(\mathrm{V}_{\text {CE(SAT) }}\)} & Source Drivers, \(\mathrm{I}_{\text {LOAD }}=3.0 \mathrm{~A}\) & - & 2.1 & 2.3 & V \\
\hline & & Source Drivers, \(\mathrm{I}_{\text {LOAD }}=1.0 \mathrm{~A}\) & - & 1.7 & 2.0 & V \\
\hline & & Sink Drivers, \(\mathrm{I}_{\text {LOAD }}=3.0 \mathrm{~A}\) & - & 1.7 & 2.0 & V \\
\hline & & Sink Drivers, \(\mathrm{I}_{\text {LOAD }}=1.0 \mathrm{~A}\) & - & 1.1 & 1.3 & V \\
\hline Output Sustaining Voltage & \(\mathrm{V}_{\text {CE(sus) }}\) & \(\mathrm{I}_{\text {OUT }}= \pm 3.0 \mathrm{~A}, \mathrm{~L}=3.5 \mathrm{mH}\) & 45 & - & - & V \\
\hline \multirow[t]{3}{*}{Output Current Regulation} & \multirow[t]{3}{*}{\(\Delta \mathrm{l}_{\text {OUT }}\)} & \(\mathrm{V}_{\text {THS }}=0.6 \mathrm{~V}\) to \(1.0 \mathrm{~V}, \mathrm{~L}=3.5 \mathrm{mH}\) & - & - & \(\pm 25\) & \% \\
\hline & & \(\mathrm{V}_{\text {THS }}=1.0 \mathrm{~V}\) to \(2.0 \mathrm{~V}, \mathrm{~L}=3.5 \mathrm{mH}\) & - & - & \(\pm 10\) & \% \\
\hline & & \(\mathrm{V}_{\mathrm{THS}}=2.0 \mathrm{~V}\) to \(5.0 \mathrm{~V}, \mathrm{~L}=3.5 \mathrm{mH}\) & - & - & \(\pm 5.0\) & \% \\
\hline Clamp Diode Forward Voltage & \(V_{F}\) & \(\mathrm{I}_{\mathrm{F}}=3.0 \mathrm{~A}\) & - & 1.7 & 2.0 & V \\
\hline Output Rise Time & \(\mathrm{t}_{\mathrm{r}}\) & \(\mathrm{I}_{\text {LOAD }}=3.0 \mathrm{~A}, 10 \%\) to \(90 \%\), Resistive Load & - & 0.5 & 1.0 & \(\mu \mathrm{s}\) \\
\hline Output Fall Time & \(t_{\text {f }}\) & \(\mathrm{I}_{\text {LOAD }}=3.0 \mathrm{~A}, 90 \%\) to \(10 \%\), Resistive Load & - & 0.5 & 1.0 & \(\mu \mathrm{s}\) \\
\hline
\end{tabular}

Control Logic
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Logic Input Voltage} & \(\mathrm{V}_{\text {IN(1) }}\) & & 2.4 & - & - & V \\
\hline & \(\mathrm{V}_{\text {IN(0) }}\) & & - & - & 0.8 & V \\
\hline \multirow[t]{4}{*}{Logic Input Current} & \(\mathrm{I}_{\text {IN(1) }}\) & \(\mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}\) & - & 1.0 & 10 & \(\mu \mathrm{A}\) \\
\hline & \(\mathrm{I}_{\text {IN(0) }}\) & \(\mathrm{V}_{\mathrm{IN}}=0.8 \mathrm{~V}\) & - & -20 & -100 & \(\mu \mathrm{A}\) \\
\hline & \(\mathrm{I}_{\text {THS(ON) }}\) & \(\mathrm{V}_{\text {THS }} \geq 500 \mathrm{mV}, \mathrm{V}_{\text {SENSE }} \leq \mathrm{V}_{\text {THS }} / 10.5\) & - & -2.0 & - & \(\mu \mathrm{A}\) \\
\hline & \(\mathrm{I}_{\text {THS(HYS) }}\) & \(\mathrm{V}_{\text {SENSE }} \geq \mathrm{V}_{\text {THS }} / 9.5, \mathrm{~V}_{\text {THS }}=0.6 \mathrm{~V}\) to 5.0 V & 140 & 200 & 260 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{V}_{\text {THS }} / \mathrm{V}_{\text {SENSE }}\) Ratio & - & At Trip Point, \(\mathrm{V}_{\text {THS }}=2.0 \mathrm{~V}\) to 5.0 V & 9.5 & 10 & 10.5 & - \\
\hline \multirow[t]{2}{*}{Supply Current (Total Device)} & \multirow[t]{2}{*}{\({ }_{\text {cc }}\)} & \(\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}\), Outputs OFF & - & 8.0 & 12 & mA \\
\hline & & \(\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}\), Outputs Open & - & 25 & 40 & mA \\
\hline \multirow[t]{3}{*}{Propagation Delay Time (Resistive Load)} & \multirow[t]{3}{*}{\(\mathrm{t}_{\mathrm{pd}}\)} & \(50 \% \mathrm{~V}_{\text {IN }}\) to \(50 \% \mathrm{~V}_{\text {OUT }}\), Turn OFF & - & - & 2.5 & \(\mu \mathrm{S}\) \\
\hline & & \(50 \% \mathrm{~V}_{\text {IN }}\) to \(50 \% \mathrm{~V}_{\text {Out }}\), Turn ON & - & - & 3.0 & \(\mu \mathrm{s}\) \\
\hline & & \(100 \% \mathrm{~V}_{\text {SENSE }}\) to \(50 \% \mathrm{~V}_{\text {OUT }}{ }^{*}\) & - & - & 3.0 & \(\mu \mathrm{s}\) \\
\hline
\end{tabular}
* Where \(V_{\text {SENSE }} \geq \mathrm{V}_{\text {THS }} / 9.5\)

NOTE: Negative current is defined as coming out of (sourcing) the specified device pin.

\section*{CIRCUIT DESCRIPTION} AND APPLICATIONS INFORMATION

The UDN2962W high-current driver is intended for use as a free-running, pulse-width modulated solenoid driver.

Circuit Description. In operation, the source and sink drivers are both turned ON by a low level at the input. The load current rises with time as a function of the load inductance, total circuit resistance, and supply voltage and is sensed by the external sense resistor \(\left(R_{s}\right)\). When the load current reaches the trip point ( \(\mathrm{I}_{\text {TRII }}\) ), the comparator output goes high and turns OFF the source driver. The actual load current will peak slightly higher than \(\mathrm{I}_{\text {TRIP }}\) because of the internal logic and switching delays.

After the source driver is turned OFF, the load current continues to circulate through the sink driver and an internal ground clamp diode. The rate of current decay is a function of the load inductance and total circuit resistance.

An internal constant current sink reduces the trip point (hysteresis) until the decaying load current reaches the lower threshold, when the comparator output goes low and the source driver is again turned ON. Load current is again allowed to rise to the trip point and the cycle repeats.

Maximum load current and hysteresis is determined by the user.
Determining Maximum Load Current and Hysteresis. Trip current ( \(I_{\text {TRIP }}\) ) is determined as a function of resistance \(R_{s}\) and the threshold voltage, \(\mathrm{V}_{\mathrm{THS}}\) :
\[
I_{\mathrm{TRIP}}=\frac{\mathrm{V}_{\mathrm{THS}}}{10 \mathrm{R}_{\mathrm{S}}}
\]
where \(\mathrm{V}_{\text {THS }}=10 \cdot \mathrm{~V}_{\text {SENSE }}=0.6 \mathrm{~V}\) to 5.0 V .
Hysteresis percentage \((H)\) is determined by resistance \(R_{H}\) and is independent of the load current:
\[
H=\frac{R_{H}}{50 \cdot V_{\text {REF }}}
\]

The chopping frequency is asynchronous and a function of the system and circuit parameters, including load inductance, supply voltage, hysteresis setting, and switching speed of the driver.

Resistance \(R_{T}\) is determined as:
\[
R_{T}=\frac{R_{H} V_{T H S}}{V_{\text {REF }}-V_{T H S}}
\]

Note that if \(\mathrm{V}_{\mathrm{THS}}=\mathrm{V}_{\text {REF }}\), then \(\mathrm{R}_{\mathrm{T}}=\infty\).

Circuit Layout. To prevent interaction between channels, each of the two high-level power ground returns (the low side of the sense resistors) must be returned independently to the low-level signal ground (pin 1). The circuit common (pin 1) can then be routed to the system ground.

The printed wiring board should utilize a heavy ground plane. For optimum performance, the driver should be soldered directly into the board.

The power supply \(\left(\mathrm{V}_{\mathrm{CC}}\right)\) should be decoupled with an electrolytic capacitor \((\geq 10 \mu \mathrm{~F})\) as close as possible to pin 7.


\section*{TYPICAL WAVESHAPES}


Dwg. WP-006

\section*{APPLICATIONS INFORMATION}

\section*{RESISTOR \(R_{\text {H }}\) VALUE \\ AS A FUNCTION OF HYSTERESIS}


\section*{RESISTOR R \(\mathrm{R}_{\mathrm{T}}\) VALUE \\ AS A FUNCTION OF PEAK LOAD CURRENT}


\section*{MOUNTING POWER TAB DEVICES}

Power-tab packages are efficient thermal dissipators when properly utilized. In application, the following precautions should be taken:
1. Always fasten the tab to the heat sink before the leads are soldered to fixed terminals.
2. Strain relief must be provided if there is any probability of axial stress to the leads.
3. Thermal grease (Dow Corning 340 or equivalent) should always be used. Thermal compounds are better heat conductors than air but not a good substitute for flat mating surfaces.
4. The mounting surface should be flat to within 0.002 inch/inch ( \(0.05 \mathrm{~mm} / \mathrm{mm}\) ).
5. Brute force mounting to poorly finished heat sinks can cause internal stresses which damage silicon chips and insulation parts. Mounting torque should be between 4 and 8 inch pounds ( 0.45 to 0.90 Nm .)
6. The mounting holes should be as clean as possible with no burrs or ridges.
7. Use appropriate hardware including a lock washer or torque washer.
8. If insulating bushings are used, they should be of dialylphthalate, fiberglass-filled polycarbonate, or fiberglass-filled nylon. Unfilled nylon should be avoided.

\section*{2981 \\ THRU 2984}


UDN2981-84A


Dwg. No. A-10, 243

\section*{ABSOLUTE MAXIMUM RATINGS at \(25^{\circ}\) C Free-Air Temperature}

Output Voltage Range, \(\mathrm{V}_{\mathrm{CE}}\) (UDN2981A \& UDN2982A/LW 5 V to 50 V
(UDN2983A \&
UDN2984A/LW) . . . . . . . 35 V to 80 V
Input Voltage, \(\mathrm{V}_{\text {IN }}\)
(UDN2981A \& UDN2983A) . . . . . . 15 V
(UDN2982A/LW \&
UDN2984A/LW) 20 V
Output Current, \(\mathrm{I}_{\text {OUT }} \ldots \ldots . . . .\).
Package Power Dissipation,
\(P_{D}\). . . . . . . . . . . . . . . . . . . See Graph
Operating Temperature Range,
\(\mathrm{T}_{\mathrm{A}}\). . . . . . . . . . . . . . . . \(-\mathbf{2 0}{ }^{\circ} \mathrm{C}\) to \(+\mathbf{8 5}{ }^{\circ} \mathrm{C}\)
Storage Temperature Range,
\(\mathrm{T}_{\mathrm{s}}\). . . . . . . . . . . . . . . \(-\mathbf{- 5 5}^{\circ} \mathrm{C}\) to \(+\mathbf{1 5 0}^{\circ} \mathrm{C}\)
Note that the UDN2982/84A (dual in-line package) and UDN2982/84LW (small-outline IC package), respectively, are electrically identical and share a common pin number assignment.

\section*{8-CHANNEL SOURCE DRIVERS}

Recommended for high-side switching applications that benefit from separate logic and load grounds, these devices encompass load supply voltages to 80 V and output currents to -500 mA . The UDN2981A through UDN2984A/LW 8-channel source drivers are useful for interfacing between low-level logic and high-current loads. Typical loads include relays, solenoids, lamps, stepper and/or servo motors, print hammers, and LEDs.

All devices may be used with 5 V logic systems - TTL, Schottky TTL, DTL, and 5 V CMOS. The UDN2981A and UDN2982A/LW are interchangeable, will withstand a maximum output OFF voltage of 50 V , and operate to a minimum of 5 V ; the UDN2983A and UDN2984A/LW drivers are interchangeable, will withstand an output voltage of 80 V , and operate to a minimum of 35 V . All devices in this series integrate input current limiting resistors and output transient suppression diodes, and are activated by an active high input.

The suffix ' \(A\) ' (all devices) indicates an 18 -lead plastic dual in-line package with copper lead frame for optimum power dissipation. Under normal operating conditions, these devices will sustain 120 mA continuously for each of the eight outputs at an ambient temperature of \(+50^{\circ} \mathrm{C}\) and a supply of 15 V .

The suffix 'LW' (UDN2982LW and UDN2984LW only) indicates a surface-mountable wide-body SOIC package. All devices are also available for operation between \(-40^{\circ} \mathrm{C}\) and \(+85^{\circ} \mathrm{C}\). To order, change the prefix from 'UDN' to 'UDQ'.

\section*{FEATURES}
- TTL, DTL, PMOS, or CMOS Compatible Inputs
- 500 mA Output Source Current Capability
- Transient-Protected Outputs
- Output Breakdown Voltage to 80 V
- DIP or SOIC Packaging

Always order by complete part number, e.g., UDN2981A Note that all devices are not available in both package types.

ELECTRICAL CHARACTERISTICS at \(\mathbf{T}_{A}=+25^{\circ} \mathbf{C}\) (unless otherwise specified).
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[t]{2}{*}{Applicable Devices} & \multirow[b]{2}{*}{Test Conditions} & \multirow[t]{2}{*}{\begin{tabular}{l}
Test \\
Fig.
\end{tabular}} & \multicolumn{4}{|c|}{Limits} \\
\hline & & & & & Min. & Typ. & Max. & Units \\
\hline \multirow[t]{2}{*}{Output Leakage Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{\text {cex }}\)} & UDN2981/82† & \(\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}^{*}, \mathrm{~V}_{\mathrm{S}}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\) & 1 & - & - & 200 & \(\mu \mathrm{A}\) \\
\hline & & UDN2983/84† & \(\mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}^{*}, \mathrm{~V}_{\mathrm{S}}=80 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\) & 1 & - & - & 200 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{3}{*}{Collector-Emitter Saturation Voltage} & \multirow{3}{*}{\(\mathrm{V}_{\text {CEISAT }}\)} & \multirow{3}{*}{All} & \(\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=-100 \mathrm{~mA}\) & 2 & - & 1.6 & 1.8 & v \\
\hline & & & \(\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=-225 \mathrm{~mA}\) & 2 & - & 1.7 & 1.9 & V \\
\hline & & & \(\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=-350 \mathrm{~mA}\) & 2 & - & 1.8 & 2.0 & V \\
\hline \multirow[t]{4}{*}{Input Current} & \multirow{4}{*}{Iinon)} & \multirow[t]{2}{*}{UDN2981/83A} & \(\mathrm{V}_{1 \mathrm{IN}}=2.4 \mathrm{~V}\) & 3 & - & 140 & 200 & \(\mu \mathrm{A}\) \\
\hline & & & \(\mathrm{V}_{\text {IN }}=3.85 \mathrm{~V}\) & 3 & - & 310 & 450 & \(\mu \mathrm{A}\) \\
\hline & & \multirow[t]{2}{*}{UDN2982/84 \(\dagger\)} & \(\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}\) & 3 & - & 140 & 200 & \(\mu \mathrm{A}\) \\
\hline & & & \(\mathrm{V}_{\text {IN }}=12 \mathrm{~V}\) & 3 & - & 1.25 & 1.93 & mA \\
\hline \multirow[t]{2}{*}{Output Source Current} & \multirow[t]{2}{*}{\({ }^{\text {I OUT }}\)} & UDN2981/83A & \(\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}, \mathrm{~V}_{\text {CE }}=2.0 \mathrm{~V}\) & 2 & -350 & - & - & mA \\
\hline & & UDN2982/84† & \(\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}, \mathrm{~V}_{\text {CE }}=2.0 \mathrm{~V}\) & 2 & -350 & - & - & mA \\
\hline \multirow[t]{2}{*}{Supply Current (Outputs Open)} & \multirow[t]{2}{*}{\(\mathrm{I}_{\text {s }}\)} & UDN2981/82† & \(\mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}^{*}, \mathrm{~V}_{\mathrm{S}}=50 \mathrm{~V}\) & 4 & - & - & 10 & mA \\
\hline & & UDN2983/84 \(\dagger\) & \(\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}^{*}, \mathrm{~V}_{\mathrm{S}}=80 \mathrm{~V}\) & 4 & - & - & 10 & mA \\
\hline \multirow[t]{2}{*}{Clamp Diode Leakage Current} & \multirow[t]{2}{*}{\(I_{\text {B }}\)} & UDN2981/82† & \(\mathrm{V}_{\mathrm{R}}=50 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0.4 \mathrm{~V}^{*}\) & 5 & - & - & 50 & \(\mu \mathrm{A}\) \\
\hline & & UDN2983/84† & \(\mathrm{V}_{\mathrm{R}}=80 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0.4 \mathrm{~V}^{*}\) & 5 & - & - & 50 & \(\mu \mathrm{A}\) \\
\hline Clamp Diode Forward Voltage & \(\mathrm{V}_{\mathrm{F}}\) & All & \(\mathrm{I}_{\mathrm{F}}=350 \mathrm{~mA}\) & 6 & - & 1.5 & 2.0 & \(\checkmark\) \\
\hline Turn-On Delay & \(\mathrm{t}_{\mathrm{ON}}\) & All & \[
\begin{aligned}
& 0.5 \mathrm{E}_{\text {iN }} \text { to } 0.5 \mathrm{E}_{\text {out }}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \\
& \mathrm{~V}_{\mathrm{S}}=35 \mathrm{~V}
\end{aligned}
\] & - & - & 1.0 & 2.0 & \(\mu \mathrm{s}\) \\
\hline Turn-Off Delay & \(\mathrm{t}_{\text {off }}\) & All & \[
\begin{aligned}
& 0.5 \mathrm{E}_{\text {IN }} \text { to } 0.5 \mathrm{E}_{\text {out }}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \\
& \mathrm{~V}_{\mathrm{S}}=35 \mathrm{~V}, \text { See Note }
\end{aligned}
\] & - & - & 5.0 & 10 & \(\mu \mathrm{s}\) \\
\hline
\end{tabular}

NOTES: Turn-off delay is influenced by load conditions. Systems applications well below the specified output loading may require timing considerations for some designs, i.e., multiplexed displays or when used in combination with sink drivers in a totem pole configuration.
Negative current is defined as coming out of (sourcing) the specified device terminal.
*All inputs simultaneously.
+ Complete part number includes suffix to identify package style: \(A=D I P, L W=S O I C\).

\title{
2981 THRU 2984 \\ 8-CHANNEL SOURCE DRIVERS
}

\section*{ONE OF EIGHT DRIVERS}


Dwg. No. \(A=10,242 B\)


Dwg. GP-018A

\section*{TEST FIGURES}

FIGURE 1


Dwg. No. A-11,083

FIGURE 4


Dwg. No. A-11,086

FIGURE 2


Dwg. No. A-11,084

FIGURE 5


Dwg. No. A-11,087
\[
0
\]

FIGURE 3


Dwg. No. A-11,085

FIGURE 6


\section*{2981 THRU 2984 \\ 8-CHANNEL SOURCE DRIVERS}

\section*{ALLOWABLE PEAK COLLECTOR CURRENT AS A FUNCTION OF DUTY CYCLE}

\section*{SERIES UDN2980A}


Dwg. No. A-11,106B


Dwg. No. A-11,111B

SERIES UDN2981/82A



Dwg. No. A-11,108B

\section*{2981 THRU 2984 \\ 8-CHANNEL SOURCE DRIVERS}

\section*{ALLOWABLE PEAK COLLECTOR CURRENT AS A FUNCTION OF DUTY CYCLE}

SERIES UDN2983/84A


Dwg. No. A-11,109B

INPUT CURRENT AS A FUNCTION OF INPUT VOLTAGE



Dwg. No. A-11,110B

\section*{TYPICAL ELECTROSENSITIVE PRINTER APPLICATION}

PRINT


\section*{2985}

\section*{8-CHANNEL SOURCE DRIVER}

Recommended for applications requiring separate logic and load grounds, load supply voltages to 30 V , and load currents to 250 mA , the UDN2985A source driver is used as an interface between standard lowpower digital logic and LEDs, relays and solenoids. The outputs feature saturated transistors for low collector-emitter saturation voltages.

The UDN2985A driver is for use with 5 V logic systems-TTL, Schottky TTL, DTL, and CMOS. This device has a minimum output breakdown rating of 30 V with a minimum output sustaining voltage of 15 V . The output is switched ON by an active high input level.

Under normal operating conditions, this device can source up to 120 mA for each of the eight outputs at an ambient temperature of \(75^{\circ} \mathrm{C}\) and a supply voltage of 15 V . It incorporates input current-limiting resistors and output transient suppression diodes.

The UDN2985A source driver is supplied in an 18-lead dual in-line package. All inputs are on one side of the package, output pins on the other, to simplify printed wiring board layout.

\section*{FEATURES}
- TTL, DTL, or CMOS Compatible Inputs
- 250 mA Output Source Current Capability
- Output Transient-Suppression Diodes
- 30 V Minimum Output Breakdown Voltage
- Low Output-Saturation Voltage

\section*{PARTIAL SCHEMATIC DIAGRAM 1 OF 8 DRIVERS}


Dwg. No. DS-1013

Always order by complete part number: UDN2985A.

\section*{2985 \\ 8-CHANNEL SOURCE DRIVER}

ELECTRICAL CHARACTERISTICS at \(T_{A}=25^{\circ} \mathrm{C}, \mathbf{V}_{\mathbf{S}}=\mathbf{3 0} \mathrm{V}\) (unless otherwise noted).
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristics} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{4}{|c|}{Limits} \\
\hline & & & Min. & Typ. & Max. & Units \\
\hline Output Leakage Current & \(\mathrm{I}_{\text {cex }}\) & \(\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}\) & - & <-1.0 & -100 & \(\mu \mathrm{A}\) \\
\hline Output Sustaining Voltage & \(\mathrm{V}_{\text {cE(sus) }}\) & \(\mathrm{I}_{\text {OUT }}=-120 \mathrm{~mA}, \mathrm{~L}=3 \mathrm{mH}\) & 15 & - & - & V \\
\hline \multirow[t]{2}{*}{Output Saturation Voltage} & \multirow[t]{2}{*}{\(\mathrm{V}_{\text {CEISAT }}\)} & \(\mathrm{V}_{\text {IN }}=2.4, \mathrm{l}_{\text {OUT }}=-60 \mathrm{~mA}\) & - & 0.8 & 1.1 & V \\
\hline & & \(\mathrm{V}_{\text {IN }}=2.4, \mathrm{I}_{\text {OUT }}=-120 \mathrm{~mA}\) & - & 0.9 & 1.2 & V \\
\hline \multirow[t]{3}{*}{Input Current Voltage} & \multirow[t]{2}{*}{\(\mathrm{I}_{\text {IN(ON) }}\)} & \(\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}\) & - & 90 & 225 & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{V}_{\mathrm{IN}}=5.0 \mathrm{~V}\) & - & 280 & 650 & \(\mu \mathrm{A}\) \\
\hline & \(\mathrm{I}_{\text {IN(OFF) }}\) & \(\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}\) & - & 10 & 15 & \(\mu \mathrm{A}\) \\
\hline Supply Current (outputs open) & \(\mathrm{I}_{\mathrm{s}}\) & \(\mathrm{V}_{\mathrm{S}}=30 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{~N}}=2.4 \mathrm{~V}\) & - & 10 & 15 & mA \\
\hline Clamp Diode Leakage Current & \(\mathrm{I}_{\mathrm{B}}\) & \(\mathrm{V}_{\mathrm{R}}=30 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\) & - & - <1.0 & 50 & \(\mu \mathrm{A}\) \\
\hline Clamp Diode Foward Voltage & \(V_{F}\) & \(\mathrm{I}_{\mathrm{F}}=120 \mathrm{~mA}\) & - & 1.1 & 2.0 & V \\
\hline Turn-On Delay & \(\mathrm{t}_{\mathrm{oN}}\) & & - & 0.5 & 1.0 & \(\mu \mathrm{s}\) \\
\hline Turn-Off Delay & \(\mathrm{t}_{\text {off }}\) & & - & 5.0 & 10 & \(\mu \mathrm{s}\) \\
\hline
\end{tabular}

NOTE: Negative current is defined as coming out of (sourcing) the specified device pin.

\section*{COMMON-CATHODE LED DRIVER}


\section*{2987}

\section*{8-CHANNEL SOURCE DRIVER WITH OVER-CURRENT PROTECTION}


Providing over-current protection for each of its eight sourcing outputs, the UDN2987A driver is used as an interface between standard low-level logic and relays, motors, solenoids, LEDs, and incandescent lamps. The device includes thermal shutdown and output transient protection/clamp diodes for use with sustaining voltages to 35 V .

In this driver, each channel includes a latch to turn OFF that channel if the maximum channel current is exceeded. All channels are disabled if the thermal shutdown is activated. A common FAULT output is used to indicate either chip thermal shutdown or any over-current condition. All outputs are enabled by pulling the common OE/R input high. When OE/R is low, all outputs are inhibited and the eight latches are reset. The UDN2987A is supplied in a 20 -lead dual in-line plastic package.

Under normal operating conditions, each of eight outputs will source in excess of 100 mA continuously at an ambient temperature of \(25^{\circ} \mathrm{C}\) and a supply of 35 V . The over-current fault circuit will protect the device from short-circuits to ground with supply voltages of up to 35 V .

The inputs are compatible with 5 V and 12 V logic systems-TTL, Schottky TTL, DTL, PMOS, and CMOS. In all cases, the output is switched ON by an active high input level.

\section*{FEATURES}
- 350 mA Output Source Current
- Over-Current Protected
- Internal Ground Clamp Diodes
- Output Breakdown Voltage 35 V , Minimum
- TTL, DTL, PMOS, or CMOS Compatible Inputs
- Internal Thermal Shutdown

\section*{2987 \\ 8-CHANNEL SOURCE DRIVER}



OUTPUT CURRENT WAVESHAPES


Dwg. No. A-13,293

\section*{2987 \\ 8-CHANNEL SOURCE DRIVER}

ELECTRICAL CHARACTERISTICS at \(T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{OE}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=35 \mathrm{~V}\) (unless otherwise noted).
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{4}{|c|}{Limits} \\
\hline & & & Min. & Typ. & Max. & Units \\
\hline Functional Supply Range & \(\mathrm{V}_{\text {S }}\) & & 7.0 & - & 35 & V \\
\hline Output Leakage Current & \(\mathrm{I}_{\text {CEX }}\) & \(\mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}^{*}\) & - & <-5.0 & -200 & \(\mu \mathrm{A}\) \\
\hline Output Sustaining Voltage & \(\mathrm{V}_{\text {OUT(sus) }}\) & \(\mathrm{I}_{\text {OUT }}=-350 \mathrm{~mA}, \mathrm{~L}=2.0 \mathrm{mH}\) & 35 & - & - & V \\
\hline \multirow[t]{3}{*}{Output Saturation Voltage} & \multirow[t]{3}{*}{\(\mathrm{V}_{\text {OUT(SAT) }}\)} & \(\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=-100 \mathrm{~mA}\) & - & 1.6 & 1.8 & V \\
\hline & & \(\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=-225 \mathrm{~mA}\) & - & 1.7 & 1.9 & V \\
\hline & & \(\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=-350 \mathrm{~mA}\) & - & 1.8 & 2.0 & V \\
\hline Channel Shutdown Threshold & \(\mathrm{I}_{\mathrm{M}}\) & \(\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}\) & -400 & -500 & - & mA \\
\hline FAULT Leakage Current & \(\mathrm{I}_{\text {CEX }}\) & \(\mathrm{V}_{\mathrm{CC}}=35 \mathrm{~V}\) & - & <1.0 & 100 & \(\mu \mathrm{A}\) \\
\hline FAULT Saturation Voltage & \(\mathrm{V}_{\text {CE(SAT) }}\) & \(\mathrm{I}_{\mathrm{C}}=30 \mathrm{~mA}\) & - & 0.3 & 0.8 & V \\
\hline \multirow[t]{2}{*}{Input Voltage} & \(\mathrm{V}_{\text {IN(ON) }}\) & & 2.4 & - & - & V \\
\hline & \(\mathrm{V}_{\text {IN(OFF) }}\) & & - & - & 0.4 & V \\
\hline \multirow[t]{4}{*}{Input Current} & \multirow[t]{3}{*}{\(\mathrm{I}_{\text {IN(ON) }}\)} & \(\mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}\) & - & 125 & 170 & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{V}_{\mathrm{IN}}=5.0 \mathrm{~V}\) & - & 840 & 1020 & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{V}_{\text {IN }}=12 \mathrm{~V}\) & - & 1500 & 1800 & \(\mu \mathrm{A}\) \\
\hline & \(\mathrm{I}_{\text {IN(OFF) }}\) & \(\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}\) & - & - & 15 & \(\mu \mathrm{A}\) \\
\hline Clamp Diode Leakage Current & \(\mathrm{I}_{\mathrm{R}}\) & \(\mathrm{V}_{\mathrm{R}}=35 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\) & - & - & 50 & \(\mu \mathrm{A}\) \\
\hline Clamp Diode Forward Voltage & \(\mathrm{V}_{\mathrm{F}}\) & \(\mathrm{I}_{\mathrm{F}}=350 \mathrm{~mA}\) & - & 1.5 & 1.8 & V \\
\hline \multirow[t]{2}{*}{Supply Current} & \(\mathrm{I}_{\mathrm{S}(\mathrm{ON})}\) & \(\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}^{*}\), Outputs Open & - & 13 & 18 & mA \\
\hline & \(\mathrm{I}_{\text {S(OFF) }}\) & \(\mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}^{*}\) & - & 8.0 & 12 & mA \\
\hline Thermal Shutdown & \(\mathrm{T}_{\mathrm{J}}\) & & - & 165 & - & \({ }^{\circ} \mathrm{C}\) \\
\hline Thermal Hysteresis & \(\Delta \mathrm{T}_{\mathrm{J}}\) & & - & 15 & - & \({ }^{\circ} \mathrm{C}\) \\
\hline \multirow[t]{2}{*}{Propagation Delay Time} & \(\mathrm{t}_{\text {PLH }}\) & \(\mathrm{R}_{\mathrm{L}}=100 \Omega\) & - & 0.3 & 0.6 & \(\mu \mathrm{s}\) \\
\hline & \(\mathrm{t}_{\text {PHL }}\) & \(R_{L}=100 \Omega\) & - & 2.0 & 4.0 & \(\mu \mathrm{s}\) \\
\hline Dead Time & \(\mathrm{t}_{\mathrm{d}}\) & & - & 1.0 & - & \(\mu \mathrm{s}\) \\
\hline
\end{tabular}
*All inputs simultaneously.

\section*{ALLOWABLE OUTPUT CURRENT AS A FUNCTION OF DUTY CYCLE}


Dwg. No. A-13,288
\(\mathbf{A T}+50^{\circ} \mathbf{C}\)


Dwg. No. A-13,289

\section*{APPLICATIONS INFORMATION AND CIRCUIT DESCRIPTION}

As with all power integrated circuits, the UDN2987A has a maximum allowable output current rating. The 500 mA rating does not imply that operation at that value is permitted or even obtainable. The channel output current trip point is specified as -400 mA , minimum; therefore, attempted operation at current levels greater than - 400 mA may cause a fault indication and channel shutdown. The device is tested at a maximum of -350 mA and that is the recommended maximum output current per driver. It provides protection for current overloads or shorted loads up to 35 V .

All outputs are enabled by pulling the \(O E / R\) input high. When OE/R is low or allowed to float (internal pull-down), all outputs are inhibited and the latches are reset. Note that the RESET pulse duration (OE/R low) should be at least \(1 \mu \mathrm{~s}\). This will ensure safe operation under attempted RESET conditions with a shorted load. The latches are also reset during power-up, regardless of the state of the OE/R input.

The load current causes a small voltage drop across the internal low-value sense resistor. This voltage is compared to the voltage drop across a reference resistor with a constant current. The two resistors are matched to eliminate errors due to manufacturing tolerances or temperature effects. Each channel includes a comparator and its own latch. An over-current fault \(\left(V_{\text {SENSE }}>V_{\text {REF }}\right)\) will set the affected latch and shut down only that channel. All other channels will continue to operate normally. The latch includes a \(1 \mu \mathrm{~s}\) delay \(\left(t_{d}\right)\) to prevent unwanted triggering due to crossover currents generated when switching inductive loads. For an abrupt short circuit, the delay and output switching times will allow a brief, permissable current in excess of the trip current before the output driver is turned OFF.

A common thermal shutdown disables all outputs if the chip temperature exceeds \(+165^{\circ} \mathrm{C}\). At thermal shutdown, all latches are reset. The outputs are disabled until the chip cools down to about \(+150^{\circ} \mathrm{C}\) (thermal hysteresis).

A common open-collector FAULT output is used to indicate any channel over-current condition or chip thermal shutdown.

\section*{DUAL H-BRIDGE MOTOR DRIVERS}

Cost-effective monolithic drive electronics for bipolar stepper and dc (brush) servo motors to 40 V and 500 mA is very practical with the UDN2993B and UDN2993LB. These dual full-bridge motion control ICs integrate separate inputs, level shifting for upper power outputs, control logic, integral inductive transient protection, and source (upper) and sink (lower) drivers in an H -bridge configuration. The single-chip power IC provides improved space utilization and reliability unmatched by discrete component circuitry.

Excepting the power supply connections, the two H -bridges are independent. An ENABLE input is provided for each bridge and permits pulse-width modulation (PWM) through the use of external circuitry. PWM drive techniques provide the benefits of reduced power dissipation, improved motor performance (especially torque), and positively affect system efficiency. Separate PHASE inputs for each bridge determine the direction of current flow in the load. Additionally, each pair of (sink) emitters are terminated to package connections. This allows the use of current-sensing circuitry. Both devices incorporate an intrinsic "dead time" to preclude high crossover (or cross-conduction) currents during changes in direction (phase).

These devices are packaged in plastic DIPs (suffix B) or surfacemountable wide-body SOICs (suffix LB) with copper lead frames for optimum power dissipation without heat sinks. The lead configurations allow automatic insertion, fit standard IC sockets or printed wiring board layouts, and enable easy attachment of a heat sink for maximum power-handling capability. The heat-sink tabs are at ground potential and require no insulation.

Dual full-bridge drivers with peak current ratings of \(\pm 3 \mathrm{~A}\) are supplied as the UDN2998W.

\section*{FEATURES}
\(\pm 600 \mathrm{~mA}\) Output Current
Output Voltage to 40 V
Crossover Current Protection
TTL/NMOS/CMOS Compatible Inputs
- Low Input Current
- Internal Clamp Diodes

图 DIP or SOIC Packaging

Always order by complete part number:
\begin{tabular}{|l|l|}
\hline Part Number & Package \\
\hline UDN2993B & 16-Pin DIP \\
\hline UDN2993LB & 20-Lead Wide-Body SOIC \\
\hline
\end{tabular}

\section*{2993 \\ DUAL H-BRIDGE MOTOR DRIVERS}

\section*{UDN2993LB}


Dwg. No. A-14,340

\section*{FUNCTIONAL BLOCK DIAGRAM \\ (One of Two Drivers)}


Dwg. No. A-12,447

\section*{TRUTH TABLE}
\begin{tabular}{|cccc|}
\hline \begin{tabular}{c} 
Enable \\
Input
\end{tabular} & \begin{tabular}{c} 
Phase \\
Input
\end{tabular} & Output 1 & Output 2 \\
\hline High & High & Low & High \\
High & Low & High & Low \\
Low & High & Low & Open \\
Low & Low & Open & Low \\
\hline
\end{tabular}


Dwg. No. A-12,448

\section*{2993 \\ DUAL H-BRIDGE MOTOR DRVERS}

ELECTRICAL CHARACTERISTICS at \(T_{A}=+25{ }^{\circ} C, V_{B B}=40 \mathrm{~V}, V_{D D}=5 \mathrm{~V}, \mathbf{V}_{E}=0 \mathrm{~V}, T_{J} \leq+150^{\circ} \mathrm{C}\) Figure 1 (unless otherwise noted).
\begin{tabular}{|l|c|c|ll|c|}
\hline \multirow{3}{*}{ Characteristic } & & \multicolumn{2}{|c|}{ Limits } \\
& Symbol & Test Conditions & Min. \(\quad\) Typ. \(\quad\) Max. & Units \\
\hline
\end{tabular}

Output Drivers
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Operating Voltage Range & \(V_{B B}\) & & 10 & - & 40 & V \\
\hline \multirow[t]{2}{*}{Output Leakage Current} & \multirow[t]{2}{*}{\(I_{\text {cex }}\)} & \(\mathrm{V}_{\text {ENABLE }}=0.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=\mathrm{V}_{\text {BB }}\), Note 2 & - & \(<1.0\) & 10 & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{V}_{\text {ENABLE }}=0.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}\), Note 2 & - & <-1.0 & -10 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Output Saturation Voltage} & \multirow[t]{2}{*}{\(V_{\text {CE(SAT) }}\)} & \(\mathrm{V}_{\text {ENABLE }}=2.4 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=500 \mathrm{~mA}\) & - & 1.6 & 1.8 & V \\
\hline & & \(\mathrm{V}_{\text {ENABLE }}=2.4 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=-500 \mathrm{~mA}\) & - & 1.6 & 2.0 & V \\
\hline Output Sustaining Voltage & \(\mathrm{V}_{\text {CE(sus) }}\) & \(\mathrm{I}_{\text {OUT }}= \pm 500 \mathrm{~mA}\), Figure 2, Note 2 & 40 & 50 & - & V \\
\hline \multirow[t]{2}{*}{Motor Supply Current} & \(\mathrm{I}_{\mathrm{BB}(\mathrm{ON})}\) & \(\mathrm{V}_{\text {ENABLE }}=2.4 \mathrm{~V}\), Outputs Open, Note 2 & - & 1.0 & 3.0 & mA \\
\hline & \(\mathrm{l}_{\text {BB(OFF) }}\) & \(\mathrm{V}_{\text {ENABLE }}=0.8 \mathrm{~V}\), Outputs Open, Note 2 & - & 250 & 300 & \(\mu \mathrm{A}\) \\
\hline Source Driver Rise Time & \(t_{r}\) & \(\mathrm{I}_{\text {OUT }}=-500 \mathrm{~mA}, \mathrm{~V}_{\text {BB }}=30 \mathrm{~V}\) & - & -75 & - & ns \\
\hline Source Driver Fall Time & \(t_{4}\) & \(\mathrm{I}_{\text {OUT }}=-500 \mathrm{~mA}, \mathrm{~V}_{\text {BB }}=30 \mathrm{~V}\) & - & 280 & - & ns \\
\hline Clamp Diode Forward Voltage & \(V_{F}\) & \(\mathrm{I}_{\mathrm{F}}=500 \mathrm{~mA}\) & - & 1.6 & 1.8 & V \\
\hline
\end{tabular}

Control Logic (PHASE or ENABLE)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Logic Input Current} & \(\mathrm{I}_{\operatorname{IN}(1)}\) & \(\mathrm{V}_{\text {Phase }}\) or \(\mathrm{V}_{\text {ENABLE }}=2.4 \mathrm{~V}\) & - & \(<1.0\) & 10 & \(\mu \mathrm{A}\) \\
\hline & \(\mathrm{I}_{\text {IN(0) }}\) & \(\mathrm{V}_{\text {PHASE }}\) or \(\mathrm{V}_{\text {ENABLE }}=0.8 \mathrm{~V}\) & - & -200 & -300 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Logic Input Voltage} & \(\mathrm{V}_{\text {IN(1) }}\) & & 2.4 & - & - & V \\
\hline & \(\mathrm{V}_{1 \mathrm{~N}(0)}\) & & - & - & 0.8 & V \\
\hline Logic Supply Current & \(\mathrm{I}_{\mathrm{DD}}\) & & - & 14 & 20 & mA \\
\hline Turn-On Delay Time & \(t_{\text {pdo }}\) & ENABLE Input to Source Drivers & - & 250 & - & ns \\
\hline Turn-Off Delay Time & \(\mathrm{t}_{\text {pd1 }}\) & ENABLE Input to Source Drivers & - & 500 & - & ns \\
\hline
\end{tabular}

NOTES: 1. Each driver is tested separately.
2. Test is performed with \(\mathrm{V}_{\text {PHASE }}=0.8 \mathrm{~V}\) and then repeated for \(\mathrm{V}_{\text {PHASE }}=2.4 \mathrm{~V}\).
3. Negative current is defined as coming out of (sourcing) the specified device pin.

\section*{TYPICAL APPLICATION}

2-PHASE BIPOLAR STEPPER MOTOR DRIVE (Chopper Mode)


Dwg. No. A-12,453
input A


Dwg. No. A-12,454

\section*{TEST FIGURES}

FIGURE 1


Dwg. No. A-12,449

FIGURE 2


Dwg. No. A-12,450

\section*{2998}

\section*{DUAL FULL-BRIDGE MOTOR DRIVER}


Dwg. No. W-106

\section*{ABSOLUTE MAXIMUM RATINGS} at \(\mathrm{T}_{\mathrm{J}} \leq+150^{\circ} \mathrm{C}\)
Supply Voltage, \(\mathrm{V}_{\mathrm{BB}}\). . . . . . . . . . . . . . . 50 V
Output Current, I OUT (DC) . . . . . . . . . . \(\pm 2\) A
(Peak) . . . . . . . . . . . . . . . . . . . . . \(\pm 3\) A
Sink Driver Emitter Voltage, \(\mathrm{V}_{\mathrm{E}} \ldots \ldots .1 .5 \mathrm{~V}\)
Logic Input Voltage Range,
\(\mathrm{V}_{\text {PHASE }}\) or \(\mathrm{V}_{\text {ENAbLE }} \ldots \ldots\). \(\mathbf{- 0 . 3} \mathrm{V}\) to 15 V
Package Power Dissipation,
\(P_{D}\). . . . . . . . . . . . . . . . . . . See Graph
Operating Temperature Range,
\(\mathrm{T}_{\mathrm{A}} \ldots \ldots \ldots \ldots \ldots \ldots-2 \mathbf{N a}^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Storage Temperature Range,
\[
\mathrm{T}_{\mathrm{s}} \ldots \ldots \ldots \ldots \ldots . \operatorname{lin}^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}
\]

NOTE: Output current rating may be limited by chopping frequency, ambient temperature, air flow, or heat sinking. Under any set of conditions, do not exceed the specified current rating or a junction temperature of \(+150^{\circ} \mathrm{C}\).

As an interface between low-level logic and solenoids, brushless dc motors, or stepper motors, the UDN2998W dual full-bridge driver will operate inductive loads up to 50 V with continuous output currents of up to 2 A per bridge or peak (start-up) currents to 3 A . The control inputs are compatible with TTL, DTL, and 5 V CMOS logic. Except for a common supply voltage and thermal shutdown, the two drivers in each package are completely independent.

For external PWM control, an Output Enable for each bridge circuit is provided and the sink driver emitters are pinned out for connection to external current-sensing resistors. The chopper drive mode is characterized by low power dissipation levels and maximum efficiency. A PHASE input to each bridge determines load-current direction.

Extensive circuit protection is provided on-chip. Both ground-clamp and flyback diodes for each bridge are provided. A thermal shutdown circuit disables the load drive if chip temperature rating (package power dissipation) is exceeded. Internally-generated delays provide crossover-current protection.

The UDN2998W is packaged in a 12-pin single in-line power tab package for high power capabilities. Driving either of the bridges at the full 2 A dc rating requires the use of an external heat-sink. The tab is at ground potential and needs no insulation.

A similar dual full-bridge driver for use with continuous load currents to \(\pm 500 \mathrm{~mA}\) is the UDN2993B.

\section*{FEATURES}
- \(\pm 3\) A Peak Output Current
- Output Voltage to 50 V
- Integral Output Suppression Diodes
- Output Current Sensing
- TTL/CMOS Compatible Inputs
- Internal Thermal Shutdown Circuitry
- Crossover-Current Protected

\section*{2998 \\ DUAL FULL-BRIDGE MOTOR DRVER}

\section*{FUNCTIONAL BLOCK DIAGRAM (ONE OF TWO DRIVERS)}


Dwg. No. W-107A


To maintain isolation between integrated circuit components and to provide for normal transistor operation, the ground tab must be connected to the most negative point in the external circuit.

TRUTH TABLE
\begin{tabular}{|l|c|c|c|}
\hline \begin{tabular}{c} 
ENABLE \\
INPUT
\end{tabular} & \begin{tabular}{c} 
PHASE \\
INPUT
\end{tabular} & OUTPUT 1 & OUTPUT 2 \\
\hline Low & High & High & Low \\
Low & Low & Low & High \\
High & High & Open & Low \\
High & Low & Low & Open \\
\hline
\end{tabular}

\section*{2998 \\ DUAL FULL-BRIDGE MOTOR DRIVER}

ELECTRICAL CHARACTERISTICS at \(\mathbf{T}_{A}=+25^{\circ} \mathrm{C}, \mathbf{T}_{\mathbf{J}} \leq+150^{\circ} \mathrm{C}, \mathbf{V}_{\mathrm{BB}}=50 \mathrm{~V}\)
\begin{tabular}{|l|c|c|l|l|}
\hline \multirow{3}{*}{ Characteristic } & & \multicolumn{2}{|c|}{ Limits } \\
\cline { 4 - 6 } & Symbol & Test Conditions & Min. Typ. Max. & Units \\
\hline
\end{tabular}

Output Drivers
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Operating Voltage Range & \(V_{B B}\) & & 10 & - & 50 & V \\
\hline \multirow[t]{2}{*}{Output Leakage Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{\text {cex }}\)} & \(\mathrm{V}_{\text {OUT }}=50 \mathrm{~V}, \mathrm{~V}_{\text {ENABLE }}=2.0 \mathrm{~V}\), Note 2 & - & <5.0 & 50 & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{V}_{\text {OUT }}=0, \mathrm{~V}_{\text {ENABLE }}=2.0 \mathrm{~V}\), Note 2 & - & \(<-5.0\) & -50 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{4}{*}{Output Saturation Voltage} & \multirow[t]{4}{*}{\(V_{\text {CE(SAT })}\)} & \(\mathrm{I}_{\text {OUT }}=1 \mathrm{~A}\), Sink Driver & - & 1.2 & 1.4 & V \\
\hline & & \(\mathrm{I}_{\text {OUT }}=2 \mathrm{~A}\), Sink Driver & - & 1.7 & 1.9 & V \\
\hline & & \(\mathrm{I}_{\text {OUT }}=-1\) A, Source Driver & - & 1.7 & 1.9 & V \\
\hline & & \(\mathrm{I}_{\text {Out }}=-2 \mathrm{~A}\), Source Driver & - & 2.0 & 2.2 & V \\
\hline Output Sustaining Voltage & \(\mathrm{V}_{\text {CE(sus) }}\) & \(\mathrm{I}_{\text {OUT }}= \pm 2 \mathrm{~A}, \mathrm{~L}=3.5 \mathrm{mH}\), Note 2 & 50 & - & - & V \\
\hline Source Driver Rise Time & \(\mathrm{t}_{\mathrm{r}}\) & \(\mathrm{I}_{\text {OUT }}=-2 \mathrm{~A}\) & - & 500 & - & ns \\
\hline Source Driver Fall Time & \(t_{\text {f }}\) & \(\mathrm{I}_{\text {OUT }}=-2 \mathrm{~A}\) & - & 750 & - & ns \\
\hline Deadtime & \(\mathrm{t}_{\mathrm{d}}\) & \(\mathrm{I}_{\text {OUT }}= \pm 2 \mathrm{~A}\) & - & 2.5 & - & \(\mu \mathrm{s}\) \\
\hline Clamp Diode Leakage Current & \(\mathrm{I}_{\mathrm{B}}\) & \(\mathrm{V}_{\mathrm{R}}=50 \mathrm{~V}\) & - & <5.0 & 50 & \(\mu \mathrm{A}\) \\
\hline Clamp Diode Forward Voltage & \(V_{F}\) & \(\mathrm{I}_{\mathrm{F}}=2 \mathrm{~A}\) & - & 1.5 & 2.0 & V \\
\hline Supply Current & \(\mathrm{I}_{\text {BB }}\) & \(\mathrm{V}_{\text {ENABLE(1) }}=\mathrm{V}_{\text {ENABLE(2) }}=0.8 \mathrm{~V}\) & - & 30 & 35 & mA \\
\hline
\end{tabular}

\section*{Control Logic (PHASE or ENABLE)}
\begin{tabular}{|l|c|c|ccc|c|}
\hline Logic Input Voltage & \(\mathrm{V}_{\operatorname{IN}(0)}\) & & - & - & 0.8 & V \\
\cline { 2 - 7 } & \(\mathrm{~V}_{\operatorname{IN}(1)}\) & & 2.0 & - & - & V \\
\hline Logic Input Current & \(\mathrm{I}_{\operatorname{IN}(0)}\) & \(\mathrm{V}_{\text {PHASE }}\) or \(\mathrm{V}_{\text {ENABLE }}=0.8 \mathrm{~V}\) & - & -5.0 & -25 & \(\mu \mathrm{~A}\) \\
\cline { 2 - 7 } & \(\mathrm{I}_{\operatorname{IN}(1)}\) & \(\mathrm{V}_{\text {PHASE }}\) or \(\mathrm{V}_{\text {ENABLE }}=2.0 \mathrm{~V}\) & - & \(<1.0\) & 10 & \(\mu \mathrm{~A}\) \\
\hline Turn-On Delay Time & \(\mathrm{t}_{\mathrm{Pd} 0}\) & ENABLE Input to Source Drivers & - & 0.4 & 1.0 & \(\mu \mathrm{~s}\) \\
\hline Turn-Off Delay Time & \(\mathrm{t}_{\mathrm{Pd} 1}\) & ENABLE Input to Source Drivers & - & 2.0 & 4.0 & \(\mu \mathrm{~s}\) \\
\hline
\end{tabular}

\footnotetext{
NOTES: 1. Each driver is tested separately.
}
2. Test is performed with \(\mathrm{V}_{\text {PHASE }}=0.8 \mathrm{~V}\) and then repeated for \(\mathrm{V}_{\text {PHASE }}=2.0 \mathrm{~V}\).
3. Negative current is defined as coming out of (sourcing) the specified device pin.

\author{
2998 \\ DUAL FULL-BRIDGE MOTOR DRIVER
}


TYPICAL APPLICATION
2-PHASE BIPOLAR STEPPER MOTOR DRIVE
(Chopper Mode)


\section*{3751}

\section*{POWER OPERATIONAL AMPLIFIER}

As a combination general-purpose operational amplifier and power booster, Type ULN3751Z integrated circuit simplifies circuit design, reduces component count, and enhances system reliability.

This power op amp features high-impedance differential inputs, a unity-gain stable amplifier that needs no external compensation, and a high-current power output. Typical applications include use as voice-coil motor drivers, linear servo amplifiers, power oscillators, bipolar voltage regulators, and audio power drivers.

The ULN3751Z is for applications demanding up to \(\pm 3.5\) A of output current. It is furnished in a modified 5-lead JEDEC-style TO-220 plastic package. The heat sink tab is at substrate potential and must be insulated from ground when the device is used with a split supply.

\section*{FEATURES}
- \(\pm 3 \mathrm{~V}\) to \(\pm 13 \mathrm{~V}\) Operation
- High Output Swing
- Peak Output Current to \(\pm 3.5\) A
- Low Input Offset
- 90 dB Typical Open-Loop Gain
- Internal Thermal Shutdown
- High Common-Mode Input Range
- Unity Gain Stable
- Pin Compatible with L165, L465, SG1173
ABSOLUTE MAXIMUM RATINGSat \(\mathrm{T}_{\mathrm{A}}=+\mathbf{2 5}{ }^{\circ} \mathrm{C}\)Supply Voltage Differential
\[
\left(+V_{S} \text { to }-V_{S}\right) .
\]28 V
Peak Output Current, I Iout . . . . . . . . \(\pm 3.5 \mathrm{~A}\)Input Voltage Range,
\[
V_{I N} \cdots \cdots \cdots \cdots+\cdots+V_{s} \text { to }-V_{s}-0.3 V
\]
Package Power Dissipation,\(P_{D}\). . . . . . . . . . . . . . . . . . See Graph
Operating Temperature Range,

Storage Temperature Range,


Always order by complete part number: ULN3751Z.

\section*{3751 \\ POWER OPERATIONAL AMPLIFIER}

ELECTRICAL CHARACTERISTICS at \(T_{A}=25^{\circ} C, T_{J} \leq+150^{\circ} \mathrm{C}, \mathbf{V}_{S}= \pm 6.0 \mathrm{~V}\) (unless otherwise noted).
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{4}{|c|}{Limits} \\
\hline & & Min. & Typ. & Max. & Units \\
\hline Functional Supply Voltage Range & \(+\mathrm{V}_{\mathrm{S}}\) to - \(\mathrm{V}_{S}\) & 6.0 & - & 26 & V \\
\hline Quiescent Supply Current & & - & 40 & 60 & mA \\
\hline Input Bias Current & \(\mathrm{V}_{\text {IN }}=0, \mathrm{I}_{\text {OUT }}=0\) & - & -60 & -1000 & nA \\
\hline Input Offset Voltage & \(\mathrm{V}_{\text {IN }}=0, \mathrm{I}_{\text {OUT }}=0\) & - & \(\pm 2.0\) & \(\pm 10\) & mV \\
\hline Input Offset Current & \(\mathrm{V}_{\text {IN }}=0, \mathrm{I}_{\text {OUT }}=0\) & - & 10 & 100 & nA \\
\hline Input Noise Voltage \({ }^{\dagger}\) & \(\mathrm{BW}=40 \mathrm{~Hz}\) to 15 kHz & - & 4.0 & - & \(\mu \mathrm{V}\) \\
\hline Input Noise Current \({ }^{\dagger}\) & \(\mathrm{BW}=40 \mathrm{~Hz}\) to 15 kHz & - & 60 & - & pA \\
\hline Crossover Distortion \({ }^{\dagger}\) & \(\mathrm{P}_{\text {OUT }}=50 \mathrm{~mW}, \mathrm{R}_{\mathrm{L}}=4 \Omega\) & - & <0.05 & - & \% \\
\hline Common Mode Rejection & \(\Delta \mathrm{V}_{\mathrm{CM}}=2 \mathrm{~V}\) & 60 & 85 & - & dB \\
\hline \multirow[t]{2}{*}{Input Common Mode Range \({ }^{\dagger}\)} & Positive & - & \(+\mathrm{V}_{\text {S }}-2 \mathrm{~V}\) & - & V \\
\hline & Negative & - & \(-\mathrm{V}_{\mathrm{s}}-0.3 \mathrm{~V}\) & - & V \\
\hline Open-Loop Voltage Gain & \(f=0\) & 80 & 90 & - & dB \\
\hline Slew Rate & \(\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {OUT }}=6 \mathrm{Vpp}, \mathrm{R}_{\mathrm{L}}=\infty\) & 1.0 & 2.3 & - & V/ \(\mu \mathrm{s}\) \\
\hline Gain-Bandwidth Product \({ }^{\dagger}\) & \(\mathrm{A}_{\mathrm{v}}=40 \mathrm{~dB}\) & - & 900 & - & kHz \\
\hline \multirow[t]{2}{*}{Output Voltage Swing} & \(\mathrm{I}_{\mathrm{OUT}}=1.0 \mathrm{~A}\) & 4.5 & 4.7 & - & V \\
\hline & \(\mathrm{I}_{\text {OUT }}=-1.0 \mathrm{~A}\) & -4.5 & -4.7 & - & V \\
\hline \multirow[t]{2}{*}{Supply Voltage Rejection} & \(+\mathrm{V}_{\mathrm{S}}, \Delta \mathrm{V}=1 \mathrm{~V}\) & 60 & 85 & - & dB \\
\hline & \(-\mathrm{V}_{\mathrm{S}}, \Delta \mathrm{V}=1 \mathrm{~V}\) & 60 & 80 & - & dB \\
\hline Thermal Shutdown Temp. \({ }^{\dagger}\) & & - & 160 & - & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
\(\dagger\) Typical values given for circuit design information only.


\section*{3751 \\ POWER OPERATIONAL AMPLIFIER}

\section*{TYPICAL APPLICATIONS}

UNITY GAIN VOLTAGE FOLLOWER


\section*{LINEAR VOLTAGE REGULATOR}


Dwg. No. A-12,553A

HIGH-POWER LINEAR REGULATOR (Short-Circuit Protected)


\section*{TYPICAL APPLICATIONS}

WIEN BRIDGE OSCILLATOR/MOTOR DRIVER


Dwg. No. A-12,376B

\section*{SIMPLIFIED SERVO APPLICATION WITH CONTROL TRANSFORMERS}


VIDEO MONITOR VERTICAL DEFLECTION AMP.


Dwg. No. A-12,375A

SINGLE-ENDED POSITION SERVO
WITH SENSE POTENTIOMETER


\title{
5703 \\ AND 5706
}

\section*{QUAD 2-INPUT PERIPHERAL/POWER DRIVERS -TRANSIENT-PROTECTED OUTPUTS}

UDN5703A


Dwg. No. A-9869

\section*{ABSOLUTE MAXIMUM RATINGS} at \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\)

Supply Voltage, \(\mathrm{V}_{\mathrm{cc}}\). . . . . . . . . . . . . . . 7.0 V
Input Voltage, \(\mathrm{V}_{\mathrm{IN}}\). . . . . . . . . . . . . . . . . 30 V
Output Off-State Voltage,
\(\mathrm{V}_{\text {OFF }}\). . . . . . . . . . . . . . . . . . . . . . . . 80 V
Output On-State Sink Current,
I \({ }_{\text {ON }}\). . . . . . . . . . . . . . . . . . . . . . 600 mA
Suppression Diode Off-StateVoltage,
\(\mathrm{V}_{\text {OFF }}\). . . . . . . . . . . . . . . . . . . . . . . . 80 V
Suppression Diode On-State Current,
\[
\mathrm{I}_{\mathrm{ON}} \text {. . . . . . . . . . . . . . . . . . . . . . . } 600 \mathrm{~mA}
\]

Power Dissipation, \(\mathrm{P}_{\mathrm{D}}\). . . . . . . . . . . . 2.0 W* Each Driver . . . . . . . . . . . . . . . . . 0.8 W
Operating Free-Air Temperature Range,

Storage Temperature Range,
\(\mathrm{T}_{\mathrm{S}} \ldots \ldots \ldots \ldots . . . \cos ^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
*Derate at the rate of \(16.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) above
\(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\)

These 16-lead quad 2-input peripheral/power drivers are bipolar monolithic integrated circuits containing AND or OR logic gates, highcurrent switching transistors, and transient-suppression diodes on the same chip. The four output transistors are capable of simultaneously sinking 300 mA continuously at ambient temperatures of up to \(+70^{\circ} \mathrm{C}\). In the OFF state, these drivers will withstand at least 80 V .

Series UDN5700A quad drivers are ideally suited for interface between low-level or high-level logic and high-current/high-voltage loads. Typical applications include driving peripheral loads such as incandescent lamps, light-emitting diodes, memories, and heaters.

The integral transient-suppression diodes allow their use with inductive loads such as relays, solenoids, or stepping motors without the need of discrete diodes.

Both devices are furnished in 16-pin DIP packages with copper leadframes for improved thermal characteristics. The UDN5703A is also available for operation between \(-40^{\circ} \mathrm{C}\) and \(+85^{\circ} \mathrm{C}\). To order, change its prefix from 'UDN' to 'UDQ'.

\section*{FEATURES}

Two Logic Types
- DTL/TTL/PMOS/CMOS Compatible Inputs
- Low Input Current

300 mA Continuous Output Current
Standoff Voltage of 80 V

Always order by complete part number:
\begin{tabular}{|l|l|}
\hline Part Number & Description \\
\hline UDN5703A & Quad OR Driver \\
\hline UDN5706A & Quad AND Driver \\
\hline
\end{tabular}

\section*{5703 AND 5706 QUAD PERIPHERAL/POWER DRIVERS}

\section*{RECOMMENDED OPERATING CONDITIONS}
\begin{tabular}{|lcccc|}
\hline & Min. & Nom. & Max. & Units \\
\hline Supply Voltage \(\left(\mathrm{V}_{\mathrm{cC}}\right)\) & 4.75 & 5.0 & 5.25 & V \\
\hline Operating Temperature Range & 0 & +25 & +85 & \({ }^{\circ} \mathrm{C}\) \\
\hline Current into any output (ON state) & - & - & 300 & mA \\
\hline
\end{tabular}

\section*{ELECTRICAL CHARACTERISTICS over operating temperature range (unless otherwise noted).}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{5}{|c|}{Test Conditions} & \multicolumn{4}{|c|}{Limits} & \multirow[b]{2}{*}{Notes} \\
\hline & & Temp. & \(\mathrm{V}_{\mathrm{cc}}\) & Driven Input & Other Input & Output & Min. & Typ. & Max. & Units & \\
\hline "1" Input Voltage & \(\mathrm{V}_{\text {IN(1) }}\) & - & MIN & - & - & - & 2.0 & - & - & V & - \\
\hline "0" Input Voltage & \(\mathrm{V}_{\text {IN(0) }}\) & - & MIN & - & - & - & - & - & 0.8 & V & - \\
\hline "0" Input Current & \(\mathrm{I}_{\text {IN(0) }}\) & - & MAX & 0.4 V & 30 V & - & - & -50 & -100 & \(\mu \mathrm{A}\) & 2 \\
\hline "1" Input Current & \(\mathrm{I}_{\text {IN(1) }}\) & - & MAX & 30 V & 0 V & - & - & - & 10 & \(\mu \mathrm{A}\) & 2 \\
\hline Input Clamp Voltage & \(\mathrm{V}_{\text {LK }}\) & - & MIN & -12 mA & - - & - & - & - & -1.5 & V & \\
\hline
\end{tabular}

SWITCHING CHARACTERISTICS at \(V_{C C}=5.0 ~ V, T_{A}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{4}{|c|}{Limits} & \multirow[b]{2}{*}{Notes} \\
\hline & & & Min. & Typ. & Max. & Units & \\
\hline Turn-on Delay Time & \(\mathrm{t}_{\mathrm{pd} 0}\) & \[
\begin{aligned}
& V_{S}=70 \mathrm{~V}, R_{L}=465 \Omega \text { (10 Watts), } \\
& C_{L}=15 \mathrm{pF}
\end{aligned}
\] & - & 200 & 500 & ns & 3 \\
\hline Turn-off Delay Time & \(\mathrm{t}_{\mathrm{pd} 1}\) & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{S}}=70 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=465 \Omega \text { (10 Watts), } \\
& \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}
\end{aligned}
\] & - & 300 & 750 & ns & 3 \\
\hline
\end{tabular}

NOTES: 1. Typical values are at \(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
2. Each input tested separately.
3. Voltage values shown in the test circuit waveforms are with respect to network ground terminal.
4. Capacitance values specified include probe and test fixture capacitance.

\section*{INPUT PULSE CHARACTERISTICS}
\begin{tabular}{|llc|}
\hline \(\mathrm{V}_{\operatorname{IN(0)}}=0 \mathrm{~V}\) & \(\mathrm{t}_{\mathrm{f}}=7 \mathrm{~ns}\) & \(\mathrm{t}_{\mathrm{p}}=1 \mu \mathrm{~s}\) \\
\(\mathrm{~V}_{\operatorname{IN(1)}( }=3.5 \mathrm{~V}\) & \(\mathrm{t}_{\mathrm{r}}=14 \mathrm{~ns}\) & \(\operatorname{PRR}=500 \mathrm{kHz}\) \\
\hline
\end{tabular}

\section*{5703 AND 5706 \\ QUAD PERIPHERAL/POWER DRIVERS}

\section*{UDN5703A QUAD OR DRIVER}

ELECTRICAL CHARACTERISTICS over operating temperature range (unless otherwise noted).
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{5}{|c|}{Test Conditions} & \multicolumn{4}{|c|}{Limits} & \multirow[b]{2}{*}{Notes} \\
\hline & & Temp. & \(\mathrm{V}_{\mathrm{cc}}\) & Driven Input & Other Input & Output & Min. & Typ. & Max. & Units & \\
\hline \multirow[t]{2}{*}{"1" Output Reverse Current} & \multirow[t]{2}{*}{\({ }_{\text {OFF }}\)} & - & MIN & 2.0 V & 0 V & 80 V & - & - & 100 & \(\mu \mathrm{A}\) & - \\
\hline & & - & OPEN & 2.0 V & 0 V & 80 V & - & - & 100 & \(\mu \mathrm{A}\) & - \\
\hline \multirow[t]{2}{*}{"0" Output Voltage} & \multirow[t]{2}{*}{\(\mathrm{V}_{\mathrm{ON}}\)} & - & MIN & 0.8 V & 0.8 V & 150 mA & - & 0.35 & 0.5 & V & - \\
\hline & & - & MIN & 0.8 V & 0.8 V & 300 mA & - & 0.5 & 0.7 & V & - \\
\hline Diode Leakage Current & \(I_{\text {LK }}\) & NOM & NOM & 0 V & 0 V & OPEN & - & - & 200 & \(\mu \mathrm{A}\) & 3 \\
\hline Diode Forward Voltage Drop & \(\mathrm{V}_{\mathrm{D}}\) & NOM & NOM & \(\mathrm{V}_{\mathrm{cc}}\) & \(\mathrm{V}_{\mathrm{cc}}\) & - & - & 1.5 & 1.75 & V & 4 \\
\hline "1" Level Supply Current & \(\mathrm{ICC}_{(1)}\) & NOM & MAX & 5.0 V & 5.0 V & - & - & 16 & 25 & mA & 1,2 \\
\hline "0" Level Supply Current & \(\mathrm{I}_{\mathrm{CC}(0)}\) & NOM & MAX & 0 V & 0 V & - & - & 72 & 100 & mA & 1,2 \\
\hline
\end{tabular}

NOTES: 1. Typical values are at \(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
2. Per package
3. Diode leakage current measured at \(V_{R}=V_{\text {off (min) }}\).
4. Diode forward voltage drop measured at \(I_{f}=300 \mathrm{~mA}\).
5. Capacitance values specified include probe and test.fixture capacitance.



Dwg. No. A-7628C


Dwg. No. A-9869

\section*{5703 AND 5706 \\ QUAD PERIPHERAL/POWER DRIVERS}

\section*{UDN5706A QUAD AND DRIVER}

ELECTRICAL CHARACTERISTICS over operating temperature range (unless otherwise noted).
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{5}{|c|}{Test Conditions} & \multicolumn{4}{|c|}{Limits} & \multirow[b]{2}{*}{Notes} \\
\hline & & Temp. & \(\mathrm{V}_{\mathrm{cc}}\) & Driven Input & Other Input & Output & Min. & Typ. & Max. & Units & \\
\hline \multirow[t]{2}{*}{"1" Output Reverse Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{\text {OFF }}\)} & - & MIN & 2.0 V & 2.0 V & 80 V & - & - & 100 & \(\mu \mathrm{A}\) & - \\
\hline & & - & OPEN & 2.0 V & 2.0 V & 80 V & - & - & 100 & \(\mu \mathrm{A}\) & - \\
\hline \multirow[t]{2}{*}{"0" Output Voltage} & \multirow[t]{2}{*}{\(\mathrm{V}_{\mathrm{ON}}\)} & - & MIN & 0.8 V & \(\mathrm{V}_{\mathrm{cc}}\) & 150 mA & - & 0.35 & 0.5 & V & - \\
\hline & & - & MIN & 0.8 V & \(\mathrm{V}_{\mathrm{cc}}\) & 300 mA & - & 0.5 & 0.7 & V & - \\
\hline Diode Leakage Current & \(\mathrm{I}_{\text {LK }}\) & NOM & NOM & 0 V & 0 V & OPEN & - & - & 200 & \(\mu \mathrm{A}\) & 3 \\
\hline Diode Forward Voltage Drop & \(\mathrm{V}_{\mathrm{D}}\) & NOM & NOM & \(\mathrm{V}_{\mathrm{cc}}\) & \(\mathrm{V}_{\mathrm{cc}}\) & - & - & 1.5 & 1.75 & V & 4 \\
\hline "1"Level Supply Current & \(\mathrm{ICC}_{(1)}\) & NOM & MAX & 5.0 V & 5.0 V & - & - & 16 & 24 & mA & 1,2 \\
\hline "0" Level Supply Current & \(\mathrm{ICC}(0)\) & NOM & MAX & 0 V & 0 V & - & - & 70 & 98 & mA & 1,2 \\
\hline
\end{tabular}

NOTES: 1. Typical values are at \(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
2. Per package
3. Diode leakage current measured at \(\mathrm{V}_{\mathrm{R}}=\mathrm{V}_{\text {off(min) }}\).
4. Diode forward voltage drop measured at \(I_{f}=300 \mathrm{~mA}\).
5. Capacitance values specified include probe and test fixture capacitance.


Dwg. No. A-7878A


Dwg. No. A-7628C


Dwg. No. A-9866

\section*{5713}

\section*{DUAL PERIPHERAL AND POWER DRIVER TRANSIENT PROTECTED OUTPUTS}


Dwg. No. A-9789

\section*{ABSOLUTE MAXIMUM RATINGS}

Supply Voltage, \(\mathrm{V}_{\mathrm{CC}} \ldots \ldots . .\).
Input Voltage, \(\mathrm{V}_{\mathrm{IN}}\). . . . . . . . . . . . . . . . . 30 V
Output Off-State Voltage,
Voff . . . . . . . . . . . . . . . . . . . . . . . . 80 V
Output On-State Sink Current,
ION . . . . . . . . . . . . . . . . . . . . . . 600 mA
Suppression Diode Off-State Voltage,
\(V_{\text {OFF }}\). . . . . . . . . . . . . . . . . . . . . . . 80 V
Suppression Diode On-State Current,
ION . . . . . . . . . . . . . . . . . . . . . . . 600 mA
Power Dissipation at \(T_{A}=25^{\circ} \mathrm{C}, \mathrm{P}_{\mathrm{D}}\)
Package . . . . . . . . . . . . . . . . . . . 1.5 W*
Each Driver . . . . . . . . . . . . . . . . . 0.8 W
Operating Free-Air Temperature Range,

Storage Temperature Range,

*Derate at the rate of \(12.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) above \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).

This "mini-DIP" dual peripheral and power driver is a bipolar monolithic integrated circuit incorporating NOR logic gates, high-current switching transistors, and transient suppression diodes on the same chip. The two output transistors are capable of simultaneously sinking 300 mA continuously at ambient temperatures of up to \(+70^{\circ} \mathrm{C}\). In the OFF state, this driver will withstand at least 80 V .

The UDN5713M dual driver is ideally suited for interface between low-level or high-level logic and high-current/high-voltage loads. Typical applications include driving peripheral loads such as incandescent lamps, light-emitting diodes, memories, and heaters with a load current of up to 600 mA .

The integral transient suppression diodes allow the use of these drivers with inductive loads such as relays, solenoids, or stepping motors without the need for discrete diodes. Similar devices with four drivers per package are the 5703 and 5706.

\section*{FEATURES}
- DTL/TTL/PMOS/CMOS Compatible Inputs

■ Low Input Current
■ 300 mA Continuous Output Current
- Stand-off Voltage of 80 V

\footnotetext{
Always order by complete part number, e.g., UDN5713M
}

\section*{RECOMMENDED OPERATING CONDITIONS}
\begin{tabular}{|lcccc|}
\hline & Min. & Nom. & Max. & Units \\
\hline Supply Voltage \(\left(\mathrm{V}_{\text {cC }}\right)\) & 4.75 & 5.0 & 5.25 & V \\
\hline Operating Temperature Range & 0 & +25 & +85 & \({ }^{\circ} \mathrm{C}\) \\
\hline Current into any output (ON state) & - & - & 300 & mA \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS over operating temperature range (unless otherwise noted).
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{5}{|c|}{Test Conditions} & \multicolumn{4}{|c|}{Limits} & \multirow[b]{2}{*}{Notes} \\
\hline & & Temp. & \(\mathrm{V}_{\mathrm{cc}}\) & Driven Input & Other Input & Output & Min. & Typ. & Max. & Units & \\
\hline "1" Input Voltage & \(\mathrm{V}_{\mathrm{IN}(1)}\) & - & MIN & - & - & - & 2.0 & - & - & V & - \\
\hline " 0 " Input Voltage & \(\mathrm{V}_{\mathrm{IN}(0)}\) & - & MIN & - & - & - & - & - & 0.8 & V & - \\
\hline " 0 " Input Current at all Inputs except Strobe & \(\mathrm{I}_{\ln (0)}\) & - & MAX & 0.4 V & 30 V & - & - & -50 & -100 & \(\mu \mathrm{A}\) & 2 \\
\hline "0" Input Current at Strobe & \(\mathrm{I}_{\text {IN(0) }}\) & - & MAX & 0.4 V & 30 V & - & - & -100 & -200 & \(\mu \mathrm{A}\) & - \\
\hline "1" Input Cyrrent at all Inputs except Strobe & \(\mathrm{I}_{\operatorname{IN}(1)}\) & - & MAX & 30 V & 0 V & - & - & - & 10 & \(\mu \mathrm{A}\) & 2 \\
\hline "1" Input Current at Strobe & \(\mathrm{I}_{\text {IN(1) }}\) & - & MAX & 30 V & 0 V & - & - & - & 20 & \(\mu \mathrm{A}\) & - \\
\hline Input Clamp Voltage & \(\mathrm{V}_{\mathrm{IK}}\) & - & MIN & \(-12 \mathrm{~mA}\) & - & - & - & - & -1.5 & V & - \\
\hline
\end{tabular}

SWITCHING CHARACTERISTICS at \(V_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{4}{|c|}{Limits} & \multirow[b]{2}{*}{Notes} \\
\hline & & & Min. & Typ. & Max. & Units & \\
\hline Turn-on Delay Time & \(\mathrm{t}_{\mathrm{pd} 0}\) & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{S}}=70 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=465 \Omega \text { (10 Watts), } \\
& \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}
\end{aligned}
\] & - & 200 & 500 & ns & 3 \\
\hline Turn-off Delay Time & \(\mathrm{t}_{\mathrm{pd} 1}\) & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{S}}=70 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=465 \Omega \text { (10 Watts) } \\
& \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}
\end{aligned}
\] & - & 300 & 750 & ns & 3 \\
\hline
\end{tabular}

NOTES: 1. Typical values are at \(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
2. Each input tested separately.
3. Voltage values shown in the test circuit waveforms are with respect to network ground terminal.
4. Capacitance values specified include probe and test fixture capacitance.

\section*{INPUT PULSE CHARACTERISTICS}
\begin{tabular}{|llr|}
\hline \(\mathrm{V}_{\mathrm{IN}(0)}=0 \mathrm{~V}\) & \(\mathrm{t}_{\mathrm{t}}=7 \mathrm{~ns}\) & \(\mathrm{t}_{\mathrm{p}}=1 \mu \mathrm{~s}\) \\
\(\mathrm{~V}_{\mathbf{N ( 1 )}(1)}=3.5 \mathrm{~V}\) & \(\mathrm{t}_{\mathrm{r}}=14 \mathrm{~ns}\) & PRR \(=500 \mathrm{kHz}\) \\
\hline
\end{tabular}

\section*{5713 \\ DUAL PERIPHIERAL AND POWER DRIVER}

ELECTRICAL CHARACTERISTICS over operating temperature range (unless otherwise noted).
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{5}{|c|}{Test Conditions} & \multicolumn{4}{|c|}{Limits} & \multirow[b]{2}{*}{Notes} \\
\hline & & Temp. & \(\mathrm{V}_{\mathrm{cc}}\) & Driven Input & Other Input & Output & Min. & Typ. & Max. & Units & \\
\hline \multirow[t]{2}{*}{"1" Output Reverse Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{\text {OFF }}\)} & - & MIN & 2.0 V & 0 V & 80 V & - & - & 100 & \(\mu \mathrm{A}\) & - \\
\hline & & - & OPEN & 2.0 V & 0 V & 80 V & - & - & 100 & \(\mu \mathrm{A}\) & - \\
\hline \multirow[t]{2}{*}{"0" Output Voltage} & \multirow[t]{2}{*}{\(\mathrm{V}_{\mathrm{ON}}\)} & - & MIN & 0.8 V & 0.8 V & 150 mA & - & 0.35 & 0.5 & V & - \\
\hline & & - & MIN & 0.8 V & 0.8 V & 300 mA & - & 0.5 & 0.7 & V & - \\
\hline Diode Leakage Current & \(\mathrm{I}_{\text {LK }}\) & NOM & NOM & 0 V & 0 V & OPEN & - & - & 200 & \(\mu \mathrm{A}\) & 3 \\
\hline Diode Forward Voltage Drop & \(V_{\text {D }}\) & NOM & NOM & \(\mathrm{V}_{\mathrm{cc}}\) & \(\mathrm{V}_{\mathrm{cc}}\) & - & - & 1.5 & 1.75 & V & 4 \\
\hline "1" Level Supply Current & \(\mathrm{ICC}_{\text {(1) }}\) & NOM & MAX & 5.0 V & 5.0 V & - & - & 8.0 & 13 & mA & 1,2 \\
\hline "0"Level Supply Current & \(\mathrm{IcC}_{(0)}\) & NOM & MAX & 0 V & 0 V & - & - & 36 & 50 & mA & 1,2 \\
\hline
\end{tabular}

NOTES: 1. Typical values are at \(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
2. Per package.
3. Diode leakage current measured at \(\mathrm{V}_{\mathrm{R}}=80 \mathrm{~V}\).
4. Diode forward voltage drop measured at \(I_{F}=300 \mathrm{~mA}\).
5. Capacitance values specified include probe and test fixture capacitance.


Dwg. No. A-7628C

\title{
5800 5801
}

\section*{BiMOS II LATCHED DRIVERS}

The UCN5800A/L and UCN5801A/EP latched-input BiMOS ICs merge high-current, high-voltage outputs with CMOS logic. The CMOS input section consists of 4 or 8 data ('D' type) latches with associated common CLEAR, STROBE, and OUTPUT ENABLE circuitry. The power outputs are bipolar npn Darlingtons. This merged technology provides versatile, flexible interface. These BiMOS power interface ICs greatly benefit the simplification of computer or microprocessor I/O. The UCN5800A and UCN5800L each contain four latched drivers; the UCN5801A and UCN5801EP contain eight latched drivers.

The UCN5800A/L and UCN5801A/EP supersede the original BiMOS latched-input driver ICS (UCN4400A and UCN4801A). These second-generation devices are capable of much higher data input rates and will typically operate at better than 5 MHz with a 5 V logic supply. Circuit operation at 12 V affords substantial improvement over the 5 MHz figure.

The CMOS inputs are compatible with standard CMOS and NMOS circuits. TTL circuits may mandate the addition of input pull-up resistors. The bipolar Darlington outputs are suitable for directly driving many peripheral/power loads: relays, lamps, solenoids, small dc motors, etc.

All devices have open-collector outputs and integral diodes for inductive load transient suppression. The output transistors are capable of sinking 500 mA and will withstand at least 50 V in the OFF state. Because of limitations on package power dissipation, the simultaneous operation of all drivers at maximum rated current can only be accomplished by a reduction in duty cycle. Outputs may be paralleled for higher load current capability.

The UCN5800A is furnished in a standard 14 -pin DIP; the UCN5800L in a surface-mountable SOIC; the UCN5801A in a 22 -pin DIP with 0.400 " 10.16 mm ) row centers; the UCN5801EP in a 28 -lead PLCC. All devices are also available for operation between \(-40^{\circ} \mathrm{C}\) and \(+85^{\circ}\). To order, change the prefix from 'UCN' to 'UCQ'.

\section*{FEATURES}
- 4.4 MHz Minimum Data Input Rate
- High-Voltage, High-Current Outputs
- Output Transient Protection
- CMOS, NMOS, TTL Compatible Inputs
- Internal Pull-Down Resistors
- Low-Power CMOS Latches

Always order by complete part number: UCN5801EP.

\section*{5800 AND 5801}

BiMOS II LATCHED DRIVERS

FUNCTIONAL BLOCK DIAGRAM


UCN5801A


Dwg. No. A-10,498D


ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} C, V_{D D}=5 \mathrm{~V}\) (unless otherwise noted).
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{4}{|c|}{Limits} \\
\hline & & & Min. & Typ. & Max. & Units \\
\hline \multirow[t]{2}{*}{Output Leakage Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{\text {cex }}\)} & \(\mathrm{V}_{\mathrm{CE}}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & - & - & 50 & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{V}_{\mathrm{CE}}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\) & - & - & 100 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{3}{*}{Collector-Emitter Saturation Voltage} & \multirow[t]{3}{*}{\(\mathrm{V}_{\text {CE(SAT) }}\)} & \(\mathrm{I}_{\mathrm{C}}=100 \mathrm{~mA}\) & - & 0.9 & 1.1 & V \\
\hline & & \(\mathrm{I}_{\mathrm{C}}=200 \mathrm{~mA}\) & - & 1.1 & 1.3 & V \\
\hline & & \(\mathrm{I}_{\mathrm{C}}=350 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=7.0 \mathrm{~V}\) & - & 1.3 & 1.6 & V \\
\hline \multirow[t]{4}{*}{Input Voltage} & \(\mathrm{V}_{\text {IN(0) }}\) & & - & - & 1.0 & V \\
\hline & \multirow[t]{3}{*}{} & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) & 10.5 & - & - & V \\
\hline & & \(V_{D D}=10 \mathrm{~V}\) & 8.5 & - & - & V \\
\hline & & \(\mathrm{V}_{\text {DD }}=5.0 \mathrm{~V}\) (See Note) & 3.5 & - & - & V \\
\hline \multirow[t]{3}{*}{Input Resistance} & \multirow[t]{3}{*}{\(\mathrm{R}_{\text {IN }}\)} & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) & 50 & 200 & - & k \(\Omega\) \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}\) & 50 & 300 & - & k \(\Omega\) \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) & 50 & 600 & - & \(\mathrm{k} \Omega\) \\
\hline \multirow[t]{5}{*}{Supply Current} & \multirow[t]{3}{*}{\(I_{D D(O N)}\) (Each Stage)} & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\), Outputs Open & - & 1.0 & 2.0 & mA \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}\), Outputs Open & - & 0.9 & 1.7 & mA \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\), Outputs Open & - & 0.7 & 1.0 & mA \\
\hline & \multirow[t]{2}{*}{\(I_{\text {DD(OFF) }}\) (Total)} & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\), Outputs Open, Inputs \(=0 \mathrm{~V}\) & - & - & 200 & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\), Outputs Open, Inputs \(=0 \mathrm{~V}\) & - & 50 & 100 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Clamp Diode Leakage Current} & \multirow[t]{2}{*}{\(I_{R}\)} & \(\mathrm{V}_{\mathrm{R}}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & - & - & 50 & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{V}_{\mathrm{R}}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\) & - & - & 100 & \(\mu \mathrm{A}\) \\
\hline Clamp Diode Forward Voltage & \(V_{F}\) & \(\mathrm{I}_{\mathrm{F}}=350 \mathrm{~mA}\) & - & 1.7 & 2.0 & V \\
\hline
\end{tabular}

NOTE: Operation of these devices with standard TTL or DTL may require the use of appropriate pull-up resistors to insure a minimum logic " 1 ".

\section*{TYPICAL INPUT CIRCUIT}


UCN5801EP



Dwg. No. A-10,895A

\section*{TIMING CONDITIONS \\ (Logic Levels are \(V_{D D}\) and Ground)}
A. Minimum Data Active Time Before Strobe Enabled
\[
\text { (Data Set-Up Time) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . } 50 \text { ns }
\]
B. Minimum Data Active Time After Strobe Disabled (Data Hold Time)

50 ns.
C. Minimum Strobe Pulse Width . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 125 ns
D. Typical Time Between Strobe Activation and

Output On to Off Transition . . . . . . . . . . . .
E. Minimum Time Between Strobe Activation and Output Off to On Transition 500 ns
F. Minimum Clear Pulse Width . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 300 ns
G. Minimum Data Pulse Width. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 225 ns

Information present at an input is transferred to its latch when the STROBE is high. A high CLEAR input will set all latches to the output OFF condition regardless of the data or STROBE input levels. A high OUTPUT ENABLE will set all outputs to the OFF condition, regardless of any other input conditions. When the OUTPUT ENABLE is low, the outputs depend on the state of their respective latches.

\section*{TRUTH TABEE}
\begin{tabular}{|cccc|c|c|}
\hline & & & \multirow{2}{*}{} & \multirow{2}{*|}{ OUTPUT } & \multicolumn{2}{c|}{ OUT \(_{\text {IN }}\)} \\
\cline { 5 - 6 } \(\mathbf{I N}_{N}\) & STROBE & CLEAR & ENABLE & \(\mathbf{t - 1}\) & \(\mathbf{t}\) \\
\hline 0 & 1 & 0 & 0 & \(X\) & OFF \\
\hline 1 & 1 & 0 & 0 & \(X\) & \(O N\) \\
\hline\(X\) & \(X\) & 1 & \(X\) & \(X\) & \(O F F\) \\
\hline\(X\) & \(X\) & \(X\) & 1 & \(X\) & \(O F F\) \\
\hline\(X\) & 0 & 0 & 0 & \(O N\) & \(O N\) \\
\hline\(X\) & 0 & 0 & 0 & \(O F F\) & \(O F F\) \\
\hline
\end{tabular}

\footnotetext{
X = irrelevant
\(\mathrm{t}-1=\) previous output state
\(\mathrm{t}=\) present output state
}

TYPICAL APPLICATION UNIPOLAR STEPPER-MOTOR DRIVE


Dwg. No. B-1537

UNIPOLAR WAVE DRIVE


Dwg. No. A-11,446

UNIPOLAR 2-PHASE DRIVE


Dwg. No. A-11,447

\section*{5804}

\section*{BiMOS II UNIPOLAR STEPPER-MOTOR TRANSLATOR/DRIVER}


\section*{ABSOLUTE MAXIMUM RATINGS}

Output Voltage, \(\mathrm{V}_{\mathrm{CE}} \ldots \ldots\).
Output Sustaining Voltage,
\(\mathrm{V}_{\mathrm{CE} \text { (sus) }} \ldots .\). . . . . . . . . . . . . . . . . . 35 V
Output Sink Current, I IOUT . . . . . . . . . . 1.5 A
Logic Supply Voltage, \(\mathrm{V}_{\mathrm{DD}} \ldots \ldots\).
Input Voltage, \(\mathrm{V}_{\mathrm{IN}}\). . . . . . . . . . . . . . . . 7.0 V
Package Power Dissipation,
\(P_{D}\). . . . . . . . . . . . . . . . . . . . See Graph Operating Temperature Range,
\(\mathrm{T}_{\mathrm{A}} \ldots . . . . . . . . . . . \mathbf{- 2 0}^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) Storage Temperature Range,
\(T_{S} \ldots \ldots \ldots \ldots \ldots .{ }^{-55^{\circ}} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)

Combining low-power CMOS logic with high-current and highvoltage bipolar outputs, the UCN5804B BiMOS II translator/driver provides complete control and drive for a four-phase unipolar stepper-motor with continuous output current ratings to 1.25 A per phase (1.5 A startup) and 35 V .

The CMOS logic section provides the sequencing logic, DIRECTION and OUTPUT ENABLE control, and a power-ON reset function. Three stepper-motor drive formats, wave-drive (one-phase), two-phase, and half-step are externally selectable. The inputs are compatible with standard CMOS, PMOS, and NMOS circuits. TTL or LSTTL may require the use of appropriate pull-up resistors to ensure a proper input-logic high.

The wave-drive format consists of energizing one motor phase at a time in an A-B-C-D (or D-C-B-A) sequence. This excitation mode consumes the least power and assures positional accuracy regardless of any winding inbalance in the motor. Two-phase drive energizes two adjacent phases in each detent position (AB-BC-CD-DA). This sequence mode offers an improved torque-speed product, greater detent torque, and is less susceptible to motor resonance. Half-step excitation alternates between the one-phase and two-phase modes (A-AB-B-BC-C-CD-D-DA), providing an eight-step sequence.

The bipolar outputs are capable of sinking up to 1.5 A and withstanding 50 V in the OFF state (sustaining voltages up to 35 V ). Ground clamp and flyback diodes provide protection against inductive transients. Thermal protection circuitry disables the outputs when the chip temperature is excessive.

The UCN5804B is rated for operation over the temperature range of \(-20^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\). It is supplied in a 16 -pin dual in-line plastic batwing package with a copper lead frame and heat-sinkable tabs for improved power dissipation capabilities.

\section*{FEATURES}
1.5 A Maximum Output Current
- 35 V Output Sustaining Voltage
- Wave-Drive, Two-Phase, and Half-Step Drive Formats
- Internal Clamp Diodes
- Output Enable and Direction Control
- Power-ON Reset
- Internal Thermal Shutdown Circuitry

\footnotetext{
Always order by complete part number: UCN5804B
}


Dwg. No. GP-010B

TYPICAL INPUT CIRCUIT

ng. No. EP-010-5

TYPICAL OUTPUT DRIVER


Dwg. No. EP-021-4

TRUTH TABLE
\begin{tabular}{|lcc|}
\hline Drive Format & Pin \(\mathbf{9}\) & Pin \(\mathbf{1 0}\) \\
\hline Two-Phase & L & L \\
One-Phase & H & L \\
Half-Step & L & H \\
Step-Inhibit & H & H \\
\hline
\end{tabular}

\section*{5804}

BiMOS II UNIPOLAR STEPPER-MOTOR TRANSLATOR/DRIVER

ELECTRICAL CHARACTERISTICS at \(T_{A}=25^{\circ} C, T_{J} \leq 150^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}\) to 5.5 V (unless otherwise noted).
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{4}{|c|}{Limits} \\
\hline & & & Min. & Typ. & Max. & Units \\
\hline Output Leakage Current & \(\mathrm{I}_{\text {cex }}\) & \(\mathrm{V}_{\text {OUT }}=50 \mathrm{~V}\) & - & 10 & 50 & \(\mu \mathrm{A}\) \\
\hline Output Sustaining Voltage & \(\mathrm{V}_{\text {CE(sus) }}\) & \(\mathrm{I}_{\text {Out }}=1.25 \mathrm{~A}, \mathrm{~L}=3 \mathrm{mH}\) & 35 & - & - & V \\
\hline \multirow[t]{3}{*}{Output Saturation Voltage} & \multirow[t]{3}{*}{\(\mathrm{V}_{\text {cE(SAT) }}\)} & \(\mathrm{I}_{\text {out }}=700 \mathrm{~mA}\) & - & 1.0 & 1.2 & V \\
\hline & & \(\mathrm{I}_{\text {OUT }}=1 \mathrm{~A}\) & - & 1.1 & 1.4 & V \\
\hline & & \(\mathrm{l}_{\text {OUT }}=1.25 \mathrm{~A}\) & - & 1.2 & 1.5 & V \\
\hline Clamp Diode Leakage Current & \(I_{\text {B }}\) & \(\mathrm{V}_{\mathrm{R}}=50 \mathrm{~V}\) & - & 10 & 50 & \(\mu \mathrm{A}\) \\
\hline Clamp Diode Forward Voltage & \(\mathrm{V}_{\mathrm{F}}\) & \(\mathrm{I}_{\mathrm{F}}=1.25 \mathrm{~A}\) & - & 1.5 & 3.0 & V \\
\hline \multirow[t]{2}{*}{Input Current} & \(\mathrm{I}_{1 \times(1)}\) & \(\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}}\) & - & 0.5 & 5.0 & \(\mu \mathrm{A}\) \\
\hline & \(\mathrm{I}_{\mathrm{IN}(0)}\) & \(\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}\) & - & -0.5 & -5.0 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Input Voltage} & \(\mathrm{V}_{\text {IN(1) }}\) & \(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\) & 3.5 & - & 5.3 & V \\
\hline & \(\mathrm{V}_{\text {IN(0) }}\) & & -0.3 & - & 0.8 & V \\
\hline Supply Current & \(\mathrm{I}_{\mathrm{DD}}\) & 2 Outputs ON & - & 20 & 30 & mA \\
\hline Turn-Off Delay & \(\mathrm{t}_{\mathrm{ON}}\) & 50\% Step Inputs to 50\% Output & - & - & 10 & \(\mu \mathrm{s}\) \\
\hline Turn-On Delay & \(\mathrm{t}_{\text {off }}\) & 50\% Step Inputs to 50\% Output & - & - & 10 & \(\mu \mathrm{s}\) \\
\hline Thermal Shutdown Temperature & \(\mathrm{T}_{J}\) & & - & 165 & - & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

TIMING CONDITIONS

A. Minimum Data Set Up Time
100 ns
B. Minimum Data Hold Time . . . . . . . . . . . . . . . . . . . . . . . . . . . 100 ns
C. Minimum Step Input Pulse Width
500 ns

\section*{APPLICATIONS INFORMATION}

Internal power-ON reset (POR) circuitry resets OUTPUT \({ }_{A}\) (and OUTPUT \({ }_{D}\) in the twophase drive format) to the ON state with initial application of the logic supply voltage. After reset, the circuit then steps according to the tables.

The outputs will advance one sequence position on the high-to-low transition of the STEP INPUT pulse. Logic levels on the HALF-STEP and ONE-PHASE inputs will determine the drive format (one-phase, two-phase, or half-step). The DIRECTION pin determines the rotation sequence of the outputs. Note that the STEP INPUT must be in the low state when changing the state of ONE-PHASE, HALFSTEP, or DIRECTION to prevent erroneous stepping.

All outputs are disabled (OFF) when OUTPUT ENABLE is at a logic high. If the function is not required, OUTPUT ENABLE should be tied low. In that condition, all outputs depend only on the state of the step logic.

During normal commutation of a unipolar stepper motor, mutual coupling between the motor windings can force the outputs of the UCN5804B below ground. This condition will cause forward biasing of the collector-tosubstrate junction and source current from the output. For many L/R applications, this substrate current is high enough to adversely affect the logic circuitry and cause misstepping. External series diodes (Schottky are recommended for increased efficiency at low voltage operation) will prevent substrate current from being sourced through the outputs. Alternatively, external ground clamp diodes will provide a preferred current path from ground when the outputs are pulled below ground.

Internal thermal protection circuitry disables all outputs when the junction temperature reaches approximately \(165^{\circ} \mathrm{C}\). The outputs are enabled again when the junction cools down to approximately \(145^{\circ} \mathrm{C}\).

\section*{WAVE-DRIVE SEQUENCE}
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{5}{|c|}{Half Step \(=\mathrm{L}\), One Phase \(=\mathrm{H}\)} \\
\hline Step & A & B & C & D \\
\hline POR & ON & OFF & OFF & OFF \\
\hline 1 & ON & OFF & OFF & OFF \\
\hline 2 & OFF & ON & OFF & OFF \\
\hline 3 & OFF & OFF & ON & OFF \\
\hline 4 & OFF & OFF & OFF & ON \\
\hline
\end{tabular}

TWO-PHASE DRIVE SEQUENCE
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{-} & \multicolumn{5}{|c|}{Half Step = L, One Phase = L} \\
\hline & Step & A & B & C & D \\
\hline 2 & POR & ON & OFF & OFF & ON \\
\hline ¢ & 1 & ON & OFF & OFF & ON \\
\hline [ & 2 & ON & ON & OFF & OFF \\
\hline 言 & 3 & OFF & ON & ON & OFF \\
\hline \(\downarrow\) & 4 & OFF & OFF & ON & ON \\
\hline
\end{tabular}

HALF-STEP DRIVE SEQUENCE
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{9}{*}{} & \multicolumn{5}{|c|}{Half Step = H, One Phase = L} \\
\hline & Step & A & B & C & D \\
\hline & POR & ON & OFF & OFF & OFF \\
\hline & 1 & ON & OFF & OFF & OFF \\
\hline & 2 & ON & ON & OFF & OFF \\
\hline & 3 & OFF & ON & OFF & OFF \\
\hline & 4 & OFF & ON & ON & OFF \\
\hline & 5 & OFF & OFF & ON & OFF \\
\hline & 6 & OFF & OFF & ON & ON \\
\hline & & OFF & OFF & OFF & ON \\
\hline & 8 & ON & OFF & OFF & ON \\
\hline
\end{tabular}

\section*{TYPICAL APPLICATION}

\section*{L/R STEPPER-MOTOR DRIVE}


Dwg. No. EP-029A

\section*{5810-F}

\section*{BiMOS II 10-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS WITH ACTIVE DMOS PULL-DOWNS}


Dwg. No. PP-029

The UCN5810AF, UCN5810EPF, and UCN5810LWF combine a 10-bit CMOS shift register and accompanying data latches, control circuitry, bipolar sourcing outputs with DMOS active pull-downs. Designed primarily to drive vacuum-fluorescent displays, the 60 V and - 40 mA output ratings also allow these devices to be used in many other peripheral power driver applications. Selected devices (suffix ' -1 ') have maximum output ratings of 80 V . The UCN5810AF/EPF/LWF feature reduced supply requirements (active DMOS pull-downs) and lower saturation voltages when compared with the original UCN5810A.

The CMOS shift register and latches allow direct interfacing with microprocessor-based systems. With a 5 V logic supply, serial-data input rates are typically over 5 MHz , with significantly higher speeds obtainable at 12 V . Use with TTL may require appropriate pull-up resistors to insure an input logic high.

A CMOS serial data output enables cascade connections in applications requiring additional drive lines. Similar devices are available as the UCN5811A (12 bits), UCN5812AF/EPF ( 20 bits) and UCN5818AF/ EPF (32 bits).

The UCN5810AF/EPF/LWF output source drivers are NPN Darlingtons capable of sourcing up to 40 mA . The DMOS active pull-downs are capable of sinking up to 15 mA . For inter-digit blanking, all of the output drivers can be disabled and the DMOS sink drivers turned on by the BLANKING input high.

The UCN5810AF is furnished in an 18-pin dual in-line plastic package. The UCN5810EPF is furnished in a 20 -lead plastic chip carrier. The UCN5810LWF is furnished in a wide-body, small-outline plastic package (SOIC) with gull-wing leads and 0.300 " lead row spacing. Copper lead frames, reduced supply current requirements, and lower output saturation voltages allow all devices to source 25 mA from all outputs continuously, over the entire operating temperature range. All 60 V devices (without the ' -1 ' suffix) are also available for operation between \(-40^{\circ} \mathrm{C}\) and \(+85^{\circ} \mathrm{C}\). To order, change the prefix from 'UCN' to 'UCQ'.

\section*{FEATURES}

High-Speed Source Drivers
- 60 V or 80 V Minimum Output Breakdown
- Active DMOS Pull-Downs
- Low Output Saturation Voltages
- Low-Power CMOS Logic and Latches
- 3.3 MHz Minimum Data Input Rate
- Improved Replacements for TL4810B

Always order by complete part number, e.g., UCN5810AF-1.

\section*{5810-F}

\section*{10-BIT SERIAL-INPUT, LATCHED SOURCE DRVERS WITH ACTIVE DMOS PULL-DOWNS}


Dwg. No. A-14,354

\section*{UCN5810LWF}



\section*{FUNCTIONAL BLOCK DIAGRAM}


TYPICAL INPUT CIRCUIT


Dwg. No. EP-010-4A
TYPICAL OUTPUT DRIVER


Dwg. No. A-14,219

\section*{5810-F \\ 10-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS \\ WHTH ACTIVE DMOS PULL-DOWNS}

ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} \mathrm{C}, \mathbf{V}_{\text {BB }}=60 \mathrm{~V}\) (UCN5810AF/EPF/LWF) or 80 V (suffix '-1') unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{3}{|l|}{Limits @ \(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\)} & \multicolumn{3}{|l|}{Limits @ \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\)} & \multirow[b]{2}{*}{Units} \\
\hline & & & MIn. & Typ. & Max. & Min. & Typ. & Max. & \\
\hline Output Leakage Current & \(\mathrm{I}_{\text {CEx }}\) & \(\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\) & - & -5.0 & -15 & - & -5.0 & -15 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{4}{*}{Output Voltage} & \multirow[t]{2}{*}{\(\mathrm{V}_{\text {OUT(1) }}\)} & \(\mathrm{I}_{\mathrm{OUT}}=-25 \mathrm{~mA}, \mathrm{~V}_{\mathrm{BB}}=60 \mathrm{~V}\) & 58 & 58.5 & - & 58 & 58.5 & - & V \\
\hline & & \(\mathrm{I}_{\mathrm{OUT}}=-25 \mathrm{~mA}, \mathrm{~V}_{\mathrm{BB}}=80 \mathrm{~V}^{*}\) & 78 & 78.5 & - & 78 & 78.5 & - & V \\
\hline & \multirow[t]{2}{*}{\(\mathrm{V}_{\text {OUT(0) }}\)} & \(\mathrm{I}_{\text {OUT }}=1 \mathrm{~mA}\) & - & 1.0 & 1.5 & - & - & - & V \\
\hline & & \(\mathrm{I}_{\text {OUT }}=2 \mathrm{~mA}\) & - & - & - & - & 1.0 & 1.5 & V \\
\hline \multirow[t]{2}{*}{Output Pull-Down Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{\text {OUT(0) }}\)} & \(\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}\) to \(\mathrm{V}_{\mathrm{BB}}\) & 2.0 & 3.5 & - & - & - & - & mA \\
\hline & & \(\mathrm{V}_{\text {OUT }}=20 \mathrm{~V}\) to \(\mathrm{V}_{\mathrm{BB}}\) & - & - & - & 8.0 & 13 & - & mA \\
\hline \multirow[t]{2}{*}{Input Voltage} & \(\mathrm{V}_{\mathrm{IN}(1)}\) & & 3.5 & - & 5.3 & 10.5 & - & 12.3 & V \\
\hline & \(\mathrm{V}_{\mathrm{IN}(0)}\) & & -0.3 & - & +0.8 & -0.3 & - & +0.8 & V \\
\hline \multirow[t]{2}{*}{Input Current} & \(\mathrm{I}_{\operatorname{IN}(1)}\) & \(\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}}\) & - & - & 100 & - & - & 240 & \(\mu \mathrm{A}\) \\
\hline & \(\mathrm{I}_{\operatorname{IN}(0)}\) & \(\mathrm{V}_{\mathrm{IN}}=0.8 \mathrm{~V}\) & - & -0.05 & -0.5 & - & -0.1 & -1.0 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Serial Data Output Voltage} & \(\mathrm{V}_{\text {OUT(1) }}\) & \(\mathrm{I}_{\text {OUT }}=-200 \mu \mathrm{~A}\) & 4.5 & 4.7 & - & 11.7 & 11.8 & - & V \\
\hline & \(\mathrm{V}_{\text {OUT(0) }}\) & \(\mathrm{I}_{\text {OUT }}=200 \mu \mathrm{~A}\) & - & 200 & 250 & - & 100 & 200 & mV \\
\hline Maximum Clock Frequency & \(\mathrm{f}_{\text {clk }}\) & & 3.3 & 5.0 & - & - & 7.5 & - & MHz \\
\hline \multirow[t]{4}{*}{Supply Current} & \(\mathrm{I}_{\mathrm{DD}(1)}\) & All Outputs High & - & 100 & 300 & - & 200 & 500 & \(\mu \mathrm{A}\) \\
\hline & \(\mathrm{I}_{\mathrm{DD}(0)}\) & All Outputs Low & - & 100 & 300 & - & 200 & 500 & \(\mu \mathrm{A}\) \\
\hline & \(\mathrm{I}_{\mathrm{BB}(1)}\) & Outputs High, No Load & - & 0.7 & 2.0 & - & 0.7 & 2.0 & mA \\
\hline & \(\mathrm{I}_{\mathrm{BB}(0)}\) & Outputs Low & - & 10 & 100 & - & 10 & 100 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Blanking to Output Delay} & \(\mathrm{t}_{\text {PHL }}\) & \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, 50 \%\) to \(50 \%\) & - & 2000 & - & - & 1000 & - & ns \\
\hline & \(\mathrm{t}_{\text {PLH }}\) & \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, 50 \%\) to \(50 \%\) & - & 1000 & - & - & 850 & - & ns \\
\hline Output Fall Time & \(\mathrm{t}_{\mathrm{f}}\) & \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, 90 \%\) to \(10 \%\) & - & 1450 & - & - & 650 & - & ns \\
\hline Output Rise Time & \(\mathrm{t}_{\mathrm{r}}\) & \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, 10 \%\) to \(90 \%\) & - & 650 & - & - & 700 & - & ns \\
\hline
\end{tabular}

\footnotetext{
Negative current is defined as coming out of (sourcing) the specified device pin.
* UCN5810AF-1, UCN5810EPF-1, and UCN5810LWF-1 only.
}


TIMING CONDITIONS
\(\left(T_{A}=+25^{\circ} \mathbf{C}\right.\), Logic Levels are \(V_{D D}\) and Ground)
\[
V_{D D}=5.0 \mathrm{~V}
\]
A. Minimum Data Active Time Before Clock Pulse
(Data Set-Up Time)
75 ns
B. Minimum Data Active Time After Clock Pulse
(Data Hold Time)
75 ns
C. Minimum Data Pulse Width . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150 ns
D. Minimum Clock Pulse Width . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150 ns
E. Minimum Time Between Clock Activation and Strobe . . . . . . . . . . . . 300 ns
F. Minimum Strobe Pulse Width . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100 ns
G. Typical Time Between Strobe Activation and

Output Transistion
500 ns

Serial Data present at the input is transferred to the shift register on the logic " 0 " to logic " 1 " transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to the respective latch when the STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the BLANKING input be high during serial data entry.

When the BLANKING input is high, the output source drivers are disabled (OFF); the DMOS sink drivers are ON. The information stored in the latches is not affected by the BLANKING input. With the BLANKING input low, the outputs are controlled by the state of their respective latches.

TRUTH TABLE

\(L=\) Low Logic Level \(H=\) High Logic Level \(X=\) Irrelevant \(P=\) Present State \(\quad R=\) Previous State

\section*{5811}

\section*{BiMOS II 12-BIT SERIAL-INPUT, LATCHED SOURCE DRIVER}

Designed primarily for use with vacuum-fluorescent displays, the UCN5811A smart power BiMOS II driver features low-output saturation voltages and high output switching speed. These devices contain CMOS shift registers, data latches, and control circuitry, and bipolar high-speed sourcing outputs with DMOS active pull-down circuitry. The high-speed shift register and data latches allow direct interface with microprocessor-based systems. A CMOS serial data output enables cascade connections in applications requiring additional drive lines.

The UCN5811A features 60 V and -40 mA output ratings, allowing it to be used in many other peripheral power driver applications. It can be used as an improved replacement tor the SN75512B. The Allegro devices do not require special power-up sequencing.

The UCN5811A has been designed with BiMOS II logic for improved data entry rates. With a 5 V supply, it will typically operate above 5 MHz . At 12 V , significantly higher speeds are obtained. Use of this device with ITL may require the use of appropriate pull-up resistors to ensure a proper input logic high.

This device is supplied in a 20 -pin plastic dual in-line package. It can be operated over the ambient temperature range of \(-20^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\). Copper lead frames and low output saturation voltages allow all outputs to be operated at 25 mA continuously at ambient temperatures of up to \(76^{\circ} \mathrm{C}\).

\section*{FEATURES}

■ 3.3 MHz Guaranteed Data Input Rate
- Low-Power CMOS Logic and Latches
- High-Speed Source Drivers
- Active Pull-Downs
- Low-Output Saturation Voltages

Improved Replacement for SN75512B
ABSOLUTE MAXIMUM RATINGS at \(\mathbf{T}_{\mathbf{A}}=25^{\circ} \mathrm{C}\)
Logic Supply Voltage, \(\mathrm{V}_{\mathrm{DD}} \ldots \ldots \ldots \ldots . .15 \mathrm{~V}\)
Driver Supply Voltage, \(\mathrm{V}_{\mathrm{BB}}\). . . . . . . . . . 60 V
Continuous Output Current,
\(\mathrm{I}_{\text {OUT }}\). . . . . . . . . . . . . . . . - 40 to +25 mA
Input Voltage Range,
\(\mathrm{V}_{\mathrm{IN}}\). . . . . . . . . . . . 0.3 V to \(\mathrm{V}_{\mathrm{DD}}+\mathbf{0 . 3} \mathrm{V}\)
Package Power Dissipation,
\(P_{D} \ldots \ldots .\).
Operating Temperature Range,
\(\mathrm{T}_{\mathrm{A}} . \ldots \ldots \ldots \ldots \ldots . \cos ^{-20^{\circ}} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Storage Temperature Range,
\(\mathrm{T}_{\mathrm{S}} . \ldots \ldots \ldots . . . . . .{ }^{-55^{\circ}} \mathrm{C}\) to \(+\mathbf{1 5 0}^{\circ} \mathrm{C}\)


Dwg. No. W-180


TYPICAL INPUT CIRCUIT


Dwg. No. A-13,035

\section*{TYPICAL OUTPUT DRIVER}



TIMING WAVESHAPES


Dwg. No. W-184

ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} C, V_{B B}=60 \mathrm{~V}\) unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{3}{|l|}{Limits @ \(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\)} & \multicolumn{3}{|l|}{Limits @ \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\)} & \multirow[b]{2}{*}{Units} \\
\hline & & & MIn. & Typ. & Max. & Min. & Typ. & Max. & \\
\hline Output Leakage Current & \(\mathrm{I}_{\text {cex }}\) & \(\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\) & - & -5.0 & -15 & - & -5.0 & -15 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{3}{*}{Output Voltage} & \(\mathrm{V}_{\text {OUT(H) }}\) & \(\mathrm{l}_{\mathrm{OUT}}=-25 \mathrm{~mA}, \mathrm{~V}_{\mathrm{BB}}=60 \mathrm{~V}\) & 58 & 58.5 & - & 58 & 58.5 & - & V \\
\hline & \multirow[t]{2}{*}{\(\mathrm{V}_{\text {OUT(L) }}\)} & \(\mathrm{I}_{\text {OUT }}=1 \mathrm{~mA}\) & - & 2.0 & 3.0 & - & - & - & V \\
\hline & & \(\mathrm{I}_{\text {OUT }}=2 \mathrm{~mA}\) & - & - & - & - & 2.0 & 3.0 & \(V\) \\
\hline \multirow[t]{2}{*}{Output Pull-Down Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{\text {OUT(L) }}\)} & \(\mathrm{V}_{\text {OUT }}=10 \mathrm{~V}\) to \(\mathrm{V}_{\mathrm{BB}}\) & 2.5 & 4.0 & - & - & - & - & mA \\
\hline & & \(\mathrm{V}_{\text {OUT }}=40 \mathrm{~V}\) to \(\mathrm{V}_{\mathrm{BB}}\) & - & - & - & 15 & 18 & - & mA \\
\hline \multirow[t]{2}{*}{Input Voltage} & \(\mathrm{V}_{\text {IN(1) }}\) & & 3.5 & - & 5.3 & 10.5 & - & 12.3 & V \\
\hline & \(\mathrm{V}_{\mathrm{IN}(0)}\) & & -0.3 & - & +0.8 & -0.3 & - & +0.8 & V \\
\hline \multirow[t]{2}{*}{Input Current} & \(\mathrm{I}_{\text {IN(1) }}\) & \(\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}\) & - & 0.05 & 0.5 & - & 0.1 & 1.0 & \(\mu \mathrm{A}\) \\
\hline & \(\mathrm{I}_{\mathrm{IN}(0)}\) & \(\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}\) & - & -0.05 & -0.5 & - & -1.0 & -1.0 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Serial Data Output Voltage} & \(\mathrm{V}_{\text {OUT(H) }}\) & \(\mathrm{I}_{\text {OUT }}=-200 \mu \mathrm{~A}\) & 4.5 & 4.7 & - & 11.7 & 11.8 & - & V \\
\hline & \(\mathrm{V}_{\text {OUT(L) }}\) & \(\mathrm{I}_{\text {OUT }}=200 \mu \mathrm{~A}\) & - & 200 & 250 & - & 100 & 200 & mV \\
\hline Maximum Clock Frequency & \(\mathrm{f}_{\mathrm{clk}}\) & & 3.3 & 5.0 & - & - & 7.5 & - & MHz \\
\hline \multirow[t]{4}{*}{Supply Current} & \(\mathrm{I}_{\mathrm{DD}(\mathrm{H})}\) & All Outputs High & - & 3.0 & 5.0 & - & 15 & 20 & mA \\
\hline & \(\mathrm{I}_{\mathrm{DD}(\mathrm{L})}\) & All Outputs Low & - & 2.5 & 4.0 & - & 7.0 & 10 & mA \\
\hline & \(\mathrm{I}_{\mathrm{BB}(\mathrm{H})}\) & Outputs High, No Load & - & 7.5 & 12 & - & 7.5 & 12 & mA \\
\hline & \(\mathrm{I}_{\mathrm{BB}(\mathrm{L})}\) & Outputs Low & - & 10 & 100 & - & 10 & 100 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Blanking to Output Delay} & \(\mathrm{t}_{\text {PHL }}\) & \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}\) & - & 300 & 550 & - & 125 & 150 & ns \\
\hline & \(\mathrm{t}_{\text {PLH }}\) & \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}\) & - & 250 & 450 & - & 170 & 200 & ns \\
\hline Output Fall Time & \(t_{\text {t }}\) & \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}\) & - & 1000 & 1250 & - & 250 & 300 & ns \\
\hline Output Rise Time & \(t_{r}\) & \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}\) & - & 150 & 170 & - & 150 & 170 & ns \\
\hline
\end{tabular}

Negative current is defined as coming out of (sourcing) the specified device pin.


Dwg. No. A-12,649A

\section*{TIMING CONDITIONS}
\(\left(T_{A}=+25^{\circ} C\right.\), Logic Levels are \(V_{D D}\) and Ground)
\[
V_{\mathrm{DD}}=5.0 \mathrm{~V}
\]
A. Minimum Data Active Time Before Clock Pulse (Data Set-Up Time) 75 ns
B. Minimum Data Active Time After Clock Pulse
(Data Hold Time) 75 ns
C. Minimum Data Pulse Width . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150 ns
D. Minimum Clock Pulse Width . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150 ns
E. Minimum Time Between Clock Activation and Strobe . . . . . . . . . . . . 300 ns
F. Minimum Strobe Pulse Width . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100 ns
G. Typical Time Between Strobe Activation and

Output Transition
500 ns

Serial Data present at the input is transferred to the shift register on the logic " 0 " to logic " 1 " transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information toward the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to the respective latch when the STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the BLANKING input be high during serial data entry.

When the BLANKING input is high, the output source drivers are disabled (OFF); the DMOS sink drivers are ON. the information stored in the latches is not affected by the BLANKING input. With the BLANKING input low, the outputs are controlled by the state of their respective latches.

TRUTH TABLE

\(L=\) Low Logic Level \(H=\) High Logic Level \(\quad X=\) Irrelevant \(\quad P=\) Present State \(\quad R=\) Previous State

\section*{5812-F}

\section*{BiMOS II 20-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS WITH ACTIVE DMOS PULL-DOWNS}


Dwg. No. A-14,356

\section*{ABSOLUTE MAXIMUM RATINGS at \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)}

Logic Supply Voltage, \(\mathrm{V}_{\mathrm{DD}} \ldots \ldots . .\).
Driver Supply Voltage, \(\mathrm{V}_{\mathrm{BB}}\). . . . . . . . . . 60 V
(suffix '-1') . . . . . . . . . . . . . . . . . . . 80 V
Continuous Output Current Range,
\(\mathrm{I}_{\text {OUT }}\). . . . . . . . . . . . . . . . - 40 to + \(\mathbf{1 5}\) mA Input Voltage Range,
\(\mathrm{V}_{\mathrm{IN}} \ldots \ldots \ldots \ldots .\).
Package Power Dissipation, \(\mathrm{P}_{\mathrm{D}}\)
(UCN5812AF)
3.12 W \(^{*}\)
(UCN5812EPF) . . . . . . . . . . . . . 1.92 W \(\dagger\)
Operating Temperature Range,

Storage Temperature Range,

* Derate at rate of \(25 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) above \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\)
+ Derate at rate of \(15 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) above \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\)
Caution: Allegro CMOS devices have input static protection but are susceptible to damage when exposed to extremely high static electrical charges.

Note that the UCN5812AF (dual in-line package) and UCN5812EPF (PLCC package) are electrically identical and share a common pin number assignment.

The UCN5812AF/EPF combine a 20-bit CMOS shift register, data latches, and control circuitry with high-voltage bipolar source drivers and active DMOS pull-downs for reduced supply current requirements. Although designed primarily for vacuum-fluorescent displays, the high-voltage, high-current outputs also allow them to be used in cther peripheral power driver applications. They are improved versions of the original UCN5812A/EP.

The CMOS shift register and latches allow direct interfacing with microprocessor-based systems. Data input rates are typically over 5 MHz with a 5 V logic supply, and over 7.5 MHz at 12 V . Especially useful for inter-digit blanking, the BLANKING input disables the output source drives and turns on the DMOS sink drivers. Use with TTL may require the use of appropriate pull-up resistors to ensure an input logic high.

A CMOS serial data output enables cascade connections in applications requiring additional drive lines. Similar devices are available as the UCN5810AF/LWF (10 bits), UCN5811A (12 bits), and UCN5818AF/EPF (32 bits).

The output source drivers are high-voltage PNP-NPN Darlingtons with a minimum breakdown of 60 V and are capable of sourcing up to 40 mA . Selected devices (suffix '-1') feature 80 V minimum breakdowns. The DMOS active pull-downs are capable of sinking up to 15 mA .

The UCN5812AF is supplied in a 28-pin dual in-line plastic package with 0.600 " ( 15.24 mm ) row spacing. For surface-mounting, the UCN5812EPF is furnished in 28-lead plastic chip carrier (quad pack) with 0.050 "(1.22 mm) centers. Copper lead-frames, reduced supply current requirements and lower output saturation voltages, allow continuous operation, with all outputs sourcing 25 mA , of the UCN5812AF over the operating temperature range, and the UCN5812EPF up to \(+75^{\circ} \mathrm{C}\). All 60 V devices (without the '-1' suffix) are also available for operation between \(-40^{\circ} \mathrm{C}\) and \(+85^{\circ} \mathrm{C}\). To order, change the prefix from 'UCN' to 'UCQ'.

\section*{FEATURES}
- High-Speed Source Drivers
- 60 V or 80 V Source Outputs
- Active DMOS Pull-Downs
- Low-Output Saturation Voltages
- Low-Power CMOS Logic and Latches
- 3.3 MHz Minimum Data Input Rate
- Reduced Supply Current Requirements
- Improved Replacement for TL5812

\section*{\(5812-\mathrm{F}\) \\ 20-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS WITH ACTIVE DMOS PULL-DOWNS}

UCN5812AF


Dwg. No. A-12,270

\section*{FUNCTIONAL BLOCK DIAGRAM}


\section*{TYPICAL INPUT CIRCUIT}


TYPICAL OUTPUT DRIVER


\section*{\(5812-\mathrm{F}\) \\ 20-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS WHTH ACTIVE DMOS PULL-DOWNS}

ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} \mathrm{C}, \mathbf{V}_{\text {BB }}=60 \mathrm{~V}(\) UCN5812AF/EPF) or 80 V (suffix '-1') unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{3}{|l|}{Limits @ \(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\)} & \multicolumn{3}{|l|}{Limits @ \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\)} & \multirow[b]{2}{*}{Units} \\
\hline & & & MIn. & Typ. & Max. & Min. & Typ. & Max. & \\
\hline Output Leakage Current & \(\mathrm{I}_{\text {cex }}\) & \(\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\) & - & -5.0 & -15 & - & -5.0 & -15 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{4}{*}{Output Voltage} & \multirow[t]{2}{*}{\(\mathrm{V}_{\text {OUT(1) }}\)} & \(\mathrm{I}_{\text {OUT }}=-25 \mathrm{~mA}, \mathrm{~V}_{\text {BB }}=60 \mathrm{~V}\) & 58 & 58.5 & - & 58 & 58.5 & - & V \\
\hline & & \(\mathrm{I}_{\text {OUT }}=-25 \mathrm{~mA}, \mathrm{~V}_{\text {BB }}=80 \mathrm{~V}^{*}\) & 78 & 78.5 & - & 78 & 78.5 & - & V \\
\hline & \multirow[t]{2}{*}{\(\mathrm{V}_{\text {out(0) }}\)} & \(\mathrm{l}_{\text {Out }}=1 \mathrm{~mA}\) & - & 2.0 & 3.0 & - & - & - & V \\
\hline & & \(\mathrm{l}_{\text {OUT }}=2 \mathrm{~mA}\) & - & - & - & - & 2.0 & 3.5 & V \\
\hline \multirow[t]{2}{*}{Output Pull-Down Current} & \multirow[t]{2}{*}{\({ }^{\text {out(0) }}\)} & \(\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}\) to \(\mathrm{V}_{\text {BB }}\) & 2.0 & 3.5 & - & - & - & - & mA \\
\hline & & \(\mathrm{V}_{\text {OUT }}=20 \mathrm{~V}\) to \(\mathrm{V}_{\text {BB }}\) & - & - & - & 8.0 & 13 & - & mA \\
\hline \multirow[t]{2}{*}{Input Voltage} & \(\mathrm{V}_{\mathrm{IN}_{(1)}}\) & & -3.5 & - & 5.3 & 10.5 & - & 12.3 & V \\
\hline & \(\mathrm{V}_{\text {IN(0) }}\) & & -0.3 & - & +0.8 & -0.3 & - & +0.8 & V \\
\hline \multirow[t]{2}{*}{Input Current} & \(\mathrm{I}_{\text {IN(1) }}\) & \(\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}}\) & - & 0.05 & 0.5 & - & 0.1 & 1.0 & \(\mu \mathrm{A}\) \\
\hline & \(\mathrm{I}_{\text {IN(0) }}\) & \(\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}\) & - & -0.05 & -0.5 & - & -0.1 & -1.0 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Serial Data Output Voltage} & \(\mathrm{V}_{\text {OUT(1) }}\) & \(\mathrm{l}_{\text {OUt }}=-200 \mu \mathrm{~A}\) & 4.5 & 4.7 & - & 11.7 & 11.8 & - & V \\
\hline & \(\mathrm{V}_{\text {OUT(0) }}\) & \(\mathrm{l}_{\text {OUT }}=200 \mu \mathrm{~A}\) & - & 200 & 250 & - & 100 & 200 & mV \\
\hline Maximum Clock Frequency & \(\mathrm{f}_{\text {clk }}\) & & 3.3 & 5.0 & - & - & 7.5 & - & MHz \\
\hline \multirow[t]{4}{*}{Supply Current} & \(\mathrm{I}_{\mathrm{DD} \text { (1) }}\) & All Outputs High & - & 100 & 300 & - & 200 & 500 & \(\mu \mathrm{A}\) \\
\hline & \(\mathrm{I}_{\text {DD(0) }}\) & All Outputs Low & - & 100 & 300 & - & 200 & 500 & \(\mu \mathrm{A}\) \\
\hline & \(\mathrm{I}_{\mathrm{BB}(1)}\) & Outputs High, No Load & - & 1.5 & 2.5 & - & 1.5 & 2.5 & mA \\
\hline & \(\mathrm{I}_{\text {BB(0) }}\) & Outputs Low & - & 10 & 100 & - & 10 & 100 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Blanking to Output Delay} & \(\mathrm{t}_{\text {PHL }}\) & \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, 50 \%\) to \(50 \%\) & - & 2000 & - & - & 1000 & - & ns \\
\hline & \(\mathrm{t}_{\text {PLH }}\) & \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, 50 \%\) to \(50 \%\) & - & 1000 & - & - & 850 & - & ns \\
\hline Output Fall Time & \(\mathrm{t}_{\mathrm{f}}\) & \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, 90 \%\) to \(10 \%\) & - & 1450 & - & - & 650 & - & ns \\
\hline Output Rise Time & \(\mathrm{t}_{\mathrm{r}}\) & \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, 10 \%\) to \(90 \%\) & - & 650 & - & - & 700 & - & ns \\
\hline
\end{tabular}

Negative current is defined as coming out ot (sourcing) the specified device pin.
* UCN5812AF-1 and UCN5812EPF-1 only.


\section*{TIMING CONDITIONS}
\(\left(T_{A}=+25^{\circ} \mathbf{C}\right.\), Logic Levels are \(V_{D D}\) and Ground)
\[
\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}
\]
A. Minimum Data Active Time Before Clock Pulse
(Data Set-Up Time) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75 ns
B. Minimum Data Active Time After Clock Pulse
\(\quad\) (Data Hold Time) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75 ns
C. Minimum Data Pulse Width . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150 ns
D. Minimum Clock Pulse Width . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150 ns
E. Minimum Time Between Clock Activation and Strobe . . . . . . . . . . . . 300 ns
F. Minimum Strobe Pulse Width . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100 ns
G. Typical Time Between Strobe Activation and
\(\qquad\)

Serial Data present at the input is transferred to the shift register on the logic " 0 " to logic " 1 " transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to the respective latch when the STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the BLANKING input be high during serial data entry.

When the BLANKING input is high, the output source drivers are disabled (OFF); the DMOS sink drivers are ON, the information stored in the latches is not affected by the BLANKING input. With the BLANKING input low, the outputs are controlled by the state of their respective latches.

TRUTH TABLE


L = Low Logic Level \(\quad H=\) High Logic Level \(\quad X=\) Irrelevant \(\quad P=\) Present State \(\quad R=\) Previous State

\section*{5815}


Dwg. No. A-10,987

\section*{ABSOLUTE MAXIMUM RATINGS at \(+25^{\circ}\) C Free-Air Temperature}

Output Voltage, \(\mathrm{V}_{\text {OUT }}\). . . . . . . . . . . . . . 60 V
(Suffix '-1') . . . . . . . . . . . . . . . . . . . . 80 V
Logic Supply Voltage Range,
\(V_{D D}\). . . . . . . . . . . . . . . . . 4.5 V to 15 V Load Supply Voltage Range,
\(\mathrm{V}_{\mathrm{BB}} \ldots \ldots . .\).
(Suffix '-1') . . . . . . . . . . . . 5.0 V to 80 V
Input Voltage Range,
\(\mathrm{V}_{\mathrm{IN}} \ldots \ldots \ldots \ldots .\).
Continuous Output Current,
I
Package Power Dissipation, \(P_{D}\)
(UCN5815A/A-1) . . . . . . . . . . . . 2.5 W*
(UCN5815EP/EP-1) . . . . . . . . . 2.27 W*
Operating Temperature Range,
\(\mathrm{T}_{\mathrm{A}}\). . . . . . . . . . . . . . . . - \(\mathbf{2 0}{ }^{\circ} \mathrm{C}\) to \(+\mathbf{8 5}{ }^{\circ} \mathrm{C}\)
Storage Temperature Range,
\(\mathrm{T}_{\mathrm{S}} \ldots \ldots . . . . . . . .{ }^{-55^{\circ}} \mathrm{C}\) to \(+\mathbf{1 5 0}^{\circ} \mathrm{C}\)
* Derate linearly to 0 W at \(+150^{\circ} \mathrm{C}\).

Caution: CMOS devices have input static protection but are susceptible to damage when exposed to extremely high static electrical charges.

\section*{BiMOS II 8-BIT LATCHED SOURCE DRIVERS}

Designed primarily for use with high-voltage vacuum-fluorescent displays, the UCN5815A and UCN5815EP BiMOS II integrated circuits consist of eight NPN Darlington source drivers with output pull-down resistors, a CMOS latch for each driver, and common STROBE, BLANKING, and ENABLE functions. Selected devices (suffix "-1") have maximum output ratings of 80 V and 40 mA per driver. In all other respects, they are identical to the 60 V devices without the suffix.

BiMOS II devices have considerably better data-input rates than the original BiMOS circuits. With a 5 V logic supply, they will typically operate above 5 MHz . With a 12 V supply, significantly higher speeds are obtained. The CMOS inputs cause minimum loading and are compatible with standard CMOS and NMOS logic commonly found in microprocessor designs. TTL circuits may require the use of appropriate pull-up resistors.

The bipolar outputs may be used as segment, dot (matrix), bar, or digit drivers in vacuum-fluorescent displays. All eight outputs can be activated simultaneously at ambient temperatures in excess of \(75^{\circ} \mathrm{C}\). To simplify printed wiring board layout, output connections are opposite the inputs. A minimum component display subsystem, requiring few or no discrete components, can be assembled using the UCN5815A/EP with the UCN5810AF/EPF/LWF, UCN5812AF/EPF, or UCN5818AF/EPF serial-to-parallel latched driver.

Suffix 'A' devices are furnished in a standard 22-pin plastic DIP; suffix 'EP' indicates a 28 -lead PLCC.

\section*{FEATURES}
- 4.4 MHz Minimum Date-Input Rate
- High-Voltage Source Outputs
- CMOS, NMOS, TTL Compatible Inputs
- Low-Power CMOS Latches
- Internal Pull-Down Resistors
- Wide Supply-Voltage Range

Always order by complete part number:
\begin{tabular}{|l|l|c|}
\hline Part Number & Package & Max Vout \\
\hline UCN5815A & \multirow{2}{*}{ 22-Pin DIP } & 60 V \\
\cline { 1 - 1 } \cline { 1 - 1 } UCN5815A-1 & & 80 V \\
\hline UCN5815EP & \multirow{2}{*}{ 28-Lead PLCC } & 60 V \\
\cline { 1 - 1 } & & 80 V \\
\hline
\end{tabular}

\section*{5815}

BiMOS II 8-BIT LATCHIED SOURCE DRNERS

ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} C, V_{B B}=60 \mathrm{~V}, V_{D D}=5 \mathrm{~V}\) and 12 V
(unless otherwise noted).
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{3}{|c|}{Limits} \\
\hline & & & Min. & Max. & Units \\
\hline Output OFF Voltage & \(V_{\text {OUT }}\) & & - & 1.0 & V \\
\hline \multirow[t]{2}{*}{Output ON Voltage} & \multirow[t]{2}{*}{\(\mathrm{V}_{\text {out }}\)} & \(\mathrm{l}_{\text {OuT }}=-25 \mathrm{~mA}, \mathrm{~V}_{\text {BB }}=60 \mathrm{~V}\) & 57.5 & - & V \\
\hline & & \(\mathrm{l}_{\text {Out }}=-25 \mathrm{~mA}, \mathrm{~V}_{\text {BB }}=80 \mathrm{~V}\), Suffix "-1" only & 77.5 & - & V \\
\hline \multirow[t]{2}{*}{Output Pull-Down Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{\text {OUt }}\)} & \(\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {BB }}\) & 400 & 850 & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{V}_{\text {BB }}=\mathrm{V}_{\text {OUT }}=80 \mathrm{~V}\), Suffix "-1" only & 550 & 1150 & \(\mu \mathrm{A}\) \\
\hline Output Leakage Current & \(\mathrm{I}_{\text {Out }}\) & \(\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\) & - & -15 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{3}{*}{Input Voltage} & \multirow[t]{2}{*}{\(\mathrm{V}_{\text {IN(1) }}\)} & \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) & 3.5 & 5.3 & V \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) & 10.5 & 12.3 & V \\
\hline & \(\mathrm{V}_{\text {IN(0) }}\) & & -0.3 & +0.8 & V \\
\hline \multirow[t]{2}{*}{Input Current} & \multirow[t]{2}{*}{\({ }_{\text {IN(1) }}\)} & \(\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\text {IN }}=5.0 \mathrm{~V}\) & - & 100 & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\text {IN }}=12 \mathrm{~V}\) & - & 240 & \(\mu \mathrm{A}\) \\
\hline Input Impedance & \(\mathrm{Z}_{\text {in }}\) & \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) & 50 & - & \(\mathrm{k} \Omega\) \\
\hline \multirow[t]{6}{*}{Supply Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{\text {B }}\)} & All outputs ON, All outputs open & - & 10.5 & mA \\
\hline & & All outputs OFF, All outputs open & - & 100 & \(\mu \mathrm{A}\) \\
\hline & \multirow[t]{4}{*}{\(I_{\text {D }}\)} & \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\), All outputs OFF, All inputs \(=0 \mathrm{~V}\) & - & 100 & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\), All outputs OFF, All inputs \(=0 \mathrm{~V}\) & - & 200 & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\), One output ON, All inputs \(=0 \mathrm{~V}\) & - & 1.0 & mA \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\), One output ON, All inputs \(=0 \mathrm{~V}\) & - & 3.0 & mA \\
\hline
\end{tabular}

NOTE: Positive (negative) current is defined as going into (coming out of) the specified device pin.

\section*{TYPICAL INPUT CIRCUIT}


Dwg. No. EP-010-4A

\section*{TYPICAL OUTPUT DRIVER}


Dwg. No. EP-021-3

\section*{5815}

\section*{BiMOS II 8-BIT LATCHED SOURCE DRIVERS}

\section*{UCN5815EP}


Dwg. No. A-14,357

Information present at an input is transferred to its latch when the STROBE and ENABLE are high. The latches will continue to accept new data as long as both STROBE and ENABLE are held high. With either STROBE or ENABLE in the low state, no information can be loaded into the latches.

When the BLANKING input is high, all of the output buffers are disabled (OFF) without affecting the information stored in the latches. With the BLANKING input low, the outputs are controlled by the state of the latches.

The timing conditions shown above guarantee a 4.4 MHz minimum data input rate with a 5 V supply. Typically, input rates above 5 MHz are permitted. With a 12 V supply, rates in excess of 10 MHz are possible.


\section*{TIMING CONDITIONS}
\(\left(\mathbf{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+\mathbf{2 5}{ }^{\circ} \mathbf{C}\right.\), Logic Levels are \(\mathbf{V}_{\mathrm{DD}}\) and Ground)
A. Minimum Data Active Time Before Strobe Enabled
(Data Set-Up Time) ...................................... . . . 50 ns
B. Minimum Data Active Time After Strobe Disabled
(Data Hold Time) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 ns
C. Minimum Strobe Pulse Width . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 125 ns
D. Typical Time Between Strobe Activation and Output

ON to OFF Transition
\(5.0 \mu \mathrm{~s}\)
E. Typical Time Between Strobe Activation and Output

OFF to ON Transition
500 ns
F. Minimum Data Pulse Width

225 ns

\section*{TRUTH TABLE}
\begin{tabular}{|cccc|cc|}
\hline \multicolumn{4}{c|}{ INPUTS } & \multicolumn{2}{c|}{ OUT \(_{\mathbf{N}}\)} \\
\hline \(\mathbf{I N}_{\mathbf{N}}\) & STROBE & ENABLE & BLANK & \(\mathbf{T}-1\) & \(\mathbf{T}\) \\
\hline 0 & 1 & 1 & 0 & X & 0 \\
1 & 1 & 1 & 0 & X & 1 \\
X & X & X & 1 & X & 0 \\
X & 0 & X & 0 & 1 & 1 \\
X & 0 & X & 0 & 0 & 0 \\
X & X & 0 & 0 & 1 & 1 \\
X & X & 0 & 0 & 0 & 0 \\
\hline
\end{tabular}
\(X=\) irrelevant
\(\mathrm{T}-1=\) previous output state
\(\mathrm{T}=\) present output state

\section*{5816}

\section*{4-TO-16 LINE LATCHED DECODER/DRIVERS}

The UCN5816A and UCN5816EP 4-to-16 line latched decoder/ drivers combine low-power CMOS inputs and logic with 16 high-current, high-voltage bipolar outputs. The CMOS inputs cause minimal loading and are compatible with standard CMOS, PMOS, and NMOS logic. TTL or DTL circuits may require the use of appropriate pull-up resistors to ensure an input logic high. The logic operates over a supply range of 5 V to 12 V . A CHIP ENABLE function can be used with two devices for 5 -to-32 line decoding applications.

The 16 bipolar power outputs are open-collector 60 V Darlington drivers capable of sinking 350 mA continuously. Internal transientsuppression diodes provide protection for use with inductive loads. For ink-jet printer applications, the A5817SEP addressable 28 -line decoder/ driver is recommended.

The UCN5816A is supplied in a 28 -pin dual in-line plastic package with 0.600 " ( 15.24 mm ) row spacing. The UCN5816EP is furnished in a 28 -lead plastic chip carrier (quad pack) for minimum-area surfacemount applications. Both devices will drive 350 mA loads continuously over the full operating temperature range.

\section*{FEATURES}
- Addressable Data Entry
- 60 V Minimum Output Breakdown
- CMOS, PMOS, NMOS, TTL Compatible Inputs
- Low-Power CMOS Logic and Latches
- Output Transient Protection
- Output Enable and Strobe Functions

\section*{ABSOLUTE MAXIMUM RATINGS} at \(\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}\)
Output Voltage, \(\mathrm{V}_{\mathrm{CE}} \ldots \ldots . . . . . . . .60 \mathrm{~V}\)
Logic Supply Voltage, \(\mathrm{V}_{\mathrm{DD}} \ldots \ldots . . .15 \mathrm{~V}\)
Input Voltage Range,
\(\mathrm{V}_{\text {IN }} \ldots \ldots \ldots \ldots . .-0.3 \mathrm{~V}\) to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
Output Current, \(\mathrm{I}_{\mathrm{C}} \ldots \ldots \ldots . . .\).
Package Power Dissipation,
\(P_{D} \ldots \ldots \ldots \ldots \ldots \ldots\) See Graph
Operating Temperature Range,
\[
T_{A} \ldots \cdots \cdots \cdots \cdots-20^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}
\]

Storage Temperature Range,
\(\mathrm{T}_{\mathrm{S}} \ldots \ldots \ldots \ldots \ldots \ldots-55^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Caution: CMOS devices have input static protection but are susceptible to damage when exposed to extremely high static electrical charges.

Always order by complete part number:
\begin{tabular}{|l|l|}
\hline Part Number & Package \\
\hline UCN5816A & 28-Pin DIP \\
\hline UCN5816EP & 28-Lead PLCC \\
\hline
\end{tabular}

\section*{5816 \\ 4-TO-16 LINE LATCHED DECODER/DRIVERS}

UCN5816A


Dwg. No. PP-031


Dwg. No. GP-028-1A

TYPICAL INPUT CIRCUITS


Dwg. EP-010-4


Dwg. EP-010-3


Dwg. EP-021-4

ELECTRICAL CHARACTERISTICS at \(T_{A}=25^{\circ} C, V_{D D}=5 \mathrm{~V}\) (unless otherwise specified).
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{4}{|c|}{Limits} \\
\hline & & & Min. & Typ. & Max. & Units \\
\hline Output Leakage Current & \(\mathrm{I}_{\text {cex }}\) & \(\mathrm{V}_{\mathrm{CE}}=60 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & - & - & 50 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{3}{*}{Output Saturation Voltage} & \multirow[t]{3}{*}{\(\mathrm{V}_{\text {CE(SAT }}\)} & \(\mathrm{I}_{\mathrm{C}}=100 \mathrm{~mA}\) & - & 0.9 & 1.1 & V \\
\hline & & \(\mathrm{I}_{\mathrm{C}}=200 \mathrm{~mA}\) & - & 1.1 & 1.3 & V \\
\hline & & \(\mathrm{I}_{\mathrm{C}}=350 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=7.0 \mathrm{~V}\) & - & 1.3 & 1.6 & V \\
\hline \multirow[t]{3}{*}{Input Voltage} & \(\mathrm{V}_{\text {IN(0) }}\) & & -0.3 & - & 0.8 & V \\
\hline & \multirow[t]{2}{*}{\(\mathrm{V}_{\text {IN(1) }}\)} & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) & 10.5 & - & - & V \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) & 3.5 & - & 5.3 & V \\
\hline \multirow[t]{2}{*}{Input Resistance} & \multirow[t]{2}{*}{\(\mathrm{R}_{\text {IN }}\)} & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) & 50 & 200 & - & k \(\Omega\) \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) & 100 & 600 & - & k \(\Omega\) \\
\hline \multirow[t]{4}{*}{Supply Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{\text {DD(ON) }}\)} & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\), Outputs Open & - & 2.0 & 3.0 & mA \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\), Outputs Open & - & 1.0 & 1.5 & mA \\
\hline & \multirow[t]{2}{*}{\(\mathrm{I}_{\text {D(OFF) }}\)} & All Drivers OFF, All Inputs \(=0 \mathrm{~V}\),
\[
O E=V_{D D}=5.0 \mathrm{~V}
\] & - & - & 100 & \(\mu \mathrm{A}\) \\
\hline & & All Drivers OFF, All Inputs \(=0 \mathrm{~V}\),
\[
O E=V_{D D}=12 \mathrm{~V}
\] & - & - & 200 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Clamp Diode Leakage Current} & \multirow[t]{2}{*}{\(I_{\text {R }}\)} & \(\mathrm{V}_{\mathrm{R}}=60 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & - & - & 50 & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{V}_{\mathrm{R}}=60 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\) & - & - & 100 & \(\mu \mathrm{A}\) \\
\hline Clamp Diode Forward Voltage & \(\mathrm{V}_{\mathrm{F}}\) & \(\mathrm{I}_{\mathrm{F}}=350 \mathrm{~mA}\) & - & 1.5 & 2.0 & V \\
\hline
\end{tabular}


\section*{TIMING CONDITIONS}

\section*{(Logic Levels are \(\mathbf{V}_{\mathbf{D D}}\) and Ground)}


Information present at the inputs is transferred to the latches when the STROBE is high. The latches will continue to accept new data as long as the STROBE is held high. With the STROBE in the low state, no information can be loaded into the latches. Depending on the four address inputs, the 4-to-16 line decoder enables one of the 16 output sink drivers. When the OUTPUT ENABLE is high, all of the outputs are disabled (OFF) without affecting the information stored in the latches. When the OUTPUT ENABLE is low, the outputs are controlled by the information in the latches. When the CHIP ENABLE is low, all of the outputs are disabled (OFF). With two decoder/drivers and an inverter, the CHIP ENABLE function can be used for 5-to-32 line decoding applications.

\section*{TRUTH TABLE}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline STROBE & CHIP ENABLE & \[
\begin{aligned}
& \mathbb{N}_{\mathrm{D}} \\
& (\mathrm{MSB})
\end{aligned}
\] & \(\mathrm{IN}_{\mathrm{C}}\) & \(\mathrm{IN}_{\mathrm{B}}\) & \[
\begin{gathered}
\mathbb{N}_{\mathrm{A}} \\
(\mathrm{LSB})
\end{gathered}
\] & \begin{tabular}{l}
OUTPUT \\
ENABLE
\end{tabular} & \begin{tabular}{l}
OUTPUTS \\
(OFF unless otherwise specified)
\end{tabular} \\
\hline 1 & 1 & 0 & 0 & 0 & 0 & 0 & \(\mathrm{OUT}_{0} \mathrm{ON}\) \\
\hline 1 & 1 & 0 & 0 & 0 & 1 & 0 & OUT, ON \\
\hline 1 & 1 & 0 & 0 & 1 & 0 & 0 & \(\mathrm{OUT}_{2} \mathrm{ON}\) \\
\hline 1 & 1 & 0 & 0 & 1 & 1 & 0 & \(\mathrm{OUT}_{3} \mathrm{ON}\) \\
\hline 1 & 1 & 0 & 1 & 0 & 0 & 0 & \(\mathrm{OUT}_{4} \mathrm{ON}\) \\
\hline 1 & 1 & 0 & 1 & 0 & 1 & 0 & \(\mathrm{OUT}_{5} \mathrm{ON}\) \\
\hline 1 & 1 & 0 & 1 & 1 & 0 & 0 & \(\mathrm{OUT}_{6} \mathrm{ON}\) \\
\hline 1 & 1 & 0 & 1 & 1 & 1 & 0 & \(\mathrm{OUT}_{7} \mathrm{ON}\) \\
\hline 1 & 1 & 1 & 0 & 0 & 0 & 0 & \(\mathrm{OUT}_{8} \mathrm{ON}\) \\
\hline 1 & 1 & 1 & 0 & 0 & 1 & 0 & \(\mathrm{OUT}_{9} \mathrm{ON}\) \\
\hline 1 & 1 & 1 & 0 & 1 & 0 & 0 & \(\mathrm{OUT}_{10} \mathrm{ON}\) \\
\hline 1 & 1 & 1 & 0 & 1 & 1 & 0 & \(\mathrm{OUT}_{11}\) ON \\
\hline 1 & 1 & 1 & 1 & 0 & 0 & 0 & \(\mathrm{OUT}_{12} \mathrm{ON}\) \\
\hline 1 & 1 & 1 & 1 & 0 & 1 & 0 & \(\mathrm{OUT}_{13} \mathrm{ON}\) \\
\hline 1 & 1 & 1 & 1 & 1 & 0 & 0 & \(\mathrm{OUT}_{14} \mathrm{ON}\) \\
\hline 1 & 1 & 1 & 1 & 1 & 1 & 0 & \(\mathrm{OUT}_{15} \mathrm{ON}\) \\
\hline 0 & 1 & X & X & X & X & 0 & \(\mathrm{Q}_{0}\) \\
\hline X & 0 & X & X & X & X & X & All OFF \\
\hline X & X & X & X & X & X & 1 & All OFF \\
\hline
\end{tabular}
\(\mathrm{Q}_{\mathrm{O}}=\) The output condition prior to the high-to-low transition of the STROBE input.
X = Irrelevant

\section*{5817}

\section*{ADDRESSABLE 28-LINE DECODER/DRIVER}


\section*{ABSOLUTE MAXIMUM RATINGS} at \(\mathbf{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
Output Voltage, \(\mathrm{V}_{\mathrm{CE}}\).............................. 30 V
Logic Supply Voltage, VDD ................... 7.0 V
Input Voltage Range,
\(\mathrm{V}_{\mathrm{IN}}\)....................... - 0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
Output Current, \(I_{C}\) 600 mA
Package Power Dissipation, PD ...... 2.50 W* Operating Temperature Range,
\(\mathrm{T}_{\mathrm{A}}\).................................. \(-20^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Storage Temperature Range,
\(\mathrm{T}_{\mathrm{S}}\)................................ \(-55^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
*Derate linearly to 0 W at \(\mathrm{T}_{\mathrm{J}}=150^{\circ} \mathrm{C}\).
Caution: CMOS devices have input static protection but are susceptible to damage when exposed to extremely high static electrical charges.

Intended for use in ink-jet printer applications, the A5817SEP addressable 28 -line decoder/driver combines low-power CMOS inputs and logic with 28 high-current, high-voltage bipolar outputs. A 4-to-14 line decoder determines the selected output driver ( \(n\) ) in each 14-driver bank. Two independent output enable inputs (active low) then provide the final decoding to activate 1 - or 2 -of-28 outputs (OUT \({ }_{\text {An }}\) and/or \(\mathrm{OUT}_{\mathrm{Bn}}\) ). Special internal circuitry is programmed at the time of manufacture to adjust the output pulse timing and thereby the energy the device delivers to the ink-jet print head.

The CMOS inputs cause minimal loading and are compatible with standard CMOS, PMOS, and NMOS logic. Use with TTL or DTL circuits may require appropriate pull-up resistors to ensure an input logic high. The internal CMOS logic operates from a 5 V supply. A CHIP ENABLE function is provided to lock out the drivers during system power up. The 28 bipolar power outputs are open-collector 30 V Darlington drivers capable of sinking 500 mA at ambient temperatures up to \(85^{\circ} \mathrm{C}\).

The A5817SEP is furnished in a 44-lead plastic chip carrier (quad pack) for minimum-area, surface-mount applications.

\section*{FEATURES}
- Controlled Characteristics for Ink-Jet Printers
- Addressable Data Entry
- CMOS, PMOS, NMOS Compatible Inputs

Low-Power CMOS Logic

FUNCTIONAL BLOCK DIAGRAM


TYPICAL INPUT CIRCUIT


\section*{5817 \\ ADDRESSABLE 28-LINE DECODER/DRIVER}

ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} C, V_{D D}=5.0 \mathrm{~V}\).
\begin{tabular}{|l|l|l|l|l|l|}
\hline & & \multicolumn{3}{|c|}{ Limits } \\
\cline { 4 - 7 } Characteristic & Symbol & Test Conditions & Min \(\quad\) Typ Max & Units \\
\hline
\end{tabular}

Output Drivers
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Output Leakage Current & \(\mathrm{I}_{\text {cex }}\) & \(\mathrm{V}_{\mathrm{CE}}=30 \mathrm{~V}\) & - & <1.0 & 100 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Output Saturation Voltage} & \multirow[t]{2}{*}{\(\mathrm{V}_{\text {CEISAT) }}\)} & \(\mathrm{I}_{\text {OUt }}=450 \mathrm{~mA}\) & 0.85 & 1.15 & 1.45 & V \\
\hline & & \(\mathrm{I}_{\text {OUt }}=400 \mathrm{~mA}\) & 0.8 & 1.1 & 1.4 & V \\
\hline Unclamped Inductive Load Current & - & \[
\begin{aligned}
& \mathrm{V}_{\text {CC }}=30 \mathrm{~V}, \mathrm{~L}=3 \mu \mathrm{H}, \mathrm{R}_{\mathrm{L}}=56 \Omega, \\
& \mathrm{I}_{\mathrm{L}}=500 \mathrm{~mA} \text {, Test Fig. }
\end{aligned}
\] & \multicolumn{3}{|c|}{See Note} & - \\
\hline Turn-On Time & \(\mathrm{t}_{\text {PHL }}\) & \(\mathrm{V}_{\mathrm{CC}}=21 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=39 \Omega\) & 125 & 225 & 475 & ns \\
\hline Fall Time & \(t_{\text {f }}\) & \(\mathrm{V}_{\mathrm{CC}}=21 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=39 \Omega\) & - & 20 & - & ns \\
\hline Turn-Off Time & \(\mathrm{t}_{\text {PLH }}\) & \(\mathrm{V}_{\mathrm{CC}}=21 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=39 \Omega\) & 175 & 250 & 400 & ns \\
\hline Rise Time & \(\mathrm{t}_{\mathrm{r}}\) & \(\mathrm{V}_{\mathrm{cC}}=21 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=39 \Omega\) & - & 50 & - & ns \\
\hline
\end{tabular}

Control Logic
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Logic Input Voltage} & \(\mathrm{V}_{\text {IN(1) }}\) & & 3.5 & - & - & V \\
\hline & \(\mathrm{V}_{\text {IN(0) }}\) & & - & - & 0.8 & V \\
\hline \multirow[t]{2}{*}{Logic Input Current} & \(\mathrm{I}_{\text {IN(1) }}\) & \(\mathrm{V}_{\text {IN }}=5.0 \mathrm{~V}\) & - & <1.0 & 100 & \(\mu \mathrm{A}\) \\
\hline & \(\mathrm{I}_{\text {IN(0) }}\) & \(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\) & - & <-1.0 & -100 & \(\mu \mathrm{A}\) \\
\hline Input Resistance & \(\mathrm{R}_{\text {IN }}\) & & 50 & - & - & \(\mathrm{k} \Omega\) \\
\hline \multirow[t]{2}{*}{Supply Current} & \(\mathrm{I}_{\mathrm{DD}(\mathrm{ON})}\) & Two Outputs ON & - & 6.0 & 10.0 & mA \\
\hline & \(\mathrm{I}_{\text {di(OFF) }}\) & All Drivers OFF, All Inputs \(=0 \mathrm{~V}\),
\[
O E_{A}=O E_{B}=V_{D D}
\] & - & - & 600 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

Note: Device will turn off and meet all specifications after test.


\section*{UNCLAMPED INDUCTIVE LOAD CURRENT TEST FIGURE}


Dwg. WP- 017

TIMING CONDITIONS
(Logic Levels are \(\mathbf{V}_{\text {DD }}\) and Ground)
A. Minimum Data Active Time Before Output Enable (Data Set-Up Time)
150 ns
B. Minimum Data Hold Time After Output Enable (Data Hold Time)
250 ns

\section*{5817}

\section*{ADDRESSABLE 28-LINE DECODER/DRIVER}

\section*{APPLICATIONS INFORMATION}

This device is intended specifically for, although certainly not limited to, driving ink-jet print heads. In this application, a certain minimum energy (a function of load voltage and output pulse duration) is required for proper operation, while excessive energy will degrade the life of the print head. The output pulse duration ( \(t_{\text {OUT }}\) ) is equal to \(t_{\text {ENABLE }}+t_{\text {PLH }}-t_{\text {PHL }}\), where \(t_{\text {PHL }}\) is adjusted during manufacture to compensate for variations in the output saturation voltage ( \(\mathrm{V}_{\mathrm{CE}(\mathrm{SAT})}\) ).

For the A5817SEP, the relationship between \(t_{\text {out }}\) and \(t_{\text {enable }}\) at \(T_{A}=25^{\circ} \mathrm{C}\) is:
\[
\begin{aligned}
\mathrm{t}_{\text {OUT }}= & t_{\text {ENABLE }}+25 \mathrm{~ns}+\left(\left[\mathrm{V}_{\text {CE(SAT) }}(\text { act })-\mathrm{V}_{\text {CE(SAT) }}(\text { typ })\right]\right. \\
& \times 330 \mathrm{~ns}) \pm 110 \mathrm{~ns} .
\end{aligned}
\]

For most applications, this will result in a driver contribution to energy error of less than \(\pm 4 \%\).

A logic low on the CHIP ENABLE input will prevent the drivers from turning ON, regardless of the state of other inputs or the logic supply voltage. The CHIP ENABLE input has a slow response time and should not be used as a high-speed control line. For proper operation, all ground terminals should be connected to a common ground on the printed wiring board. The IC (Internal Connection) terminals are used to program the turn-on time of the device and MUST be left electrically unconnected (floating) for proper operation.

Depending on the four address inputs, the 4-to-14 line decoder selects one driver from each of the 14 output \(A\) and \(B\) banks of sink drivers according to the Decoder Truth Table. The state of the selected outputs is determined by the OUTPUT ENABLE inputs as shown in the Enable Truth Table.

DECODER TRUTH TABLE
\begin{tabular}{|ccccc|}
\hline \begin{tabular}{c}
\(\mathbb{N}_{D}\) \\
\((M S B)\)
\end{tabular} & \(\mathbb{N}_{C}\) & \(\mathbb{N}_{B}\) & \begin{tabular}{c}
\(\mathbb{N}_{A}\) \\
\((\mathrm{LSB})\)
\end{tabular} & \(\mathbb{N}\) \\
\hline 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 1 & 1 \\
0 & 0 & 1 & 0 & 2 \\
0 & 0 & 1 & 1 & 3 \\
0 & 1 & 0 & 0 & 4 \\
0 & 1 & 0 & 1 & 5 \\
0 & 1 & 1 & 0 & 6 \\
0 & 1 & 1 & 1 & 7 \\
1 & 0 & 0 & 0 & 8 \\
1 & 0 & 0 & 1 & 9 \\
1 & 0 & 1 & 0 & 10 \\
1 & 0 & 1 & 1 & 11 \\
1 & 1 & 0 & 0 & 12 \\
1 & 1 & 0 & 1 & 13 \\
1 & 1 & 1 & 0 & ALL OFF \\
1 & 1 & 1 & 1 & ALL OFF \\
\hline
\end{tabular}

ENABLE TRUTH TABLE
\begin{tabular}{|cccl|}
\hline \begin{tabular}{c} 
CHIP \\
ENABLE
\end{tabular} & \begin{tabular}{c} 
OUTPUT \(^{\text {ENABLE }_{A}}\)
\end{tabular} & \begin{tabular}{c} 
OUTPUT \\
ENABLE \(_{B}\)
\end{tabular} & \begin{tabular}{l} 
OUTPUTS (OFF unless otherwise specified. \\
For the value of \(N\) see the Decoder Truth Table)
\end{tabular} \\
\hline 0 & X & X & ALL OFF \\
1 & 1 & 1 & ALL OFF \\
1 & 0 & 1 & OUT \(_{\text {AN }}\) ON \\
1 & 1 & 0 & OUT \(_{\text {BN }}\) ON \\
1 & 0 & 0 & OUT \(_{\text {AN }}\) ON, OUT \\
\hline
\end{tabular}

X = Irrelevant

\section*{5818-F}

\section*{BiMOS II 32-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS WITH ACTIVE DMOS PULL-DOWNS}


\section*{ABSOLUTE MAXIMUM RATINGS at \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)}

Logic Supply Voltage, \(\mathrm{V}_{\mathrm{DD}} \ldots \ldots \ldots .15 \mathrm{~V}\)
Driver Supply Voltage, \(\mathrm{V}_{\mathrm{BB}} \ldots \ldots\).

Continuous Output Current,
I Iout . . . . . . . . . . . . . . - 40 to +15 mA
Input Voltage Range,

Package Power Dissipation, \(\mathrm{P}_{\mathrm{D}}\) (UCN5818AF) ................. 3.5 W* (UCN5818EPF) . . . . . . . . . . . . . 2.5 W†
Operating Temperature Range,
 Storage Temperature Range, \(\mathrm{T}_{\mathrm{S}} \ldots \ldots . . . . . . . .{ }^{-55^{\circ}} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
* Derate at rate of \(28 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) above \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\)
+ Derate at rate of \(20 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) above \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\)
Caution: CMOS devices have input static protection but are susceptible to damage when exposed to extremely high static electrical charges.

Designed primarily for use with vacuum fluorescent displays, the UCN5818AF and UCN5818EPF smart power BiMOS II drivers combine CMOS shift registers, data latches, and control circuitry, with bipolar high-speed sourcing outputs and DMOS active pull-down circuitry. The high-speed shift register and data latches allow direct interfacing with microprocessor LSI-based systems. A CMOS serial data output enables cascade connections in applications requiring additional drive lines. Both devices feature 60 V and -40 mA output ratings, allowing them to be used in many other peripheral power driver applications. Selected devices (suffix '-1') have maximum output ratings of 80 V . In all other respects, devices with and without the ' -1 ' suffix are identical.

These smart power drivers have been designed with BiMOS II logic for improved data entry rates. With a 5 V supply, they will typically operate above 5 MHz . At 12 V , significantly higher speeds are obtained. Use of these devices with TTL may require the use of appropriate pullup resistors to ensure an input logic high. All devices can be operated over the ambient temperature range of \(-20^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\).

The UCN5818AF is supplied in a 40-pin plastic dual in-line package with 0.600 " ( 15.24 mm ) row spacing. A copper lead frame, reduced supply current requirement, and low output saturation voltage permits operation with minimum junction temperature rise. The ' \(A\) ' package allows all 32 outputs to be operated at -25 mA continuously over the operating temperature range.

For high-density packaging applications, the UCN5818EPF is furnished in a 44-lead plastic chip carrier (quad pack) for surface mounting on solder lands with \(0.050^{\prime \prime}(1.27 \mathrm{~mm})\) centers. The PLCC allows - 25 mA continuous operation of all outputs simultaneously at ambient temperatures to \(60^{\circ} \mathrm{C}\).

Similar devices are available as the UCN5810AF/LWF (10 bits), UCN5811A (12 bits), and UCN5812AF/EPF (20 bits).

\section*{FEATURES}
- 60 V or 80 V Source Outputs
- High-Speed Source Drivers
- Active DMOS Pull-Downs
- Low-Output Saturation Voltages
- Low-Power CMOS Logic and Latches
- 3.3 MHz Minimum Data Input Rate
- Reduced Supply Current Requirements
- Improved Replacements for SN75518N/FN

Always order by complete part number:
\begin{tabular}{|l|l|c|}
\hline Part Number & Package & Max. \(\mathrm{V}_{\text {BB }}\) \\
\hline UCN5818AF & \multirow{2}{*}{40 -Pin DIP } & 60 V \\
\cline { 1 - 1 } \cline { 1 - 1 } UCN5818AF-1 & & 80 V \\
\hline & & 60 V \\
\hline & UCN5818EPF & \multirow{2}{*}{ 44-Lead PLCC } \\
\cline { 1 - 1 } UCN5818EPF-1 & & 80 V \\
\hline
\end{tabular}

\section*{5818-F \\ 32-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS WITH ACTIVE DMOS PULL-DOWNS}

UCN5818AF


Dwg. No. A-12,269A


\section*{TYPICAL OUTPUT DRIVER}


ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\text {BB }}=60 \mathrm{~V}\) (UCN5818AF/EPF) or 80 V (suffix '-1') unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{3}{|l|}{Limits @ \(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\)} & \multicolumn{3}{|l|}{Limits @ \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\)} & \multirow[b]{2}{*}{Units} \\
\hline & & & Min. & Typ. & Max. & Min. & Typ. & Max. & \\
\hline Output Leakage Current & \(\mathrm{I}_{\text {CEX }}\) & \(\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\) & - & -5.0 & -15 & - & -5.0 & -15 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{4}{*}{Output Voltage} & \multirow[t]{2}{*}{\(\mathrm{V}_{\text {OUT(1) }}\)} & \(\mathrm{I}_{\text {OUT }}=-25 \mathrm{~mA}, \mathrm{~V}_{\mathrm{BB}}=60 \mathrm{~V}\) & 58 & 58.5 & - & 58 & 58.5 & - & V \\
\hline & & \(\mathrm{I}_{\text {OUT }}=-25 \mathrm{~mA}, \mathrm{~V}_{\mathrm{BB}}=80 \mathrm{~V}^{*}\) & 78 & 78.5 & - & 78 & 78.5 & - & V \\
\hline & \multirow[t]{2}{*}{\(\mathrm{V}_{\text {OUT(0) }}\)} & \(\mathrm{I}_{\text {OUT }}=1 \mathrm{~mA}\) & - & 2.0 & 3.0 & - & - & - & V \\
\hline & & \(\mathrm{I}_{\text {OUT }}=2 \mathrm{~mA}\) & - & - & - & - & 2.0 & 3.5 & V \\
\hline \multirow[t]{2}{*}{Output Pull-Down Current} & \multirow[t]{2}{*}{\(I_{\text {OUt(0) }}\)} & \(\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}\) to \(\mathrm{V}_{\mathrm{BB}}\) & 2.0 & 3.5 & - & - & - & - & mA \\
\hline & & \(\mathrm{V}_{\text {OUT }}=20 \mathrm{~V}\) to \(\mathrm{V}_{\mathrm{BB}}\) & - & - & - & 8.0 & 13 & - & mA \\
\hline \multirow[t]{2}{*}{Input Voltage} & \(\mathrm{V}_{\text {IN(1) }}\) & & 3.5 & - & 5.3 & 10.5 & - & 12.3 & V \\
\hline & \(\mathrm{V}_{\text {IN(0) }}\) & & -0.3 & - & +0.8 & -0.3 & - & +0.8 & V \\
\hline \multirow[t]{2}{*}{Input Current} & \(\mathrm{I}_{\operatorname{IN}(1)}\) & \(\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}\) & - & 0.05 & 0.5 & - & 0.1 & 1.0 & \(\mu \mathrm{A}\) \\
\hline & \(\mathrm{I}_{\text {IN(0) }}\) & \(\mathrm{V}_{\mathrm{IN}}=0.8 \mathrm{~V}\) & - & -0.05 & -0.5 & - & -0.1 & -1.0 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Serial Data Output Voltage} & \(\mathrm{V}_{\text {OUT(1) }}\) & \(\mathrm{I}_{\text {OUT }}=-200 \mu \mathrm{~A}\) & 4.5 & 4.7 & - & 11.7 & 11.8 & - & V \\
\hline & \(\mathrm{V}_{\text {OUT(0) }}\) & \(\mathrm{I}_{\text {OUT }}=200 \mu \mathrm{~A}\) & - & 200 & 250 & - & 100 & 200 & mV \\
\hline Maximum Clock Frequency & \(\mathrm{f}_{\text {clk }}\) & & 3.3 & 5.0 & - & - & 7.5 & - & MHz \\
\hline \multirow[t]{4}{*}{Supply Current} & \(\mathrm{I}_{\mathrm{DD}(1)}\) & All Outputs High & - & 100 & 300 & - & 200 & 500 & \(\mu \mathrm{A}\) \\
\hline & \(\mathrm{I}_{\mathrm{DD}(0)}\) & All Outputs Low & - & 100 & 300 & - & 200 & 500 & \(\mu \mathrm{A}\) \\
\hline & \(\mathrm{I}_{\mathrm{BB}(1)}\) & Outputs High, No Load & - & 3.0 & 6.0 & - & 1.5 & 3.0 & mA \\
\hline & \(\mathrm{I}_{\mathrm{BB}(0)}\) & Outputs Low & - & 10 & 100 & - & 10 & 100 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Blanking to Output Delay} & \(\mathrm{t}_{\text {PHL }}\) & \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, 50 \%\) to \(50 \%\) & - & 800 & 2000 & - & 400 & 1000 & ns \\
\hline & \(\mathrm{t}_{\text {PLH }}\) & \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, 50 \%\) to \(50 \%\) & - & 350 & 650 & - & 200 & 500 & ns \\
\hline Output Fall Time & \(\mathrm{t}_{\mathrm{f}}\) & \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, 90 \%\) to \(10 \%\) & - & 850 & 1450 & - & 400 & 650 & ns \\
\hline Output Rise Time & \(\mathrm{t}_{\mathrm{r}}\) & \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, 10 \%\) to \(90 \%\) & - & 350 & 650 & - & 300 & 700 & ns \\
\hline
\end{tabular}

\footnotetext{
Negative current is defined as coming out ot (sourcing) the specified device pin.
* UCN5818AF-1 and UCN5818EPF-1 only.
}

\section*{TIMING CONDITIONS}
\(\left(T_{A}=+25^{\circ} \mathbf{C}\right.\), Logic Levels are \(V_{D D}\) and Ground)
\[
V_{D D}=5.0 \mathrm{~V}
\]

Serial Data present at the input is transferred to the shift register on the logic " 0 " to logic "1" transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to the respective latch when the STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the BLANKING input be high during serial data entry.

When the BLANKING input is high, the output source drivers are disabled (OFF); the DMOS sink drivers are ON, the information stored in the latches is not affected by the BLANKING input. With the BLANKING input low, the outputs are controlled by the state of their respective latches.

TRUTH TABLE


\footnotetext{
\(L=\) Low Logic Level \(H=\) High Logic Level \(X=\) Irrelevant \(P=\) Present State \(\quad R=\) Previous State
}

\title{
\(5821_{\text {mav }}\) 5823
}

\section*{BiMOS II 8-BIT SERIAL-INPUT, LATCHED DRIVERS}

A merged combination of bipolar and MOS technology gives these devices an interface flexibility beyond the reach of standard logic buffers and power driver arrays. The three devices in this series each have an eight-bit CMOS shift register and CMOS control circuitry, eight CMOS data latches, and eight bipolar current-sinking Darlington output drivers. Except for maximum driver output voltage ratings, the UCN5821A, UCN5822A, and UCN5823A are identical.

BiMOS II devices have much higher data-input rates than the original BiMOS circuits. With a 5 V logic supply, they will typically operate at better than 5 MHz . With a 12 V supply, significantly higher speeds are obtained. The CMOS inputs are compatible with standard CMOS and NMOS logic levels. TTL circuits may require the use of appropriate pull-up resistors. By using the serial data output, the drivers can be cascaded for interface applications requiring additional drive lines.

\section*{FEATURES}
- 3.3 MHz Minimum Data Input Rate
- CMOS, NMOS, TTL Compatible
- Internal Pull-Down Resistors
- Low-Power CMOS Logic \& Latches
- High-Voltage Current-Sink Outputs
- 16-Pin Dual In-Line Plastic Package

\section*{ABSOLUTE MAXIMUM RATINGS at \(25^{\circ} \mathrm{C}\) Free-Air Temperature}

Output Voltage, \(\mathrm{V}_{\text {OUt }}\)
(UCN5821A) . . . . . . . . . . . . . . . . . . 50 V
(UCN5822A) . . . . . . . . . . . . . . . . . . 80 V
(UCN5823A) . . . . . . . . . . . . . . . . . 100 V
Logic Supply Voltage, \(\mathrm{V}_{\mathrm{DD}}\). . . . . . . . . . . 15 V
Input Voltage Range,
\(\mathrm{V}_{\mathrm{IN}} \cdot \ldots\).
Continuous Output Current,
I \({ }_{\text {OUT }}\). . . . . . . . . . . . . . . . . . . . . . 500 mA
Package Power Dissipation,
\[
P_{D} \text {. . . . . . . . . . . . . . . . . . . . } 2.08 \text { W* }^{*}
\]

Operating Temperature Range,
\(T_{A} \ldots . .\).
Storage Temperature Range,
\(\mathrm{T}_{\mathrm{S}} \ldots \ldots . . . . . . . . \mathbf{- 5 5}^{\circ} \mathrm{C}\) to \(+\mathbf{1 5 0}^{\circ} \mathrm{C}\)
*Derate at the rate of \(16.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) above \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\)
Caution: CMOS devices have input static protection but are susceptible to damage when exposed to extremely high static electrical charges.

Always order by complete part number:
\begin{tabular}{|l|c|}
\hline Part Number & Max. V out \\
\hline UCN5821A & 50 V \\
\hline UCN5822A & 80 V \\
\hline UCN5823A & 100 V \\
\hline
\end{tabular}

\section*{TYPICAL INPUT CIRCUITS}



Dwg. No. EP-010-4

\section*{FUNCTIONAL BLOCK DIAGRAM}


Dwg. No. FP-013
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Number of Outputs ON
\[
\begin{gathered}
\left(I_{\text {OUT }}=200 \mathrm{~mA}\right. \\
\left.V_{D D}=12 \mathrm{~V}\right)
\end{gathered}
\]} & \multicolumn{5}{|c|}{Max. Allowable Duty Cycle at Ambient Temperature of} \\
\hline & \(25^{\circ} \mathrm{C}\) & \(40^{\circ} \mathrm{C}\) & \(50^{\circ} \mathrm{C}\) & \(60^{\circ} \mathrm{C}\) & \(70^{\circ} \mathrm{C}\) \\
\hline 8 & 90\% & 79\% & 72\% & 65\% & 57\% \\
\hline 7 & 100\% & 90\% & 82\% & 74\% & 65\% \\
\hline 6 & 100\% & 100\% & 96\% & 86\% & 76\% \\
\hline 5 & 100\% & 100\% & 100\% & 100\% & 91\% \\
\hline 4 & 100\% & 100\% & 100\% & 100\% & 100\% \\
\hline 3 & 100\% & 100\% & 100\% & 100\% & 100\% \\
\hline 2 & 100\% & 100\% & 100\% & 100\% & 100\% \\
\hline 1 & 100\% & 100\% & 100\% & 100\% & 100\% \\
\hline
\end{tabular}

\section*{TYPICAL OUTPUT DRIVER}


ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} C, V_{D D}=5 \mathrm{~V}\), (unless otherwise specified).
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[t]{2}{*}{Applicable Devices} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{3}{|c|}{Limits} \\
\hline & & & & Min. & Max. & Units \\
\hline \multirow[t]{6}{*}{Output Leakage Current} & \multirow[t]{6}{*}{\(\mathrm{I}_{\text {cex }}\)} & \multirow[t]{2}{*}{UCN5821A} & \(\mathrm{V}_{\text {OUT }}=50 \mathrm{~V}\) & - & 50 & \(\mu \mathrm{A}\) \\
\hline & & & \(\mathrm{V}_{\text {OUT }}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\) & - & 100 & \(\mu \mathrm{A}\) \\
\hline & & \multirow[t]{2}{*}{UCN5822A} & \(\mathrm{V}_{\text {OUT }}=80 \mathrm{~V}\) & - & 50 & \(\mu \mathrm{A}\) \\
\hline & & & \(\mathrm{V}_{\text {OUT }}=80 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\) & - & 100 & \(\mu \mathrm{A}\) \\
\hline & & \multirow[t]{2}{*}{UCN5823A} & \(\mathrm{V}_{\text {OUT }}=100 \mathrm{~V}\) & - & 50 & \(\mu \mathrm{A}\) \\
\hline & & & \(\mathrm{V}_{\text {OUT }}=100 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\) & - & 100 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{3}{*}{Collector-Emitter Saturation Voltage} & \multirow[t]{3}{*}{\(\mathrm{V}_{\text {CE(SAT) }}\)} & \multirow[t]{3}{*}{ALL} & \(\mathrm{I}_{\text {OUT }}=100 \mathrm{~mA}\) & - & 1.1 & V \\
\hline & & & \(\mathrm{I}_{\text {OUT }}=200 \mathrm{~mA}\) & - & 1.3 & V \\
\hline & & & \(\mathrm{I}_{\mathrm{OUT}}=350 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=7.0 \mathrm{~V}\) & - & 1.6 & V \\
\hline \multirow[t]{4}{*}{Input Voltage} & \(\mathrm{V}_{\text {IN(0) }}\) & ALL & - & - & 0.8 & V \\
\hline & \multirow[t]{3}{*}{\(\mathrm{V}_{\mathrm{IN}(1)}\)} & \multirow[t]{3}{*}{ALL} & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) & 10.5 & - & V \\
\hline & & & \(\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}\) & 8.5 & - & V \\
\hline & & & \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) & 3.5 & - & V \\
\hline \multirow[t]{3}{*}{Input Resistance} & \multirow[t]{3}{*}{\(\mathrm{R}_{\mathrm{IN}}\)} & \multirow[t]{3}{*}{ALL} & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) & 50 & - & k \(\Omega\) \\
\hline & & & \(\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}\) & 50 & - & k \(\Omega\) \\
\hline & & & \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) & 50 & - & k \(\Omega\) \\
\hline \multirow[t]{5}{*}{Supply Current} & \multirow[t]{3}{*}{\(\mathrm{I}_{\mathrm{DD}(\mathrm{ON})}\)} & \multirow[t]{3}{*}{ALL} & One Driver ON, \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) & - & 4.5 & mA \\
\hline & & & One Driver ON, \(\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}\) & - & 3.9 & mA \\
\hline & & & One Driver ON, \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) & - & 2.4 & mA \\
\hline & \multirow[t]{2}{*}{\(\mathrm{I}_{\text {DD(OFF) }}\)} & \multirow[t]{2}{*}{ALL} & \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\), All Drivers OFF, All Inputs \(=0 \mathrm{~V}\) & - & 1.6 & mA \\
\hline & & & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\), All Drivers OFF, All Inputs \(=0 \mathrm{~V}\) & - & 2.9 & mA \\
\hline
\end{tabular}

\[
\left(\mathbf{v}_{D D}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \text {, Logic Levels are } \mathbf{V}_{\mathrm{DD}}\right. \text { and Ground) }
\]

C. Minimum Data Pulse Width . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150 ns
D. Minimum Clock Pulse Width . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150 ns
E. Minimum Time Between Clock Activation and Strobe . . . . . . . . . . . . 300 ns
F. Minimum Strobe Pulse Width . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100 ns
G. Typical Time Between Strobe Activation and

Output Transition 500 ns

Serial Data present at the input is transferred to the shift register on the logic " 0 " to logic " 1 " transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to its respective latch when the STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the ENABLE input be high during serial data entry.

When the ENABLE input is high, all of the output buffers are disabled (OFF) without affecting the information stored in the latches or shift register. With the ENABLE input low, the outputs are controlled by the state of the latches.

\section*{TRUTH TABLE}


\footnotetext{
\(L=\) Low Logic Level \(H=\) High Logic Level \(X=\) Irrelevant \(\quad P=\) Present State \(\quad R=\) Previous State
}

\section*{5829}

\section*{9-BIT SERIAL-INPUT, LATCHED SINK DRIVER}


Intended primarily to drive high-current, dot matrix 9 - and 24 -wire printer solenoids, the UCN5829EB serial-input, latched sink driver provides a complete driver function with a minimum external parts count. Included on chip are constant-frequency PWM current control for each output driver, a user-defined output enable timeout, current sensing, and thermal shutdown.

The 9-bit CMOS shift register and latches allow operation with most microprocessor/LSI-based systems. With a 5 V logic supply, these BiMOS devices will operate at data input rates greater than 3.3 MHz . The CMOS inputs cause minimum loading and are compatible with standard CMOS, PMOS, NMOS, and TTL circuits. A CMOS serial data output allows cascade connections in applications requiring additional drive lines as required for 24 -wire printheads.

The device features nine open-collector Darlington drivers, each rated at 50 V and 1.6 A. Current-control for each output is provided by an internal current-sensing resistor and a constant-frequency chopper circuit. An external high-side driver can be used to optimize print head performance. It is enabled by an on-chip driver during the output enable timeout. Internal logic sequencing prevents false output operation during power up. Other high-current devices for driving dot matrix printheads are the UDN2961B/W and UDN2962W.

The UCN5829EB is supplied in a 44 -lead power PLCC. Its batwing construction provides for maximum package power dissipation in a minimum-area, surface-mountable package.

\section*{FEATURES}
- 1.6 A Continuous Output Current
- 50 V Minimum Sustaining Voltage
- Internal Current Sensing
- Constant-Frequency PWM Current Control
- Control for External High-Side Driver
- 3.3 MHz Guaranteed Data Input Rate
- Low-Power CMOS Logic \& Latches
- Internal Pull-Ups for TTL Compatibility
- User-Defined Output Enable Timeout
- Internal Thermal Shutdown Circuitry

\section*{FUNCTIONAL BLOCK DIAGRAM}



TYPICAL INPUT CIRCUITS


TYPICAL OUTPUT DRIVER


Dwg. No. EP-021-2
ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} C, V_{D D}=5 \mathrm{~V}\), in Test Circuit/Typical Application (unless otherwise noted).
\begin{tabular}{|l|c|c|cc|c|}
\hline Characteristic & Symbol & Test Conditions & \multicolumn{3}{|c|}{ Limits } \\
\cline { 4 - 6 } & & Min. & Typ. Max. & Units \\
\hline
\end{tabular}

Output Power Drivers ( OUT \(_{1}\) through OUT \(_{9}\) ) with \(\mathrm{V}_{\text {REF }} \geq 4.5 \mathrm{~V}\)
\begin{tabular}{|l|c|c|ccc|c|}
\hline Output Leakage Current & \(\mathrm{I}_{\text {OUT }}\) & \(\mathrm{V}_{\text {OUT }}=50 \mathrm{~V}\) & - & 1.0 & 100 & \(\mu \mathrm{~A}\) \\
\hline Output Saturation Voltage & \multirow{2}{*}{\(\mathrm{V}_{\text {OUT(SAT) }}\)} & \(\mathrm{I}_{\text {OUT }}=1.0 \mathrm{~A}\) & - & 1.0 & 1.5 & V \\
\cline { 3 - 8 } & & \(\mathrm{I}_{\text {OUT }}=1.6 \mathrm{~A}\) & - & 1.5 & 1.9 & V \\
\hline Output Sustaining Voltage & \(\mathrm{V}_{\text {OUT(Sus) }}\) & \(\mathrm{I}_{\text {OUT }}=1.6 \mathrm{~A}, \mathrm{~L}=2.5 \mathrm{mH}\) & 50 & - & - & V \\
\hline
\end{tabular}

Control Logic
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline HSD Output Saturation Voltage & \(V_{\text {CE(SAT) }}\) & \(\mathrm{I}_{\mathrm{C}}=20 \mathrm{~mA}\) & - & 0.5 & 1.0 & V \\
\hline \multirow[t]{2}{*}{Logic Input Voltage} & \(\mathrm{V}_{\text {IN(1) }}\) & & 3.5 & - & 5.3 & V \\
\hline & \(\mathrm{V}_{\text {IN }(0)}\) & & -0.3 & - & 0.8 & V \\
\hline \multirow[t]{2}{*}{Logic Input Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{\mathrm{IN}}\)} & \(\mathrm{V}_{\text {IN }}=5.0 \mathrm{~V}\) & - & - & 1.0 & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{V}_{\mathrm{IN}}=0.8 \mathrm{~V}\) & - & -90 & -180 & \(\mu \mathrm{A}\) \\
\hline Reference Input Current & \(\mathrm{I}_{\text {REF }}\) & \(\mathrm{V}_{\text {REF }}=3.0 \mathrm{~V}\) & - & 500 & 900 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Logic Supply Current
\[
\left(\mathrm{V}_{\mathrm{REF}}=2.0 \mathrm{~V}\right)
\]} & \multirow[t]{2}{*}{\(\mathrm{I}_{\mathrm{DD}}\)} & All Drivers OFF & - & 15 & 25 & mA \\
\hline & & All Drivers ON, No Load & - & 55 & 75 & mA \\
\hline Maximum Clock Frequency & \(\mathrm{f}_{\text {clk }}\) & & 3.3 & 5.0 & - & MHz \\
\hline \multirow[t]{2}{*}{Serial Data Output Voltage} & \(\mathrm{V}_{\text {OUT(1) }}\) & \(\mathrm{I}_{\text {OUT }}=-200 \mu \mathrm{~A}\) & 4.5 & 4.7 & - & V \\
\hline & \(\mathrm{V}_{\text {OUT(0) }}\) & \(\mathrm{I}_{\text {OUT }}=200 \mu \mathrm{~A}\) & - & 250 & - & mV \\
\hline Clock to Serial Data Out Delay & \(\mathrm{t}_{\text {PD }}\) & \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}\) & - & - & 300 & ns \\
\hline Thermal Shutdown Temperature & \(\mathrm{T}_{J}\) & & - & 165 & - & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} C, V_{D D}=5 \mathbf{V}\), in Test Circuit/Typical Application (unless otherwise noted).
\begin{tabular}{|l|c|c|c|c|}
\hline & & \multicolumn{3}{|c|}{ Limits } \\
\cline { 4 - 6 } Characteristic & Symbol & Test Conditions & Min. Typ. Max. & Units \\
\hline
\end{tabular}

Chopping Characteristics ( \(\mathrm{T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) ) with Fast Clamp Diodes
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Enable Timeout & \(\mathrm{t}_{\text {EN }}\) & \(\mathrm{R}_{\mathrm{EN}}=20 \mathrm{k} \Omega, \mathrm{C}_{\text {EN }}=0.01 \mu \mathrm{~F}\) & 190 & 200 & 210 & \(\mu \mathrm{s}\) \\
\hline Chopping Frequency & \(\mathrm{f}_{\mathrm{ch}}\) & \(\mathrm{R}_{\mathrm{C}}=20 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{C}}=250 \mathrm{pF}\) & 90 & 100 & 110 & kHz \\
\hline Duty Cycle Range & dc & \(\mathrm{t}_{\text {on }} / \mathrm{t}_{\text {on }}+\mathrm{t}_{\text {off }}\) & 15 & - & < 50 & \% \\
\hline \multirow[t]{2}{*}{Chop Current Level} & \multirow[t]{2}{*}{\(\mathrm{I}_{\text {TRIP }}\)} & \(\mathrm{V}_{\text {REF }}=2.0 \mathrm{~V}, \mathrm{f}_{\mathrm{ch}}<100 \mathrm{kHz}\) & 0.9 & 1.0 & 1.1 & A \\
\hline & & \(\mathrm{V}_{\text {REF }}=2.8 \mathrm{~V}, \mathrm{f}_{\mathrm{ch}}<100 \mathrm{kHz}\) & 1.26 & 1.4 & 1.54 & A \\
\hline \multirow[t]{2}{*}{Output Current Control Range} & \(\mathrm{V}_{\text {REF }}\) & & 1.0 & - & 3.2 & V \\
\hline & \(\mathrm{I}_{\text {TRIP }}\) & & 0.5 & - & 1.6 & A \\
\hline Delay & \(\mathrm{t}_{\mathrm{d}}\) & \(\mathrm{T}_{\text {TRIP }}\) to \(\mathrm{I}_{\text {OUT(P) }}\), \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & - & 300 & 500 & ns \\
\hline Chop Inhibit Voltage Range & \(\mathrm{V}_{\text {REF }}\) & & 4.5 & - & \(\mathrm{V}_{\mathrm{DD}}+0.3\) & V \\
\hline
\end{tabular}

Negative current is defined as coming out of (sourcing) the specified device terminal.

\section*{EXTERNAL HIGH-SIDE DRIVERS}

NMOS


PMOS


CHARGE-PUMP CIRCUITRY FOR SINGLE-SUPPLY OPERATION


\section*{TEST CIRCUIT AND} TYPICAL APPLICATION


TRUTH TABLE
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{\begin{tabular}{l}
Serial \\
Data \\
Input
\end{tabular}} & \multirow[b]{2}{*}{Clock Input} & Shift Register Contents* & \multirow[t]{2}{*}{\begin{tabular}{l}
Serial \\
Data \\
Output
\end{tabular}} & \multirow[b]{2}{*}{Strobe Input} & Latch Contents* & Output Contents* & \multirow[b]{2}{*}{HSD OUTPUT} \\
\hline & & \(\begin{array}{lllll}I_{1} & I_{2} & \cdots & I_{9}\end{array}\) & & & \(\begin{array}{lllll}I_{1} & I_{2} & \ldots & I_{9}\end{array}\) & \(\begin{array}{llll}I_{1} & I_{2} & \cdots & I_{9}\end{array}\) & \\
\hline H & 」 & \begin{tabular}{lllll}
\(H\) & \(R_{1}\) & \(\ldots\) & \(R_{8}\) \\
\hline
\end{tabular} & \(\mathrm{R}_{7}\) & \multirow{3}{*}{H} & \multirow{3}{*}{X} & \multirow{4}{*}{H} & \multirow{4}{*}{L} \\
\hline L & 5 & \begin{tabular}{lllll}
L & \(\mathrm{R}_{1} \ldots\) & \(\mathrm{R}_{8}\) \\
\hline
\end{tabular} & \(\mathrm{R}_{7}\) & & & & \\
\hline X & 2 & \begin{tabular}{llll}
\(\mathrm{R}_{1} \mathrm{R}_{2} \ldots\) & \(\mathrm{R}_{9}\) \\
\hline
\end{tabular} & \(\mathrm{R}_{8}\) & & & & \\
\hline & & \(\mathrm{X} \times \mathrm{X} \quad \ldots \mathrm{X}\) & X & H & \begin{tabular}{llllll}
\(R_{1}\) & \(R_{2} \ldots\) & \(R_{9}\) \\
\hline
\end{tabular} & & \\
\hline & & \(\mathrm{P}_{1} \mathrm{P}_{2} \ldots \ldots \mathrm{P}_{9}\) & \(\mathrm{P}_{8}\) & L & \(\mathrm{P}_{1} \mathrm{P}_{2} \ldots \ldots \mathrm{P}_{9}\) & \(\bar{P}_{1} \bar{P}_{2} \ldots \ldots \bar{P}_{9}\) & H \\
\hline
\end{tabular}

\footnotetext{
*Serial Data Output connected to Input \(_{9}\).
\(L=\) Low Logic Level \(\quad H=\) High Logic Level \(\quad X=\) Irrelevant \(\quad P=\) Present State \(\quad R=\) Previous State
}


TIMING CONDITIONS
\(T_{A}=+25^{\circ} C\), Logic Levels are \(V_{D D}\) and Ground
A. Minimum Data Active Time Before Clock Pulse
(Data Set-Up Time)
75 ns
B. Minimum Data Active Time After Clock Pulse
(Data Hold Time)
75 ns
C. Minimum Data Pulse Width . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 250 ns
D. Minimum Clock Pulse Width . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 250 ns
E. Minimum Time Between Clock Activation and Strobe . . . . . . . . . . . . 500 ns
F. Minimum Strobe Pulse Width . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 500 ns


* Chopping is disabled if \(\mathrm{V}_{\mathrm{REF}}\) is greater than 4.5 V .

\section*{APPLICATIONS INFORMATION}

The UCN5829EB is designed to drive high-current, 9 - or 24 -wire ( 3 devices cascaded) dot matrix impact printer solenoids. The internal CMOS control logic:
1) selects the operating channels from a 9 - or 24-bit word previously loaded into the shift register,
2) controls the peak load current of the output drivers via nine constant-frequency switch-mode current choppers,
3) sets a user-defined print enable time, and
4) turns ON an external high-side driver during the print enable interval.

Data present at the SERIAL DATA INPUT is transferred to the shift register on the low-to-high transition of the CLOCK input pulse. The data must appear at the input prior to the rising edge of the clock input waveform. On succeeding clock pulses, the registers shift data information towards the SERIAL DATA OUTPUT. Information present at any register is transferred to its respective latch on the high-to-low transition of the STROBE (serial-toparallel conversion). Drivers that have a logic high stored in their latch will be enabled for a set time interval \(\left(\mathrm{t}_{\mathrm{EN}}\right)\) generated by an internal one-shot. The output current is internally sensed and controlled in a fixed-frequency chopper format. Between strobe pulses, a new data word can be clocked in for the next print enable cycle.

\section*{PRINT ENABLE TIME}

A high-to-low transition of the STROBE input starts an internal one-shot which sets the print enable time ( \(\mathrm{t}_{\mathrm{EN}}\) ) of the output drivers and the external high-side driver. The print enable time is determined by an external resistor ( \(50 \mathrm{k} \Omega \mathrm{max}\) ) and capacitor ( 100 pF min ) at \(\mathrm{RC}_{E N}\) as
\[
t_{E N}=R_{E N} C_{E N}
\]

The print enable time can also be controlled from a microprocessor. In this mode, the internal one-shot is operated as an output disable function. In this mode, \(\mathrm{R}_{E N}\) and \(\mathrm{C}_{E N}\) are not used; instead a \(10 \mathrm{k} \Omega\) series resistor is connected between \(\mathrm{RC}_{\mathrm{EN}}\) and an externally generated output disable pulse. As before, on the high-to-low STROBE transition, the outputs will be enabled. They will remain enabled until a low-to-high logic ( \(\geq 3.3 \mathrm{~V}\) ) DISABLE transition at \(\mathrm{RC}_{\mathrm{EN}}\).

When operating in a continuous chopping mode, and neither print enable timeout nor output disable are desired, \(\mathrm{RC}_{E N}\) should be grounded.

\section*{HIGH-SIDE DRIVER}

To reduce the current decay time at the end of a print enable cycle, an external high-side driver can be used and controlled by the HIGH-SIDE DRIVER (HSD) output. The HSD is designed to drive an external N-channel MOSFET (with accompanying charge pump circuitry). During the print enable time ( \(\mathrm{t}_{\mathrm{EN}}\) ), the internal high-side driver is OFF, allowing the external high-side driver to be ON. If the external high-side driver is a P-channel device (eliminating the need for charge-pump circuitry), the HSD signal must be inverted for correct operation.

If an external high-side driver is used, an external ground clamp diode is also required.

\section*{OUTPUT CURRENT CONTROL}

Each of the nine channels consists of a power Darlington sink driver, internal low-value current-sensing resistor, comparator, and an R/S flip-flop. The output current is sensed and controlled independently in each channel by means of a fixed-frequency chopper which sets the flip-flop and allows the output to turn ON. As the current increases in the load it is sensed by the internal sense resistor until the sense voltage equals the trip voltage of the comparator. At this time, the flip-flop is reset and the output is turned OFF. Over the range of \(\mathrm{V}_{\text {REF }}=1.0 \mathrm{~V}\) to 3.2 V , the output current trip point is a linear function of the reference voltage:
\[
\mathrm{I}_{\mathrm{TRIP}}=\mathrm{V}_{\mathrm{REF}} / 2
\]

To ensure an accurate chop current level, an external \(5 \mathrm{k} \Omega\) resistor \(\left(R_{c v}\right)\) is used. The actual load current peak will be slightly higher than the trip point (especially for low-inductance loads) because of the internal logic and switching delays (typically 300 ns ). After turn-off, the load current decays, circulating through the load and an external clamp diode. The output driver will stay OFF until the next chop pulse sets the flip-flop, turning ON the output, and allowing load current to rise again. The cycle repeats, maintaining the average printhead current at the desired level.

The chop pulse frequency is determined by an external resistor and capacitor at \(\mathrm{RC}_{\mathrm{c}}\) :
\[
f_{c h}=\frac{1}{2 R_{c} C_{c}}
\]

To reduce the power supply and ground noise developed when operating nine channels synchronously, the outputs are split into two groups (OUTPUTS 2, 4, 6, 8 and OUTPUTS \(1,3,5,7,9\) ) for chopping pulses.

The chopping function is disabled when \(\mathrm{V}_{\text {REF }}>4.5 \mathrm{~V}\). To prevent operation at higher than allowable current levels, \(\mathrm{V}_{\text {REF }}\) should not exceed 3.2 V, except to disable the chopping function.

\section*{DUTY CYCLE LIMITS}

For correct operation of the UCN5829EB, the duty cycle must be between \(15 \%\) and \(50 \%\) with \(20 \%\) to \(40 \%\) recommended. The lower limit is due to internal lockout circuitry while the upper limit guarantees synchronous operation. The duty cycle (dc) can be calculated as
\[
\mathrm{dc}=\frac{\mathrm{t}_{\mathrm{on}}}{\mathrm{t}_{\mathrm{on}}+\mathrm{t}_{\mathrm{off}}} \approx \frac{\mathrm{l}_{\mathrm{ouT(P)}} / \mathrm{I}_{\mathrm{ouT}(\text { asym) }}+\mathrm{v}_{\mathrm{d}} / \mathrm{v}_{\mathrm{c}}}{1+v_{\mathrm{d}} / \mathrm{v}_{\mathrm{c}}}
\]
where \(\quad \mathrm{I}_{\text {OUT(asym) }}=\) the asymptotic current value \(=\mathrm{v}_{\mathrm{c}} / \mathrm{R}_{\mathrm{L}}\)
\[
v_{d}=\text { discharge voltage across the load }=V_{H S D}+V_{\text {DIODE }}
\]
\[
\mathrm{v}_{\mathrm{c}}=\text { charge voltage across the load }=\mathrm{V}_{\mathrm{BB}}-\mathrm{V}_{\mathrm{OUT}(\mathrm{SAT})}-\mathrm{V}_{\mathrm{HSD}}
\]

For most practical cases, correct operation can be achieved if
\(\mathrm{I}_{\text {out(asym) }} / \mathrm{I}_{\text {OUT(P) }}>2.5\).

\section*{GENERAL}

For applications with 9-wire printheads, SERIAL DATA OUT should be connected to \(\mathrm{IN}_{9}\). For 24-wire printhead applications, three devices (eight channels per device) are cascaded by connecting SERIAL DATA OUT to the next SERIAL DATA IN.

Each of the CMOS logic inputs have internal pull-up resistors for TTL compatibility.

An external transient-protection flyback diode is required at each output. Fast recovery diodes are recommended to reduce power dissipation in the UCN5829EB. Internal filtering prevents false triggering of the current sense comparator which can be caused by the recovery current spike of the diodes when the outputs turn ON.

The SUPPLY terminal should be well decoupled with a capacitor placed as close as possible to the device. Internal power-ON reset circuitry prevents false output triggering during power up.

Thermal protection circuitry is activated and turns OFF all drivers at a junction temperature of typically \(+165^{\circ} \mathrm{C}\). The thermal shutdown is independent of all other functions. It should not be used as another control input but is intended only to protect the chip from catastrophic failures due to excessive junction temperatures. The output drivers are re-enabled when the junction temperature cools down to approximately \(+145^{\circ} \mathrm{C}\).

\section*{TYPICAL APPLICATION}

Shown is a typical application with the UCN5829EB controlling a chop current of 1 A through a \(3 \mathrm{mH}, 9 \Omega\) load. To check the duty cycle and \(\mathrm{I}_{\text {OUT(asym) }} / \mathrm{I}_{\text {OUT(P) }}\) restrictions
where
\[
\begin{array}{ll}
\text { where } & V_{d}=V_{H S D}+V_{\text {DIODE }} \approx 1.5+1.5=3 \\
& V_{c}=V_{B B}-V_{\text {OUT(SAT) }}-V_{H S D}=36-1.5-1.5=33 \\
& I_{\text {OUT(asym) }}=V_{c} / R_{L}=33 / 9=3.67 \\
\text { then } & I_{\text {OUT(asym) }} / I_{\text {OUT(P) }}=3.67 / 1=3.67
\end{array}
\]

The condition of \(\mathrm{I}_{\text {OUT(asym) }} / \mathrm{I}_{\text {OUt(P) }}>2.5\) is met and the duty cycle will be within the proscribed limits. The actual duty cycle is
\[
d c=\frac{I_{\text {OUT(P) }} / I_{\text {OUT(asym) }}+v_{d} / v_{c}}{1+v_{d} / v_{c}}=\frac{1.0 / 3.67+2.5 / 33}{1+2.5 / 33}=32 \%
\]

For a 50 kHz chopping frequency and a \(250 \mu\) s print enable time, the remaining component values are
with \(\quad C_{C}=250 \mathrm{pF}\) and \(\mathrm{C}_{\mathrm{EN}}=0.01 \mu \mathrm{~F}\)
then \(\quad R_{c}=1 /\left(2 \mathrm{f}_{\mathrm{ch}} \mathrm{C}_{\mathrm{c}}\right)=1 /\left(2 \times 50 \times 10^{3} \times 250 \times 10^{-12}\right)=40 \mathrm{k} \Omega\)
and \(\quad R_{E N}=t_{E N} / C_{E N}=250 \times 10^{-6} / 10 \times 10^{-9}=25 \mathrm{k} \Omega\)

\section*{5832}

\title{
BiMOS II 32-BIT SERIAL-INPUT, LATCHED DRIVERS
}


\section*{ABSOLUTE MAXIMUM RATINGS at \(+25^{\circ} \mathrm{C}\) Free-Air Temperature}

Output Voltage, \(\mathrm{V}_{\text {OUT }}\). . . . . . . . . . . . . . 40 V
Logic Supply Voltage, \(\mathrm{V}_{\mathrm{DD}}\). . . . . . . . . . 15 V
Input Voltage Range,
\(\mathrm{V}_{\mathrm{IN}} \ldots \ldots \ldots \ldots\). . . 0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
Continuous Output Current,
\[
\text { I Iout . . . . . . . . . . . . . . . . . . . } 150 \text { mA }
\]

Package Power Dissipation,
\(P_{D}\). . . . . . . . . . . . . . . . . . . . See Graph Operating Temperature Range,

Storage Temperature Range,
\(\mathrm{T}_{\mathrm{S}} \ldots \ldots \ldots \ldots \ldots .{ }^{-55^{\circ} \mathrm{C}}\) to \(+150^{\circ} \mathrm{C}\)
Caution: CMOS devices have input-static protection but are susceptible to damage when exposed to extremely high static electrical charges.

Intended originally to drive thermal printheads, Types UCN5832A and UCN5832EP have been optimized for low output-saturation voltage, high-speed operation, and pin configurations most convenient for the tight space requirements of high-resolution printheads. The integrated circuits can also be used to drive multiplexed LED displays or incandescent lamps at up to 150 mA peak current. The combination of bipolar and MOS technologies gives BiMOS II arrays an interface flexibility beyond the reach of standard buffers and power driver circuits.

The devices each have 32 bipolar npn open-collector saturated drivers, a CMOS data latch for each of the drivers, two 16-bit CMOS shift registers, and CMOS control circuitry. The high-speed CMOS shift registers and latches allow operation with most microprocessor-based systems. Use of these drivers with TTL may require input pull-up resistors to ensure an input logic high. MOS serial data outputs permit cascading for interface applications requiring additional drive lines.

The UCN5832A is supplied in a 40-pin dual in-line plastic package with 0.600 " 15.24 mm ) row spacing. Under normal operating conditions, this device will allow all outputs to sustain 100 mA continuously without derating. The UCN5832EP is supplied in a 44-lead plastic leaded chip carrier for minimum area, surface-mount applications. Both devices are also available for operation from \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\). To order, change the prefix from 'UCN' to 'UCQ'.

Similar 32-bit serial-input latched source drivers are available as UCN5818AF/EPF. High-voltage, high-current 8-bit devices are available in Series UCN5820A and UCN5840A/EP/LW.

\section*{FEATURES}

■ 5 MHz Typical Data Input Rate
- Low-Power CMOS Logic and Latches
- 40 V Current Sink Outputs
- Low Saturation Voltage

Always order by complete part number:
\begin{tabular}{|l|l|}
\hline Part Number & Package \\
\hline UCN5832A & \(40-\) Pin DIP \\
\hline UCN5832EP & 44 -Lead PLCC \\
\hline
\end{tabular}


\section*{FUNCTIONAL BLOCK DIAGRAM}


UCN5832EP


ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} C, \mathbf{V}_{\text {DD }}=5 \mathrm{~V}\) (unless otherwise noted).
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{3}{|c|}{Limits} \\
\hline & & & Min. & Max. & Units \\
\hline Output Leakage Current & \(\mathrm{I}_{\text {CEX }}\) & \(\mathrm{V}_{\text {OUT }}=40 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\) & - & 10 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Collector-Emitter Saturation Voltage} & \multirow[t]{2}{*}{\(\mathrm{V}_{\text {CE(SAT) }}\)} & \(\mathrm{l}_{\text {OUT }}=50 \mathrm{~mA}\) & - & 275 & mV \\
\hline & & \(\mathrm{l}_{\text {OUT }}=100 \mathrm{~mA}\) & 250 & 550 & mV \\
\hline \multirow[t]{2}{*}{Input Voltage} & \(\mathrm{V}_{\text {IN(1) }}\) & & 3.5 & 5.3 & V \\
\hline & \(\mathrm{V}_{\operatorname{IN}(0)}\) & & -0.3 & +0.8 & V \\
\hline \multirow[t]{2}{*}{Input Current} & \(\mathrm{I}_{\mathrm{N}(1)}\) & \(\mathrm{V}_{\text {IN }}=3.5 \mathrm{~V}\) & - & 1.0 & \(\mu \mathrm{A}\) \\
\hline & \(I_{\text {IN(0) }}\) & \(\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}\) & - & -1.0 & \(\mu \mathrm{A}\) \\
\hline Input Impedance & \(\mathrm{Z}_{\text {IN }}\) & \(\mathrm{V}_{\mathrm{IN}}=3.5 \mathrm{~V}\) & 3.5 & - & \(\mathrm{M} \Omega\) \\
\hline Serial Data Output Resistance & \(\mathrm{R}_{\text {OUT }}\) & & - & 20 & k \(\Omega\) \\
\hline \multirow[t]{2}{*}{Supply Current} & \multirow[t]{2}{*}{ID} & One output ON, \(\mathrm{I}_{\text {OUT }}=100 \mathrm{~mA}\) & - & 5.0 & mA \\
\hline & & All outputs OFF & - & 50 & \(\mu \mathrm{A}\) \\
\hline Output Rise Time & \(t_{r}\) & \(\mathrm{I}_{\text {OUT }}=100 \mathrm{~mA}, 10 \%\) to \(90 \%\) & - & 1.0 & \(\mu \mathrm{s}\) \\
\hline Output Fall Time & \(t_{f}\) & \(\mathrm{I}_{\text {OUT }}=100 \mathrm{~mA}, 90 \%\) to \(10 \%\) & - & 1.0 & \(\mu \mathrm{s}\) \\
\hline
\end{tabular}

NOTE: Positive (negative) current is defined as going into (coming out of) the specified device pin.

TYPICAL INPUT CIRCUIT


Dwg. No. A-12,379A

TYPICAL OUTPUT DRIVER


Dwg. No. A-12,380A


\section*{TIMING CONDITIONS}
(Logic Levels are \(\mathbf{V}_{\mathbf{D D}}\) and Ground)
A. Minimum Data Active Time Before Clock Pulse
(Data Set-Up Time) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75 ns
B. Minimum Data Active Time After Clock Pulse
(Data Hold Time) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75 ns
C. Minimum Data Pulse Width . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150 ns
D. Minimum Clock Pulse Width . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150 ns
E. Minimum Time Between Clock Activation and Strobe . . . . . . . . . . . . 300 ns
F. Minimum Strobe Pulse Width . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100 ns
G. Typical Time Between Strobe Activation and

Output Transition
500 ns

Serial Data present at the input is transferred to the shift register on the logic " 0 " to logic " 1 " transition of the CLOCK input pulse. On succeeding CLOCK pulses; the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to its respective latch when the STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the OUTPUT ENABLE input be low during serial data entry.

When the OUTPUT ENABLE input is low, all of the output buffers are disabled (OFF) without affecting the information stored in the latches or shift register. With the OUTPUT ENABLE input high, the outputs are controlled by the state of the latches.

TRUTH TABLE

\(L\) = Low Logic Level \(H=\) High Logic Level \(X=\) Irrelevant \(\quad P=\) Present State \(\quad R=\) Previous State

\section*{5833}

\section*{BiMOS \(I\) 32-BIT SERIAL-INPUT, LATCHED DRIVERS}


\section*{ABSOLUTE MAXIMUM RATINGS at \(+25^{\circ}\) C Free-Air Temperature}

Output Voltage, \(\mathrm{V}_{\text {OUT }}\). . . . . . . . . . . . . . . 30 V
Logic Supply Voltage, \(\mathrm{V}_{\mathrm{DD}} \ldots \ldots\). . . . . . 7.0 V Input Voltage Range,
\(\mathrm{V}_{\mathrm{IN}} \ldots \ldots . .\).
Continuous Output Current,
\(\mathrm{I}_{\text {OUT }}\) (each output) . . . . . . . . . . . 125 mA
Package Power Dissipation, \(P_{D}\) (UCN5833A) . . . . . . . . . . . . . . . . 3.5 W* (UCN5833EP) . . . . . . . . . . . . . . . 2.5 W*
Operating Temperature Range,
 Storage Temperature Range,
\[
\mathrm{T}_{\mathrm{S}} \ldots \ldots \ldots \ldots \ldots . \cos ^{\circ} \mathrm{C} \text { to }+\mathbf{1 5 0}^{\circ} \mathrm{C}
\]
* Derate linearly to 0 W at \(+150^{\circ} \mathrm{C}\).

Caution: CMOS devices have input static protection but are susceptible to damage when exposed to extremely high static electrical charges.

Designed to reduce logic supply current, chip size, and system cost, the UCN5833A/EP integrated circuits offer high-speed operation for thermal printers. These devices can also be used to drive multiplexed LED displays or incandescent lamps within their 125 mA peak output current rating. The combination of bipolar and MOS technologies gives BiMOS II smart power ICs an interface flexibility beyond the reach of standard buffers and power driver circuits.

These 32-bit drivers have bipolar open-collector npn Darlington outputs, a CMOS data latch for each of the drivers, a 32-bit CMOS shift register, and CMOS control circuitry. The high-speed CMOS shift registers and latches allow operation with most microprocessor-based systems at data input rates above 3.3 MHz . Use of these drivers with TTL may require input pull-up resistors to ensure an input logic high.

The UCN5833A is supplied in a 40-pin dual in-line plastic package with 0.600 " ( 15.24 mm ) row spacing. At an ambient temperature of \(+75^{\circ} \mathrm{C}\), all outputs of the DIP-packaged device will sustain 50 mA continuously. For high-density applications, the UCN5833EP is available. This 44 -lead plastic chip carrier (quad pack) is intended for surface-mounting on solder lands with \(0.050^{\prime \prime}(1.27 \mathrm{~mm})\) centers. CMOS serial data outputs permit cascading for applications requiring additional drive lines.

\section*{FEATURES}
- 5 MHz Typical Data Input Rate
- 30 V Minimum Output Breakdown
- Darlington Current-Sink Outputs
- Low-Power CMOS Logic and Latches

Always order by complete part number:
\begin{tabular}{|l|l|}
\hline Part Number & Package \\
\hline UCN5833A & 40-Pin DIP \\
\hline UCN5833EP & 44-Lead PLCC \\
\hline
\end{tabular}

\section*{5833}

BiMOS II 32-BIT SERIAL-INPUT, LATCHED DRIVERS

UCN5833A


Dwg. No. A-13,048

\section*{FUNCTIONAL BLOCK DIAGRAM}


\section*{TYPICAL INPUT CIRCUIT}


TYPICAL OUTPUT DRIVER


\section*{5833 \\ BiMOS \(1 I\) 32-BIT SERIAL-INPUT, LATCHED DRIVERS}

ELECTRICAL CHARACTERISTICS at \(\mathbf{T}_{A}=+25^{\circ} C, \mathbf{V}_{D D}=5 \mathrm{~V}\) (unless otherwise noted).
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{3}{|c|}{Limits} \\
\hline & & & Min. & Max. & Units \\
\hline Output Leakage Current & \(\mathrm{I}_{\text {CEX }}\) & \(\mathrm{V}_{\text {OUT }}=30 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\) & - & 10 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Collector-Emitter Saturation Voltage} & \multirow[t]{2}{*}{\(\mathrm{V}_{\text {CE(SAT }}\)} & \(\mathrm{I}_{\text {OUT }}=50 \mathrm{~mA}\) & - & 1.2 & V \\
\hline & & \(\mathrm{I}_{\text {OUT }}=100 \mathrm{~mA}\) & - & 1.7 & V \\
\hline \multirow[t]{2}{*}{Input Voltage} & \(\mathrm{V}_{\mathrm{IN}(1)}\) & & 3.5 & 5.3 & V \\
\hline & \(\mathrm{V}_{\text {IN(0) }}\) & & -0.3 & +0.8 & V \\
\hline \multirow[t]{2}{*}{Input Current} & \(I_{\text {IN(1) }}\) & \(\mathrm{V}_{\text {IN }}=5.0 \mathrm{~V}\) & - & 1.0 & \(\mu \mathrm{A}\) \\
\hline & \(\mathrm{I}_{\text {IN(0) }}\) & \(\mathrm{V}_{\text {IN }}=0 \mathrm{~V}\) & - & -1.0 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Serial Output Voltage} & \(\mathrm{V}_{\text {OUT(1) }}\) & \(\mathrm{I}_{\text {OUT }}=-200 \mu \mathrm{~A}\) & 4.5 & - & V \\
\hline & \(\mathrm{V}_{\text {OUT (0) }}\) & \(\mathrm{I}_{\text {OUT }}=200 \mu \mathrm{~A}\) & - & 0.3 & V \\
\hline \multirow[t]{2}{*}{Supply Current} & \multirow[t]{2}{*}{ID} & One output ON, \(\mathrm{I}_{\text {OUT }}=100 \mathrm{~mA}\) & - & 1.0 & mA \\
\hline & & All outputs OFF & - & 50 & \(\mu \mathrm{A}\) \\
\hline Output Rise Time & \(t_{r}\) & \(\mathrm{I}_{\text {OUT }}=100 \mathrm{~mA}, 10 \%\) to \(90 \%\) & - & 500 & ns \\
\hline Output Fall Time & \(t_{i}\) & \(\mathrm{I}_{\text {OUT }}=100 \mathrm{~mA}, 90 \%\) to \(10 \%\) & - & 500 & ns \\
\hline
\end{tabular}

NOTE: Positive (negative) current is defined as going into (coming out of) the specified device pin.

\section*{TRUTH TABLE}


\footnotetext{
\(L=\) Low Logic Level \(\quad H=\) High Logic Level \(X=\) Irrelevant \(\quad P=\) Present State \(\quad R=\) Previous State
}

TIMING CONDITIONS
\(\left(\mathbf{V}_{\text {DD }}=5.0 \mathrm{~V}\right.\), Logic Levels are \(\mathbf{V}_{\text {DD }}\) and Ground)
A. Minimum Data Active Time Before Clock Pulse (Data Set-Up Time) ..... 75 ns
B. Minimum Data Active Time After Clock Pulse
(Data Hold Time) ..... 75 ns
C. Minimum Data Pulse Width ..... 150 ns
D. Minimum Clock Pulse Width ..... 150 ns
E. Minimum Time Between Clock Activation and Strobe ..... 300 ns
F. Minimum Strobe Pulse Width ..... 100 ns
G. Typical Time Between Strobe Activation and
Output Transition ..... 500 ns
Serial Data present at the input is transferred to the shift register on the logic " 0 " to logic " 1 " transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.
Information present at any register is transferred to its respective latch when the STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the OUTPUT ENABLE input be low during serial data entry.
When the OUTPUT ENABLE input is low, all of the output buffers are disabled (OFF) without affecting the information stored in the latches or shift register. With the OUTPUT ENABLE input high, the outputs are controlled by the state of the latches.

\title{
5841 \\ THRU 5848
}

\section*{BiMOS II 8-BIT SERIAL-INPUT, LATCHED DRIVERS}


ABSOLUTE MAXIMUM RATINGS at \(25^{\circ}\) C Free-Air Temperature
Output Voltage, \(\mathrm{V}_{\mathrm{CE}}\)
\[
\text { (UCN5841A/LW) . . . . . . . . . . . . . . } 50 \text { V }
\]
(UCN5842A/LW) ..... 80 V
(UCN5843A/LW) ..... 100 V

Output Voltage, \(\mathrm{V}_{\mathrm{CE} \text { (sus) }}\)
(UCN5841A/LW) . . . . . . . . . . . . . 35 V \(\dagger\)
(UCN5842A/LW) . . . . . . . . . . . . . 50 V \(\dagger\)
(UCN5843A/LW) . . . . . . . . . . . . . 50 V \(\dagger\)
Logic Supply Voltage Range,
\(V_{D D}\). . . . . . . . . . . . . . . . . 4.5 V to 15 V
\(\mathrm{V}_{\mathrm{DD}}\) with Reference to \(\mathrm{V}_{\mathrm{EE}} \ldots \ldots .25 \mathrm{~V}\)
Emitter Supply Voltage, \(\mathrm{V}_{\mathrm{EE}} \ldots \ldots\). Input Voltage Range,
\(\mathrm{V}_{\mathrm{IN}} \ldots \ldots \ldots \ldots\). . . 0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
Continuous Output Current,
\(\mathrm{I}_{\text {OUT }}\). . . . . . . . . . . . . . . . . . . . . . 500 mA
Package Power Dissipation,
\(P_{D}\). . . . . . . . . . . . . . . . . . . . See Graph
Operating Temperature Range,

Storage Temperature Range,
\(\mathrm{T}_{\mathrm{S}} \ldots \ldots . . . . . . .{ }^{-55^{\circ}} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
\(\dagger\) For inductive load applications.
Note that the Series UCN5840A (dual in-line package) and Series UCN5840LW (small-outline IC package) are electrically identical and share a common pin number assignment.

The merging of low-power CMOS logic and bipolar output power drivers permit Series UCN5840A/LW integrated circuits to be used in a wide variety of peripheral power driver applications. The three basic devices in this series each have an eight-bit CMOS shift register and CMOS control circuitry, eight CMOS data latches, and eight bipolar current-sinking Darlington output drivers. The 500 mA NPN Darlington outputs, with integral transient-suppression diodes, are suitable for use with relays, solenoids, and other inductive loads. Except for the maximum driver output voltage ratings, the UCN5841A/LW, UCN5842A/LW, and UCN5843A/LW are identical. The UCN5843A/LW offers premium performance with a minimum output-breakdown voltage rating of 100 V ( 50 V sustaining). All drivers can be operated with a split supply where the negative supply is up to -20 V .

BiMOS II devices have higher data-input rates than the earlier BiMOS circuits. With a 5 V logic supply, they will typically operate at better than 5 MHz . With a 12 V supply, significantly higher speeds are obtained. The CMOS inputs are compatible with standard CMOS and NMOS logic levels. TTL circuits may require the use of appropriate pullup resistors. By using the serial data output, drivers can be cascaded for interface applications requiring additional drive lines.

Suffix 'A' devices are furnished in a standard 18-pin plastic DIP; suffix 'LW' indicates an 18-lead wide-body SOIC.

\section*{FEATURES}
- 3.3 MHz Minimum Data-Input Rate
- CMOS, NMOS, TTL Compatible Inputs
- Internal Pull-Up/Pull-Down Resistors
- Low-Power CMOS Logic and Latches,
- High-Voltage Current-Sink Outputs
- Output Transient-Protection Diodes
- Single or Split Supply Operation
- DIP, PLCC, or SOIC Packaging

Always order by complete part number, e.g., UCN5842LW

\section*{5841 thru 5843}

BiMOS II 8-BIT SERIAL-INPUT, LATCHED DRIVERS


Dwg. No. GP-018A

FUNCTIONAL BLOCK DIAGRAM ('A' \& 'LW' Package Shown)


Dwg. No. A-12,661A

Caution: CMOS devices have input static protection but are susceptible to damage when exposed to extremely high static electrical charges.

\section*{UCN5841LW - UCN5843LW}


Dwg. No. A-14,438

Note that the Series UCN5840A (dual in-line package) and Series UCN5840LW (small-outline IC package) are electrically identical and share a common pin number assignment.

ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} C, \mathbf{V}_{D D}=5 \mathrm{~V}, \mathbf{V}_{\text {EE }}=0 \mathrm{~V}\) (unless otherwise specified).
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[t]{2}{*}{Applicable Devices*} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{3}{|c|}{Limits} \\
\hline & & & & Min. & Max. & Unit \\
\hline \multirow[t]{6}{*}{Output Leakage Current} & \multirow[t]{6}{*}{\(I_{\text {cex }}\)} & \multirow[t]{2}{*}{UCN5841} & \(\mathrm{V}_{\text {OUT }}=50 \mathrm{~V}\) & - & 50 & \(\mu \mathrm{A}\) \\
\hline & & & \(\mathrm{V}_{\text {OUT }}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\) & - & 100 & \(\mu \mathrm{A}\) \\
\hline & & \multirow[t]{2}{*}{UCN5842} & \(\mathrm{V}_{\text {OUT }}=80 \mathrm{~V}\) & - & 50 & \(\mu \mathrm{A}\) \\
\hline & & & \(\mathrm{V}_{\text {OUT }}=80 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\) & - & 100 & \(\mu \mathrm{A}\) \\
\hline & & \multirow[t]{2}{*}{UCN5843} & \(\mathrm{V}_{\text {OUT }}=100 \mathrm{~V}\) & - & 50 & \(\mu \mathrm{A}\) \\
\hline & & & \(\mathrm{V}_{\text {OUT }}=100 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\) & - & 100 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{3}{*}{Collector-Emitter Saturation Voltage} & \multirow[t]{3}{*}{\(\mathrm{V}_{\text {CE(SAT }}\)} & \multirow[t]{3}{*}{ALL} & \(\mathrm{I}_{\text {OUT }}=100 \mathrm{~mA}\) & - & 1.1 & V \\
\hline & & & \(\mathrm{I}_{\text {OUT }}=200 \mathrm{~mA}\) & - & 1.3 & V \\
\hline & & & \(\mathrm{I}_{\text {OUT }}=350 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=7.0 \mathrm{~V}\) & - & 1.6 & V \\
\hline \multirow[t]{3}{*}{Collector-Emitter Sustaining Voltage} & \multirow[t]{3}{*}{\(\mathrm{V}_{\text {CE(sus) }}\)} & UCN5841 & \(\mathrm{I}_{\text {OUT }}=350 \mathrm{~mA}, \mathrm{~L}=2 \mathrm{mH}\) & 35 & - & V \\
\hline & & UCN5842 & \(\mathrm{I}_{\text {OUT }}=350 \mathrm{~mA}, \mathrm{~L}=2 \mathrm{mH}\) & 50 & - & V \\
\hline & & UCN5843 & \(\mathrm{I}_{\text {OUT }}=350 \mathrm{~mA}, \mathrm{~L}=2 \mathrm{mH}\) & 50 & - & V \\
\hline \multirow[t]{4}{*}{Input Voltage} & & ALL & & - & 0.8 & V \\
\hline & \multirow[t]{3}{*}{\[
\mathrm{V}_{\mathbb{N}(1)}
\]} & \multirow[t]{3}{*}{ALL} & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) & 10.5 & - & V \\
\hline & & & \(\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}\) & 8.5 & - & V \\
\hline & & & \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) & 3.5 & - & V \\
\hline \multirow[t]{3}{*}{Input Resistance} & \multirow[t]{3}{*}{\(\mathrm{R}_{\text {IN }}\)} & \multirow[t]{3}{*}{ALL} & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) & 50 & - & k \(\Omega\) \\
\hline & & & \(\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}\) & 50 & - & k \(\Omega\) \\
\hline & & & \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) & 50 & - & k \(\Omega\) \\
\hline \multirow[t]{6}{*}{Supply Current} & \multirow[t]{3}{*}{\(t_{\text {DD(ON })}\)} & \multirow[t]{3}{*}{ALL} & All Drivers ON, \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) & - & 16 & mA \\
\hline & & & All Drivers ON, \(\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}\) & - & 14 & mA \\
\hline & & & All Drivers ON, \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) & - & 8.0 & mA \\
\hline & \multirow[t]{3}{*}{\(\mathrm{I}_{\text {DD(OFF) }}\)} & \multirow[t]{3}{*}{ALL} & All Drivers OFF, \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) & - & 2.9 & mA \\
\hline & & & All Drivers OFF, \(\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}\) & - & 2.5 & mA \\
\hline & & & All Drivers OFF, \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) & - & 1.6 & mA \\
\hline \multirow[t]{3}{*}{Clamp Diode Leakage Current} & \multirow[t]{3}{*}{\(I_{\text {R }}\)} & UCN5841 & \(\mathrm{V}_{\mathrm{R}}=50 \mathrm{~V}\) & - & 50 & \(\mu \mathrm{A}\) \\
\hline & & UCN5842 & \(\mathrm{V}_{\mathrm{R}}=80 \mathrm{~V}\) & - & 50 & \(\mu \mathrm{A}\) \\
\hline & & UCN5843 & \(\mathrm{V}_{\mathrm{R}}=100 \mathrm{~V}\) & - & 50 & \(\mu \mathrm{A}\) \\
\hline Clamp Diode Forward Voltage & \(V_{F}\) & ALL & \(\mathrm{I}_{\mathrm{F}}=350 \mathrm{~mA}\) & - & 2.0 & V \\
\hline
\end{tabular}
* Complete part number includes a suffix to identify package style: \(A=\) DIP, LW = SOIC.

TYPICAL INPUT CIRCUITS


Dwg. No. EP-010-3


Dwg. No. EP-010-4A

\section*{TYPICAL OUTPUT DRIVER}


Dwg. No. A-12,660


Dwg. No. A-12,627

\section*{TIMING CONDITIONS \\ \(\left(T_{A}=+25^{\circ} C\right.\), Logic Levels are \(V_{D D}\) and Ground)}
\[
V_{D D}=5.0 \mathrm{~V}
\]
A. Minimum Data Active Time Before Clock Pulse
\(\quad\) (Data Set-Up Time) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75 ns
B. Minimum Data Active Time After Clock Pulse
(Data Hold Time)
75 ns
C. Minimum Data Pulse Width . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150 ns
D. Minimum Clock Pulse Width . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150 ns
E. Minimum Time Between Clock Activation and Strobe . . . . . . . . . . . . 300 ns
F. Minimum Strobe Pulse Width . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100 ns
G. Typical Time Between Strobe Activation and

Output Transition
500 ns

Serial Data present at the input is transferred to the shift register on the logic " 0 " to logic " 1 " transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to its respective latch when the STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the ENABLE input be high during serial data entry.

When the ENABLE input is high, all of the output buffers are disabled (OFF) without affecting the information stored in the latches or shift register. With the ENABLE input low, the outputs are controlled by the state of the latches.


TRUTH TABLE

\(L=\) Low Logic Level \(\quad H=\) High Logic Level \(X=\) Irrelevant \(\quad P=\) Present State \(\quad R=\) Previous State

\section*{5881}

\section*{BiMOS II DUAL 8-BIT LATCHED DRIVER WITH READ BACK}


Dwg. No. A-14,225

\section*{ABSOLUTE MAXIMUM RATINGS}

Output Voltage, \(\mathrm{V}_{\text {OUT }}\). . . . . . . . . . . . . . 20 V
Output Sustaining Voltage, \(\mathrm{V}_{\mathrm{CE} \text { (sus) }} \ldots 15 \mathrm{~V}\) Output Current, I \({ }_{\text {OUT }}\). . . . . . . . . . . . . 50 mA Input Voltage Range,
\(\mathrm{V}_{\mathrm{IN}} \ldots \ldots \ldots \ldots \ldots\). \(\mathbf{0 . 3} \mathrm{V}\) to \(\mathrm{V}_{\mathrm{DD}}+\mathbf{0 . 3} \mathrm{V}\) Logic Supply Voltage, \(\mathrm{V}_{\mathrm{DD}}\). . . . . . . . . . 15 V Package Power Dissipation,
\(P_{D}\). . . . . . . . . . . . . . . . . . . See Graph Operating Temperature Range,
\(\mathrm{T}_{\mathrm{A}} \ldots . .\).
Storage Temperature Range,
\(\mathrm{T}_{\mathrm{S}} \ldots \ldots . . . . . . . . . \mathbf{- 5 5}^{\circ} \mathrm{C}\) to \(+\mathbf{1 5 0}^{\circ} \mathrm{C}\)
Caution: CMOS devices have input static protection, but are susceptible to damage when exposed to extremely high static electrical charges.

With 16 CMOS data latches (two sets of eight), CMOS control circuitry for each set of latches, and a bipolar saturated driver for each latch, the UCN5881EP provides low-power interface with maximum flexibility. The driver includes thermal shutdown circuitry to protect against damage from high junction temperatures and clamp diodes for inductive load transient suppression.

The CMOS inputs cause minimal circuit loading and are compatible with standard CMOS, PMOS, and NMOS circuits. TTL or DTL circuits may require the use of appropriate pull up resistors. When reading back, each data input will sink 8 mA (if its corresponding latch is low) or source \(400 \mu \mathrm{~A}\) (if its corresponding latch is high). The read back feature is for error checking. It allows the system to verify that data has been received and latched.

The bipolar outputs are suitable for use with low-power relays, solenoids, and stepping motors. The very-low output saturation voltage makes this device well-suited for driving LED arrays. The output transistors are capable of sinking 50 mA and will maintain at least 20 V in the OFF state. Outputs may be paralleled for higher current capability.

The UCN5881EP dual 8-bit latched sink driver is rated for operation over the temperature range of \(-20^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) and is supplied in a plastic 44-lead chip carrier conforming to the JEDEC MS-007AB outline.

\section*{FEATURES}
- 4.4 MHz Minimum Data-Input Rate
- Low-Power CMOS Logic
- \(20 \mathrm{~V}, 50 \mathrm{~mA}\) (Max.) Outputs
- Transient-Protected Outputs
- Thermal Shutdown Protection
- Low-Profile Leaded Chip Carrier

\section*{5881 \\ BiMOS II DUAL 8-BIT LATCHED DRVER}


TRUTH TABLE

\begin{tabular}{|ccccccc|}
\hline Read/ln & Strobe & Clear & \begin{tabular}{c} 
Output \\
Enable
\end{tabular} & \(\overline{\text { Read/Write }}\) & \begin{tabular}{c} 
Latch \\
Contents
\end{tabular} & Output \\
\hline X & X & X & 1 & X & X & OFF \\
0 & 1 & 0 & 0 & 1 & 0 & OFF \\
1 & 1 & 0 & 0 & 1 & 1 & ON \\
X & 0 & 0 & 0 & 1 & \(\mathrm{n}-1\) & \(\mathrm{n}-1\) \\
X & X & 1 & X & X & 0 & OFF \\
n & X & 0 & X & 0 & n & n \\
\hline
\end{tabular}
\(\mathrm{n}=\) Present Latch Contents
\(\mathrm{n}-1=\) Previous Latch Contents
X = Irrelevant

Dwg. No. GP-025-1

ELECTRICAL CHARACTERISTICS at \(T_{A}=25^{\circ} C, V_{D D}=5 \mathrm{~V}\) (unless otherwise noted).
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{3}{|c|}{Limits} \\
\hline & & & Min. & Max. & Units \\
\hline Output Leakage Current & \(\mathrm{I}_{\text {CEX }}\) & \(\mathrm{V}_{\text {OUT }}=20 \mathrm{~V}\) & - & 50 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Output Saturation Voltage} & \multirow[t]{2}{*}{\(\mathrm{V}_{\text {CE(SAT }}\)} & \(\mathrm{I}_{\text {OUT }}=10 \mathrm{~mA}\) & - & 0.1 & V \\
\hline & & \(\mathrm{I}_{\text {OUT }}=25 \mathrm{~mA}\) & - & 0.5 & V \\
\hline Output Sustaining Voltage & \(\mathrm{V}_{\text {CE(sus) }}\) & \(\mathrm{I}_{\text {OUT }}=25 \mathrm{~mA}, \mathrm{~L}=2 \mathrm{mH}\) & 15 & - & V \\
\hline \multirow[t]{2}{*}{Input Voltage} & \(\mathrm{V}_{\text {IN(0) }}\) & & -0.3 & 0.8 & V \\
\hline & \(\mathrm{V}_{\mathrm{IN}(1)}\) & & 3.5 & 5.3 & V \\
\hline \multirow[t]{2}{*}{Input Current} & \(\mathrm{I}_{\operatorname{IN}(0)}\) & \(\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}\) & - & -10 & \(\mu \mathrm{A}\) \\
\hline & \(I_{\operatorname{IN}(1)}\) & \(\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}\) & - & 10 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Readback Output Voltage} & \(\mathrm{V}_{\text {OUT(1) }}\) & \(\mathrm{I}_{\text {OUT }}=-400 \mu \mathrm{~A}\) & 3.5 & - & V \\
\hline & \(\mathrm{V}_{\text {OUT(0) }}\) & \(\mathrm{I}_{\text {OUT }}=5.0 \mathrm{~mA}\) & - & 0.8 & V \\
\hline \multirow[t]{2}{*}{Logic Supply Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{\mathrm{DD}}\)} & All Drivers ON & - & 14 & mA \\
\hline & & All Drivers OFF & - & 3.0 & mA \\
\hline Clamp Diode Leakage Current & \(\mathrm{I}_{\text {R }}\) & \(\mathrm{V}_{\mathrm{R}}=20 \mathrm{~V}\) & - & 50 & \(\mu \mathrm{A}\) \\
\hline Clamp Diode Forward Voltage & \(V_{F}\) & \(\mathrm{I}_{\mathrm{F}}=50 \mathrm{~mA}\) & - & 1.5 & V \\
\hline
\end{tabular}


Dwg. No. A-14,228

\section*{TIMING CONDITIONS}
\(\left(V_{D D}=5.0 \mathrm{~V}\right.\), Logic Levels are \(V_{D D}\) and Ground)
A. Minimum Data Active Time Before Strobe Enabled
(Data Set-Up Time) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 ns
B. Minimum Data Active Time After Strobe Disabled
(Data Hold Time)
50 ns
C. Minimum Strobe Pulse Width . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 125 ns
D. Typical Time Between Strobe Activation and Output

ON to OFF Transition . . . . . . . . . . . . . . . . . . .
E. Typical Time Between Strobe Activation and Output

OFF to ON Transition
500 ns
F. Minimum Clear Pulse Width . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 225 ns
G. Minimum Data Pulse Width . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 225 ns

A high on the \(\overline{\text { READ }} /\) WRITE input allows the circuit to accept data in. Information then present at an input is transferred to its latch when the STROBE is high. A high CLEAR input will set all latches to the output OFF condition regardless of the data or STROBE input levels. A high OUTPUT ENABLE will set all outputs to the OFF condition regardless of any other input conditions. When the OUTPUT ENABLE is low, the outputs depend on the state of their respective latches.

A low on the \(\overline{\operatorname{READ}} /\) WRITE input will allow the latched data to be read back on the data input lines. Allow a minimum of 750 ns delay (will increase with capacitive loading) before reading back the state of the latches. The read back feature is for error checking applications and allows the system to verify that data has been received and latched.

\title{
5890 AND 5891
}

\section*{BiMOS II 8-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS}

Frequently applied in non-impact printer systems, the UCN5890A and UCN5891A are BiMOS II serial-input, latched source (high-side) drivers. The octal, high-current smart-power ICs merge an 8 -bit CMOS shift register, associated CMOS latches, and CMOS control logic (strobe and output enable) with sourcing power Darlington outputs. Typical applications include multiplexed LED and incandescent displays, relays, solenoids, and similar peripheral loads to a maximum of - 500 mA per output.

Except for output voltage ratings, these smart high-side driver ICs are equivalent. The UCN5890A is rated for operation with load supply voltages of 20 V to 80 V and a minimum output sustaining voltage of 50 V . The UCN5891A is optimized for operation with supply voltages of 5 V to 50 V ( 35 V sustaining).

BiMOS II devices have higher data-input rates than the original BiMOS circuits. With a 5 V logic supply, they will typically operate at better than 5 MHz . With a 12 V supply, significantly higher speeds are obtained. The CMOS inputs are compatible with standard CMOS and NMOS logic levels. TTL circuits may require the use of appropriate pull-up resistors to ensure a proper input-logic high. A CMOS serial data output, allows cascading these devices in multiple drive-line applications required by many dot matrix, alphanumeric, and bar graph displays.

All devices are supplied in a standard dual in-line plastic package with copper lead frame for enhanced package power dissipation characteristics. A similar driver, featuring reduced output saturation voltage, is the UCN5895A. Complementary, 8 -bit serial-input, latched sink drivers are the Series UCN5820A.

\section*{FEATURES}
- 50 V or 80 V Source Outputs
- Output Current to -500 mA
- Output Transient-Suppression Diodes
- 3.3 MHz Minimum Data-Input Rate
- Low-Power CMOS Logic and Latches

Always order by complete part number:
\begin{tabular}{|l|c|}
\hline Part Number & Max. V \\
Out \\
\hline UCN5890A & 80 V \\
\hline UCN5891A & 50 V \\
\hline
\end{tabular}


Dwg. No. GP-016

\section*{TYPICAL INPUT CIRCUIT}


Dwg. No. A-12,520

\begin{tabular}{|c|c|c|c|}
\hline \multirow[t]{2}{*}{Number of Outputs ON at
\[
\mathrm{I}_{\mathrm{OUT}}=-200 \mathrm{~mA}
\]} & \multicolumn{3}{|c|}{Max. Allowable Duty Cycle at \(T_{A}\) of} \\
\hline & \(50^{\circ} \mathrm{C}\) & \(60^{\circ} \mathrm{C}\) & \(70^{\circ} \mathrm{C}\) \\
\hline 8 & 53\% & 47\% & 41\% \\
\hline 7 & 60\% & 54\% & 48\% \\
\hline 6 & 70\% & 64\% & 56\% \\
\hline 5 & 83\% & 75\% & 67\% \\
\hline 4 & 100\% & 94\% & 84\% \\
\hline 3 & 100\% & 100\% & 100\% \\
\hline 2 & 100\% & 100\% & 100\% \\
\hline 1 & 100\% & 100\% & 100\% \\
\hline
\end{tabular}

\section*{TYPICAL OUTPUT DRIVER}


\section*{5890 And 5891 \\ BiMOS II 8-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS}

ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} \mathrm{C}, \mathbf{V}_{\text {BB }}=80 \mathrm{~V}(\mathbf{U C N 5 8 9 0 A})\) or 50 V (UCN5891A), \(V_{D D}=5 \mathrm{~V}\) and 12 V (unless otherwise noted).
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{BB}}\)} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{3}{|c|}{Limits} \\
\hline & & & & Min. & Max. & Units \\
\hline \multirow[t]{2}{*}{Output Leakage Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{\text {CEX }}\)} & \multirow[t]{2}{*}{Max.} & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & - & -50 & \(\mu \mathrm{A}\) \\
\hline & & & \(\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\) & - & -100 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{3}{*}{Output Saturation Voltage} & \multirow[t]{3}{*}{\(\mathrm{V}_{\text {CE(SAT }}\)} & \multirow[t]{3}{*}{50 V} & \(\mathrm{I}_{\text {OUT }}=-100 \mathrm{~mA}\) & - & 1.8 & V \\
\hline & & & \(\mathrm{I}_{\text {OUT }}=-225 \mathrm{~mA}\) & - & 1.9 & V \\
\hline & & & \(\mathrm{I}_{\text {OUT }}=-350 \mathrm{~mA}\) & - & 2.0 & V \\
\hline \multirow[t]{2}{*}{Output Sustaining Voltage} & \multirow[t]{2}{*}{\(\mathrm{V}_{\text {CE(sus) }}\)} & \multirow[t]{2}{*}{Max.} & \(\mathrm{I}_{\text {OUT }}=-350 \mathrm{~mA}, \mathrm{~L}=2 \mathrm{mH}\), UCN5891A & 35 & - & V \\
\hline & & & \(\mathrm{I}_{\text {OUT }}=-350 \mathrm{~mA}, \mathrm{~L}=2 \mathrm{mH}, \mathrm{UCN5890} \mathrm{~A}\) & 50 & - & V \\
\hline \multirow[t]{3}{*}{Input Voltage} & \multirow[t]{2}{*}{\(\mathrm{V}_{\operatorname{IN}(1)}\)} & \multirow[t]{2}{*}{50 V} & \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) & 3.5 & 5.3 & V \\
\hline & & & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) & 10.5 & 12.3 & V \\
\hline & \(\mathrm{V}_{\text {IN(0) }}\) & 50 V & \(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\) to 12 V & -0.3 & +0.8 & V \\
\hline \multirow[t]{2}{*}{Input Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{\text {IN(1) }}\)} & \multirow[t]{2}{*}{50 V} & \(\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{IN}}=5.0 \mathrm{~V}\) & - & 50 & \(\mu \mathrm{A}\) \\
\hline & & & \(\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}\) & - & 240 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Input Impedance} & \multirow[t]{2}{*}{\(\mathrm{Z}_{\text {IN }}\)} & \multirow[t]{2}{*}{50 V} & \(\mathrm{V}_{D D}=5.0 \mathrm{~V}\) & 100 & - & \(\mathrm{k} \Omega\) \\
\hline & & & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) & 50 & - & \(\mathrm{k} \Omega\) \\
\hline Clock Frequency & \(\mathrm{f}_{\mathrm{c}}\) & 50 V & & 3.3 & - & MHz \\
\hline \multirow[t]{2}{*}{Serial Data Output Resistance} & \multirow[t]{2}{*}{\(\mathrm{R}_{\text {OUT }}\)} & \multirow[t]{2}{*}{50 V} & \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) & - & 20 & \(\mathrm{k} \Omega\) \\
\hline & & & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) & - & 6.0 & k \(\Omega\) \\
\hline Turn-ON Delay & \(\mathrm{t}_{\text {PLH }}\) & 50 V & Output Enable to Output, \(\mathrm{I}_{\text {OUT }}=-350 \mathrm{~mA}\) & - & 2.0 & \(\mu \mathrm{s}\) \\
\hline Turn-OFF Delay & \(\mathrm{t}_{\text {PHL }}\) & 50 V & Output Enable to Output, \(\mathrm{I}_{\text {OUT }}=-350 \mathrm{~mA}\) & - & 10 & \(\mu \mathrm{s}\) \\
\hline \multirow[t]{6}{*}{Supply Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{\mathrm{BB}}\)} & \multirow[t]{2}{*}{50 V} & All outputs ON, All outputs open & - & 10 & mA \\
\hline & & & All outputs OFF & - & 200 & \(\mu \mathrm{A}\) \\
\hline & \multirow[t]{4}{*}{\(I_{D D}\)} & \multirow[t]{4}{*}{50 V} & \(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\), All outputs OFF, Inputs \(=0 \mathrm{~V}\) & - & 100 & \(\mu \mathrm{A}\) \\
\hline & & & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\), All outputs OFF, Inputs \(=0 \mathrm{~V}\) & - & 200 & \(\mu \mathrm{A}\) \\
\hline & & & \(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\), One output ON, All inputs \(=0 \mathrm{~V}\) & - & 1.0 & mA \\
\hline & & & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\), One output ON, All Inputs \(=0 \mathrm{~V}\) & - & 3.0 & mA \\
\hline \multirow[t]{2}{*}{Diode Leakage Current} & \multirow[t]{2}{*}{\(I_{\text {R }}\)} & \multirow[t]{2}{*}{Max.} & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & - & 50 & \(\mu \mathrm{A}\) \\
\hline & & & \(\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\) & - & 100 & \(\mu \mathrm{A}\) \\
\hline Diode Forward Voltage & \(\mathrm{V}_{\mathrm{F}}\) & Open & \(\mathrm{I}_{\mathrm{F}}=350 \mathrm{~mA}\) & - & 2.0 & V \\
\hline
\end{tabular}

NOTES: Turn-off delay is influenced by load conditions. Systems applications well below the specified output loading may require timing considerations for some designs, i.e., multiplexed displays or when used in combination with sink drivers in a totem pole configuration.

Positive (negative) current is defined as going into (coming out of) the specified device pin.

\section*{BiMOS II 8-BIT SERIAL-INPUT, LATCHED SOURCE DRVERS}


TIMING CONDITIONS
\(\left(\mathbf{v}_{\text {Dd }}=\mathbf{5 . 0} \mathrm{V}\right.\), Logic Levels are \(\mathbf{V}_{\text {Dd }}\) and Ground) \()\)
A. Minimum Data Active Time Before Clock Pulse
(Data Set-Up Time)
75 ns
B. Minimum Data Active Time After Clock Pulse
(Data Hold Time)
75 ns
C. Minimum Data Pulse Width . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150 ns
D. Minimum Clock Pulse Width . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150 ns
E. Minimum Time Between Clock Activation and Strobe . . . . . . . . . . . . 300 ns
F. Minimum Strobe Pulse Width . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100 ns
G. Typical Time Between Strobe Activation and

Output Transition
\(.1 .0 \mu \mathrm{~s}\)

Serial Data present at the input is transferred to the shift register on the logic " 0 " to logic " 1 " transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to the respective latch when the STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the OUTPUT ENABLE input be high during serial data entry.

When the OUTPUT ENABLE input is high, all of the output buffers are disabled (OFF) without affecting the information stored in the latches or shift register. With the OUTPUT ENABLE input low, the outputs are controlled by the state of their respective latches.

TRUTH TABLE


L = Low Logic Level \(\quad H=\) High Logic Level \(X=\) Irrelevant \(\quad P=\) Present State \(\quad R=\) Previous State

\section*{TYPICAL APPLICATION}

SOLENOID OR RELAY DRIVER


\section*{5895}

\section*{BiMOS II 8-BIT SERIAL INPUT, LATCHED SOURCE DRIVERS}

The UCN5895A and UCN5895EP BiMOS II serial-input, latched source drivers are designed for applications emphasizing low output saturation voltages and currents to -250 mA per output. These smart high-side octal, driver ICs merge an 8 -bit CMOS shift register, associated CMOS latches, and CMOS control logic (strobe and output enable) with medium current emitter-follower (sourcing) outputs. Typical applications include incandescent or LED displays (both directly driven and multiplexed), non-impact (i.e., thermal) printers, relays, and solenoids.

The UCN5895A and UCN5895EP are suitable for high-side applications to -250 mA per channel. The maximum supply voltage is 50 V and a minimum output sustaining voltage rating of 35 V for inductive load applications. Under normal operating conditions, the UCN5895A is capable of providing -120 mA (8 outputs continuous and simultaneous) at \(+65^{\circ} \mathrm{C}\) with a logic supply of 5 V . Similar devices, with higher output current ratings, are the UCN5890A and UCN5891A.

BiMOS II devices can operate at greatly improved data-input rates. With a 5 V supply, they will typically operate at better than 5 MHz . At 12 V , significantly higher speeds are obtained.

The CMOS inputs provide for minimum loading and are compatible with standard CMOS, PMOS, and NMOS circuits. TTL or DTL circuits may require the use of appropriate pull-up resistors to ensure a proper input-logic high. A CMOS serial data output allows cascading these devices in multiple drive-line applications required by many dot matrix, alphanumeric, and bar graph displays.

These devices are rated for continuous operation over the temperature range of \(-20^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\). Because of limitations on package power dissipation, the simultaneous operation of all output drivers may require a reduction in duty cycle. The UCN5895A is supplied in a standard 16pin dual in-line plastic package with a copper lead frame for increased allowable package power dissipation. The UCN5895EP is supplied in a 20-lead plastic leaded chip carrier for minimum area, surface-mount applications.

\section*{FEATURES}

Low Output-Saturation Voltage
Source Outputs to 50 V
- Output Current to -250 mA
- 3.3 MHz Minimum Data-Input Rate

Low-Power CMOS Logic \& Latches

Always order by complete part number, e.g., UCN5895A.


Dwg. No. GP-026


Dwg. No. A-12,520

TYPICAL OUTPUT DRIVER



\section*{UCN5895EP}


ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} C, V_{B B}=50 \mathrm{~V}, \mathrm{~V}_{\text {DD }}=5 \mathrm{~V}\) and 12 V (unless otherwise noted).
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{3}{|c|}{Limits} \\
\hline & & & Min. & Max. & Units \\
\hline \multirow[t]{2}{*}{Output Leakage Current} & \multirow[t]{2}{*}{Iout} & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & - & -50 & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\) & - & -100 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Output Saturation Voltage} & \multirow[t]{2}{*}{\(\mathrm{V}_{\text {CE(SAT }}\)} & \(\mathrm{I}_{\text {Out }}=-60 \mathrm{~mA}\) & - & 1.1 & V \\
\hline & & \(\mathrm{I}_{\text {OUT }}=-120 \mathrm{~mA}\) & - & 1.2 & V \\
\hline Output Sustaining Voltage & \(\mathrm{V}_{\mathrm{CE} \text { (sus) }}\) & \(\mathrm{I}_{\text {OUT }}=-120 \mathrm{~mA}, \mathrm{~L}=2 \mathrm{mH}\) & 35 & - & V \\
\hline \multirow[t]{3}{*}{Input Voltage} & \multirow[t]{2}{*}{\(\mathrm{V}_{\text {IN(1) }}\)} & \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) & 3.5 & 5.3 & V \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) & 10.5 & 12.3 & V \\
\hline & \(\mathrm{V}_{\text {IN(0) }}\) & \(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\) to 12 V & -0.3 & +0.8 & V \\
\hline \multirow[t]{2}{*}{Input Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{\text {(N(1) }}\)} & \(\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\text {IN }}=5.0 \mathrm{~V}\) & - & 50 & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\text {IN }}=12 \mathrm{~V}\) & - & 240 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Input Impedance} & \multirow[t]{2}{*}{\(\mathrm{Z}_{\text {IN }}\)} & \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) & 100 & - & k \(\Omega\) \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) & 50 & - & k \(\Omega\) \\
\hline Clock Frequency & \({ }_{\text {f CLK }}\) & & 3.3 & - & MHz \\
\hline \multirow[t]{2}{*}{Serial Data-Output Resistance} & \multirow[t]{2}{*}{\(\mathrm{R}_{\text {OUT }}\)} & \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) & - & 20 & k \(\Omega\) \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) & - & 6.0 & k \(\Omega\) \\
\hline Turn-ON Delay & \(\mathrm{t}_{\text {PLH }}\) & Output Enable to Output, \(\mathrm{I}_{\text {Out }}=-120 \mathrm{~mA}\) & - & 2.0 & \(\mu \mathrm{s}\) \\
\hline Turn-OFF Delay & \(\mathrm{t}_{\text {PHL }}\) & Output Enable to Output, \(\mathrm{I}_{\text {Out }}=-120 \mathrm{~mA}\) & - & 10 & \(\mu \mathrm{s}\) \\
\hline \multirow[t]{6}{*}{Supply Current} & \multirow[t]{2}{*}{\(I_{\text {BB }}\)} & All outputs ON, All outputs open & - & 10 & mA \\
\hline & & All outputs OFF & - & 200 & \(\mu \mathrm{A}\) \\
\hline & \multirow[t]{4}{*}{\(\mathrm{I}_{\mathrm{DD}}\)} & \(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\), All outputs OFF, Inputs \(=0 \mathrm{~V}\) & - & 100 & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\), All outputs OFF, Inputs \(=0 \mathrm{~V}\) & - & 200 & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\), One output ON, All inputs \(=0 \mathrm{~V}\) & - & 1.0 & mA \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\), One output ON, All inputs \(=0 \mathrm{~V}\) & - & 3.0 & mA \\
\hline \multirow[t]{2}{*}{Diode Leakage Current} & \multirow[t]{2}{*}{\(I_{\text {R }}\)} & \(\mathrm{V}_{\mathrm{R}}=25 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & - & 50 & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{V}_{\mathrm{R}}=25 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\) & - & 100 & \(\mu \mathrm{A}\) \\
\hline Diode Forward Voltage & \(\mathrm{V}_{\mathrm{F}}\) & \(\mathrm{I}_{\mathrm{F}}=120 \mathrm{~mA}\) & - & 2.0 & V \\
\hline
\end{tabular}

NOTES: Turn-off delay is influenced by load conditions. Systems applications well below the specified output loading may require timing considerations for some designs, i.e., multiplexed displays or when used in combination with sink drivers in a totem pole configuration.

Positive (negative) current is defined as going into (coming out of) the specified device pin.

TIMING CONDITIONS( \(\mathbf{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\), Logic Levels are \(\mathbf{V}_{\mathrm{DD}}\) and Ground)
A. Minimum Data Active Time Before Clock Pulse (Data Set-Up Time) ..... 75 ns
B. Minimum Data Active Time After Clock Pulse (Data Hold Time) ..... 75 ns
C. Minimum Data Pulse Width ..... 150 ns
D. Minimum Clock Pulse Width ..... 150 ns
E. Minimum Time Between Clock Activation and Strobe ..... 300 ns
F. Minimum Strobe Pulse Width ..... 100 ns
G. Typical Time Between Strobe Activation andOutput Transistion\(1.0 \mu \mathrm{~s}\)

Serial Data present at the input is transferred to the shift register on the logic " 0 " to logic " 1 " transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to its respective latch when the STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the OUTPUT ENABLE input be high during serial data entry.

When the OUTPUT ENABLE input is high, all of the output buffers are disabled (OFF) without affecting the information stored in the latches or shift register. With the OUTPUT ENABLE input low, the outputs are controlled by the state of their respective latches.

\section*{BiMOS II 8-BIT SERIAL-INPUT, LATCHED DRIVERS}

TYPICAL APPLICATION


Dwg. B-1541

TRUTH TABLE

\(L=\) Low Logic Level \(H=\) High Logic Level \(X=\) Irrelevant \(\quad P=\) Present State \(\quad R=\) Previous State

\title{
6116 and 6118
}

\section*{FLUORESCENT DISPLAY DRIVERS}

\section*{UDN6116A}


Dwg. No. A-9643A
\[
\begin{aligned}
& \text { ABSOLUTE MAXIMUM RATINGS } \\
& \text { at } \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\
& \text { Supply Voltage, } \mathrm{V}_{\mathrm{BB}} \\
& \text { (suffix A or LW) . . . . . . . . . . . . . . . . } 85 \mathrm{~V} \\
& \text { (suffix A-1) . . . . . . . . . . . . . . . . . . . } 115 \text { V } \\
& \text { (suffix A-2) . . . . . . . . . . . . . . . . . . . . . } 65 \mathrm{~V} \\
& \text { Input Voltage, } \mathrm{V}_{\text {IN }} \ldots . . . \\
& \text { Output Current, } \mathrm{I}_{\text {OUT }} \text {. . . . . . . . . . . . . . } \mathbf{- 4 0 \mathrm { mA }} \\
& \text { Allowable Package Power Dissipation, } \\
& P_{D} \text {. . . . . . . . . . . . . . . . . . . . See Graph } \\
& \text { Operating Temperature Range, } \\
& \mathrm{T}_{\mathrm{A}} \text {. . . . . . . . . . . . . . . . . . }-\mathbf{2 0}{ }^{\circ} \mathrm{C} \text { to }+\mathbf{8 5}^{\circ} \mathrm{C} \\
& \text { Storage Temperature Range, } \\
& \mathrm{T}_{\mathrm{S}} \ldots . . . . . . . . . \mathbf{- 5 5}^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\
& \text { Caution: The high input impedance of these devices } \\
& \text { makes them susceptible to static discharge damage } \\
& \text { associated with handling and testing. Techniques } \\
& \text { similar to those used for handling MOS devices } \\
& \text { should be employed. }
\end{aligned}
\]

Consisting of six or eight NPN Darlington output stages and the associated common-emitter input stages, these drivers are designed to interface between low-level digital logic and vacuum fluorescent displays. All devices are capable of driving the digits and/or segments of these displays and are designed to permit all outputs to be activated simultaneously. Pull-down resistors are incorporated into each output and no external components are required for most fluorescent display applications. The highest voltage parts (suffix A-1) are also used in gas-discharge display applications as anode (digit) drivers.

Five standard devices are listed, so that a circuit designer may select the optimum device for his application. Input characteristics, number of drivers, package style, and output voltage are tabulated for each device in the Device Type Number Designation chart. With any device, the output load is activated when the input is pulled towards the positive supply (active 'high'). All units operate over the temperature range of \(-20^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\).

\section*{FEATURES}
- Digit or Segment Drivers
- Low Input Current
- Integral Output Pull-Down Resistors
- High Output Breakdown Voltage
- Single or Split Supply Operation

Always order by complete part number, e.g., UDN6118A-2.
See matrix on third page. Note that all devices are not available in both package types.

\section*{6116 AND 6118}

FLUORESCENT DISPLAY DRIVERS

UDN6116A


UDN6118A*
UDN6118A-1*
UDN6118A-2*


UDN6118LW \({ }^{*}\)


Dwg. No. A-14,370

* UDN6118-devices are also available for operation between \(-40^{\circ} \mathrm{C}\) and \(+85^{\circ} \mathrm{C}\). To order, change the prefix from 'UDN' to 'UDQ'.


Dwg. No. GP-022A

\title{
6116 AND 6118
}

FLUORESCENT DISPLAY DRIVERS

\section*{DEVICE TYPE NUMBER DESIGNATION}
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{3}{*}{ Input Compatibility } & \begin{tabular}{c} 
No. of \\
Drivers
\end{tabular} & \(\mathbf{V}_{\text {out }}\) & \begin{tabular}{c} 
No. of \\
Pins
\end{tabular} & \multicolumn{2}{|c|}{ Type Number } \\
\cline { 3 - 6 } & \multirow{3}{*}{5 V TTL, CMOS } & 6 & 80 V & 16 & Plastic DIP
\end{tabular}
* See note on prior page.

PARTIAL SCHEMATIC ONE DRIVER (ALL TYPES)


Dwg. No. A-10,592C
\begin{tabular}{|cc|}
\hline \(\mathbf{R}_{\mathrm{IN}}\) & \(\mathbf{R}_{\mathrm{B}}\) \\
\hline \(10 \mathrm{k} \Omega\) & \(30 \mathrm{k} \Omega\) \\
\hline
\end{tabular}

\section*{ELECTRICAL CHARACTERISTICS (over operating temperature range).}

Note: All Values Specified At -
\begin{tabular}{|c|c|c|c|c|c|}
\hline Suffixes & A & LW & A-1 & A-2 & \multicolumn{1}{|c|}{} \\
\cline { 1 - 5 } & \(\mathrm{V}_{\mathrm{BB}}=\) & 80 & 80 & 110 & 60 \\
Volts \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{Applicable Devices} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{4}{|c|}{Limits} \\
\hline & & Basic Part. No. & Suffix & & Min. & Typ. & Max. & Units \\
\hline Output Leakage Current & \(\mathrm{I}_{\text {OUt }}\) & All & All & \(\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}\) & - & - & 15 & \(\mu \mathrm{A}\) \\
\hline Output OFF Voltage & \(\mathrm{V}_{\text {out }}\) & All & All & \(\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}\) & - & - & 1.0 & V \\
\hline \multirow[t]{3}{*}{Output Pull-Down Current} & \multirow[t]{3}{*}{Iout} & \multirow[t]{3}{*}{All} & A or LW & \multirow{3}{*}{Input Open, \(\mathrm{V}_{\text {Out }}=\mathrm{V}_{\text {BB }}\)} & 450 & 650 & 1100 & \(\mu \mathrm{A}\) \\
\hline & & & A-1 & & 600 & 900 & 1500 & \(\mu \mathrm{A}\) \\
\hline & & & A-2 & & 350 & 500 & 775 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{3}{*}{Output ON Voltage} & \multirow[t]{3}{*}{\(\mathrm{v}_{\text {OUT }}\)} & \multirow[t]{3}{*}{All} & A or LW & \multirow{3}{*}{\(\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=-25 \mathrm{~mA}\)} & 77 & 78 & - & V \\
\hline & & & A-1 & & 107 & 108 & - & V \\
\hline & & & A-2 & & 57 & 58 & - & V \\
\hline \multirow[t]{2}{*}{Input ON Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{\text {N }}\)} & \multirow[t]{2}{*}{All} & \multirow[t]{2}{*}{All} & \(\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}\) & - & 120 & 225 & \(\mu \mathrm{A}\) \\
\hline & & & & \(\mathrm{V}_{\text {IN }}=5.0 \mathrm{~V}\) & - & 375 & 650 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{5}{*}{Supply Current} & \multirow[t]{5}{*}{\(\mathrm{I}_{\text {B }}\)} & All & All & All Inputs Open & - & 10 & 100 & \(\mu \mathrm{A}\) \\
\hline & & UDN6116 & A & All Inputs \(=2.4 \mathrm{~V}\) & - & 5.0 & 7.5 & mA \\
\hline & & \multirow[t]{3}{*}{UDN6118} & A or LW & All Inputs \(=2.4 \mathrm{~V}\) & - & 6.0 & 9.0 & mA \\
\hline & & & A-1 & Two Inputs \(=2.4 \mathrm{~V}\) & - & 2.5 & 4.5 & mA \\
\hline & & & A-2 & All Inputs \(=2.4 \mathrm{~V}\) & - & 5.5 & 8.0 & mA \\
\hline
\end{tabular}

\section*{6116 AND 6118 \\ FLUORESCENT DISPLAY DRIVERS}

\section*{RECOMMENDED OPERATING CONDITIONS}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{Applicable Devices} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{4}{|c|}{Limits} \\
\hline & & Basic Part. No. & Suffix & & Min. & Typ. & Max. & Units \\
\hline \multirow[t]{3}{*}{Supply Voltage} & \multirow[t]{3}{*}{\(V_{B B}\)} & \multirow[t]{3}{*}{UDN6116/18} & A or LW & & 5.0 & - & 70 & V \\
\hline & & & A-1 & & 5.0 & - & 100 & V \\
\hline & & & A-2 & & 5.0 & - & 50 & V \\
\hline Input ON Voltage & \(\mathrm{V}_{\text {IN }}\) & UDN6116/18 & All & & 2.4 & - & 15 & V \\
\hline Output ON Current & I OUT & All & All & & - & - & -25 & mA \\
\hline
\end{tabular}

NOTE: Positive (negative) current is defined as going into (coming out of) the specified device pin.


\section*{7003}

\section*{HIGH-VOLTAGE, HIGH-CURRENT DARLINGTON ARRAY}


Dwg. No. A-9594
```

ABSOLUTE MAXIMUM RATINGS
at $\mathbf{T}_{A}=+\mathbf{2 5}^{\circ} \mathbf{C}$
Output Voltage, $\mathrm{V}_{\mathrm{CEX}}$. . . . . . . . . . . . . . 150 V
Output Sustaining Voltage,
$\mathrm{V}_{\text {CE(sus) }}$. . . . . . . . . . . . . . . . . . . . 90 V
Output Current, $I_{C}$. . . . . . . . . . . . . . 300 mA
Input Current, $\mathrm{I}_{\mathbb{N}}$. . . . . . . . . . . . . . . . 25 mA
Package Power Dissipation,
$P_{D}$. . . . . . . . . . . . . . . . . . See Graph
Operating Temperature Range,
$\mathrm{T}_{\mathrm{A}} \ldots \ldots \ldots \ldots \ldots \ldots . \cos ^{\circ} \mathrm{C}$ to $+\mathbf{8 5}^{\circ} \mathrm{C}$
Storage Temperature Range,

```

```

Output current may be limited by duty cycle,
number of drivers operating, ambient temperature,
and heat sinking. Under any set of conditions, do
not exceed the specified maximum current rating
or a junction temperature of $150^{\circ} \mathrm{C}$.

```

Integrating seven high-voltage, high-current npn Darlingtons into a monolithic power array, the ULN7003A is designed for interfacing between TTL or CMOS logic and a variety of peripheral loads. The seven open-collector Darlington outputs are specified for 150 V minimum breakdown and 90 V minimum sustaining. Included are integral power diodes for switching inductive loads. Typical applications include relays, lamps, print heads and hammers, solenoids, and level shifting to power discretes.

The ULN7003A includes input current-limiting resistors compatible with the drive capabilities of TTL and (most) CMOS operating at a nominal logic supply of 5 V . Operation with 12 V CMOS may require additional input current limiting.

The high sustaining voltage rating of this power array makes it ideal for inductive load applications where Zener diode flyback techniques are used. The increased flyback voltage provides a much faster inductive load turn-OFF current decay that is especially useful with dc stepper motors, solenoids, and print heads.

The ULN7003A is pinned with outputs opposite inputs to facilitate ease of circuit board layout. It is supplied in a 16 -pin plastic dual in-line package with a copper lead frame to maximize device power dissipation capabilities.

\section*{FEATURES}
- 150 V Minimum Output Breakdown

■ 90 V Minimum Sustaining Voltage
■ 300 mA Output Current
Internal High-Current Clamp Diodes
- Logic-Compatible Inputs


Dwg. No. GP-016

A Zener diode can be used to increase the flyback voltage. This gives a much faster inductive load turnOFF current decay. The maximum Zener voltage plus the load supply voltage plus the internal diode forward voltage must not exceed the device's rated sustaining voltage.


Dwg. No. WP-001

\section*{PARTIAL SCHEMATIC (ONE OF SEVEN DRIVERS)}


Dwg. No. A-9651

\section*{SWITCHING DELAY TEST CIRCUIT}

\(\mathrm{V}_{\mathrm{in}}=3.5 \mathrm{~V}\) for ULN7003A Dwg. No. WP-010


ELECTRICAL CHARACTERISTICS at \(\mathbf{T}_{\mathbf{A}}=\boldsymbol{+ 2 5}^{\circ} \mathbf{C}\) (unless otherwise noted).
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{4}{|c|}{Limits} \\
\hline & & & Min. & Typ. & Max. & Units \\
\hline \multirow[t]{2}{*}{Output Leakage Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{\text {CEX }}\)} & \(\mathrm{V}_{C E}=150 \mathrm{~V}\) & - & - & 50 & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{V}_{C E}=150 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\) & - & - & 100 & \(\mu \mathrm{A}\) \\
\hline Output Sustaining Voltage & \(\mathrm{V}_{\text {CE(sus) }}\) & \(\mathrm{I}_{\mathrm{C}}=200 \mathrm{~mA}, \mathrm{~L}=2 \mathrm{mH}\) & 90 & - & - & V \\
\hline \multirow[t]{2}{*}{Output Saturation Voltage} & \multirow[t]{2}{*}{\(\mathrm{V}_{\text {CE(SAT) }}\)} & \(\mathrm{I}_{\mathrm{C}}=100 \mathrm{~mA}, \mathrm{I}_{\mathrm{IN}}=250 \mu \mathrm{~A}\) & - & 1.1 & 1.3 & V \\
\hline & & \(\mathrm{I}_{\mathrm{C}}=250 \mathrm{~mA}, \mathrm{I}_{\mathbb{N}}=350 \mu \mathrm{~A}\) & - & 1.3 & 1.6 & V \\
\hline \multirow[t]{2}{*}{Input Current} & \(\mathrm{I}_{\text {IN(ON) }}\) & \(\mathrm{V}_{\mathrm{IN}}=3.85 \mathrm{~V}\) & - & 0.93 & 1.35 & mA \\
\hline & \[
\mathrm{I}_{\text {IN(OFF) }}
\] & \(\mathrm{I}_{\mathrm{C}}=500 \mu \mathrm{~A}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\) & 50 & 65 & - & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Input Voltage} & \multirow[t]{2}{*}{\[
\mathrm{V}_{\mathrm{IN}(\mathrm{ON})}
\]} & \(\mathrm{V}_{\mathrm{CE}}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=200 \mathrm{~mA}\) & - & - & 2.4 & V \\
\hline & & \(\mathrm{V}_{\mathrm{CE}}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=250 \mathrm{~mA}\) & - & - & 2.7 & V \\
\hline Input Capacitance & \(\mathrm{C}_{\text {IN }}\) & & - & 15 & 25 & pF \\
\hline \multirow[t]{2}{*}{Switching Delay} & \multirow[t]{2}{*}{\(t_{\text {pd }}\)} & Turn On, \(\mathrm{I}_{\mathrm{C}}=250 \mathrm{~mA}\) & - & 0.5 & 1.0 & \(\mu \mathrm{s}\) \\
\hline & & Turn Off, \(\mathrm{I}_{\mathrm{C}}=250 \mathrm{~mA}\) & - & 0.5 & 1.0 & \(\mu \mathrm{s}\) \\
\hline \multirow[t]{2}{*}{Clamp Diode Leakage Current} & \multirow[t]{2}{*}{\(I_{R}\)} & \(\mathrm{V}_{\mathrm{R}}=150 \mathrm{~V}\) & - & - & 50 & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{V}_{\mathrm{R}}=150 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\) & - & - & 100 & \(\mu \mathrm{A}\) \\
\hline Clamp Diode Forward Voltage & \(V_{F}\) & \(\mathrm{I}_{\mathrm{F}}=250 \mathrm{~mA}\) & - & 1.7 & 2.0 & V \\
\hline
\end{tabular}

Typical Data is for design information only.

\section*{ALLOWABLE PEAK} COLLECTOR CURRENT AS A FUNCTION OF DUTY CYCLE
at \(\mathbf{T}_{\boldsymbol{A}}=+50^{\circ} \mathbf{C}\)


Dwg. No. A-9756B
Dwg. GP-015
at \(\mathrm{T}_{\mathrm{A}}=+\mathbf{7 0}^{\circ} \mathrm{C}\)


\title{
APPLICATIONS INFORMATION
}

\section*{POWER INTEGRATED CIRCUITS FOR MOTOR-DRIVE APPLICATIONS}

Improved systems performance and reliability, lower component counts, and reduced cost are among benefits offered by space-saving power interface ICs. Many of the following devices are specifically designed for motor-drive applications. The development of these devices is especially significant in view of the increasing use of microprocessor-controlled servo and stepper motors.

\section*{UNIPOLAR STEPPER-MOTOR TRANSLATOR/DRIVER}

The UCN5804B integrated circuit drives permanent magnet stepper motors rated to 1.25 A and 35 V with a minimum of external components.

Internal step logic activates one or two of the four output sink drivers to step the load from one position to the next. The logic is activated when STEP INPUT (pin 11) is allowed to go HIGH. Singlephase (A-B-C-D), two-phase (DA-AB-BC-CD), or half-step (A-AB-B-BC-C-CD-D-DA) operation, and step-inhibit are selected by connections at pins 9 and 10. The sequence of states is determined by the DIRECTION CONTROL (pin 14).
\begin{tabular}{|lcc|}
\hline Drive Format & Pin 9 & Pin 10 \\
\hline Two-Phase & L & L \\
One-Phase & H & L \\
Half-Step & L & H \\
Step-Inhibit & H & H \\
\hline
\end{tabular}

\section*{RECOMMENDED MAXIMUM OPERATING CONDITIONS}

Output Voltage, \(\mathrm{V}_{\text {OUT }}\). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 V
Output Current, I I
Logic Supply Voltage, \(\mathrm{V}_{\text {CC }}\). . . . . . . . . . . . . . . . . . . . . 4.5 V to 5.5 V
Input Voltage, \(\mathrm{V}_{\text {IN }}\). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.5 V

\section*{I/R STEPPER-MOTOR DRIVE}


\section*{FULL-BRIDGE MOTOR DRIVERS}

The UDN2953B and UDN2954W are designed for bidirectional, chopped-mode current control of dc motors with peak start-up currents as high as 3.5 A. The output-current limit is determined by the user's selection of a sensing resistor. The pulse duration is set by an external RC timing network. The chopped mode of operation is characterized by low power-dissipation levels and maximum efficiency.

Internal circuit protection includes thermal shutdown with hysteresis, output transient-suppression diodes, and crossover current protection.

The UDN2953B is supplied in a 16-pin DIP with heat-sink contact tabs. The UDN2954W, with increased allowable package power dissipation, is supplied in a 12-lead single in-line power tab package. In both case styles, the heat sink is at ground potential and needs no insulation.

\section*{RECOMMENDED MAXIMUM OPERATING CONDITIONS}

Motor Supply Voltage, \(\mathrm{V}_{\mathrm{BB}} \ldots \ldots . .\).
Continuous Output Current, \(\mathrm{I}_{\text {OUT }}\). . . . . . . . . . . . . . . . . . . . . \(\pm 2.0 \mathrm{~A}\)
Peak Output Current, \(I_{\text {op }}\). . . . . . . . . . . . . . . . . . . . . . . . . . . \(\pm 3.5\) A
Logic Supply Voltage, \(\mathrm{V}_{\mathrm{Cc}}\). . . . . . . . . . . . . . . . . . . . 4.5 V to 5.5 V
Input Voltage, \(\mathrm{V}_{\text {IN }}\). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 V

UDN2953B


Dwg. No. A-12,649B

\section*{QUAD DARLINGTON SWITCHES}

The UDN2878W and UDN2879W drive motor windings at up to 200 watts per channel. The integrated circuits include transient-suppression diodes and input logic that is compatible with most TTL, LS TTL, and 5 V CMOS. The 12 -pin single in-line power-tab package allows maximum power-handling capability.

\section*{RECOMMENDED MAXIMUM OPERATING CONDITIONS}
\begin{tabular}{|c|c|}
\hline \begin{tabular}{l}
Load Voltage, \(\mathrm{V}_{\mathrm{cc}}\) (UDN2878W) \\
(UDN2879W)
\end{tabular} & 35 V
50 V \\
\hline Continuous Output Current, \(\mathrm{I}_{\mathrm{C}}\) & 4 A \\
\hline Peak Output Current, \(\mathrm{I}_{\text {CP }}\) & A \\
\hline Logic Supply Voltage Range, \(\mathrm{V}_{\mathrm{S}}\) & 4.5 V to 7.0 V \\
\hline Input Voltage, \(\mathrm{V}_{1 \times}\) & \\
\hline
\end{tabular}

\section*{STEPPER-MOTOR DRIVE}


\section*{DUAL FULL-BRIDGE MOTOR DRIVER}

The UDN2993B motor driver contains two independent full-bridges capable of operating with load currents of up to 600 mA . An internally generated deadtime prevents potentially destructive crossover currents when changing load phase. Internal transient-suppression diodes are included for use with inductive loads. Emitter outputs allow for current sensing in pulse-width modulated applications.

\section*{RECOMMENDED MAXIMUM OPERATING CONDITIONS}

Output Current, \(\mathrm{I}_{\text {OUt }}\). . . . . . . . . . . . . . . . . . . . . . . . . . . . \(\pm 500 \mathrm{~mA}\)
Logic Voltage Range, \(\mathrm{V}_{\mathrm{DD}} \ldots . .\).

2-PHASE BIPOLAR STEPPER-MOTOR DRIVE
(Pulse-Width Modulated)


Dwg. No. A-12,453


\section*{INTEGRATED CIRCUITS \\ FOR MOTOR-DRIVE APPLICATIONS}

\section*{LINEAR MOTOR DRIVERS}

Power operational amplifiers are useful in driving voice-coil motors, linear servo motors, and ac and dc motors in a linear mode where motor speed or position is a direct function of a linear input signal. The operational amplifiers listed here are standard "building block" circuits providing almost unlimited application. The high-gain, high-impedance operational amplifier configuration allows many specialized input, output, and feedback arrangements.

All devices feature high output voltage swings, high input common mode range, high PSRR and CMRR. The unity-gain stable versions need no external compensation. Internal thermal shutdown circuitry protects these devices against output overloads. The dual amplifiers include programmable output current-sensing capability.
\begin{tabular}{|l|c|c|c|c|l|l|}
\hline PART NUMBER & TYPE & \begin{tabular}{c} 
MAX. \\
\(\Delta \mathbf{V}_{\mathbf{S}}\)
\end{tabular} & \begin{tabular}{c} 
CONT. \\
IOUT
\end{tabular} & \begin{tabular}{c} 
PEAK \\
IOP
\end{tabular} & FEATURES & PACKAGE \\
\hline ULN \(3751 Z\) & Single & 28 V & \(\pm 2.5 \mathrm{~A}\) & 3.5 A & Unity-Gain Stable Internal Compensation & 5 -Lead SIP \\
\hline
\end{tabular}

\section*{POSITION SERVO}

FROM \(\mu \mathrm{P}\) CONTROL

\(\mathrm{R} 4=\mathrm{R} 5=\mathrm{R} 6=\mathrm{R} 7\)
R1, R2 DEFINE D-C GAIN
R3, C1 SELECTED FOR LOOP COMP.

\section*{INTEGRATED CIRCUTTS \\ FOR MOTOR-DRIVE APPLICATIONS}

TWO-PHASE, 60 Hz OSCILLATOR/MOTOR DRIVER


Dwg. No. A-12,651

THREE-PHASE, 400 Hz OSCILLATOR/MOTOR DRIVER


\section*{INTEGRATED CIRCUITS \\ FOR MOTOR-DRIVE APPLICATIONS}

UNIPOLAR WAVE DRIVE


UNIPOLAR 2-PHASE DRIVE


\section*{BiMOS UNIPOLAR MOTOR DRIVERS}

Driving unipolar motors is one of many successful applications for the UCN5800A and UCN5801A BiMOS II latched sink drivers.

All devices contain CMOS data latches, CMOS control circuitry, high-voltage, high-current bipolar Darlington outputs, and output transient protection diodes for use with inductive loads.

The UCN5800A is a direct replacement for the original UCN4401A. The UCN5801A replaces the UCN4801A. With a 5 V supply, BiMOS II devices typically operate at data input rates above 5 MHz ; at 12 V , significantly higher speeds are obtainable.
\begin{tabular}{|c|c|c|l|}
\hline Device & Package & Drivers & Features \\
\hline UCN5800A & 14-pin DIP & 4 & Clear, Strobe, Output Enable \\
\hline UCN5801A & 22-pin DIP & 8 & Clear, Strobe, Output Enable \\
\hline
\end{tabular}

\section*{RECOMMENDED MAXIMUM OPERATING CONDITIONS}

Output Voltage, \(\mathrm{V}_{\text {out }}\). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 V
Continuous Output Current, \(\mathrm{I}_{\text {OUT }}\). . . . . . . . . . . . . . . . . . . . 350 mA
Logic Supply Voltage, \(\mathrm{V}_{\mathrm{DD}}\). . . . . . . . . . . . . . . . . . . . 4.5 V to 12 V

UNIPOLAR STEPPER-MOTOR DRIVE


Dwg. No. B-1537

\title{
APPLICATIONS INFORMATION
}

\section*{INTEGRATED CIRCUITS FOR CURRENT-SOURCING APPLICATIONS}

\section*{FLOATING \\ LOGIC-GROUND LEVEL} (Sink Driver)


During recent years, the appearance of many new low-power monolithic devices (LSI and microprocessors) has created an increased need of peripheral power driver integrated circuits. Interface drivers are typically categorized in terms of their output-drive functions. When current flows out of the driver output terminal and into the load, the device is said to "source" current. Conversely, current flows from a load into a "sink" driver.

Integrated source drivers usually consist of high-voltage PNP devices and high-power NPN Darlington outputs (which provide PNP-type action), with input-level shifting. These power ICs are useful for interfacing low-level logic (TTL, CMOS, NMOS, PMOS) and highcurrent or high-voltage relays, solenoids, lamps (incandescent, LED, neon), motors, and displays (gas-discharge, LED, vacuum-fluorescent). They can also be used to provide multi-channel buffers for discrete power semiconductors.

The advantages of source drivers for display interface are quite evident. The \(X-Y\) addressing of most readouts requires both source and sink functions to minimize pin count, interconnections, and package count.

A more subtle advantage of source drivers is related to their use with inductive loads or incandescent lamps. Both types of load generate troublesome transients and noise currents on common logic/load ground lines. In addition, high ground currents can shift the ground rail, affecting logic input levels, thresholds, and noise immunity. The use of source drivers can minimize many of these concerns by separating the logic and power returns.

\section*{SEPARATE GROUND RETURNS}
(Source Driver)


\section*{CURRENT-SOURCING APPLICATIONS}

\section*{RELAY-DRIVER APPLICATIONS}

TELECOMMUNICATIONS RELAY DRIVER (Positive logic)


Dwg. No. A-11,524

\section*{TELECOMMUNICATIONS} RELAY DRIVER (Negative logic)


Dwg. No. A-11,538

Series UDN2580A, eight-channel source drivers provide current/ voltage translation from TTL, positive CMOS, or negative CMOS logic to - 48 V telecommunication relays requiring less than 350 mA . All devices have internal inductive-load transient-suppression diodes.

Type UDN2580A is best driven from negative-reference CMOS or NMOS logic ( -5 V or -12 V swing) in order to provide a -48 V swing at the output. The active-low input Type UDN2588A-1 can be driven from positive logic TTL (+5 V swing) or CMOS (+12 V swing) levels.

\section*{RECOMMENDED MAX. OPERATING CONDITIONS}

Continuous Output Current, Iout (per output) \(-350 \mathrm{~mA}\)

\section*{PRINTER APPLICATIONS}

Source drivers have been used extensively in electrosensitive, thermal, and impact printer applications. Multi-channel devices in the Series UDN2580A and UDN2980A reduce parts count and provide up to 350 mA per output at voltages up to 75 V (resistive load). Copper lead frames make these devices capable of simultaneously delivering up to 125 mA continuously from all eight channels at an ambient temperature of \(+50^{\circ} \mathrm{C}\).

\section*{RECOMMENDED MAX. OPERATING CONDITIONS}

Supply Voltage Range, \(\mathrm{V}_{\mathrm{s}}\)
UDN2588A-1
UDN2981A and UDN2982A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 V to 45 V
UDN2983A and UDN2984A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 V to 75 V

Continuous Output Current, I Iout (per output) ........................ - 350 mA


\section*{THERMAL PRINTER APPLICATION}


\section*{ELECTROSENSITIVE PRINTER APPLICATION}


\section*{CURRENT-SOURCING APPLICATIONS}

\section*{VACUUM-FLUORESCENT/GAS-DISCHARGE DISPLAY APPLICATIONS}

Series UDN6100A and UDN2580A source drivers provide solutions to problems encountered in driving higher-voltage vacuum-fluorescent and planar gas-discharge displays. Both series of parts provide TTL, CMOS, and NMOS input-logic compatibility. Series UDN6100A devices are active high (non-inverting) drivers. Series UDN2580A drivers are active low (inverting) devices.

At minimum cost, UDN6118A-2 devices offer 60 V output breakdowns for vacuum-fluorescent displays typically utilizing less than 32 characters. Featuring a minimum 80 V output breakdown voltage, standard UDN6118A drivers (no additional suffix) guarantee 25 mA per output. Suffix -1 devices provide for a 110 V breakdown, recommending them for 40 to 80 -digit or dot-matrix V-F applications or gas-discharge anode-drive applications requiring the higher output voltage. All of these drivers include internal pull-down resistors and provide operation from single-ended positive supplies.

For vacuum-fluorescent display applications requiring a higher current capability (operating several displays with common drive circuitry), Type UDN2588A can be used with appropriate external output pull-down resistors to provide up to 350 mA per output.

MAXIMUM OPERATING VOLTAGES
\begin{tabular}{|c|c|c|c|c|c|}
\hline \(\mathrm{V}_{\mathrm{s}} \mathrm{V}_{\mathrm{BB}}\) & \(\mathrm{V}_{\text {IN(ON })}\) & \(\mathrm{V}_{\text {in(OFF) }}\) & \(\mathrm{V}_{\mathrm{cc}}\) & \(\mathrm{V}_{\text {EE(MAX) }}\) & Device Type \\
\hline +5 & <14 & >4.5 & 0 & -45 & UDN2588A \\
\hline & & & & -75 & UDN2588A-1 \\
\hline +12 & <8.4 & >11.5 & 0 & -45 & UDN2588A \\
\hline & & & & -75 & UDN2588A-1 \\
\hline +60 & \multicolumn{2}{|l|}{TTL or CMOS} & NA & 0 & UDN6118A-2 \\
\hline +80 & \multicolumn{2}{|l|}{TTL or CMOS} & NA & 0 & UDN6118A \\
\hline +110 & \multicolumn{2}{|l|}{TTL or CMOS} & NA & 0 & UDN6118A-1 \\
\hline
\end{tabular}

MULTIPLEXED VACUUM- FLUORESCENT DISPLAY DRIVERS


Dwg. No. A-11,522


\section*{ELECTRO-MECHANICAL DISPLAY APPLICATIONS}

Source drivers in the Series UDN2580A and UDN2980A, when combined with the Type ULN2804A sink driver, provide a simple interface between 12 V CMOS logic and a multiplexed electro-mechanical display. As shown, the need for additional inverter packages is eliminated since Type UDN2580A is activated by a low input level and Type UDN2982A is turned ON by a high input level. All drivers have internal inductive-load transient-suppression diodes and copper lead frames for improved package power dissipation capability.

\section*{RECOMMENDED MAX. OPERATING CONDITIONS}

Supply Voltage, \(\mathrm{V}_{\mathrm{S}}\). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 V Continuous Output Current, I \(\mathrm{I}_{\text {OUT }}\) (per output) . . . . . . . . . . . . . . . . . . . . 350 mA

MULTIPLEXED ELECTRO-MECHANICAL DISPLAY DRIVERS


Dwg. No. B-1476

\section*{CURRENT-SOURCING APPLICATIONS}

\section*{LIGHT-EMITTING DIODE APPLICATIONS}

Series UDN2580A and Series UDN2980A 8-channel source drivers provide monolithic solutions to problems associated with driving multiplexed LED displays in common-cathode or common-anode configurations.

Type UDN2585A is a non-Darlington inverting (input low = output high) source driver that is frequently used as a segment or dot driver in a com-mon-cathode LED display where multiplexed segment or dot currents do not exceed 120 mA . This device features input logic-level compatibility with open-collector TTL, standard TTL, CMOS, and NMOS, as well as low output saturation voltages.

For common-cathode applications requiring higher segment currents, or for common-anode digit drive applications, Series UDN2980A is recommended. This non-inverting (input high = output high) series features 350 mA per output continuous current ratings with peak currents reaching 500 mA per output. Outputs may be paralleled for higher current capability. Type UDN2982A is logic-compatible with 2.4 V output levels of TTL and CMOS. Similar high output current ratings, for use in inverting applications, are offered by the Type UDN2580A driver.

Combining source drivers with multi-channel, high-current sink drivers (such as Type ULN2068B or UDN2595A provides simple, compact, and economical solutions to driving high-current multiplexed LED displays.

\section*{RECOMMENDED MAX. OPERATING CONDITIONS}

Supply Voltage, \(\mathrm{V}_{\mathrm{S}}\)
UDN2585A
UDN2982A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45 V
Continuous Output Current, \(I_{\text {out }}\) (per output)
UDN2585A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120 mA
UDN2982A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 350 mA
Input Voltage, \(\mathrm{V}_{\text {IN }}\). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 V
COMMON-CATHODE LED DISPLAY


\section*{CURRENT-SOURCING APPLICATIONS}

COMMON-CATHODE LED DISPLAY


Dwg. No. B-1481

COMMON-ANODE LED DISPLAY


NOTE: Source driver turn-off delay is influenced by load conditions. System applications well below the specified output loading may require timing considerations for some designs, i.e., to prevent "ghosting" in multiplexed displays.

\section*{CURRENT-SOURCING APPLICATIONS}

\section*{MULTI-CHANNEL INTERFACE TO HIGH-POWER LOADS}

Source drivers can be employed as multi-channel pre-drivers for discrete high-current or high-voltage semiconductors, thus reducing the need for many discrete components. For instance, a UDN2580A 8-channel source driver can provide up to 350 mA of pre-drive current into the base of power NPN devices, making 5 A load currents readily available. Higher load currents can be obtained by using power NPN Darlington devices.

For a-c loads, it is possible to use a source driver to provide gate current (with appropriate current-limiting) to a power SCR or triac. This scheme can provide an economical solution to many applications such as driving incandescent lamps or a-c motors at up to 20 A .

DRIVER FOR HIGH-POWER DISCRETE DEVICES


\section*{INCANDESCENT LAMP DRIVER APPLICATIONS}

Driving multiplexed incandescent lamps at voltages up to 75 V with peak currents approaching 500 mA per segment, Series UDN2980A eight-channel source drivers, when combined with Type ULN2069B sink drivers, provide for a very cost-effective approach. Multiplexed lamps must typically be operated at a voltage \(\sqrt{N}(N=\) the number of digits) times the nominal d-c voltage, to obtain sufficient brightness. For example, a four-digit, 28 V display requires 56 V to operate satisfactorily. In addition, care must be taken to select a proper driver to withstand the substantial inrush currents created by cold filaments. Peak currents of up to ten times the nominal operating currents have been observed. Multiplexed lamps must also incorporate diodes to prevent series/parallel paths to unaddressed elements.

\section*{RECOMMENDED MAX. OPERATING CONDITIONS}
Supply Voltage Range, \(\mathrm{V}_{\mathrm{S}}\)
UDN2981A and UDN2982A 5 V to 45 V
UDN2983A and UDN2984A 35 V to 75 V
Continuous Output Current, I I \(-350 \mathrm{~mA}\)
Peak Output Current, \(I_{\text {OP }}\) \(-500 \mathrm{~mA}\)

\section*{MULTIPLEXED LAMP DRIVER, TTL- OR MOS-COMPATIBLE}


\title{
APPLICATIONS INFORMATION
}

\section*{EXPANDING THE FRONTIERS OF IC INTERFACE FOR ELECTRONIC DISPLAYS}


Dwg. A-9869


Dwg. A-9866

FIGURE 1

\section*{INTRODUCTION}

The original monolithic high-voltage/high-current power drivers (Series UHP500) were capable of sustaining 100 V and sinking load currents of 250 mA on each of four outputs. That 1970 peripheral driver capability has since been expanded and improved on to solve many of the most difficult display interfaces. Newer devices are rated for operation to 130 V , sourcing or sinking to 1.5 A , and as many as eight drivers per package (not all together) with inputs for TTL, Schottky TTL, DTL, CMOS, and PMOS.

\section*{LAMP (INCANDESCENT) INTERFACE}

Utilizing marketing inputs that related to existing hybrid interface circuits, a group designed and manufactured monolithic ICs which initially were largely used for aircraft indicator lamp interface. Although not widely known, these quad driver units were developed quite independently (and simultaneously) to the ubiquitous Tl 75451 series of high-speed, low-voltage peripheral drivers. A concentration upon circuit design factors, improvements in DIP packaging (copper alloy lead frames), and tighter, tougher control of diffusion-related parameters has allowed the manufacture of quad power drivers rather than the dual mini-DIPs offered by TI.

An increased awareness for improvements in reliability and space and power reductions provided a rather successful military market for lamp and relay interface; early success was evident in military aircraft indicator lamp interface, a tough application for TTL type ICs due to severe inrush currents resulting in secondary breakdown during "turn on". The increased current sinking capability of the peripheral power driver ICs offers a solution to lamp interface that usually obviates the need for "warming" resistors (across the output) which slightly warm the lamp filament and thus minimize problems associated with cold lamp filaments.

The high current-sinking capability of these ICs allow such loads as the \#327 or \#387 lamps to be driven without difficulty of secondary breakdown. The device beta will usually not allow sinking of the 10 to 13 times (nominal value) inrush current of cold lamps; but the lamp rapidly reaches a current level within the device output limitations (Figure 2 shows current as a function of time for a single \#327 lamp). Sustaining this instantaneous inrush current and its peak power has been a key element in the success of many lamp interface circuits.

\section*{GAS DISCHARGE DISPLAY ICs}

Early in 1972, the first high-voltage IC designed for gas discharge displays-a five channel, 130 V unit for cathode (segment) interface was produced. Subsequently, other circuits, both cathode and anode drivers, were produced; most of which were used in calculator applications with the Burroughs Panaplex \({ }^{\circledR}\) II.

Through a collaborative effort begun late in 1973 with Burroughs Corp. a newer, more efficient interface scheme evolved. Featured in "Electronic Displays '75," this series of monolithic IC interface devices for the high-voltage gas discharge panels has been one of the trailblaz-

\section*{IC INTERFACE FOR ELECTRONIC DISPLAYS}
ers in the world of display interface ICs. Intended for use in multiplexed display systems, these ICs present one of the easiest and least expensive solutions to a difficult interface problem. A combination of highvoltage bipolar techniques with thin-film resistor technology (circuit resistors sputtered over the IC dielectric) has provided both digit (anode) and segment (cathode) interface.


Dwg. A-10,289

\section*{FIGURE 2}

To facilitate a minimum component interface, a split supply ( \(\pm 100 \mathrm{~V}\) ) is employed to allow dc level-shifting (rather than capacitors or >200 V transistors) and both digit and segment drivers incorporate all pull-up, pulldown, current limiting, off-bias reference, etc. which were formerly required in discrete and/ or hybrid systems. With the combination of the digit and segment drivers (each capable of withstanding 120 V ), the split power supply approach affords PN diode IC technology suitable for driving a display usually requiring a 180 V minimum ionization voltage (equivalent to \(\pm 90 \mathrm{~V}\) in the split system).

\section*{LED INTERFACE}

With the obvious abundance and variety of LED interface integrated circuits it would seem unlikely that there are still systems in search of an IC hardware solution to further minimize cost, component count, space, etc.; but this is definitely the case. The deficiencies are chiefly related to the limited number of current-sourcing circuits and/or high-current drivers.

The efficiency of LED displays has improved, but with the larger digits (up to 1 " presently) most of the IC drivers are unable to switch the higher currents required in multiplexed systems. The rule-of-thumb generally applied uses the suggested dc current- multiplied by the number of digits in the display. For example, a multiplexed display of 160 mA peak current will give approximately the same light intensity output as a steady 20 mA in each of eight digits. Of particular difficulty is the switching of currents associated with the lower efficiency yellow and green LEDs. Completely monolithic integrated circuit solutions are available for applications requiring segment currents (source drivers) of 350 mA and digit currents (sink drivers) of up to 4 amperes!

Many of the ICs used in high-current LED applications were originally designed for use with electro-mechanical loads (relays, solenoids, motors, etc.) although the high-voltage ratings of the drivers are obviously not a concern. A combination of high-current, high-voltage Darlington drivers is shown in Figure 3.

The ULN2061M source driver is utilized as a modified emitterfollower. Through the use of discrete diodes in the common collector line, allowing the base to be switched to a potential higher than the collector, it is then possible to obtain a saturated output. This prevents the usual emitter-follower problems associated with gain, the MOS



Dwg. A-9776B
FIGURE 3

\section*{IC INTERFACE FOR ELECTRONIC DISPLAYS}


FIGURE 4
output impedance, and power. It is also possible to now better define the voltage at the emitter output and to then provide suitable segment current-limiting resistors for the LEDs.

An eight-channel source driver is shown as a digit switch for common anode LEDs in Figure 4. The Series UDN2980A drivers will handle output currents to a maximum of 500 mA . Two basic versions of the driver will allow interface from TTL, Schottky TTL, DTL, PMOS, and CMOS levels.

A common-cathode LED configuration is shown in Figure 5 for currents of up to 1.5 A per digit. A Series UDN2980A source driver is used to switch the segment side, the ULN2064B to switch the digit side. As has been shown with Figure 3, the IC package power dissipation must be considered with high-current applications.

The three examples that have been shown for LED interface represent only a very-small portion of the total applications area. The high-current capabilities and high gain of the drivers represent potential solutions to many difficult LED display systems-alphanumeric, sevensegment, or matrix; common-cathode or common-anode; continuous or multiplexed.

\section*{AC PLASMA DISPLAY INTERFACE}

Plasma displays, such as those manufactured by National Electronics/NCR (USA) and NEC or Fujitsu (Japan), all have one common element with their gas discharge cousin-both types use a neon gas mixture. The plasma panels emit an orange glow when switched at rather high frequencies, and light output intensity is a function of frequency. The ac term for the plasma display is something of a misnomer since these panels actually operate from a toggled dc supply (usually in the area of 20 kHz ).

The panel is basically a neon-filled capacitor, and has plates (electrodes) which are covered with the dielectric-between which is the neon mixture. Switching this capacitive load presents a problem with high peak currents in addition to the older problem of the high

\section*{IC INTERFACE FOR ELECTRONIC DISPLAYS}


Dwg. B-1363
FIGURE 5
voltages which are associated with gas displays. Drive circuits use supply voltages of 150 to 260 V (depending on unipolar or bipolar drive), and the semiconductors used must switch instantaneous currents in the order of several hundred milliamperes for the larger displays.

Several high-voltage, high-current arrays can provide an answer to one side of the ac plasma display interface. The ULN7003A Darlington power driver is rated at 150 V . It is able to handle the application shown in Figure 6 (a basic dc, non-multiplexed clock interface rather than a more complex multiplexed system).

The high-current diodes that are internal to the arrays are utilized in the unipolar drive scheme connected to a suitable OFF reference. In one POS application, a set of 14 ULN7003A Darlington drivers replace more than 400 discrete components. The cost and space savings in such a machine are considerable, and a very complex printed wiring board was greatly simplified.

Further improvements in interface and plasma displays will no doubt evolve, and thus benefit all concerned-display and interface vendor along with the end user. Plasma displays are well-suited to custom panels (particularly those with various sizes of characters) and
with improvements in IC breakdown voltages some further simplification of interface should evolve.

\section*{FLUORESCENT DISPLAY INTERFACE}

Although the vast majority of fluorescent displays are directly driven from MOS logic (handheld and low-cost desk calculators), there is an emerging need for interface integrated circuits for use with the larger characters (higher currents) and the higher voltages coming into use. These blue-green display panels originated in Japan, and the manufacturers are quite aggressively pursuing markets such as POS systems, clocks, cash registers, appliances, automotive displays, etc. Larger and/or more complex styles are being made, including displays with alphanumeric capability (a starburst 14 or 16 -segment pattern).

\section*{IC INTERFACE FOR ELECTRONIC DISPLAYS}


FIGURE 6

Modest voltage capability ( 60 or 70 volts) is all that is required of a semiconductor device to drive these panels, and the currents are in 20 to 30 mA region. These electrical requirements are well within the capability of many gas discharge digit drivers.

The UDN6118A device is designed specifically for use with fluorescent displays and includes internal pull-down resistors so that up to eight segments and eight digits will require only two packages and a greatly simplified power supply (Figure 7). The UDN6118A driver is compatible with TTL, Schottky TTL, DTL, and 5 volt CMOS.

The future of fluorescent displays look rather strong, particularly if competition further reduces prices. For the moment at least, these displays will not seriously tax the capability of IC interface.

\section*{HOT WIRE READOUTS}

Although hot wire readouts could easily be placed in the incandescent category, their application in multidigit, multiplexed display systems more closely resembles LED circuit operation. Since hot wire displays will conduct current in either direction, isolation diodes are required to prevent sneak paths from partially turning ON unaddressed segments. Compare the typical hot wire display of Figure 8 with the LED display of Figure 4. The availability of a suitable, inexpensive diode array would be of considerable asset in multiplexed hot wire systems.

The hot wire readouts are available in both seven-segment and alphanumeric ( 16 -segment) versions and are quite well-suited to high ambient light applications. They do not wash out in sunlight, although their reliability diminishes with the higher currents required in brightly lighted applications. As described, multiplexed schemes can be cumbersome because of the great number of discrete diodes required. One avionics system using a 16 -character, 16 -segment alphanumeric panel required 256 discrete diodes.

\section*{SUMMARY}

The phenomenal growth in display technology has largely come as a result of the electronic calculator, and electronic displays will pervade all our lives in an ever-increasing number of products. The use of digital displays in appliances, gasoline pumps, electronic games (even pinball machines), etc., etc., will also require that a continuing evolution on interface integrated circuits meet the challenges of higher brightness, increased currents, improved reliability, and lower system costs.


FIGURE 7


FIGURE 8

\section*{APPLICATIONS INFORMATION}

\section*{TRENDS IN IC INTERFACE FOR ELECTRONIC DISPLAYS}

Display technology was truly set into high gear by the explosion of the electronic calculator business. Expansion at a phenomenal pace continues, encompassing a multitude of products, particularly highvolume consumer products (calculators, clocks, games, and watches). Recently, further stimulated by the "microprocessor revolution," with its far-reaching effects, and the resulting changeover to solid state design from electromechanical, mechanical, fluidic, or electrical systems, the vistas for displays have expanded well beyond the horizon. Products have been and are being developed, using microprocessors and displays, that never previously existed.

To augment this microprocessor revolution, semiconductor manufacturers are developing many new interface circuits useful with displays, although some of these will not be exclusively for display systems. To accomplish this, the present boundaries of device design, process, packaging, and electrical parameters will require continual extension and expansion.

\section*{DISPLAY BUFFERS}

A continuing evolution of standard interface ICs is needed to buffer low-level logic from high-voltage and/or high-current loads. Some of this buffer development will serve display systems. Since there already is a broad assortment of buffers (particularly for low-to medium-current LED applications), the ongoing development in simple or low-order interface will mainly concentrate upon further reduction in discrete component count, package improvement (particularly for high-current/ high-power devices), improvements in device current, voltage, switching speed, and greater reliability.

Figures 1, 2, and 3 show some interface ICs that represent buffer circuits; other vendors supply similar, or identical, high-current or highvoltage buffers to allow operation of displays from low-level logic. Two basic changes have occurred relatively recently:
1. Greater use of 18-pin DIPs for eight driver channels (Source Driver, Figure 2).
2. Creation of sourcing functions (Figures 2 and 3 ; useful for LED, gas-discharge, vacuum fluorescent, incandescent, and electromagnetic displays, depending upon device ratings). While further buffer designs are needed (particularly in high-current (>2 A) and high-voltage ( \(>100 \mathrm{~V}\) ) circuits), the main emphasis will be toward the incorporation of logic and control circuitry with output buffers.

\section*{COMPLEX INTERFACE}

Paralleling (though lagging) the microprocessor LSI revolution is the area of greatest future for IC display circuits: The need for complex, smart or high-order interface. This will be MSI to LSI logic (with perhaps some linear functions) combined with suitable output buffers.

TRENDS IN IC INTERFACE FOR ELECTRONIC DISPLAY

\section*{GAS-DISCHARGE DRIVER}


Dwg. A-9643A
FIGURE 1A


Dwg. A-10,243
FIGURE 2A


Dwg. A-10,592C
FIGURE 18

SERIES UDN2980A
SOURCE DRIVER


Dwg. A-10,242A
FIGURE 2B

8-DIGIT/8-SEGMENT HIGH-CURRENT LED INTERFACE


FIGURE 3


Dwg. A-10,498A
FIGURE 4A

\section*{UCN5801A}

\section*{BiMOS LATCH/DRIVER}


Dwg. A-10,495A
FIGURE 4B

Display interface ICs (similar to the MOS I/O control chips), both custom and standard product, are becoming available in this category. High-volume applications may justify custom ICs, but the more general trend will be toward standard, off-the-shelf designs- chiefly due to the high costs of developing custom ICs.

The higher voltage displays (gas-discharge, vacuum fluorescent, ac plasma, and dc electroluminescent) may share some circuits (if appropriately planned and designed), particularly in the area of matrix displays. It is difficult to imagine, however, much commonality between high-current LEDs, high-voltage gas-discharge or ac plasma, and low-power LCDs, although they should share considerably the development of cellullar CAD circuit designs. Basic shift registers, latches and decoders do have considerable commonality.

In Figure 4 is a pinout and logic diagram of a BiMOS device combining logic and output drive. Although not expressly intended for display applications, this BiMOS (CMOS logic and bipolar outputs) IC has a great deal of utility to engineers working with lower voltages and high currents (LEDs, incandescent and electromagnetic displays). Type UCN5801A is a parallel-in/parallel-out unit composed of eight ' D ' latches and eight \(350 \mathrm{~mA} / 50 \mathrm{~V}\) bipolar Darlington outputs.

More recently, serial-in/parallel-out BiMOS interface ICs have been designed expressly for use with vacuum fluorescent displays. Figure 5 shows the UCN5810AF 10-bit serial-in/parallel-out interface for use with VF displays; the use of serial data allows 10 output lines, data in and data out in a standard 18 -lead DIP. It makes possible both fewer IC packages and simpler PC board wiring, although it is slower than a parallel data approach. It uses only a single pin of the I/O ports.

A slightly more recent design for vacuum fluorescent displays is the UCN5815A. This is a 22 -lead, 8 -bit parallel-in/parallel-out BiMOS unit. The unit may have data inputs and a strobe bus (see Figure 6). The chip enable/blanking pin provides control of VF buffers. A power-onclear is internally incorporated.

\section*{TRENDS IN IC INTERFACE FOR ELECTRONIC DISPLAY}

\section*{UCN5810AF}

VF DRIVER BLOCK DIAGRAM


Dwg. PP-029
FIGURE 5A

UCN5815A
PARALLEL 8-BIT VF INTERFACE


FIGURE 6

\section*{TRENDS IN IC INTERFACE FOR ELECTRONIC DISPLAY}

\section*{DEVICE TECHNOLOGIES}

With the exception of LCD displays (which at least until recently have been largely, if not entirely, driven by MOS) the display and interface technologies in highvolume use are mainly associated with bipolar semiconductors. Early display interface ICs (particularly devices such as the 7447 and 7448) were aimed at LED technology and represent MSI with modest output capability.
The increasing use of higher voltage displays, multiplexed high-current applications, and the need for greater circuit complexity and low pin count will dictate other technologies, such as \({ }^{12}\) L, BiMOS, CMOS/DMOS, and possibly DMOS.

\section*{STANDARD BIPOLAR}

Standard bipolar technology, long associated with TTL or linears (early op amps), appears very limited in scope for the future. Circuit density and supply power requirements will dictate other processes for functions beyond the simple MSI level. The advantages of standard bipolar ICs appear to be in the areas of simple high-current, high-power, or high-voltage interface. In particular, applications requiring the combination of high voltages ( \(\geq 100 \mathrm{~V}\) ) or multiple highcurrent outputs ( \(\geq 2 \mathrm{~A}\) ) will restrict the logic/ control circuitry to a low level. Cost, chip size, and package power dissipation will restrict this circuitry largely to versatile, simple buffers.

\section*{\(\mathbf{I}^{2} \mathbf{L}\)}

Anticipated to increase significantly is the use of \(I^{2} L\) for systems of low-to-modest voltages (LEDs through VF). The present limits of \(1^{2}\) L appear to be limited to applications below the 50 - to 60 -volt level. \(1^{2} \mathrm{~L}\), with its combination of circuit density, low power and reasonable switching speeds should make a fine match for LEDs or other lowvoltage display applications. For higher voltages ( \(>25\) or 30 V ), prospects the penalty of reduced circuit density may diminish its cost effectiveness. Some increase in standoff voltage may be afforded by the uses of cascaded output transistors or process improvements, thus reducing the need to sacrifice
logic density. Without a standard \(I^{2} L\) logic family, the main market penetration would appear to be custom designs although there is a definite opportunity for standard interface for lower voltage applications, particularly LEDs and vacuum fluorescent.

\section*{BiMOS}

BiMOS, a combination of CMOS and bipolar for interface ICs, seems to fit a technology niche of higher breakdown voltages than \(I^{2} L\), especially where logic power and supply voltage range ( 5 to 15 V ) is important. Other BiMOS or BiFET ICs which are presently on the market, are largely related to operational amplifiers, although other uses, such as the Series UCN5800 application of BiMOS to interface, are emerging.

Currently, it is feasible to design and manufacture BiMOS interface with breakdown voltages in the 80 to 100 V range. With additional time and greater concentration on increasing breakdown voltage, it appears that higher voltages ( \(\geq 150 \mathrm{~V}\) ) for output buffers could be obtained. By obtaining breakdowns in the 120 V to 160 V range, BiMOS then becomes a viable IC technology for interface for the higher voltage displays: dc gas-discharge with \(\pm 100\) to \(\pm 130 \mathrm{~V}\) and glow transfer or dc electroluminescent (DCEL) opportunities with a range of 120-150 volts.

Switching speeds and output configurations (active pull-down or resistive) are critical to matrix displays with large numbers of drive lines. Adding active pull-down or pull-up will tend to increase chip size (and cost), thus adding to the potential overall difficulty of BiMOS with its greater process complexity and slightly longer manufacturing cycle. This does appear to be a very key technology for the near future. Its product niche will include applications requiring 60 to 100 V (or more) breakdowns, low-power logic, wide supply range, modest speeds, and MSI to small LSI.

\section*{CMOS/DMOS}

CMOS/DMOS display interface appears to be intended for much of the same display market as BiMOS. Product information now available indicates 60 to 100 V breakdown (DMOS outputs), CMOS logic, low-tomodest output currents ( \(\leq 25 \mathrm{~mA}\) ), and logic speeds to 4 MHz . Designs now being promoted are targeted toward ac plasma and vacuum fluorescent panels.

Two apparent disadvantages now appear to exist:
1. Logic operates from \(12 \mathrm{~V} \pm 10 \%\) (may be done to provide maximum speed).
2. Output drive current is insufficient for high-current displays (without 100 mA , or more, the larger matrix panels will use discretes or another technology).
These shortcomings may be modified with time, although it is doubtful if 500 mA to 1 A DMOS ouputs are practical.

\title{
APPLICATIONS INFORMATION
}

\section*{3-PHASE BRUSHLESS DC MOTOR CONTROLLER/DRIVER}


FIGURE 1


Dwg. No. A-14, 147
FIGURE 2

Three-phase brushless dc motors are especially useful because they have no brushes to make noise, dust, or wear out. The brushes of a conventional motor have been replaced by position sensors, usually Hall effect or optical devices. These sensors detect the rotor position with respect to the stator windings. This information is used to drive the windings in a sequence synchronized with the rotor position, called commutation. To use a three-phase brushless motor usually requires custom ICs to perform the commutation, and discretes for drivers. Then, to control the motor current, and with it speed and torque, requires pulse width modulation circuitry. All this adds up to many components and an expensive solution.

Now, due to progress in integrated power technology, all of the functions needed to drive three phase brushless motors can be performed by one chip. The UDN2936W incorporates Hall effect sensor decoding logic, power outputs capable of driving 2 A continuous at 45 V , PWM current limiting, direction control, dynamic braking, and integrated protection features. This device can be used to provide a simple, inexpensive, and reliable solution to the problem of driving brushless dc motors.

\section*{OVERALL CHIP STRUCTURE}

The UDN2936W is made up of five sections, namely the commutation logic, output drivers, current limiting, direction and braking, and thermal shutdown. All logic and power functions utilize only bipolar processing, which allows for high power with an efficient use of die area.

\section*{MOTOR COMMUTATION}

In a three-phase motor, winding current must be synchronized to rotor position to run the motor efficiently, i.e., with unidirectional torque. Hall effect sensors detect rotor position, which must be decoded to drive the coils in the proper sequence. Hall effect sensors produce low level differential analog outputs. Today's Hall effect ICs amplify this signal to make it easier to use. These Hall effect ICs produce either large signal ac linear waveforms, or open collector digital signals. The UDN2936W is compatible with both types of Hall effect ICs.

Position of the Hall effect sensors determines the decoding sequence to produce the correct driving waveforms for each motor. The decoding sequence programmed into this device is based on Hall effect cells 60 electrical degrees apart. This 60 degree sequence is one of the most common used in the industry. The truth table and timing waveforms found in Figure 1 illustrate how the Hall cell inputs, driving output waveforms, and motor currents states are interrelated. Motors with other commutation sequences can typically be accommodated by inverting one of the position inputs.

\section*{2936 \\ 3-PHASE BRUSHLESS DC MOTOR CONTROLLER/DRVER}

\section*{CHOPPING CURRENT CONTROL}

The current limit technique chops the source drivers to control the load current level. The maximum current and percentage ripple, or hysteresis, can be programmed by the user or left to internal default values. Source chopping produces a continuous sense voltage (see Figure 2), so this voltage is an accurate representation of load current, even during recirculation. Also, chopping only the sources produces a fast current charge-up and a slower current decay. This occurs because of the different voltages across the


FIGURE 3A


Dwg. No. A-14,149
FIGURE 3B


Dwg. No. A-14,150
FIGURE 4
coil in both states, and results in a controllable current waveform. The chopping method functions as follows: When the current reaches \(\mathrm{I}_{\text {TIIIP }}\), the source is disabled and the current recirculates through a sink driver and a clamp diode. The motor current decays a fixed percentage, the source is enabled again, and the cycle repeats. The internal sense voltage comparator has a limited bandwidth that essentially filters out noise on the sense pin to prevent erroneous chopping.

The limiting current level and hysteresis are determined by the user or left to internal defaults. Figure 3 illustrates these values in a typical output current waveform. A voltage divider on the \(\mathrm{V}_{\text {REF }}\) pin sets the external \(\mathrm{V}_{\text {REF }}\). If set above 3 V , the internal \(\mathrm{V}_{\text {REF }}\) is used. Whether \(\mathrm{V}_{\text {REF }}\) is set internally or externally, \(\mathrm{V}_{\text {bef }} / 10\) is the trip threshold on \(\mathrm{V}_{\text {sENSE }}\). The default trip can be programmed by:
\[
\mathrm{I}_{\mathrm{TRIP}}=\frac{0.3 \mathrm{~V}}{\mathrm{R}_{\mathrm{s}}}
\]

Default hysteresis is set at \(7.5 \%\). For a \(\mathrm{V}_{\text {REF }}<3 \mathrm{~V}\), the trip threshold is the following:
\[
I_{\text {TRIP }}=\frac{V_{\text {REF }}}{10 R_{S}}
\]

In this case, hysteresis is created by drawing \(200 \mu \mathrm{~A}\) from the resistor divider when the sources are chopped, lowering the trip theshold a certain percentage. The sources turn back when the sense voltage decays to the new lower threshold. Hystersis is given by this expression:
\[
\% h y s=\frac{100\left(200 \mu \mathrm{~A} \cdot \mathrm{R}_{H}\right)}{\mathrm{V}_{\mathrm{P}}}
\]

The graphs in Figure 5 aid in selecting values for \(R_{H}\) and \(R_{T}\).
The internal and external current limit settings can be used together to start a motor with a high regulated current, and run it at a lower regulated current. To do this, \(\mathrm{V}_{\text {REF }}\) must be tied above 3 V when the motor starts, and the \(\mathrm{V}_{\text {REF }}\) divider switched in after start-up (see Figure 6).

\section*{OUTPUTS}

The output section consists of three half-bridges capable of sourcing or sinking 2 A continuously at a saturation voltage of less than 2 V per driver. They are built to sustain at least 45 V . Source and sink clamp diodes are included to provide a current path during commuation and chopping. These are high-performance substrate isolated diodes that virtually eliminate the wasteful parasitic substrate currents of conventional diodes. The drivers, both source and sink, are bipolar double level metal Darlingtons.

\section*{DIRECTION AND BRAKING}

The direction control allows the motor to be reversed even while running. When direction changes polarity, the state of the outputs is reversed, i.e., if the source was ON , the sink will turn ON , and vice versa. Because the turn off times are longer than the turn on times, the drivers turning ON must be delayed by a precise amount to prevent

\section*{2936}

3-PHASE BRUSHLESS DC MOTOR CONTROLLERIDRIVER
potentially destructive crossover currents. This delay is generated internally.

The brake function uses the back EMF of the motor to brake it dynamically. The windings are effectively 'shorted' together through sink drivers and clamp diodes.

\section*{THERMAL SHUTDOWN AND POWER DISSIPATION}

The thermal shutdown feature protects the IC from overheating. This circuit turns OFF all drivers at about \(165^{\circ} \mathrm{C}\), and allows the device to cool down approximately \(25^{\circ}\) before turning ON again.

The device is packaged in a 12 -pin power SIP that has a large copper tab for excellent heat dissipation. The design of the tab, and the fact that it is at ground, make the package easy to use with a heat sink. The maximum allowable power dissipation in \(25^{\circ} \mathrm{C}\) ambient air without a heat sink is 5.2 W . With minimal heat sinking, dissipation greater than 10 W can be accomplished.

\section*{APPLICATION}

The application shown in Figure 7 is a simple one illustrating the use of the UDN2936W in an open-loop situation with bilevel current limiting. The motor uses digital open-collector Hall cells such as the UGN3113U or linear Hall effect ICs such as the UGN3503U. These Hall effect sensors have a quiescent output voltage of 2.5 V , and emitter follower outputs. The UDN2936W has a regulated internal 2.5 V reference designed to make the inputs compatible with those linear Hall effect sensors. The 5 V supply is also used as a reference in the current limiting for the \(\mathrm{V}_{\text {REF }}\) resistor divider. Choosing \(\mathrm{R}_{\mathrm{S}}=0.15\) ohms results in internal default trip current of 2 A , and \(7.5 \%\) ripple. This internal limiting is active when Q1 is OFF. R1 and R2 form a resistor divider, when Q1 is ON, to apply 1 V to the \(\mathrm{V}_{\text {REF }}\) input, producing 0.67 A of regulated running current and \(5 \%\) ripple. Typically, Q1 would be OFF during start-up, giving 2 A of regulated start-up current, and then turned ON to provide 0.67 A of running current. The values of \(\mathrm{R}_{1}, \mathrm{R}_{2}\), and \(\mathrm{V}_{\text {SENSE }}\) can be calculated using the circuit and equations of Figure 5, or the tables of Figure 6.


Dwg. No. A-14, 151


Dwg. No. A-14,152
FIGURE 5


The motor speed is controlled by the current limiting. For a given load, speed is proportional to torque, and torque is proportional to motor current. Subsequently, the motor speed can be controlled through \(\mathrm{V}_{\text {REF }}\).

\section*{CONCLUSION}

Smart power integrated circuits have come a long way in the past few years in solving numerous motor driving problems. The UDN2936W is one example of how integrated monolithic devices can replace a drive circuit of many components with one reliable component. Also evident is the fact that bipolar transistors continue to provide economic solutions in the high current application.


FIGURE 7

\title{
APPLICATIONS INFORMATION
}

\section*{SERIES 5800 BiMOS II POWER DRIVERS}

\section*{INCANDESCENT LAMP DRIVERS}

Each of the UCN5800A or UCN5801A open-collector Darlington outputs will sink up to 500 mA and will sustain at least 50 V in the OFF state. The high peak current rating of these devices allows their use with the high inrush (10 x) currents normally associated with incandescent lamps. Package power limitations normally disallow simultaneous and continuous operation of all outputs at the rated maximun current: Either a reduction in output current or a suitable combination of duty cycle and number of active outputs is usually required.

The UCN5800A is supplied in a standard 14-lead DIP. The UCN5801A is furnished in a 22 -lead DIP with 0.400 " row spacing.

\section*{RECOMMENDED MAX. OPERATING CONDITIONS}
Output Voltage 45 V
Logic Supply Voltage Range . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.0 V to 12 V
Continuous Output Current 350 mA


\section*{PLANAR GAS-DISCHARGE DISPLAY DRIVERS}

Combining the high-voltage UCN5810AF-1, UCN5812AF-1 or UCN5818AF-1 serial-input, latched source driver with the UCN5823A serial-input, latched sink driver provides a simple way to drive multiplexed high-voltage planar gas-discharge displays.

\section*{RECOMMENDED MAX. OPERATING CONDITIONS}

Output Voltage
UCN5810AF-1, UCN5812AF-1, UCN5818AF-1 . . . . . . . . . . . . . . 75 V
UCN5823A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95 V
Logic Supply Voltage Range . . . . . . . . . . . . . . . . . . . . . . . . . . 5.0 V to 12 V
Continuous Output Current
UCN5810AF-1, UCN5812AF-1, UCN5818AF-1 . . . . . . . . . . . . - 25 mA
UCN5823A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 350 mA


\section*{VACUUM-FLUORESCENT DISPLAY DRIVERS}

The UCN5815A 8-bit, latched, source driver provides a practical means of driving the segments, dots (matrix panel), or bars of multiplexed high-voltage vacuum-fluorescent displays. The UCN5810AF (10-bit), UCN5812AF (20-bit), or UCN5818AF (32-bit) serial-input latched source drivers are well-suited for use as character or digit drivers. The high-voltage versions (suffix-1) can also be used to drive the anodes of planar gas-discharge displays.

\section*{RECOMMENDED MAX. OPERATING CONDITIONS}

Output Voltage
UCN5810AF, UCN5812AF, UCN5818AF . . . . . . . . . . . . . . . . . . . 55 V
UCN5810AF-1, UCN5812AF-1, UCN5818AF-1 . . . . . . . . . . . . . . 75 V
Logic Supply Voltage Range . . . . . . . . . . . . . . . . . . . . . . . . . . 5.0 V to 12 V
Continuous Output Current -25 mA


\section*{MULTIPLEXED INCANDESCENT LAMP DRIVERS}

In order to obtain brightness equivalent to normal dc operation, multiplexed incandescent displays must be operated at a voltage:
where
\[
\begin{aligned}
E_{M P X} & =E_{D C} \sqrt{N} \\
E_{M P X} & =\text { the recommended operating supply voltage }, \\
E_{D C} & =\text { the rated dc lamp voltage, and } \\
N & =\text { the number of digits being multiplexed. }
\end{aligned}
\]

Multiplexed lamps also require isolation diodes to prevent sneak series/parallel paths to unaddressed elements.

Serial-input, latched source drivers provide simple, compact, and economical segment drivers for mutiplexed incandescent lamp applications. The UCN5890A and UCN5891A feature high-voltage, high-current ( 500 mA , peak) Darlington outputs. The UCN5895A has saturated outputs for minimum voltage drop and will source up to 250 mA per driver. The drivers are supplied in an economical 16-pin "A" package. The UCN5890, UCN5891, and UCN5895 are pin-compatible except for output ratings.

\section*{RECOMMENDED MAX. OPERATING CONDITIONS}

Output Voltage
UCN5890A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75 V
UCN5891A
UCN5895A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45 V
Logic Supply Voltage Range . . . . . . . . . . . . . . . . . . . . . . . . . . 5.0 V to 12 V
Continuous Output Current
UCN5890A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 350 mA
UCN5891A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 350 mA
UCN5895A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120 mA


\section*{MULTIPLEXED LED DRIVERS}

Latched source drivers are simple, compact, and economical segment drivers for multiplexed LED and incandescent and lamp applications. The UCN5895A features saturated outputs for minimum voltage drop. It sources a minimum of 120 mA per driver. The source driver is supplied in an economical 16-pin 'A' package.

A typical common-cathode LED display driver application is shown below. The high-current UCN5821A, a latched sink driver, is used to drive the digits. Common-anode LED displays would require the use of the UCN5891A source driver and UCN5821A sink driver.

In order to obtain sufficient brightness, multplexed LED displays must typically be operated at greatly increased current. Appropriate current limiting is required.

\section*{RECOMMENDED MAX. OPERATING CONDITIONS}

Output Voltage
\(\qquad\)
UCN5890A 55 V

UCN5891A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45 V
UCN5895A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45 V
Logic Supply Voltage Range . . . . . . . . . . . . . . . . . . . . . . . . . . 5.0 V to 12 V
Continuous Output Current
UCN5821A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 350 mA
UCN5890A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 350 mA
UCN5891A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 350 mA
UCN5895A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 120 mA


\section*{THERMAL PRINTHEAD DRIVER}

Designed primarily for use with thermal printheads, the UCN5832A is optimized for low output-saturation voltage and high-speed operation. Each device has 32 bipolar, open-collector saturated outputs, a CMOS data latch for each driver, a 32-bit CMOS shift register, and CMOS control circuitry. A CMOS serial data output allows these devices to be cascaded in applications requiring more than 32 bits.

The UCN5832A is supplied in a 40-pin DIP with 0.600 " row spacing. Under normal conditions, all outputs will sustain 100 mA continuously without derating. They can also be supplied in unpackaged chip form or in a leaded chip carrier.

\section*{RECOMMENDED MAX. OPERATING CONDITIONS}

Output Voltage
Logic Supply Voltage Range . . . . . . . . . . . . . . . . . . . . . . . . . . 5.0 V to 12 V
Continuous Output Current 100 mA


\section*{BiMOS II POWER DRIVERS}

\section*{RELAY AND SOLENOID DRIVERS}

BiMOS II drivers provide an interface flexibility beyond the reach of standard logic buffers and power-driver arrays. Drivers with internal, transient-suppression diodes are ideal for use with relay and solenoid loads.

Series UCN5840A sink drivers feature isolated logic and power grounds that allow split-supply operation or isolated grounds for reduction of transients and noise currents on common logic/load ground lines. The UCN5890A source driver requires load supply voltages of at least 20 V . For lower-voltage operation, the UCN5891A is recommended.

The serial DATA OUTPUT allows cascading for interface applications requiring additional drive lines. The OUTPUT ENABLE can also provide a CHIP ENABLE function that uses a minimum number of drive lines to control output from several packages in a simple multiplex scheme.

\section*{RECOMMENDED MAX. OPERATING CONDITIONS}

Output Voltages (Inductive Load)
\(\qquad\)
UCN5842A
50 VUCN5843A
UCN5890A ..... 50 V
UCN5891A ..... 35 V
Logic Supply Voltage Range ..... 5.0 V to 12 V
Continuous Output Current ..... 350 mA


\section*{MULTI-CHANNEL INTERFACE TO HIGH-POWER LOADS}

BiMOS II power drivers can also be used as multi-channel predrivers for discrete high-current semiconductors, reducing the need for many discrete components. BiMOS II sink drivers provide enough switching current to the bases of discrete PNP power transistors for load currents of up to 20 A . Higher load currents can be obtained by using power Darlington devices. BiMOS II source drivers may require discrete Darlington power drivers for significant load currents, but have the advantage of allowing rather wide load-voltage swings.

For ac loads, source drivers can be used to provide gate current (with appropriate current limiting) to a power SCR or triac. This scheme can provide an economical approach to many applications such as driving incandescent lamps or ac motors with current levels of up to 20 A .


Dwg. No. A-11,744A




HALL-EFFECT SENSOR ICs



\section*{}

\section*{}

\section*{}

\section*{SECTION 4. TECHNICAL DATA \& APPLICATION NOTES for Hall-Effect Sensor ICs}
in Numerical Order Beginning at 4-1
Applications Information:
Hall Effect Applications Guide ..... 4-74
The Hall Effect Sensor ..... 4-108

\title{
3046, 3056, avD 3058
}

\section*{HALL-EFFECT GEAR-TOOTH SENSORS-ZERO SPEED}

The A3046EU/LU, A3056EU/LU, and A3058EU/LU Hall-effect gear-tooth sensors are monolithic integrated circuits that switch in response to differential magnetic fields created by ferrous targets. These devices are ideal for use in gear-tooth-based speed, position, and timing applications and operate down to zero rpm over a wide range of air gaps and temperatures. When combined with a backbiasing magnet and proper assembly techniques, devices can be configured to give \(50 \%\) duty cycle or to switch on either leading, trailing, or both edges of a passing gear tooth or slot.

The six devices differ only in their magnetic switching values and operating temperature ranges. The low hysteresis of the A3046/56EU and A3046/56LU makes them perfectly suited for ABS (anti-lock brake system) or speed sensing applications where maintaining large air gaps is important. The A3046EU/LU features improved switch point stability with temperature over the A3056EU/LU. The high hysteresis of the A3058EU and A3058LU, with their excellent temperature stability, makes them especially suited to ignition timing applications where switch-point accuracy (and latching requirements) is extremely important.

All devices, when used with a back-biasing magnet, can be configured to turn ON or OFF with the leading or trailing edge of a gear tooth or slot. Changes in fields on the magnet face caused by a moving

Continued next page...

\section*{BENEFITS}
- Senses Ferrous Targets Down to Zero RPM
- Defined Power-Up State (3058 only) Available Mid-1993
- Large Effective Air Gap
- Wide Operating Temperature Range
- Operation from Unregulated Supply
- High-Speed Operation
- Output Compatible With All Logic Families
- Reverse Battery Protection
- Solid-State Reliability ... No Moving Parts
- Resistant to Physical Stress

\section*{SELECTION GUIDE}
\begin{tabular}{|l|l|c|}
\cline { 2 - 3 } \multicolumn{1}{c|}{} & \multicolumn{2}{c|}{ Switching Hysteresis, \(\mathrm{B}_{\mathrm{OP}}-\mathrm{B}_{\mathrm{RP}}\)} \\
\cline { 2 - 3 } \multicolumn{1}{c|}{} & \(15-90 \mathrm{G}\) & \(150-250 \mathrm{G}\) \\
\hline Operating Temp. Range & \multicolumn{2}{|c|}{ Device Type Number } \\
\hline\(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \begin{tabular}{l} 
A3046EU \\
A3056EU
\end{tabular} & A3058EU \\
\hline\(-40^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) & \begin{tabular}{c} 
A3046LU \\
\\
\end{tabular} & A3056LU
\end{tabular}

\section*{3046, 3056, and 3058 \\ HALL-EFFECT GEAR-TOOTH SENSORS-ZERO SPEED}
ferrous mass are sensed by two integrated Hall transducers and are differentially amplified by on-chip electronics. The on-chip temperature compensation and Schmitt trigger circuitry minimizes shifts in effective working air gaps and switch points over temperature making these devices ideal for use in ignition timing, anti-lock braking systems, and speed measurement systems in hostile automotive and industrial environments.

Each Hall-effect digital Integrated circuit includes two quadratic Hall effect sensing elements, a voltage regulator, temperature compensating circuitry, low-level amplifier, Schmitt trigger, and an open-collector output driver. The on-board regulator permits operation with supply voltages of 4.5 to 24 volts. The output stage can switch up to 20 mA at conservatively specified repetition rates to 20 kHz and is compatible with bipolar and MOS logic circuits.

Both magnetic characteristics are available in a choice of two operating temperature ranges. Suffix EU devices have an operating

\section*{FUNCTIONAL BLOCK DIAGRAM}


Dwg. No. FH-010
range of \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) while suffix LU devices feature an operating range of \(-40^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\). All devices are packaged in a 3-pin plastic SIP.

ELECTRICAL CHARACTERISTICS at \(V_{C C}=8 \mathrm{~V}\), over operating temperature range.
\begin{tabular}{|l|c|l|ll|c|}
\hline & & & \multicolumn{3}{|c|}{ Limits } \\
\cline { 3 - 7 } Characteristic & Symbol & Test Conditions & Min. & Typ. & Max. \\
\hline Units \\
\hline Supply Voltage & \(\mathrm{V}_{\mathrm{CC}}\) & Operating & 4.5 & - & 24 \\
\hline Output Saturation Voltage & \(\mathrm{V}_{\mathrm{OUT}(\mathrm{SAT})}\) & \(\mathrm{I}_{\mathrm{OUT}}=20 \mathrm{~mA}, \mathrm{~B}>\mathrm{B}_{\mathrm{OP}}\) & - & 135 & 400 \\
\hline Output Leakage Current & \(\mathrm{I}_{\mathrm{OFF}}\) & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{OUT}}=24 \mathrm{~V}, \mathrm{~B}<\mathrm{B}_{\mathrm{RP}}\) & - & - & 5.0 \\
\hline Supply Current & \(\mathrm{I}_{\mathrm{CC}}\) & \(\mathrm{V}_{\mathrm{CC}}=24 \mathrm{~V}, \mathrm{~B}<\mathrm{B}_{\mathrm{RP}}\) & \(\mu \mathrm{A}\) \\
\hline Output Rise time & \(\mathrm{t}_{\mathrm{r}}\) & \(\mathrm{R}_{\mathrm{L}}=820 \Omega, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}\) & - & 7.2 & 14 \\
\hline Output Fall time & \(\mathrm{t}_{\mathrm{f}}\) & \(\mathrm{R}_{\mathrm{L}}=820 \Omega, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}\) & - & 100 & - \\
ma \\
\hline
\end{tabular}

\section*{3046,3056 , AND 3058 \\ HALL-EFFECT GEAR-TOOTH SENSORS-ZERO SPEED}

\section*{MAGNETIC CHARACTERISTICS in gauss at \(\mathbf{V}_{\mathbf{C C}}=8 \mathrm{~V}\).}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & \multicolumn{9}{|c|}{Part Numbers*} \\
\hline & & \multicolumn{3}{|c|}{3046} & \multicolumn{3}{|c|}{3056} & \multicolumn{3}{|c|}{3058} \\
\hline Characteristic & Test Conditions & Min. & Typ. & Max. & Min. & Typ. & Max. & Min. & Typ. & Max. \\
\hline Operate Point, \(\mathrm{B}_{\text {OP }}\) & Output Switches OFF to ON,
\[
T_{A}=+25^{\circ} \mathrm{C}
\] & - & - & 150 & - & - & 150 & - & - & 250 \\
\hline Release Point, \(\mathrm{B}_{\mathrm{RP}}\) & Output Switches ON to OFF,
\[
T_{A}=+25^{\circ} \mathrm{C}
\] & -150 & - & - & -150 & - & - & -250 & - & - \\
\hline Hysteresis, \(\mathrm{B}_{\text {hys }}\) & \(\mathrm{B}_{\mathrm{OP}}-\mathrm{B}_{\mathrm{RP}}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & 15 & 50 & 90 & 15 & 50 & 90 & 150 & 200 & 250 \\
\hline Change in Trip Point, \(\Delta \mathrm{B}_{\mathrm{OP}}\) or \(\Delta \mathrm{B}_{\mathrm{RP}}\) & Over operating temperature range, Ref. \(\mathrm{B}_{\mathrm{OP}}\) or \(\mathrm{B}_{\mathrm{AP}}\) at \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & - & - & \(\pm 50\) & & - & \(\pm 75\) & - & - & \(\pm 50\) \\
\hline
\end{tabular}

NOTES: Magnetic switch points are specified as the difference in magnetic fields at the two Hall elements.
As used here, negative flux densities are defined as less than zero (algebraic convention).
Typical values are at \(T_{A}=+25^{\circ} \mathrm{C}\).
* Complete part number includes the prefix ' \(A\) ' and a suffix to identify operating temperature range and package style. (see selection guide).

\section*{TYPICAL OPERATING CHARACTERISTICS}



Dwg. No. GH-031


Dwg. No. GH-032


Figure 1
TYPICAL GEAR-TOOTH SENSING APPLICATION

\section*{APPLICATIONS INFORMATION}

A gear-tooth sensing system consists of the sensor IC, a backbiasing magnet, an optional pole piece, and a target (Figure 1). The system requirements are usually specified in terms of the effective working air gap between the package and the target (gear teeth), the number of switching events per rotation of the target, temperature and speed ranges, minimum pulse duration or duty cycle, and switch point accuracy. Careful choice of the sensor IC, magnet material and shape, target material and shape, and assembly techniques enables large working air gaps and high switch-point accuracy over the system operating temperature range.
Naming Conventions. With a south pole in front of the branded surface of the sensor, a north pole behind the sensor, the field at the sensor is defined as positive. As used here, negative flux densities are defined as less than zero (algebraic convention), e.g., -100 G is less than - 50 G .

Magnet Biasing. In order to sense moving non-magnetized ferrous targets, these devices must be back-biased by mounting the unbranded side on a small permanent magnet. Either magnetic pole (north or south) can be used.

The devices can also be used without a back-biasing magnet. In this configuration, the sensor can be used to detect a rotating ring magnet such as those found in brushless dc motors or in speed sensing applications. Here, the sensor detects the magnetic field gradient created by the magnetic poles.


Figure 2
TYPICAL TRANSFER CHARACTERISTIC

\section*{3046, 3056, AND 3058 \\ HALL-EFFECT GEAR-TOOTH SENSORS-ZERO SPEED}

Sensor Operation. The A3046EU/LU, A3056EU/LU, and A3058EU/LU sensor ICs each contain two integrated Hall transducers (E1 and E2) that are used to sense a magnetic field differential across the face of the IC (see Sensor Location drawing). Referring to Figure 2, the trigger switches the output ON (output LOW) when \(\mathrm{B}_{\mathrm{E}_{1}}-\mathrm{B}_{E 2}>\mathrm{B}_{\text {op }}\) and switches the output OFF (output HIGH) when \(B_{E 1}-B_{E 2}<B_{R P}\). The difference between \(B_{o p}\) and \(\mathrm{B}_{\mathrm{RP}}\) is the hysteresis of the device.

Figure 3 relates the output state of a back-biased sensor IC, with switching characteristics shown in Figure 2, to the target gear profile and position. Assume a north pole back-bias configuration (equivalent to south pole at the face of the device). The motion of the gear produces a phase-shifted field at E1 and E2 (Figure 3 (a)); internal conditioning circuitry subtracts the field at the two elements (Figure 3 (b)); and the Schmitt trigger at the output of the conditioning circuitry switches at the pre-determined thresholds ( \(\mathrm{B}_{\mathrm{OP}}\) and \(\mathrm{B}_{\mathrm{RP}}\) ). As shown (Figure 3 (C)), the IC output is LOW whenever sensor E 1 sees a (ferrous) gear tooth and sensor E2 faces air. The output is HIGH when sensor E1 sees air and sensor E2 sees the ferrous target.

A gear-tooth sensor can be configured (see Assembly Techniques) to operate as a latch, a (positive) switch, or a negative switch. Note the change in duty cycle in each of the cases (Figure 4).

A latch is a device where the operate point is greater than zero gauss and the release point is less than zero gauss. With the configuration shown in Figure 3, such a device will switch ON on the leading edge and OFF on the trailing edge of the target tooth.

A (positive) switch is a device where both the operate and release points are greater than zero gauss (positive values). In the configuration shown in Figure 3, such a device will switch ON and then switch OFF on the leading or rising edge of the target tooth (Figure 4 (a)).


A negative switch is a device where both the operate and release points are less than zero gauss (negative values). In the configuration shown in Figure 3, such a device will switch OFF and then switch ON on the trailing or falling edge of the target tooth (Figure 4 (b)).

Speed sensors can use any of the three sensor configurations described. Timing sensors, however, must use a latch to guarantee dual-edge detection. Latches are most easily made using the A3058EU or A3058LU device types.

\section*{3046, 3056, AND 3058 \\ HALL-EFFECT GEAR-TOOTH SENSORS-ZERO SPEED}

\section*{SYSTEM ISSUES}

Optimal performance of a gear-tooth sensing system strongly depends on four factors: the IC magnetic parameters, the magnet, the pole piece configuration, and the target.

Sensor Specifications. Shown in Figure 5 are graphs of the differential field as a function of air gap. A 48-tooth, 2.5 " ( 63.5 mm ) diameter, uniform wheel similar to that used in ABS applications is used. The samarium cobalt magnet is 0.32 " diameter by 0.20 " long \((8.13 \times 5.08 \mathrm{~mm})\). The maximum functioning air gap with this typical gear/magnet combination can be determined using the graphs and the specifications for the sensor IC.

In this case, if an A3056EU/LU sensor with a \(B_{o p}\) of +25 G and a \(\mathrm{B}_{\mathrm{RP}}\) of -25 G is used, the maximum allowable air gap would be 0.110 " ( 2.79 mm ). If the switch points change +75 G with temperature \(\left(\mathrm{B}_{\mathrm{OP}}=+100 \mathrm{G}, \mathrm{B}_{\mathrm{RP}}=+50 \mathrm{G}\right)\), the maximum air gap will be approximately 0.077 " ( 1.96 mm ).

All system issues should be translated back to such a profile to aid the prediction of system performance.

Magnet Selection. These devices can be used with a wide variety of commercially available permanent magnets. The selection of the magnet depends on the operational and environmental requirements of the sensing system. For systems that require high accuracy and large working airgaps or an extended temperature range, the usual magnet material of choice is rare earth samarium cobalt (SmCo). This magnet material has a high energy product and can operate over an extended temperature range. For systems that require low-cost solutions for an extended temperature range, Alnico-8 can be used. Due to its relatively low energy product, smaller operational airgaps can be expected. At this time, neodymium iron boron ( NeFeB ) is not a proven high-temperature performer; at temperatures above \(+150^{\circ} \mathrm{C}\) it may irreversibly lose magnetic strength.


Dwg. No. WH-004
Figure 4
POSITIVE AND NEGATIVE SWITCH OPERATION

Of these three magnet materials, Alnico-8 is the least expensive by volume and SmCo is the most expensive.

Either cylindrical- or cube-shaped magnets can be used, as long as the magnet pole face at least equals the facing surface(s) of the IC package and the pole piece. Choose the length of the magnet to obtain a high length-to-width ratio, up to 0.75:1 for rare earths, or 1.5:1 for Alnico-8. Any added magnet length may incrementally improve the allowable maximum air gap.

Magnets, in general, have a non-uniform magnetic surface profile. The flux across the face of a magnet can vary by as much as \(5 \%\) of the average field over a \(0.10^{\prime \prime}(2.5 \mathrm{~mm})\) region. If a Hall sensor is placed directly on a magnet face, the non-uniformity can appear to shift the operating parameters of the sensor. For example, if a device is placed on a 3000 G magnet with \(\pm 2 \%\) face offsets, each of the operating points might be shifted by \(\pm 60 \mathrm{G}\). When offsets are present, the operating characteristics may be greatly altered.


Dwg. No. GH-035


Dwg. No. GH-036
Figure 5
DIFFERENTIAL FLUX DENSITY

Pole Piece Design. A pole piece may be used at the face of the magnet to smooth out the magnet-face offsets. A 0.020 " ( 0.51 mm ) thick, soft-iron pole piece will bring the field non-uniformity down to the \(\pm 1 \%-\) to \(- \pm 3 \%\) range. Note that pole pieces will minimize but not eliminate the non-uniformity in the magnet face field. Front pole pieces will almost always result in a reduced maximum air gap.

Ferrous Targets. The best ferrous targets are made of cold-rolled low-carbon steel. Sintered-metal targets are also usable, but care must be taken to ensure uniform material composition and density.

The teeth or slots of the target should be cut with a slight angle so as to minimize the abruptness of transition from metal to air as the target passes by the sensor. Sharp transitions will result in magnetic overshoots that can result in false triggering.

Gear teeth larger than 0.10 " ( 2.54 mm ) wide and at least 0.10 " \((2.54 \mathrm{~mm})\) deep provide reasonable working air gaps and adequate change in magnetic field for reliable switching. Generally, larger teeth and slots allow a larger air gap. A gear tooth width approximating the spacing between sensors ( \(0.088^{\prime \prime}\) or 2.24 mm ) requires special care in the system design and assembly techniques.

\section*{ASSEMBLY TECHNIQUES}

Due to magnet face non-uniformities and device variations, it is recommended that applications requiring precision switching utilize a mechanical optimization procedure during assembly. Without a pole piece, the inherent magnet face offsets can be used to pre-bias the magnetic circuit to obtain any desired operating mode. This is achieved by physically changing the relative position of the magnet behind the sensor to achieve the desired system performance objective. For example, with a rotating ABS gear, the objective might be a \(50 \%\) duty cycle at maximum air gap. Similar objectives can be set for ignition (crank and cam position) sensing systems.

Non-precision speed sensing applications do not require optimization. For applications where mechanical optimization is not feasible, non-zero speed devices such as the UGN/UGS3059KA ac-coupled gear-tooth sensor are available.

SENSOR LOCATION


\section*{3055}

\section*{MULTIPLEXED TWO-WIRE HALL-EFFECT SENSOR ICs}

The UGN3055U Hall-effect sensor is a digital magnetic sensing IC capable of communicating over a two-wire power/signal bus. Using a sequential addressing scheme, the device responds to a signal on the bus and returns the diagnostic status of the IC, as well as the status of each monitored external magnetic field. As many as 30 sensors can function on the same two-wire bus. This IC is ideal for multiple sensor applications where minimizing the wiring harness size is desirable or essential.

The device consists of high-resolution bipolar Hall-effect switching circuitry, the output of which drives high-density CMOS logic stages. These logic stages decode the address pulse and enable a response at the appropriate address. The combination of magnetic-field or switch-status sensing, low-noise amplification of the Hall-transducer output, and high-density decoding and control logic is made possible by the development of a new sensor BiMOS fabrication technology.

This unique magnetic sensing IC operates within specifications between \(-20^{\circ} \mathrm{C}\) and \(+85^{\circ} \mathrm{C}\). Alternate magnetic and temperature specifications are available upon request. It is supplied in a 60 mil \((1.54 \mathrm{~mm})\) thick, three-pin plastic SIP. Each package is clearly marked with a two-digit decimal device address (xx).

\section*{FEATURES}
- Complete Multiplexed Hall-Effect IC with Simple Sequential Addressing Protocol
- Allows Power and Communication Over a Two-Wire Bus (Supply/Signal and Ground)
Up to 30 Hall-Effect Sensors Can Share a Bus
Sensor Diagnostic Capabilities
Magnetic-Field or Switch-Status Sensing
Low Power of BiMOS Technology Favors Battery-Powered and Mobile Applications
- Ideal for Automotive, Consumer, and Industrial Applications

\section*{ABSOLUTE MAXIMUM RATINGS} at \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\)

Supply Voltage, \(\mathrm{V}_{\mathrm{BUS}}\). . . . . . . . . . . . . . 24 V Magnetic Flux Density, B . . . . . . Unlimited Operating Temperature Range,
 Storage Temperature Range, \(\mathrm{T}_{\mathrm{S}} \ldots \ldots \ldots \ldots \ldots . \cos ^{\circ} \mathrm{C}\) to \(+\mathbf{1 5 0}^{\circ} \mathrm{C}\) Package Power Dissipation,


OPERATIONAL CHARACTERISTIC over operating temperature range.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Electrical Characteristics}} & \multirow[b]{2}{*}{Symbol} & \multicolumn{4}{|c|}{Limits} \\
\hline & & & Min. & Typ. & Max. & Units \\
\hline Power Supply Voltage & & \(V_{\text {Bus }}\) & - & - & 15 & V \\
\hline Signal Current & & \(I_{\text {S }}\) & 12 & 15 & 20 & mA \\
\hline \multirow[t]{3}{*}{Quiescent Current} & \(\mathrm{V}_{\text {BUS }}=6 \mathrm{~V}\) & \(\mathrm{I}_{\mathrm{QH}}\) & - & - & 2.5 & mA \\
\hline & \(\mathrm{V}_{\text {BUS }}=9 \mathrm{~V}\) & \(\mathrm{I}_{\mathrm{QL}}\) & - & - & 2.5 & mA \\
\hline & \(\mathrm{IOH}^{-1} \mathrm{OL}\) & \(\mathrm{I}_{\mathrm{Q}}\) & - & - & 300 & \(\mu \mathrm{A}\) \\
\hline Address Range & & Addr & 1 & - & 30 & - \\
\hline \multirow[t]{3}{*}{Clock Thresholds} & LOW to HIGH & \(\mathrm{V}_{\text {CLH }}\) & - & - & 8.5 & V \\
\hline & HIGH to LOW & \(\mathrm{V}_{\mathrm{CHL}}\) & 6.5 & - & - & V \\
\hline & Hysteresis & \(\mathrm{V}_{\mathrm{CHYS}}\) & - & 0.8 & - & \(\checkmark\) \\
\hline Clock Period & & \(\mathrm{t}_{\text {CLK }}\) & 0.1 & 1.0 & - & ms \\
\hline Address LOW Voltage & & \(\mathrm{V}_{\mathrm{L}}\) & \(\mathrm{V}_{\text {RST }}\) & 6 & \(\mathrm{V}_{\text {CHL }}\) & V \\
\hline Address HIGH Voltage & & \(\mathrm{V}_{\mathrm{H}}\) & \(\mathrm{V}_{\mathrm{CLH}}\) & 9 & \(\mathrm{V}_{\text {BUS }}\) & V \\
\hline Power-On Reset Voltage & & \(\mathrm{V}_{\text {RST }}\) & 2.5 & 3.5 & 5.5 & V \\
\hline \multirow[t]{2}{*}{Settling Time} & \(\mathrm{V}_{\text {BUS }}=9 \mathrm{~V}\) & \(t_{\text {h }}\) & 100 & - & - & \(\mu \mathrm{s}\) \\
\hline & \(\mathrm{V}_{\text {BUS }}=6 \mathrm{~V}\) & \(\mathrm{t}_{1}\) & 100 & - & - & \(\mu \mathrm{s}\) \\
\hline \multirow[t]{2}{*}{Propagation Delay} & LOW to HIGH & \(\mathrm{t}_{\mathrm{plh}}\) & 10 & - & - & \(\mu \mathrm{s}\) \\
\hline & HIGH to LOW & \(\mathrm{t}_{\mathrm{phl}}\) & - & - & 10 & \(\mu \mathrm{s}\) \\
\hline \multirow[t]{2}{*}{Pin 3 Input Resistance} & No Magnetic Field ( \(\mathrm{V}_{\text {OUT }}=\mathrm{HIGH}\) ) & \(\mathrm{R}_{\text {OUTH }}\) & 40 & - & 75 & k \(\Omega\) \\
\hline & Mag. Field Present ( \(\mathrm{V}_{\text {OUT }}=\) LOW \()\) & \(\mathrm{R}_{\text {OUTL }}\) & - & - & 50 & \(\Omega\) \\
\hline
\end{tabular}

\section*{Magnetic Characteristics}
\begin{tabular}{|l|c|c|ccc|c|}
\hline Magnetic Thresholds & *Turn-On & \(\mathrm{B}_{\mathrm{OP}}\) & 50 & 150 & 300 & G \\
\cline { 2 - 7 } & Turn-Off & \(\mathrm{B}_{\mathrm{RP}}\) & -25 & 100 & 300 & G \\
\hline Hysteresis \(\left(\mathrm{B}_{\mathrm{OP}}-\mathrm{B}_{\mathrm{RP}}\right)\) & & \(\mathrm{B}_{\mathrm{HYS}}\) & 0 & 50 & 75 & G \\
\hline
\end{tabular}

\footnotetext{
*Alternate magnetic switch point specifications are available on request. Please contact the factory.
}

\section*{SENSOR LOCATION}
( \(\mathbf{\pm 0 . 0 0 5 "}\) [ 0.13 mm ] die placement)


\section*{FUNCTIONAL BLOCK DIAGRAM}


Dwg. No. FH-009

\section*{DEFINITION OF TERMS}

\section*{Sensor Address}

Each bus sensor has a factory-specified predefined address. At present, allowable sensor addresses are integers from 1 to 30 .
LOW-to-HIGH Clock Threshold ( \(\mathrm{V}_{\mathrm{cLH}}\) ) Minimum voltage required during the positive-going transition to increment the bus address and trigger a diagnostic response from the bus sensors. This is also the maximum threshold of the on-chip comparator which monitors the supply voltage, \(\mathrm{V}_{\text {Bus }}\).
HIGH-to-LOW Threshold ( \(\mathrm{V}_{\mathrm{HL}}\) )
Maximum voltage required during the negative-going transition to trigger a signal current response from the bus sensors. This is also the maximum threshold of the on-chip comparator which monitors the supply voltage, \(\mathrm{V}_{\mathrm{Bus}}\).
Bus HIGH Voltage ( \(\mathbf{V}_{\mathrm{H}}\) )
Bus HIGH voltage required for addressing. Voltage
should be greater than \(\mathrm{V}_{\mathrm{CLH}}\).

\section*{Address LOW Voltage ( \(\mathbf{V}_{\mathrm{L}}\) )}

Bus LOW Voltage required for addressing. Voltage should be greater than \(\mathrm{V}_{\text {RST }}\) and less than \(\mathrm{V}_{\text {CHL }}\) -
Bus Reset Voltage ( \(\mathrm{V}_{\text {RST }}\) )
Voltage level required to reset individual sensors.

\section*{Sensor Quiescent Current Drain \(\left(I_{Q}\right)\)}

The current drain of bus sensors when active but not addressed. \(I_{\text {oH }}\) is the maximum quiescent current drain when the sensor is not addressed and is at \(V_{H} \cdot I_{\alpha}\) is the maximum quiescent current drain when the sensor is not addressed and is at \(\mathrm{V}_{\mathrm{L}}\).

\section*{Diagnostic Phase}

Period on the bus when the address voltage is at \(\mathrm{V}_{\mathrm{H}}\). During this period, a correctly addressed sensor responds by increasing its current drain on the bus. This response from the sensor is called the diagnostic response and the bus current increase is called the diagnostic current.

\section*{Signal Phase}

Period on the bus when the address voltage is at \(\mathrm{V}_{\mathrm{L}}\). During this period, a correctly addressed sensor that detects a magnetic field greater than magnetic Operate Point \(\mathrm{B}_{\text {op }}\) responds by maintaining a current drain of \(\mathrm{I}_{\mathrm{s}}\) on the bus. This response from the sensor is called the signal response and the bus current increase is called the signal current.

\section*{Sensor Address Response Current ( \(\mathbf{I}_{\mathrm{s}}\) )}

Current returned by the bus sensors during the diagnostic and the signal responses of the bus sensors. This is accomplished by enabling the constant current source (CCS).

\section*{Magnetic Operate Point ( \(\mathrm{B}_{\mathrm{op}}\) )}

Minimum magnetic field required to switch ON the Hall amplifier and switching circuitry of the addressed sensor. This circuitry is only active when the sensor is addressed.
Magnetic Release Point ( \(\mathrm{B}_{\mathrm{RP}}\) )
Magnetic field required to switch OFF the Hall amplifier and switching circuitry after the output has switched ON. This is due to magnetic memory in the switching circuitry. However, when a device is deactivated by changing the current bus address, all magnetic memory is lost.
Magnetic Hysteresis ( \(\mathrm{B}_{\mathrm{Hrs}}\) )
Difference between the \(\mathrm{B}_{\mathrm{op}}\) and \(\mathrm{B}_{\mathrm{RP}}\) magnetic field thresholds.

\section*{ADDRESSING PROTOCOL}

The device may be addressed by modulating the supply voltage as shown in Figure 1. A preferred addressing protocol is as follows: the bus supply voltage is brought down to 0 V so that all devices on the bus may be reset. The voltage is then raised to the address LOW voltage \(\left(\mathrm{V}_{\mathrm{L}}\right)\) and the bus quiescent current is measured. The bus is then toggled between \(V_{L}\) and \(V_{H}\) (address HIGH voltage), with each positive transition representing an increment in the bus address. After each voltage transition, the bus current is monitored to check for diagnostic and signal responses from sensor IC's.

\section*{Sensor Addressing}

When a sensor detects a bus address equal to its factory programmed address, it responds with an increase in its supply current drain (called \(\mathrm{I}_{\mathrm{s}}\) during the HIGH portion of the
address cycle). This response may be used as an indication that the sensor is alive and well on the bus and is also called the diagnostic response. If the sensor detects an ambient magnetic field, it also responds with \(I_{s}\) during the low portion of the address cycle. This response from the sensor is called the signal response. When the next positive transition is detected, the sensor becomes disabled, and its contribution to the bus signal current returns to \(I_{\mathrm{a}}\).

\section*{Bus Current}

Figure 1 displays the above described addressing protocol. The top trace represents the bus voltage transitions as controlled by the bus driver (see applications note for an optimal bus driver schematic). The second trace represents the bus current contribution of sensor (address 2). The diagnostic response from the sensor indicates that it detected its address on the bus; however, no signal response current is returned which indicates that sufficient magnetic field is not detected at the chip surface. The third trace represents the current drain of sensor 2 when a magnetic field is detected. Note both the diagnostic and signal response from the sensor. The last trace represents the overall bus current drain when sensors 2 and 3 are present; note that

\section*{FIGURE 1}

BUS TIMING DI


NOTE: Diagnostic current is returned when the preset device address is detected.
Signal current is returned when the correct address and magnetic field are both detected.
while sensor 2 returns a diagnostic and signal current, sensor 3 only returns a diagnostic current. When no sensors are addressed, the net bus current drain is the sum of quiescent currents of all sensors on the bus (for ' \(n\) ' sensors, the bus quiescent current drain is \(\left.\mathrm{n}^{*}\right|_{\mathrm{Q}}\) ).

\section*{Bus Issues}

At present, a maximum of 30 active sensors can coexist on the same bus, each with a different address. Address 0 is reserved for bus current calibration in software. This feature allows for fail-safe detection of signal current and eliminates detection problems caused by low signal current ( \(l_{s}\) ), the operation of sensors at various ambient temperatures, lot-to-lot variation of quiescent current, and the addition and replacement of sensors to the bus while in the field. Address 31 is designed to be inactive to allow for further address expansion of the bus (to 62 maximum addresses). In order to repeat the address cycle, the bus must be reset as shown in Figure 1 by bringing the supply voltage to below \(\mathrm{V}_{\text {RST }}\). Sensors have been designed not to 'wrap-around'.

\section*{Magnetic Sensing}

The sensor IC has been designed to respond to an external magnetic field whose magnetic strength is greater than \(\mathrm{B}_{\mathrm{op}}\). It accomplishes this by amplifying the output of an on-chip Hall transducer and feeding it into a threshold detector. In order that bus current is kept to a minimum, the transducer and amplification circuitry is kept powered down until the sensor is addressed. Hence, the magnetic status is evaluated only when the sensor is addressed.

\section*{External Switch Sensing}

The third pin of the IC (pin 3) may be used to detect the status of an external switch when magnetic field sensing is not desired (and in the absence of a magnetic field). The allowable states for the switch are 'open' and 'closed' (shorted to sensor ground).

\section*{APPLICATIONS NOTES}

\section*{Magnetic Actuation}

Figure 2 shows the wiring of the UGN3055U when used as a magnetic threshold detector. Pin 1 of the sensor is wired to the positive terminal of the bus, pin 2 is connected to the bus negative terminal, and pin 3 has no connection.

\section*{Mechanical Actuation}

Figure 3 shows the wiring of the UGN3055U when used to detect the status of a mechanical switch. In this case, pin 3 is connected to the positive terminal of the switch. The negative side of the switch is connected to the negative terminal of the bus. When the mechanical switch is closed (shorted to ground) and the correct bus address is detected by the IC, the sensor responds with a signal current. If the switch is open, only a diagnostic current is returned.

\section*{FIGURE 2}

MAGNETICALLY ACTUATED SENSOR


FIGURE 3
MECHANICALLY ACTUATED SENSOR


\section*{3055}

MULTIPLEXED TWO-WIRE HALL-EFFECT SENSOR IC

\section*{FIGURE 4}

BUS INTERCONNECTION


\section*{Bus Configuration}

A maximum of 30 sensors may be connected across the same two wire bus as shown in Figure 4. It is recommended that the sensors use a dedicated digital ground wire to minimize the effects of changing ground potential (as in the case of chassis ground in the automotive industry).

The bus was not designed to require two wire twisted pair wiring to the sensors; however, in areas of extreme EMI (electromagnetic interference), it may be advisable to install a small bypass capacitor ( \(.01 \mu \mathrm{~F}\) for example) between the supply and ground terminals of each sensor instead of using the more expensive wiring.

\section*{Bus Driver}

It is recommended that the bus be controlled by microprocessor-based hardware for the following reasons:
- Sensor address information may be stored in ROM in the form of a look up table.
- Bus faults can be pinpointed by the microprocessor by comparing the diagnostic response to the expected response in the ROM look up table.
- The microprocessor, along with an \(A / D\) converter, can also be used to self calibrate the quiescent currents in the bus and hence be able to easily detect a signal response.
- The microprocessor can also be used to filter out random line noise by digitally filtering the bus responses.
- The microprocessor can easily keep track of the signal responses, initiate the appropriate action; e.g., light a lamp, sound an alarm, and also pinpoint the location of the signal.

Optimally, the microprocessor is used to control bus-driving circuitry that will accept TTL level inputs to drive the bus and will return an analog voltage representation of the bus current.

\section*{Interface Schematic}

The bus driver is easily designed using a few operational amplifiers, resistors, and transistors. Figure 5 shows a schematic of a recommended bus driver circuit that is capable of providing 6 to 9 V transitions, resetting the bus, and providing an analog measurement of the current for use by the A/D input of the microprocessor.

In Figure 5, the Address pin provides aTTL-compatible input that is used to control the Bus supply. A HIGH ( 5 V ) input switches Q1 ON and sets the bus voltage to 6 V through the resistor divider R4, R5, and the Zener Z1. A LOW input switches OFF Q2 and sets the bus voltage to 9 V . This voltage is fed into the positive input of the operational amplifier OP1 and is buffered and made available at Bus Supply (or sensor supply). Bus reset control is also available in the form of a TTL-compatible input. When this input, which is marked Reset, is HIGH, Q2 is switched ON and the positive input of the op amp is set to the saturation voltage of the transistor (approximately 0 V ). This resets the bus.

A linear reading of the bus current is made possible by amplifying the voltage generated across R6 (which is \(\mathrm{I}_{\mathrm{Bus}}{ }^{* R 6}\) ). The amplifier, OP2, is a standard differential amplifier of gain R9/R7 (provided that R7 = R8, R9 = R10). The gain of the total transimpedance amplifier is given by:
\[
V_{\text {OUT }}=I_{\text {Bus }} * R 6 * R 9 / R 7
\]

This voltage is available at the terminal marked Analog Out.

\section*{Bus Control Software}

The processing of the bus current (available at Analog Out) is best done by feeding it into the A/D input of a microprocessor. If the flexibility provided by a microprocessor is not desired, this signal could be fed into threshold detection circuitry; e.g., comparator, and the output used to drive a display.

\section*{Related References}
1. G. AVERY, "Two Terminal Hall. Sensor," ASSIGNEE: Sprague Electric Company, North Adams, MA, United States. Patent number 4,374,333; Feb. 1983.
2. T. WROBLEWSKI and F. MEISTERFIELD, "Switch Status Monitoring System, Single Wire Bus, Smart Sensor Arrangement There Of," ASSIGNEE: Chrysler Motor Corporation, Highland Park, MI, United States. Patent number 4,677,308; June 1987.

FIGURE 5
BUS INTERFACE SCHEMATIC


\title{
3056 3058
}

\title{
HALL-EFFECT GEAR-TOOTH SENSORS-ZERO SPEED
}


Pinning is shown viewed from branded side.

\section*{ABSOLUTE MAXIMUM RATINGS}

Supply Voltage, \(\mathrm{V}_{\mathrm{CC}}\). . . . . . . . . . . . . . . 28 V
Reverse Battery Voltage,
\[
\mathrm{V}_{\mathrm{RCC}} \text {. . . . . . . . . . . . . . . . . . . . . }-30 \mathrm{~V}
\]

Magnetic Flux Density, B . . . . . . . Unlimited
Output OFF Voltage, \(\mathrm{V}_{\text {OUT }}\). . . . . . . . . . 28 V
Reverse Output Voltage, \(\mathrm{V}_{\text {OUt }} \ldots .\). . -0.5 V
Output Current, I IUT . . . . . . . . . . . . 25 mA
Package Power Dissipation, \(\mathrm{P}_{\mathrm{D}} \ldots 500 \mathrm{~mW}\) Operating Temperature Range, \(\mathrm{T}_{\mathrm{A}}\)

Suffix "EU" . . . . . . . . . \(-\mathbf{- 4 0}{ }^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Suffix "LU" . . . . . . . . . \(-4 \mathbf{0}^{\circ} \mathrm{C}\) to \(+\mathbf{1 5 0}{ }^{\circ} \mathrm{C}\)
Storage Temperature Range,
\(\mathrm{T}_{\mathrm{S}} \ldots \ldots . . . . . . . \cos ^{\circ} \mathrm{C}\) to \(+170^{\circ} \mathrm{C}\)

The A3056EU/LU and A3058EU/LU Hall effect gear-tooth sensors are monolithic integrated circuits that switch in response to differential magnetic fields created by ferrous targets. These devices are ideal for use in gear-tooth-based speed, position, and timing applications and operate down to zero rpm over a wide range of air gaps and temperatures. When combined with a back-biasing magnet and proper assembly techniques, devices can be configured to give \(50 \%\) duty cycle or to switch on either leading, trailing, or both edges of a passing gear tooth or slot.

The six devices differ only in their magnetic switching values and operating temperature ranges. The low hysteresis of the A3056EU and A3056LU makes them perfectly suited for ABS (anti-lock brake system) or speed sensing applications where maintaining large air gaps is important. The high hysteresis of the A3058EU and A3058LU, with their excellent temperature stability, makes them especially suited to ignition timing applications where switch-point accuracy (and latching requirements) is extremely important.

Complete technical information on these devices is included with the A3046EU/LU.

\section*{BENEFITS}
- Senses Ferrous Targets Down to Zero RPM
- Defined Power-Up State (3058 only) Available Mid-1993
- Large Effective Air Gap
- Wide Operating Temperature Range
- Operation from Unregulated Supply
- High-Speed Operation
- Output Compatible With All Logic Families
- Reverse Battery Protection
- Solid-State Reliability ... No Moving Parts

■ Resistant to Physical Stress

\section*{3059}

\section*{HALL-EFFECT GEAR-TOOTH SENSORS -AC COUPLED}


Dwg. No. PH-011
Pinning is shown viewed from branded side.


The UGN3059KA and UGS3059KA ac-coupled Hall-effect geartooth sensors are monolithic integrated circuits that switch in response to changing differential magnetic fields created by moving ferrous targets. These devices are ideal for use in non-zero-speed, gear-tooth-based speed, position, and timing applications.

Both devices, when coupled with a back-biasing magnet, can be configured to turn ON or OFF with the leading or trailing edge of a gear-tooth or slot. Changes in fields on the magnet face caused by a moving ferrous mass are sensed by two integrated Hall transducers and are differentially amplified by on-chip electronics. Steady-state magnet and system offsets are eliminated using an on-chip differential band-pass filter. This filter also provides relative immunity to interference from RF and electromagnetic sources. The on-chip temperature compensation and Schmitt trigger circuitry minimizes shifts in effective working air gaps and switch points over temperature, allowing operation to low frequencies over a wide range of air gaps and temperatures.

Each Hall-effect digital Integrated circuit includes a voltage regulator, two quadratic Hall effect sensing elements, temperature compensating circuitry, a low-level amplifier, band-pass filter, Schmitt trigger, and an open-collector output driver. The on-board regulator permits operation with supply voltages of 4.5 to 18 volts. The output stage can easily switch 20 mA over the full frequency response range of the sensor and is compatible with bipolar and MOS logic circuits.

The two devices provide a choice of operating temperature ranges. The UGN3059KA has an operating range of \(-20^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\). The UGS3059KA has an operating range of \(-40^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\). Both devices are packaged in a 5 -pin plastic SIP.

\section*{FEATURES}
- Senses Motion of Ferrous Targets Such as Gears
- Large Effective Air Gap
- Wide Operating Temperature Range
- 4.5 V to 18 V Operation
- Operation to 30 kHz
- Output Compatible With All Logic Families
- Reverse Battery Protection
- Activate With Small, Inexpensive Magnets
- Resistant to RFI, EMI

Always order by complete part number:
\begin{tabular}{|l|l|}
\hline Part Number & Operating Temperature Range \\
\hline UGN3059KA & \(-20^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
\hline UGS3059KA & \(-\mathbf{4 0 ^ { \circ }} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}


\section*{ELECTRICAL CHARACTERISTICS over operating temperature range.}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{4}{|c|}{Limits} \\
\hline & & & Min. & Typ. & Max. & Units \\
\hline Supply Voltage & \(\mathrm{V}_{\mathrm{cc}}\) & Operating & 4.5 & - & 18 & V \\
\hline Output Saturation Voltage & \(\mathrm{V}_{\text {OUT(SAT) }}\) & \(\mathrm{I}_{\text {OUT }}=20 \mathrm{~mA}, \mathrm{~B}>\mathrm{B}_{\text {OP }}\) & - & - & 400 & mV \\
\hline Output Leakage Current & \(\mathrm{I}_{\text {OFF }}\) & \(\mathrm{V}_{\text {OUT }}=24 \mathrm{~V}, \mathrm{~B}<\mathrm{B}_{\mathrm{RP}}\) & - & - & 10 & \(\mu \mathrm{A}\) \\
\hline Supply Current & \(\mathrm{I}_{\mathrm{CC}}\) & \(\mathrm{V}_{\mathrm{CC}}=18 \mathrm{~V}, \mathrm{~B}<\mathrm{B}_{\mathrm{RP}}\) & - & - & 20 & mA \\
\hline High-Frequency Cutoff & \(\mathrm{f}_{\text {coh }}\) & \(-3 \mathrm{~dB}\) & 30 & - & - & kHz \\
\hline Output Rise time & \(\mathrm{t}_{\mathrm{r}}\) & \(\mathrm{V}_{\text {OUT }}=12 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=820 \Omega\) & - & 0.04 & 0.2 & \(\mu \mathrm{s}\) \\
\hline Output Fall time & \(\mathrm{t}_{\mathrm{f}}\) & \(\mathrm{V}_{\text {OUT }}=12 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=820 \Omega\) & - & 0.18 & 0.3 & \(\mu \mathrm{s}\) \\
\hline
\end{tabular}

MAGNETIC CHARACTERISTICS over operating temperature range, \(\mathbf{V}_{\mathbf{C C}}=12 \mathrm{~V}\).
\begin{tabular}{|l|c|c|cc|c|c|}
\hline & & & \multicolumn{3}{|c|}{ Limits } \\
\cline { 3 - 8 } Characteristic & Symbol & Test Conditions & Min. & Typ. & Max. & Units \\
\hline Operate Point & \(\mathrm{B}_{\mathrm{OP}}\) & Output Switches OFF to ON & 10 & - & 100 & G \\
\hline Release Point & \(\mathrm{B}_{\mathrm{RP}}\) & Output Switches ON to OFF & -100 & - & -10 & G \\
\hline Hysteresis & \(\mathrm{B}_{\text {hys }}\) & \(\mathrm{B}_{\mathrm{OP}}-\mathrm{B}_{\mathrm{RP}}\) & 20 & - & 150 & G \\
\hline
\end{tabular}

NOTES: Magnetic switch points are specified as the difference in magnetic fields at the two Hall elements.
As used here, negative flux densities are defined as less than zero (algebraic convention).
Typical values are at \(T_{A}=+25^{\circ} \mathrm{C}\) and \(\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}\).


Dwg. No. GH-025

\section*{APPLICATIONS INFORMATION}

Magnetic Operation. The UGN3059KA and UGS3059KA sensor ICs have two integrated Hall transducers that are used to sense a magnetic field gradient across the face of the IC.

The magnetic field is measured and converted into an analog voltage by each of the two Hall transducers, E1 and E2 where E1 is the left element and E2 is the right element. The difference voltage is amplified, band-pass filtered to remove dc offset components, and then fed into a Schmitt trigger. This trigger switches the output ON when \(\mathrm{B}_{\mathrm{E} 1}-\mathrm{B}_{\mathrm{E} 2}>\mathrm{B}_{\mathrm{op}}\) and switches the output OFF when \(\mathrm{B}_{\mathrm{E} 1}-\mathrm{B}_{\mathrm{E} 2}<\mathrm{B}_{\mathrm{RP}}\).
AC-Coupled Operation. Steady-state magnet and system offsets are eliminated using an on-chip differential band-pass filter. The lower frequency cut-off of this patented filter is set using an external capacitor the value of which can range from \(0.01 \mu \mathrm{~F}\) to \(10 \mu \mathrm{~F}\). The high-frequency cut-off of this filter is set at 30 kHz by an internal integrated capacitor.

The differential structure of this filter enables the IC to reject singleended noise on the ground or supply line and, hence, makes it resistant to radio-frequency and electromagnetic interference typically seen in hostile remote sensing environments. This filter configuration also increases system tolerance to capacitor degradation at high temperatures, allowing the use of an inexpensive external ceramic capacitor.

Low-Frequency Operation. Low-frequency operation of the sensor is set by the value of an external capacitor. The graph provides the low-frequency cut-off ( -3 dB point) of the filter as a function of capacitance value. This information should be used with care. The graph assumes a perfect sinusoidal magnetic signal input. In reality, when used with gear teeth, the teeth create transitions in the magnetic field that have a much higher frequency content than the basic rotational speed of the target. This allows the device to sense speeds much lower than those indicated by the graph for a given capacitor value.

Capacitor Characteristics. The major requirement for the external capacitor is its ability to operate in a bipolar (non-polarized) mode. Another important requirement is the low leakage current of the capacitor (equivalent parallel resistance should be greater than \(500 \mathrm{k} \Omega\) ). To maintain proper operation with frequency, capacitor values should be held to within \(\pm 30 \%\) over the operating temperature range. Available non-polarized capacitors include ceramic, polyester, and some tantalum types. For low-cost operation, ceramic capacitors with temperature codes Z5S, Y5S, X5S, or X7S (depending on operating temperature range) or better are recommended. The commonly available Z5U temperature code should not be used in this application.

SENSOR LOCATIONS
( \(\pm 0.005 "[0.13 \mathrm{~mm}]\) die placement)


Dwg. No. MH-007A

Magnet Biasing. In order to sense moving non-magnetized ferrous targets, the UGN3059KA or UGS3059KA must be back-biased by mounting it on a small permanent magnet. This can be accomplished by attaching the pole end of a magnet (AINiCo 8, SmCo, or NeFe B) to the back of the package, opposite to the branded side. Either magnetic pole (north or south) can be used. The magnetic system, thus configured, can sense ferrous gear teeth out to \(0.070^{\prime \prime}(1.75 \mathrm{~mm})\) for typical wheel speed sensing targets or 0.100 " \((2.5 \mathrm{~mm})\) for deep slotted ignition targets.

The UGN/UGS3059KA can also be used without a back-biasing magnet. In this configuration, the sensor can be used to detect a rotating ring magnet such as those found in brushless dc motors or in speed sensing applications. Here, the sensor detects the magnetic field gradient created by the moving magnetic poles.

Magnet Selection. The UGN/UGS3059KA can be used with a wide variety of commercially available permanent magnets. The selection of the magnet depends on the operational and environmental requirements of the sensing system. For systems that require high accuracy and large working airgaps or an extended temperature range, the usual magnet material of choice is rare earth samarium cobalt (SmCo). This magnet material has a high energy product and can operate over an extended temperature range. For systems that require low-cost solutions for an extended temperature range, AINiCo 8 can be used. Due to its relatively low energy product, smaller operational airgaps can be expected. Neodymium iron boron (NeFeB) can be used over moderate temperature ranges when large working airgaps are required. Of these three magnet materials, AINiCo 8 is the least expensive by volume and SmCo is the most expensive.

\title{
3113,3120 , 3130 , AND 3140
}

\section*{HALL-EFFECT SWITCHES}


Pinning is shown viewed from branded side.

These Hall-effect switches are highly temperature stable and stressresistant sensors best utilized in applications that provide steep magnetic slopes and low residual levels of magnetic flux density.

Each device includes a voltage regulator, quadratic Hall voltage generator, temperature stability circuit, signal amplifier, Schmitt trigger and open-collector output on a single silicon chip. The on-board regulator permits operation with supply voltages of 4.5 to 24 volts. The switch output can sink up to 20 mA . With suitable output pull up, they can be used directly with bipolar or MOS logic circuits.

The four package styles available provide a magnetically optimized package for most applications. Suffix LT is a surface-mount SOT-89 (TO-243AA) package; suffixes LL, U , and UA feature wire leads for through-hole mounting.

\section*{FEATURES}
- 4.5 V to 24 V Operation
- Activate With Small, Commercially Available Permanent Magnets
- Solid-State Reliability ... No Moving Parts
- Small Size
- Constant Output Amplitude
- Superior Temperature Stability
- Resistant to Physical Stress
- Directly Replace Series UGN and UGS3000T/U Switches

Always order by complete part number, e.g., UGN3113UA
See Magnetic Characteristics table for differences between devices.

\section*{3113, 3120, 3130, AND 3140 \\ HALL-EFFECT SWITCHES}

ELECTRICAL CHARACTERISTICS at \(T_{A}++25^{\circ} C, V_{C C}=4.5 \mathrm{~V}\) to 24 V (unless otherwise noted).
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{4}{|c|}{Limits} \\
\hline & & & Min. & Typ. & Max. & Units \\
\hline Supply Voltage & \(\mathrm{V}_{\mathrm{cc}}\) & Operating & 4.5 & - & 24 & V \\
\hline Output Saturation Voltage & \(\mathrm{V}_{\text {OUT(SAT) }}\) & \(\mathrm{I}_{\text {OUT }}=20 \mathrm{~mA}, \mathrm{~B}>\mathrm{B}_{\mathrm{OP}}\) & - & 150 & 400 & mV \\
\hline Output Leakage Current & \(\mathrm{I}_{\text {OFF }}\) & \(\mathrm{V}_{\text {OUT }}=24 \mathrm{~V}, \mathrm{~B}<\mathrm{B}_{\mathrm{RP}}\) & - & <1.0 & 10 & \(\mu \mathrm{A}\) \\
\hline Supply Current & \(\mathrm{I}_{\mathrm{cc}}\) & \(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}\), Output Open & - & 4.7 & 8.0 & mA \\
\hline Output Rise Time & \(\mathrm{t}_{\mathrm{r}}\) & \(\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=820 \Omega, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}\) & - & 0.04 & 2.0 & \(\mu \mathrm{S}\) \\
\hline Output Fall Time & \(t_{\text {t }}\) & \(\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=820 \Omega, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}\) & - & 0.18 & 2.0 & \(\mu \mathrm{s}\) \\
\hline
\end{tabular}

\section*{MAGNETIC CHARACTERISTICS in gauss}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[t]{2}{*}{\begin{tabular}{l}
Part \\
Number*
\end{tabular}} & \multicolumn{2}{|r|}{\(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(\mathrm{T}_{\mathrm{A}}=-20^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}{ }^{\dagger}\)} \\
\hline & & Min. & Max. & Min. & Max. & Min. & Max. \\
\hline \multirow[t]{4}{*}{Operate Point, \(\mathrm{B}_{\mathrm{OP}}\)} & 3113 & - & 450 & - & 510 & - & - \\
\hline & 3120 & 70 & 350 & 70 & 425 & 35 & 450 \\
\hline & 3130 & - & 150 & - & 175 & - & 200 \\
\hline & 3140 & 70 & 200 & 45 & 260 & 45 & 270 \\
\hline \multirow[t]{4}{*}{Release Point, \(\mathrm{B}_{\mathrm{RP}}\)} & 3113 & 30 & - & 20 & - & - & - \\
\hline & 3120 & 50 & 330 & 50 & 405 & 25 & 430 \\
\hline & 3130 & -150 & - & -175 & - & -200 & - \\
\hline & 3140 & 50 & 180 & 25 & 240 & 25 & 250 \\
\hline \multirow[t]{4}{*}{Hysteresis, \(\mathrm{B}_{\text {hys }}\)} & 3113 & 20 & - & 10 & - & - & - \\
\hline & 3120 & 20 & - & 20 & - & 20 & - \\
\hline & 3130 & 20 & - & 20 & - & 20 & - \\
\hline & 3140 & 20 & - & 20 & - & 20 & - \\
\hline
\end{tabular}

NOTE: As used here, negative flux densities are defined as less than zero (algebraic convention).
* Complete part number includes a prefix denoting operating temperature range (UGN or UGS) and a suffix denoting package type (LL, LT, U, or UA).
\(\dagger\) Applicable to prefix UGS devices only (available with all devices except 3113).

\section*{\(3113,3120,3130\), AND 3140 HALL-EFEECT SWITCHIES}

TYPICAL CHARACTERISTICS AS FUNCTIONS OF TEMPERATURE


Dwg. No. GH-018

\section*{FUNCTIONAL BLOCK DIAGRAM}


\section*{TYPICAL CHARACTERISTICS} AS FUNCTIONS OF TEMPERATURE

OUTPUT SATURATION VOLTAGE


Dwg. No. GH-013

SUPPLY CURRENT


Dwg. No. GH-014

\section*{3113, 3120,3130 , AND 3140 HALL-EFFECT SWITCHES}

\section*{SENSOR LOCATIONS ( \(\pm 0.005>[0.13 \mathrm{~mm}]\) die placement)}

\section*{SUFFIX "LL" AND "LT"}


Dwg. No. MH-008A

\section*{SUFFIX "U"}


Dwg. No. MH-002-1A
Dwg. No. MH-011-1A

\title{
3121,3122 , AND 3123
}

\section*{HALL-EFFECT SWITCHES FOR HIGH-TEMPERATURE OPERATION}


Pinning is shown viewed from branded side.


These Hall-effect switches are monolithic integrated circuits with hter magnetic specifications and switch points, designed to operate continuously over extended temperatures to \(+150^{\circ} \mathrm{C}\), and are more stable with both temperature and supply voltage changes. The unipolar switching characteristic makes these devices ideal for use with a simple bar or rod magnet. The three basic devices (3121, 3122, and 3123) are identical except for magnetic switch points.

Each device includes a voltage regulator for operation with supply voltages of 4.5 volts to 24 volts, reverse battery protection diode, quadratic Hall-voltage generator, temperature compensation circuitry, small-signal amplifier, Schmitt trigger, and an open-collector output to sink up to 25 mA . With suitable output pull up, they can be used with bipolar or CMOS logic circuits. The 3121 is an improved replacement for the 3113 and 3119.

The first character of the part number suffix determines the device operating temperature range; suffix ' \(\mathrm{E}-\) ' is for the automotive and industrial temperature range of \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\), suffix ' \(\mathrm{L}-\) ' is for the automotive and military temperature range of \(-40^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\). Four package styles provide a magnetically optimized package for most applications. Suffix '-LL' is a long-leaded version of suffix '-LT', a miniature SOT-89/TO-243AA transistor package for surface-mount applications; suffix '-U' is a three-lead plastic mini-SIP while suffix '-UA' is a three-lead ultra-mini-SIP.

\section*{FEATURES and BENEFITS}
- Superior Temp. Stability for Automotive or Industrial Applications
- 4.5 V to 24 V Operation ... Needs Only An Unregulated Supply
- Open-Collector 25 mA Output ... Compatible with Digital Logic
- Reverse Battery Protection
- Activate with Small, Commercially Available Permanent Magnets
- Solid-State Reliability ... No Moving Parts
- Small Size
- Resistant to Physical Stress

Always order by complete part number, e.g., A3121ELL.

\section*{3121, 3122, AND 3123 \\ HALL-EFFECT SWITCHES \\ FOR HIGH-TEMPERATURE OPERATION}

ELECTRICAL CHARACTERISTICS over operating temperature range, at \(V_{C C}=12 \mathrm{~V}\).
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{4}{|c|}{Limits} \\
\hline & & & Min. & Typ. & Max. & Units \\
\hline Supply Voltage & \(V_{\text {cc }}\) & Operating & 4.5 & - & 24 & V \\
\hline Output Saturation Voltage & \(\mathrm{V}_{\text {OUT(SAT) }}\) & \(\mathrm{I}_{\text {OUT }}=20 \mathrm{~mA}, \mathrm{~B}>\mathrm{B}_{\text {OP }}\) & - & 140 & 400 & mV \\
\hline Output Leakage Current & \(\mathrm{I}_{\text {OFF }}\) & \(\mathrm{V}_{\text {OUT }}=24 \mathrm{~V}, \mathrm{~B}<\mathrm{B}_{\mathrm{RP}}\) & - & \(<1.0\) & 10 & \(\mu \mathrm{A}\) \\
\hline Supply Current & \(l_{\text {cc }}\) & \(\mathrm{B}<\mathrm{B}_{\mathrm{RP}}\) (Output OFF) & - & 4.6 & 9.0 & mA \\
\hline Output Rise Time & \(\mathrm{t}_{\mathrm{r}}\) & \(\mathrm{R}_{\mathrm{L}}=820 \Omega, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}\) & - & 0.04 & 2.0 & ns \\
\hline Output Fall Time & \(t_{\text {f }}\) & \(\mathrm{R}_{\mathrm{L}}=820 \Omega, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}\) & - & 0.18 & 2.0 & ns \\
\hline
\end{tabular}

MAGNETIC CHARACTERISTICS in gauss over operating supply voltage range.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{Characteristic} & \multicolumn{9}{|c|}{Part Numbers*} \\
\hline & \multicolumn{3}{|c|}{A3121} & \multicolumn{3}{|c|}{A3122} & \multicolumn{3}{|c|}{A3123} \\
\hline & Min. & Typ. & Max. & Min. & Typ. & Max. & Min. & Typ. & Max \\
\hline \(\mathrm{B}_{\text {op }}\) at \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 250 & 350 & 450 & 280 & 340 & 400 & 250 & 345 & 440 \\
\hline over operating temp. range & 220 & 350 & 500 & 260 & 340 & 430 & 230 & 345 & 470 \\
\hline \(\mathrm{B}_{\mathrm{RP}}\) at \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 125 & 245 & 380 & 140 & 235 & 330 & 180 & 240 & 300 \\
\hline over operating temp. range & 80 & 245 & 410 & 120 & 235 & 360 & 160 & 240 & 330 \\
\hline \(B_{\text {hys }}\) at \(\mathrm{T}_{A}=25^{\circ} \mathrm{C}\) & 70 & 105 & 140 & 70 & 105 & 140 & 70 & 105 & 140 \\
\hline over operating temp. range & 60 & 105 & 150 & 70 & 105 & 140 & 70 & 105 & 140 \\
\hline
\end{tabular}

NOTES: Typical values are at \(T_{A}=+25^{\circ} \mathrm{C}\) and \(\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}\).
\(\mathrm{B}_{\mathrm{OP}}=\) operate point (output turns ON ); \(\mathrm{B}_{\mathrm{RP}}=\) release point (output turns OFF); \(\mathrm{B}_{\text {hys }}=\) hysteresis \(\left(\mathrm{B}_{\mathrm{OP}}-\mathrm{B}_{\mathrm{RP}}\right)\).
\({ }^{*}\) Complete part number includes a suffix to identify operating temperature range ( \(\mathrm{E}-\) or \(\mathrm{L}-\) ) and package type ( \(-\mathrm{LL},-\mathrm{LT},-\mathrm{U}\), or -UA ).


\section*{TYPICAL OPERATING CHARACTERISTICS}

SWITCH POINTS


Dwg. No. GH-038

OUTPUT SATURATION VOLTAGE


Dwg. No. GH-040

\section*{SUPPLY CURRENT}


SUPPLY CURRENT


\section*{CHANGE IN OPERATE POINT}


Dwg. No. GH-042
* Complete part number includes a suffix denoting operating temperature range ( \(\mathrm{E}-\) or \(\mathrm{L}-\) ) and package type ( \(-\mathrm{LL},-\mathrm{LT},-\mathrm{U}\), or -UA ).

\section*{3121, 3122, AND 3123}

HALL-EFFECT SWITCHES
FOR HIGH-TEMPERATURE OPERATION

\section*{SENSOR LOCATIONS}

Suffix "LL" and "LT"
ACTIVE AREA DEPTH


Suffix "U"


Suffix "UA"
ACTIVE AREA DEPTH


Dwg. No. MH-011-2A

\section*{OPERATION}

The output of these devices (pin 3) switches low when the magnetic field at the Hall sensor exceeds the operate point threshold ( \(\mathrm{B}_{\mathrm{op}}\) ). At this point, the output voltage is \(\mathrm{V}_{\text {outisat. }}\). When the magnetic field is reduced to below the release point threshold \(\left(\mathrm{B}_{\mathrm{RP}}\right)\), the device output goes high. The difference in the magnetic operate and release points is called the hysteresis \(\left(\mathrm{B}_{\text {hys }}\right)\) of the device. This built-in hysteresis allows clean switching of the output even in the presence of external mechanical vibration and electrical noise.

\section*{3130}

\section*{HALL-EFFECT SWITCH}


Dwg. No. PH-003A
Pinning is shown viewed from branded side.

\section*{ABSOLUTE MAXIMUM RATINGS}

Supply Voltage, \(\mathrm{V}_{\text {cc }}\). . . . . . . . . . . . . . . 25 V
Magnetic Flux Density, B . . . . . . . Unlimited
Output OFF Voltage, \(\mathrm{V}_{\text {OUT }}\). . . . . . . . . . . 25 V
Continuous Output Current, \(\mathrm{I}_{\text {OUT }} \ldots 25 \mathrm{~mA}\)
Operating Temperature Range, \(\mathrm{T}_{\mathrm{A}}\)
Prefix UGN . . . . . . . . . . \(-\mathbf{2 0}{ }^{\circ} \mathrm{C}\) to \(+\mathbf{8 5}^{\circ} \mathrm{C}\)
Prefix UGS . . . . . . . . \(-40^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Storage Temperature Range,

* Devices can be stored at \(+200^{\circ} \mathrm{C}\) for short periods of time.

This Hall-effect switch is a highly temperature stable and stressresistant sensor best utilized in applications that provide steep magnetic slopes and low residual levels of magnetic flux density.

Each device includes a voltage regulator, quadratic Hall voltage generator, temperature stability circuit, signal amplifier, Schmitt trigger and open-collector output on a single silicon chip. The on-board regulator permits operation with supply voltages of 4.5 to 24 volts. The switch output can sink up to 20 mA . With suitable output pull up, they can be used directly with bipolar or MOS logic circuits.

The four package styles available provide a magnetically optimized package for most applications. Suffix LT is a surface-mount SOT-89 (TO-243AA) package; suffixes LL, \(U\), and UA feature wire leads for through-hole mounting.

Complete technical information for the UGN3130- is included with the UGN3113-.

\section*{FEATURES}
4.5 V to 24 V Operation
- Activate With Small, Commercially Available Permanent Magnets
\(\square\)
Solid-State Reliability ... No Moving Parts
- Small Size
- Constant Output Amplitude
- Superior Temperature Stability
- Resistant to Physical Stress
- Directly Replace Series UGN and UGS3030T/U Switch

\title{
3132 and 3133
}

\section*{ULTRA－SENSITIVE BIPOLAR HALL－EFFECT SWITCHES}

These Hall－effect switches are designed for magnetic actuation using a bipolar magnetic field，i．e．，a north－south alternating field． They combine extreme magnetic sensitivity with excellent stability over varying temperature and supply voltage．The high sensitivity permits their use with multi－pole ring magnets over relatively large distances．

Each device includes a voltage regulator，quadratic Hall voltage generator，temperature stability circuit，signal amplifier，Schmitt trigger， and open－collector output on a single silicon chip．The on－board regulator permits operation with supply voltages of 4.5 to 24 volts． The switch output can sink up to 25 mA ．With suitable output pull up， they can be used directly with bipolar or MOS logic circuits．

The four package styles available provide a magnetically optimized package for most applications．Suffix LT is a surface－mount SOT 89 （TO－243AA）package；suffixes LL，U，and UA feature wire leads for through－hole mounting．Prefix＇UGN＇devices are rated for continuous operation over the temperature range of \(-20^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) ；prefix＇UGS＇ devices over an extended range of \(-40^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) ．

\section*{FEATURES}

鹵 4.5 V to 24 V Operation
圖 Reverse Battery Protection
－Superior Temperature Stability
－Superior Supply Voltage Stability
－Activate with Multi－Pole Ring Magnets
■ Solid－State Reliability ．．．No Moving Parts
－Small Size
－Constant Output Amplitude
回 Resistant to Physical Stress

Always order by complete part number
including prefix and suffix，e．g．，UGN3132LL．

\section*{FUNCTIONAL BLOCK DIAGRAM}


ELECTRICAL CHARACTERISTICS at \(\mathbf{T}_{\mathbf{A}}=\boldsymbol{+ 2 5}^{\circ} \mathbf{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{4}{|c|}{Limits} \\
\hline & & & Min. & Typ. & Max. & Units \\
\hline Supply Voltage & \(\mathrm{V}_{\mathrm{cc}}\) & Operating & 4.5 & - & 24 & V \\
\hline Output Saturation Voltage & \(\mathrm{V}_{\text {OUT(SAT) }}\) & \(\mathrm{I}_{\text {OUT }}=20 \mathrm{~mA}, \mathrm{~B} \geq \mathrm{B}_{\text {OP }}\) & - & 145 & 400 & mV \\
\hline Output Leakage Current & \(\mathrm{I}_{\text {off }}\) & \(\mathrm{V}_{\text {OUT }}=24 \mathrm{~V}, \mathrm{~B} \leq \mathrm{B}_{\text {RP }}\) & - & <1.0 & 10 & \(\mu \mathrm{A}\) \\
\hline Supply Current & \(\mathrm{l}_{\mathrm{cc}}\) & \(\mathrm{V}_{\mathrm{CC}}=24 \mathrm{~V}, \mathrm{~B} \leq \mathrm{B}_{\mathrm{RP}}\) & - & 4.3 & 9.0 & mA \\
\hline Output Rise Time & \(\mathrm{t}_{\mathrm{r}}\) & \(\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=820 \Omega, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}\) & - & 0.04 & 2.0 & \(\mu \mathrm{s}\) \\
\hline Output Fall Time & \(t_{\text {t }}\) & \(\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=820 \Omega, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}\) & - & 0.18 & 2.0 & \(\mu \mathrm{s}\) \\
\hline
\end{tabular}

MAGNETIC CHARACTERISTICS over operating temperature and voltage range.
\begin{tabular}{|l|c|l|lcc|c|}
\hline \multirow{3}{*}{ Characteristic } & \multirow{3}{*}{} & \multicolumn{3}{|c|}{ Limits } \\
\cline { 3 - 7 } & Symbol & Device Type* & Min. & Typ. & Max. & Units \\
\hline Operate Point & \(\mathrm{B}_{\mathrm{OP}}\) & 3132 & - & 32 & 95 & G \\
\cline { 3 - 7 } & & 3133 & - & 32 & 75 & G \\
\hline Release Point & \(\mathrm{B}_{\mathrm{RP}}\) & 3132 & -95 & -20 & - & G \\
\cline { 3 - 7 } & & 3133 & -75 & -20 & - & G \\
\hline Hysteresis & \(\mathrm{B}_{\text {hys }}\) & Both & 30 & 52 & - & G \\
\hline
\end{tabular}

\footnotetext{
NOTE: As used here, negative flux densities are defined as less than zero (algebraic convention.)
Typical values are at \(T_{A}=+25^{\circ} \mathrm{C}\) and \(\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}\).
}
* Complete part number includes a prefix denoting operating temperature range (UGN or UGS) and a suffix denoting package type (LL, LT, U, or UA).

\section*{3132 AND 3133}

BIPOLAR HALL-EFFECT SWITCHES

TYPICAL CHARACTERISTICS


Dwg. No. GH-022


Dwg. No. GH-024


Dwg. No. GH-021


Dwg. No. GH-O23

\section*{SENSOR LOCATIONS}
( \(\pm 0.005>[0.13 \mathrm{~mm}]\) die placement)

SUFFIX "LL" \& SUFFLX "LT"


Dwg. No. MH-008-2A

\section*{SUFFIX *U"}

SUFFIX "UA"


ACTIVE AREA DEPTH


Dwg. No. MH-011-2A

\section*{HALL-EFFECT SWITCH}

This Hall-effect switch is a highly temperature stable and stressresistant sensor best utilized in applications that provide steep magnetic slopes and low residual levels of magnetic flux density.

Each device includes a voltage regulator, quadratic Hall voltage generator, temperature stability circuit, signal amplifier, Schmitt trigger and open-collector output on a single silicon chip. The on-board regulator permits operation with supply voltages of 4.5 to 24 volts. The switch output can sink up to 20 mA . With suitable output pull up, they can be used directly with bipolar or MOS logic circuits.

The four package styles available provide a magnetically optimized package for most applications. Suffix LT is a surface-mount SOT-89 (TO-243AA) package; suffixes LL, U, and UA feature wire leads for through-hole mounting.

Complete technical information for the UGN3140- is included with the UGN3113-

\section*{FEATURES}

■ 4.5 V to 24 V Operation
- Activate With Small, Commercially Available Permanent Magnets
- Solid-State Reliability ... No Moving Parts
- Small Size
- Constant Output.Amplitude
- Superior Temperature Stability
- Resistant to Physical Stress

■ Directly Replace Series UGN and UGS3040T/U Switch

\section*{ABSOLUTE MAXIMUM RATINGS}

Supply Voltage, \(\mathrm{V}_{\mathrm{Cc}}\). . . . . . . . . . . . . . . 25 V
Magnetic Flux Density, B . . . . . . . Unlimited
Output OFF Voltage, \(\mathrm{V}_{\text {out }}\). . . . . . . . . . . 25 V
Continuous Output Current, \(\mathrm{I}_{\text {OUT }} \ldots 25 \mathrm{~mA}\)
Operating Temperature Range, \(\mathrm{T}_{\mathrm{A}}\)
Prefix UGN . . . . . . . . . . \(-20^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Prefix UGS . . . . . . . . \(-40^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Storage Temperature Range,
\(\mathrm{T}_{\mathrm{S}} \ldots \ldots . .\).
* Devices can be stored at \(+200^{\circ} \mathrm{C}\) for short periods of time.

Always order by complete part number, e.g., UGN3140UA.

\title{
3141,3142 , AND \\ 3143
}

\section*{SENSITIVE HALL-EFFECT SWITCHES FOR HIGH-TEMPERATURE OPERATION}


Dwg. PH-003A
Pinning is shown viewed from branded side.
at \(\mathbf{T}_{A}=+\mathbf{2 5}{ }^{\circ} \mathrm{C}\)
Supply Voltage, \(\mathrm{V}_{\mathrm{CC}}\). . . . . . . . . . . . . . . 30 V
Reverse Battery Voltage, \(\mathrm{V}_{\mathrm{RCC}} \ldots \ldots\). . . \(\mathbf{- 3 0}\) V
Magnetic Flux Density, B . . . . . . . Unlimited
Output OFF Voltage, V Vut . . . . . . . . . . . 28 V
Reverse Output Voltage, Vout . . . . . . - 0.5 V
Continuous Output Current, lout . . . . 25 mA Operating Temperature Range, \(\mathrm{T}_{\mathrm{A}}\)

Suffix 'E-' . . . . . . . . . . . \(\mathbf{- 4 0}{ }^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Suffix 'L-' . . . . . . . . . . \(-40^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) Storage Temperature Range,

Ts . . . . . . . . . . . . . . \(\mathbf{- 6 5}^{\circ} \mathrm{C}\) to \(+\mathbf{1 7 0}^{\circ} \mathrm{C}\)

These Hall-effect switches are monolithic integrated circuits with tighter magnetic specifications and switch points, designed to operate continuously over extended temperatures to \(+150^{\circ} \mathrm{C}\), and are more stable with both temperature and supply voltage changes. The high sensitivity and unipolar switching characteristic makes these devices ideal for use with a simple bar or rod magnet. The three basic devices \((3141,3142\), and 3143 ) are identical except for magnetic switch points.

Each device includes a voltage regulator for operation with supply voltages of 4.5 volts to 24 volts, reverse battery protection diode, quadratic Hall-voltage generator, temperature compensation circuitry, small-signal amplifier, Schmitt trigger, and an open-collector output to sink up to 25 mA . With suitable output pull up, they can be used with bipolar or CMOS logic circuits. The 3141 is an improved replacement for the 3120 and 3140.

The first character of the part number suffix determines the device operating temperature range; suffix ' \(\mathrm{E}-\) ' is for the automotive and industrial temperature range of \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\), suffix ' L ' is for the automotive and military temperature range of \(-40^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\). Four package styles provide a magnetically optimized package for most applications. Suffix '-LL' is a long-leaded version of suffix '-LT', a miniature SOT-89/TO-243AA transistor package for surface-mount applications, suffix ' \(U\) ' is a three-lead plastic mini-SIP while suffix '-UA' is a three-fead ultra-mini-SIP.

These devices are currently available for sampling. Production quantities are expected in 1993. Contact the local sales office for complete specifications and availability.

\section*{FEATURES and BENEFITS}
- Superior Temp. Stability for Automotive or Industrial Applications
- 4.5 V to 24 V Operation ... Needs Only An Unregulated Supply
- Open-Collector 25 mA Output ... Compatible with Digital Logic
- Reverse Battery Protection
- Activate With Small, Commercially Available Permanent Magnets
- Solid-State Reliability ... No Moving Parts
- Small Size
- Resistant to Physical Stress

Always order by complete part number, e.g., A3141ELL.

\title{
3175 And 3177
}

\section*{HALL-EFFECT LATCHES}


Pinning is shown viewed from branded side.

\section*{ABSOLUTE MAXIMUM RATINGS}

Supply Voltage, \(\mathrm{V}_{\mathrm{CC}} \ldots \ldots . . . . . . .\).
Reverse Battery Voltage, \(\mathrm{V}_{\mathrm{RCC}}\). . . . . . - 18 V Magnetic Flux Density, B ...... Unlimited Output OFF Voltage, \(\mathrm{V}_{\text {out }} \ldots . . . .\). Continuous Output Current, \(\mathrm{I}_{\text {OUT }} \ldots 15 \mathrm{~mA}\) Operating Temperature Range,
 Storage Temperature Range,


These Hall-effect latches are temperature-stable and stressresistant sensors especially suited for electronic commutation in brushless dc motors using multipole ring magnets. Each device includes a voltage regulator, quadratic Hall voltage generator, temperature compensation circuit, signal amplifier, Schmitt trigger, and an opencollector output on a single silicon chip. The on-board regulator permits operation with supply voltages of 4.5 to 18 volts. The switch output can sink 10 mA . With suitable output pull up, they can be used directly with bipolar or MOS logic circuits.

The four package styles available provide a magnetically optimized package for most applications. Suffix LT is a surface-mount SOT 89 (TO-243AA) package; suffixes LL, U, and UA feature wire leads for through-hole mounting.

\section*{FEATURES}

图 Symmetrical Response
图 4.5 V to 18 V Operation
- Open-Collector Output
- Reverse Battery Protection
- Activate With Small, Commercially Available Permanent Magnets
- Solid-State Reliability ... No Moving Parts
- Small Size
- Superior Temperature Stability

Resistant to Physical Stress

Always order by complete part number, e.g., UGN3175LL.
See Magnetic Characteristics table for differences between devices.

\section*{FUNCTIONAL BLOCK DIAGRAM}


Dwg. No. FH-005-2

ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} \mathrm{C}, \mathbf{V}_{\mathrm{CC}}=4.5 \mathrm{~V}\) to 18 V (unless otherwise noted).
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{4}{|c|}{Limits} \\
\hline & & & Min. & Typ. & Max. & Units \\
\hline Supply Voltage & \(\mathrm{V}_{\mathrm{cc}}\) & Operating & 4.5 & - & 18 & V \\
\hline Output Saturation Voltage & \(\mathrm{V}_{\text {OUT(SAT) }}\) & \(\mathrm{V}_{\text {CC }}=18 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=10 \mathrm{~mA}, \mathrm{~B}>\mathrm{B}_{\text {OP }}\) & - & 200 & 300 & mV \\
\hline Output Leakage Current & \(\mathrm{I}_{\text {OFF }}\) & \(\mathrm{V}_{\text {OUT }}=18 \mathrm{~V}, \mathrm{~B}<\mathrm{B}_{\mathrm{RP}}\) & - & 0.05 & 5.0 & \(\mu \mathrm{A}\) \\
\hline Supply Current & \(\mathrm{I}_{\mathrm{CC}}\) & \(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}\), Output Open & - & 5.0 & 10 & mA \\
\hline Output Rise Time & \(\mathrm{t}_{\mathrm{r}}\) & \(\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1.1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}\) & - & 0.04 & 2.0 & \(\mu \mathrm{s}\) \\
\hline Output Fall Time & \(t_{\text {f }}\) & \(\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1.1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}\) & - & 0.18 & 2.0 & \(\mu \mathrm{S}\) \\
\hline
\end{tabular}

MAGNETIC CHARACTERISTICS in gauss; \(\mathbf{V}_{\mathbf{C C}}=4.5 \mathrm{~V}\) to 18 V .
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[t]{2}{*}{Part Number*} & \multicolumn{3}{|c|}{\(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\)} & \multicolumn{3}{|c|}{\(\mathrm{T}_{\mathrm{A}}=-20^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)} \\
\hline & & Min. & Typ. & Max. & Min. & Typ. & Max. \\
\hline \multirow[t]{2}{*}{Operate Point, \(\mathrm{B}_{\mathrm{OP}}\)} & UGN3175 & 25 & - & 170 & 15 & - & 180 \\
\hline & UGN3177 & 50 & - & 150 & 25 & - & 150 \\
\hline \multirow[t]{2}{*}{Release Point, \(\mathrm{B}_{\mathrm{RP}}\)} & UGN3175 & -170 & - & -25 & -180 & - & -15 \\
\hline & UGN3177 & -150 & - & -50 & -150 & - & -25 \\
\hline \multirow[t]{2}{*}{Hysteresis, \(\mathrm{B}_{\text {hys }}\)} & UGN3175 & 100 & 200 & - & 80 & 180 & - \\
\hline & UGN3177 & 100 & 200 & - & 50 & 180 & - \\
\hline
\end{tabular}

\footnotetext{
NOTE: As used here, negative flux densities are defined as less than zero (algebraic convention).
* Complete part number includes a suffix denoting package type (LL, LT, U, or UA).
}

TYPICAL OPERATING CHARACTERISTICS


Dwg. No. GH-020

SENSOR LOCATIONS
( \(\pm 0.005 "[0.13 \mathrm{~mm}]\) die placement)
Suffix "LL" \& Suffix "LT"


Dwg. No. MH-008-1A

Suffix "U"



\section*{Suffix "UA"}


\title{
3185 пмпt 3189
}

\section*{HALL-EFFECT LATCHES FOR HIGH-TEMPERATURE OPERATION}


Pinning is shown viewed from branded side.

\section*{ABSOLUTE MAXIMUM RATINGS at \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\)}

Supply Voltage, \(\mathrm{V}_{\mathrm{CC}}\). . . . . . . . . . . . . . . 30 V
Reverse Battery Voltage, \(\mathrm{V}_{\mathrm{RCC}} \ldots \ldots\). \(\mathbf{- 3 0} \mathrm{V}\) Magnetic Flux Density, B . . . . . . Unlimited Output OFF Voltage, \(\mathrm{V}_{\text {out }}\). . . . . . . . . . 30 V Reverse Output Voltage, \(\mathrm{V}_{\text {OUT }} \cdots .\). - 0.5 V Continuous Output Current, \(\mathrm{I}_{\text {OUT }} \ldots 25 \mathrm{~mA}\) Operating Temperature Range, \(\mathrm{T}_{\mathrm{A}}\)

Suffix 'S-' . . . . . . . . . . . \(-20^{\circ} \mathrm{C}\) to \(+\mathbf{8 5}{ }^{\circ} \mathrm{C}\) Suffix 'E-'. . . . . . . . . . . \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) Suffix 'K-'. . . . . . . . . . \(-40^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) Suffix 'L-' . . . . . . . . . . . \(-40^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) Storage Temperature Range,


These Hall-effect latches are extremely temperature-stable and stress-resistant sensors especially suited for operation over extended temperature ranges to \(+150^{\circ} \mathrm{C}\). Superior high-temperature performance is made possible through a novel Schmitt trigger circuit that maintains operate and release point symmetry by compensating for temperature changes in the Hall element. Additionally, internal compensation provides magnetic switch points that become more sensitive with temperature, hence offsetting the usual degradation of the magnetic field with temperature. The symmetry capability makes these devices ideal for use in pulse-counting applications where duty cycle is an important parameter. The five basic devices ( 3185 through 3189) are identical except for magnetic switch points.

Each device includes on a single silicon chip a voltage regulator, quadratic Hall-voltage generator, temperature compensation circuit, signal amplifier, Schmitt trigger, and a buffered open-collector output to sink up to 25 mA . The on-board regulator permits operation with supply voltages of 3.8 to 24 volts.

The first character of the part number suffix determines the device operating temperature range; suffix ' \(\mathrm{S}-\) ' is for \(-20^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\), ' \(\mathrm{E}-\) ' is for \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\), ' \(\mathrm{K}-\) ' is \(-40^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\), and ' \(\mathrm{L}-\) ' is \(-40^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\). Four package styles provide a magnetically optimized package for most applications. Suffix ' \(-L L\) ' is a long-leaded version of suffix ' \(-L T\) ', a miniature SOT-89/TO-243AA transistor package for surface-mount applications; suffix '-U' is a three-lead plastic mini-SIP while suffix '-UA' is a three-lead ultra-mini-SIP.

\section*{FEATURES}

Symmetrical Switch Points
- Superior Temperature Stability
- Operation From Unregulated Supply
- Open-Collector 25 mA Output
- Reverse Battery Protection
- Activate With Small, Commercially Available Permanent Magnets
- Solid-State Reliability ... No Moving Parts
- Small Size
- Resistant to Physical Stress

3185 THRU 3189
HALL-EFFECT LATCHES
FOR HIGH-TEMPERATURE OPERATION

ELECTRICAL CHARACTERISTICS over operating temperature range, at \(\mathbf{V}_{\text {CC }}=12 \mathrm{~V}\).
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{4}{|c|}{Limits} \\
\hline & & & Min. & Typ. & Max. & Units \\
\hline Supply Voltage & \(\mathrm{V}_{\mathrm{cc}}\) & Operating & 3.8 & - & 24 & V \\
\hline Output Saturation Voltage & \(\mathrm{V}_{\text {OUT(SAT) }}\) & \(\mathrm{l}_{\text {OUT }}=20 \mathrm{~mA}, \mathrm{~B}>\mathrm{B}_{\text {OP }}\) & - & 175 & 400 & mV \\
\hline Output Leakage Current & Ioff & \(\mathrm{V}_{\text {OUT }}=24 \mathrm{~V}, \mathrm{~B}<\mathrm{B}_{\text {PP }}\) & - & 0.05 & 5.0 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Supply Current} & \multirow[t]{2}{*}{\(\mathrm{l}_{\mathrm{cc}}\)} & \(B<\mathrm{B}_{\text {RP }}\) (Output OFF) & - & 4.75 & 8.0 & mA \\
\hline & & \(\mathrm{B}>\mathrm{B}_{\text {OP }}\) (Output ON) & - & 5.7 & - & mA \\
\hline Output Rise Time & \(\mathrm{t}_{\mathrm{r}}\) & \(\mathrm{R}_{\mathrm{L}}=820 \Omega, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}\) & - & 100 & - & ns \\
\hline Output Fall Time & \(\mathrm{t}_{\text {f }}\) & \(\mathrm{R}_{\mathrm{L}}=820 \Omega, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}\) & - & 100 & - & ns \\
\hline
\end{tabular}

MAGNETIC CHARACTERISTICS in gauss over operating supply voltage range.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{Characteristic} & \multicolumn{10}{|c|}{Part Numbers*} \\
\hline & \multicolumn{2}{|r|}{A3185} & \multicolumn{2}{|r|}{A3186} & \multicolumn{2}{|c|}{A3187} & \multicolumn{2}{|r|}{A3188} & \multicolumn{2}{|r|}{A3189} \\
\hline & Min. & Max. & Min. & Max. & Min. & Max. & Min. & Max. & Min. & Max. \\
\hline \(\mathrm{B}_{\text {OP }}\) at \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 170 & 270 & 70 & 330 & 50 & 150 & 100 & 180 & 50 & 230 \\
\hline over operating temp range & 140 & 300 & 30 & 350 & 50 & 175 & 80 & 200 & 50 & 250 \\
\hline \(B_{\text {RP }}\) at \(T_{A}=25^{\circ} \mathrm{C}\) & -270 & -170 & -330 & -70 & -150 & -50 & -180 & -100 & -230 & -50 \\
\hline over operating temp range & -300 & -140 & -350 & -30 & -175 & -50 & -200 & -80 & -250 & -50 \\
\hline \(B_{\text {hys }}\) at \(T_{A}=25^{\circ} \mathrm{C}\) & 340 & 540 & 140 & 660 & 100 & 300 & 200 & 360 & 100 & 460 \\
\hline over operating temp range & 280 & 600 & 100 & 700 & 100 & 350 & 160 & 400 & 100 & 500 \\
\hline
\end{tabular}

NOTES: \(B_{\mathrm{OP}}=\) operate point (output turns ON ); \(\mathrm{B}_{\mathrm{RP}}=\) release point (output turns OFF); \(\mathrm{B}_{\text {hys }}=\) hysteresis \(\left(\mathrm{B}_{\mathrm{OP}}-\mathrm{B}_{\mathrm{RP}}\right)\).
As used here, negative flux densities are defined as less than zero (algebraic convention).
*Complete part number includes a suffix to identify operating temperature range ( \(E, K, L\), or \(S\) ) and package type (LL, LT, U, or UA).


\section*{3185 TIRU 3189}

HALL-EFFECT LATCHES
FOR HIGH-TEMPERATURE OPERATION

\section*{TYPICAL OPERATING CHARACTERISTICS}

* Complete part number includes a suffix denoting operating temperature range ( \(E, K, L\), or \(S\) ) and package type (LL, LT, \(U\), or UA).

\section*{SENSOR LOCATIONS} ( \(\pm 0.005\) [ 0.13 mm\(]\) die placement)

\section*{Suffix "LL" and "LT"}


Dwg. No. MH-008-4A

Suffix "U"


Dwg. No. MH-002-7A

\section*{Suffix "UA"}


\section*{OPERATION}

In operation, the output transistor is OFF until the strength of the magnetic field perpendicular to the surface of the chip exceeds the threshold or operate point ( \(\mathrm{B}_{\mathrm{op}}\) ). When the field strength exceeds \(\mathrm{B}_{\mathrm{OP}}\), the output transistor switches ON and is capable of sinking 25 mA of current.

The output transistor switches OFF when magnetic field reversal results in a magnetic flux density below the OFF threshold ( \(\mathrm{B}_{\mathrm{RP}}\) ). This is illustrated in the transfer characteristics graph (A3187* shown).

Note that the device latches; that is, a south pole of sufficient strength will turn the device ON. Removal of the south pole will leave the device ON. The presence of a north pole of sufficient strength is required to turn the device OFF.

TYPICAL TRANSFER CHARACTERISTICS


Dwg. No. A-11,739

The simplest form of magnet that will operate these devices is a ring magnet, as shown in the figure. Other methods of operation are possible.

Although sensor location is accurate to three sigma for a particular design, product improvements may result in small changes to sensor location.

\section*{3235}

\section*{DUAL-OUTPUT HALL-EFFECT SWITCH}


Dwg. PH-007
Pinning is shown viewed from branded side.

\section*{ABSOLUTE MAXIMUM RATINGS}
\[
\text { at } T_{A}=+25^{\circ} C
\]

Power Supply, \(\mathrm{V}_{\mathrm{cc}}\). . . . . . . . . . . . . . . 25 V
Reverse Battery Voltage, \(\mathrm{V}_{\text {RCC }} \ldots \ldots\). \(\mathbf{- 3 0} \mathrm{V}\)
Magnetic Flux Density, B . . . . . . . Unlimited
Output OFF Voltage, \(\mathrm{V}_{\text {OUt }}\). . . . . . . . . . 25 V
Output ON Current, I Iout . . . . . . . . . . 50 mA
Operating Temperature Range,
\(\mathrm{T}_{\mathrm{A}}\). . . . . . . . . . . . . . . . - \(\mathbf{- 2 0}{ }^{\circ} \mathrm{C}\) to \(+\mathbf{8 5}{ }^{\circ} \mathrm{C}\)
Storage Temperature Range


Type UGN3235K Hall-effect sensors are bipolar integrated circuits designed for commutation of brushless dc motors, and other rotary encoding applications using multi-pole ring magnets. The device features two outputs which are independently activated by magnetic fields of opposite polarity.

Each sensor IC includes a Hall voltage generator, two Schmitt triggers, a voltage regulator, output transistors, and on-board reverse polarity protection. The regulator enables these devices to operate from voltages ranging between 4.5 V and 24 V . On-chip compensation circuitry stabilizes the switch points over temperature.

Each open-collector output is independently operated by the proper amount and polarity of incident magnetic flux. Output 1 responds only to the positive flux from the south pole of a magnet, Output 2 to the negative flux from the north pole of a magnet. When the sensor experiences the field of a south magnetic pole greater than the maximum operate point of Output 1, that output switches to the LOW state and Output 2 is unaffected. When the incident flux falls below the minimum release point for Output 1, that output returns to the HIGH state and Output 2 remains unchanged.

Output 2 independently responds in the same manner to the negative flux from the north magnetic pole of a magnet. Figure 1 shows a zone in the region of \(0 \mathrm{G}, \mathrm{t}_{\mathrm{H}}\), where both outputs are in the HIGH or OFF state. This constitutes a delay that is independent of rate of change of the incident magnetic field and ensures that both outputs are never ON simultaneously. This is an essential feature for driving brushless dc motors with a minimum of reactive transient currents.

The UGN3235K is supplied in a four-pin plastic single in-line package (SIP) measuring just \(0.205^{\prime \prime}\) wide \(\times 0.135^{\prime \prime}\) high \(\times 0.060\) " thick ( \(5.2 \times 3.4 \times 1.55 \mathrm{~mm}\) ).

\section*{FEATURES}
- Reliable and Rugged Magnetic Sensing Switch
- Two Outputs Independently Switched by North and South Poles
- Independent Actuation of Outputs Minimizes Inductive-Load Reactive Transient
- Built-in Hysteresis Minimizes Interference from Stray Fields
- Operates from 4.5 V to 24 V
- Outputs Compatible with All Logic Levels
- On-Board Reverse Polarity Protection
- Open-Collector, Active-Low Outputs


ELECTRICAL CHARACTERISTICS at \(\mathbf{T}_{A}=+25^{\circ} \mathbf{C}\) (unless otherwise noted).
\begin{tabular}{|l|c|c|cc|c|c|}
\hline Characteristic & Symbol & Test Conditions & Min. & Typ. & Max. & Units \\
\hline Supply Voltage & \(\mathrm{V}_{\mathrm{CC}}\) & & 4.5 & - & 24 & V \\
\hline Output Saturation Voltage & \(\mathrm{V}_{\mathrm{OUT}(\mathrm{SAT})}\) & \(\mathrm{V}_{\mathrm{CC}}=24 \mathrm{~V}, \mathrm{I}_{\mathrm{OUT}}=20 \mathrm{~mA}\) & - & 160 & 400 & mV \\
\hline Output Leakage Current & \(\mathrm{I}_{\mathrm{OFF}}\) & \(\mathrm{V}_{\mathrm{OUT}}=24 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=24 \mathrm{~V}\) & - & - & 1.0 & \(\mu \mathrm{~A}\) \\
\hline Supply Current & \(\mathrm{I}_{\mathrm{CC}}\) & \(\mathrm{V}_{\mathrm{CC}}=24 \mathrm{~V}\), Output Open & - & 6.0 & 8.0 & mA \\
\hline Output Rise Time & \(\mathrm{t}_{\mathrm{r}}\) & \(\mathrm{V}_{\mathrm{CC}}=14 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=820 \Omega, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}\) & - & 0.04 & 0.4 & \(\mu \mathrm{~s}\) \\
\hline Output Fall Time & \(\mathrm{t}_{\mathrm{f}}\) & \(\mathrm{V}_{\mathrm{CC}}=14 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=820 \Omega, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}\) & - & 0.18 & 0.4 & \(\mu \mathrm{~s}\) \\
\hline
\end{tabular}

MAGNETIC CHARACTERISTICS at \(V_{C C}=4.5 \mathrm{~V}\) to 24 V
\begin{tabular}{|c|l|c|c|c|c|}
\hline Characteristic & Test Conditions & Output & Min. & Max. & Units \\
\hline Operate Point, \(\mathrm{B}_{\mathrm{OP}}\) & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & Q 1 & 50 & 175 & G \\
& & Q 2 & -175 & -50 & G \\
\cline { 2 - 6 } & \(\mathrm{T}_{\mathrm{A}}=-20^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & Q 1 & 35 & 200 & G \\
& & Q 2 & -200 & -35 & G \\
\hline \multirow{6}{*}{ Release Point, \(\mathrm{B}_{\mathrm{RP}}\)} & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & Q 1 & 25 & 160 & G \\
& & Q 2 & -160 & -25 & G \\
\cline { 2 - 6 } & \(\mathrm{T}_{\mathrm{A}}=-20^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & Q 1 & 15 & 190 & G \\
& & Q 2 & -190 & -15 & G \\
\hline Hysteresis, \(\mathrm{B}_{\text {hys }}\) & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & C & 15 & 100 & G \\
\cline { 2 - 6 } & \(\mathrm{T}_{\mathrm{A}}=-20^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\mathrm{Q} 1 \& \mathrm{Q} 2\) & 15 & 110 & G \\
\hline
\end{tabular}

OUTPUT SWITCHING CHARACTERISTICS


FIGURE 1


FIGURE 2A

MOTOR COIL DRIVER


SWITCH POINTS VERSUS TEMPERATURE


\section*{APPLICATIONS}

Figure 2A gives a method of sensing the presence of either a north or south magnetic pole. Since the UGN3235K is an open collector device, it is possible to directly connect (OR-wire) the two outputs. This causes the output to go LOW when a north or south pole of sufficient magnitude is sensed.

The device connected in this manner suits many applications, ranging from doubling the resolution of a ring-magnet encoder, to zerocrossing detection. Figure 1 shows that \(t_{\mathrm{H}}\) is centered around the zeroG portion of the magnetic field plot. Thus, by decoding the HIGH portion of the UGN3235K OR-wired output, the zero-crossing can be encoded.

Figure 2 B shows that the UGN3235K makes it possible to implement a very efficient brushless dc motor using a minimum number of components. Referring again to Fig. 1, the dead time ( \(t_{H}\) ) of the switching characteristics allow the motor coil fields to decay sufficiently. This avoids both excessive reactive voltages and the magnetic drag resulting from the motor coils working in opposition to each other.

\section*{HYSTERESIS CHARACTERISTICS}


\section*{SENSOR LOCATION \\ ( \(\pm 0.005>[0.13 \mathrm{~mm}]\) die placement)}


Dwg. MH-001-1A

GUIDE TO INSTALLATION


Dwg. No. A-12.062
1. All Hall effect integrated circuits are susceptible to mechanical stress effects. Caution should be exercised to minimize the application of stress to the leads or the epoxy package. Use of epoxy glue is recommended. Other types may deform the epoxy package.
2. To prevent permanent damage to the Hall cell, heat-sink the leads during hand soldering. Recommended maximum conditions for wave soldering are shown in the graph above.

\section*{COMPLEMENTARY-OUTPUT HALL-EFFECT LATCH}

Type UGN3275K latching Hall-effect sensors are bipolar integrated circuits designed for electronic commutation of brushless dc motors. They feature dual complementary outputs. The latches are typically used to sense matched magnetic flux densities of alternating polarity from multipole ring magnets.

Each sensor IC includes a Hall voltage generator, operational amplifier, Schmitt trigger, voltage regulator, and dual bipolar output transistors. The regulator allows use of the integrated circuit with supply voltages of 4.5 V to 24 V .

If the Hall cell is exposed to a magnetic flux density greater than the operate threshold ( \(\mathrm{B}_{\mathrm{op}}\) ), OUTPUT goes low (turns ON ) and OUTPUT goes high (turns OFF). The outputs will hold (latch) this state until magnetic field reversal exposes the Hall cell to a magnetic flux density below the release threshold ( \(\mathrm{B}_{\mathrm{Pp}}\) ) when OUTPUT will go high (OFF) and OUTPUT will go low (ON). This state is also latched. Under any condition one output is ON while the other is OFF. Because the operating state switches only with magnetic field reversal, and not merely with a change in the strength, these integrated circuits qualify as true Hall-effect latches.

Similar devices with a 500 mA continuous output current rating are available as the UGN5275K.

These complementary-output Hall-effect latches are supplied in a four-pin plastic SIP, \(0.200^{\prime \prime}(5.08 \mathrm{~mm})\) wide, \(0.130^{\prime \prime}(3.3 \mathrm{~mm})\) high, and 0.060 " ( 1.54 mm ) thick.

\section*{FEATURES}
- Operable with Multipole Ring Magnets
- High Reliability
- Small Size
- Output Compatible with All Digital Logic Families
- 4.5 V to 24 V Operation
- High Hysteresis Level Minimizes Stray-Field Problems
- Complementary Outputs

\section*{ABSOLUTE MAXIMUM RATINGS}

Power Supply, \(\mathrm{V}_{\mathrm{CC}}\). . . . . . . . . . . . . . . 25 V
Magnetic Flux Density, B . . . . . . . Unlimited
Output OFF Voltage, \(\mathrm{V}_{\text {OUt }}\). . . . . . . . . . . 25 V
Output ON Current, I I OUt . . . . . . . . . . 50 mA Operating Temperature Range,
 Storage Temperature Range,


\section*{SENSOR LOCATION}


Dwg. No. MH-001-2

\section*{FUNCTIONAL BLOCK DIAGRAM}


ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} \mathrm{C}, \mathbf{V}_{\mathbf{C C}}=4.5 \mathrm{~V}\) to 24 V (unless otherwise noted).
\begin{tabular}{|l|c|c|ccc|c|}
\hline Characteristic & Symbol & \multicolumn{1}{|c|}{ Test Conditions } & Min. & Typ. & Max. & Units \\
\hline Supply Voltage & \(\mathrm{V}_{\mathrm{CC}}\) & Operating & 4.5 & - & 24 & V \\
\hline Output Saturation Voltage & \(\mathrm{V}_{\mathrm{OUT}(\mathrm{SAT})}\) & \(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OUT}}=20 \mathrm{~mA}, \mathrm{~B}>\mathrm{B}_{\mathrm{OP}}\) & - & - & 400 & mV \\
\hline Output Leakage Current & \(\mathrm{I}_{\mathrm{OFF}}\) & \(\mathrm{V}_{\mathrm{OUT}}=24 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=24 \mathrm{~V}, \mathrm{~B}<\mathrm{B}_{\mathrm{RP}}\) & - & - & 10 & \(\mu \mathrm{~A}\) \\
\hline Supply Current & \(\mathrm{I}_{\mathrm{CC}}\) & \(\mathrm{V}_{\mathrm{CC}}=24 \mathrm{~V}, \mathrm{~B}<\mathrm{B}_{\mathrm{RP}}\) & - & - & 7.0 & mA \\
\hline Output Rise Time & \(\mathrm{t}_{\mathrm{r}}\) & \(\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=820 \Omega, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}\) & - & 0.04 & 0.4 & \(\mu \mathrm{~s}\) \\
\hline Output Fall Time & \(\mathrm{t}_{\mathrm{f}}\) & \(\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=820 \Omega, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}\) & - & 0.18 & 0.4 & \(\mu \mathrm{~s}\) \\
\hline
\end{tabular}

\section*{MAGNETIC CHARACTERISTICS}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|c|}{\(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(\mathrm{T}_{\mathrm{A}}=-20^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Units} \\
\hline & & Min. & Max. & Min. & Max. & \\
\hline Operate Point & \(\mathrm{B}_{\mathrm{OP}}\) & 25 & 250 & 15 & 250 & G \\
\hline Release Point & \(\mathrm{B}_{\mathrm{RP}}\) & -250 & -25 & -250 & -15 & G \\
\hline Hysteresis & \(\mathrm{B}_{\text {hys }}\) & 100 & - & 100 & - & G \\
\hline
\end{tabular}

\footnotetext{
NOTE: As used here, negative flux densities are defined as less than zero (algebraic convention).
}

\section*{LINEAR OUTPUT \\ HALL EFFECT SENSORS}


Pinning is shown viewed from branded side.

\section*{ABSOLUTE MAXIMUM RATINGS}

Supply Voltage, \(\mathrm{V}_{\mathrm{Cc}}\). . . . . . . . . . . . . . . . 16 V
Output Current, I IOUT . . . . . . . . . . . . . . 4 mA
Magnetic Flux Density, B . . . . . . . Unlimited
Operating Temperature Range,
\(\mathrm{T}_{\mathrm{A}} \ldots \ldots \ldots . . . . . .0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
Storage Temperature Range,


Utilizing the Hall effect for sensing a magnetic field, UGN3501U and UGN3501UA integrated circuits provide a linear single-ended output that is a function of magnetic field intensity.

These devices can sense relatively small changes in a magnetic field - changes that are too small to operate a Hall effect switch. They can be capacitively coupled to an amplifier, to boost the output to a higher level.

The UGN3501U/UA include a Hall cell, linear amplifier, emitterfollower output, and a voltage regulator. Integrating the Hall cell and the amplifier into one monolithic device minimizes problems related to the handling of millivolt analog signals.

Both devices are rated for continuous operation over the temperature range of \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) and over a supply voltage range of 8 V to 12 V .

\section*{FEATURES}
- Excellent Sensitivity
- Flat Response to 25 kHz (typ.)
- Internal Voltage Regulation
- Excellent Temperature Stability
\begin{tabular}{|l|l|}
\hline Part Number & Package \\
\hline UGN3501U & 3-Pin Mini-SIP \\
\hline UGN3501UA & 3-Pin Ultra-Mini-SIP \\
\hline
\end{tabular}


ELECTRICAL CHARACTERISTICS at \(\mathbb{T}_{A}=+25^{\circ} C, \mathbb{V}_{\mathbf{C C}}=12 \mathrm{~V}\)
\begin{tabular}{|l|c|c|cc|c|c|}
\hline & & & \multicolumn{3}{|c|}{ Limits } \\
\cline { 3 - 7 } Characteristic & Symbol & Test Conditions & Min. & Typ. & Max. & Units \\
\hline Operating Voltage & \(\mathrm{V}_{\mathrm{CC}}\) & & 8.0 & - & 12 & V \\
\hline Supply Current & \(\mathrm{I}_{\mathrm{CC}}\) & \(\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}\) & - & 10 & 20 & mA \\
\hline Quiescent Output Voltage & \(\mathrm{V}_{\mathrm{OUT}}\) & \(\mathrm{B}=0 \mathrm{G}\), Note 1 & 2.5 & 3.6 & 5.0 & V \\
\hline Sensitivity & \(\Delta \mathrm{V}_{\mathrm{OUT}}\) & \(\mathrm{B}=1000 \mathrm{G}, \mathrm{Notes} 1,2\) & 0.35 & 0.7 & - & \(\mathrm{mV} / \mathrm{G}\) \\
\hline Frequency Response & BW & \(\mathrm{f}_{\mathrm{H}}-\mathrm{f}_{\mathrm{L}}\) at -3 dB & - & 25 & - & kHz \\
\hline Broadband Output Noise & \(\mathrm{f}=10 \mathrm{~Hz}\) to 10 kHz & - & 0.1 & - & mV \\
\hline Output Resistance & \(\mathrm{e}_{\mathrm{n}}\) & \(\mathrm{R}_{\mathrm{OUT}}\) & & - & 100 & - \\
\hline
\end{tabular}

NOTE 1. All output voltage measurements are made with a voltmeter having an input impedance of \(10 \mathrm{k} \Omega\) or greater.
NOTE 2. Magnetic flux density is measured at the most sensitive area of the device, which is 0.017 " ( 0.43 mm ) below the branded side of the "U" package; 0.020 " \((0.51 \mathrm{~mm})\) below the branded side of the "UA" package.

\section*{NORMALIZED SENSITIVITY AS A FUNCTION OF \(V_{\text {cc }}\)}


Dwg. No. A-10,522

\section*{OUTPUT VOLTAGE AS A FUNCTION OF MAGNETIC FLUX DENSITY}


\section*{NOISE SPECTRAL DENSITY}

\section*{AS A FUNCTION OF FREQUENCY}


Dwg. No. A-10,520A

\section*{TYPICAL APPLICATIONS}

\section*{SENSITIVE PROXIMITY DETECTOR}


LOBE OR COG SENSOR


FERROUS METAL SENSOR


NOTCH OR HOLE SENSOR


\section*{RATIOMETRIC, LINEAR HALL EFFECT SENSORS}


Dwg. No. PH-006
Pinning is shown viewed from branded side.

\section*{ABSOLUTE MAXIMUM RATINGS}

Supply Voltage, \(\mathrm{V}_{\text {CC }}\). . . . . . . . . . . . . . . 8 V
Magnetic Flux Density, B . . . . . . Unlimited Operating Temperature Range,

Storage Temperature Range,


Type UGN3503U and UGN3503UA Hall effect sensors accurately track extremely small changes in magnetic flux density-changes generally too small to operate Hall effect switches.

As motion detectors, gear tooth sensors, and proximity detectors, they are magnetically driven mirrors of mechanical events. As sensitive monitors of electromagnets, they can effectively measure a system's performance with negligible system loading while providing isolation from contaminated and electrically noisy environments.

Each Hall effect integrated circuit includes a Hall sensing element, linear amplifier, and emitter-follower output stage. Problems associated with handling tiny analog signals are minimized by having the Hall cell and amplifier on a single chip.

The UGN3503U and UGN3503UA are rated for continuous operation over the temperature range of \(-20^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\).

\section*{FEATURES}
- Extremely Sensitive
- Flat Response to 23 kHz
- Low-Noise Output
- 4.5 V to 6 V Operation
- Magnetically Optimized Package

Always order by complete part number:
\begin{tabular}{|l|l|}
\hline Part Number & Package \\
\hline UGN3503U & 3-Pin Mini-SIP \\
\hline UGN3503UA & 3-Pin Ultra-Mini-SIP \\
\hline
\end{tabular}


ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} C, \mathbf{V}_{\mathbf{C C}}=5 \mathrm{~V}\)
\begin{tabular}{|l|c|c|ccc|c|}
\hline Characteristic & Symbol & Test Conditions & Min. & Typ. & Max. & Units \\
\hline Operating Voltage & \(\mathrm{V}_{\mathrm{CC}}\) & & 4.5 & - & 6.0 & V \\
\hline Supply Current & \(\mathrm{I}_{\mathrm{CC}}\) & & - & 9.0 & 14 & mA \\
\hline Quiescent Output Voltage & \(\mathrm{V}_{\text {OUT }}\) & \(\mathrm{B}=0 \mathrm{G}\) & 2.25 & 2.50 & 2.75 & V \\
\hline Sensitivity & \(\Delta \mathrm{V}_{\text {OUT }}\) & \(\mathrm{B}=0 \mathrm{G}\) to \(\pm 900 \mathrm{G}\) & 0.75 & 1.30 & 1.72 & \(\mathrm{mV} / \mathrm{G}\) \\
\hline Bandwidth (-3 dB) & BW & & - & 23 & - & kHz \\
\hline Broadband Output Noise & \(\mathrm{V}_{\text {out }}\) & \(\mathrm{BW}=10 \mathrm{~Hz}\) to 10 kHz & - & 90 & - & \(\mu \mathrm{V}\) \\
\hline Output Resistance & \(\mathrm{R}_{\text {out }}\) & & - & 50 & - & \(\Omega\) \\
\hline
\end{tabular}

All output-voltage measurements are made with a voltmeter having an input impedance of at least \(10 \mathrm{k} \Omega\).
Magnetic flux density is measured at most sensitive area of device located 0.016 " ( 0.41 mm ) below the branded face of the ' \(U\) ' package; 0.020 " \((0.51 \mathrm{~mm})\) below the branded face of the "UA" package.

\section*{3503 \\ RATIOMETRIC, LINEAR HALL EFFECT SENSORS}

\section*{OUTPUT VOLTAGE AS A FUNCTION OF TEMPERATURE}


SUPPLY CURRENT AS A FUNCTION OF SUPPLY VOLTAGE


OUTPUT NULL VOLTAGE AS A FUNCTION OF SUPPLY VOLTAGE


OUTPUT NOISE AS A FUNCTION OF FREQUENCY


Dwg. No. A-12,505

DEVICE SENSITIVITY AS A FUNCTION OF SUPPLY VOLTAGE


LINEARITY AND SYMMETRY AS A FUNCTION OF SUPPLY VOLTAGE


\section*{3503 \\ RATIOMETRIC, LINEAR HALL EFFECT SENSORS}

\section*{NOTCH SENSOR}


Dwg. No. A-12,574
GEAR TOOTH SENSOR


Dwg. No. A-12,512

\section*{CURRENT MONITOR}


\section*{OPERATION}

The output null voltage \((B=0 G)\) is nominally one-half the supply voltage. A south magnetic pole, presented to the branded face of the Hall effect sensor will drive the output higher than the null voltage level. A north magnetic pole will drive the output below the null level.

In operation, instantaneous and proportional output-voltage levels are dependent on magnetic flux density at the most sensitive area of the device. Greatest sensitivity is obtained with a supply voltage of 6 V , but at the cost of increased supply current and a slight loss of output symmetry. The sensor's output is usually capacitively coupled to an amplifier that boosts the output above the millivolt level.

In two applications shown, a permanent bias magnet is attached with epoxy glue to the back of the epoxy package. The presence of ferrous material at the face of the package acts as a flux concentrator.

The south pole of a magnet is attached to the back of the package if the Hall effect IC is to sense the presence of ferrous material. The north pole of a magnet is attached to the back surface if the integrated circuit is to sense the absence of ferrous matrial.

Calibrated linear Hall devices, which can be used to determine the actual flux density presented to the sensor in a particular application, are available.

\section*{SENSOR LOCATIONS}


Dwg. No. MH-002-5A

SUFFIX "UA"


\title{
3506 3507
}

\section*{RATIOMETRIC, LINEAR HALL-EFFECT SENSORS FOR HIGH-TEMPERATURE OPERATION}


Pinning is shown viewed from branded side.

\section*{ABSOLUTE MAXIMUM RATINGS}

Supply Voltage, \(\mathrm{V}_{\mathrm{CC}}\). . . . . . . . . . . . . . 8.0 V
Output Voltage, \(\mathrm{V}_{0}\). . . . . . . . . . . . . . . 8.0 V
Output Sink Current, Io . . . . . . . . . . . 10 mA
Magnetic Flux Density, B . . . . . . Unlimited
Operating Temperature Range, \(\mathrm{T}_{\mathrm{A}}\)
Suffix 'S-'. . . . . . . . . . . - \(\mathbf{- 2 0}{ }^{\circ} \mathrm{C}\) to \(+\mathbf{8 5}{ }^{\circ} \mathrm{C}\)
Suffix 'L-' . . . . . . . . . . - \(40^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Storage Temperature Range,
TS . . . . . . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+170^{\circ} \mathrm{C}\)

The A3506- and A3507- linear Hall-effect sensors provide an output voltage that is proportional to the incident magnetic field. On-chip processing circuitry provides the user with an amplified low-impedance output signal that minimizes the need for external circuitry. Internal temperature compensating circuitry lowers the intrinsic sensitivity drift of the Hall element, allowing it to accurately operate continuously over extended temperature ranges to \(+150^{\circ} \mathrm{C}\). These highly sensitive, temperature-stable magnetic transducers are ideal for use in linear and rotary position sensing systems in the harsh environments of automotive and industrial applications. The two devices are identical except for magnetic tolerances; where the A3506- is the more precise device.

Each monolithic integrated circuit includes a quadratic Hall element, improved temperature compensating circuitry, a small-signal amplifier, and a rail-to-rail output stage. The problems normally associated with low-level analog signals are minimized by having the Hall element and amplifier on a single chip. Output precision is obtained by internal gain and offset trim adjustments during the manufacturing process.

These devices are supplied in a 3-pin ultra-mini-SIP UA package for operation from \(-20^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) (suffix 'SUA') or \(-40^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) (suffix 'LUA'). Both are currently available for sampling. Production quantities are expected in 1993. Contact the local sales office for complete specifications and availability.

\section*{FEATURES}
- Output Voltage Proportional to Incident Magnetic Field

Ratiometric Rail-to-Rail Output
Increased Sensitivity
- Superior Temperature Stability
4.5 V to 5.5 V Operation

Small Package Size
Solid-State Reliability

\footnotetext{
Always order by complete part number, e.g., A3506LUA
}

\section*{3625 \\ AND 3626}

\section*{POWER HALL \({ }^{\text {™ }}\) SENSOR／DRIVER FOR BRUSHLESS DC MOTORS}


ABSOLUTE MAXIMUM RATINGS
Supply Voltage， \(\mathrm{V}_{\mathrm{cc}} \ldots \ldots .\). ．．．．．See Table
Output Current， \(\mathrm{I}_{\mathrm{D}}\) ．．．．．．．．．See Table
PWM Current Control Voltage，
\(V_{\text {ADJ }} \ldots \ldots\). ．．．．．See Applications
Magnetic Flux Density，B ．．．．．．．Unlimited
Package Power Dissipation，

Operating Temperature Range，

Storage Temperature Range，
\(\mathrm{T}_{\mathrm{S}} \ldots \ldots . . . . . . . .{ }^{-65}{ }^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
\begin{tabular}{|l|c|c|}
\hline \multicolumn{3}{c|}{ UDN3625M } \\
UDN3626M \\
\hline \(\mathrm{V}_{\text {CC（MAX）}}\) & 14 V & 26 V \\
\(\mathrm{I}_{\text {O（CONT）}}\) & 1.0 A & 0.45 A \\
\(\mathrm{I}_{\mathrm{O}(\text { PEAK })}\) & 1.6 A & 0.75 A \\
\hline
\end{tabular}

Output current rating will be limited by ambient temperature，supply voltage，and duty cycle． Under any set of conditions，do not exceed a junction temperature of \(+150^{\circ} \mathrm{C}\) ．

Requiring a minimum of external components，the UDN3625M and UDN3626M are monolithic ICs that provide single－chip control and direct drive solutions for many small，single－phase，unipolar brushless dc motor applications．Integrated into the ICs are a high－sensitivity Hall－ effect sensor，control and commutating logic，a stable voltage regulator， extensive self and system protective functions，and two high－current saturated NPN outputs．Both ICs include thermal shutdown，output over－current limiting，and output transient protection／flyback diodes． The UDN3625M is nominally for 12 V motor applications while the UDN3626M is better suited to 24 V motors．

Output over－current limiting（relating to startup surge or a locked rotor condition）and short－circuit protection are provided by an internal current－sense resistor．The maximum（default）output load current is typically 1．3 A for the UDN3625M or 600 mA for the UDN3626M，but may be decreased by user selection of an external low－wattage resistor．

A separate low－level output provides tachometer capability for motor speed control or sensing a locked rotor condition．With appropri－ ate external logic，pulse－width modulated（PWM）speed control can be accomplished at the output current adjust pin．

These sensor／drivers are supplied in an 8－pin mini－DIP plastic package with a copper leadframe for increased package power handling capability．

\section*{FEATURPES}

図 \(900 \mathrm{~mA} / 12 \mathrm{~V}\) or \(400 \mathrm{~mA} / 24 \mathrm{~V}\) Operation
－Speed－Control（PWM）Capability四 Locked－Rotor Indication
困 Minimum External Components
［ Over－Current Protected
图 Thermal Protection
图 Enhanced Reliability
－Reduced Cost

Always order by complete part number，e．g．，UDN3625M
See Maximum Ratings at left．

\section*{FUNCTIONAL BLOCK DIAGRAM}



\section*{TRUTH TABLE}
\begin{tabular}{|cccc|}
\hline Mag. Field & PWM/I/ \(\mathbf{O}_{\mathbf{O}}\) ADJ & OUT \(_{\mathbf{A}}\) & OUT \(_{\mathbf{B}}\) \\
\hline\(>+\mathrm{B}_{\mathrm{OP}}\) & Open & Low & High \\
\(>-\mathrm{B}_{\mathrm{OP}}\) & Open & High & Low \\
Any & \(<0.3 \mathrm{~V}\) & High & High \\
\hline
\end{tabular}

\section*{ELECTRICAL CHARACTERISTICS at \(\mathbf{T}_{\mathbf{A}}=+25^{\circ} \mathbf{C}, \mathbf{R}_{\mathbf{A D J}}=\infty\), Over Operating Voltage Range (unless otherwise noted).}
\begin{tabular}{|l|c|c|l|l|}
\hline & & & \multicolumn{2}{|c|}{ Limits } \\
\cline { 3 - 5 } Characteristic & Symbol & Test Conditions & Min. Typ. Max. & Units \\
\hline
\end{tabular}

UDN3625M
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Operating Voltage Range & \(\mathrm{V}_{\text {S }}\) & & 6.5 & 12 & 14 & V \\
\hline Output Leakage Current & \(\mathrm{I}_{0}\) & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{O}}=24 \mathrm{~V}\) & - & - & 100 & \(\mu \mathrm{A}\) \\
\hline Output Breakdown Voltage & \(V_{\text {(BR)CEX }}\) & \(\mathrm{V}_{\mathrm{cC}}=24 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=10 \mathrm{~mA}^{*}\) & 34 & - & - & V \\
\hline \multirow[t]{2}{*}{Output Saturation Voltage} & \multirow[t]{2}{*}{\(\mathrm{V}_{\text {O(SAT) }}\)} & \(\mathrm{I}_{\mathrm{O}}=450 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=6.5 \mathrm{~V}\) & - & 0.25 & 0.4 & V \\
\hline & & \(\mathrm{I}_{\mathrm{O}}=900 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=12 \mathrm{~V}\) & - & 0.5 & 0.8 & V \\
\hline Output Current Limit & \(\mathrm{I}_{0}\) MAX & \(\mathrm{R}_{\text {ADJ }}=\infty, \mathrm{V}_{\mathrm{O}}=2 \mathrm{~V}\) & 1.0 & 1.3 & 1.6 & A \\
\hline \multirow[t]{2}{*}{Output Clamp Voltage (Test Fig. 1)} & \multirow[t]{2}{*}{\(\mathrm{V}_{\mathrm{CL}}\)} & \(\mathrm{I}_{\mathrm{CL}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=0\) & 11 & 12 & 13 & V \\
\hline & & \(\mathrm{I}_{\mathrm{CL}}=450 \mathrm{mAt}, \mathrm{V}_{\mathrm{CC}}=0\) & 13 & 14 & 15 & V \\
\hline Output Switching Time & \(\mathrm{t}_{\text {PLH }}\) & \(50 \% \mathrm{~V}_{\text {ADJ }}\) to \(\mathrm{V}_{\mathrm{O}}=3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=450 \mathrm{~mA}\) & - & - & 5.0 & \(\mu \mathrm{s}\) \\
\hline \multirow[t]{2}{*}{Supply Current (Test Fig. 2)} & \multirow[t]{2}{*}{\(\mathrm{I}_{\mathrm{cc}}\)} & \(\mathrm{R}_{\text {ADJ }}=\infty, \mathrm{V}_{\mathrm{S}}=14 \mathrm{~V}\), One Output ON & - & 30 & 38 & mA \\
\hline & & \(\mathrm{R}_{\text {ADJ }}=0 \Omega, \mathrm{~V}_{\mathrm{S}}=14 \mathrm{~V}\), Outputs OFF & - & 8.0 & 10 & mA \\
\hline
\end{tabular}

UDN3626M
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Operating Voltage Range & \(\mathrm{V}_{\text {S }}\) & & \(\ddagger\) & 24 & 26 & V \\
\hline Output Leakage Current & \(\mathrm{I}_{0}\) & \(V_{C C}=V_{0}=30 \mathrm{~V}\) & - & - & 100 & \(\mu \mathrm{A}\) \\
\hline Output Breakdown Voltage & \(V_{\text {(BR)CEX }}\) & \(\mathrm{V}_{\mathrm{CC}}=30 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=10 \mathrm{~mA}^{*}\) & 50 & - & - & V \\
\hline \multirow[t]{2}{*}{Output Saturation Voltage} & \multirow[t]{2}{*}{\(\mathrm{V}_{\text {O(SAT) }}\)} & \(\mathrm{I}_{\mathrm{O}}=250 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=6.5 \mathrm{~V}\) & - & 0.15 & 0.3 & V \\
\hline & & \(\mathrm{I}_{\mathrm{O}}=400 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=24 \mathrm{~V}\) & - & 0.3 & 0.5 & V \\
\hline Output Current Limit & \(I_{0}\) MAX & \(\mathrm{R}_{\text {ADJ }}=\infty, \mathrm{V}_{\mathrm{O}}=2 \mathrm{~V}\) & 450 & 600 & 750 & mA \\
\hline \multirow[t]{2}{*}{Output Ċlamp Voltage (Test Fig. 1)} & \multirow[t]{2}{*}{\(\mathrm{V}_{\mathrm{CL}}\)} & \(\mathrm{I}_{\mathrm{CL}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=0\) & 17 & 18 & 20 & V \\
\hline & & \(\mathrm{I}_{\mathrm{CL}}=250 \mathrm{mAt}, \mathrm{V}_{\mathrm{cC}}=0\) & 19 & 20 & 22 & V \\
\hline Output Switching Time & \(\mathrm{t}_{\mathrm{PLH}}\) & \(50 \% \mathrm{~V}_{\mathrm{ADJ}}\) to \(\mathrm{V}_{\mathrm{O}}=3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=250 \mathrm{~mA}\) & - & - & 5.0 & \(\mu \mathrm{s}\) \\
\hline \multirow[t]{2}{*}{Supply Current (Test Fig. 2)} & \multirow[t]{2}{*}{\(\mathrm{I}_{\mathrm{CC}}\)} & \(\mathrm{R}_{\text {ADJ }}=\infty, \mathrm{V}_{\mathrm{S}}=26 \mathrm{~V}\), One Output ON & - & - & 24 & mA \\
\hline & & \(\mathrm{R}_{\mathrm{ADJ}}=0 \Omega, \mathrm{~V}_{\mathrm{S}}=26 \mathrm{~V}\), Outputs OFF & - & 8.0 & 10 & mA \\
\hline
\end{tabular}
* \(I_{0}\) is almost entirely Zener clamp current.

Continued next page...
\(\dagger\) Pulse test.
\(\ddagger\) Dependent on value of external series Zener diode (see Applications), 6.5 V without a Zener diode.

\section*{ELECTRICAL CHARACTERISTICS continued}
\begin{tabular}{|l|c|c|cc|c|}
\hline \multirow{3}{*}{ Characteristic } & & \multicolumn{2}{|c|}{ Limits } \\
\cline { 4 - 6 } & Symbol & Test Conditions & Min. \(\quad\) Typ. \(\quad\) Max. & Units \\
\hline
\end{tabular}

\section*{Both}
\begin{tabular}{|l|c|c|cc|c|}
\hline Operate Point§ & \(\mathrm{B}_{\mathrm{OP}}\) & & - & \(\pm 100\) & \(\pm 150\) \\
\hline & \(\mathrm{~B}_{\mathrm{H}}\) & & - & 200 & - \\
\hline Hysteresis & \(\mathrm{I}_{\mathrm{O}} \mathrm{I}_{\mathrm{O}} \mathrm{MAX}\) & \(\mathrm{R}_{\mathrm{ADJ}}=39 \mathrm{k} \Omega\) & G \\
\hline & & \(\mathrm{R}_{\mathrm{ADJ}}=17 \mathrm{k} \Omega\) & - & 0.75 & - \\
\hline & & \(\mathrm{R}_{\mathrm{ADJ}}=10 \mathrm{k} \Omega\) & - \\
\hline Output Current Limit Ratio & & \(\mathrm{V}_{\mathrm{ADJ}}=0\) & 0.50 & - & - \\
\hline PWM Control Current & \(\mathrm{I}_{\mathrm{ADJ}}\) & \(\mathrm{V}_{\mathrm{T}}=14 \mathrm{~V}\) & - & 0.25 & - \\
\hline Tach Output Leak. Current & \(\mathrm{I}_{\mathrm{T}}\) & - & -350 & -500 & \(\mu \mathrm{~A}\) \\
\hline Tach Output Sat. Voltage & \(\mathrm{V}_{\mathrm{T}(\mathrm{SAT})}\) & \(\mathrm{I}_{\mathrm{T}}=750 \mu \mathrm{~A}\) & - & - & 10 \\
\hline Thermal Shutdown & \(\mathrm{T}_{\mathrm{J}}\) & & - & 0.2 & 0.4 \\
\hline Thermal Hysteresis & \(\Delta \mathrm{T}_{\mathrm{J}}\) & & - & 165 & - \\
\hline
\end{tabular}

Magnetic flux density is measured at most sensitive area of device, nominally located \(0.055^{\prime \prime}(1.40 \mathrm{~mm})\) below the top of the package.


\section*{SENSOR LOCATION}


\section*{APPLICATIONS INFORMATION}

Power Dissipation. Care should be taken in evaluating the package power dissipation of these devices. Total power dissipated by the device will consist of power due to the internal regulator, logic and drive circuitry ( \(l_{\mathrm{cC}} \times \mathrm{V}_{\mathrm{cc}}\) ), power due to the output drivers ( \(\mathrm{l}_{\mathrm{o}} \times \mathrm{V}_{\mathrm{O}(\mathrm{SAT})}\) ), and power due to the clamp circuitry ( \(\mathrm{I}_{\mathrm{cL}} \times \mathrm{V}_{\mathrm{CL}} \times\) duty cycle).
For example:
\(\mathrm{I}_{\mathrm{cc}} \times \mathrm{V}_{\mathrm{CC}}=38 \mathrm{~mA}(\max ) \times 14 \mathrm{~V}=\quad 532 \mathrm{~mW}\) (max)
\(\mathrm{I}_{\mathrm{O}} \times \mathrm{V}_{\mathrm{O}(\text { SAT })}=450 \mathrm{~mA} \times 0.4 \mathrm{~V}(\max )=\quad 180 \mathrm{~mW}(\) max \()\)
\(\mathrm{I}_{\mathrm{CL}} \times \mathrm{V}_{\mathrm{cL}} \times\) duty cycle \(=450 \mathrm{~mA} \times 15 \mathrm{~V}(\max ) \times 1 \%=67.5 \mathrm{~mW}(\max )\)
Total package power dissipation \(=779.5 \mathrm{~mW}(\max )\)
Some of the power dissipated by the device ( \(\mathrm{I}_{\mathrm{cc}} \times \mathrm{V}_{\mathrm{cC}}\) ) can be reduced by inserting a Zener diode in the supply line ( \(Z_{A}\) in the figure). Note that the voltage at the \(\mathrm{V}_{\mathrm{cc}}\) pin under worst-case conditions must be greater than the minimum operating voltage ( 6.5 V ).

Transient Protection. A note of caution concerns negative (below ground) excursions of the outputs. In application, the coupling of the two motor windings can provide for just such a case. Reducing the coupling between windings will help, but ground clamp diodes or diodes in series with the motor windings might be required ( \(\mathrm{D}_{\mathrm{c}}\) or \(\mathrm{D}_{\mathrm{s}}\) in the figure). Most small brushless motors will not require these diodes.

System requirements usually utilize a diode type of reversepolarity protection. If series diode protection is used with an inductive load (the usual fan application), a Zener clamp between \(\mathrm{V}_{\mathrm{s}}\) and ground ( \(Z_{8}\) in the figure) is required. The Zener voltage must be greater than the supply voltage but less than the rated maximum allowable supply voltage.

With diode reverse-polarity protection, a high-impedance supply, or a switched supply line, high-voltage spikes will be generated (especially with high-current or high-inductance loads) during normal operation, coasting, or immediately after turn-off. In these situations, a Zener clamp \(\left(\mathrm{Z}_{\mathrm{B}}\right)\) from \(\mathrm{V}_{\mathrm{S}}\) to ground will be required.

Over-Current Adjust Pin. The over-current limit may be reduced from the default value ( \(I_{0} M A X\) ) by selection of an external resistor \(\left(R_{A D J}\right)\) at the \(P W M / I_{o} A D J\) pin.

The external overcurrent adjust and the thermal shutdown are commoned at the PWM \(/ I_{\circ}\) ADJ pin and tieing it to \(\mathrm{V}_{\mathrm{cc}}\) will disable the thermal shutdown. PWM current/speed control can be performed at the PWM \(/ I_{0}\) ADJ pin from a standard totem-pole logic output with a series Schottky diode (1N5818,1 N5819, or equivalent) or by pulling it low through an open-collector transistor (no pull-up resistor). PWM/lo ADJ input voltages greater than 0.3 V are not recommended and may create an unstable operating condition.

\title{
3625 AND 3626 \\ POWERHALL" SENSOR/DRIVER FOR BRUSHLESS DC MOTORS
}


Dwg. GP-008
The north pole of a magnet is the north-seeking pole and is attracted to the earth's magnetic north pole. By accepted magnetic convention, lines of flux emanate from the north-seeking pole of a magnet and enter the south-seeking pole.

\section*{5140}

\section*{PROTECTED PowerHalL \({ }^{\circledR}\) SENSOR LAMP／SOLENOID DRIVER}


Pinning is shown viewed from branded side． Dwg．No．PH－001

\section*{ABSOLUTE MAXHMUM RATINGS}
at \(\mathbb{T}_{\mathbf{A}}=+25^{\circ} \mathrm{C}\)
Supply Voltage， \(\mathrm{V}_{\text {CC }}\) ．．．．．．．．．．．．．．．． 28 V
Reverse Battery Voltage， \(\mathrm{V}_{\mathrm{RCC}} \ldots . .\). ．．． 45 V
Output OFF Voltage， \(\mathrm{V}_{\text {OUT }}\) ．．．．．．．．．．．． 45 V
Over－Current Protected Output Voltage，
\(\mathrm{V}_{\text {OUT }}\) ．．．．．．．．．．．．．．．．．．．．．．． 25 V Output ON Current，I IOUT ．．．．．．．．．． 900 mA＊\(^{*}\)
Magnetic Flux Density，B ．．．．．．．．Unlimited Package Power Dissipation，
\(P_{D}\) ．．．．．．．．．．．．．．．．．．．．See Graph Operating Temperature Range，
 Storage Temperature Range，
\(\mathrm{T}_{\mathrm{S}} \ldots \ldots \ldots \ldots \ldots . . . \mathbf{- 6 5}^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
＊Output is current limited at approximately 900 mA and junction temperature limited if current in excess of 900 mA is attempted．See Circuit Description and Applications for further information．

The UGQ5140K unipolar Hall effect switch is a monolithic integrated circuit designed for magnetic actuation of low－power incandescent lamps or inductive loads such as relays or solenoids． Included on chip is a Darlington power output that is capable of continu－ ously sinking in excess of 300 mA ．Internal protectioñ circuitry limits surge（lamp turn－ON）or fault currents to approximately 900 mA ．A sensitive magnetic threshold allows the device to be used in conjunc－ tion with inexpensive magnets or in applications that require relatively large operating distances．

Each sensor／driver includes a magnetic sensing Hall voltage generator，operational amplifier，Schmitt trigger，voltage regulator，and an open－collector，high－gain Darlington power output stage．The regulator allows use of the device with supply voltages of 4.5 V to 28 V ． On－chip compensation circuitry stabilizes switch－point performance over temperature．The magnetic operation of this device is similar to that of the UGN3140U Hall effect switch．

The sensitive magnetic switch point coupled with the power output， current limiting，and thermal limiting circuitry allow the UGQ5140K to magnetically actuate various loads without requiring any external components．

The UGQ5140K is rated for operation over an extended tempera－ ture range of \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) ．It is supplied in a four－pin mini－SIP plastic package， 0.200 ＂（ 5.08 mm ）wide， 0.130 ＂（ 3.30 mm ）high，and 0.060 ＂（ 1.54 mm ）thick．

\section*{FEATURES}

包 Magnetically Actuated Power Switch
중 Temperature－Compensated Switch Points
图 High Current－Sink Capability
300 mA Continuous
900 mA Peak Current Limit
圂 Output Short－Circuit Protection
－Low Quiescent Standby Current
－Linear Thermal Limiting
－Automotive Temperature Range
\(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) ，Operating
．Internal Inductive Flyback／Clamp Diode Protection
国 Reverse Battery Protection
［ Low－Profile 4－Pin Mini－SIP

\section*{5140 \\ PROTECTED POWERHALL \({ }^{\ominus}\) SENSOR: LAMP/SOLENOID DRIVER}

ELECTRICAL CHARACTERISTICS at \(T_{A}=-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathbf{C C}}=4.5 \mathrm{~V}\) to 24 V (unless otherwise noted).
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{4}{|c|}{Limits} \\
\hline & & & Min. & Typ. & Max. & Units \\
\hline Supply Voltage Range & \(\mathrm{V}_{\mathrm{cc}}\) & Operating & 4.5 & 12 & 24 & V \\
\hline Output Leakage Current & \(\mathrm{I}_{\text {OUt }}\) & \(\mathrm{V}_{\text {OUT }}=24 \mathrm{~V}\) & - & <1.0 & 10 & \(\mu \mathrm{A}\) \\
\hline Output Sustaining Voltage & \(\mathrm{V}_{\text {OUT (SUS) }}\) & \(\mathrm{l}_{\text {Out }}=100 \mathrm{~mA}\) & 35 & - & - & V \\
\hline Output Saturation Voltage & \(\mathrm{V}_{\text {OUT(SAT }}\) & \(\mathrm{I}_{\text {Out }}=300 \mathrm{~mA}, \mathrm{~V}_{\text {cC }}=24 \mathrm{~V}\) & - & 0.84 & 1.2 & V \\
\hline Over-Current Limit & \(\mathrm{I}_{\text {LIMIT }}\) & \(\mathrm{V}_{\text {CC }}=\mathrm{V}_{\text {OUT }}=12 \mathrm{~V}, \mathrm{~B} 500 \mathrm{G}\) & - & 900 & - & mA \\
\hline Output Rise Time & \(\mathrm{t}_{\mathrm{r}}\) & \(\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{BB}}=18 \mathrm{~V}\), & - & 0.04 & 2.0 & \(\mu \mathrm{s}\) \\
\hline Output Fall Time & \(\mathrm{t}_{\text {t }}\) & \(\mathrm{R}_{\mathrm{L}}=1.1 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}\) & - & 0.04 & 2.0 & \(\mu \mathrm{s}\) \\
\hline Supply Current & \(\mathrm{l}_{\mathrm{cc}}\) & Output OFF & - & 5.5 & 10 & mA \\
\hline Diode Forward Voltage & \(\mathrm{V}_{\mathrm{F}}\) & \(\mathrm{I}_{\mathrm{F}}=300 \mathrm{~mA}\) & - & 1.1 & 1.5 & V \\
\hline Diode Leakage Current & \(\mathrm{I}_{\mathrm{R}}\) & \(\mathrm{V}_{\mathrm{R}}=35 \mathrm{~V}\) & - & <1.0 & 50 & \(\mu \mathrm{A}\) \\
\hline Thermal Limit & \(\mathrm{T}_{\text {LIMIT }}\) & \[
\begin{aligned}
& \mathrm{V}_{\text {CC }}=\mathrm{V}_{\text {OUT }}=12 \mathrm{~V}, \mathrm{~B} 500 \mathrm{G}, \\
& \mathrm{I}_{\text {OUT }}=10 \mathrm{~mA}
\end{aligned}
\] & - & 165 & - & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

Typical Data is at \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) and is for design information only.

\section*{MAGNETIC CHARACTERISTICS at \(V_{C C}=4.5 \mathrm{~V}\) to 24 V .}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{3}{|c|}{\(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\)} & \multicolumn{3}{|c|}{\(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Units} \\
\hline & & Min. & Typ. & Max. & Min. & Typ. & Max. & \\
\hline Magnetic Operate Point & \(\mathrm{B}_{\text {OP }}\) & 70 & 155 & 200 & 45 & - & 240 & G \\
\hline Magnetic Release point & \(\mathrm{B}_{\text {RP }}\) & 50 & 100 & 180 & 25 & - & 220 & G \\
\hline Hysteresis & \(\mathrm{B}_{\text {hys }}\) & 20 & 55 & - & 20 & - & - & G \\
\hline
\end{tabular}


TYPICAL OPERATING CHARACTERISTICS


Dwg. GH-004



Dwg. GH-002


TYPICAL TRANSFER CHARACTERISTICS
at \(\mathbf{T}_{A}=+\mathbf{2 5}^{\circ} \mathrm{C}\)


Dwg GH-007

\section*{CIRCUIT DESCRIPTION AND OPERATION}

The UGQ5140K merges state-of-the-art Hall effect sensing and power driving technologies to allow precision non-contact actuation of incandescent lamps or inductive loads. It is rated for operation over an extended temperature range as typically required in automotive applications.

\section*{Magnetic Operation}

As shown in the Transfer Characteristics graph, the output of the device (pin 2) switches low when the magnetic field at the Hall sensor exceeds the operate point threshold ( \(\mathrm{B}_{\mathrm{op}}\) ). At this point, the output voltage is \(V_{\text {OUTISAT) }}\). When the magnetic field is reduced to below the release point threshold ( \(\mathrm{B}_{\mathrm{RP}}\) ), the device output goes high. The difference in the magnetic operate and release points is called the hysteresis \(\left(\mathrm{B}_{H}\right)\) of the part. This built-in hysteresis allows clean switching of the output even in the presence of external mechanical vibration and electrical noise.

\section*{Current and Thermal Limiting}

Output short circuits may be caused by faulty connectors, crimped wiring harnesses, or blown loads. In such cases, current and thermal limit circuitry will protect the output transistor against destruction.

Current through the output transistor is sensed with a low-value on-chip aluminum resistor. The voltage drop across this resistor is fed back to control the base drive of the output stage. This feedback prevents the output transistor from exceeding its maximum current density rating by limiting the output current to approximately 900 mA . It may also cause the output voltage to increase ( \(\mathrm{V}_{\text {OUT }}=\) \(\left.V_{B B}-\left[L_{L M M T} \times R_{\square}\right]\right)\). In this mode, the device will dissipate an increased amount of power ( \(\mathrm{P}_{\mathrm{D}}=\mathrm{V}_{\text {out }} \times \mathrm{I}_{\text {LIMIT }}\) ) and the output transistor will be thermally stressed. This stress, unless protected against (as in the UGQ5140K), will cause the device junction temperature to rise until it fails catastrophically.

\section*{5140}

\section*{PROTECTED Pow 1}

Thermal stress protection is provided in two manners; delta temperature protection, and junction temperature protection. Under worst-case conditions (see Figures 1 and 2), if the output is shorted to supply, the output transistor will heat up much faster than the rest of the integrated circuit. This condition could cause localized failure in the output transistor. To prevent damage, a delta temperature limiting scheme is used. If a large thermal gradient is sensed across the device, the output transistor base drive is reduced to lower the output current. This reduces the power (heat) generated by the output transistor.

When thermal stresses cause the junction temperature to reach approximately \(+165^{\circ} \mathrm{C}\), a linear thermal limiting circuit is activated. This circuit linearly reduces the base drive of the output transistor to maintain a constant junction temperature of \(165^{\circ} \mathrm{C}\). In this mode, the output current will be a function of the heat dissipating characteristics of the package and its environment. Linear thermal limiting eliminates the low-frequency thermal oscillation problems experienced by thermal shutdown (ON-OFF) schemes.

The output characteristics are shown in Figures 1 and 2. Note the three distinct operating regions: peak limit, delta limit, and thermal limit. In practice the output voltage and current may exhibit some oscillations during peak current limiting due to output load characteristics. These oscillations are of very-short duration (typically 50 ms ) and may be damped with an external capacitor between pins 2 and 4.

When the fault condition that caused the output overload is corrected, the device returns to normal operating mode.

FIGURE 1
OUTPUT CURRENT UNDER SHORT-CIRCUIT CONDITIONS


FIGURE 2
OUTPUT VOLTAGE vs OUTPUT CURRENT


FIGURE 3
TYPICAL LAMP DRIVER APPLICATION


Dwg. EH-001

FIGURE 4
LAMP CURRENT vs TIME


\section*{TYPICAL APPLICATIONS}

Incandescent Lamp Driver
High incandescent lamp turn-ON currents (commonly called in-rush currents) can contribute to poor lamp reliability and destroy semiconductor lamp drivers. Warming resistors protect both driver and lamp but use significant power when the lamp is OFF while current-limiting resistors waste power when the lamp is ON. Lamps with steady-state current ratings to 300 mA can be driven by the UGQ5140K (Figure 3) without the need for warming or current limiting resistors. In applications using several sensor/drivers to control multiple lamps, the internal clamp diodes may be connected together to an appropriate current-limiting resistor and simple "lamp test" switch.

As shown in Figure 4, when an incandescent lamp is initially turned ON, the cold filament is at minimum resistance and will normally allow a 10x to12x peak in-rush current. As the lamp warms up, the filament resistance increases to its rated value and the lamp current is reduced to its steady-state rating. When switching a lamp with the UGQ5140K, the internal current-limiting circuitry limits the peak current to approximately 900 mA . The device will stay in the current limit and delta temperature limit modes until the lamp resistance increases to its rated steady-state value (Figure 4). A side-effect of this current-limiting feature is that lamp turn-on times will increase. Typical lamp turn-on times are shown in Figure 5.

\section*{Inductive Load Driver}

Connecting the internal clamp diode (pin 3) to the positive supply allows relays or other inductive loads to be driven directly, as shown in Figure 6. The internal diode prevents damage to the output transistor by clamping the high-voltage spikes which occur when turning OFF an inductive load. An optional external Zener diode can be used to increase the flyback voltage, providing a much faster inductive load turn-OFF current decay, resulting in faster dropout (reduced relay contact arcing), and improved performance. The maximum Zener voltage, plus the load supply voltage, plus the clamp diode forward voltage should not exceed 35 volts.

FIGURE 5
LAMP TURN-ON TIME


\section*{SENSOR LOCATION AREA}


\section*{FIGURE 6}

TYPICAL RELAY/SOLENOID DRIVER APPLICATION


\section*{5275}

\section*{COMPLEMENTARY OUTPUT POWER HALL \({ }^{\text {mi }}\) LATCH}


Pinning is shown viewed from branded side.
ABSOLUTE MAXIMUM RATINGS at \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\)
Supply Voltage, \(\mathrm{V}_{\text {CC }}\). . . . . . . . . . . . . . 14 V
Magnetic Flux Density, B . . . . . . . Unlimited
Output OFF Voltage, \(\mathrm{V}_{\mathrm{CE}} \ldots . .\).
Output ON Current, \(I_{C}\)
Continuous . . . . . . . . . . . . . . . . . 0.5 A
Peak (Start Up) . . . . . . . . . . . . . . . 0.9 A
Operating Temperature Range,

Storage Temperature Range,
\(\mathrm{T}_{\mathrm{S}} . \ldots . . . . . . . . . \mathbf{- 6 5}^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Package Power Dissipation,
\(\qquad\)

Type UGN5275K latching Hall effect sensors are bipolar integrated circuits designed for electronic commutation of brushless dc motors. They feature open-collector complementary power outputs that are capable of sinking up to 300 mA continuously. Increased current ratings, complementary outputs, and sensitive switching points that are stable over temperature and time ideally suit these devices for minimum-component brushless dc motor designs.

Each sensor IC includes a Hall voltage generator, an operational amplifier, a Schmitt trigger, a voltage regulator, and large-area dual NPN output transistors. The regulator enables the IC to operate with supply voltages ranging from 4.5 V to 14 V . On-chip compensation circuitry stabilizes switch point performance over temperature. The large bipolar junction output transistors are fed by a unique driver stage which minimizes power dissipation within the IC. The magnetic operation of this device is similar to that of the UGN3275K complementaryoutput Hall effect latch.

Output Q of the IC switches to the LOW state when the internal Hall generator experiences a magnetic field that exceeds the rated operate point. Output Q switches HIGH within one \(\mu\) s of the Output Q change of state. When the device is exposed to a sufficient magnetic field of opposite polarity, Output \(Q\) returns to the HIGH state, and Output \(\bar{Q}\) returns to the LOW state.

The UGN5275K is rated for operation over a temperature range of \(-20^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\), and is supplied in an environmentally rugged, four-pin miniature plastic SIP. Please consult the factory for alternate packaging and custom magnetic requirements.

\section*{FEATURES}
- High Sink-Current Capability
- Magnetic Sensing, Complementary-Output Latch
- On-Chip Schmitt Trigger Provides Hysteresis
\(\square\) Temperature-Compensated Switch Points
- Rugged, Low-Profile SIP

Always order by complete part number: UGN5275K

\section*{5275 \\ COMPLEMENTARY OUTPUT POWERHALL \({ }^{\text {TM }}\) LATCH}

ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} \mathrm{C}, \mathbf{V}_{\mathbf{C C}}=4.5 \mathrm{~V}\) to 14 V (unless otherwise noted).
\begin{tabular}{|l|c|c|ccc|c|}
\hline Characteristic & Symbol & \multicolumn{1}{|c|}{ Test Conditions } & Min. & Typ. & Max. & Units \\
\hline Supply Voltage & \(\mathrm{V}_{\mathrm{CC}}\) & & 4.5 & - & 14 & V \\
\hline Output Saturation Voltage & \(\mathrm{V}_{\mathrm{CE}(\mathrm{SAT})}\) & \(\mathrm{V}_{\mathrm{CC}}=14 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=300 \mathrm{~mA}\) & - & 400 & 600 & mV \\
\hline Output Leakage Current & \(\mathrm{I}_{\mathrm{CEX}}\) & \(\mathrm{V}_{\mathrm{CE}}=14 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=14 \mathrm{~V}\) & - & - & 10 & \(\mu \mathrm{~A}\) \\
\hline Supply Current & \(\mathrm{I}_{\mathrm{CC}}\) & \(\mathrm{V}_{\mathrm{CC}}=14 \mathrm{~V}\), Output Open & - & 18 & 30 & mA \\
\hline Output Rise Time & \(\mathrm{t}_{\mathrm{r}}\) & \(\mathrm{V}_{\mathrm{CC}}=14 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=45 \Omega, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}\) & - & 0.3 & 1.5 & \(\mu \mathrm{~s}\) \\
\hline Output Fall Time & \(\mathrm{t}_{\mathrm{f}}\) & \(\mathrm{V}_{\mathrm{CC}}=14 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=45 \Omega, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}\) & - & 0.3 & 1.5 & \(\mu\) \\
\hline \begin{tabular}{l} 
Switch Time \\
Differential
\end{tabular} & \(\Delta \mathrm{V}\) & \(\mathrm{V}_{\mathrm{CC}}=14 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=45 \Omega, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}\) & - & 1.0 & 3.0 & \(\mu \mathrm{~s}\) \\
\hline
\end{tabular}

\section*{MAGNETIC CHARACTERISTICS}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|c|}{\(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(\mathrm{T}_{\mathrm{A}}=-20^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Units} \\
\hline & & Min. & Max. & Min. & Max. & \\
\hline Operate Point & \(\mathrm{B}_{\mathrm{OP}}\) & 25 & 250 & 15 & 250 & G \\
\hline Release Point & \(\mathrm{B}_{\text {RP }}\) & -250 & -25 & -250 & -15 & G \\
\hline Hysteresis & \(\mathrm{B}_{\text {hys }}\) & 100 & - & 100 & - & G \\
\hline
\end{tabular}

NOTE: As used here, negative flux densities are defined as less than zero (algebraic convention).


\section*{5275 \\ COMPLEMENTARY OUTPUT POWERHALL \({ }^{\mathrm{TM}}\) LATCH}

FIGURE 2


\section*{SWITCH POINTS VERSUS TEMPERATURE}


\section*{APPLICATIONS}

The increased current sinking capability of the UGN5275K ideally suits it for building small, inexpensive brushless dc motors using a minimum number of external components. Figure 2 shows that the only components required to commutate motor windings L1 and L2 are the Hall effect IC, flyback diodes D1 and D2, and one decoupling capacitor. The remaining components are optional for improving motor performance. Care should be taken to ensure that the motor winding impedances are high enough to guarantee that start-up surge currents do not exceed the maximum rating of the Hall effect IC.

In the circuit shown, diodes D1 and D2 supply a flyback path for the current of each winding to prevent reactive voltages from exceeding the sustained voltage rating of the Hall-effect IC output transistors. Zener diode Z 1 enables the windings to switch more rapidly by allowing the output voltage to rise above the source voltage, while simultaneously clamping the extreme reactive voltages.

The maximum output voltage level will be restricted to the following: \(V_{C C}-V_{D 3}+V_{z}+V_{p 1}\) (blocking diode D3 voltage drop). Blocking diode D3 provides reverse input-polarity protection, and should be used only if reverse battery voltage is a possibility. Capacitor C1 decouples the Hall-effect IC from any high dv/dt transients injected onto the \(\mathrm{V}_{\mathrm{cc}}\) rail to prevent regulator latch-up within the device. Zener diode Z2 and resistor R 1 are required for operation from a \(\mathrm{V}_{\mathrm{cc}}\) exceeding 14 V .

\section*{HYSTERESIS CHARACTERISTICS}


Magnetic Flux Density in Gauss

\section*{SENSOR LOCATHON}


Dwg. No. MH-001-3

\section*{GUIDE TO INSTALLATHON}


Dwg. No. A-12,062
1. All Hall Effect integrated circuits are susceptible to mechanical stress effects. Caution should be exercised to minimize the application of stress to the leads or the epoxy package. Use of epoxy glue is recommended. Other types may deform the epoxy package.
2. To prevent permanent damage to the Hall cell, heat-sink the leads during hand-soldering. Recommended maximum conditions for wave soldering are shown in the graph above.

\title{
APPLICATIONS INFORMATION
}

\section*{HALL EFFECT IC APPLICATIONS GUIDE}


Dwg. No. 13,100
FIGURE 1


Dwg. No. 13,101
FIGURE 2


Dwg. No. 13,102
FIGURE 3

Allegro Microsystems uses the latest bipolar integrated circuit technology in combination with the century-old Hall effect to produce Hall effect ICs. These are contactless, magnetically activated switches and sensors with the potential to simplify and improve systems.

\section*{LOW-COST SIMPLIFIED SWITCHING}

Simplified switching is a Hall sensor's strong point. Hall effect IC switches combine Hall voltage generators, signal amplifiers, Schmitt trigger circuits, and transistor output circuits on single integrated circuit chips. Output is clean, fast, and switched without bounce-an inherent problem with mechanical contact switches. A Hall effect switch typically operates at up to a 100 kHz repetition rate, and costs less than many common electromechanical switches.

\section*{EFFICIENT, EFFECTIVE, LOW-COST LINEAR SENSORS}

The linear Hall effect sensor detects the motion, position, or change in field strength of an electromagnet, a permanent magnet, or a ferromagnetic material with an applied magnetic bias. Energy consumption is very low. The output is linear and temperature-stable. The sensor's frequency response is flat up to approximately 25 kHz .

A Hall effect sensor is more efficient and effective than inductive or optoelectronic sensors, and at a lower cost.

\section*{SENSITIVE CIRCUITS FOR RUGGED SERVICE}

The Hall effect sensor is virtually immune to environmental contaminants and is suitable for use under severe service conditions. The circuit is very sensitive and provides reliable, repetitive operation in close tolerance applications. The Hall effect sensor can see precisely through dirt and darkness.

\section*{CURRENT APPLICATIONS}

Current applications for Hall effect ICs include use in ignition systems, speed controls, security systems, alignment controls, micrometers, mechanical limit switches, computers, printers, disk drives, keyboards, machine tools, key-switches, and pushbutton switches. They are also used as tachometer pickups, current limit switches, position detectors, selector switches, current sensors, linear potentiometers and brushless dc motor commutators.

\section*{THE HALL EFFECT SENSOR: HOW DOES IT WORK?}

The basic Hall sensor is a small sheet of semiconductor material represented by Figure 1.

A constant voltage source, as shown in Figure 2, will force a constant bias current to flow in the semiconductor sheet. The output will take the form of a voltage measured across the width of the sheet that will have negligible value in the absence of a magnetic field.

\section*{HALL EFFECT IC APPLICATIONS GUIDE}


FIGURE 5


Dwg. No. 13,105
FIGURE 6


Dwg. No. 13,106
FIGURE 7

If the biased Hall sensor is placed in a magnetic field with flux lines at right angles to the Hall current (Figure 3), the voltage output is directly proportional to the strength of the magnetic field. This is the Hall effect, discovered by E. F. Hall in 1879.

\section*{LINEAR OUTPUT HALL EFFECT DEVICES.}

The output voltage of the basic Hall effect sensor (Hall element) is quite small. This can present problems, especially in an electrically noisy environment. Addition of a stable high-quality dc amplifier and voltage regulator to the circuit (Figures 4 and 5) improves the transducer's output and allows it to operate over a wide range of supply voltages. The modified device provides an easy-to-use analog output that is linear and proportional to the applied magnetic flux density.

The UGN3501 is this type of linear output device. The UGN3503 has improved sensitivity and temperature-stable characteristics. The output of the UGN3503 is ratiometric; that is, its output is proportional to its supply voltage.

\section*{DIGITAL OUTPUT HALL EFFECT SWITCHES}

The addition of a Schmitt trigger threshold detector with built-in hysteresis, as shown in Figure 6, gives the Hall effect circuit digital output capabilities. When the applied magnetic flux density exceeds a certain limit, the trigger provides a clean transition from OFF to ON without contact bounce. Built-in hysteresis eliminates oscillation (spurious switching of the output) by introducing a magnetic dead zone in which switch action is disabled after the threshold value is passed.

An open-collector NPN output transistor added to the circuit (Figure 7) gives the switch digital logic compatibility. The transistor is a saturated switch that shorts the output terminal to ground wherever the applied flux density is higher than the ON trip point of the device. The switch is compatible with all digital families. The output transistor can sink enough current to directly drive many loads, including relays, triacs, SCRs, LEDs, and lamps.

The circuit elements in Figure 7, fabricated on a monolithic silicon chip and encapsulated in a small epoxy or ceramic package, are common to all Hall effect digital switches. Differences between device types are generally found in specifications such as magnetic parameters, operating temperature ranges, and temperature coefficients.

\section*{OPERATION}

All Hall effect devices are activated by a magnetic field. A mount for the the devices, and electrical connections, must be provided; Parameters such as load current, environmental conditions, and supply voltage must fall within the specific limits shown in the appropriate documentation.

Magnetic fields have two important characteristics-flux density and polarity (or orientation). In the absence of any magnetic field, most Hall effect digital switches are designed to be OFF (open circuit at output). They will turn ON only if subjected to a magnetic field that has both sufficient density and the correct orientation.

\section*{HALL EFFECT IC APPLICATIONS GUIDE}


FIGURE 8


FIGURE 9


FIGURE 10


Dwg. No. 13,110
FIGURE 11

Hall switches have an active area that is closer to one face of the package (the face with the lettering, the branded face). To operate the switch, the magnetic flux lines must be perpendicular to this face of the package, and must have the correct polarity. If an approaching south pole would cause switching action, a north pole would have no effect. In practice, a close approach to the branded face of a Hall switch by the south pole of a small permanent magnet will cause the output transistor to turn ON (Figure 8).

A Transfer Characteristics Graph (Figures 10 and 11) plots this information. It is a graph of output as a function of magnetic flux density (measured in gauss) presented to the Hall cell. The magnetic flux density is shown on the horizontal axis. The digital output of the Hall switch is shown along the vertical axis.

To acquire data for this graph, add a power supply and a pull-up resistor that will limit current through the output transistor and enable the value of the output voltage to approach zero (Figure 9).

In the absence of an applied magnetic field ( 0 G ), the switch is OFF, and the output voltage equals the power supply (12 V). A permanent magnet's south pole is then moved perpendicularly toward the active area of the device. As the magnet's south pole approaches the branded face of the switch, the Hall cell is exposed to increasing magnetic flux density. At some point ( 240 G in this case), the output transistor turns ON and the output voltage approaches zero (Figure 10). That value of flux density is called the operate point. If we continue to increase the field's strength, say to 600 G , nothing more happens. The switch turns ON once and stays ON.

To turn the switch OFF, the magnetic flux density must fall to a value far lower than the 240 G "operate point" because of the built-in hysteresis. For this example we use 90 G hysteresis, which means the device turns OFF when flux density decreases to 150 G (Figure 11). That value of flux density is called the "release point".

\section*{CHARACTERISTICS AND TOLERANCES}

The exact magnetic flux density values required to turn Hall switches ON and OFF differ for several reasons, including design criteria and manufacturing tolerances. Extremes in temperature will also somewhat affect the operate and release points.

For each device type, worst-case magnetic characteristics for the operate value, the release value, and hysteresis are provided.

All switches are guaranteed to turn ON at or below the maximum operate point flux density. When the magnetic field is reduced, all devices will turn OFF before the flux density drops below the minimum release point value. Each device is guaranteed to have at least the minimum amount of hysteresis to ensure clean switching action. This hysteresis ensures that, even if mechanical vibration or electrical noise is present, the switch output is fast, clean, and occurs only once per threshold crossing.

\section*{HALL EFFECT IC APPLICATIONS GUIDE}


FIGURE 12A


Dwg. No. 13,112
FIGURE 12B

\section*{GETTING STARTED}

Since the electrical interface is usually straightforward, the design of a Hall effect system should begin with the physical aspects. In position-sensing or motion-sensing applications, the following questions should be answered:

How much and what type of motion is there?
What angular or positional accuracy is required?
How much space is available for mounting the sensing device and activating magnet?
How much play is there in the moving assembly?
How much mechanical wear can be expected over the lifetime of the machine?
Will the product be a mass-produced assembly, or a limited number of machines that can be individually adjusted and calibrated?
What temperature extremes are expected?
A careful analysis will pay big dividends in the long term.

\section*{THE ANALYSIS}

The field strength of the magnet should be investigated. The strength of the field will be the greatest at the pole face, and will decrease with increasing distance from the magnet. The strength of the magnetic field can be measured with a gaussmeter or a calibrated linear Hall sensor, such as a UGN3503U (see Appendix II).

A plot of field strength (magnetic flux density) is a function of distance along the intended line of travel of the magnet. Hall device specifications (sensitivity in \(\mathrm{mV} / \mathrm{G}\) for a linear device, or operate and release points in gauss for a digital device) can be used to determine the critical distances for a particular magnet and type of motion. Note that these field strength plots are not linear, and that the shape of the flux density curve depends greatly upon magnet shape, the magnetic circuit, and the path traveled by the magnet.

\section*{TOTAL EFFECTIVE AIR GAP (TEAG)}

Total effective air gap, or TEAG, is the sum of active area depth and the distance between the package's surface and the magnet's surface. A graph of flux density as a function of total effective air gap (Figure 12A) illustrates the considerable increase in flux density at the sensor provided by a thinner package. The actual gain depends on the characteristic slope of flux density for a particular magnet.

\section*{MODES OF OPERATION}

Even with a simple bar or rod magnet, there are several possible paths for motion. The magnetic pole could move perpendicularly straight at the active face of the Hall device. This is called the head-on mode of operation. The curve of Figure 12B illustrates typical flux density (in gauss) as a function of TEAG for a cylindrical magnet.

The head-on mode is simple, works well, and is relatively insensitive to lateral motion. The designer should be aware that overextension of the mechanism could cause physical damage to the epoxy package of the Hall device.


FIGURE 13


Dwg. No. 13,114
FIGURE 14


FIGURE 15

A second possibility would be to move the magnet in from the side of the Hall device in the slide-by mode of operation, as illustrated in Figure 13. Note that now the distance plotted is not total effective air gap, but rather the perpendicular distance from the centerline of the magnet to the centerline of the package. Air gap is specified because of its obvious mechanical importance, but bear in mind that to do any calculations involving flux density, the "package contribution must be added and the TEAG used, as before. The slide-by mode is commonly used to avoid contact if overextension of the mechanism is likely. The use of strong magnets and/or ferrous flux concentrators in well-designed slide-by magnetic circuits will allow better sensing precision with smaller magnet travel than the head-on mode.

Magnet manufacturers generally can provide head-on flux density curves for their magnets, but they often do not characterize them for slide-by operation, possibly because different air gap choices lead to an infinite number of these curves; however, once an air gap is chosen, the readily available head-on magnet curves can be used to find the peak flux density (a single point) in the slide-by application by noting the value at the total effective air gap.

\section*{STEEP SLOPES-HIGH FLUX DENSITIES}

For linear Hall devices, greater flux changes for a given displacement give greater outputs, clearly an advantage. The same property is desirable for digital Hall devices, but for more subtle reasons. To achieve consistent switching action in a given application, the Hall device must switch ON and OFF at the same positions relative to the magnet.

To illustrate this concept, consider the flux density curves from two different magnet configurations in Figure 14. With an operate point flux density of 200 G , a digital Hall effect device would turn ON at a distance of approximately 0.14 inches in either case. If manufacturing tolerances or temperature effects shifted the operate point to 300 G , notice that for curve A (steep slope) there is very little change in the distance at which switching occurs. In the case of curve B , the change is considerable. The release point (not shown) would be affected in much the same way. The basic principles illustrated in this example can be modified to include mechanism and device specification tolerances and can be used for worse-case design analysis. Examples of this procedure are shown in later sections.

\section*{VANE INTERRUPTER SWITCHING}

In this mode, the activating magnet and the Hall device are mounted on a single rigid assembly with a small air gap between them. In this position, the Hall device is held in the ON state by the activating magnet. If a ferromagnetic plate, or vane is placed between the magnet and the Hall device, as shown in Figure 15, the vane forms a magnetic shunt that distorts the flux field away from the Hall device.

Use of a movable vane is a practical way to switch a Hall device. The Hall device and magnet can be molded together as a unit, thereby eliminating alignment problems, to produce an extremely rugged switching assembly. The ferrous vane or vanes that interrupt the flux could have linear motion, or rotational motion, as in an automotive distributor. Ferrous vane assemblies, due to the steep flux density/distance curves that can be achieved, are often used where precision switching over a large temperature range is required.

\section*{HALL EFFECT IC APPLICATIONS GUIDE}


A


B


C

Dwg. No. 13,116
FIGURE 16


Dwg. No. 13,117

\section*{FIGURE 17}


Dwg. No. 13,118
FIGURE 18A


FIGURE 18B

The ferrous vane can be made in many configurations, as shown in Figure 16. With a linear vane similar to that of Figure 16B, it is possible to repeatedly sense position within \(0.002^{\prime \prime}\) over a \(125^{\circ} \mathrm{C}\) temperature range.

\section*{ELECTRICAL INTERFACE FOR DIGITAL HALL DEVICES}

The output stage of a digital Hall switch is simply an open-collector NPN transistor. The rules for use are the same as those for any similar switching transistor.

When the transistor is OFF, there is a small output leakage current (typically a few nanoamps) that usually can be ignored, and a maximum (breakdown) output voltage (usually 24 V ), which must not be exceeded.

When the transistor is ON, the output is shorted to the circuit common. The current flowing through the switch must be externally limited to less than a maximum value (usually 20 mA ) to prevent damage. The voltage drop across the switch ( \(\mathrm{V}_{\mathrm{CE}(\mathrm{sat})}\) ) will increase for higher values of output current. You must make certain this voltage is compatible with the OFF, or "logic zero," voltage of the circuit you wish to control.

Hall devices switch very rapidly, with typical rise and fall times in the 400 ns range. This is rarely significant, since switching times are almost universally controlled by much slower mechanical parts.

\section*{COMMON INTERFACE CIRCUITS}

Figure 17 illustrates a simplified schematic symbol for Hall digital switches (Types 3113, 3120-23, 3130, 3132/33, and 3140). It will make further explanation easier to follow.

Interface for digital logic integrated circuits usually requires only an appropriate power supply and pull-up resistor.

With current-sinking logic families, such as DTL or the popular 7400 TTL series (Figure 18A), the Hall switch has only to sink one unit-load of current to the circuit common when it turns \(\mathrm{ON}(1.6 \mathrm{~mA}\) maximum for TTL). In the case of CMOS gates (Figure 18B), with the exception of switching transients, the only current that flows is through the pull-up resistor (about 0.2 mA in this case).

Loads that require sinking currents up to 20 mA can be driven directly by the Hall switch.

A good example is a light emitting diode (LED) indicator that requires only a resistor to limit current to an appropriate value. If the LED drops 1.4 V at a current of 20 mA , the resistor required for use with a 12 V power supply can be calculated as:
\[
\frac{12 \mathrm{~V}-1.4 \mathrm{~V}}{0.02 \mathrm{~A}}=530
\]

\section*{HALL EFFECT IC APPLICATIONS GUIDE}


FIGURE 19


Dwg. No. 13,121
FIGURE 20

The nearest standard value is \(560 \Omega\), resulting in the circuit of Figure 19.

Sinking more current than 20 mA requires a current amplifier. For example, if a certain load to be switched requires 4 A and must turn ON when the activating magnet approaches, the circuit shown in Figure 20 could be used.

When the Hall switch is OFF (insufficient magnetic flux to operate), about 12 mA of base current flows through the \(1 \mathrm{k} \Omega\) resistor to the 2N5812 transistor, thereby saturating it and shorting the base of the 2N3055 to ground, which keeps the load OFF. When a magnet is brought near the Hall switch, it turns ON, shorting the base of the 2N5812 to ground and turning it OFF. This allows:
\[
\frac{12 \mathrm{~V}}{56 \Omega}=210 \mathrm{~mA}
\]
of base current to flow to the 2N3055, which is enough to saturate it for any load current of 4 A or less.

The Hall switch cannot source current to a load in its OFF state, but it is no problem to add a transistor that can. For example, consider using a 40669 triac to turn ON a 115 V or 230 V ac load. This triac would require about 80 mA of gate current to trigger it to the ON condition. This could be done with a 2N5811 PNP transistor, as shown below in Figure 21.

When the Hall switch is turned ON, 9 mA of base current flows into the 2N5811, thereby saturating it and allowing it to supply 80 mA of current to trigger the triac. When the Hall switch is OFF, no base current flows in the 2N5811, which turns it OFF and allows no gate current to pass to the triac. The \(4.7 \mathrm{k} \Omega\) and the \(1 \mathrm{k} \Omega\) resistors were added as a safeguard against accidental turn-on by leakage currents, particularly at elevated temperatures.

Note that the +12 V supply common is connected to the low side of the ac line, and in the event of a mixup, the Hall switch and associated low-voltage circuitry would be 115 V above ground. Be carefu!!


\section*{HALL EFFECT IC APPLICATIONS GUIDE}

\section*{A. MAGNETIC ROTOR}

B. FERROUS VANE ROTOR


Dwg. No. 13,123
FIGURE 22

\section*{A. RADIAL}

B. AXIAL


Dwg. No. 13,124
FIGURE 23

\section*{ROTARY ACTIVATORS FOR HALL SWITCHES}

A frequent application involves the use of Hall switches to generate a digital output proportional to velocity, displacement, or position of a rotating shaft. The activating magnetic field for rotary applications can be supplied in either of two ways:

\section*{MAGNETIC ROTOR ASSEMBLY}

The activating magnet(s) are fixed on the shaft and the stationary Hall switch is activated with each pass of a magnetic south pole (Figure 22A). If several activations per revolution are required, rotors can sometimes be made inexpensively by molding or cutting plastic or rubber magnetic material. Ring magnets can also be used. Ring magnets are commercially available disc-shaped magnets with poles spaced around the circumference. They will operate Hall switches dependably and at reasonable costs.

Ring magnets do have limitations:
The accuracy of pole placement (usually within 2 or 3 degrees). Uniformity of pole strength ( \(\pm 5 \%\), or worse).
These limitations must be considered in applications requiring precision switching.

\section*{FERROUS VANE ROTOR ASSEMBLY}

Both the Hall switch and the magnet are stationary (Figure 22B); the rotor interrupts and shunts the flux with the passing of each ferrous vane.

Vane switches tend to be a little more expensive than ring magnets, but because the dimensions and configuration of the ferrous vanes can be carefully controlled, they are often used in applications requiring precise switching or duty cycle control.

Properly designed vane switches can have very steep flux density curves, yielding precise and stable switching action over a wide temperature range.

\section*{RING MAGNETS FOR HALL SWITCH APPLICATIONS}

Ring magnets suitable for use with Hall switches are readily available from magnet vendors in a variety of different materials and configurations. The poles may be oriented either radially (Figure 23A) or axially (Figure 23B) with up to 20 pole-pairs on a one-inch diameter ring. For a given size and pole count, ring magnets with axial poles have somewhat higher flux densities.

Materials most commonly used are various Alnicos, Ceramic 1, and barium ferrite in a rubber or plastic matrix material. Manufacturers usually have stock sizes with a choice of the number of pole pairs. Custom configurations are also available at a higher cost.

\section*{HALL EFFECT IC APPLICATIONS GUIDE}

Alnico is a name given to a number of aluminum nickel-cobalt alloys that have a fairly wide range of magnetic properties. In general, Alnico ring magnets have the highest flux densities, the smallest changes in field strength with changes in temperature, and the highest cost. They are generally too hard to shape except by grinding and are fairly brittle, which complicates the mounting of bearings or arbor.

Ceramic 1 ring magnets (trade names Indox, Lodex) have somewhat lower flux densities (field strength) than the Alnicos, and their field strength changes more with temperature; however, they are considerably lower in cost and are highly resistant to demagnetization by external magnetic fields. The ceramic material is resistant to most chemicals and has high electrical resistivity. Like Alnico, they can withstand temperatures well above that of Hall switches and other semiconductors, and must be ground if
reshaping or trimming is necessary. They may require a support arbor to reduce mechanical stress.

The rubber and plastic barium ferrite ring magnets are roughly comparable to Ceramic 1 in cost, flux density, and temperature coefficient, but are soft enough to shape using conventional methods. It is also possible to mold or press them onto a shaft for some applications. They do have temperature limitations ranging from \(70^{\circ} \mathrm{C}\) to \(150^{\circ} \mathrm{C}\), depending on the particular material, and their field strength changes more with temperature than Alnico or Ceramic 1.

Regardless of material, ring magnets have limitations on the accuracy of pole placement and uniformity of pole strength which, in turn, limit the precision of the output waveform. Evaluations have shown that pole placement in rubber, plastic, and ceramic magnets usually falls within \(2^{\circ}\) or \(3^{\circ}\) of target, but \(5^{\circ}\) errors have been measured. Variations of flux density from pole to pole will commonly be \(\pm 5 \%\), although variations of up to \(\pm 30 \%\) have been observed.

Figure 24 is a graph of magnetic flux density as a function of angular position for a typical 4 pole-pair ceramic ring magnet, one inch in diameter, with a total effective air gap of \(0.065^{\prime \prime}\) ( 0.050 " clearance plus \(0.015^{\prime \prime}\) package contribution). It shows quite clearly both the errors in pole placement and variations of strength from pole to pole.


Dwg. No. 13,125
FIGURE 24

\section*{HALL EFFECT IC APPLICATIONS GUIDE}


FIGURE 25


Dwg. No. 13,127
FIGURE 26A


Dwg. No. 13,128A
FIGURE 26B

A frequent concern with ring magnets is ensuring sufficient flux density for reliable switching. There is a trade-off between the number of pole-pairs and the flux density for rings of a given size. Thus, rings with large numbers of poles have lower flux densities. It is important that the total effective air gap (TEAG) is kept to a minimum, since flux density at the Hall active area decreases by 5 G or 6 G per 0.001" for many common ring magnets. This is clearly shown in Figure 25, a graph of flux density at a pole as a function of TEAG for a typical 20-pole-pair plastic ring magnet. Also shown in Figure 25 is the effect of "package contribution" to the TEAG. The standard "U" package contributes about 0.016 ". The other factor contributing to TEAG is mechanical clearance, which should be as small as possible, consistent with dimensional tolerances of the magnet, bearing tolerances, bearing wear, and temperature effects on the Hall switch mounting bracket.

\section*{WHAT IS A BIPOLAR SWITCH?}

A bipolar switch, the UGN/UGS3130, has a maximum operate point of +150 G , a minimum release point of -150 G , and a minimum hysteresis of 20 G at \(+25^{\circ} \mathrm{C}\); however, the operate point could be as low as \(-130 \mathrm{G}(-150 \mathrm{G}\) minimum release, 20 G minimum hysteresis) and the release could be as high as \(+130 \mathrm{G}(+150 \mathrm{G}\) maximum operate, 20 G minimum hysteresis). Figure 26A shows two cases of operate and release with one device operating at the maximum operate and release points, and the other with minimum operate and release points.

In applications previously discussed, the Hall switch was operated (turned ON) by the approach of a magnetic south pole (positive flux). When the south pole was removed (flux approaches zero), the Hall switch had to release (turn OFF). On ring magnets, both south and north poles are present in an alternating pattern. The release point flux density becomes less important, for if the Hall switch has not turned OFF when the flux density goes to zero (south pole has passed), it will certainly turn OFF when the following north pole causes flux density to go negative. Bipolar Hall switches take advantage of this extra margin in release point flux values to achieve lower operate point flux densities, a definite advantage in ring magnet applications.

\section*{THE BIPOLAR LATCH}

Unlike the Type 3130 bipolar switch, which may operate and release with a south pole or north pole, the bipolar latch offers a more precise control of the operate and release parameters. This Hall integrated circuit has been designed to operate (turn ON) with a south pole only; it will then remain ON when the south pole has been removed. In order to have the bipolar latch release (turn OFF), it must be presented with a north magnetic pole. This alternating south pole-north pole operation, when properly designed, will produce a duty cycle approaching \(50 \%\).

The UGN3175 was designed specifically for applications requiring a tightly controlled duty cycle, such as in brushless dc motor commutation. This was accomplished with the introduction of the bipolar latch in 1982. The 3175 has become very popular as a brushless dc motor commutator, shaft encoder, speedometer element, and tachometer sensor.

Duty cycle is controlled with an alternating magnetic field, as shown in Figure 26B.

\section*{HALL EFFECT IC APPLICATIONS GUIDE}

\section*{DESIGN EXAMPLE}

Given:
Operating temperature range of \(-20^{\circ}\) to \(+85^{\circ} \mathrm{C}\).
Bipolar Hall switch UGN3130U in standard "U" package:
Maximum operate point +200 G from \(-20^{\circ}\) to \(+85^{\circ} \mathrm{C}\).
Minimum release point -200 G from \(-20^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\).
Air gap package contribution 0.016 ".

Necessary mechanical clearance 0.030".

First, find the total effective air gap:

> TEAG = clearance + package contribution
\[
\text { TEAG = 0.030" }+0.016^{\prime \prime}=0.046^{\prime \prime}
\]

Now, determine the necessary flux density sufficient to operate the Hall switch, plus \(40 \%\).

To operate the Hall switch, the magnet must supply a minimum of \(\pm 200 \mathrm{G}\) at a distance of 0.046 " over the entire temperature range. Good design practice requires the addition of extra flux to provide some margin for aging, mechanical wear, and other imponderables. If we add a pad of 100 G , a reasonable number, the magnet required must supply \(\pm 300 \mathrm{G}\) at a distance of 0.046 " over the temperature range.

\section*{TEMPERATURE EFFECTS}

Unfortunately, magnet strength is affected by temperature to some degree. Temperature coefficients of some common magnetic materials are given below:
\begin{tabular}{|l|l|}
\hline Material & Temperature Coefficient \\
\hline Rubber/Plastic & \(-0.2 \%\) to \(-0.3 \%\) per \({ }^{\circ} \mathrm{C}\) \\
Ceramic 1 & \(-0.15 \%\) to \(-0.2 \%\) per \({ }^{\circ} \mathrm{C}\) \\
Alnico 2,5 & \(-0.02 \%\) to \(-0.03 \%\) per \({ }^{\circ} \mathrm{C}\) \\
Alnico 8 & \(\pm 0.01 \%\) per \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

If we are considering a ceramic ring magnet with a worst-case temperature coefficient of \(-0.2 \% /{ }^{\circ} \mathrm{C}\), we must add some extra flux density to the requirement at room temperature to ensure that we still have +300 G per south pole at \(+85^{\circ} \mathrm{C}\). This amount is:
\[
\left[\left(85^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}\right) \times 0.2 \% /{ }^{\circ} \mathrm{C}\right] 300 \mathrm{G}=+36 \mathrm{G}
\]

Thus, the flux density that will ensure that the Hall switch will operate over temperature is \(300 \mathrm{G}+36 \mathrm{G}=336 \mathrm{G}\) per south pole at \(+25^{\circ} \mathrm{C}\).

Follow the same procedure for the north pole requirements. If the magnet will supply +300 G per south pole and -300 G per north pole at \(+85^{\circ} \mathrm{C}\), it will supply even more flux density per north pole at \(-20^{\circ} \mathrm{C}\) because of the negative temperature coefficient.

In applications where temperature conditions are more severe, Alnico magnets are considerably better than the ceramic magnets we considered. It is also possible to order custom Hall switches with specifications tailored to your application. For example, you can specify a range of operate and release points at a particular temperature, with temperature coefficients for operate and release points, if that is better suited to your application. On a custom basis, Hall switches are available with operate and release point temperature coefficients of less than \(0.3 \mathrm{G} /{ }^{\circ} \mathrm{C}\), and with operate flux densities of less than 100 G .

If you intend to use a low-cost, low flux density ring magnet, then the UGN3130U device in the 0.060 " package would be a good choice. The package contribution is \(0.016^{\prime \prime}\), which results in a significant improvement in peak flux density from a magnet, as shown in Figure 25.

If the rotor drive can withstand an increased torque requirement, consider a ferrous flux concentrator. Flux density can be increased by \(10 \%\) to \(40 \%\) in this manner. A concentrator of 0.03125 " mild steel having the same dimensions as, and cemented to, the back surface of the Hall switch, will increase flux density by about \(10 \%\). A return path of mild steel from the back side of the device to the adjacent poles can add even more. Often the functions of mounting bracket and flux concentrator can be combined. Additional information can be found in the section on flux concentrators.


Dwg. No. 13,129
FIGURE 27


Dwg. No. 13,130
FIGURE 28


Dwg. No. 13,131
FIGURE 29


Dwg. No. 13,132
FIGURE 30

\section*{RING MAGNETS -DETAILED DISCUSSION}

\section*{AN INEXPENSIVE ALTERNATIVE}

Innovative design can produce surprisingly good results. Rubber and plastic magnet stock comes in sheets. One side of the sheet is magnetic north; the other side is south. This material is relatively inexpensive and can easily be stamped or die-cut into various shapes.

These properties prompted one designer to fabricate an inexpensive magnetic rotor assembly that worked very well. The rubber magnet stock was die-cut into a star-shaped rotor form, as shown in Figure 27. A nylon bushing formed a bearing, as shown in Figure 28.

Finally, a thin mild steel backing plate was mounted to the back of the assembly to give mechanical strength and to help conduct the flux back from the north poles on the opposite side. This actually served to form apparent north poles between the teeth; the measured flux between south pole teeth is negative. Figure 29 shows the completed magnetic rotor assembly, essentially a ring magnet with axial poles.

The Hall switch was mounted with its active surface close to the top of the rotor assembly, facing the marked poles. There is some versatility in this approach, as asymmetrical poles can be used to fabricate a rotor that wil allow trimmable ON time and, thus, work as a timing cam. Figure 30 illustrates a cam timer adjusted to \(180^{\circ} \mathrm{ON}\) and \(180^{\circ} \mathrm{OFF}\).

\section*{RING MAGNET SELECTION}

When you discuss your application with a magnet vendor, the following items should be considered:

\section*{Mechanical Factors}

Dimensions and tolerances
- Mounting hole type and maximum eccentricity
- Rotational speed
- Mechanical support required

Coefficient of expansion

\section*{Magnetic Factors}

Poles: number, orientation, and placement accuracy
- Flux density at a given TEAG (remember to add the Hall switch package contribution to the clearance figure)
- Magnetic temperature coefficient

\section*{Environmental Factors}
- Tolerance of the material to the working environment (temperature, chemical solvents, electric potentials)

\section*{HALL EFFECT IC APPLICATIONS GUIDE}

Flux density curves from several typical ring magnets are included to present an idea of what can be expected from various sizes and materials. Figure 31 shows the curve for a ring similar in size and material to that of Figure 25, but with 10 pole-pairs instead of 20 (note increased flux density values).
Figure 32 shows the curve from a one polepair Alnico 8 ring. Figure 33 shows the curve
from a three-pole-pair Ceramic 1 ring. Figure 34 shows the curves from a four-pole-pair Ceramic 1 ring, with and without a ferrous flux concentrator.

Incoming inspection of ring magnets is always advisable. You can ensure the magnets are within the agreed upon magnetic specifications by making measurements with a commercial gaussmeter, or a calibrated linear Hall device mounted in a convenient test fixture. Calibrated UGN3503U Hall devices and technical assistance are available.


FIGURE 31



FIGURE 32


FIGURE 34

\section*{HALL EFFECT IC APPLICATIONS GUIDE}

\section*{FERROUS VANE ROTARY ACTIVATORS}

A ferrous vane rotor assembly is the alternative to magnetic rotors for rotary Hall switch applications. As shown previously, a single magnet will hold a Hall switch ON except when one of the rotor vanes interrupts the flux path and shunts the flux path away from the Hall switch. The use of a single stationary magnet allows very precise switching by eliminating ring magnet variations, placement, and strength. Unlike the evenly spaced poles on ring magnets, the width of rotor vanes can easily be varied. It is possible
to vary the Hall switch OFF and ON times, which gives the designer control over the duty cycle of the output waveform. Ferrous vane rotors are a good choice where precise switching is desired over a wide range of temperatures. As the vane passes between magnet and Hall switch, progressively more flux will be blocked or shunted. Small variations in lateral position have a very small effect on the transition point.

\section*{A FERROUS VANE IN OPERATION}

Figure 35 combines top and front views of a ferrous vane magnet/ Hall switch system with the graph of flux density as a function of vane travel produced by this system. Note that the drawings and the graph are vertically aligned along the horizontal axis. Position is measured from the leading edge of the vane to the centerline of the magnet/ Hall device.


Dwg. No. 13,137
FIGURE 35

\section*{HALL EFFECT IC APPLICATIONS GUIDE}

Initially, when the vane is located entirely to the left of the magnet, the vane has no effect and the flux density at the sensor is at a maximum of 800 G . As the leading edge of the vane nears the magnet, the shunting effect of the vane causes the flux density to decrease in a nearly linear fashion. There, the magnet is covered by the vane and flux density is at a minimum. As the vane travels on it starts to uncover the magnet. This allows the flux to increase to its original value. After that, additional vane travel has no further influence on flux density at the sensor.

A Hall switch located in the position of the sensor would initially be ON because of the presence of the magnetic field. Somewhere in the linearly decreasing region, the flux would fall below the release point, and the Hall switch would turn OFF. It would remain OFF until the increasing flux reaches the operate point for that particular Hall switch. Recall that the operate point flux density is greater than the release point flux density by the amount of hysteresis for that particular Hall switch.

The interval during which the Hall switch remains OFF is determined by the actual width of the vane and the steepness of the magnetic slope, as well as by the operate and release point flux density values for the Hall switch. This interval is called the effective vane width, and it is always somewhat greater than the physical vane width.

\section*{ROTOR DESIGN}

Two commonly used rotor configurations are the disk and the cup, as shown in Figure 36.

The disk is easily fabricated and, hence, is often used for low-volume applications such


FIGURE 36
as machine control. Axial movement of the rotor must be considered. Vane activated switches tolerate this quite well, but the rotor must not hit the magnet or the Hall switch.

Cup rotors are somewhat more difficult to fabricate and so are more expensive, but dealing with a single radial distance simplifies calculations and allows precise control of the output waveforms. For cup rotors, radial bearing wear or play is the significant factor in determining the clearances, while axial play is relatively unimportant. Cup rotors have been used very successfully in automotive ignition systems. The dwell range is determined by the ratio of the vane-to-window widths when the rotor is designed. Firing point stability may be held to \(\pm 0.005\) distributor degrees per degree Celsius in a well-designed system.

\section*{MATERIAL}

Vanes are made of a low carbon steel to minimize the residual magnetism and to give good shunting action. The vane thickness is chosen to avoid magnetic saturation for the value of flux density it must shunt. Vanes usually are between \(0.03^{\prime \prime}\) and 0.06 " thick.

\section*{VANE/WINDOW WIDTHS, ROTOR SIZE}

Generally, the smallest vanes and window on a rotor should be at least one and one-half times the width of the magnet pole to provide adequate shunting action and to maintain sufficient differential between the OFF and ON values of flux density.

In Table 1, the maximum flux density (obtained with window centered over the magnet, the minimum flux density (vane centered over the magnet), and the difference between the two values are tabulated for three cases:
1. Vane and window width the same as magnet pole width.
2. Vane and window width one and one-half times magnet pole width.
3. Vane and window width two times the magnet pole width.

In each case the magnet is \(0.25^{\prime \prime} \times 0.25^{\prime \prime} \times 0.125^{\prime \prime}\) samarium cobalt; the air gap is \(0.1^{\prime \prime}\); the rotor vanes are made of \(0.04^{\prime \prime}\) mild steel stock.

TABLE 1
\begin{tabular}{|l|c|c|c|}
\hline Window Vane Width Factor & \(\mathbf{1 . 0}\) & \(\mathbf{1 . 5}\) & \(\mathbf{2 . 0}\) \\
\hline \begin{tabular}{c} 
Flux Density with \\
Window Centered
\end{tabular} & 630 G & 713 G & 726 G \\
\hline \begin{tabular}{c} 
Flux Density with \\
Vane Centered
\end{tabular} & 180 G & 100 G & 80 G \\
\hline Flux Change Density & 450 G & 613 G & 646 G \\
\hline
\end{tabular}

If a small rotor with many windows and vanes is required, a miniature rare earth magnet must be used to ensure sufficient flux density for reliable operation. For example, a \(0.1^{\prime \prime}\) cubical samarium cobalt magnet makes it practical to fabricate a 1.25 " diameter rotor with as many as 10 windows and vanes. With fewer vanes, even further size reduction is possible.

\section*{HALL EFFECT IC APPLICATIONS GUIDE}

TABLE 2
\begin{tabular}{|c|c|c|c|c|}
\hline Curve & Magnet & Air Gap & Slope G/mil & *Concentrator \\
\hline A & 0.25"D, 0.25"L Samarium Cobalt & 0.1" & 14 & Yes \\
\hline B & 0.25 "D, 0.25 "L Samarium Cobalt & \(0.1{ }^{\prime \prime}\) & 9.85 & No \\
\hline C & 0.25"D, 0.125"L Samarium Cobalt & 0.1 " & 9.0 & Yes \\
\hline D & 0.25"D, 0.125"L Samarium Cobalt & 0.125 " & 8.7 & Yes \\
\hline E & 0.25"D, 0.125"L Samarium Cobalt & \(0.1{ }^{\prime \prime}\) & 7.8 & No \\
\hline F & 0.25 "D, 0.125"L Samarium Cobalt & 0.125" & 6.3 & No \\
\hline G & 0.25"D, 0.125"L Samarium Cobalt & 0.125 " & 5.6 & Yes \\
\hline H & 0.25 "D, 0.125"L Samarium Cobalt & 0.125 " & 4.5 & No \\
\hline
\end{tabular}

NOTE: The "U" package is used for all measurements.*


Dwg. No. 13,139
FIGURE 37

\section*{STEEP MAGNETIC SLOPES FOR CONSISTENT SWITCHING}

The flux density vane travel graph for most common vane configurations (Figure 35), is very nearly linear in the transition regions. The Hall switch operate and release points fall in these linear transition regions, and it is easily seen that if these values change, the position of the vane which causes the switching must change also. Figure 37 shows the flux density as a function of vane position for two different magnetic circuits. In one case, the magnetic slope is \(2.5 \mathrm{G} / \mathrm{mil}\). In the second case, it is \(5.0 \mathrm{G} / \mathrm{mil}\).

If the \(2.5 \mathrm{G} /\) mil system is used with a Hall switch known to have an operate point flux density of 300 G at \(+25^{\circ} \mathrm{C}\), the device would switch ON when the vane is 85 mils past the center of the window at this temperature. If the Hall switch operate point went up to 400 G at a temperature of \(+125^{\circ} \mathrm{C}\) (this represents Hall switch temperature coefficient of \(1 \mathrm{G} /{ }^{\circ} \mathrm{C}\) ), the vane must move to 120 mils past center, a change in switching position of 45 mils. If the same Hall switch is used in the second system having the \(5 \mathrm{mil} / \mathrm{G}\) slope, the operate point would shift only 20 mils, or half as much, since the slope is twice as steep.

Slopes in typical vane systems range from \(1 \mathrm{G} /\) mil to \(15 \mathrm{G} /\) mil, and are affected by magnet type and size, the magnetic circuit, and the total effective air gap. It is interesting to note that, although slide-by operation can give very steep slopes, the transition point is much affected by lateral motion (change in air gap); therefore, vanes are often preferred for applications involving play or bearing wear.

SMALL AIR GAPS FOR STEEP SLOPES
The air gap should be as small as the mechanical system allows. Factors to be considered are:

Vane material thickness and vane radius.
Maximum eccentricity for cup vanes.
Bearing tolerance and wear.
Change in air gap with temperature due to mounting considerations.

\section*{HALL EFFECT IC APPLICATIONS GUIDE}


FIGURE 38

In Figure 38, two different samarium cobalt magnets are used in a vane system to illustrate the effects of changes in air gap and magnet size. Note that only the falling transition region is shown (transition regions are symmetrical). The distances on the horizontal axis have been measured from the leading edge of the vane.

The term "air gap" as used in Figure 38 is not the total effective air gap; but is simply the distance from the face of the magnet to the surface of the Hall switch. It does not include the package contribution. The " \(U\) " package is often used in ferrous vane applications because it has a shallow active area depth.

\section*{HALL EFFECT IC APPLICATIONS GUIDE}

\section*{FLUX CONCENTRATORS PAY DIVIDENDS}

What if economic or size considerations dictated the smaller magnet used in Figure 38, and mechanical considerations dictated the larger ( 0.125 ") air gap, but the resulting flux density and slope (Curve 8) were not good enough? Curve 7 in Figure 38 shows the very substantial improvement that can be achieved by adding simple flux concentrators. Those used in the example were \(0.125^{\prime \prime}\) in diameter by 0.250 " long, and were fastened behind the Hall switch.

\section*{DESIGN EXAMPLE}

The magnet/concentrator configuration we just considered (Curve 7, Figure 38) seems to offer a high performance/cost ratio. Following is an evaluation of its use in an automotive ignition system using a \(2.5^{\prime \prime}\) diameter cup rotor.

The initial timing and wide operating temperature range requirements for this application have generally led designers to specify custom Hall switches in terms of the minimum and maximum operate or release
point at \(+25^{\circ} \mathrm{C}\), plus a maximum temperature coefficient on these parameters over the operating temperature range. Representative specifications might be:
```

+25}\mp@subsup{}{}{\circ}\textrm{C}\mathrm{ Operate Point, Minimum
$+25^{\circ} \mathrm{C}$ Operate Point, Maximum 450 G
$+25^{\circ} \mathrm{C}$ Release Point, Minimum
200 G

```

Temperature Coefficients:
\(\Delta \mathrm{O} . \mathrm{P} . / \Delta \mathrm{T}\), maximum \(=+0.7 \mathrm{G} /{ }^{\circ} \mathrm{C}\)
\(\Delta\) R.P. \(/ \Delta \mathrm{T}\), maximum \(=+1.0 \mathrm{G} /{ }^{\circ} \mathrm{C}\)
Solid-state Hall effect ignition systems can be designed to fire either on operate or release of the Hall switch. We have arbitrarily chosen to have the system in this example fire when the switch operates and, thus, the operate point specifications of the Hall switch (between 300 and 450 G at \(+125^{\circ} \mathrm{C}\) ) will determine the amount of uncertainty in the initial timing of the spark. It is possible that the mechanical system would also make a contribution, but that is not considered here.

Figure 39 shows the measured flux density at the position of the sensor as a function of the vane travel. The shape of the curve requires explanation: Because the flat minimum and maximum flux regions are irrelevant, it is convenient to measure from the vane's leading edge to


Dwg. No. 13,141
FIGURE 39

\section*{HALL EFFECT IC APPLICATIONS GUIDE}
edge of the vane to the magnet centerline while plotting data for the rising transition. (The same presentation would result if all data were plotted while a vane passed the magnet, the center low flux areas were snipped out, and the ends containing the linear transitions were pulled together.) From this graph, we can identify the magnetic slope of the transition regions for our systemapproximately 5.67 G per 0.001 " of vane travel.

Calculations based on the rotor diameter (2.5") show we have 22 mils of vane travel per distributor degree. The \(5.67 \mathrm{G} /\) mil slope obtained from Figure 39 is equivalent to 125 G per distributor degree. From the specifications, it is known that the Hall switch will operate when flux is between 300 and 450 G , leaving a 150 G window of uncertainty. At \(+25^{\circ} \mathrm{C}\), this will be:
\[
150 \mathrm{G} \times \frac{\text { Distributor Degree }}{125 \mathrm{G}}=
\]

Additional contributions to the initial timing uncertainty will result if the total effective air gap is changed, as that would affect the shape or slopes of the magnetic flux density/vane travel curve of Figure 39. Factors to be considered are the magnet peak energy product tolerances, as well as manufacturing tolerances in the final Hall switch/ magnet assembly.

\section*{TEMPERATURE STABILITY OF OPERATE POINT}

The Hall switch operate point temperature coefficient is approximately \(0.2 \mathrm{G} /{ }^{\circ} \mathrm{C}\) for a UGN/UGS3130. To translate this into distributor degrees per degree Celsius, we take:
\[
\begin{aligned}
& \frac{0.2 \mathrm{G}}{1^{\circ} \mathrm{C}} \times \frac{\text { Distributor Degrees }}{125 \mathrm{G}}= \\
& 0.0016 \text { Distributor Degrees } /{ }^{\circ} \mathrm{C}
\end{aligned}
\]

The distributor timing would, therefore, change 0.16 degrees for a temperature change of \(100^{\circ} \mathrm{C}\).

A typical samarium cobalt magnet temperature coefficient is \(-0.04 \% /^{\circ} \mathrm{C}\). A magnetic field of 375 G at \(+25^{\circ} \mathrm{C}\) would decrease to 360 G at \(+125^{\circ} \mathrm{C}\). For Figure 40 , our system has a magnetic slope of 5.67 \(\mathrm{G} / \mathrm{mil}\), giving an additional vane travel requirement at \(+125^{\circ} \mathrm{C}\) of:
(375 G-360 G) \(\times \frac{1 \mathrm{mil}}{5.67 \mathrm{G}}=2.7 \mathrm{mils}\)


\section*{HALL EFFECT IC APPLICATIONS GUIDE}

This translates to timing change of:
\[
2.7 \text { mils } \times \frac{\text { Distributor Degree }}{22 \text { mils }}=
\]

\subsection*{0.12 Distributor Degrees}
for a temperature change of \(100^{\circ} \mathrm{C}\).

\section*{CALCULATING DWELL ANGLE AND DUTY CYCLE VARIATIONS}

The dwell angle in a conventional system is the number of distributor degrees during which the points are closed, which corresponds to the amount of time current can flow in the coil's primary winding. In our example, current flows in the coil primary from the time the Hall switch releases until it operates, which is called the effective vane width. For nostalgic reasons we will assume an eightcylinder engine, which requires a distributor rotor with eight windows and eight vanes of equal size. One window-vane segment thus occupies 45 distributor degrees and will fire one cylinder. Let us further assume a typical Hall switch operate point of 375 G at \(+25^{\circ} \mathrm{C}\) (A), and \(\mathrm{a}+25^{\circ} \mathrm{C}\) release point of \(260 \mathrm{G}(\mathrm{B})\). From Figure 40 we find that the points will close 40 mils before the vane's leading edge passes the magnet centerline; they open 60 mils after the vane's trailing edge passes the magnet centerline. The effective vane width is greater than the mechanical vane width by an amount:
\[
\begin{gathered}
(60 \text { mils }+40 \text { mils }) \times \frac{\text { Distributor Degree }}{22 \text { mils }}= \\
4.54 \text { Distributor Degrees }
\end{gathered}
\]

This gives a dwell angle of \(\left(45^{\circ}+4.54^{\circ}\right)=49.54\) distributor degrees at \(+25^{\circ} \mathrm{C}\). The duty cycle is:
\[
\frac{49.54^{\circ}}{90^{\circ}}=55.0 \% \text { at }+25^{\circ} \mathrm{C}
\]

Using the specified worst-case temperature coefficients, we calculate the new operate and release points at \(+125^{\circ} \mathrm{C}\) to be \(445 G(C)\) and \(360 G(D)\), also shown in Figure 40 . The dwell angle at \(+125^{\circ} \mathrm{C}\) would
then be:
\[
45^{\circ}+\left[(73 \text { mils }+58 \text { mils }) \times \frac{\text { Distributor Degree }}{22 \text { mils }}\right]=
\]
50.9 Distribution Degrees

The duty cycle is then:
\[
\frac{50.9^{\circ}}{90^{\circ}}=56.6 \%
\]

\section*{EFFECTS OF BEARING WEAR}

A \(\pm 10\) mil radial movement of the vane, with its position adjusted to the approximate operate point of the Hall switch, gave a measured change of \(\pm 6 \mathrm{G}\). This translates into a change of:
\(6 \mathrm{G} \times \frac{\text { Distributor Degrees }}{125 \mathrm{G}}=\)
0.048 Distributor Degrees,
which is equivalent to 0.097 crankshaft degrees.

\section*{MOUNTING ALSO AFFECTS STABILITY}

In the example above, it was assumed that the physical relationship between the Hall switch and the magnet was absolutely stable. In practice, it is necessary to design the mountings with some care if this is to be true. It has been found that supporting the magnet or Hall switch with formed brackets of aluminum or brass will often contribute a significant temperature-related error to the system. Use of molded plastic housings has proven to be one of the better mounting techniques.

\section*{INDIVIDUAL CALIBRATION TECHNIQUES}

In some applications, it may be desirable to have the vane switch assemblies operate within a narrower range of vane edge positions than is possible with a practical operate point specification for the Hall switch; for example, if it were necessary to reduce the initial timing window in the previous case. One solution would be individual calibration. Possible techniques include:
1) Adjusting the air gap by changing the magnet position.
2) Adjusting the position of a flux concentrator behind the Hall switch.
3) Adjusting the position of a small bias magnet mounted behind the Hall switch.
4) Demagnetizing the magnet in small increments that would decrease the magnetic slope and, thus, increase the temperature effects.
5) Adjusting the position of the Hall switch-magnet assembly relative to the rotor in a manner similar to rotating an automotive distributor to change the timing.

\section*{HALL EFFECT IC APPLICATIONS GUIDE}


FIGURE 41


FIGURE 42


PUSH-PULL


SLIDE-BY

Dwg. No. 13,145
FIGURE 43

\section*{OPERATING MODES}

\section*{HEAD-ON AND SLIDE-BY MODES}

The most common operating modes are head-on and slide-by. The head-on mode is simple and relatively insensitive to lateral motion, but cannot be used where overextension of the mechanism might damage the Hall switch. The flux density plot for a typical head-on operation (Figure 41) shows that the magnetic slope is quite shallow for low values of flux density, a disadvantage that generally requires extreme mechanism travel and extreme sensitivity to flux changes in operate and release points of the Hall switch. This problem can be overcome by selecting Hall switches with higher operate and release properties.

The slide-by mode is also simple, can have reasonably steep slopes (to about \(10 \mathrm{G} / \mathrm{mil}\) ) and has no problem with mechanism overtravel. It is, however, very sensitive to lateral play, as the flux density varies dramatically with changes in the air gap. This can be seen clearly in the curves of Figure 42, in which the flux density curves are plotted for actual slide-by operation with various air gaps. It is apparent that the operating mechanism can have little side play if precise switching is required.

\section*{OPERATING MODE ENHANCEMENTS -COMPOUND MAGNETS}

\section*{PUSH-PULL}

Because the active area of a Hall switch is close to the branded face of the package, it is usually operated by approaching this face with a magnetic south pole. It is also possible to operate a Hall switch by applying a magnetic north pole to the back side of the package. While a north pole alone is seldom used, the push-pull configuration (simultaneous application of a south pole to the branded side and a north pole to the back side) can give much greater field strengths than are possible with any single magnet (Figure 43). Perhaps more important, push-pull arrangements are quite insensitive to lateral motion and are worth considering if a loosely fitting mechanism is involved.

Figure 44 shows the flux density curve for an actual push-pull slideby configuration that achieves a magnetic slope of about \(8 \mathrm{G} / \mathrm{mil}\).

\section*{PUSH-PUSH}

Another possibility, a bipolar field with a fairly steep slope (which is also linear), can be created by using a push-push configuration in the head-on mode. (Figure 45)

In the push-push mode, head-on configuration as shown in Figure 45, the magnetic fields cancel each other when the mechanism is centered, giving zero flux density at that position. Figure 46 shows the flux density plot of such a configuration. The curve is linear and moderately steep at better than \(8 \mathrm{G} / \mathrm{mil}\). The mechanism is fairly insensitive to lateral motion.

\section*{HALL EFFECT IC APPLICATIONS GUIDE}

\section*{BIASED OPERATION}

It is also possible to bias the Hall switch by placing a stationary north or south pole behind it to alter the operate and release points. For example, a north pole attached to the reverse face would turn the device normally ON until a north pole providing a
stronger field in the opposite direction approached the opposite face. (Figure 47)

Figures 48-51 demonstrate four additional slide-by techniques. Compound magnets are used in push-pull, slide-by, edgewise configurations to achieve a magnetic slope of \(17.4 \mathrm{G} / \mathrm{mil}\). Rare earth magnets may be used to obtain substantially steeper slopes. A flux density curve of up to \(100 \mathrm{G} / \mathrm{mil}\) is obtainable.


Dwg. No. 13,146
FIGURE 44


Dwg. No. 13,148
FIGURE 46


Dwg. No. 13,147

\section*{FIGURE 45}


FIGURE 47

\section*{HALL EFFECT IC APPLICATIONS GUIDE}


Dwg. No. 13,150
FIGURE 48


Dwg. No. 13,152


Dwg. No. 13,151
FIGURE 49

ALNICO 8, \(0.212^{\prime \prime} \mathrm{D} \times 0.187^{\prime \prime}\)


\section*{HALL EFFECT IC APPLICATIONS GUIDE}

\section*{INCREASING FLUX DENSITY BY IMPROVING THE MAGNETIC CIRCUIT}

Magnetic flux can travel through air, plastic, and most other materials only with great difficulty. Since there is no incentive for flux from the activating magnet to flow through the (plastic and silicon) Hall device, only a portion of it actually does. The balance flows around the device and back to the other pole by whatever path offers the least resistance. (Figure 52)


Dwg. No. 13,154
FIGURE 52


Dwg. No. 13,155
FIGURE 53


FIGURE 54

However, magnetic flux easily flows through a ferromagnetic material such as mild steel. The reluctance of air is greater by a factor of several thousand than that of mild steel.

In a Hall device application, the goal is to minimize the reluctance of the flux path from the magnetic south pole, through the Hall device, and back to the north pole. The best possible magnetic circuit for a Hall device would provide a ferrous path for the flux, as shown in Figure 53, with the only "air gap" being the Hall device itself.

While a complete ferrous flux path is usually impractical, unnecessary, and even impossible in applications requiring an undistorted or undisturbed flux field, it is a useful concept that points the way to a number of very practical compromises for improving flux density.

\section*{FLUX CONCENTRATORS}

Flux concentrators are low carbon (cold-rolled) steel magnetic conductors. They are used to provide a low reluctance path from a magnet's south pole, through the Hall sensor, and back to the north pole. Flux concentrators can take many forms and will often allow use of smaller or less expensive magnets (or less expensive, less sensitive Hall devices) in applications where small size or economy are important. They are of value whenever it is necessary or desirable to increase flux density at the Hall device. Increases of up to \(100 \%\) are possible.

An example of the effectiveness of a concentrator is illustrated in Figures 54(A) and 54(B).
(A) The south pole of a samarium cobalt magnet 0.25 " square and \(0.125^{\prime \prime}\) long, is spaced 0.25 " from the Hall switch. There is a flux density of 187 G at the active area.
(B) With a concentrator \(0.125^{\prime \prime}\) in diameter and \(0.5^{\prime \prime}\) long, the flux density increases to 291 G .

\section*{SIZE OF THE CONCENTRATOR}

The active area of the Hall device is typically 0.01 " square. Best results are obtained by tapering the end of the concentrator to approximately the same dimensions. With the " \(U\) " package, however, there is \(0.044^{\prime \prime}\) from the active area to the rear surface of the package. Due to this 0.044 " distance, a slightly larger end to the concentrator results in higher values of flux density at the active area. If the end is too large, the flux is insufficiently concentrated. Figure 55(A), (B), and (C) illustrates these effects using cylindrical flux concentrators and a 0.25 " gap.

The length of the concentrator also has an effect on the flux density. This is illustrated in Figure 56.

Cylindrical concentrators were used here for convenience, but the body of the concentrator has little effect. The important factors are the shape, position, and surface area of the magnet end nearest the Hall sensor.

\section*{HALL EFFECT IC APPLICATIONS GUIDE}

The effectiveness of other concentrator configurations can be measured easily by using a calibrated linear Hall device, such as the UGN3503U, or a commercial gaussmeter.

\section*{MOUNTING THE MAGNET TO A FERROUS PLATE}

Mounting the magnet to a ferrous plate will give an additional increase in flux density at the Hall element. Using the same configuration as in Figure 55(C), which produced 291 G, note the available flux attained in Figure \(57(A)\) and \((B)\) with the addition of the ferrous plate.

Figure 58 shows a possible concentrator for a ring magnet application. Using a flux concentrator that extends to both of the
adjacent north poles, flux density increases from 265 G to 400 G ( 0.015 " air gap). Note that the concentrator has a dimple, or mesa, centered on the Hall device. In most applications, the mesa will give a significant increase in flux density over a flat mounting surface.

\section*{ATTRACTIVE FORCE AND DISTORTED FLUX FIELD}

Whenever a flux concentrator is used, an attractive force exists between magnet and concentrator. That may be undesirable.

\section*{FEED-THROUGHS}

An example of the use of a magnetic conductor to feed flux through a nonferrous housing is shown in Figure 59. A small electric motor has a 0.125 " cube samarium cobalt magnet mounted in the end of its rotor, as shown. A 0.125 " cube ferrous conductor extends through the alloy case with a 0.031 " air gap between it and the magnet's south pole. The Hall switch is mounted at the other end with a flux concentrator behind it.


\section*{HALL EFFECT IC APPLICATIONS GUIDE}

In general, the feed-through should be of approximately the same cross-sectional area and shape as is the magnet pole.

This concept can be used to feed flux through any non-ferrous material, such as a pump case, pipe, or panel.

The two curves of Figure 60 illustrate the effects on flux density of increasing the length of the feed-through, as well as the contribution by the flux concentrator behind the Hall switch. Values for curve A were obtained with the flux concentrator in place, those for curve \(B\) without it. In both cases, the highest flux densities were achieved with the shortest feed-through dimension \(L\), which was 0.125 ". Peak flux density was 350 G with flux concentrator in place, 240 G without it.

\section*{MAGNET SELECTION}

A magnet must operate reliably with the total effective air gap in the working environment. It must fit the available space. It must be mountable, affordable, and available.

\section*{FIGURES OF MERIT}

The figures of merit commonly applied to magnetic materials are:
Residual Induction \(\left(B_{r}\right)\) in gauss: How strong is the magnetic field?
Coercive Force \(\left(\mathrm{H}_{\mathrm{c}}\right)\) in oersteds: How well will the magnet resist external demagnetizing forces?

Maximum Energy Product \(\left(\mathrm{BH}_{\text {max }}\right)\) in gauss-oersteds times \(10^{6}\). A strong magnet that is also very resistant to demagnetizing forces has a high maximum energy product. Generally, the larger the energy product, the better, stronger, and more expensive the magnet.


FIGURE 58


FIGURE 59


FIGURE 60

\section*{HALL EFFECT IC APPLICATIONS GUIDE}

Temperature Coefficient: The rate of change of the operate or release point over temperature, measured in gauss per degree Celsius. How much will the strength of the magnet change as temperature changes?

\section*{MAGNETIC MATERIALS}

Neodymium ( \(\mathrm{Ne}-\mathrm{Fe} \mathrm{B}\) )—The new neodymium-iron-boron alloys fill the need for a high maximum-energy product, moderately priced magnet material. The magnets are produced by either a powdered-metal technique called orient-press-sinter or a new process incorporating jet casting and conventional forming techniques. Current work is being directed toward reducing production costs, increasing operating temperature ranges and decreasing temperature coefficients. Problems relating to oxidation of the material can be overcome through the use of modern coatings technology. Maximum energy products range from 7.0 to 15.0 MGOe depending on the process used to produce the material.

Rare Earth-Cobalt is an alloy of a rare earth metal, such as samarium, with cobalt (abbreviated RE cobalt). These magnets are the best in all categories, but are also the most expensive by about the same margins. Too hard for machining, they must be ground if shaping is necessary. Maximum energy product, perhaps the best single measure of magnet quality, is approximately \(16 \times 10^{6}\).

Alnico is a class of alloys containing aluminum, nickel, cobalt, iron, and additives that can be varied to give a wide range of properties. These magnets are strong and fairly expensive, but less so than RE cobalt. Alnico magnets can be cast, or sintered by pressing metal powders in a die and heating them. Sintered Alnico is well suited to mass production of small, intricately shaped magnets. It has more uniform flux density, and is mechanically superior. Cast Alnico magnets are generally somewhat stronger. The non-oriented or isotropic Alnico alloys ( \(1,2,3,4\) ) are less expensive and magnetically weaker than the oriented alloys ( \(5,6,5-7,8,9\) ). Alnico is too hard and brittle to be shaped except by grinding. Maximum energy product ranges from \(1.3 \times 10^{6}\) to \(10 \times 10^{6}\).

Ceramic magnets contain barium or strontium ferrite (or another element from that group) in a matrix of ceramic material that is compacted and sintered. They are poor conductors of heat and electricity,

TABLE 4
Properties of Magnetic Materials
\begin{tabular}{|l|l|l|l|l|l|l|}
\hline \multicolumn{1}{|c|}{ Material } & \begin{tabular}{c} 
Maximum Energy \\
Product \\
(Gauss-Oersted)
\end{tabular} & \begin{tabular}{c} 
Residual \\
Induction \\
(Gauss)
\end{tabular} & \begin{tabular}{c} 
Coercive Force \\
(Oersteds)
\end{tabular} & \begin{tabular}{l} 
Temperature \\
Coefficient
\end{tabular} & Cost & Comments
\end{tabular}

\section*{HALL EFFECT IC APPLICATIONS GUIDE}


Dwg. No. 13,163
FIGURE 61


FIGURE 62(A)


Dwg. No. 13,165
FIGURE 62(B)
are chemically inert, and have-high values of coercive force. As with Alnico, ceramic magnets can be fabricated with partial or complete orientation for additional magnetic strength. Less expensive than Alnico, they also are too hard and brittle to shape except by grinding. Maximum-energy product ranges from \(1 \times 10^{6}\) to \(3.5 \times 10^{6}\).

Cunife is a ductile copper base alloy with nickel and iron. It can be stamped, swaged, drawn, or rolled into final shape. Maximum energy product is approximately \(1.4 \times 10^{6}\).

Iron-Chromium magnets have magnetic properties similar to Alnico 5 , but are soft enough to undergo machining operations before the final aging treatment hardens them. Maximum energy product is approximately \(5.25 \times 10^{6}\).

Plastic and rubber magnets consist of barium or strontium ferrite in a plastic matrix material. They are very inexpensive and can be formed in numerous ways including stamping, molding, and machining, depending upon the particular matrix material. Since the rubber used is synthetic, and synthetic rubber is also plastic, the distinction between the two materials is imprecise. In common practice, if a plastic magnet is flexible, it is called a rubber magnet. Maximum energy product ranges from \(0.2 \times 10^{6}\) to \(1.2 \times 10^{6}\).

\section*{CHOOSING MAGNET STRENGTH}

A magnet must have sufficient flux density to reach the Hall switch maximum operate point specification at the required air gap. Good design practice suggests the addition of another 50 G to 100 G for insurance and a check for sufficient flux at the expected temperature extremes.

The data sheet on the UGN3120U Hall switch specifies a 350 G maximum operate point at \(+25^{\circ} \mathrm{C}\). After adding a pad of 100 G , we have 450 G at \(+25^{\circ} \mathrm{C}\). If operation to \(+70^{\circ} \mathrm{C}\) is needed, the requirement is \(450 \mathrm{G}+45 \mathrm{G}=495 \mathrm{G}\). (For calculations, we use \(0.7 \mathrm{G} /{ }^{\circ} \mathrm{C}\) operate point coefficient and \(1 \mathrm{G} /{ }^{\circ} \mathrm{C}\) release point coefficient.) Since the temperature coefficient of most magnets is negative, this factor would also require some extra flux at room temperature to guarantee high-temperature operation.

\section*{COERCIVE FORCE}

Coercive force becomes important if the operating environment will subject the magnet to a strong demagnetizing field, such as that encountered near the rotor of an ac motor. For such applications, a permanent magnet with high coercive force (ceramic, Alnico 8, or, best of all, RE cobalt) is clearly indicated.

\section*{PRICE AND PEAK ENERGY PRODUCT}

The common permanent magnet materials and their magnetic properties are summarized in Table 4. The cost column shows the relationship between the price paid for a magnet and its peak energy product.

\section*{HALL EFFECT IC APPLICATIONS GUIDE}


FIGURE 63


FIGURE 64

Dwg. No. 13,167

\section*{CURRENT LIMITING AND MEASURING}

\section*{CURRENT SENSORS}

Hall effect devices are excellent currentlimiting or measuring sensors. Their response ranges from dc to the kHz region. The conductor need not be interrupted in high-current applications.

The magnetic field about a conductor is normally not intense enough to operate a Hall effect device (Figure 61).

The radius, \(r\), is measured from the center of the conductor to the active area of the Hall device. With a radius of \(0.5^{\prime \prime}\) and a current of \(1,000 \mathrm{~A}\), there would be a magnetic flux density of 159 G at the Hall device. At lower current, use a toroid or closed magnetic circuit to increase the flux density, as illustrated in Figure 62(A) and (B).

With a 0.06 " air gap for the " \(U\) " package, there would be \(6 \mathrm{G} / \mathrm{A}\) per turn for Figure 62(A), and \(6 \mathrm{G} / \mathrm{A}\) for Figure 62(B).

The core material can be of either ferrite or mild steel (C-1010) for low-frequency applications, and ferrite for high-frequency measurements.

The main concerns are:
That the core retains minimal field when the current is reduced to zero.
That the flux density in the air gap is a linear function of the current.
And that the air gap is stable over the operating temperature range.

The cross-sectional dimensions of the
core are at least twice the air gap dimension to ensure a reasonably homogeneous field in the gap. For example, a toroid with a 0.06 gap would have at least a \(0.12^{\prime \prime} \times 0.12\) " cross-section.

Another simple and inexpensive application is illustrated in Figure 63. A toroid of the appropriate diameter is formed from mild steel stock, 0.0625 " thick and 0.1875 " wide. The ends are formed to fit on each side of the central portion of the Hall device. One advantage of this technique is that the toroid can be placed around a conductor without disconnecting the conductor.

\section*{MULTI-TURN APPLICATIONS}

There are several considerations in selecting the number of turns for a toroid such as the one in Figure 62(A):

\section*{Hall Switches}

Keep the flux density in the 200 G to 300 G range for a trip point. Devices can be supplied with a narrow distribution of magnetic parameters within this range. If, for example, you want the Hall switch to turn ON at 10 A :
\[
N=\frac{300 G}{6 G / A \times 10 A}=5 \text { turns }
\]

It is possible to supply parts having a \(\pm 20 \%\) operating point window in this range.

\section*{Hall Linears}

It is desirable to have flux density in the 200 G to 300 G range to maximize the output signal/zero drift ratio. In using the UGN3501, for example, the zero drift is typically \(0.15 \mathrm{mV} /{ }^{\circ} \mathrm{C}\), so from \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) there would be typically a \(\pm 7 \mathrm{mV}\) zero drift. A sensitivity of \(1.4 \mathrm{mV} / \mathrm{G}\). and a 300 G field would give a 420 mV output signal.

\section*{HALL EFFECT IC APPLICATIONS GUIDE}

The UGN3501 also has a \(-0.3 \% /{ }^{\circ} \mathrm{C}\) sensitivity coefficient. For example, a 420 mV output signal at \(0^{\circ} \mathrm{C}\) would drop to 330 mV at \(+70^{\circ} \mathrm{C}\).

For low-current applications in which many turns are required, one can wind a bobbin, slip it over a core, and complete the magnetic circuit through the Hall device with a bracket-shaped pole piece, as shown in Figure 64.


FIGURE 66


Dwg. No. 13,170
FIGURE 67

With this bobbin-bracket configuration, it is possible to measure currents in the low milliampere range or to replace a relay using a Hall switch. To activate a Hall switch at 10 mA ( \(\pm 20 \%\) ), using a device with a \(200 \mathrm{G}( \pm 40 \mathrm{G})\) operate point, bobbin windings require:
\[
N=\frac{200 G}{6 G / A \times 0.01 A}=3333 \text { turns }
\]

It would be practical to tweak the air gap for final, more precise calibration. In all cases, be careful not to stress the package.

\section*{OTHER APPLICATIONS FOR LINEAR SENSORS}

Type UGN3503U and UGS3503U Hall Effect linear sensors are used primarily to sense relatively small changes in magnetic fieldchanges too small to operate a Hall Effect switching device. They are customarily capacitively coupled to an amplifier, which boosts the output to a higher level.

As motion detectors, gear tooth sensors, and proximity detectors (Figure 65), they are magnetically driven mirrors of mechanical events. As sensitive monitors of electromagnets, they can effectively measure a system's performance with negligible system loading while providing isolation from contaminated and electrically noisy environments.

Each Hall effect integrated circuit includes a Hall sensing element, linear amplifier, and emitter-follower output stage. Problems associated with handling tiny analog signals are minimized by having the Hall cell and amplifier on a single chip.

The output null voltage of Type 3503 is nominally one-half the supply voltage. A south magnetic pole presented to the branded face of the Hall effect sensor will drive the output higher than the null voltage level. A north magnetic pole will drive the output below the null level.

In operation, instantaneous and proportional output-voltage levels are dependent on magnetic flux density at the most sensitive area of the device. Greatest sensitivity is obtained with a supply voltage of 6 V , but at the cost of increased supply current and a slight loss of output symmetry. The sensor's output is usually capacitively coupled to an amplifier that boosts the output above the millivolt level.

In the two applications shown in Figures 66 and 67, permanent bias magnets are attached with epoxy glue to the back of the epoxy packages. The presence of ferrous material at the face of the package then acts as a flux concentrator.

The south pole of a magnet is attached to the back of the package if the Hall effect IC is to sense the presence of ferrous material. The north pole of a magnet is attached to the back surface if the integrated circuit is to sense the absence of ferrous material.

Calibrated linear Hall devices, which can be used to determine the actual flux density presented to the Type 3503 sensor in a particular application, are available.

\section*{HALL EFFECT IC APPLICATIONS GUIDE}

\section*{FERROUS METAL DETECTORS}

Two similar detector designs are illustrated in Figures 68 and 69. The first senses the presence of a ferrous metal; the other senses an absence of the metal. The two sensing modes are accomplished simply by reversing the magnet poles relative to the UGN3501. The pole of the magnet is affixed to the unbranded side of the UGN3501 in both cases.

Frequency response characteristics of this circuit are easily controlled by changing the value of the input decoupling capacitor for the low-frequency break-point. If high-frequency attenuation is desired, a capacitor can be used to shunt the feedback resistor.

\section*{METAL SENSOR}

The north pole of the magnet is affixed to the back side of a UGN3501. The sensor is in contact with the bottom of a \(0.09375^{\prime \prime}\) epoxy board. A 20 mV output change (decrease) is produced as a 1 " steel ball rolls over the sensor. This signal is amplified and inverted by the \(\mu \mathrm{A}\) 741C operational amplifier and drives the 2N8512 ON.

\section*{NOTCH SENSOR}

The south pole of the magnet is fixed to the backside of a UGN3501. The sensor is \(0.03125^{\prime \prime}\) from the edge of a steel rotor. A 0.0625 " wide by \(0.125^{\prime}\) deep slot in the rotor edge passing the sensor causes a 10 mV peak output change (decrease). This signal is amplified and inverted by the \(\mu \mathrm{A} 741 \mathrm{C}\) op amp and drives the 2N5812 ON.

Note that, in both examples, the branded side of the UGN3501 faces the material (or lack of material) to be sensed. In both cases, the presence (or absence) of the ferrous metal changes the flux density at the Hall Effect sensor so as to produce a negative going output pulse. The pulse is inverted by the amplifier to drive the transistor ON.


FIGURE 68


Dwg. No. 13,173
FIGURE 70


Dwg. No. 13,172
FIGURE 69


Dwg. No. 13,174

FIGURE 71

\section*{HALL EFFECT IC APPLICATIONS GUIDE}


FIGURE 72

\section*{PRINTER APPLICATION}

The device in Figure 70 senses lobes on a character drum. Lobes are spaces \(0.1875^{\prime \prime}\) apart around the circumference, are 0.25 " long and rise 10 to 15 mils from the surface of the drum.

A UGN3501 Hall effect linear IC sensor is used with an Indiana General Magnet Products Company SR8522 magnet. The north pole is affixed to the reverse side of the package. A flux concentrator is affixed to the branded face. Though it does not provide a flux return path, a concentrator will focus the magnetic field through the switch.

The concentrator blade, shown in Figure 71, is aligned with the drum lobe at an air gap distance of 0.01". The output change is 10 mV peak, amplified as shown to develop a +3 V output from the operational amplifier, driving the transistor ON, as illustrated in Figure 72.

Sensitivity is so great in this configuration that the UGN3501 output signal's baseline quite closely tracks eccentricities in the drum. This affects lobe resolution, but lobe position can still be measured.

\section*{USING CALIBRATED DEVICES}

\section*{UGN3503U}

The calibrated Type 3503 is an accurate, easy-to-use tool for measuring magnetic flux densities. Each device is individually calibrated and furnished with a calibration curve and sensitivity coefficient. Although calibration is performed in a south and north 500 G field, the UGN3503 is useful for measuring fields in both polarities to 1000 G .

A closely regulated \(5 \mathrm{~V}( \pm 10 \mathrm{mV})\) power supply is necessary to preserve accuracy in calibrated UGN3503 flux measurements. An ambient temperature range of \(21^{\circ} \mathrm{C}\) to \(25^{\circ} \mathrm{C}\) must also be maintained.

Connect Pin 1 to voltage \(\mathrm{V}_{\mathrm{cc}}\), Pin 2 to ground, and Pin 3 to a highimpedance voltmeter. Before use, the device should be powered-up and allowed to stabilize for one minute.

The calibration curve affords the most convenient method of flux measurement. Subject the device to the field in question. Read the output voltage from the voltmeter and find that value on the chart X axis. Locate the intersection of the output level with the calibration trace and read the corresponding flux density on the chart's \(Y\) axis.

The sensitivity coefficient can be used to calculate flux densities somewhat more precisely. First, determine the null output voltage of the device under 0 G or null field condition. Then, read the output of the device under an applied field condition by subjecting it to the flux in question. Magnetic flux density at the device may be calculated by:
where
B \(\quad=\Delta \mathrm{V}_{\text {OUT(B) }}-\mathrm{V}_{\text {OUT(O) }}{ }^{*} 1000 / \mathrm{S}\)
\(\Delta \mathrm{V}_{\text {Out(B) }}=\) Output voltage under applied field in volts.
\(V_{\text {out(0) }}=\) Output null voltage in volts.
\(\mathrm{S} \quad=\) Sensitivity coefficient in \(\mathrm{mV} / \mathrm{G}\).
B \(\quad=\) Magnetic flux density at the device in gauss.

\section*{HALL EFFECT IC APPLICATIONS GUIDE}

\section*{GLOSSARY}

Active Area - The site of the Hall element on the encapsulated IC chip.

Air Gap - The distance from the face of the magnetic pole to the face of the sensor.

Ampere-turn (NI) — The mks unit of magnetomotive force.

Ampere-turns/meter ( \(\mathrm{N} / \mathrm{m}\) ) — The mks unit of magnetizing force. One ampere turn per meter equals 79.6 oersteds.

Bipolar - A method of operating a Hall sensor using both north and south magnetic poles.

Coercive Force \(\left(\mathbf{H}_{\mathrm{c}}\right)\) - The demagnetizing force that must be applied to reduce the magnetic flux density in a magnetic material to zero. Measured in oersteds.

Concentrator - Any ferrous metal used to attract magnetic lines of force.

Gauss (G) - The CGS unit of magnetic flux density. Equivalent to one maxwell per square centimeter ( \(\mathrm{Mx} / \mathrm{cm}^{2}\) ). One gauss equals \(10^{-4}\) tesla.

Gilbert - The CGS unit of magnetomotive force.
Head-On - A method by which the Hall sensor is actuated. The magnetic field is increased and decreased by moving the magnetic pole toward and away from the sensor face.

Maximum Energy Product ( \(\mathrm{BH}_{\text {max }}\) ) - The highest product of B and H from the demagnetization curve of a magnetic material. Given in gauss-oersteds \(\times 10^{6}\) (MGOe).

Maxwell (Mx) - The CGS unit of total magnetic flux. One maxwell equals \(10^{-8}\) webers.

Oersteds (Oe) - The CGS unit of magnetizing force. Equivalent to gilberts per centimeter (Gilberts/cm). One oersted equals 125.7 ampere-turns per meter.

Remanent Induction ( \(\mathrm{B}_{\mathrm{d}}\) ) - The magnetic induction that remains in a magnetic circuit after removal of an applied magnetomotive force. When there is no air gap in the magnetic circuit, remanent and residual induction are equal. With an air gap, remanence will be less than residual induction. Measured in gauss.

Residual Induction \(\left(B_{r}\right)\) - The flux density remaining in a closed magnetic circuit of magnetic material when the magnetizing force adequate to saturate the material is reduced to zero. Measured in gauss.

Slide-by — A method which a Hall sensor is actuated. The magnetic field is increased and decreased as a permanent magnet is moved laterally past the sensor face.

Tesla ( \(\mathbf{T}\) ) - The mks unit of magnetic flux density. Equivalent to one weber per square meter \(\left(\mathrm{Wb} / \mathrm{m}^{2}\right)\). One tesla equals \(10^{4}\) gauss.

Toroid - A doughnut-shaped ring often composed of iron, steel or ferrite.

Total Effective Air Gap (TEAG) - The distance from the face of a magnetic pole to the active area of a Hall Effect sensor.

Unipolar - A method of operating a Hall sensor using a single magnetic pole, usually the south pole.

Vane - Any ferrous metal used to shunt a magnetic field away from the Hall sensor (at least 1.5 times the width of an associated magnet).
Window - An opening in a vane at least 1.5 times the width of an associated magnet.

\section*{SOURCES FOR FERRITE TOROIDS AND MAGNETS}

As a convenience, some sources for ferrite toroids and magnets are listed below. Addresses and telephone numbers are correct to the best of our knowledge at time of printing.

\section*{TOROID SUPPLIERS}
J.W. Miller Co.

Division of Bell Industries
19070 Reyes Avenue
P.O. Box 5825

Rancho Dominguez, CA 90224
213/537-5200
Fair-Rite Products Corp.
P.O. Box J

Wallkill, NY 12589-0288
914/895-2055

\section*{MAGNET SUPPLIERS}

Arnold Engineering
P.O. Box G

Marengo, IL 60152
815/568-2000
Bunting Magnetics Company
1165 Howard St.
Elk Grove Village, IL 60007
312/593-2060
Ceramic Magnetics, Inc. 87 Fairfield Road
Fairfield, NJ 07006
201/227-4222
Crucible Magnetics
101 Magnet Dr. Elizabethtown, NJ 42701
502/769-1333
Hitachi Magnetics
7800 Neff Road
Edmore, MI 48829
517/427-5151
IG Technolog
405 Elm Street
Valparaiso, IN 46383
219/462-3131
Ogallala Electronics
P.O. Box 59 Ogallala, NE 69153
308/284-4093
Dexter Magnetic
Materials Division
400 Karin Lane
Hicksville, NY 11801
516/822-3311
Recoma, Inc.
2 Stewart Place
Fairfield, NJ 07006
201/575-6970

Neosid Inc.
28 Main Street
Eatontown, NJ 07724
201/389-4411
Ferrox/Division of Amperex Corp. 5083 Kings Highway
Saugerties, NY 12477
914/246-2811

Types


\title{
APPLICATIONS INFORMATION
}


FIGURE 1
If no magnetic field is present, the voltage measured across the width of the semiconductor material of the Hall-effect sensor is zero.


FIGURE 2
The output voltage of a Hall-effect sensor is directly proportional to the magnetic field present at right angles to the direction of current flow through the sensor.


FIGURE 3
The transfer characteristic graph plots input on the horizontal axis vs output on the vertical axis. With no magnetic field present, the Hall-effect switch is off; as the field increases, the switch will turn on at a predesigned operating point. This particular device exhibits hysteresis of 90 gauss.

\section*{THE HALL-EFFECT SENSOR}

The basic Hall sensor is simply a small sheet of semiconductor material. A constant voltage source forces a constant bias current to flow in the semiconductor sheet. The output, a voltage measured across the width of the sheet, reads near zero if a magnetic field is not present (Figure 1).

If the biased Hall sensor is placed in a magnetic field oriented at right angles to the Hall current, the voltage output is in direct proportion to the strength of the magnetic field. This is the Hall effect, discovered by E. H. Hall in 1879 (Figure 2).

The basic Hall sensor is essentially a transducer that will respond with an output voltage if the applied magnetic field changes in any manner. Differences in the response of devices are generally related to tolerances and specifications, such as operate (turn on) and release (turn off) thresholds, as well as temperature range and temperature coefficients of these parameters. Also available are linear output sensors that differ in sensitivity or respond per gauss change.

A Hall sensor is activated by a magnetic field created by either electromagnets or permanent magnets. Magnetic fields have two important characteristics: magnitude and direction (or orientation). In the absence of any magnetic field, the most common Hall-effect digital switches are designed to be off (open circuit at output). They will turn on only if subjected to a magnetic field that has both sufficient strength and the correct polarity.

If the approach of the South pole of a magnet would cause switching action of a digital sensor, the approach of the North pole of a magnet would have no effect. In practice, a close approach by the South pole of a magnet will cause the output transistor to turn on.

The transfer characteristics graph (Figure 3) shows input vs output. The input variable, which is the strength of the activating magnetic field (magnetic flux density, measured in gauss), is plotted along the horizontal axis. The output variable, which is the digital (on, off) output from a Hall switch, is plotted along the vertical axis.

In the absence of any magnetic field (zero gauss), the Hall-effect switch is off and the output voltage equals the power supply ( 12 V ). As the strength of the magnetic field increases, at some point ( 240 gauss in this case) the output transistor will turn on and the output voltage goes to zero. The output does not change even if the magnetic field's strength continues to increase.

The switch stays on until the magnetic field falls well below the 240 G operating point. This is a circuit design characteristic (hysteresis) that prevents oscillations. Our example uses a 90 gauss hysteresis (240-150), which will turn the device off at 150 gauss.

Reprinted from Sensors, March 1986, Copyright © North American Technology, Inc. 174 Concord Street, Peterborough, NH 03458.

\section*{THE HALL-EFFECT SENSOR}

\section*{FIGURES OF MERIT COMMONLY APPLIED TO MAGNETIC MATERIALS}
- Residual Induction ( \(B_{r}\) ) in Gauss. How strong is the magnetic field? A magnet must have sufficient flux density to satisfy the Hall switch maximum operating point specification at the required air gap.

■ Coercive Force \(\left(H_{c}\right)\) in Oersteds. How well will the magnet resist external demagnetizing forces? This property becomes important if the operating environment will subject the magnet to a strong demagnetizing field, such as might be encountered near the rotor of an A.C. motor. For such applications, a permanent magnet with this coercive force (ceramic, alnico-8, or, best of all, RE cobalt) is clearly indicated.
- Maximum Energy Product [ \(\left(\mathrm{B}_{\mathrm{d}} \mathrm{x}\right.\) \(\mathrm{H}_{\mathrm{d}}\) ) Max x \(\mathbf{1 0}^{6}\) ] in Gauss-Oersteds. A strong magnet that is also very resistant to demagnetizing forces would have a high maximum energy product. Generally, the larger the energy product, the better, stronger, and more expensive the magnet.
- Temperature Coefficient in Percent per Degree Celsius. How much will the strength of the magnet change as the temperature changes?

All switches turn on at or below their maximum operating point flux density, and when the magnetic field is reduced, all devices turn off before the flux density drops below their minimum release point value. Additionally, each device has a minimum amount (typically, 20 gauss) hysteresis to ensure clean switching action. This hysteresis ensures that even if mechanical vibration or electrical noise is present, the switch output is fast, clean, and occurs only once per threshold crossing.

Linear Hall-effect sensors differ from digital Hall-effect sensors with respect to the output response from the sensor. The digital sensor has an off/on or high/low output; the linear sensor has an output proportional to the magnetic field subjected to the "active area." Hall-effect linear sensors are used primarily to sense relatively small changes in magnetic fields, changes too small to operate a Hall-effect digital switch.

The exact magnetic flux density values required to activate Hall sensors differ for several reasons, including design criteria and manufacturing tolerances. Extremes in temperature also affect the response characteristics of the sensors.

For each device type, worst-case magnetic specifications can be set out for the user by a Hall-effect sensor marketing or applications engineer, if it has been determined that a catalogue item will not meet required tolerances.

\section*{APPLICATIONS}

With an understanding of how Hall-effect sensors work, it is possible to build devices around them. The physical aspects of their characteristics form the basis of Hall device applications.

Analysis. The field created by a magnet must be compatible with the characteristics of the Hall-effect device it is expected to operate. Measure the strength of the magnetic field, which is greatest at the magnet's pole face, with a gaussmeter or a calibrated linear Hall sensor. Then plot a graph of field strength (magnetic flux density) vs distance of the magnet from the device along the intended line of travel of the magnet. Then, by using the Hall device specifications sensitivity of \(\mathrm{mV} /\) gauss for a linear device, or operate and release points in gauss for a digital device) one can find the critical distances for a particular magnet and type of motion. These field strength plots are not linear, and the shape of the plot depends greatly upon magnet shape, magnetic circuit (concentrators), and path traveled.

Total Effective Air Gap. Hall-effect switches are offered in many different packages, such as epoxy three-pin SIPs, ceramic substrate mounted chips, ceramic three-pin SIPs, and surface mount packages. The most critical difference between packages is the distance from the face of the package to the surface of the Hall cell: the active area depth, which effectively adds to the total effective air gap.

The total effective air gap (TEAG) is the sum of the active area depth and the distance between the package surface and the magnet's surface. For Hall device applications, the TEAG should be as small as possible, consistent with the limitations of the activating mechanical system. This will ensure that the magnetic flux will always be great

\section*{THE HALL-EFFECT SENSOR}


Hall Switch On


FIGURE 4
The ferromagnetic vane moves between the activating magnet and the Hall-effect switch shunting the flux field from the switch. These assemblies can be used for precision switching over large temperature ranges.


FIGURE 5
Hall devices must always switch on/off at the same point relative to the magnet. The effect of a change in flux density on switching distance is shown.
enough to switch the device. Remember, magnetic flux decreases very sharply as the total effective air gap increases.

Modes of Operation. There are many ways to operate a Hall sensor. For example, with a simple bar or rod magnet there are two possible paths for the magnet to travel-head-on and slide-by. In the head-on mode, the magnetic pole moves along a perpendicular path straight at the active face of the Hall device. The head-on mode is simple, works well, and is relatively insensitive to lateral motion; however, if the mechanism moving the magnet overshoots the mark, the sensor package could be damaged.

A second possible path is to move the magnet in from the side of the hall device in the slide-by mode of operation. The slide-by mode is commonly used to avoid contact with the sensor package. The use of strong magnets or ferrous flux concentrators in well-designed slide-by magnetic circuits allows better sensing precision with a shorter travel path than the head-on mode.

Magnet manufacturers generally can provide head-on flux density curves for their magnets, but they often do not characterize magnets for slide-by operation, possibly because different air gap choices lead to an infinite number of these curves. Once a TEAG is chosen, however, the head-on magnet curves can be used to find the peak flux density (a single point) for slide-by applications by noting the value of magnetic flux at the chosen TEAG.

A third mode of operation keeps the Hall-effect sensor and magnet a fixed distance from one another and switches the sensor with a movable ferromagnetic vane. The Hall device and magnet can be molded together as a unit in a single rigid assembly, separated by an air gap. This eliminates alignment problems and produces an extremely rugged switching assembly.

The Hall device is held in the on state by the activating magnet. Placing the vane between the magnet and the Hall device (Figure 4) forms a magnetic shunt that distorts the flux field away from the Hall device. The vane can be made in many configurations to repeatedly sense position within \(\pm 0.002\) in. over a \(125^{\circ} \mathrm{C}\) temperature range.

The ferrous vane or vanes that interrupt the flux could have linear motion or rotational motion (as for a shaft encoder). Ferrous vane assemblies, due to the steep flux density/distance curves that can be achieved, are often used where precision switching over a large temperature range is required.

Steep Slopes and High Flux Densities. For linear Hall devices, greater flux changes for a given displacement give greater outputs, clearly an advantage because the voltage output of the sensor will be much greater, reducing the possibility of instruments picking up electrical noise. The same property is desirable for digital Hall devices, but the reasons are more subtle. To achieve consistent switching action in a given application, the Hall device must always switch on and off at the same positions relative to the magnet.

Consider, for example, the flux density curves of the two different magnet configurations in Figure 5. With an operating point flux density of 200 gauss, a digital Hall-effect device would turn on at a distance of

\section*{THE HALL-EFFECT SENSOR}


FIGURE 6
This circuit could be used if a load required a current of 4 A to switch.


FIGURE 7
This circuit could be used to switch a 115 or 230 VAC load.
approximately 0.14 in . from either magnet. If manufacturing tolerance or temperature effects shifted the operating point of the sensor to 300 gauss, notice that in the curve for magnet " \(A\) " (steep slope) there is very little change in the distance at which switching occurs, while in the case of the curve of magnet " \(B\) ", the change is considerable. The release point would be affected in much the same way.

The basic principles illustrated in this example can be modified to include mechanism and device specification tolerances and used for worst-case design analysis.

\section*{ELECTRICAL INTERFACE FOR DIGITAL HALL DEVICES}

A typical application for a Hall-effect sensor is interfacing the sensor signal to a microporocessor. The output of the Hall element is quite small; therefore, Hall ICs have been developed that contain a voltage regulator to allow a wide range of operating voltages, a highquality DC amplifier to boost the element signal to a more easily used signal, a Schmitt trigger threshold detector to produce digital logic, and output stages for universal interfaces capable of current sinking or sourcing. The output of the Hall-effect digital switch can be either linear (proportional to the magnetic field present) or clean-switching (no bounce) digital logic. Energy consumption is very low, and frequency responses are well over 100 kHz .

The output stage of a digital switch is simply an open collector npn transistor switch, and the rules for use are the same as those for any similar switching transistor. When the transistor is off, there is a small leakage current (typically a few nanoamps) that usually can be ignored and a maximum (breakdown) voltage specification that must not be exceeded. When the transistor is on, the device output is shorted to the circuit common, and the current flowing through the switch must be externally limited to less than the maximum specified value to prevent damage (usually 20 mA ).

Hall devices switch very rapidly; typical rise and fall times are in the 400 nano-second range. This is rarely significant, since switching times are almost universally controlled by the much slower mechanical parts of the device.

Interfacing with digital logic integrated circuits usually requires only an appropriate power supply and pull-up resistor.

Loads that require sinking currents up to 20 mA can be driven directly by a Hall switch. A good example is a light emitting diode (LED) indicator that requires only a resistor to limit current to an appropriate value.

Sinking more current than 20 mA requires a current amplifier. For example, if a certain load to be switched requires 4 amperes and must turn on when the activating magnet approaches, the circuit shown in Figure 6 could be used. To turn on a 115 or 230 VAC load, consider Figure 7. Note, however, that the +12 V supply common is connected to the low side of the AC line, and in the event of a mixup, the Hall switch and associated low voltage circuitry would be 115 volts above ground.

\section*{THE HALL-EFFECT SENSOR}

Due to the magnetic field around any current-carrying conductor, Hall-effect devices can be used to measure and limit current by converting this magnetic field to an electrical signal. The sensor response ranges from DC to the kHz range, and the conductor need not be interrupted. In low current applications, the magnetic field about a conductor is not normally intense enough to operate a Halleffect digital switch; therefore, it would be best to use a toroid or closed magnetic circuit to increase the flux density.

Hall-effect linear sensors are used primarily to sense relatively small changes in magnetic fields-changes that are too small to operate a Hall-effect switching device. They are customarily capacitively coupled to an amplifier that boosts the output to a higher level (Figure 7).

As motion detectors, gear tooth sensors, and proximity detectors, linear Hall-effect sensors produce an electrical output that is a magnetically driven mirror of mechanical events. As sensitive monitors of electromagnets, they can effectively measure a system's performance with negligible system loading while producing isolation from contaminated and electrically noisy environments.

Hall-effect sensors, both digital and linear, are used in the commutation of brushless DC motors, speed sensors, shaft encoders, current limiters and monitors, position sensors, and gear tooth sensors. Recent technology breakthroughs in Halleffect devices have made available sensors for temperature ranges as high as \(170^{\circ} \mathrm{C}\). These sensors have been integrated into a vast array of innovative high-technology applications where reliability, efficiency, and cost competitiveness are a must.

\section*{MAGNETIC MATERIALS MOST COMMONLY USED}
- Rare Earth-Cobalt. An alloy of rare earth metal, such as samarium, with cobalt (abbreviated RE cobalt). These magnets are the best in all categories but are also the most expensive. Too hard for machining, these magnets must be ground, if shaping is necessary. Maximum energy product, perhaps the best single measure of magnet quality, is approximately \(16 \times 10^{6}\).
- Alnico. A class of alloys containing aluminum, nickel, cobalt, iron, and additives, which can be varied to give a wide range of properties. The magnets are strong and fairly expensive, but less so than RE cobalt. Alnico magnets can be cast or sintered by pressing metal powders into a die and heating. Sintered alnico is well suited to mass production of small, intricately shaped magnets, has a more uniform flux density, and is mechanically superior, but cast alnico magnets are generally magnetically stronger. The nonoriented or isotropic alnico alloys (alnico-1, alnico-2, alnico-3, alnico-4) are lessexpensive and magnetically weaker than the oriented alloys (alnico-5, alnico-6...alnico-9). Alnico is too hard and brittle to be shaped except by grinding. Maximum energy products range from 1.3 to \(10 \times 10^{6}\).
- Ceramic. These magnets contain barium or strontium (or another element from that group) ferrite in a matrix of ceramic material that is compacted and sintered. They are poor conductors of heat and electricity, chemically inert, and have high values of coercive force. As with alnico, ceramic magnets can be fabricated with partial or complete orientation for additional magnetic strength. Less expensive than alnico, they are also too hard and brittle to shape except by grinding. Maximum energy products range from 1 to \(1.3 \times 10^{6}\).
- Cunife. A ductile copper base alloy with nickel and iron, cunife can be stamped, swaged, drawn, or rolled into final stage. Maximum energy product is approximately \(1.4 \times 10^{6}\).
- Iron-Chromium. These magnets have magnetic properties similar to alnico- 5 but are soft enough to undergo machining operations before the final aging treatment hardens them. Maximum energy product is approximately \(5.25 \times 10^{6}\).
- Plastic and Rubber. These magnets consist of barium and strontium ferrite in a plastic matrix material. They are very inexpensive and can be formed in numerous ways, including stamping, molding, and machining, depending on the particular matrix material. Since synthetic rubber is a plastic, the distinction between the two materials is not very precise. If a plastic magnet is flexible like rubber, it is generally called a rubber magnet. Maximum energy products range from 0.2 to \(1.2 \times 10^{6}\).




MASS STORAGE APPLICATION ICs 5



\section*{}


\section*{SECTION 5. TECHNICAL DATA \& APPLICATION NOTES for Mass Storage Application ICs}
in Numerical Order
Beginning at 5-1

\section*{8901}

\section*{3-PHASE BRUSHLESS DC MOTOR CONTROLLER/DRIVER WITH BACK-EMF SENSING}


\footnotetext{
ABSOLUTE MAXIMUM RATINGS at \(\mathbf{T}_{A}=+\mathbf{2 5}^{\circ} \mathbf{C}\)

Load Supply Voltage, \(\mathrm{V}_{\mathrm{BB}} \ldots . . . \mathrm{V}_{\mathrm{DD}}+1.0 \mathrm{~V}\)
Output Current, lout . . . . . . . . . . . . . . \(\pm 1.1\) A
Logic Supply Voltage, \(\mathrm{V}_{\mathrm{DD}}\). . . . . . . . . 6.0 V Logic Input Voltage Range,
\(V_{I N} \ldots \ldots\).
Package Power Dissipation,
PD . . . . . . . . . . . . . . . . . . . See Graph
Operating Temperature Range,
\(\mathrm{T}_{\mathrm{A}} \ldots \ldots . . . . . . . . . . .0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
Junction Temperature, \(\mathrm{T}_{\mathrm{J}} \ldots \ldots . .+\mathbf{1 5 0}^{\circ} \mathrm{C} \boldsymbol{\dagger}\)
Storage Temperature Range,
Ts . . . . . . . . . . . . . . \(-\mathbf{5 5}^{\circ} \mathrm{C}\) to \(+\mathbf{1 5 0}^{\circ} \mathrm{C}\)
\(\dagger\) Fault conditions that produce excessive junction temperature will activate device thermal shutdown circuitry. These conditions can be tolerated, but should be avoided.

Output current rating may be restricted to a value determined by system concerns and factors. These include: system duty cycle and timing, ambient temperature, and use of any heatsinking and/or forced cooling. For reliable operation, the specified maximum junction temperature should not be exceeded.
}

The A8901CLB is a three-phase brushless dc motor controller/ driver for use in 5 V hard-disk drives. The three half-bridge outputs are low on-resistance n-channel DMOS devices capable of driving up to 1.25 A. The A8901CLB provides complete, reliable, self-contained back-EMF sensing motor startup and running algorithms. Linear current control circuitry provides precise motor speed regulation.

A serial port allows the user to program various features and modes of operation, startup current limit, sleep mode, and diagnostic modes.

The A8901CLB is fabricated in Allegro's BCD (Bipolar CMOS DMOS) process, an advanced mixed-signal technology that combines bipolar, analog and digital CMOS, and DMOS power devices. It is provided in a 24 -lead wide-body SOIC batwing package. The package provides for the smallest possible construction in surface-mount applications.

\section*{FEATURES}
- DMOS Outputs
- Low ros(on)
- Startup Commutation Circuitry
- Back-EMF Commutation Circuitry
- Serial Port Interface
- Programmable Start-Up Current
- Diagnostics Mode
- Sleep Mode
- Linear Current Control
- Internal Current Sensing
- Internal Thermal Shutdown Circuitry

\section*{3-PHASE BRUSHLESS DC MOTOR CONTROLLER/DRIVER WITH BACK-EMF SENSING}



\section*{8901 \\ 3-PHASE BRUSHLESS DC MOTOR CONTROLLER/DRIVER WITH BACK-EMF SENSING}

ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} \mathrm{C}, \mathbf{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\)
\begin{tabular}{|l|c|l|llc|c|}
\hline \multirow{3}{*}{ Characteristic } & \multirow{3}{*}{} & \multicolumn{3}{|c|}{ Limits } \\
\cline { 3 - 7 } & Symbol & Test Conditions & Min. & Typ. & Max. & Units \\
\hline Logic Supply Voltage & \(\mathrm{V}_{\mathrm{DD}}\) & Operating & 4.5 & 5.0 & 5.5 & V \\
\hline Logic Supply Current & \(\mathrm{I}_{\mathrm{DD}}\) & Operating & - & 7.5 & 10 & mA \\
\cline { 3 - 7 } & & Sleep Mode & - & - & 1.5 & mA \\
\hline Load Supply Voltage & & \(\mathrm{V}_{\mathrm{BB}}\) & Operating & - & - & \(\mathrm{V}_{\mathrm{DD}}+1\) \\
\hline Thermal Shutdown & \(\mathrm{T}_{\mathrm{J}}\) & & - & 165 & - & \({ }^{\circ} \mathrm{C}\) \\
\hline Thermal Shutdown Hys. & \(\Delta \mathrm{T}_{\mathrm{J}}\) & & - & 20 & - & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

\section*{Output Drivers}
\begin{tabular}{|l|c|l|ccc|c|}
\hline Output Leakage Current & \multicolumn{1}{l|}{\(\mathrm{I}_{\mathrm{DSX}}\)} & \(\mathrm{V}_{\mathrm{BB}}=14 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=14 \mathrm{~V}\) & - & 1.0 & 300 & \(\mu \mathrm{~A}\) \\
\cline { 3 - 7 } & & \(\mathrm{~V}_{\mathrm{BB}}=14 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=0 \mathrm{~V}\) & - & -1.0 & -300 & \(\mu \mathrm{~A}\) \\
\hline Total Output ON Resistance & \(\mathrm{r}_{\mathrm{DS}(\mathrm{on})}\) & \(\mathrm{I}_{\mathrm{OUT}}=600 \mathrm{MA}\) & - & 1.2 & 1.4 & \(\Omega\) \\
\hline Output Sustaining Voltage & \(\mathrm{V}_{\mathrm{DS}(\text { sus })}\) & \(\mathrm{V}_{\mathrm{BB}}=6 \mathrm{~V}, \mathrm{l}_{\mathrm{OUT}}=900 \mathrm{~mA}, \mathrm{~L}=3 \mathrm{mH}\) & 6.0 & - & - & V \\
\hline Clamp Diode Forward Voltage & \(\mathrm{V}_{\mathrm{F}}\) & \(\mathrm{I}_{\mathrm{F}}=1.0 \mathrm{~A}\) & - & 1.25 & 1.5 & V \\
\hline
\end{tabular}

\section*{Control Logic}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Logic Input Voltage} & \(\mathrm{V}_{\text {IN(0) }}\) & \multirow[t]{2}{*}{DATA, RESET, CLK, REF, R/W, CHIP SELECT, TACH} & -0.3 & - & 1.5 & V \\
\hline & \(\mathrm{V}_{\mathrm{IN}(1)}\) & & 3.5 & - & 5.3 & V \\
\hline \multirow[t]{2}{*}{Logic Input Current} & In(0) & \(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\) & - & - & -0.5 & \(\mu \mathrm{A}\) \\
\hline & \(1 \mathrm{IN}(1)\) & \(\mathrm{V}_{\mathrm{IN}}=5.0 \mathrm{~V}\) & - & - & 1.0 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{DATA Output Voltage} & \(\mathrm{V}_{\text {OUT(0) }}\) & \(\mathrm{I}_{\text {OUT }}=250 \mu \mathrm{~A}\) & - & - & 1.5 & V \\
\hline & \(V_{\text {OUT(1) }}\) & lout \(=-100 \mu \mathrm{~A}\) & 3.5 & - & - & V \\
\hline \multirow[t]{2}{*}{FCOM Output Voltage} & \(\mathrm{V}_{\text {OUT(0) }}\) & Iout \(=500 \mu \mathrm{~A}\) & - & - & 1.5 & V \\
\hline & \(V_{\text {OUT(1) }}\) & lout \(=-200 \mu \mathrm{~A}\) & 3.5 & - & - & V \\
\hline \multirow[t]{2}{*}{\(\mathrm{C}_{\text {ST }}\) Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{\text {cSt }}\)} & Charging & 16 & 20 & 28 & \(\mu \mathrm{A}\) \\
\hline & & Discharging & -16 & -20 & -28 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{\(\mathrm{C}_{\text {ST }}\) Threshold} & \(\mathrm{V}_{\text {CSTH }}\) & & 2.1 & 2.5 & 2.9 & V \\
\hline & \(\mathrm{V}_{\text {cstL }}\) & & - & 500 & - & mV \\
\hline \multirow[t]{3}{*}{Filter Current} & \multirow[t]{3}{*}{Ifilter} & Charging & 8.0 & 10 & 15 & \(\mu \mathrm{A}\) \\
\hline & & Discharging & -8.0 & -10 & -15 & \(\mu \mathrm{A}\) \\
\hline & & Leakage, \(\mathrm{V}_{\text {FILTER }}=2.5 \mathrm{~V}\) & - & 5.0 & - & nA \\
\hline \multirow[t]{2}{*}{\(\mathrm{C}_{\mathrm{D}}\) Current ( \(\mathrm{C}_{\mathrm{D} 1}\) or \(\mathrm{C}_{\mathrm{D} 2}\) )} & \multirow[t]{2}{*}{\(\mathrm{I}_{\text {co }}\)} & Charging & 16 & 23 & 30 & \(\mu \mathrm{A}\) \\
\hline & & Discharging & -35 & -53 & -72 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{C}_{\mathrm{D}}\) Current Matching & - &  & 2.0 & 2.2 & 2.4 & - \\
\hline \(\mathrm{C}_{\text {D }}\) Threshold & \(V_{C D}\) & & - & 2.5 & - & V \\
\hline \(\mathrm{C}_{\text {WD }}\) Current & Icwo & Charging & 16 & 22 & 28 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

8901
3-PHASE BRUSHLESS DC MOTOR CONTROLLER/DRIVER WITH BACK-EMI SENSING

\section*{ELECTRICAL CHARACTERISTICS continued}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{4}{|c|}{Limits} \\
\hline & & & Min. & Typ. & Max. & Units \\
\hline \multirow[t]{2}{*}{Cwd Threshold Voltage} & \(\mathrm{V}_{\mathrm{TL}}\) & & 1.4 & 1.5 & 1.55 & V \\
\hline & \(\mathrm{V}_{\text {TH }}\) & & 2.25 & 2.5 & 2.75 & V \\
\hline Iout(MAX) Accuracy & - & \(\mathrm{I}_{\text {OUT }}=1 \mathrm{~A}\) & - & \(\pm 20\) & - & \% \\
\hline Transconductance Gain & \(\mathrm{gm}_{\mathrm{m}}\) & & 0.4 & 0.5 & 0.6 & A/V \\
\hline Centertap Resistors & \(\mathrm{R}_{\mathrm{CT}}\) & & 5.5 & 10 & 12 & k \(\Omega\) \\
\hline \multirow[t]{2}{*}{Back-EMF Hysteresis} & \multirow[t]{2}{*}{-} & \(\mathrm{V}_{\text {BEMF }}-\mathrm{V}_{\text {CTAP }}\) at & 15 & 25 & 40 & mV \\
\hline & & FCOM Transition & -15 & -25 & -40 & mV \\
\hline
\end{tabular}

\section*{SERIAL PORT TIMING CONDITIONS}

A. Minimum READ/WRITE setup time before CHIP SELECT ....................... 150 ns
B. Minimum DATA setup time before CLOCK rising edge ............................. 100 ns
C. Minimum DATA hold time after CLOCK rising edge .................................. 100 ns
D. Minimum READ/WRITE hold time after CHIP SELECT disable ................ 100 ns
E. Minimum CLOCK low time before CHIP SELECT ....................................... 50 ns
F. Minimum CHIP SELECT hold time after CLOCK rising edge .................... 150 ns
G. Maximum CLOCK frequency ................................................................... 3.3 MHz

H. Minimum READ/WRITE setup time before CHIP SELECT ....................... 150 ns
I. Minimum time until output DATA valid ...................................................... 150 ns
J. Minimum READ/WRITE hold time after CHIP SELECT disable ................ 150 ns

TERMINAL FUNCTIONS
\begin{tabular}{|c|c|c|}
\hline Term. & Terminal Name & Function \\
\hline 1 & LOAD SUPPLY & \(\mathrm{V}_{\mathrm{BB}}\); the 5 V motor supply. \\
\hline 2 & CENTERTAP & Motor centertap connection for back-EMF detection circuitry. \\
\hline 3 & \(\mathrm{C}_{\text {ST }}\) & Startup oscillator timing capacitor. \\
\hline 4 & \(\mathrm{C}_{\text {wo }}\) & Timing capacitor used by the watchdog circuit to disable the back-EMF comparators during commutation transients, and to detect incorrect motor position. \\
\hline 5 & \(\mathrm{OUT}_{\mathrm{A}}\) & Power amplifier A output to motor. \\
\hline 6-7 & GROUND & Power and logic ground and thermal heat sink. \\
\hline 8 & \(\mathrm{OUT}_{\mathrm{B}}\) & Power amplifier B output to motor. \\
\hline 9 & OUT \(^{\text {c }}\) & Power amplifier C output to motor. \\
\hline 10 & NC & No internal connection; may be used as tie point or wired through. \\
\hline 11 & TACH & Logic-level tachometer input for speed control loop. \\
\hline 12 & REF & Logic-level reference input for speed control loop. \\
\hline 13 & FILTER & Analog voltage input to control motor current. Also, compensation node for speed control loop. \\
\hline 14 & DATA & Serial port data input/output line. \\
\hline 15 & LOGIC SUPPLY & \(\mathrm{V}_{\mathrm{DD}}\); the 5 V logic supply. \\
\hline 16 & RESET & When pulled low forces the chip into sleep mode; clears all serial port bits. \\
\hline 17 & CLOCK & Clock input for serial port: \\
\hline 18-19 & GROUND & Power and logic ground and thermal heat sink. \\
\hline 20 & CHIP SELECT & Strobe input (active low) for data word. \\
\hline 21 & READ/ \(\overline{\text { WRITE }}\) & Logic-level input to control direction of serial-port data; logic high = read, logic low = write. \\
\hline 22 & \(\mathrm{C}_{\mathrm{D} 2}\) & One of two capacitors used to generate the ideal commutation points from the back-EMF zero crossing points. \\
\hline 23 & \(\mathrm{C}_{\mathrm{D} 1}\) & One of two capacitors used to generate the ideal commutation points from the back-EMF zero crossing points. \\
\hline 24 & FCOM & Logic-level signal that changes state at every back-EMF zero crossing. \\
\hline
\end{tabular}

\section*{8901 \\ 3-PHASE BRUSHLESS DC MOTOR CONTROLLER/DRTVER \\ WITH BACK-EMF SENSING}

\section*{FUNCTIONAL DESCRIPTION}

Power Outputs. The power outputs of the A8901CLB are n-channel DMOS transistors with a total source plus sink \(r_{\mathrm{DS}(\mathrm{on})}\) of typically \(1.1 \Omega\). Internal charge pump boost circuitry provides voltage above supply for driving the high-side DMOS gates. Intrinsic ground clamp and flyback diodes provide protection when switching inductive loads and may be used to rectify motor back-EMF in powerdown conditions. An external Schottky power diode or pass FET is required in series with the load supply to allow motor back-EMF rectification in power down conditions.

\section*{Back-EMF Sensing Motor Startup and} Running Algorithm. The A8901CLB provides a complete self-contained back-EMF sensing startup and running commutation scheme. The three half-bridge outputs are controlled by a state machine. There are six possible combinations. In each state, one output is high (sourcing current), one low (sinking current), and one is OFF (high impedance or ' \(Z\) '). Motor back-EMF is sensed at the OFF output. The truth table for the output drivers sequencing is:
\begin{tabular}{|c|c|c|c|}
\hline \begin{tabular}{c} 
Sequencer \\
State
\end{tabular} & OUT \(_{\mathbf{A}}\) & OUT \(_{\mathbf{B}}\) & OUT \(_{\mathbf{C}}\) \\
\hline 1 & High & Low & Z \\
2 & Z & Low & High \\
3 & Low & Z & High \\
4 & Low & High & Z \\
5 & Z & High & Low \\
6 & High & Z & Low \\
\hline
\end{tabular}

At startup, the outputs are enabled in one of the sequencer states shown. The backEMF is examined at the OFF output by comparing the output voltage to the motor centertap voltage at CENTERTAP. The motor will then either step forward, step backward, or remain stationary (if in a null-torque position). If the motor moves, the back-EMF detection circuit waits for the correct polarity back-EMF zero crossing (output crossing through centertap). True back-EMF zero crossings are used by the adaptive commutation delay circuit to advance the state sequencer (commutate) at the proper time to synchronously run the motor. Back-EMF zero crossings are indicated by ғсом, an internal signal that toggles at every zero crossing. FCOM is available at the DATA terminal via the programmable data out multiplexer.


Dwg. WP-016-1

Startup Oscillator. If the motor does not move at the initial startup state, then it is in a null-torque position. In this case, the outputs are commutated automatically by the startup oscillator after a period set by the external capacitor at \(\mathrm{C}_{\mathrm{ST}}\).


Dwg. WP-020
where
\[
\mathrm{t}_{\mathrm{CST}}=\frac{4\left(\mathrm{~V}_{\mathrm{CSTH}}-\mathrm{V}_{\mathrm{CSTL}}\right) \times \mathrm{C}_{\mathrm{ST}}}{I_{\mathrm{ST} \text { (charge) }}+I_{\mathrm{ST} \text { (discharge) }}}
\]

In the next state, the motor will move, back EMF will be detected, and the motor will accelerate synchronously. Once normal synchronous back-EMF commutation occurs, the startup oscillator is defeated by pulses of pulldown current at \(\mathrm{C}_{S T}\) at each commutation, which prevents \(\mathrm{C}_{\mathrm{ST}}\) from reaching its upper threshold and thus completing a cycle and commutating.

\section*{8901}

\section*{3-PHASE BRUSHLESS DC MOTOR CONTROLLER/DRIVER}

WITH BACK-EMF SENSING

Adaptive Commutation Delay. The adaptive commutation delay circuit uses the back-EMF zero-crossing indicator signal ( FCOM ) to determine an optimal commutation time for efficient synchronous operation. This circuit commutates the outputs, delayed from the last zero crossing, using two external timing capacitors, \(C_{D 1}\) and \(C_{D 2}\), to measure the time between crossings.


Dwg. WP-016-2
where
\[
t_{C D}=t_{\text {FCOM }} \times \frac{I_{C D} \text { (charge) }}{\mid I_{C D} \text { (discharge) } \mid}
\]
\(C_{D 1}\) charges up with a fixed current from its 2.5 V reference while fсом is high. When fсом goes low at the next zero crossing, \(C_{D 1}\) is discharged at approximately twice the charging current. When \(\mathrm{C}_{\mathrm{D} 1}\) reaches the CD threshold, a commutation occurs. \(\mathrm{C}_{\mathrm{D} 2}\) operates similarly except on the opposite phase of \(\operatorname{FCOM}\). Thus the commutations occur approximately halfway between zero crossings. The actual delay is slightly less than halfway to compensate for electrical delays in the motor, which improves efficiency.


Blanking and Watchdog Timing Functions. The blanking and watchdog timing functions are derived from one timing capacitor, \(\mathrm{C}_{\mathrm{WD}}\).
\[
\begin{aligned}
\text { where } & & t_{\mathrm{BLANK}} & =\frac{V_{T L} \times C_{W D}}{I_{\mathrm{CWD}}} \\
\text { and } & & \mathrm{t}_{\mathrm{WD}} & =\frac{V_{T H} \times C_{W D}}{I_{\mathrm{CWD}}}
\end{aligned}
\]

The CWD capacitor begins charging at each commutation, initiating the blank signal. BLANK is an internal signal that inhibits the back-EMF comparators during the commutation transients, preventing errors due to inductive recovery and voltage settling transients.

The watchdog timing function allows time to detect correct motor position by checking the back-EMF polarity after each commutation. If the correct polarity is not observed between \(t_{\text {BLANK }}\) and \(t_{\text {WD }}\), then the watchdog timer commutates the outputs to the next state to synchronize the motor. This function is useful in preventing excessive reverse rotation, and helps in resynchronizing (or starting) with a moving spindle.

\section*{3-PHASE BRUSHLESS DC MOTOR CONTROLLER/DRTVER WITH BACK-EMF SENSING}


Current Control. The A8901CLB provides linear current control of the sink drivers during start-up and running modes. In the start-up mode, the maximum load current can be programmed via the serial port (see Serial Port). During the running mode, the output current is linearly controlled for low noise in frequency-locked or phase-locked speedcontrol systems. To accomplish this the load current is monitored by an internal sense resistor (RS). The voltage across the sense resistor is compared to one-tenth the voltage at the FILTER terminal less two diode drops (see Figure 1), generating an error voltage to drive the gate of the appropriate output sink transistor. This creates a load current that is proportional to the voltage at the FILTER terminal less two diode drops. This transconductance function is lout \(=\left(\mathrm{V}_{\text {FILTER }}-\right.\) \(2 V_{D}\) ) / \(10 R_{S}\). Where \(R_{S}\) is nominally \(0.2 \Omega\), and \(V_{D}\) is approximately 0.7 V .

Speed Control. The A8901CLB has been configured to operate in conjunction with external digital circuitry to provide frequency-locked loop speed control of spindle motors. The TACH and REF inputs are used to turn on current sources \(I^{c}\) and \(I_{d}\) to charge and discharge a lead/lag loop filter compensation network (see Figure 2). The truth table for this function is:
\begin{tabular}{|cc|cc|}
\hline REF & TACH & \(\boldsymbol{I}_{\mathbf{c}}\) & \(\boldsymbol{I}_{\boldsymbol{d}}\) \\
\hline 0 & 0 & off & off \\
0 & 1 & on & off \\
1 & 0 & off & on \\
1 & 1 & off & off \\
\hline
\end{tabular}

The external circuitry required for implementation of the speed control loop is shown in Figure 2. The operation of this circuit is as follows: the FCOM signal is a logic signal that changes state every time the A8901CLB detects a back-EMF zero crossing. By dividing the FCOM signal by three times the number of poles in the motor, a TACH signal is developed that changes state every mechanical revolution. This is done to develop a low-jitter tachometer signal. The low jitter is achieved because each time the TACH signal changes state the back-EMF circuitry is looking at the same magnet pole pair.

\section*{3-PHASE BRUSHLESS DC MOTOR CONTROLLER/DRIVER WITH BACK-EMF SENSING}

\section*{EXTERNAL DIGITAL CIRCUITRY REQUIRED FOR FREQUENCY-LOCK LOOP SPEED CONTROL}


Dwg. EP-030

The derived TACH signal is compared to the desired time (REF) for one revolution. This is done by using the positive-going edge of the TACH signal to trigger a latch that enables a counter. The counter is driven by an accurate oscillator signal and (in conjunction with an AND gate) is used to count the desired number of oscillator cycles in a single revolution. When the counter reaches its desired number the latch is reset and the REF signal goes low (see Figure 2). The TACH and REF signals are fed back to the A8901CLB to charge and discharge the filter compensation network. If the TACH signal goes low before REF an Error-Fast signal turns on \(\mathrm{I}_{\mathrm{d}}\) lowering the current in the motor and thereby reducing its speed. If the REF signal goes low before TACH an Error-Slow signal turns on \(\mathrm{I}_{\mathrm{c}}\) which increases the load current and thereby the speed of the motor. The loop filter components are used to dampen the response of the loop and achieve optimal settling time.

Response time to disturbances in speed can be improved by synchronizing to sector data once information is being read from the disc. This change can be made by changing the count number in the counter and switching TACH to a sector tachometer signal. This should be done when TACH and REF are in the low state so as not to generate an erroneous error signal.

Microprocessor controlled phase-locked loop speed control systems can use the FILTER terminal as a transconductance input by omitting the loop filter components and connecting TACH and REF to ground.

Serial Port. The serial port functions to read or write various operational and diagnostic modes from or to the A8901CLB. The serial port DATA is enabled/disabled by the CHIP SELECT terminal; its direction is controlled by the READ/WRITE terminal. When CHIP SELECT is high the serial port is disabled and the chip is not affected by changes in data at the DATA or CLOCK terminals.

There are five bits in the serial input port. D0 will be the last bit written to the serial port. Their functions are:

\section*{Serial Port Bit Definitions.}

DO - Sleep/Run Mode;
LOW = Sleep, HIGH = Run
This bit allows the A8901CLB to be powered down when not in use.

D1 - Step Mode;
LOW = Normal Operation,
HIGH = Step Only
When in the step-only mode the back-EMF detection circuitry is disabled and the power outputs are stepped through their normal commutation sequence by the start-up oscillator. This mode is intended to facilitate device and system testing.

D2 - Read Output Select;
LOW = Thermal Shutdown Status,
HIGH = Start-Up Oscillator.
D3 and D4 - These two bits set the maximum output current according to the following truth table:
\begin{tabular}{|cc|c|}
\hline D3 & D4 & Iout(MAX) \\
\hline 0 & 0 & 1 A \\
0 & 1 & 800 mA \\
1 & 0 & 600 mA \\
1 & 1 & 400 mA \\
\hline
\end{tabular}
```

8901
3-PHASE BRUSHLESS DC MOTOR CONTROLLER/DRIVER WITH BACK-EMF SENSING

```

Write Mode (READ/WRITE Low).
To write data to the serial port, the READ/ WRITE terminal and the CLOCK terminal should be low prior to the CHIP SELECT terminal going low. Once CHIP SELECT goes low, information on the DATA terminal is read into the shift register on the positivegoing transition of the CLOCK. Data written into the serial port is latched and becomes active on the low-to-high transition of the CHIP SELECT terminal at the end of the write cycle.

Read Mode (READ/WRITE High).
The transitions of the start-up oscillator or the status of the thermal shutdown of the A8901CLB can be read from the serial port DATA terminal. The choice between these two functions is selected by the D2 bit in the serial port's latches. To read data the READ/ WRITE terminal must be high prior to CHIP SELECT going low. When CHIP SELECT goes low the DATA terminal will register the status of the selected function. If the status of the selected function is changing, the data output will reflect this as long chip select is held low and READ/WRITE is held high.

Thermal Shutdown Status: LOW = No Fault, HIGH = Fault

Oscillator: Each change represents a step to the next state in the six step output sequence.

The READ/ \(\overline{\text { WRITE }}\) terminal should be held high until the CHIP SELECT terminal has returned high to avoid erroneous data being written to the device.

Reset. The \(\overline{\text { RESET }}\) terminal when pulled low clears all serial port bits, including the D0 latch, which puts the A8901CLB in the sleep mode.

Centertap. The A8901CLB internally simulates the centertap voltage of the motor. To obtain reliable start-up performance from motor to motor, the motor centertap should be connected to this terminal.

\section*{External Component Selection.}

Applications information is available from the factory for external component selection, frequency-locked loop speed control, and commutation delay capacitor selection.


\section*{8902}

\section*{3-PHASE BRUSHLESS DC MOTOR CONTROLLER/DRIVER WITH BACK-EMF SENSING}


Dwg. PP-040B

\section*{ABSOLUTE MAXIMUM RATINGS}
\[
\text { at } T_{A}=+25^{\circ} \mathrm{C}
\]

Load Supply Voltage, \(\mathrm{V}_{\mathrm{BB}} \ldots .\).

Logic Supply Voltage, \(\mathrm{V}_{\mathrm{DD}}\). . . . . . . . . 6.0 V
Logic Input Voltage Range,
\(\mathrm{V}_{\mathrm{IN}}\). . . . . . . . . . . -0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
Package Power Dissipation, \(P_{D}\). See Graph Operating Temperature Range,

Junction Temperature, \(\mathrm{T}_{\mathrm{J}} \ldots \ldots . .+150^{\circ} \mathrm{C} \boldsymbol{+}\) Storage Temperature Range,

\(\dagger\) Fault conditions that produce excessive junction temperature will activate device thermal shutdown circuitry. These conditions can be tolerated, but should be avoided.

Output current rating may be restricted to a value determined by system concerns and factors. These include: system duty cycle and timing, ambient temperature, and use of any heatsinking and/or forced cooling. For reliable operation, the specified maximum junction temperature should not be exceeded.

The A8902CJT and A8902CLB are three-phase brushless dc motor controller/drivers for use in 5 V or 12 V hard-disk drives. The three halfbridge outputs are low on-resistance n-channel DMOS devices capable of driving up to 1.25 A. The A8902- provides complete, reliable, selfcontained back-EMF sensing motor startup and running algorithms. A programmable digital frequency-locked loop speed control circuit together with the linear current control circuitry provides precise motor speed regulation.

A serial port allows the user to program various features and modes of operation, such as the speed control parameters, startup current limit, sleep mode, diagnostic modes, and others.

The A8902- is fabricated in Allegro's BCD (Bipolar CMOS DMOS) process, an advanced mixed-signal technology that combines bipolar, analog and digital CMOS, and DMOS power devices. The A8902CLB is provided in a 24 -lead wide-body SOIC batwing package while the A8902CJT is supplied in a 64-lead TQFP. Both packages provide for the smallest possible construction in surface-mount applications.

\section*{FEATURES}
- DMOS Outputs

Low ros(on)
Startup Commutation Circuitry
- Back-EMF Commutation Circuitry
- Serial Port Interface
- Frequency-Locked Loop Speed Control

Sector Data Tachometer Signal Input
Programmable Start-Up Current
- Diagnostics Mode

Sleep Mode
- Linear Current Control
- Internal Current Sensing
- Dynamic Braking Through Serial Port
- Power-Down Dynamic Braking

System Diagnostics Data Out
Data Out Ported in Real Time
- Internal Thermal Shutdown Circuitry

Always order by complete part number:
\begin{tabular}{|l|l|}
\hline Part Number & Package \\
\hline A8902CJT & 64-Lead Thin Quad Flatpack \\
\hline A8902CLB & 24-Lead Batwing SOIC \\
\hline
\end{tabular}

\section*{FUNCTIONAL BLOCK DIAGRAM}


Dwg. FP-034



\section*{8902}

\section*{3-PHASE BRUSHLESS DC MOTOR CONTROLLER/DRIVER}

ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} C, V_{D D}=5.0 \mathrm{~V}\)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{4}{|c|}{Limits} \\
\hline & & & Min. & Typ. & Max. & Units \\
\hline Logic Supply Voltage & \(V_{D D}\) & Operating & 4.5 & 5.0 & 5.5 & V \\
\hline \multirow[t]{2}{*}{Logic Supply Current} & \multirow[t]{2}{*}{IDD} & Operating & - & 7.5 & 10 & mA \\
\hline & & Sleep Mode & - & - & 1.5 & mA \\
\hline Load Supply Voltage & \(\mathrm{V}_{\mathrm{BB}}\) & Operating & 4.5 & - & 14 & V \\
\hline Thermal Shutdown & \(\mathrm{T}_{J}\) & & - & 165 & - & \({ }^{\circ} \mathrm{C}\) \\
\hline Thermal Shutdown Hys. & \(\Delta T_{J}\) & & - & 20 & - & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

\section*{Output Drivers}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Output Leakage Current} & \multirow[t]{2}{*}{IDSX} & \(\mathrm{V}_{\mathrm{BB}}=14 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=14 \mathrm{~V}\) & - & 1.0 & 300 & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{V}_{\text {BB }}=14 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}\) & - & -1.0 & -300 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Total Output ON Resistance (Source + Sink + R \(\mathrm{R}_{\mathrm{S}}\) )} & \multirow[t]{2}{*}{\(\mathrm{r}_{\mathrm{DS}(\mathrm{on})}\)} & \(\mathrm{l}_{\text {lout }}=600 \mathrm{MA}, \mathrm{A8902CJT}\) & - & 1.4 & 1.8 & \(\Omega\) \\
\hline & & lout \(=600 \mathrm{MA}\), A8902CLB & - & 1.1 & 1.4 & \(\Omega\) \\
\hline Output Sustaining Voltage & \(\mathrm{V}_{\text {DS(sus) }}\) & \(\mathrm{V}_{\mathrm{BB}}=14 \mathrm{~V}\), I OUT \(=\) I l OUT \((\mathrm{MAX}), \mathrm{L}=3 \mathrm{mH}\) & 14 & - & - & V \\
\hline Clamp Diode Forward Voltage & \(V_{F}\) & \(\mathrm{I}_{\mathrm{F}}=1.0 \mathrm{~A}\) & - & 1.25 & 1.5 & V \\
\hline
\end{tabular}

Control Logic
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Logic Input Voltage} & \(\mathrm{V}_{\operatorname{IN}(0)}\) & SECTOR DATA, RESET, CLK, & -0.3 & - & 1.5 & V \\
\hline & \(\mathrm{V}_{\text {IN(1) }}\) & CHIP SELECT, OSC, BRAKE & 3.5 & - & 5.3 & V \\
\hline \multirow[t]{2}{*}{Logic Input Current} & \(1 \mathrm{IN}(0)\) & \(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\) & - & - & -0.5 & \(\mu \mathrm{A}\) \\
\hline & \(1 \operatorname{lin}(1)\) & \(\mathrm{V}_{\text {IN }}=5.0 \mathrm{~V}\) & - & - & 1.0 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{DATA Output Voltage} & \(\mathrm{V}_{\text {OUT(0) }}\) & lout \(=500 \mu \mathrm{~A}\) & - & - & 1.5 & V \\
\hline & \(\mathrm{V}_{\text {OUT(1) }}\) & lout \(=-500 \mu \mathrm{~A}\) & 3.5 & - & - & V \\
\hline \multirow[t]{2}{*}{\(\mathrm{C}_{\text {ST }}\) Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{\text {CST }}\)} & Charging & 14 & 20 & 28 & \(\mu \mathrm{A}\) \\
\hline & & Discharging & -14 & -20 & -28 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{\(\mathrm{C}_{\text {ST }}\) Threshold} & \(\mathrm{V}_{\text {CSTH }}\) & & 2.1 & 2.5 & 2.9 & V \\
\hline & \(\mathrm{V}_{\text {CSTL }}\) & & - & 500 & - & mV \\
\hline \multirow[t]{3}{*}{Filter Current} & \multirow[t]{3}{*}{\(\mathrm{I}_{\text {FILTER }}\)} & Charging & 7.0 & 10 & 15 & \(\mu \mathrm{A}\) \\
\hline & & Discharging & -7.0 & -10 & -15 & \(\mu \mathrm{A}\) \\
\hline & & Leakage, \(\mathrm{V}_{\text {FILTER }}=2.5 \mathrm{~V}\) & - & 5.0 & - & nA \\
\hline \multirow[t]{2}{*}{\(\mathrm{C}_{\mathrm{D}}\) Current ( \(C_{D 1}\) or \(C_{D 2}\) )} & \multirow[t]{2}{*}{\(I_{\text {CD }}\)} & Charging & 14 & 22 & 28 & \(\mu \mathrm{A}\) \\
\hline & & Discharging & -26 & -35 & -66 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{C}_{\mathrm{D}}\) Current Matching & - & \(\mathrm{ICD}_{\text {(DISCHRG) }} / \mathrm{I}_{\text {CD(CHRG })}\) & 1.7 & 2.2 & 2.3 & - \\
\hline \(\mathrm{C}_{\mathrm{D}}\) Threshold & \(\mathrm{V}_{\mathrm{CD}}\) & & - & 2.5 & - & V \\
\hline C WD Current & ICwo & Charging & 14 & 22 & 28 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

Continued next page ...

3-PHASE BRUSHLESS DC MOTOR CONTROLLER/DRIVER
.. continued from previous page
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{4}{|c|}{Limits} \\
\hline & & & Min. & Typ. & Max. & Units \\
\hline \multirow[t]{2}{*}{CWD Threshold Voltage} & \(\mathrm{V}_{\mathrm{TL}}\) & & 0.80 & 0.85 & 0.95 & V \\
\hline & fosc & & 2.4 & 2.75 & 3.0 & V \\
\hline \multirow[t]{2}{*}{Max. FLL Oscillator Frequency} & \multirow[t]{2}{*}{fosc} & \(\mathrm{V}_{\mathrm{DD}}=5.1 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 20 & - & - & MHz \\
\hline & & \(V_{D D}=4.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\) & - & 10 & - & MHz \\
\hline Iout(MAX) Accuracy & - & lout \(=1 \mathrm{~A}\) & - & \(\pm 20\) & - & \% \\
\hline BRAKE Threshold & \(\mathrm{V}_{\text {BRK }}\) & & 1.4 & 1.7 & 2.0 & V \\
\hline Transconductance Gain & \(\mathrm{gm}_{\mathrm{m}}\) & & 0.26 & 0.35 & 0.50 & A/V \\
\hline Centertap Resistors & \(\mathrm{R}_{\mathrm{CT}}\) & & 5.0 & 10 & 13 & \(\mathrm{k} \Omega\) \\
\hline \multirow[t]{2}{*}{Back-EMF Hysteresis} & \multirow[t]{2}{*}{-} & \(\mathrm{V}_{\text {BEMF }}-\mathrm{V}_{\text {ctap }}\) at & 15 & 25 & 40 & mV \\
\hline & & FCOM Transition & -15 & -25 & -40 & mV \\
\hline
\end{tabular}

\section*{SERIAL PORT TIMING CONDITIONS}


Dwg. WP-019
A. Minimum CHIP SELECT setup time before CLOCK rising edge ........... 100 ns
B. Minimum CHIP SELECT hold time after CLOCK rising edge ................ 150 ns
C. Minimum DATA setup time before CLOCK rising edge ......................... 150 ns
D. Minimum DATA hold time after CLOCK rising edge .............................. 150 ns
E. Minimum CLOCK low time before CHIP SELECT ................................... 50 ns
F. Maximum CLOCK frequency ............................................................... 3.3 MHz

\section*{TERMINAL FUNCTIONS}
\begin{tabular}{|c|c|c|c|}
\hline "JT" Term. & "LB" Term. & Terminal Name & Function \\
\hline 24 & 1 & LOAD SUPPLY & \(\mathrm{V}_{\mathrm{BB}}\); the 5 V or 12 V motor supply. \\
\hline 26 & 2 & \(\mathrm{C}_{\mathrm{D} 2}\) & One of two capacitors used to generate the ideal commutation points from the back-EMF zero crossing points. \\
\hline 28 & 3 & \(\mathrm{C}_{\text {w }}\) & Timing capacitor used by the watchdog circuit to disable the back-EMF comparators during commutation transients, and to detect incorrect motor position. \\
\hline 32 & 4 & \(\mathrm{C}_{\text {ST }}\) & Startup oscillator timing capacitor. \\
\hline 36 & 5 & \(\mathrm{OUT}_{\text {A }}\) & Power amplifier A output to motor. \\
\hline - & 6-7 & GROUND & Power and logic ground and thermal heat sink. \\
\hline 40 & - & PWR GROUND & Power ground. \\
\hline 43 & 8 & \(\mathrm{OUT}_{\mathrm{B}}\) & Power amplifier B output to motor. \\
\hline 50 & 9 & OUT \(_{\text {c }}\) & Power amplifier C output to motor. \\
\hline 54 & 10 & CENTERTAP & Motor centertap connection for back-EMF detection circuitry. \\
\hline 56 & 11 & \(\overline{\text { BRAKE }}\) & Active low turns ON all three sink drivers shorting the motor windings to ground. External capacitor and resistor at Brake provide brake delay. The brake function can also be controlled via the serial port. \\
\hline 57 & 12 & \(\mathrm{C}_{\text {RES }}\) & External reservoir capacitor used to hold charge to drive the source drivers' gates. Also provides power for brake circuit. \\
\hline 59 & - & GROUND & Low-level analog and digital ground. \\
\hline 60 & 13 & FILTER & Analog voltage input to control motor current. Also, compensation node for internal speed control loop. \\
\hline 61 & 14 & SECTOR DATA & External tachometer input. Can use sector or index pulses from disk to provide precise motor speed feedback to internal frequency-locked loop. \\
\hline 64 & 15 & LOGIC SUPPLY & \(\mathrm{V}_{\mathrm{DD}}\); the 5 V logic supply. \\
\hline 1 & 16 & OSCILLATOR & Clock input for the speed reference counter. Typical max. frequency is 10 MHz . \\
\hline 3 & 17 & DATA OUT & Thermal shutdown indicator, FCOM, TACH, or SYNC signals available in real time, controlled by 2 -bit multiplexer in serial port. \\
\hline - & 18-19 & GROUND & Power and logic ground and thermal heat sink. \\
\hline 16 & 20 & RESET & When pulled low forces the chip into sleep mode; clears all serial port bits. \\
\hline 17 & 21 & \(\overline{\text { CHIP SELECT }}\) & Strobe input (active low) for data word. \\
\hline 19 & 22 & CLOCK & Clock input for serial port. \\
\hline 20 & 23 & DATA IN & Sequential data input for the serial port. \\
\hline 22 & 24 & \(\mathrm{C}_{\mathrm{D} 1}\) & One of two capacitors used to generate the ideal commutation points from the back-EMF zero crossing points. \\
\hline
\end{tabular}

\section*{3-PHASE BRUSHLESS DC MOTOR CONTROLLER/DRIVER}

\section*{FUNCTIONAL DESCRIPTION}

Power Outputs. The power outputs of the A8902CLB and A8902CJT are n-channel DMOS transistors with a total source plus sink \(\mathrm{r}_{\mathrm{DS}(o n)}\) of typically \(1.1 \Omega\) and \(1.4 \Omega\), respectively. Internal charge pump boost circuitry provides voltage above supply for driving the high-side DMOS gates. Intrinsic ground clamp and flyback diodes provide protection when switching inductive loads and may be used to rectify motor back-EMF in powerdown conditions. An external Schottky power diode or pass FET is required in series with the load supply to allow motor back-EMF rectification in power down conditions.

\section*{Back-EMF Sensing Motor Startup and} Running Algorithm. The A8902- provides a complete self-contained back-EMF sensing startup and running commutation scheme. The three half-bridge outputs are controlled by a state machine. There are six possible combinations. In each state, one output is high (sourcing current), one low (sinking current), and one is OFF (high impedance or ' \(Z\) '). Motor back EMF is sensed at the OFF output. The truth table for the output drivers sequencing is:
\begin{tabular}{|cccc|}
\hline \begin{tabular}{c} 
Sequencer \\
State
\end{tabular} & OUT \(_{\mathbf{A}}\) & OUT \(_{\mathbf{B}}\) & OUT \(_{\mathbf{c}}\) \\
\hline 1 & High & Low & Z \\
2 & Z & Low & High \\
3 & Low & Z & High \\
4 & Low & High & Z \\
5 & \(Z\) & High & Low \\
6 & High & \(Z\) & Low \\
\hline
\end{tabular}

At startup, the outputs are enabled in one of the sequencer states shown. The back EMF is examined at the OFF output by comparing the output voltage to the motor centertap voltage at CENTERTAP. The motor will then either step forward, step backward, or remain stationary (if in a nulltorque position). If the motor moves, the back-EMF detection circuit waits for the correct polarity back-EMF zero crossing (output crossing through centertap). True back-EMF zero crossings are used by the adaptive commutation delay circuit to advance the state sequencer (commutate)
at the proper time to synchronously run the motor. Back-EMF zero crossings are indicated by FCOM, an internal signal that toggles at every zero crossing. FCOM is available at the DATA OUT terminal via the programmable data out multiplexer.


Startup Oscillator. If the motor does not move at the initial startup state, then it is in a null-torque position. In this case, the outputs are commutated automatically by the startup oscillator after a period set by the external capacitor at \(\mathrm{C}_{\mathrm{ST}}\).


Dwg. WP-020
where
\[
\mathrm{t}_{\mathrm{CST}}=\frac{4\left(\mathrm{~V}_{\mathrm{CSTH}}-\mathrm{V}_{\mathrm{CSTL}}\right) \times \mathrm{C}_{\mathrm{ST}}}{I_{\mathrm{ST} \text { (charge) }}+\mathrm{I}_{\mathrm{ST} \text { (discharge) }}}
\]

In the next state, the motor will move, back EMF will be detected, and the motor will accelerate synchronously. Once normal synchronous back-EMF commutation occurs, the startup oscillator is defeated by pulses of pulldown current at \(\mathrm{C}_{S T}\) at each commutation, which prevents \(\mathrm{C}_{\mathrm{ST}}\) from reaching its upper threshold and thus completing a cycle and commutating.

\section*{8902}

3-PHASE BRUSHLESS DC MOTOR CONTROLLER/DRIVER

Adaptive Commutation Delay. The adaptive commutation delay circuit uses the back-EMF zero-crossing indicator signal (FCOM) to determine an optimal commutation time for efficient synchronous operation. This circuit commutates the outputs, delayed from the last zero crossing, using two external timing capacitors, \(\mathrm{C}_{\mathrm{D} 1}\) and \(\mathrm{C}_{\mathrm{D} 2}\), to measure the time between crossings.


Dwg. WP-016-2
where
\[
\mathrm{t}_{\mathrm{CD}}=\mathrm{t}_{\mathrm{FCOM}} \times \frac{I_{\mathrm{CD}(\text { (charge) },}}{\left[I_{\mathrm{CD}} \text { (discharge) }\right]}
\]
\(\mathrm{C}_{D 1}\) charges up with a fixed current from its 2.5 V reference while FCOM is high. When FCOM goes low at the next zero crossing, \(\mathrm{C}_{\mathrm{D} 1}\) is discharged at approximately twice the charging current. When \(\mathrm{CD}_{1}\) reaches the CD threshold, a commutation occurs. \(\mathrm{C}_{\mathrm{D} 2}\) operates similarly except on the opposite phase of FCOM. Thus the commutations occur approximately halfway between zero crossings. The actual delay is slightly less than halfway to compensate for electrical delays in the motor, which improves efficiency.

Blanking and Watchdog Timing Functions. The blanking and watchdog timing functions are derived from one timing capacitor, \(\mathrm{C}_{\text {wD }}\). where
\[
\begin{aligned}
& \mathrm{t}_{\mathrm{BLANK}}=\frac{\mathrm{V}_{\mathrm{TL}} \times \mathrm{C}_{\mathrm{WD}}}{I_{\mathrm{CWD}}} \\
& \mathrm{t}_{\mathrm{WD}}=\frac{\mathrm{V}_{T H} \times \mathrm{C}_{\mathrm{WD}}}{\mathrm{I}_{\mathrm{CWD}}}
\end{aligned}
\]

The CWD capacitor begins charging at each commutation, initiating the BLANK signal. BLANK is an internal signal that inhibits the backEMF comparators during the commutation transients, preventing errors due to inductive recovery and voltage settling transients.

The watchdog timing function allows time to detect correct motor position by checking the back-EMF polarity after each commutation. If the correct polarity is not observed between \(\mathrm{t}_{\text {Bank }}\) and \(\mathrm{twD}_{\text {, }}\), then the watchdog timer commutates the outputs to the next state to synchronize the motor. This function is useful in preventing excessive reverse rotation, and helps in resynchronizing (or starting) with a moving spindle.


Dwg. WP-022

\section*{NORMAL COMMUTATION}


Dwg. WP-021

\section*{WATCHDOG-TRIGGERED COMMUTATION}

Current Control. The A8902- provides linear current control via the FILTER terminal, an analog voltage input. Maximum current limit is also provided, and is controlled in four steps via the serial port. Output current is sensed via an internal sense resistor ( \(\mathrm{R}_{\mathrm{S}}\) ). The voltage across the sense resistor is compared to one-tenth the voltage at the FILTER terminal less two diode drops, or to the maximum current limit reference, whichever is lower. This transconductance function is lout \(=\left(V_{\text {FILTER }}-2 V_{D}\right) / 10 R_{S}\), where \(R_{S}\) is nominally \(0.3 \Omega\) and \(V_{D}\) is approximately 0.7 V .


Speed Control. The A8902-includes a frequency-locked loop speed control system. This system monitors motor speed via internal or external digital tachometer signals, generates a precision speed reference, determines the digital speed error, and corrects the motor current via an internal charge pump and external filtering components on the FILTER terminal.

A once per revolution TACH signal can be generated by counting cycles of FCOM (the number of motor poles must be selected via the serial port). TACH is then a jitter-free signal that toggles once per motor revolution. The rising edge of TACH triggers REF, a precision

speed reference derived by a programmable counter. The duration of REF is set by programming the counter to count the desired number of OSC cycles
\[
\underset{\text { total count }}{\text { desired }}=\frac{60 \times \text { fosc }}{\text { desired motor speed (rpm) }}
\]
where the total count (number of oscillator cycles) is equal to the sum of the selected (programmed low) count numbers corresponding to bits D5 through D18.

The speed error is detected as the difference in falling edges of TACH and REF. The speed error signals control the error-correcting charge pump on the FILTER terminal, which drive the external loop compensation components to correct the motor current.

Sector Mode. An external tachometer signal, such as sector or index pulses, may be used to create the TACH signal, rather than the internally derived once around. To use this mode, the signal is input to the SECTOR terminal, and the sector mode must be enabled via the serial port. When Switching from the once-around mode to sector mode, it is important to monitor the SYNC signal on DATA OUT, and switch modes only when SYNC is low. This ensures making the transition without disturbing the speed control loop. The speed reference counter should be reprogrammed at the same time.

Speed Loop Initialization (YANK). To improve the acquire time of the speed control loop, there is an automatic feature controlled by an internal YANK signal. The motor is started at the maximized programmed current by bypassing the FILTER terminal. The FILTER terminal is clamped to two diodes above ground, initializing it near the closed loop operating point. YANK is enabled at startup and stays high until the desired speed is reached. Once the first error-fast occurs, indicating the motor crossed through the desired speed, YANK goes low. This releases the clamp on the FILTER terminal and current control is returned to FILTER. This feature optimizes speed acquire and minimizes settling. The Current Control Block Diagram illustrates the YANK signal and its effects.


Braking. A dynamic braking feature of the A8902- shorts the three motor windings to ground. This is accomplished by turning the three source drivers OFF and the three sink drivers ON. Activation of the brake can be implemented through the BRAKE input or through the D2 bit in the serial port. The supply voltage for the brake circuitry is the \(\mathrm{C}_{\text {res }}\) voltage, allowing the brake function to remain active after power failure. Power-down braking with delay can be implemented by using an external RC and other components to control the brake terminal, as shown. Brake delay can be set using the equation below to ensure that voice-coil head retract occurs before the spindle motor brake is activated. Once the brake is activated, due to the inherent capacitive input, the three sink drivers will remain active until the device is reset.
\[
t_{\mathrm{BRK}}=\mathrm{R}_{\mathrm{B}} \mathrm{C}_{\mathrm{B}}\left(1-\mathrm{I}_{\mathrm{n}} \frac{\mathrm{~V}_{\mathrm{BRK}}}{\mathrm{~V}_{\mathrm{FAULT}}-\mathrm{V}_{\mathrm{D}}}\right)
\]

\section*{TYPICAL APPLICATION}


\section*{8902}

\section*{3-PHASE BRUSHLESS DC MOTOR CONTROLLER/DRIVER}

Serial Port. The serial port functions to write various operational and diagnostic modes to the A8902-. The serial port DATA IN is enabled/disabled by the CHIP SELECT terminal. When CHIP SELECT is high the serial port is disabled and the chip is not affected by changes in data at the DATA IN or CLOCK terminals.

To write data to the serial port, the CLOCK terminal should be low prior to the CHIP SELECT terminal going low. Once CHIP SELECT goes low, information on the DATA IN terminal is read into the shift register on the positive-going transition of the CLOCK. There are 24 bits in the serial input port.

Data written into the serial port is latched and becomes active upon the low-to-high transition of the CHIP SELECT terminal at the end of the write cycle. D0 will be the last bit written to the serial port.

\section*{SERIAL PORT BIT DEFINITIONS.}

D0 - Sleep/Run Mode; LOW = Sleep, HIGH = Run
This bit allows the device to be powered down when not in use.
D1 - Step Mode; LOW = Normal Operation, HIGH = Step Only When in the step-only mode the back-EMF commutation circuitry is disabled and the power outputs are commutated by the startup oscillator. This mode is intended for device and system testing.

D2 - Brake; LOW = Run, HIGH = Brake.
D3 and D4 - These two bits set the output current limit:
\begin{tabular}{|c|c|c|}
\hline D3 & D4 & Current Limit \\
\hline 0 & 0 & Saturated \\
0 & 1 & 1 A \\
1 & 0 & 800 mA \\
1 & 1 & 600 mA \\
\hline
\end{tabular}

D5 thru D18 - This 14-bit word (active low) programs the REF time to set desired motor speed.
\begin{tabular}{|c|c|}
\hline Bit Number & Count Number \\
\hline D5 & 16 \\
D6 & 32 \\
D7 & 64 \\
D8 & 128 \\
D9 & 256 \\
D10 & 512 \\
D11 & 1024 \\
D12 & 2048 \\
D13 & 4096 \\
D14 & 8192 \\
D15 & 16384 \\
D16 & 32768 \\
D17 & 65536 \\
D18 & 131072 \\
\hline
\end{tabular}

D19 - Speed-control mode switch; LOW = internal once-around speed signal, HIGH = external sector data.

D20 and D21 - These bits program the number of motor poles for the once-around fсом counter:
\begin{tabular}{|c|c|c|}
\hline D20 & D21 & Motor Poles \\
\hline 0 & 0 & 8 \\
0 & 1 & - \\
1 & 0 & 16 \\
1 & 1 & 12 \\
\hline
\end{tabular}

D22 and D23-Controls the multiplexer for DATA OUT:
\begin{tabular}{|c|c|c|}
\hline D22 & D23 & DATA OUT \\
\hline 0 & 0 & TACH (once around or sector) \\
0 & 1 & Thermal Shutdown \\
1 & 0 & SYNC \\
1 & 1 & FCOM \\
\hline
\end{tabular}

Reset. The RESET terminal when pulled low clears all serial port bits, including the D0 latch, which puts the A8902- in the sleep mode.

\section*{DUAL SCHOTTKY DIODE}


Dwg. No. PD-002

\section*{ABSOLUTE MAXIMUM RATINGS at \(\mathrm{T}_{\mathrm{A}}=+\mathbf{2 5}^{\circ} \mathrm{C}\)}

Forward Current, \(I_{F}\) 500 mA
Reverse Voltage, \(\mathrm{V}_{\mathrm{R}}\) 20 V
Package Power Dissipation,
\(\qquad\) See Graph
Operating Temperature Range,
\(\mathrm{T}_{\mathrm{A}}\)................................. \(\mathbf{- 2 0}{ }^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Storage Temperature Range,
\(\mathrm{T}_{\mathrm{s}}\).
\(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)

Schottky barrier diodes combine high rectification efficiency with high switching speeds and low series resistance. The A8920SLR dualdiode is designed specifically for hard-disk drive applications requiring low voltage drop rectification of the spindle motor back emf during power-down head retraction. It is supplied in a 3-lead small-outline transistor package (SOT-23/TO-236AB) for surface-mounting for use over the operating temperature range of \(-20^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\).

\section*{FEATURES}

Low Forward Voltage Drop 440 mV Typical at 150 mA
■ 500 mA Forward Current
- 20 V Reverse Voltage


Always order by complete part number: A8920SLR.

ELECTRICAL CHARACTERISTICS at \(\mathbf{T}_{\mathbf{A}}=+\mathbf{2 5}^{\circ} \mathbf{C}\) (unless otherwise specified).
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{4}{|c|}{Limits} \\
\hline & & & Min. & Typ. & Max. & Units \\
\hline Reverse Breakdown Voltage & \(\mathrm{V}_{\text {(BR) }}\) & \(\mathrm{I}_{\mathrm{R}}=100 \mu \mathrm{~A}\) & 20 & - & - & V \\
\hline Reverse Leakage Current & \(\mathrm{I}_{\mathrm{R}}\) & \(\mathrm{V}_{\mathrm{R}}=10 \mathrm{~V}\) & - & 1.6 & 20 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Forward Voltage} & \multirow[t]{2}{*}{\(\mathrm{V}_{\mathrm{F}}\)} & \(\mathrm{I}_{\mathrm{F}}=50 \mathrm{~mA}\) & - & 346 & 400 & mV \\
\hline & & \(\mathrm{I}_{\mathrm{F}}=150 \mathrm{~mA}\) & - & 440 & 500 & mV \\
\hline Junction Capacitance & \(\mathrm{C}_{\text {T }}\) & \(\mathrm{V}_{\mathrm{R}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}\) & - & 370 & - & pF \\
\hline Reverse Recovery Time & \(\mathrm{trr}_{\text {r }}\) & \(\mathrm{I}_{\mathrm{F}}=\mathrm{I}_{\mathrm{R}}=100 \mathrm{~mA}\) & - & 32 & - & ns \\
\hline
\end{tabular}

TYPICAL CHARACTERISTICS


Dwg. No. GD-003


Dwg. No. GD-004


\section*{8925}

\section*{3-PHASE BRUSHLESS DC MOTOR CONTROLLER/ DRIVER WITH LINEAR CURRENT CONTROL AND POWER DMOS OUTPUTS}


\section*{ABSOLUTE MAXIMUM RATINGS}
\[
\operatorname{ATT}_{\mathbf{A}}=+25^{\circ} \mathbf{C}
\]

Load Supply Voltage, VBB .......................... 14 V
Output Current, I IUUT ........................... \(\pm 4.0 \mathrm{~A}\)
Logic Supply Voltage, VCc .................... 14 V
Logic Input Voitage Range,
\(\mathrm{V}_{\mathrm{IN}}\)................................ -0.3 V to +6.0 V
Package Power Dissipation, \(P_{D}\).. See Graph Operating Temperature Range,
\(T_{A}\).................................... \(\mathbf{0}^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
Junction Temperature, \(T_{j} \ldots . . . . . . . . . . .+\mathbf{1 5 0}^{\circ} \mathbf{C} \boldsymbol{\dagger}\)
Storage Temperature Range,
Ts
\(-55^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
\(\dagger\) Fault conditions that produce excessive junction temperature will activate device thermal shutdown circuitry. These conditions can be tolerated, but should be avoided.
Output current rating may be restricted to a value determined by system concerns and factors. These include: system duty cycle and timing, ambient temperature, and use of any heatsinking and/or forced cooling. For reliable operation, the specified maximum junction temperature should not be exceeded.

The A8925CEB is a DMOS three-phase brushless dc motor controller/driver designed for use in Winchester disk drives and other data storage applications. The power output stages are capable of \(\pm 4 \mathrm{~A}\) output currents and have DMOS power outputs with less than \(0.25 \Omega\) \(r_{\mathrm{DS}(o n)}\) for low power dissipation. Intrinsic ground clamp and flyback diodes protect the output drivers when switching inductive loads. Thermal shutdown circuitry is provided to protect the device from excessive junction temperature.

A transconductance amplifier is used to linearly regulate the load current and control motor speed. Internal current-sensing circuitry eliminates the need for external sense resistors. Analog and digital control circuitry provide complete sequencing of the output drivers as well as providing brake, disable, and tachometer functions. A FAULT output flag indicates the presence of an under-voltage condition on the 12 V supply, excessive junction temperature, or an invalid Hall input combination. The A8925CEB's commutation logic is compatible with motors that have digital Hall-effect sensors with \(120^{\circ}\) of electrical separation. Internal charge pump circuitry is provided to drive the N -channel DMOS source drivers to their required gate voltages.

The A8925CEB is provided in a 44-lead PLCC power package for surface-mount applications. The copper batwing provides for maximum allowable package power dissipation in the smallest possible construction.

\section*{FEATURES}
- DMOS Outputs
- Low ronson) \(-0.25 \Omega\) Maximum
- Linear Current Control
- Internal Commutation Circuitry

■ Internal Current Sensing
- Thermal Shutdown Circuitry
- Under Voltage Detection Circuitry
- Fault Output Flag
- Power Surface-Mount Package

\section*{8925}

3-PHASE BRUSHLESS DC MOTOR CONTROLLER/DRIVER
WITH LINEAR CURRENT CONTROL
AND POWER DMOS OUTPUTS


Dwg. GP-020B

\section*{ELECTRICAL CHARACTERISTICS AT TA \(=+\mathbf{2 5}^{\circ} \mathbf{C}, \mathbf{V}_{\mathbf{C C}}=\mathbf{V}_{\mathrm{BB}}=12 \mathrm{~V}\)}
\begin{tabular}{|l|c|c|ccc|c|}
\hline \multirow{8}{*}{ Characteristic } & \multirow{3}{|c|}{ Limits } \\
\hline Logic Supply Voltage & Symbol & Test Conditions & Min. & Typ. & Max. & Units \\
\hline Load Supply Voltage & \(\mathrm{V}_{\mathrm{CC}}\) & Operating & 10 & 12 & 14 & V \\
\hline Supply Current & \(\mathrm{V}_{\mathrm{BB}}\) & Operating & 10 & 12 & 14 & V \\
\hline Thermal Shutdown & \(\mathrm{I}_{\mathrm{CC}}\) & Operating & - & 30 & 50 & mA \\
\hline
\end{tabular}

\section*{Output Drivers}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Output ON Resistance & \(\mathrm{r}_{\mathrm{DS} \text { (on) }}\) & lout \(=4.0 \mathrm{~A}\), Pulse Test & - & 0.20 & 0.25 & \(\Omega\) \\
\hline Output Sustaining Voltage & \(\mathrm{V}_{\mathrm{DS} \text { (sus) }}\) & I \({ }_{\text {OUT }}=4.0 \mathrm{~A}, \mathrm{~L}=2 \mathrm{mH}\) & 14 & - & - & V \\
\hline Clamp Diode Forward Voltage & \(\mathrm{V}_{\mathrm{F}}\) & \(\mathrm{I}_{\mathrm{F}}=4.0 \mathrm{~A}\) & - & 1.5 & 2.0 & V \\
\hline \multirow[t]{2}{*}{Output Leakage Current} & \multirow[t]{2}{*}{IDSX} & \(\mathrm{V}_{\text {OUT }}=14 \mathrm{~V}\) & - & 10 & 300 & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}\) & - & -10 & -300 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

\section*{Control Logic}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Logic Input Voltage} & \(\mathrm{V}_{\text {IN(0) }}\) & \multirow[t]{2}{*}{ENABLE, POLE} & - & - & 0.8 & V \\
\hline & \(\mathrm{V}_{\text {IN(1) }}\) & & 2.4 & - & - & V \\
\hline \multirow[t]{2}{*}{Logic Input Voltage} & \(\mathrm{V}_{\text {IN(0) }}\) & \multirow[t]{2}{*}{BRAKE} & - & - & 0.8 & V \\
\hline & \(\mathrm{V}_{\text {IN(1) }}\) & & 3.0 & - & - & V \\
\hline \multirow[t]{2}{*}{Logic Input Current} & \(\mathrm{I}_{\mathrm{IN}(0)}\) & \(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\) & - & - & -1.0 & \(\mu \mathrm{A}\) \\
\hline & \(1 \mathrm{IN}(1)\) & \(\mathrm{V}_{\mathrm{IN}}=5.0 \mathrm{~V}\) & - & - & 1.0 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Logic Output Voltage (FAULT, TACH)} & \(\mathrm{V}_{\text {OUT(0) }}\) & \(\mathrm{l}_{\text {OUT }}=3 \mathrm{~mA}\) & - & - & 0.8 & V \\
\hline & \(\mathrm{V}_{\text {OUT(1) }}\) & lout \(=-50 \mu \mathrm{~A}\) & 2.0 & - & - & V \\
\hline
\end{tabular}

\section*{8925 \\ 3-PHASE BRUSHLESS DC MOTOR CONTROLLER/DRIVER \\ WITH LINEAR CURRENT CONTROL AND POWER DMOS OUTPUTS}

\section*{ELECTRICAL CHARACTERISTICS CONTINUED}
\begin{tabular}{|l|c|c|l|l|l|}
\hline \multirow{3}{*}{ Characteristic } & \multirow{3}{|c|}{ Limits } \\
\cline { 3 - 6 } & Symbol & Test Conditions & Min. \(\quad\) Typ. \(\quad\) Max. & Units \\
\hline
\end{tabular}

Error Amplifier
\begin{tabular}{|l|c|l|ccc|c|}
\hline Input Bias Current & \(\mathrm{I}_{\mathrm{B}}\) & \(\mathrm{V}_{\mathrm{IN}(+)}-\mathrm{VI}_{\mathrm{N}(-)}=0\) & - & 5.0 & 10 & \(\mu \mathrm{~A}\) \\
\hline Input Offset Voltage & \(\mathrm{V}_{\mathrm{OS}}\) & \(\mathrm{A}_{\mathrm{VD}}=100\) & - & 3.0 & 5.0 & mV \\
\hline Input Common-Mode Voltage Range & \(\mathrm{V}_{\mathrm{IC}}\) & & 0 & - & 6.0 & V \\
\hline Error Voltage Gain & \(\mathrm{A}_{\mathrm{VD}}\) & \(\mathrm{V}_{\mathrm{SouT}} / \mathrm{V}_{\mathrm{SIN}}\) & - & 80 & - & dB \\
\hline Unity Gain Bandwidth & BW & & - & 1.0 & - & MHz \\
\hline Common-Mode Rejection Ratio & CMRR & & - & 80 & - & dB \\
\hline Power Supply Rejection Ratio & PSRR & & - & 50 & - & dB \\
\hline
\end{tabular}

Miscellaneous
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Current Sense Gain & \(\mathrm{A}_{\text {ics }}\) & \(\mathrm{I}_{\text {OUT }}=1.0 \mathrm{~A}\) & 1/1k & 1/1.2k & 1/1.4k & - \\
\hline Under-Voltage Trip Point & \(\mathrm{V}_{\mathrm{CC}}\) & & 8.0 & - & 9.5 & V \\
\hline \multirow[t]{2}{*}{Hall Input Current} & \(\mathrm{I}_{\text {IN(0) }}\) & \(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\) & - & -500 & - & \(\mu \mathrm{A}\) \\
\hline & \(\operatorname{lin}_{\text {(1) }}\) & \(\mathrm{V}_{\mathrm{IN}}=5.0 \mathrm{~V}\) & - & 250 & - & \(\mu \mathrm{A}\) \\
\hline Hall Input Threshold & V IN & & - & 3.8 & - & V \\
\hline Hall Input Pull-Up Resistance & \(\mathrm{R}_{\text {PU }}\) & & - & 25 & - & \(\mathrm{k} \Omega\) \\
\hline
\end{tabular}

NOTE: Negative current is defined as coming out of (sourcing) the specified device terminal.

\section*{COMMUTATION TRUTH TABLE}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{Hall Sensor Inputs} & \multirow[b]{2}{*}{ENABLE} & \multirow[b]{2}{*}{BRAKE} & \multirow[b]{2}{*}{FAULT} & \multicolumn{3}{|c|}{Outputs} \\
\hline \(\mathrm{H}_{1}\) & \(\mathrm{H}_{2}\) & \(\mathrm{H}_{3}\) & & & & \(\mathrm{OUT}_{\text {A }}\) & \(\mathrm{OUT}_{\mathrm{B}}\) & OUT \(^{\text {c }}\) \\
\hline High & Low & High & High & High & High & High & Low & Z \\
\hline High & Low & Low & High & High & High & High & Z & Low \\
\hline High & High & Low & High & High & High & Z & High & Low \\
\hline Low & High & Low & High & High & High & Low & High & Z \\
\hline Low & High & High & High & High & High & Low & Z & High \\
\hline Low & Low & High & High & High & High & Z & Low & High \\
\hline High & High & High & High & High & Low & Z & Z & Z \\
\hline Low & Low & Low & High & High & Low & Z & Z & Z \\
\hline X & X & X & Low & High & X & Z & Z & Z \\
\hline X & X & X & X & Low & X & Low & Low & Low \\
\hline
\end{tabular}

\footnotetext{
X = Irrelevant
Z = High Impedance
}

\section*{TERMINAL FUNCTIONS}
\begin{tabular}{|c|c|c|}
\hline Term. & Terminal Name & Function \\
\hline 1 & \(\mathrm{OUT}_{\text {B }}\) & Power DMOS output. \\
\hline 2 & LOGIC SUPPLY & \(\mathrm{V}_{\mathrm{Cc}}\); low-current 12 V supply for the logic. \\
\hline 3 & LOGIC GROUND & Low-level logic ground. \\
\hline 4 & OUT \(_{C}\) & Power DMOS output. \\
\hline 6 & ENABLE & Active high chip enable. \\
\hline 7-17 & POWER GROUND & Power ground and thermal heat sink. \\
\hline 18 & \(\mathrm{V}_{\text {SENSE }}\) & External precision resistor for sense-FET current. \\
\hline 19 & COMP. & Compensation; error amplifier output. \\
\hline 20 & REFERENCE & \(\mathrm{V}_{\text {REF }}\); voltage input that sets the power output current. \\
\hline 21 & ERROR AMP. & Input that controls the current in the load. \\
\hline 22 & LOAD SUPPLY & \(\mathrm{V}_{\mathrm{BB}}\); high-current 12 V supply for the voice-coil motor. \\
\hline 23 & \(\overline{\text { BRAKE }}\) & A logic low turns OFF all source drivers and turns ON all sink drivers (shorts the windings to ground). \\
\hline 24 & \(\mathrm{H}_{1}\) & High-level input from a Hall sensor. \\
\hline 26 & \(\mathrm{H}_{2}\) & High-level input from a Hall sensor. \\
\hline 28 & \(\mathrm{H}_{3}\) & High-level input from a Hall sensor. \\
\hline 29-39 & POWER GROUND & Power ground and thermal heat sink. \\
\hline 40 & FAULT & A logic low at this output indicates a thermal shutdown, under -voltage fault, or an invalid Hall input combination. \\
\hline 42 & \(\mathrm{OUT}_{\text {A }}\) & Power DMOS output. \\
\hline 43 & TACH & Speed reference output; the \(\mathrm{H}_{1}\) Hall input divided by the number of motor poles. \\
\hline 44 & POLE & Designates four- or eight-pole motor; Low \(=4\) pole, High \(=8\) pole. \\
\hline
\end{tabular}


\section*{FUNCTIONAL DESCRIPTION}

Power Outputs (OUT \({ }_{A}, \mathrm{OUT}_{\mathrm{B}}\), and OUTc). The power outputs of the A8925CEB are DMOS transistors with a maximum \(\mathrm{r}_{\mathrm{DS}(0 n)}\) of \(0.25 \Omega\). Intrinsic ground clamp and flyback diodes clamp transient voltage spikes when switching inductive loads. Internal charge pump circuitry is used to drive the gates of the N -channel source drivers to their required gate voltages.

Current Control. Current in the load is monitored by an internal sense amplifier that produces an output current that is approximately one twelve hundredth that of the load current (see Figure). This current is output to the \(V_{\text {SENSE }}\) terminal and develops a voltage across \(R_{S}\) that equals \(R_{S} \cdot I_{\text {LOAD }} / 1200\). This sense voltage ( \(\mathrm{V}_{\text {SENSE }}\) ) is compared to a ref-

\title{
3-PHASE BRUSHLESS DC MOTOR CONTROLLERIDRVER \\ WITH LINEAR CURRENT CONTROL AND POWER DMOS OUTPUTS
}
erence voltage ( \(\mathrm{V}_{\text {REF }}\) ) and an error voltage is developed that is gated in by the sequential control logic to drive the gate of the appropriate output sink transistor. A
transconductance control function is thus realized where \(l_{\text {OUt }}=\mathrm{V}_{\text {REF }} \cdot 1200 / \mathrm{R}_{\mathrm{S}}\). External components \(\mathrm{C}_{1}, \mathrm{C}_{2}, \mathrm{R}_{1}, \mathrm{R}_{2}\), and \(\mathrm{R}_{3}\) are compensation components used to obtain optimal response and settling of the current control loop. Information on how to select these components is available.

FAULT. The FAULT terminal when low indicates the presence of one of three fault conditions:
A) An under-voltage condition on the logic supply. The trip point for this function is between 8 and 9.5 volts.
B) An invalid Hall input combination ... all inputs High or all inputs Low.
C) An excessive device junction temperature. The thermal shutdown circuitry disables the output drivers in addition to forcing the FAULT output signal low.

TACH and POLE. In order to develop a low-jitter tachometer signal (TACH) for use in controlling motor speed, the A8925CEB divides the frequency of the \(H_{1}\) input by the number of poles in the motor. This eliminates the jitter caused by variations in Hall-effect device placement, sensitivity, and magnet strengths by always changing state when looking at the same magnet/sensor pair. The resulting TACH signal changes state every mechanical revolution of the motor. The POLE input sets the TACH signal for four-pole motors when Low or eight-pole motors when High.

Hall Inputs \(\left(\mathrm{H}_{1}, \mathrm{H}_{2}, \mathrm{H}_{3}\right)\). The A8925CEB is configured for use with open-collector Hall-effect devices. Internal \(25 \mathrm{k} \Omega\) pull up resistors to 10 volts are connected to these inputs.

ENABLE. The ENABLE terminal when Low puts the device in a low current consumption, power-down mode. When ENABLE is High the device is active.

BRAKE. When the BRAKE input goes Low the output source drivers are disabled and the gates of the sink drivers are pulled high and left floating. This achieves optimum passive braking performance since the sink power DMOS output drivers are ON until the motor has fully completed braking. The braking control circuitry operates off the load supply ( \(\mathrm{V}_{\mathrm{BB}}\) ) to allow it to remain operational during power loss by using the back-EMF voltage of the motor as it's supply.

LOAD SUPPLY \(\left(\mathrm{V}_{\mathrm{BB}}\right)\). This terminal is the power supply connection for the power output drivers and braking control circuitry. This terminal should be decoupled with a large-value capacitor to absorb load currents dumped back into the supply during the de-energization of motor windings. These currents can cause the supply voltage to exceed the maximum voltage rating of the device if not properly decoupled. The intrinsic ground clamp and flyback diodes will rectify the motor's back-EMF voltage during power loss. In applications were use of the motor's back-EMF voltage is desired a series diode should be used to isolate this terminal from the logic supply ( \(\mathrm{V}_{\mathrm{Cc}}\) ). This is to avoid dumping the charge back into the supply and therefor clamping the voltage available from rectification of the motor's back-EMF voltage.

LOGIC SUPPLY ( \(\mathrm{V}_{\mathrm{cc}}\) ). This is the 12 volt supply terminal for the A8925CEB and powers all circuitry except the power outputs and brake control circuitry.

LOGIC GROUND. This must be connected to the power ground terminals in systems that do not use separate power and logic grounds.

POWER GROUND. Terminals 7 through 17 and 29 through 39 are webbed together and attach to the die mounting area to form a low thermal resistance path to allow heat to be conducted out of the device. The power dissipation of the package can be further enhanced by soldering these terminals to a large area of copper foil on the printed wiring board.

\section*{8932-A}

\section*{VOICE COIL MOTOR DRIVER}


Dwg. PP-042B

\section*{ABSOLUTE MAXIMUM RATINGS}

Supply Voltages, \(\mathrm{V}_{\mathrm{CC}}\) and \(\mathrm{V}_{\mathrm{DD}}\) 6.0 V

Output Current, I \({ }_{\text {out }}\) (peak) ........... \(\pm 600 \mathrm{~mA}\) (continuous) ............................ \(\pm 500 \mathrm{~mA}\)
Analog Input Voltage Range, \(\mathrm{V}_{\mathrm{IN}}\)................................... -0.3 V to \(\mathbf{V}_{\mathbf{C C}}\) Logic Input Voltage Range, \(\mathrm{V}_{\mathrm{IN}}\)............................... -0.3 V to +6.0 V
Package Power Dissipation, \(P_{D}\)........................................See Graph
Operating Temperature Range,
\(T_{A}\)..................................... \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) Junction Temperature, \(\mathrm{T}_{\mathrm{J}}\)............... \(+\mathbf{1 5 0}^{\circ} \mathrm{C}^{\dagger}\) Storage Temperature Range,
\(\mathrm{T}_{\mathrm{S}}\)................................-55\({ }^{\circ} \mathrm{C}\) to \(+\mathbf{1 5 0}^{\circ} \mathrm{C}\)
\(\dagger\) Fault conditions that produce excessive junction temperature will activate device thermal shutdown circuitry. These conditions can be tolerated, but should be avoided.

Output current rating may be restricted to a value determined by system concerns and factors. These include: system duty cycle and timing, ambient temperature, and use of any heatsinking and/or forced cooling. For reliable operation the specified maximum junction temperature should not be exceeded.

Providing control and drive of the voice coil motor used for head positioning in 5 V disk drive applications, the second-generation A8932-A is a full-bridge driver which can be configured so that its output current is a direct function of an externally applied control voltage or current. This linear current control function is supplemented by additional circuitry to protect the heads and the data disk during system failure or normal system shutdown.

The two \(\pm 500 \mathrm{~mA}\) MOS driver outputs provide very low saturation voltage and minimal power dissipation. Additional headroom is achieved by the sense-FET structure eliminating the need for an external current-sense resistor. Internal circuitry can be configured to provide closed-loop velocity control of the actuator by utilizing the generated back-EMF of the voice coil motor. Thermal protection and under-voltage lockout disables the system in a controlled sequence if a fault condition occurs.

\section*{FEATURES}
- Internal Back-EMF Velocity Loop Option
- Lossless Current Sensing
- Zero Deadband
- High Transconductance Bandwidth
- User-Adjustable Transconductance Gain
- Digital Transconductance Gain Switch (4:1 Ratio)
- 5 Volt Monitor with Selectable UV Trip Point
- Retract Circuitry Functional to 0 Volts
- Chip Enable/Sleep Mode Function
- 1 V at 500 mA Output Saturation Voltage
- Internal Thermal Shutdown Circuitry

Always order by complete part number:
\begin{tabular}{|l|l|}
\hline Part Number & Package \\
\hline A8932CJTA & 64-Lead Thin Quad Flatpack \\
\hline A8932CLWA & 28-Lead SOIC \\
\hline
\end{tabular}

\section*{FUNCTIONAL BLOCK DIAGRAM}



\section*{8932-A \\ VOICE COIL MOTOR DRIVER}

ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} C, V_{C C}=V_{D D}=5.0 \mathrm{~V}, \mathbf{V}_{\text {REF }}=\mathbf{V}_{\text {IN }}=2.0 \mathrm{~V}\), Load \(=150 \mu \mathrm{H} / 3.5 \Omega\) (unless otherwise noted).
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{4}{|c|}{Limits} \\
\hline & & & Min. & Typ. & Max. & Units \\
\hline \multicolumn{7}{|l|}{Error Amplifier} \\
\hline Input Offset Voltage & \(\mathrm{V}_{10}\) & \(\mathrm{I}_{\text {LOAD }}=0 \mathrm{~mA}\) & - & - & 50 & mV \\
\hline \multirow[t]{2}{*}{Current Gain} & \(\mathrm{A}_{\text {iH }}\) & H GAIN \(\geq 3.5 \mathrm{~V}\) & 7200 & 8000 & 8800 & - \\
\hline & \(\mathrm{A}_{\text {iL }}\) & H GAIN \(\leq 0.7 \mathrm{~V}\) & 1800 & 2000 & 2200 & - \\
\hline \multirow[t]{2}{*}{Current Gain Linearity} & \multirow[t]{2}{*}{\(\mathrm{E}_{\text {L(adj) }}\)} & \(\mathrm{l}_{\text {OUt }}=5 \mathrm{~mA}\) to \(500 \mathrm{~mA}, \mathrm{~A}_{\mathrm{i}}=\mathrm{A}_{\mathrm{iL}}\) & - & - & \(\pm 10\) & \% \\
\hline & & \(\mathrm{l}_{\text {OUT }}=5 \mathrm{~mA}\) to \(500 \mathrm{~mA}, \mathrm{~A}_{\mathrm{i}}=\mathrm{A}_{\text {iH }}\) & - & - & \(\pm 10\) & \% \\
\hline Reference Voltage Range & \(V_{\text {REF }}\) & & 1.5 & - & 2.5 & V \\
\hline
\end{tabular}

Voltage-Sense Amplifier
\begin{tabular}{|l|l|l|ll|c|}
\hline Voltage Gain & \(A_{V D}\) & & 0.36 & 0.40 & 0.44 \\
\hline Output Offset Voltage & \(\mathrm{V}_{\mathrm{OO}}\) & \(\mathrm{I}_{\text {LOAD }}=0 \mathrm{~mA}\) & - & - & \(\pm 25\) \\
\hline
\end{tabular}

\section*{Current-Sense Amplifier}
\begin{tabular}{|l|l|l|cc|c|}
\hline Voltage Gain & \(\mathrm{A}_{\mathrm{VD}}\) & \(\mathrm{R}_{\mathrm{s}}=\mathrm{R}_{\mathrm{gm}}\) & - & 1.0 & - \\
\hline Input Offset Voltage & \(\mathrm{V}_{\mathrm{iO}}\) & \(\mathrm{I}_{\mathrm{LOAD}}=0 \mathrm{~mA}, \mathrm{~A}_{\mathrm{i}}=\mathrm{A}_{\mathrm{iL}}\) & - \\
\hline
\end{tabular}

\section*{Output Drivers}
\begin{tabular}{|l|c|l|cc|c|}
\hline Output Saturation Voltage & \multirow{2}{|c|}{\(\mathrm{V}_{\mathrm{DS}(\mathrm{SAT})}\)} & \(\mathrm{I}_{\text {LOAD }}=100 \mathrm{~mA}\) & - & 0.25 & - \\
\cline { 3 - 7 } & & \(\mathrm{I}_{\text {LOAD }}=500 \mathrm{~mA}\) & - & 1.5 & - \\
\hline Retract Output Saturation Voltage & \(\mathrm{V}_{\mathrm{DS}(\mathrm{SAT})}\) & \(\mathrm{I}_{\mathrm{OUT}} \leq 150 \mathrm{~mA}\) & - & - & 1.0 \\
\hline Output Current & IO & Pulse Test, \(\pm 600 \mathrm{~mA}\) Limited & V \\
\hline Full Power Bandwidth & BW & -3 dB & - & - & \(\pm 500\) \\
\hline
\end{tabular}

\section*{Uncommitted Op Amp}
\begin{tabular}{|l|c|c|ccc|c|}
\hline Voltage Gain & \(\mathrm{A}_{\mathrm{Vs}}\) & & - & 91 & - & dB \\
\hline Unity Gain Bandwidth & BW & & - & 1.0 & - & MHz \\
\hline Max. Load Capacitance & \(\mathrm{C}_{\text {LOAD }}\) & & 40 & - & - & pF \\
\hline Slew Rate & SR & & - & 4.2 & - & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline Output Voltage & \(\mathrm{V}_{\mathrm{O}}\) & \(\mathrm{V}_{\text {SWITCH }} \leq 0.7 \mathrm{~V}\) & 2.5 & - & 3.5 & V \\
\cline { 2 - 7 } & \(\mathrm{~V}_{\mathrm{OSW}}\) & \(\mathrm{V}_{\text {SWITCH }} \geq 3.5 \mathrm{~V}\) & 2.2 & - & 2.9 & V \\
\hline Max. Output Current & \(\mathrm{IO}_{\mathrm{O}}\) & & - & \(\pm 250\) & - & \(\mu \mathrm{A}\) \\
\hline Input Offset Voltage & \(\mathrm{V}_{\mathrm{IO}}\) & & - & - & \(\pm 10\) & mV \\
\hline
\end{tabular}

Negative current is defined as coming out of (sourcing) the specified device terminal.
Continued next page...
Typical Data is for design information only.

ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} C, V_{C C}=V_{D D}=5.0 \mathrm{~V}, \mathbf{V}_{\text {REF }}=\mathbf{V}_{\text {IN }}=2.0 \mathrm{~V}\), Load \(=150 \mu \mathrm{H} / 3.5 \Omega\) (unless otherwise noted).
\begin{tabular}{|l|l|l|l|l|}
\hline & & & \multicolumn{2}{|c|}{ Limits } \\
\cline { 4 - 6 } Characteristic & Symbol & Test Conditions & Min. Typ. Max. & Units \\
\hline
\end{tabular}

Miscellaneous
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Supply Voltage} & \(V_{C C}\) & Operating & 4.5 & 5.0 & 5.5 & V \\
\hline & \(V_{D D}\) & Operating & 4.5 & 5.0 & 5.5 & V \\
\hline Under-Voltage Lockout Voltage & \(V_{C C}\) & \(V_{C C}=V_{D D}\) & 3.9 & 4.2 & 4.35 & V \\
\hline \multirow[t]{3}{*}{Fault Logic Output} & \multirow[t]{2}{*}{\(V_{\text {FAULT }}\)} & \(\mathrm{V}_{\text {RETRACT }} \geq 3.5 \mathrm{~V}\) & - & - & 500 & mV \\
\hline & & \(\mathrm{V}_{\text {RETRACT }} \leq 0.7 \mathrm{~V}\) & 4.5 & - & - & V \\
\hline & \(\mathrm{I}_{\text {faut }}\) & \(\mathrm{V}_{\mathrm{FLT}}=2.25 \mathrm{~V}\) & 20 & - & - & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Power-On Reset} & \multirow[t]{2}{*}{\(\mathrm{V}_{\text {MPRESET }}\)} & \(\mathrm{V}_{\text {RETRACT }} \geq 3.5 \mathrm{~V}\) & 4.5 & - & - & V \\
\hline & & \(\mathrm{V}_{\text {RETRACT }} \leq 0.7 \mathrm{~V}\), \(\mathrm{I}_{\text {MPREST }}=1.5 \mathrm{~mA}\) & - & - & 800 & mV \\
\hline \multirow[t]{2}{*}{Total Supply Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{C C}+\mathrm{I}_{\mathrm{DD}}\)} & Outputs Balanced, No Load & - & - & 10 & mA \\
\hline & & Sleep Mode, PWR OFF = V CC & - & - & 2.0 & mA \\
\hline \multirow[t]{2}{*}{Logic Input Voltage} & \(\mathrm{V}_{\text {IN(0) }}\) & & - & - & 0.7 & V \\
\hline & \(\mathrm{V}_{\text {IN(1) }}\) & & 3.5 & - & - & V \\
\hline Thermal Shutdown Temperature & \(\mathrm{T}_{\mathrm{J}}\) & & - & 165 & - & \({ }^{\circ} \mathrm{C}\) \\
\hline Thermal Shutdown Hysteresis & \(\Delta T_{J}\) & & - & 20 & - & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

Negative current is defined as coming out of (sourcing) the specified device terminal.
Typical Data is for design information only.

\section*{TERMINAL FUNCTIONS}
\begin{tabular}{|c|c|c|c|}
\hline "JT" Term & "LW" Term. & Terminal Name & Function \\
\hline 25 & 1 & RET REF & The reference supply for setting the voltage across the load during retract. \\
\hline 27 & 2 & \(\mathrm{V}_{\text {FLT }}\) & Reservoir (energy storage) capacitor used to operate fault circuitry. \\
\hline 28 & 3 & \(\mathrm{V}_{\text {bemf }}\) & Back-EMF voltage from spindle motor used to retract heads during loss of power. \\
\hline 30 & 4 & GROUND & Circuit reference. \\
\hline 33 & 5 & \(U_{\text {SET }}\) & Under-voltage trip point reference input. Set internally to 4.2 V but may be overridden by external resistor divider. (Equation 4). \\
\hline 34 & 6 & Routp & Source driver used for retract; externally connected to OUTp. \\
\hline 35 & 7 & OUT & Output of uncommitted operational amplifier. \\
\hline 36 & 8 & SWITCH & Logic input for transmission gate; a high level connects OUT to OUT \({ }_{\text {sw }}\). \\
\hline 45 & 9 & \(\mathrm{IN}_{N}\) & Inverting input to uncommitted operational amplifier. \\
\hline 46 & 10 & OUT \({ }_{\text {sw }}\) & Transmission-gated output of uncommitted operational amplifier. \\
\hline 47 & 11 & RETRACT & An active-low logic input that initiates the retract sequence. \\
\hline 50 & 12 & FAULT & A logic low at this MOS output indicates a thermal shutdown, under-voltage fault, or retract command. \\
\hline 51 & 13 & MP RESET & (Power-On Reset) A logic low at this open-collector output may be used to reset the system on under-voltage fault or power ON. \\
\hline 53 & 14 & SIGNAL SUPPLY & \(\mathrm{V}_{\mathrm{CC}}\); low-current supply voltage in the range of 4.5 V to 5.5 V . \\
\hline 55 & 15 & ACT & Input which controls the current in the load. Transconductance gain is set with an external resistor in series with this input (Equation 1). \\
\hline 58 & 16 & REFERENCE & \(\mathrm{V}_{\text {REF }}\); reference input for all amplifiers; ac ground. \\
\hline 60 & 17 & H GAIN & Logic input to switch the error amplifier transconductance gain: LOW =2100, \(\mathrm{HIGH}=8400\). \\
\hline 62 & 18 & PWR OFF & An active-high logic input that puts the device in a "sleep mode". All fault circuitry remains active. \\
\hline 1 & 19 & \(\mathrm{ACT}_{\text {Fb }}\) & Input connection for feedback network which sets the error amplifier gain and bandwidth. \\
\hline 2 & 20 & SGND \({ }_{\text {P }}\) & Power ground for the OUT \({ }_{P}\) sink driver. \\
\hline 4 & 21 & OUT \(_{\text {N }}\) & Power output. Sinks current when \(\mathrm{V}_{\text {ACT }}<\mathrm{V}_{\text {REFF }}\). \\
\hline 8 & 22 & LOAD SUPPLY & \(\mathrm{V}_{\mathrm{DD}}\); high-current supply voltage for the voice-coil motor. \\
\hline 13 & 23 & OUTP & Power output. Sinks current when \(\mathrm{V}_{\text {ACT }}>\mathrm{V}_{\text {REF }}\). \\
\hline 15 & 24 & \(\mathrm{SGND}_{\text {N }}\) & Power ground for the OUT \({ }_{N}\) sink driver. \\
\hline 16 & 25 & \(\mathrm{V}_{\text {SENS FB }}\) & Input connection for feedback network which sets the current-sense amplifier gain and bandwidth. Also called gm SET. \\
\hline 19 & 26 & \(V_{\text {LOAD }}\) & An output voltage proportional to the load voltage. Used in conjunction with closed-loop velocity control. \\
\hline 21 & 27 & \(\mathrm{V}_{\text {SENS }}\) & Voltage output representing load current (Equation 2). Also called MONITOR. \\
\hline 23 & 28 & RET SET & An external resistor divider to set the retract voltage across the load. Used in conjunction with \(\mathrm{V}_{\text {Ret-ref }}\) (Equation 3). \\
\hline
\end{tabular}

\section*{8932-A \\ VOICE COIL MOTOR DRVER}

\section*{DEVICE DESCRIPTION}

Current Amplifier. The A8932CJTA and A8932CLWA voice coil motor drivers feature a wide transconductance bandwidth and no measurable crossover distortion. The transconductance gain is user selectable:
\[
g_{m}=\frac{A_{i}}{R_{g m}}
\]
(Equation 1)
where \(A_{i}\) is either 2000 (H GAIN = Low) or 8000 (H GAIN = High )

The error amplifier's bandwidth and load compensation zero are set utilizing external resistor and capacitor feedback components around the amplifier.

The actuator main loop compensation can be set by applying a square wave and adjusting \(R_{z}\) and \(C_{z}\) for optimum response.

Current and Voltage Sensing. The load current is sensed internally. Three auxiliary amplifiers are also included to allow various control functions to be implemented. The first of these amplifiers provides a voltage output that is proportional to the load current:
\[
\begin{equation*}
V_{\text {SENSE }}=\frac{R_{S} I_{\text {LOAD }}}{A_{\mathrm{iL}}} \tag{Equation2}
\end{equation*}
\]

The second and third auxiliary amplifiers may be used in conjunction with the first to provide a closed-loop velocity control system for the actuator arm during a controlled retract for head parking. This is achieved by determining the back-EMF voltage generated by the voice coil and feeding back this information to the main actuator control input. The back-EMF feedback voltage can be switched in as required by means of the SWITCH logic input.

The back EMF-voltage represents the velocity of the actuator. By subtracting the
\(I_{\text {LOAD }} R_{\text {LOAD }}\) voltage component from the voltage across the load, the backEMF term can be isolated and fed back to close a velocity control loop.

The amplifier output voltage \(\mathrm{V}_{\text {LOAD }}\) is proportional to the voltage across the load ( \(A_{\text {VD }}\left(V_{\text {outn }}-V_{\text {outp }}\right)\) ). \(R_{s}\) is selected so that \(V_{\text {SENSE }}\) represents \(I_{\text {LOAD }}\) while \(R_{3}\) is dependent on \(R_{\text {LOAD }}\) as shown in the following equations:
\[
\begin{aligned}
& V_{\text {LOAD }}=-A_{V D}\left(\left(I_{\text {LOAD }} R_{\text {LOAD }}\right)+V_{\text {BEMF }}\right) \\
& V_{\text {SENSE }}=R_{S} I_{\text {LOAD }} / A_{i L}
\end{aligned}
\]
\[
\text { where } \begin{aligned}
& A_{i}=2000(H \text { GAIN }=\text { logic Low }) \\
& O U T \\
& \text { SW }=0.4\left(V_{\text {BEMF }} R_{1} / R_{2}\right) \\
& R_{3}=\frac{R_{2} R_{\mathrm{s}}}{0.4 A_{i} R_{\text {LOAD }}} \\
& \frac{V_{\text {BEMF }}}{V_{I N}}=\frac{R_{2} R_{\text {Vgm }}}{0.4 R_{g m} R_{1}} \\
& B W=0.4 \frac{R_{1} K_{B} K_{T} A_{i}}{2 \pi R_{V G M} R_{2} J}
\end{aligned}
\]
where J is the moment of inertia, \(\mathrm{K}_{\mathrm{B}}\) is the back-emf motor constant, and \(\mathrm{K}_{\mathrm{T}}\) is the torque constant.
\[
\text { Velocity loop compensation }=L_{\text {LOAD }} / R_{\text {LOAD }}=R_{1} C_{1}=R_{3} C_{2}
\]


Dwg. No. OP-003B

\section*{8932-A \\ VOICE COIL MOTOR DRVER}

Retract and Brake. A retract-brake sequence is initiated on receiving a fault indication from the internal thermal shutdown (TSD), or under-voltage lockout (UVLO), or an externally applied logic High at the RETRACT input.

If the velocity control scheme is implemented, the head can be retracted under the full control of INPUT in conjunction with \(\mathrm{OUT}_{\mathrm{sw}}\) back-EMF voltage if no fault condition exists. If a fault condition were to occur however, the retract velocity would be controlled by applying a constant user-defined voltage across the load:
\[
\begin{equation*}
V_{R E T-S E T}=\frac{2 R_{8}}{1000+R_{7}+R_{8}} \tag{Equation3}
\end{equation*}
\]
where \(R_{7}+R_{8} \gg 1000 \Omega\).
When the sequence is operated, the output voltage is forced to approximately \(V_{\text {RET-SET }}\) to retract the heads, and then a fault command ("brake") is sent to the spindle motor driver.

The user determines the total time for the retract sequence, before the spindle brake is enabled, by the choice of an external resistor and capacitor at the FAULT output.

Power for the retract function is provided by the rectified back EMF of the spindle motor by way of the \(\mathrm{V}_{\text {BEMF }}\) terminal. The A8932-A will perform the retract function under low supply conditions (nominally down to 2 V ). Operation down to almost 0 V requires an energystorage capacitor at the \(\mathrm{V}_{\mathrm{FLT}}\) terminal.
Protective Features. The A8932-A has a number of protective features incorporated into the design. Under-voltage lockout provides system protection in the event of reduced primary supply voltages. The under-voltage trip point is internally set at approximately 4.2 V. It can be user-defined with an external resistor voltage divider:
\[
\begin{equation*}
U V_{T R I P}=\frac{2\left(R_{5}+R_{6}\right)}{R_{6}} \tag{Equation4}
\end{equation*}
\]
where \(R_{5}+R_{6} \ll 200 k \Omega\).
Thermal shutdown circuitry is included to protect the device from excessive junction temperature. It is only intended to protect the chip from catastrophic failures due to excessive junction temperature.

TEST CIRCUIT AND TYPICAL APPLICATION


\section*{8936}

\section*{VOICE COIL MOTOR DRIVER}


ABSOLUTE MAXIMUM RATINGS
Supply Voltages, \(\mathrm{V}_{\mathrm{CC}}\) and \(\mathrm{V}_{\mathrm{DD}} \ldots \ldots . . . . . . .6 .0 \mathrm{~V}\)
Output Current, \(\mathrm{I}_{\mathrm{OUT}}\) (peak) .......... \(\pm 600 \mathrm{~mA}\)
(continuous) ........................... \(\pm 500 \mathrm{~mA}\)
Analog Input Voltage Range,
\(\mathrm{V}_{\text {IN }}\)................................... -0.3 V to \(\mathrm{V}_{\text {cc }}\)
Logic Input Voltage Range,
\(\mathrm{V}_{\mathrm{IN}}\)................................ -0.3 V to +6.0 V
Package Power Dissipation,
\(P_{D}\)........................................See Graph
Operating Temperature Range,
\(\mathrm{T}_{\mathrm{A}}\)..................................... \(\mathbf{0}^{\circ} \mathrm{C}\) to \(+\mathbf{7 0}^{\circ} \mathrm{C}\)
Junction Temperature, \(T_{j} \ldots \ldots . . . . . . . . .+150^{\circ}{ }^{\circ}{ }^{\dagger}\)
Storage Temperature Range,
\(\mathrm{T}_{\mathrm{S}} \ldots \ldots \ldots \ldots \ldots \ldots . . . . . . . . . . . . . . . . . . . . .5^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
\(\dagger\) Fault conditions that produce excessive junction temperature will activate device thermal shutdown circuitry. These conditions can be tolerated, but should be avoided.
Output current rating may be restricted to a value determined by system concerns and factors. These include: system duty cycle and timing; ambient temperature, and use of any heatsinking and/or forced cooling. For reliable operation the specified maximum junction temperature should not be exceeded.

Providing control and drive of the voice coil motor used for head positioning in 5 V disk drive applications, the A8936- is a full-bridge driver which can be configured so that its output current is a direct function of an externally applied control voltage or current. This linear current control function is supplemented by additional circuitry to protect the heads and the data disk during system failure or normal system shutdown. An under- or over-velocity sense disables the system in a controlled sequence if a fault condition occurs.

The two \(\pm 500 \mathrm{~mA}\) MOS driver outputs provide very low saturation voltage and minimal power dissipation. Additional headroom is achieved by the sense-FET structure eliminating the need for an external current-sense resistor. Thermal protection and under-voltage lockout disables the system in a controlled sequence if a fault condition occurs.

\section*{FEATURES}

Over-Velocity Fault Function
- Lossless Current Sensing
- Zero Deadband
- High Transconductance Bandwidth
- User-Adjustable Transconductance Gain
- Digital Transconductance Gain Switch (4:1 Ratio)
- 5 Volt Monitor with Selectable UV Trip Point
- Retract Circuitry Functional to 0 Volts
- Chip Enable/Sleep Mode Function
- 1 V at 500 mA Output Saturation Voltage
- Internal Thermal Shutdown Circuitry

Always order by complete part number:
\begin{tabular}{|l|l|}
\hline Part Number & Package \\
\hline A8936CJT & 64-Lead Thin Quad Flatpack \\
\hline A8936CLW & 28-Lead SOIC \\
\hline
\end{tabular}

\section*{FUNCTIONAL BLOCK DIAGRAM}


A8936CJT


ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} C, V_{C C}=V_{D D}=5.0 \mathrm{~V}, \mathbf{V}_{\text {REF }}=\mathbf{V}_{\text {IN }}=2.0 \mathrm{~V}\), Load \(=150 \mu \mathrm{H} / 3.5 \Omega\) (unless otherwise noted).
\begin{tabular}{|l|c|c|l|l|}
\hline \multirow{3}{*}{ Characteristic } & & & \multicolumn{2}{|c|}{ Limits } \\
\cline { 3 - 5 } & Symbol & Test Conditions & Min. Typ. Max. & Units \\
\hline
\end{tabular}

\section*{Error Amplifier}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Input Offset Voltage & \(\mathrm{V}_{10}\) & \(\mathrm{I}_{\text {LOAD }}=0 \mathrm{~mA}\) & - & - & 50 & mV \\
\hline \multirow[t]{2}{*}{Current Gain} & \(\mathrm{A}_{\mathrm{iH}}\) & H GAIN \(\geq 3.5 \mathrm{~V}\) & 7200 & 8000 & 8800 & - \\
\hline & \(\mathrm{A}_{\text {il }}\) & H GAIN \(\leq 0.7 \mathrm{~V}\) & 1800 & 2000 & 2200 & - \\
\hline \multirow[t]{2}{*}{Current Gain Linearity} & \multirow[t]{2}{*}{\(\mathrm{E}_{\text {L(adj) }}\)} & \(\mathrm{l}_{\text {OUT }}=5 \mathrm{~mA}\) to \(500 \mathrm{~mA}, \mathrm{~A}_{\mathrm{i}}=\mathrm{A}_{\text {iL }}\) & - & - & \(\pm 10\) & \% \\
\hline & & \(\mathrm{l}_{\text {OUT }}=5 \mathrm{~mA}\) to \(500 \mathrm{~mA}, \mathrm{~A}_{\mathrm{i}}=\mathrm{A}_{\mathrm{iH}}\) & - & - & \(\pm 10\) & \% \\
\hline Reference Voltage Range & \(\mathrm{V}_{\text {REF }}\) & & 1.5 & - & 2.5 & V \\
\hline
\end{tabular}

\section*{Current-Sense Amplifier}
\begin{tabular}{|l|l|l|c|c|}
\hline Voltage Gain & \(\mathrm{A}_{\mathrm{VD}}\) & \(\mathrm{R}_{\mathrm{s}}=\mathrm{R}_{\mathrm{gm}}\) & - & 1.0 \\
\hline Input Offset Voltage & \(\mathrm{V}_{\mathrm{iO}}\) & \(\mathrm{I}_{\mathrm{LOAD}}=0 \mathrm{~mA}, \mathrm{~A}_{\mathrm{i}}=\mathrm{A}_{\mathrm{iL}}\) & - & - \\
\hline
\end{tabular}

\section*{Output Drivers}
\begin{tabular}{|l|c|l|cc|c|}
\hline \begin{tabular}{l} 
Output Saturation Voltage \\
(Source + Sink)
\end{tabular} & \(\mathrm{V}_{\mathrm{DS}(\mathrm{SAT})}\) & \(\mathrm{I}_{\text {LOAD }}=100 \mathrm{~mA}\) & - & 0.25 & - \\
\cline { 3 - 6 } & & \(\mathrm{I}_{\text {LOAD }}=500 \mathrm{~mA}\) & - & 1.5 & - \\
\hline Retract Output Saturation Voltage & \(\mathrm{V}_{\mathrm{DS} \text { (SAT) }}\) & \(\mathrm{I}_{\mathrm{OUT}} \leq 150 \mathrm{~mA}\) & - & - & 1.0 \\
\hline Output Current & \(\mathrm{I}_{\mathrm{O}}\) & Pulse Test, \(\pm 600 \mathrm{~mA}\) Limited & V \\
\hline Full Power Bandwidth & BW & -3 dB & - & - & \(\pm 500\) \\
mA \\
\hline
\end{tabular}

\section*{Window Comparator}
\begin{tabular}{|l|c|c|ccc|c|}
\hline Lower Trip Point & VELIN \(^{\prime}\) & & 1.12 & 1.25 & 1.38 & V \\
\hline Upper Trip Point & \(\mathrm{VEL}_{\mathrm{IN}}\) & & 2.47 & 2.75 & 3.03 & V \\
\hline
\end{tabular}

Uncommitted Op Amp
\begin{tabular}{|l|c|c|ccc|c|}
\hline Voltage Gain & \(\mathrm{A}_{\mathrm{Vs}}\) & & - & 91 & - & dB \\
\hline Unity Gain Bandwidth & BW & & - & 1.0 & - & MHz \\
\hline Max. Load Capacitance & \(\mathrm{C}_{\text {LOAD }}\) & & 40 & - & - & pF \\
\hline Slew Rate & SR & & - & 4.2 & - & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline Output Voltage & \(\mathrm{V}_{\mathrm{O}}\) & \(\mathrm{V}_{\mathrm{IO}}=100 \mathrm{mV}\) & 2.5 & - & 3.5 & V \\
\hline Max. Output Current & \(\mathrm{I}_{\mathrm{O}}\) & & - & \(\pm 250\) & - & \(\mu \mathrm{A}\) \\
\hline Input Offset Voltage & \(\mathrm{V}_{1 \mathrm{O}}\) & & - & - & \(\pm 10\) & mV \\
\hline
\end{tabular}

Negative current is defined as coming out of (sourcing) the specified device terminal.
Continued next page...
Typical Data is for design information only.

ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} C, V_{C C}=V_{D D}=5.0 \mathrm{~V}, V_{\text {REF }}=V_{\text {IN }}=2.0 \mathrm{~V}\), Load \(=150 \mu \mathrm{H} / 3.5 \Omega\) (unless otherwise noted).
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{4}{|c|}{Limits} \\
\hline & & & Min. & Typ. & Max. & Units \\
\hline \multicolumn{7}{|l|}{Miscellaneous} \\
\hline Under-Voltage Lockout Voltage & \(\mathrm{V}_{\mathrm{CC}}\) & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DD}}\) & 3.9 & 4.2 & 4.35 & V \\
\hline \multirow[t]{3}{*}{Fault Logic Output} & \multirow[t]{2}{*}{\(\mathrm{V}_{\text {FAULT }}\)} & \(\mathrm{V}_{\text {RETRACT }} \geq 3.5 \mathrm{~V}\) & - & - & 500 & mV \\
\hline & & \(V_{\text {RETRACT }} \leq 0.7 \mathrm{~V}\) & 4.5 & - & - & V \\
\hline & \(\mathrm{I}_{\text {fault }}\) & \(\mathrm{V}_{\mathrm{FLT}}=2.25 \mathrm{~V}\) & 20 & - & - & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Power-On Reset} & \multirow[t]{2}{*}{\(V_{\text {MPRESET }}\)} & \(\mathrm{V}_{\text {RETRACT }} \geq 3.5 \mathrm{~V}\) & 4.5 & - & - & V \\
\hline & & \(\mathrm{V}_{\text {RETRACT }} \leq 0.7 \mathrm{~V}, \mathrm{I}_{\text {MPRESET }}=1.5 \mathrm{~mA}\) & - & - & 800 & mV \\
\hline \multirow[t]{2}{*}{Total Supply Current} & \multirow[t]{2}{*}{\(I_{C C}+I_{\text {d }}\)} & Outputs Balanced, No Load & - & - & 10 & mA \\
\hline & & Sleep Mode, PWR OFF = V CC & - & - & 2.0 & mA \\
\hline \multirow[t]{2}{*}{Logic Input Voltage} & \(\mathrm{V}_{\text {IN(0) }}\) & & - & - & 0.7 & V \\
\hline & \(\mathrm{V}_{\mathrm{IN}(1)}\) & & 3.5 & - & - & V \\
\hline Thermal Shutdown Temperature & \(\mathrm{T}_{J}\) & & - & 165 & - & \({ }^{\circ} \mathrm{C}\) \\
\hline Thermal Shutdown Hysteresis & \(\Delta \mathrm{T}_{\mathrm{J}}\) & & - & 20 & - & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

Negative current is defined as coming out of (sourcing) the specified device terminal.
Typical Data is for design information only.

\section*{TERMINAL FUNCTIONS}
\begin{tabular}{|c|c|c|l|}
\hline "JT" Term. & "LW" Term. & Terminal Name & Function \\
\hline 25 & 1 & RET REF & The reference supply for setting the voltage across the load during retract. \\
\hline 27 & 2 & V \(_{\text {FLT }}\) & Reservoir (energy storage) capacitor used to operate fault circuitry. \\
\hline 28 & 3 & V \(_{\text {BEMF }}\) & Back-EMF voltage from spindle motor used to retract heads during loss of power. \\
\hline 30 & 4 & GROUND & Circuit reference. \\
\hline 33 & 5 & UV \(_{\text {SET }}\) & \begin{tabular}{l} 
Under-voltage trip point reference input. Set internally to 4.2 V but may be overridden \\
by external resistor divider. (Equation 4).
\end{tabular} \\
\hline 34 & 6 & RouT \(^{2}\) & OUT
\end{tabular} \begin{tabular}{l} 
Source driver used for retract; externally connected to OUTP. \\
\hline 35
\end{tabular}

\section*{VOICE COIL MOTOR DRIVER}

\section*{DEVICE DESCRIPTION}

Current Amplifier. The A8936CJT and A8936CLW voice coil motor drivers feature a wide transconductance bandwidth and no measurable crossover distortion. The transconductance gain is user selectable:
\[
g_{m}=\frac{A_{i}}{R_{g m}}
\]
(Equation 1)
where \(A_{i}\) is either 2000 (H GAIN = Low) or 8000 (H GAIN \(=\) High \()\)

The error amplifier's bandwidth and load compensation zero are set utilizing external resistor and capacitor feedback components around the amplifier.

The actuator main loop compensation can be set by applying a square wave and adjusting \(R_{z}\) and \(C_{z}\) for optimum response.

Current and Voltage Sensing. The load current is sensed internally. Two auxiliary amplifiers are also included to allow various control functions to be implemented. The first of these amplifiers provides a voltage output that is proportional to the load current:
\[
V_{\mathrm{SENS}}=\frac{\mathrm{R}_{\mathrm{S}} \mathrm{I}_{\mathrm{LOAD}}}{\mathrm{~A}_{\mathrm{iL}}}
\]
(Equation 2)

The second auxiliary amplifier may be used in conjunction with the first to provide a closed-loop velocity control system for the actuator arm during a controlled retract for head parking.

Under- \& Over-Velocity Fault. For a constant load, motor current ( \(\mathrm{I}_{\text {LOAD }}\) ) and therefore \(\mathrm{V}_{\text {SENS }}\) are proportional to motor velocity. \(V_{\text {SENS }}\) is amplified by the uncommitted amplifier and compared against the internal 2 V reference and used to indicate a velocity fault if the voltage is greater than a nominal \(\pm 0.75 \mathrm{~V}\) from the 2 V reference. EN VEL FLT may be tied to the FAULT terminal to reset the velocity fault after a tripout.

Retract and Brake. A retract-brake sequence is initiated on receiving a fault indication from the internal thermal shutdown (TSD), under-voltage lockout (UVLO), the under- or over-velocity fault, or an externally applied logic High at the RETRACT input.

If the velocity control scheme is implemented, the head can be retracted under the full control of INPUT in conjunction with OUT \({ }_{\text {sw }}\) back-EMF voltage if no fault condition exists. If a fault condition were to occur however, the retract velocity would be controlled by applying a constant user-defined voltage across the load:
\[
V_{\text {RET-SET }}=\frac{2 R_{8}}{1000+R_{7}+R_{8}}
\]
(Equation 3)
where \(R_{7}+R_{8} \gg 1000 \Omega\).
When the sequence is operated, the output voltage is forced to approximately \(\mathrm{V}_{\text {RET-SET }}\) to retract the heads, and then a fault command ("brake") is sent to the spindle motor driver. The user determines the total time for the retract sequence, before the spindle brake is enabled, by the choice of an external resistor and capacitor at the FAULT output.

Power for the retract function is provided by the rectified back EMF of the spindle motor by way of the \(V_{\text {BEMF }}\) terminal. The A8936-will perform the retract function under low supply conditions (nominally down to 2 V ). Operation down to almost 0 V requires an energy-storage capacitor at the \(\mathrm{V}_{\mathrm{FLT}}\) terminal.

Protective Features. The A8936- has a number of protective features incorporated into the design. Under-voltage lockout provides system protection in the event of reduced primary supply voltages. The undervoltage trip point is internally set at approximately 4.2 V . It can be userdefined with an external resistor voltage divider:
\[
U V_{T R I P}=\frac{2\left(R_{5}+R_{6}\right)}{R_{6}}
\]
(Equation 4)
where \(R_{5}+R_{6} \ll 200 k \Omega\).
Thermal shutdown circuitry is included to protect the device from excessive junction temperature. It is only intended to protect the chip from catastrophic failures due to excessive junction temperature.

\section*{TEST CIRCUIT AND TYPICAL APPLICATION}


\section*{8951}

\section*{SERVO CONTROLLER SYSTEM}


\section*{ABSOLUTE MAXIMUM RATINGS at \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)}

Supply Voltage, \(\mathrm{V}_{\text {CC }}\)...............................6.0 V
Output Current, I OUT \(\cdots \cdots \ldots . . . . . . . . . . . . \pm \mathbf{1 . 0} \mathrm{mA}\)
Reference Output Current, \(I_{\text {RFB }} \ldots \ldots . . \pm 5.0 \mathrm{~mA}\)
Input Voltage Range,
\(\mathrm{V}_{\mathrm{IN}} \ldots \ldots . . . . . . . . . . . . . . . . . . . .0 .3 \mathrm{~V}\) to \(\mathrm{V}_{\mathrm{cc}}+0.3 \mathrm{~V}\)
Package Power Dissipation, \(\mathrm{P}_{\mathrm{D}}\)...........1.2 W
Operating Temperature Range,
\(\mathrm{T}_{\mathrm{A}}\)..................................... \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
Junction Temperature, \(\mathrm{T}_{\mathrm{J}} \ldots \ldots . . . . . . . . . . . . . .150^{\circ} \mathrm{C}\)
Storage Temperature Range,
\[
\mathrm{T}_{\mathrm{S}} \ldots \ldots . . . . . . . . . . . . . . . . . . . . . . . . . . . .-55^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}
\]

Caution: This CMOS device has input static protection but is susceptible to damage when exposed to extremely high static electrical charges.

The A8951CLW generates the analog position-error signal used for the voice-coil actuator in 5 V hard disk drives. Digital circuitry provides tracking signals to the system microcontroller. This device, with the A8952CLW loop compensator, is an alternative to a full DSP servo approach. Included on chip are an 8-bit, R/2R, digital-to-analog converter and a stable band gap voltage reference.

Each circuit function is optimized for the servo controller application. The signal-path switching transmission gates feature short propagation delays, the operational amplifiers feature low input offset voltages and individual logic-switched feedback loops, and the CMOS sample-and-hold amplifiers provide low droop.

The A8951CLW is supplied in a 28-lead SOIC for surface-mount applications. It is rated for continuous operation over the temperature range of \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\).

\section*{FEATURES}
- Position-Error Signal Generation
- Track Position Detection Functions
- On-Track Signal Generation
- 8-Bit DAC
- Low Offset Operational Amplifiers
- Low Droop Sample/Hold Amplifiers
- Short Delay Transmission Gates
- Guaranteed DAC Monotonicity

Always order by complete part number: A8951CLW.

\section*{8951 \\ SERVO CONTROLLER SYSTEM}

\section*{FUNCTIONAL BLOCK DIAGRAM}



ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} C, \mathbf{V}_{C C}=S A B=A B O N=V E L M I N=5.0 \mathrm{~V}\), \(\mathbf{C D O N}=0 \mathrm{~V}, \mathrm{BUF} 1=\mathrm{BUF} 2=\mathbf{V}_{\mathrm{RFB}}\) (unless otherwise specified).
\begin{tabular}{|l|c|l|ccc|c|}
\hline \multicolumn{3}{|c|}{} & \multicolumn{4}{c|}{ Limits } \\
\hline Characteristic & Symbol & Test Conditions & Min. & Typ. & Max. & Units \\
\hline Supply Voltage Range & \(\mathrm{V}_{\mathrm{CC}}\) & Operating & 4.5 & 5.0 & 5.5 & -V \\
\hline Supply Current & \(\mathrm{I}_{\mathrm{CC}}\) & No Load & - & - & 15 & mA \\
\hline Logic Input Voltage & \(\mathrm{V}_{\mathrm{IN}_{(0)}}\) & & - & - & 0.8 & V \\
\cline { 2 - 8 } & \(\mathrm{~V}_{\mathrm{IN}_{(1)}}\) & & 3.5 & - & - & V \\
\hline Logic Input Current & \(\mathrm{I}_{\mathbb{N}}\) & & - & - & \(\pm 100\) & nA \\
\hline
\end{tabular}

\section*{REFERENCE PARAMETERS}
\begin{tabular}{|l|c|l|ccc|c|}
\hline Reference Output Voltage & \(\mathrm{V}_{\mathrm{RFB}}\) & No Load & 2.228 & 2.250 & 2.273 & V \\
\hline Dropout Voltage & \(\mathrm{V}_{\mathrm{CC}}\) & & - & - & 4.5 & V \\
\hline Load Regulation & \(\Delta \mathrm{V}_{\text {RFB }}\) & \(0 \mathrm{~mA} \leq \mathrm{I}_{\text {RFB }} \leq-2 \mathrm{~mA}\) & - & - & \(\pm 20\) & mV \\
\cline { 3 - 8 } & & \(0 \mathrm{~mA} \leq \mathrm{I}_{\text {RFB }} \leq+2 \mathrm{~mA}\) & - & - & \(\pm 20\) & mV \\
\hline Power Supply Rejection Ratio & PSRR & \(\mathrm{f}=1 \mathrm{kHz}, \mathrm{V}_{\text {in }}=250 \mathrm{mV}\) & 60 & 75 & - & dB \\
\hline
\end{tabular}

DIGITAL-TO-ANALOG CONVERTER PARAMETERS
\begin{tabular}{|l|c|l|ccc|c|}
\hline Linearity Error & \(\mathrm{E}_{\mathrm{L}}\) & End-point method & - & - & \(\pm 3.0\) & \(\%\) \\
\hline Full-Scale Output Voltage & \(\mathrm{V}_{\mathrm{FS}}\) & & 3.40 & 3.50 & 3.60 & V \\
\hline Zero-Scale Output Voltage & \(\mathrm{V}_{\mathrm{zs}}\) & & 0.90 & 1.00 & 1.10 & V \\
\hline Minimum Write Pulse Duration & \(\mathrm{t}_{\mathrm{w}}\) & & - & - & 320 & ns \\
\hline Minimum Data Set-Up Time & \(\mathrm{t}_{\mathrm{ds}}\) & & - & - & 320 & ns \\
\hline Minimum Data Hold Time & \(\mathrm{t}_{\mathrm{dh}}\) & & - & - & 300 & ns \\
\hline Power Supply Rejection Ratio & PSRR & \(\mathrm{f}=1 \mathrm{kHz}, \mathrm{V}_{\mathrm{in}}=250 \mathrm{mV}\) & - & 75 & 60 & dB \\
\hline
\end{tabular}

COMPARATOR TRIP POINTS REFERENCED TO BUF2; BUF1 \(=\mathbf{V}_{\text {RFB }}\)
\begin{tabular}{|l|c|l|lll|c|}
\hline\(I C D\) & - & \(\mathrm{V}_{\text {SET } 1}=1.75 \mathrm{~V}\) & 3.061 & - & 3.448 & V \\
\hline\(O C D\) & - & \(\mathrm{V}_{\text {SET } 1}=1.75 \mathrm{~V}\) & 1.162 & - & 1.337 & V \\
\hline ON TRACK Low & - & \(\mathrm{V}_{\text {SET } 2}=2.10 \mathrm{~V}\) & 2.379 & - & 2.730 & V \\
\hline ON TRACK High & - & \(\mathrm{V}_{\text {SET2 }}=2.10 \mathrm{~V}\) & 1.816 & - & 2.087 & V \\
\hline
\end{tabular}

\section*{8951 \\ SERVO CONTROLLER SYSTEM}
.Electrical Characteristics (continued)
\begin{tabular}{|l|c|c|l|l|}
\hline \multirow{3}{*}{ Characteristic } & \multirow{3}{|c|}{ Limits } \\
\cline { 3 - 6 } & Symbol & Test Conditions & Min. Typ. Max. & Units \\
\hline
\end{tabular}

ABCD PES Parameters with \(S A B=S C D=A B O N=C D O N=V E L M I N=O C D=0 V\) (unless otherwise specified); offset measurements are referenced to \(\mathbf{V}_{\mathrm{RFB}}\)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline ABCD PES Gain & \(\mathrm{A}_{\mathrm{e}}\) & \(S A B=A B O N=5 \mathrm{~V}, \mathrm{SCD}=0 \mathrm{~V}\) & - & 0.5 & - & V/V \\
\hline ABCD PES Gain & \(\mathrm{A}_{\mathrm{e}}\) & \(S C D=A B O N=5 \mathrm{~V}, \mathrm{SAB}=0 \mathrm{~V}\) & - & 0.5 & - & V/V \\
\hline AB Channel Offset Voltage & - & \(\mathrm{SAB}=\mathrm{AB} \mathrm{ON}=\mathrm{VEL}\) MIN \(=5.0 \mathrm{~V}\) & - & - & \(\pm 25\) & mV \\
\hline CD Channel Offset Voltage & - & \(\mathrm{SCD}=\mathrm{CD} \mathrm{ON}=\mathrm{VEL} \mathrm{MIN}=5.0 \mathrm{~V}\) & - & - & \(\pm 30.5\) & mV \\
\hline VEL MIN Channel Offset Voltage & - & & - & - & \(\pm 15\) & mV \\
\hline
\end{tabular}

SAMPLE AND HOLD PARAMETERS
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline SH1 Pedestal Error & \(E_{p 1}\) & \(\mathrm{V}_{\mathrm{IN}}=2.5 \mathrm{~V}\), switch S AB & - & \(\pm 10\) & \(\pm 50\) & mV \\
\hline SH2 Pedestal Error & \(\mathrm{E}_{\mathrm{p} 2}\) & \(\mathrm{V}_{\mathrm{IN}}=2.5 \mathrm{~V}\), switch S CD & - & \(\pm 10\) & \(\pm 50\) & mV \\
\hline SH3 Pedestal Error & \(E_{p 3}\) & \(\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}\), switch AB ON & - & \(\pm 10\) & \(\pm 50\) & mv \\
\hline SH3 Pedestal Error & \(\mathrm{E}_{\mathrm{p} 3}\) & \(\mathrm{V}_{\mathrm{IN}}=2.5 \mathrm{~V}\), switch CD ON & - & \(\pm 10\) & \(\pm 50\) & mv \\
\hline SH3 Pedestal Error & \(E_{p 3}\) & \(\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}\), switch VEL MIN & - & \(\pm 10\) & \(\pm 50\) & mv \\
\hline SH1 Droop & - & Hold on 2.25 V , average over 10 ms & - & 100 & 500 & \(\mu \mathrm{V} / \mathrm{ms}\) \\
\hline SH2 Droop & - & Hold on 2.25 V , average over 10 ms & - & 100 & 500 & \(\mu \mathrm{V} / \mathrm{ms}\) \\
\hline SH3 Droop & - & Hold on 2.25 V , average over 10 ms & - & 100 & 500 & \(\mu \mathrm{V} / \mathrm{ms}\) \\
\hline
\end{tabular}

Negative current is defined as coming out of (sourcing) the specified device terminal. Typical Data is for design information only.

TYPICAL DISK-DRIVE APPLICATION USING A8951CLW AND A8952CLW


Voice-coil servo motors in disk-drive head-positioning systems utilize complex algorithms and sophisticated circuitry to provide good track-seeking and track-following performance. A typical hard-disk track geometry requires precise voice-coil motor control to ensure accurate positioning of the head above the desired track.

The A8951CLW servo controller system and A8952CLW servo loop compensator are companion devices that provide most of the circuitry to accomplish the head-positioning servo functions. A digital velocity command is converted into an analog signal and, through signal processing with multiple operational amplifiers and sample-and-hold circuits, is utilized to develop a position-error signal to correct the servo loop.

Surface-mount technology provides major benefits of reduced package size and weight, and improved system reliability through the reduction of printed wiring board through holes. Improved quality as well as lewer assembly cost are obtained through the adaptability of these devices to high-speed, automated, pick-and-place assembly.

\section*{8952}

\section*{SERVO LOOP COMPENSATOR}


Dwg. No. PC-005

\section*{ABSOLUTE MAXIMUM RATINGS} at \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)

Supply Voltage, \(\mathrm{V}_{\mathrm{CC}}\)...............................6.0 V
Output Current, Iout ......................... \(\pm \mathbf{1 . 0} \mathbf{m A}\)
Op Amp Output Current, lout .......... \(\pm 5.0 \mathrm{~mA}\)
Input Voltage Range,
\(\mathrm{V}_{\mathrm{IN}}\)......................... 0.3 V to \(\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}\)
Package Power Dissipation, \(\mathrm{P}_{\mathrm{D}}\)...........1.2 W
Operating Temperature Range,
\(T_{A}\)..................................... \(\mathbf{0}^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
Junction Temperature, \(T_{J} \ldots . . . . . . . . . . . . . . . . .150^{\circ} \mathrm{C}\)
Storage Temperature Range,
TS ................................. \(55^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Caution: This CMOS device has input static protection but is susceptible to damage when exposed to extremely high static electrical charges.

The A8952CLW provides all of the active circuitry for the servo loop compensation in the control and drive to the voice coil driver used for head positioning in disk-drive applications. Included are multiple transmission gates, operational amplifiers, and two sample-and-hold amplifiers. Circuit functions are isolated and major circuit nodes are accessible for a complete user-configurable system architecture.

Each circuit function is optimized for the loop compensation application. The signal-path switching transmission gates feature short propagation delays, the operational amplifiers feature low input offset voltages and individual logic-switched feedback loops, and the CMOS sample-and-hold amplifiers provide low droop.

The A8952CLW is supplied in a 28-lead SOIC for surface-mount applications. It is rated for continuous operation over the temperature range of \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\).

\section*{FEATURES}
- User-Configurable Architecture Loop Compensation
- Low Offset Operational Amplifiers
- Low Droop Sample \& Hold Amplifiers
- Short Delay Transmission Gates

\section*{8952}

LOOP COMPENSATOR

\section*{FUNCTIONAL BLOCK DIAGRAM}



\section*{ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} \mathrm{C}, \mathbf{V}_{\mathbf{C C}}=5.0 \mathrm{~V}\)}
\begin{tabular}{|l|c|l|cc|c|c|}
\hline & & & \multicolumn{3}{|c|}{ Limits } \\
\cline { 3 - 8 } Characteristic & Symbol & Test Conditions & Min. & Typ. & Max. & Units \\
\hline Supply Voltage Range & \(\mathrm{V}_{\mathrm{CC}}\) & Operating & 4.5 & 5.0 & 5.5 & V \\
\hline Supply Current & \(\mathrm{I}_{\mathrm{CC}}\) & No Load & - & 4.5 & 9.0 & mA \\
\hline
\end{tabular}

\section*{TRANSMISSION GATE PARAMETERS}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline On Resistance & \(\mathrm{R}_{\text {ON }}\) & & - & 140 & 280 & \(\Omega\) \\
\hline Propagation Delay & \(\mathrm{t}_{\mathrm{PD}}\) & & - & - & 50 & ns \\
\hline \multirow[t]{2}{*}{Input Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{10}\)} & \(\mathrm{V}_{\text {IN }}=0 \mathrm{~V}\) & - & <1.0 & 100 & \(n \mathrm{~A}\) \\
\hline & & \(\mathrm{V}_{\text {IN }}=5.0 \mathrm{~V}\) & - & <1.0 & 100 & \(n A\) \\
\hline \multirow[t]{2}{*}{INTG OFF Bias Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{\text {IB }}\)} & \(\mathrm{V}_{\text {IN }}=0 \mathrm{~V}\) & - & <1.0 & 100 & nA \\
\hline & & \(\mathrm{V}_{\mathrm{IN}}=5.0 \mathrm{~V}\) & - & \(<1.0\) & 100 & \(n A\) \\
\hline ABCD PES Bias Current & \(\mathrm{I}_{1 \mathrm{~B}}\) & \(\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}\) & - & 1.0 & 2.0 & \(\mu \mathrm{A}\) \\
\hline LOW GAIN Bias Current & \(\mathrm{I}_{18}\) & \(\mathrm{V}_{\text {IN }}=5.0 \mathrm{~V}\) & - & 3.0 & 300 & \(n A\) \\
\hline \multirow[t]{2}{*}{S DIFF Bias Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{1 B}\)} & \(\mathrm{V}_{\text {IN }}=0 \mathrm{~V}\) & - & \(<1.0\) & 100 & nA \\
\hline & & \(\mathrm{V}_{\text {IN }}=5.0 \mathrm{~V}\) & - & <1.0 & 100 & \(n \mathrm{~A}\) \\
\hline \multirow[t]{2}{*}{Switch Bias Current (SW1, SW2, and SW3)} & \multirow[t]{2}{*}{\(\mathrm{I}_{1 \mathrm{~B}}\)} & \(\mathrm{V}_{1 \mathrm{~N}}=0 \mathrm{~V}\) & - & <1.0 & 50 & \(n A\) \\
\hline & & \(\mathrm{V}_{\mathrm{IN}}=5.0 \mathrm{~V}\) & - & <1.0 & 50 & \(n A\) \\
\hline Attenuation & \(\alpha\) & \(f=1 \mathrm{kHz}, \mathrm{V}_{\text {in }}=800 \mathrm{mV}_{\text {RMS }}\) & - & 80 & - & dB \\
\hline Distortion & THD & \(f=1 \mathrm{kHz}, \mathrm{V}_{\text {in }}=800 \mathrm{mV}_{\text {RMS }}\) & - & <0.1 & - & \% \\
\hline
\end{tabular}

OPERATIONAL AMPLIFIER PARAMETERS
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Input Offset Voltage & \(V_{10}\) & \(\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}\) & - & 0.75 & 4.0 & mV \\
\hline Input Bias Current & \(\mathrm{I}_{1 \mathrm{~B}}\) & \(\mathrm{V}_{\text {IN }}=2.5 \dot{\mathrm{~V}}, \mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}\) & - & 35 & 250 & nA \\
\hline Input Offset Current & Ios & & - & 4.0 & 50 & nA \\
\hline Open Loop Gain & \(\mathrm{A}_{\mathrm{e}}\) & \(\mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}\) & 60 & 100 & - & dB \\
\hline Gain Bandwidth Product & BW & No Load & - & 1.0 & - & MHz \\
\hline Slew Rate & SR & & - & 1.0 & - & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline \multirow[t]{2}{*}{Output Saturation Voltage} & \multirow[t]{2}{*}{\(V_{\text {CE(SAT) }}\)} & \(\mathrm{I}_{\text {OUT }}=-900 \mu \mathrm{~A}\) & - & 0.9 & 1.0 & V \\
\hline & & \(\mathrm{I}_{\text {OUT }}=900 \mu \mathrm{~A}\) & - & 0.9 & 1.0 & V \\
\hline Reference Input Bias Current & \(\mathrm{I}_{\text {RFB }}\) & Total input current, \(\mathrm{V}_{\mathrm{RFB}}=2.5 \mathrm{~V}\) & - & 300 & 750 & nA \\
\hline Power Supply Rejection Ratio & PSRR & \(\Delta V_{\text {cc }}=1.0 \mathrm{~V}\) & 60 & 75 & - & dB \\
\hline
\end{tabular}

\section*{8952 \\ LOOP COMPENSATOR}
..Electrical Characteristics (continued)
\begin{tabular}{|l|c|c|c|c|c|}
\hline \multirow{3}{*}{ Characteristic } & & \multirow{3}{|c|}{ Limits } \\
\cline { 4 - 6 } & Symbol & Test Conditions & Min. Typ. Max. & Units \\
\hline
\end{tabular}

\section*{SAMPLE AND HOLD PARAMETERS}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Gain & \(\mathrm{A}_{\text {e }}\) & \(\Delta \mathrm{V}_{\text {in }}=1.0 \mathrm{~V}\) & - & 1.0 & - & V/V \\
\hline Output Offset Voltage & \(\mathrm{V}_{\mathrm{oO}}\) & & - & 4.0 & 12.5 & mV \\
\hline Pedestal Error & \(E_{p}\) & \(\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}\) & - & \(\pm 10\) & \(\pm 50\) & mV \\
\hline Droop & \(\Delta \mathrm{V}_{\mathrm{o}} / \mathrm{t}\) & \(\mathrm{V}_{\mathrm{IN}}=2.5 \mathrm{~V}, \mathrm{t}=10 \mathrm{~ms}\) & - & 100 & 500 & \(\mu \mathrm{V} / \mathrm{ms}\) \\
\hline \multirow[t]{2}{*}{SEEK Bias Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{1 B}\)} & \(\mathrm{V}_{\text {IN }}=0 \mathrm{~V}\) & - & <1.0 & 100 & nA \\
\hline & & \(\mathrm{V}_{\text {IN }}=5.0 \mathrm{~V}\) & - & <1.0 & 100 & nA \\
\hline S/H2 IN Bias Current & \(I_{1 B}\) & \(\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}\) & - & 30 & 350 & nA \\
\hline \multirow[t]{2}{*}{S DIFF Bias Current} & \multirow[t]{2}{*}{\(I_{1 B}\)} & \(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\) & - & <1.0 & 100 & nA \\
\hline & & \(\mathrm{V}_{\mathrm{IN}}=5.0 \mathrm{~V}\) & - & <1.0 & 100 & nA \\
\hline
\end{tabular}

Negative current is defined as coming out of (sourcing) the specified device terminal.
Typical Data is for design information only.

\section*{TYPICAL DISK-DRIVE APPLICATION USING A8951CLW AND A8952CLW}


Voice-coil servo motors in disk-drive head-positioning systems utilize complex algorithms and sophisticated circuitry to provide good track-seeking and track-following performance. A typical hard-disk track geometry requires precise voice-coil motor control to ensure accurate positioning of the head above the desired track.

The A8951CLW servo controller system and A8952CLW servo loop compensator are companion devices that provide most of the circuitry to accomplish the head-positioning servo functions. A digital velocity command is converted into an analog signal and, through signal processing with multiple operational amplifiers and sample-and-hold circuits, is utilized to develop a position-error signal to correct the servo loop.

Surface-mount technology provides major benefits of reduced package size and weight, and improved system reliability through the reduction of printed wiring board through holes. Improved quality as well as lower assembly cost are obtained through the adaptability of these devices to high-speed, automated, pick-and-place assembly.

\section*{8958}

\section*{VOICE COIL MOTOR DRIVER}

Providing control and drive of the voice coil motor used for head positioning in disk drive applications, the A8958- is a full-bridge driver which can be configured so that its output current is a direct function of an externally applied control voltage or current. This linear current control function is supplemented by additional circuitry to protect the heads and the data disk during system failure or normal system shutdown.

The two \(\pm 800 \mathrm{~mA}\) driver outputs provide very-low saturation voltage drops and precise current control utilizing a single current-sensing resistor connected in series with the load. Under-voltage lockout disables the system in a controlled sequence if a fault condition occurs.

When activated by the under-voltage comparator, or a park command, the output power drivers change from a controlled current to a user-determined constant park voltage. Other features include a power ok flag, a limit input to force the outputs to their maximum level in either polarity, an over-riding output disable to shut down both power amplifiers and reduce quiescent supply current, and internal thermal shutdown which disables the load (but still allowing the head to be parked) in the event of excessive junction temperatures. The load is re-enabled when the junction temperature returns to a safe level.

The A8958CEA is supplied in a 28 -lead power PLCC for surfacemount applications; the A8958CLB is supplied in a 24 -lead power SOIC. The copper half-batwing/batwing construction provides for maximum package power dissipation in a minimum package size. Both are rated for continuous operation over the temperature range of \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\).

\section*{FEATURES}

Controlled-Velocity Head Parking
4 V to 15 V Operation
- Zero Deadband
- High Transconductance Bandwidth
- User-Adjustable Transconductance Gain
- \(\pm 800\) mA Load Current
- Dual Under-Voltage Monitors with Flag and User-Selectable Trip Points
- Internal Thermal Shutdown Circuitry
- Replaces UC3175

Always order by complete part number:
\begin{tabular}{|l|l|}
\hline Part Number & Package \\
\hline A8958CEA & 28-Lead Half-Batwing PLCC \\
\hline A8958CLB & 24-Lead Batwing SOIC \\
\hline
\end{tabular}

\section*{8958 \\ VOICE COIL MOTOR DRIVER}

\section*{A8958CLB}


Dwg. PP-054


Dwg. GP-033

\section*{FUNCTIONAL BLOCK DIAGRAM}


\section*{ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} C, V_{C C}=V_{B B}=12 \mathrm{~V}\)}
\begin{tabular}{|l|c|c|ccc|c|}
\hline \multirow{8}{*}{ Characteristic } & \multirow{3}{|c|}{ Test Conditions } & \multicolumn{3}{|c|}{ Limits } \\
\hline Logic Supply Voltage Range & Symbol & \(\mathrm{V}_{\mathrm{CC}}\) & Operating & Min. & Typ. & Max. \\
Units \\
\hline Logic Supply UV Threshold & \(\mathrm{V}_{\mathrm{CC}}\) & High-to-low transition & 3.0 & 12 & 16 & V \\
\hline Logic Supply UV Hysteresis & \(\Delta \mathrm{V}_{\mathrm{CC}}\) & & - & 2.8 & 3.0 & V \\
\hline Supply Current & \(\mathrm{I}_{\mathrm{BB}}\) & \(\mathrm{V}_{\mathrm{OUT}}=6 \mathrm{~V}\), no load & - & 200 & - & mV \\
\hline & \(\mathrm{I}_{\mathrm{CC}}\) & & - & 2.0 & - & mA \\
\hline Inhibited Supply Current & - & \(\mathrm{I}_{\mathrm{BB}}+\mathrm{I}_{\mathrm{CC}}, \mathrm{V}_{2} \geq 1.7 \mathrm{~V}\) & - & 23 & - & mA \\
\hline Thermal Shutdown Temp. & \(\mathrm{T}_{\mathrm{J}}\) & & - & 3.0 & 8.0 & mA \\
\hline Thermal Shutdown Hysteresis & \(\Delta \mathrm{T}_{J}\) & & - & 165 & - & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

Output Power Drivers
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{4}{*}{Output Saturation Voltage} & \multirow[t]{4}{*}{\(\mathrm{V}_{\text {SAT }}\)} & \(\mathrm{I}_{\text {OUT }}=250 \mathrm{~mA}\) & - & 250 & - & mV \\
\hline & & \(\mathrm{I}_{\text {OUT }}=800 \mathrm{~mA}\) & - & 450 & - & mV \\
\hline & & \(\mathrm{I}_{\text {OUT }}=-250 \mathrm{~mA}\) & - & 750 & - & mV \\
\hline & & I OUT \(=-800 \mathrm{~mA}\) & - & 950 & - & mV \\
\hline \multirow[t]{2}{*}{Total Saturation Voltage (Source + Sink)} & \multirow[t]{2}{*}{\(\mathrm{V}_{\text {SAT }}\)} & \(\mathrm{I}_{\text {LOAD }}=250 \mathrm{~mA}\) & - & 1.0 & 1.4 & V \\
\hline & & \(\mathrm{I}_{\text {LOAD }}=800 \mathrm{~mA}\) & - & 1.4 & 2.0 & V \\
\hline Input Offset Voltage & \(\mathrm{V}_{10}\) & \(\mathrm{V}_{\mathrm{CM}}=6 \mathrm{~V}\) & - & 5.0 & 8.0 & mV \\
\hline Input Offset Drift & \(\Delta \mathrm{V}_{10}\) & & - & - & 25 & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline \multirow[t]{2}{*}{Input Bias Current} & \multirow[t]{2}{*}{In} & Except \(\mathbb{N}_{\mathrm{A}_{+}}, \mathrm{V}_{\mathrm{CM}}=6 \mathrm{~V}\) & - & -150 & -500 & nA \\
\hline & & \(\mathrm{IN}_{\text {A+ }}\) to \(\mathrm{SENSE}_{1 \mathrm{~N}_{+}}=12 \mathrm{k} \Omega, \mathrm{T}_{J}=25^{\circ} \mathrm{C}\) & 69 & 84 & 105 & \(\mu \mathrm{A} / \mathrm{V}\) \\
\hline Input Offset Current & 10 & \(\mathrm{IN}_{\mathrm{B}}\) only, \(\mathrm{V}_{\mathrm{CM}}=6 \mathrm{~V}\) & - & - & 200 & nA \\
\hline \multirow[t]{2}{*}{Differential Sense Input Current} & \multirow[t]{2}{*}{ID} & lout \(=5 \mathrm{~mA}\) & - & \(\pm 300\) & - & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{I}_{\text {OUT }}=500 \mathrm{~mA}\) & - & 3.0 & - & mA \\
\hline Large Signal Gain & Avs & \(\mathrm{V}_{\text {OUT }}=2 \mathrm{~V}\) to 10 V , I OUT \(= \pm 500 \mathrm{~mA}\) & 1.5 & 5.0 & - & \(\mathrm{V} / \mathrm{mV}\) \\
\hline Slew Rate & SR & & - & 4.0 & - & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline \multirow[t]{2}{*}{Unity Gain Bandwidth} & \multirow[t]{2}{*}{BW} & Amplifier A & 0.5 & 1.0 & 1.7 & MHz \\
\hline & & Amplifier B & 0.5 & 2.0 & 2.2 & MHz \\
\hline Common-Mode Rejection & \(\mathrm{k}_{\text {CMR }}\) & \(\mathrm{V}_{\mathrm{CM}}=1 \mathrm{~V}\) to 10 V & 70 & 90 & - & dB \\
\hline Clamp Diode Forward Voltage & \(\mathrm{V}_{\mathrm{F}}\) & \(\mathrm{I}_{\mathrm{F}}=800 \mathrm{~mA}, \mathrm{~V}_{2} \geq 1.7 \mathrm{~V}\) & - & 1.0 & 1.2 & V \\
\hline High-Side Current Limit & lout & \(\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}\) & - & 1.0 & 1.2 & A \\
\hline Power Supply Rejection & \(\mathrm{k}_{\text {SVR }}\) & \(\mathrm{V}_{\mathrm{CC}}=4 \mathrm{~V}\) to \(15 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1.5 \mathrm{~V}\) & 70 & 90 & - & dB \\
\hline
\end{tabular}

Negative current is defined as coming out of (sourcing) the specified device terminal.
Continued next page...
Typical Data is for design information only.

\section*{ELECTRICAL CHARACTERISTICS continued}
\begin{tabular}{|l|c|c|l|l|}
\hline \multirow{3}{*}{ Characteristic } & & \multicolumn{2}{|c|}{ Limits } \\
\cline { 4 - 6 } & Symbol & Test Conditions & Min. Typ. Max. & Units \\
\hline
\end{tabular}

\section*{Current Sense Amplifier}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Input Offset Voltage & \(V_{10}\) & \(\mathrm{V}_{\text {CM }}=6 \mathrm{~V}\) & - & - & 2.0 & mV \\
\hline \multirow[t]{2}{*}{Input Offset Drift} & \multirow[t]{2}{*}{\(\Delta \mathrm{V}_{10}\)} & \(\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}\) to 12 V & - & - & 3000 & \(\mu \mathrm{V} / \mathrm{V}\) \\
\hline & & & - & - & 8.0 & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline Voltage Gain & Avs & \(\mathrm{V}_{\text {ID }}=-1 \mathrm{~V}\) to \(+1 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=6 \mathrm{~V}\) & 1.95 & 2.00 & 2.05 & - \\
\hline \multirow[t]{2}{*}{Output Saturation Voltage} & \multirow[t]{2}{*}{\(V_{\text {SAT }}\)} & \(\mathrm{V}_{\text {OUT, }} \mathrm{l}_{\text {OUT(SINK) }}=1.5 \mathrm{~mA}\) & - & 300 & 500 & mV \\
\hline & & \(\mathrm{V}_{\text {CC }}-\mathrm{V}_{\text {OUT }}\), I OUT(SOURCE) \(=-1.5 \mathrm{~mA}\) & - & 400 & 700 & mV \\
\hline
\end{tabular}

\section*{Park Function}
\begin{tabular}{|l|l|l|cc|c|}
\hline PARK DRIVE Leakage Current & \(I_{\text {CEX }}\) & \(\mathrm{V}_{\text {CEX }}=20 \mathrm{~V}\) & - & - & 100 \\
\hline PARK DRIVE Saturation Voltage & \(\mathrm{V}_{\text {CE(SAT }}\) & \(\mathrm{I}_{\mathrm{C}}=200 \mathrm{~mA}\) & - & 300 & 500 \\
\hline PARK Input Threshold & \(\mathrm{V}_{\text {PARK }}\) & & 0.7 & 1.1 & 1.7 \\
\hline PARK Input Current & \(I_{\text {PARK }}\) & \(\mathrm{V}_{\text {PARK }}=1.7 \mathrm{~V}\) & - & - & 100 \\
\hline PARK VOLTAGE Input Current & \(I_{\text {PARK }}\) & & - & -150 & -500 \\
\hline
\end{tabular}

\section*{Under-Voltage Protection}
\begin{tabular}{|l|c|l|ccc|c|}
\hline UV Threshold & \(\mathrm{V}_{\mathrm{UV}}\) & Low-to-High Trans., Other Input \(=6 \mathrm{~V}\) & 1.48 & 1.50 & 1.52 & V \\
\hline UV Threshold Hysteresis & \(\Delta \mathrm{V}_{\mathrm{UV}}\) & & 15 & 25 & 45 & mV \\
\hline UV Input Current & \(\mathrm{l}_{\mathrm{UV}}\) & \(\mathrm{V}_{\mathrm{UV}}=1 \mathrm{~V}\) & - & -0.5 & -1.5 & \(\mu \mathrm{~A}\) \\
\hline PWR OK Saturation Voltage & \(\mathrm{V}_{\mathrm{CE} \text { (SAT) }}\) & \(\mathrm{I}_{\mathrm{C}}=5 \mathrm{~mA}\) & - & - & 450 & mV \\
\hline PWR OK Leakage Current & \(\mathrm{I}_{\mathrm{CEX}}\) & \(\mathrm{V}_{\mathrm{CEX}}=20 \mathrm{~V}\) & - & - & 5.0 & \(\mu \mathrm{~A}\) \\
\hline
\end{tabular}

\section*{Auxiliary Functions}
\begin{tabular}{|l|c|l|ccc|c|}
\hline \multirow{9}{*}{ LIMIT Input Voltage } & \(\mathrm{V}_{\text {LIMIT(L) }}\) & OUT \(_{\mathrm{A}}\) forced Low & 0.7 & 0.8 & - & V \\
\cline { 2 - 8 } & \(\mathrm{V}_{\text {LIMIT(H) }}\) & OUT \(_{\mathrm{A}}\) forced High & - & 2.2 & 2.3 & V \\
\cline { 2 - 8 } & \(\mathrm{~V}_{\text {LIMIT }}\) & Limit inactive & 1.2 & - & 1.8 & V \\
\cline { 3 - 8 } & & Open circuit & 1.45 & 1.50 & 1.55 & V \\
\hline LIMIT Input Resistance & \(\mathrm{R}_{\text {LIMIT }}\) & \(\mathrm{V}_{\text {LIMIT }=1.2 \mathrm{~V} \text { to } 1.8 \mathrm{~V}}\) & - & 10 & - & \(\mathrm{k} \Omega\) \\
\hline INHIBIT Input Threshold & \(\mathrm{V}_{2}\) & & 0.7 & 1.1 & 1.7 & V \\
\hline INHIBIT Input Current & \(\mathrm{I}_{2}\) & \(\mathrm{~V}_{2}=1.7 \mathrm{~V}\) & - & - & 200 & \(\mu \mathrm{~A}\) \\
\hline
\end{tabular}

Negative current is defined as coming out of (sourcing) the specified device terminal.
Typical Data is for design information only.

\section*{TERMINAL FUNCTIONS}
\begin{tabular}{|c|c|c|c|}
\hline 'EA' Term. & 'LB' Term. & Terminal Name & Function \\
\hline 1 & 1 & LOGIC SUPPLY & \(\mathrm{V}_{\mathrm{Cc}}\); logic supply voltage in the range of +3 V to +16 V . \\
\hline 2 & 2 & INHIBIT & An active-high logic input that inhibits the output stages without initiating a park. \\
\hline 3 \& 4 & 3 \& 4 & \(U V_{1}\) and \(U V_{2}\) & Under-voltage detection inputs. If not used, these terminals must be connected to the logic supply ( \(\mathrm{V}_{\mathrm{CC}}\) ). \\
\hline 5 & 5 & LIMIT & A tri-state input that forces the output of amplifier \(A\) into saturation in either direction, or allows normal linear operation. \\
\hline - & 6 \& 7 & \(\mathrm{GROUND}_{\text {AB }}\) & Power amplifiers' ground and thermal heat sink. \\
\hline 6 & 8 & PARK VOLTAGE & Auxiliary inverting input to power amplifier A . \\
\hline 7 & 9 & SENSE \({ }_{\text {IN- }}\) & Inverting input to current sense error amplifer. \\
\hline 8 & 10 & \(\mathrm{IN}_{\text {A+ }}\) & Non-inverting input to power amplifier A. \\
\hline 9 & 11 & \(\mathrm{IN}_{\text {A- }}\) & Inverting input to power amplifier A. \\
\hline 10 & 12 & \(\mathrm{OUT}_{\mathrm{A}}\) & Power amplifier A output to voice coil motor. \\
\hline 11 & - & \(\mathrm{GROUND}_{\text {A }}\) & Power ground of amplifier A. \\
\hline 12-18 & - & GROUND & Circuit reference and thermal heat sink. \\
\hline 19 & - & \(\mathrm{GROUND}_{\text {B }}\) & Power ground of amplifier B. \\
\hline 20 & 13 & \(\mathrm{OUT}_{\mathrm{B}}\) & Power amplifier B output to voice coil motor. \\
\hline 21 & 14 & LOAD SUPPLY & \(\mathrm{V}_{B B}\); load supply voltage in the range of +3 V to +16 V . \\
\hline 22 & 15 & \(\mathrm{IN}_{\mathrm{B}-}\) & Inverting input to power amplifier B. \\
\hline 23 & 16 & \(\mathrm{IN}_{\mathrm{B}_{+}}\) & Non-inverting input to power amplifier B. \\
\hline 24 & 17 & SENSE \({ }_{\text {IN+ }}\) & Non-inverting input to current sense error amplifer. \\
\hline - & 18 \& 19 & \(\mathrm{GROUND}_{\text {AB }}\) & Power amplifiers' ground and thermal heat sink. \\
\hline 25 & 20 & PWR OK & A logic low at this output indicates an under-voltage condition. \\
\hline - & 21 & GROUND & Circuit reference. \\
\hline 26 & 22 & PARK & An active-high logic input that activates the park function. \\
\hline 27 & 23 & PARK DRIVE & Power transistor for retract current control on power down or park command. \\
\hline 28 & 24 & SENSE \({ }_{\text {out }}\) & Output of current sense error amplifier. \\
\hline
\end{tabular}

\section*{8958}

VOICE COIL MOTOR DRIVER

\section*{CURRENT SENSING}


Dwg. EP-034

PARKING FUNCTION


\section*{8980}

\section*{SuperServo \({ }^{\text {TM }}\) SPINDLE \& VOICE-COIL ACTUATION MANAGER/DRIVER}


\section*{ABSOLUTE MAXIMUM RATINGS} at \(\mathbf{T}_{A}=+25^{\circ} \mathrm{C}\)
Load Supply Voltage, \(\mathrm{V}_{\mathrm{CC}(\mathrm{PWR})}\)............ 7.0 V
Spindle Output Current, \(\mathrm{I}_{\mathrm{OUT}(\mathrm{S})} \cdots \cdots \ldots . . . \pm 1.6 \mathrm{~A}\)
Voice-Coil Ouput Current, \(\mathrm{I}_{\text {OUT(A) }} \cdots \cdots . . . . . . . \pm 0.9 \mathrm{~A}\)
Logic Supply Voltage \(\mathrm{V}_{\mathrm{CC}(\mathrm{D})}\)................ 6.0 V
Operating Temperature Range,
\(\mathrm{T}_{\mathrm{A}} \ldots \ldots . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
Output current rating may be restricted to a value determined by system concerns and factors. These include: system duty cycle and timing, ambient temperature, and use of any heatsinking and/or forced cooling.

The A8980CJT provides complete drive, management, and control of the voice-coil and spindle motor power actuation subsystems used in hard disk drives. Extensive programmable control features and system diagnostics are provided via a serial interface under the direction of an external microcontroller. The large-scale integration and use of advanced DABiC \({ }^{\text {™ }}\) (digital/analog-BiCMOS) merged technologies results in minimum power dissipation, minimum operating voltage requirements, and minimum external components.

The spindle drive function incorporates a three-phase MOS power driver and a back-EMF sensing motor commutation scheme. Internal logic and analog circuitry provide complete start-up and \(\mu \mathrm{C}\)-assisted run modes without the need for snubbers or other external components. Additional headroom is achieved by a proprietary circuit, which eliminates the need for an external current-sense resistor. Intrinsic ground clamp and flyback diodes are also provided.

The voice-coil function contains a 12-bit DAC, tunable low-pass and notch filters, and a full-bridge power driver. The MOS outputs provide increased available voltage and lower power dissipation over bipolar devices. Voice-coil current is sensed by internal circuitry that eliminates the need for an external current-sense resistor. Additional internal circuitry can be configured to provide an over-velocity fault limit by utilizing the internally monitored current of the voice-coil motor.

The spindle and voice-coil control functions are supplemented by an Energy Manager \({ }^{\text {tM }}\) subsystem, which efficiently channels available power to protect the heads and the data disk during system failure or normal system shutdown. Synchronous rectification of spindle backEMF voltage provides nearly lossless conversion of spindle rotational inertia into power to operate the voice coil motor for parking the heads. A dc-to-dc converter provides continuous operation at minimum supply voltages. In addition, the Energy Manager subsystem provides several sleep modes and latched fault states for under-voltage or thermal faults.

The A8980CJT is supplied in a 64-lead thin quad flatpack for surface-mount applications.

\section*{FEATURES}

Voice Coil Motor Driver:
- Low \(r_{\text {DS(on) }}\) MOS Outputs
- Lossless Current Sensing
- Zero Deadband
- User-Adjustable Transconductance Gain
- Retract Circuitry Functional to 0 V

\section*{8980}

\section*{SUPER-SERVo \({ }^{\text {TH }}\) SPINDLE \& VOICE-COIL ACTUATION MANAGER/DRIVER}

\section*{FUNCTIONAL BLOCK DIAGRAM}


Spindle Motor Controller/Driver:
- Low \(r_{\text {DS(on) }}\) MOS Outputs
- Back-EMF Circuitry Eliminates Hall-Effect Sensors
- Programmable Slew Rate Eliminates Snubbers
- Lossless Current Sensing
- Improved Speed Disturbance Performance
- Dynamic Braking with Delay
- Active Braking

Servo Compensator/Notch:
- Over-Velocity Fault Circuitry
- 12-Bit Servo-Demand DAC
- Programmable Complex Pole Low-pass-Filter
- Programmable Notch Frequency, Depth, and Damping

\section*{Energy Manager:}
- 3.0 V to 5.5 V Operation
- Independent Power-Down (Sleep) Modes for all Functional Blocks
- Efficient Synchronous Rectification Supplies Power During Blackout
- Thermal Fault Shutdown Circuitry
- Trimmed Bandgap Voltage Reference
- Smart DAC Reference Generator
- Programmable Voltage Reference for Relative Ground
- Over-Velocity Fault Circuitry
- Supply Under-Voltage Monitor with Adjustable Trip Point
- System Diagnostics Data Out
- Power-On Reset Generator

\title{
Super-Servo \({ }^{\text {ty }}\) SPINDLE \& VOICE-COIL ACTUATION MANAGER/DRIVER
}

\section*{FUNCTIONAL DESCRIPTION}

\section*{ACTUATOR}

Servo-Demand DAC. A 12-bit DAC is provided to bridge the DSP "soft" domain to the analog hardware domain. The term "demand" refers to the distinction between the newly requested voice-coil current and the prior current being supplied. The DAC, operating in straight binary format, spans the full dynamic range between a large signal velocity and a precision position mode. The DAC output is updated synchronously with the notch functions to avoid the creation of aliasing products.

Low-Pass Filter. This double, nonintrinsic complex-pole low-pass filter is provided to attenuate undesirable, out-ofband information. The input of this discrete time filter is sampled synchronously with the 12-bit DAC and notch function in order to avoid aliasing products.

Notch Filter. This notch filter has a programmable center frequency and programmable notch depth to provide truly independent control of notch damping. Enough range and granularity are provided to allow versatile and accurate out-of-band attenuation of undesirable energy sources.

Actuator Transconductance Amplifier. The final transconductance function of the voice-coil actuation signal path is achieved by monitoring the load current and generating an error voltage to drive a local \(\mathrm{g}_{\mathrm{m}}\) amplifier control loop. The error voltage is scaled by an external precision resistor ( \(\left.\mathrm{R}_{\mathrm{qm(act})}\right)\). This resistor does not carry load current and is intended only for accurate determination of the transconductance. The function is:
\[
\mathrm{g}_{\text {m(act) }}=\frac{5800}{\mathrm{R}_{\mathrm{gm}(\mathrm{act})}} \mathrm{A} / \mathrm{V}
\]
and \(\mathrm{I}_{\text {out }}=\mathrm{V}_{\text {SERVO }} \cdot \mathrm{g}_{\text {m(ACT) }}\).
Actuator Power Outputs. The voice-coil output driver is a full-bridge power driver operating in a class-B mode. The power output devices are enhancement-mode MOS transistors. Special internal circuitry results in nearly zero cross-over distortion when switching from one source/sink pair to another.


\section*{8980}

\section*{Super-Servo \({ }^{\text {Ti }}\) SPINDLE \& VOICE-COIL ACTUATION MANAGER/DRIVER}

\section*{SPINDLE}

The spindle function is a three-phase back-EMF sensing motor controller and driver. During start-up, internal circuitry provides complete spindle control and drive. At speed however, an external microcontroller is used to provide speed (phase/frequency) detection as well as compensation.

\section*{ENERGY MANAGER}

The management of available energy is provided by automatic operating modes envoked by the fault monitor or sleep-mode manager. The fault monitor consists of an over-velocity fault circuit, a \(\mathrm{V}_{\mathrm{CC}(\mathrm{A})}\) undervoltage fault circuit, and a thermal fault circuit. The operating modes include \(\mathrm{V}_{\mathrm{cc}(\mathrm{PWR})}\) isolation, active rectification of spindle back-EMF voltage to provide nearly lossless conversion of spindle rotational inertia into power to operate the voice-coil motor for parking the heads, actuator retract mode controlled by
constant voltage, and several sleep modes. In addition, a power-on reset function and two programmable voltage references ( \(\mathrm{V}_{\text {REF }}\) and \(\mathrm{V}_{\mathrm{REF}(\mathrm{X} 2)}\) ) are provided that are suitable for output to the user.

An onboard dc-to-dc converter generates two regulated "high" (greater than the supply) voltages referred to as \(\mathrm{V}_{\text {вооот(ب) }}\) and \(\mathrm{V}_{\text {вооsт(L) }}\). These voltages supply critical functions with maximum immunity from supply variations.

\section*{SERIAL INTERFACE}

The serial interface is used to alter the control state of the device from an external microcontroller or other digital CMOS source. In addition to the various operational and diagnostic control states (modes), all critical constants, variables, and parameters can be adjusted through this interface. The serial interface is a synchronous serial three-wire port with serial data input, clock, and load (active low) functions. When LOAD is high, the serial interface is disabled and the chip is not affected by changes in SER DATA IN or CLK SER. To write data to the serial interface, CLK SER should be low prior to LOAD going low. Once LOAD goes low, information at SER DATA IN is read into the shift register on the positive-going transitions of CLK SER.

\section*{TERMINAL FUNCTIONS}

ANALOG SUPPLY \(\quad \mathrm{V}_{\mathrm{cc}(\mathrm{A})}\); supplies all analog functions except for gate drive of power output transistors. For most applications, \(\mathrm{V}_{\mathrm{CC}(\mathrm{A})}, \mathrm{V}_{\mathrm{CC}(\mathrm{D})}\), and \(\mathrm{V}_{\mathrm{CC}(\mathrm{PWR})}\) are connected together.

DIGITAL SUPPLY \(\quad \mathrm{V}_{\mathrm{CC}(\mathrm{D})}\); supplies all digital functions. For most applications, \(\mathrm{V}_{\mathrm{CC}(\mathrm{A})}, \mathrm{V}_{\mathrm{CC}(\mathrm{D})}\), and \(\mathrm{V}_{\mathrm{CC}(\mathrm{PWR})}\) are connected together.

LOAD SUPPLY \(\quad V_{C C(P W R)}\); supplies all voice-coil and spindle power output transistors. This terminal is internally connected to the source of the blocking FET used to isolate \(\mathrm{V}_{\mathrm{M}}\) from \(\mathrm{V}_{\mathrm{CC}(\mathrm{PWR})}\) on system failure or shutdown. For most applications, \(\mathrm{V}_{\mathrm{CC}(\mathrm{A})}, \mathrm{V}_{\mathrm{CC}(\mathrm{D})}\), and \(\mathrm{V}_{\mathrm{CC}(\mathrm{PWF})}\) are connected together.

SUB Substrate. This terminal must be connected to ground.
\(V_{M}\)
\(\mathbf{L}_{\text {FLYBCK }} \quad\) External inductor for the dc-to-dc converter.
\(\mathrm{V}_{\text {BOOST(H) }}\)
\(V_{\text {boost(L) }}\)
Internally generated intermediate voltage for driving the gates of all sink-side power output transistors, the bandgap reference, and fault monitors. This source is regulated and requires a compensation capacitor from this terminal to ground.

\section*{8980}

\section*{Super-Sbrvo \({ }^{\text {TY }}\) SPINDLE \& VOICE-COIL ACTUATION MANAGER/DRIVER}
\begin{tabular}{|c|c|}
\hline \(\mathbf{V}_{\text {PF(GATE) }}\) & Control voltage provided to drive the gate of an optional external enhancement-mode power FET, augmenting the internal blocking FET between \(\mathrm{V}_{\text {cC(PWR) }}\) and \(\mathrm{V}_{\text {M }}\). \\
\hline \(V_{\text {REF }}\) & Programmable reference voltage output. This reference tracks \(\mathrm{V}_{\text {REF(x) })}\) and may be used as a relative signal ground. \\
\hline \(\mathrm{V}_{\text {REF(x2) }}\) & Programmable reference voltage output. Derived from a trimmed internal bandgap reference. May be used as the reference for system DAC and ADC. \\
\hline \(\mathrm{POR}_{\text {out }}\) & Power-on reset for the application system. Active low guaranteed by design to be active on power up. Also occurs as a result of \(\mathrm{V}_{\mathrm{cC}(A)}\) degrading below the BLACKOUT under-voltage threshold. \\
\hline TRIP ADJ & \(\mathrm{V}_{\mathrm{UV}(\text { TRII })}\); trip threshold adjust input (an external resistor divider between \(\mathrm{V}_{\mathrm{cc}(\mathrm{A})}\) and ground) for the under-voltage BLACKOUT fault monitor. A capacitor at this terminal can provide for time domain filtering. \\
\hline CLK & \(\mathrm{f}_{\text {CLK(2MHz] }}\); reference for all internal analog signal-processing functions. Affects frequency domain placement of all poles, zeros, and bandwidths. \\
\hline SER DATA IN & Non-inverting microcontroller serial-data input used for transferring data to all internal parameterand mode-control registers. \\
\hline CLK SER & \(\mathrm{f}_{\mathrm{CLK(SER])} ;}\) reference for the serial data interface. Data is transferred on the positive-going edge of this clock. \\
\hline LOAD & Active low. Begins and ends data transfer. \\
\hline EXT XFR & Direct clock gating data from temporary internal latch to control register. This continuous time input is redundant to the XFR bit, which is embedded in the serial data format. It is internally synchronized to the \(f\) \(\qquad\) positive-going edge. \\
\hline AMUX \({ }_{1}\) & Analog input or output. Also used to drive internal nodes. \\
\hline AMUX \({ }_{2}\) & Analog input or output. Also used to drive internal nodes for calibration and measurement on internal analog functions. \\
\hline DMUX \({ }_{\text {out }}\) & Non-inverting digital multiplexer output. Used to probe internal nodes allowing precise timedomain measurements. Also used to extract internal status and diagnostic information. \\
\hline OUT \({ }_{\text {p }}\) & \(\mathrm{V}_{\text {outpr }}\); voice-coil power output. Full-bridge differential complement to \(\mathrm{V}_{\text {out(N) }}\). \\
\hline OUT \(_{\text {N }}\) & \(\mathrm{V}_{\text {out(N) }}\); voice-coil power output. Full-bridge differential complement to \(\mathrm{V}_{\text {Out(P) }}\). \\
\hline \(\mathbf{V}_{\text {SENS(act) }}\) & The voltage at this terminal is proportional to voice-coil actuator current. \\
\hline \(\mathbf{R}_{\text {gm(act) }}\) & A resistor between this terminal and \(\mathrm{V}_{\text {sENs(act) }}\) is used to adjust the forward transconductance gain of the voice-coil transconductance amplifier. \\
\hline RETRACT & Active high retract input from the system. Continuous-time direct input to cause immediate retract mode. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline EXT ACT & \(\mathrm{V}_{\text {seavo }}\); summing junction at the input of the voice-coil transconductance amplifier. This direct continuous-time input to the actuator \(\mathrm{g}_{\mathrm{m}}\) amplifier provides diagnostic as well as feed-forward access. \\
\hline \(\mathrm{OP}_{1(\mathrm{IN})}\) & Operational amplifier inverting input. The non-inverting input is internally connected to \(\mathrm{V}_{\text {REF }}\). \\
\hline OP 10UT) & Operational amplifier output. This undedicated operational amplifier functions in continuous time. \\
\hline VEL \({ }_{\text {INN }}\) & Inverting input of operational amplifier portion of over-velocity fault circuit. \\
\hline VEL \(\mathrm{INP}^{\text {IN }}\) & Non-inverting input of operational amplifier portion of over-velocity fault circuit. \\
\hline VEL & \(\mathrm{V}_{\text {vEL }}\); output of the over-velocity operational amplifier. Also internally connected to the inputs of two comparators that provide the positive and negative velocity fault thresholds. \\
\hline OUT \({ }_{\text {A }}\) & \(\mathrm{V}_{\text {out(A) }}\); spindle motor power output terminal. \\
\hline OUT \(_{\text {B }}\) & \(\mathrm{V}_{\text {outi(i) }}\); spindle motor power output terminal. \\
\hline OUT \({ }_{\text {c }}\) & \(\mathrm{V}_{\text {outic) }}\); spindle motor power output terminal. \\
\hline C TAP & Connection to spindle motor center tap; provides the differential reference for detection of backEMF zero crossings. If this terminal is not connected, the device will internally simulate the centertap of the motor. \\
\hline \(\mathrm{V}_{\text {SENS(spin) }}\) & The voltage at this terminal is proportional to the spindle motor current. \\
\hline \(\mathbf{R}_{\text {gm(spin) }}\) & A resistor connected from this terminal to \(\mathrm{V}_{\text {SENS(spin) }}\) provides for adjusting the forward transconductance gain of the spindle transconductance amplifier. \\
\hline \(\mathrm{f}_{\text {com }}\) & A digital logic output that goes low to high on a back-EMF zero crossing; provides tach-like information to the spin controller. \\
\hline EXT COM & \(\mathrm{f}_{\text {sync }}\); hard external commutation sequence start (positive-edge triggered). May be used to place spindle commutation edges in the inter-sector gap, or for phase-locking multiple spindle drivers. \\
\hline EXT SPIN & \(\mathrm{V}_{\text {spin }}\); direct continuous time input to the spindle transconductance amplifier/driver. Zero demand current occurs at 2.00 V ; full-scale positive demand current occurs at 4.00 V . \\
\hline SW \({ }_{\text {IN }}\) & Input for uncommitted analog switch. \\
\hline \(\mathrm{SW}_{\text {OUT }}\) & Output of uncommitted analog switch. \\
\hline SW \({ }_{\text {ON }}\) & Logic input for uncommitted analog switch; a high level connects \(\mathrm{SW}_{\text {iN }}\) to \(\mathrm{SW}_{\text {out }}\). \\
\hline
\end{tabular}

\section*{8980}

Super-Servo \({ }^{\text {TII }}\) SPINDLE \& VOICE-COIL ACTUATION MANAGER/DRIVER

ADDRESS MAP AND DATA BIT ASSIGNMENTS
\begin{tabular}{|c|c|c|}
\hline \begin{tabular}{l}
Address \\
Word
\end{tabular} & Data Bit & Function \\
\hline \multirow[t]{2}{*}{00H} & 0-3 & Blanking Time \\
\hline & 4-7 & Commutation Delay Time \\
\hline \multirow[t]{3}{*}{01H} & 0-5 & Coast Time \\
\hline & 6 & Commutation Multiplexer \\
\hline & 7 & Not used at this time \\
\hline \multirow[t]{2}{*}{02H} & 0-3 & Startup Time \\
\hline & 4-7 & Watchdog Time \\
\hline \multirow[t]{2}{*}{03H} & 0-7 & Spindle-Demand DAC Current Magnitude \\
\hline & 8 & Reverse Commutation Mode \\
\hline \multirow[t]{3}{*}{04H} & 0-3 & Spindle Slew Rate Control \\
\hline & 4-6 & Spindle Multiplexer \\
\hline & 7 & Not used at this time \\
\hline \multirow[t]{2}{*}{05H} & 0-3 & Spindle Transconductance Amp. Bandwidth \\
\hline & 4-6 & Spindle Transconductance Amp. Local Zero \\
\hline \multirow[t]{2}{*}{06H} & 0-3 & Internal 6.25 kHz Oscillator Frequency Trim \\
\hline & 4-7 & Not used at this time \\
\hline 07H & 0-7 & Not used at this time \\
\hline 08H & 0-11 & Servo-Demand DAC Current Magnitude \\
\hline 09H & 0-7 & Not used at this time \\
\hline \multirow[t]{4}{*}{OAH} & 0-3 & Low-Pass Filter Damping (Zeta) Control \\
\hline & 4 & Not used at this time \\
\hline & 5 & Low-Pass Filter Reset Control \\
\hline & 6-7 & Not used at this time \\
\hline \multirow[t]{2}{*}{OBH} & 0-3 & Notch Depth \(\left(\alpha_{3}\right)\) Control \\
\hline & 4-7 & Not used at this time \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline Address Word & Data Bit & Function \\
\hline OCH & \[
\begin{aligned}
& 0-3 \\
& 4 \\
& 5-7
\end{aligned}
\] & \begin{tabular}{l}
Notch Width (Zeta D \({ }_{z 3}\) ) Control Notch Reset Control \\
Not used at this time
\end{tabular} \\
\hline ODH & \(0-3\)
\(4-7\) & Low-Pass Filter Freq. Synth. ( \(\mathrm{D}_{\mathrm{n} 2}\) ) Control Not used at this time \\
\hline OEH & \(0-3\)
\(4-7\) & \begin{tabular}{l}
Notch Center Frequency ( \(\mathrm{D}_{n 3}\) ) Control \\
Not used at this time
\end{tabular} \\
\hline OFH & \[
\begin{aligned}
& 0-3 \\
& 4-6 \\
& 7
\end{aligned}
\] & \begin{tabular}{l}
Actuator Bandwidth \\
( \(\mathrm{BW}_{\mathrm{ACT}}\) ) Control \\
Actuator Zero (Damping) Control \\
Not used at this time
\end{tabular} \\
\hline 10 H & \[
\begin{aligned}
& 0-2 \\
& 3-5 \\
& 6-7
\end{aligned}
\] & \begin{tabular}{l}
Retract Velocity Demand Voltage Actuator Analog Multiplexer Input Select \\
Not used at this time
\end{tabular} \\
\hline 11 H & 0-7 & Sleep Mode Manager \\
\hline 12 H & \[
\begin{aligned}
& 0-3 \\
& 4-6 \\
& 7
\end{aligned}
\] & Fault Control Monitor Programmable References Voltage Select Not used at this time \\
\hline 13 H & \[
\begin{aligned}
& 0-2 \\
& 3-5 \\
& 6-7
\end{aligned}
\] & Analog Multiplexer-2 Selection Digital Multiplexer Output Selection Not used at this time \\
\hline 14H & \[
\begin{aligned}
& 0-2 \\
& 3 \\
& 4 \\
& 5-7
\end{aligned}
\] & \begin{tabular}{l}
Analog Multiplexer-1 Selection Chopper Stabilization of LP \& Notch Filters \\
Use Notch \\
Not used at this time
\end{tabular} \\
\hline
\end{tabular}





\section*{AUTOMOTIVE, SIGNAL-PROCESSING, \& CONSUMER ICs}



\section*{SECTION 6. TECHNICAL DATA \& APPLICATION NOTES \\ for Automotive, Signal-Processing, and Consumer ICs}
in Numerical Order
Beginning at 6-1

\section*{2429}

\section*{FLUID DETECTOR}

Primarily designed for use as an automotive low coolant detector, the ULN2429A monolithic bipolar integrated circuit is ideal for detecting the presence or absence of many different types of liquids in automotive, home, or industrial applications. Especially useful in harsh environments, reverse voltage protection, internal voltage regulation, temperature compensation, and high-frequency noise immunity are all incorporated in the design.

A simple probe, immersed in the conductive fluid being monitored, is driven with an ac signal to prevent plating problems. The presence, absence, or condition of the fluid is determined by comparing the loaded probe resistance with an internal (pin 8) or external (pin 6) resistance. Typical conductive fluids which can be sensed are tap water, sea water, weak acids and bases, wet soil, wine, beer, and coffee.

The high-current output is typically a square wave signal for use with an LED, incandescent lamp, or loudspeaker. A capacitor can be connected (pin 12) to provide a dc output for use with inductive loads such as relays and solenoids.

These devices are furnished in an improved 14-lead dual in-line plastic package with a copper alloy lead frame for superior thermal characteristics. However, in order to realize the maximum currenthandling capability of these devices, both of the output pins (1 and 14) and both ground pins ( 3 and 4) should be used.

\section*{FEATURES}

High Output Current
- AC or DC Output
- Single-Wire Probe
- Low External Parts Count

Internal Voltage Regulator
Reverse Voltage Protection

Always order by complete part number: ULN2429A

\section*{2429 \\ FLUID DETECTOR}

ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} C, \mathbf{V}_{C C}=\mathbf{V}_{\text {OUT }}=12 \mathrm{~V}\) (unless otherwise specified).
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[t]{2}{*}{\begin{tabular}{l}
Test \\
Pin
\end{tabular}} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{4}{|c|}{Limits} \\
\hline & & & & Min. & Typ. & Max. & Units \\
\hline Supply Voltage Range & \(\mathrm{V}_{\mathrm{cc}}\) & 13 & Operating & 10 & - & 16 & V \\
\hline Supply Current & \(\mathrm{I}_{\mathrm{cc}}\) & 13 & \(\mathrm{V}_{\mathrm{cc}}=16 \mathrm{~V}\) & - & - & 10 & mA \\
\hline Oscillator Output Voltage & \(\mathrm{V}_{\text {osc }}\) & 6 & \(\mathrm{R}_{\mathrm{L}}=18 \mathrm{k} \Omega\) & - & 3.0 & - & \(\mathrm{V}_{\mathrm{PP}}\) \\
\hline Output ON Voltage & \(\mathrm{V}_{\text {OUT }}\) & 1,14 & \(\mathrm{R}_{\mathrm{L}} \geq 30 \mathrm{k} \Omega, \mathrm{I}_{\text {OUT }}=500 \mathrm{~mA}\) & - & 0.9 & 1.5 & V \\
\hline Output OFF Current & \(\mathrm{I}_{\text {OUT }}\) & 1,14 & \(\mathrm{R}_{\mathrm{L}} \leq 10 \mathrm{k} \Omega, \mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {OUT }}(\mathrm{max})\) & - & - & 100 & \(\mu \mathrm{A}\) \\
\hline Oscillator Frequency & \(\mathrm{f}_{\text {OSC }}\) & 6 & \(\mathrm{R}_{\mathrm{L}}=18 \mathrm{k} \Omega\) & - & 2.4 & - & kHz \\
\hline
\end{tabular}

\section*{CIRCUIT SCHEMATIC}


\section*{TEST CIRCUIT}


Dwg. No. A-10,707
TYPICAL APPLICATIONS


\section*{2436}

\section*{COUNTDOWN POWER TIMER}


\section*{ABSOLUTE MAXIMUM RATINGS}
\[
\text { at } T_{A}=+25^{\circ} \mathrm{C}
\]

Supply Current, \(I_{\text {REG }}\). . . . . . . . . . . . 15 mA
Output Voltage, \(\mathrm{V}_{\text {OUT }}\). . . . . . . . . . . . . . . 28 V
Output Current, I OUt . . . . . . . . . . . . 400 mA
Input Voltage, \(\mathrm{V}_{1}\) or \(\mathrm{V}_{4}\) (2 min.) . . . . . . 24 V
(continuous) . . . . . . . . . . . . . . . . 16 V
Package Power Dissipation,
\(P_{D}\). . . . . . . . . . . . . . . . . . . See Graph
Operating Temperature Range,

Storage Temperature Range,


The ULQ2436M is a rugged, long-duration countdown timer specifically designed to operate in an automotive or industrial environment. It uses an internal RC oscillator to drive a digital countdown circuit for timing periods of typically 2-1/2 to 5 minutes. The ULQ2436M multiplies the oscillator period by 4064. Internal logic can automatically cause the timeout to be halved for successive timeouts. \(\mathrm{I}^{2} \mathrm{~L}\) technology is used for the countdown and logic circuitry and conventional linear bipolar devices for the oscillator and output power functions. This combination, together with the low-cost 8-pin mini-DIP plastic package, results in a very economical power timer suitable for a wide variety of applications.

The Darlington-connected output driver is capable of switching loads up to 400 mA .

\section*{FEATURES}
- 28 V/400 mA Output Switch
- Low-Cost Ceramic Timing Capacitor
- Dual-Mode Timing Operation
- \(40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) Operation
- 10 V to 16 V Operation
- Internal Stabilizing Regulator

■ Low-Cost 8-Pin Mini-DIP

\section*{APPLICATIONS}

Automotive Rear-Window Defogger Timer
- Automotive Courtesy Light Timer

Appliance Power Timer
Power Control System

\section*{2436 \\ COUNTDOWN POWER TIMER}


TEST CIRCUIT AND TYPICAL REAR-WINDOW DEFOGGER APPLICATION


Dwg. No. ES-012

ELECTRICAL SPECIFICATIONS at \(T_{A}=-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}, \mathbf{V}_{\mathbf{C C}}=12 \mathrm{~V}\) (unless otherwise specified).
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{3}{|c|}{Limits} \\
\hline & & Min. & Max. & Units \\
\hline Regulator Voltage & \(\mathrm{I}_{\text {REG }}=12 \mathrm{~mA}\), Output Off & 7.0 & 9.0 & V \\
\hline \multirow[t]{2}{*}{Output Saturation Voltage} & \(\mathrm{I}_{\text {OUT }}=400 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & - & 2.5 & V \\
\hline & \(\mathrm{I}_{\text {OUT }}=250 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & - & 1.35 & V \\
\hline \multirow[t]{2}{*}{Output Leakage Current} & \(\mathrm{V}_{\text {OUT }}=28 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=12 \mathrm{~V}\) & - & 100 & \(\mu \mathrm{A}\) \\
\hline & \(\mathrm{V}_{\text {OUT }}=22 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=\) Open Circuit & - & 100 & \(\mu \mathrm{A}\) \\
\hline Input Threshold Voltage & 10 k Series Resistor & 1.0 & 5.0 & V \\
\hline \multirow[t]{2}{*}{Oscillator Tolerance} & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & - & \(\pm 3.0\) & \% \\
\hline & \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & - & \(\pm 6.0\) & \% \\
\hline \multirow[t]{2}{*}{Divider Count
\[
\left(\mathrm{V}_{\mathrm{cc}}=10 \mathrm{~V} \text { to } 16 \mathrm{~V}\right)
\]} & Initial Timeout & 4064 & 4064 & - \\
\hline & Subsequent Timeouts & 2032 & 2032 & - \\
\hline
\end{tabular}

\section*{2436 \\ COUNTDOWN POWER TIMIER}

\section*{CIRCUIT DESCRIPTION}

OSC. An external resistor in the range of 200 k to 2 M and an external capacitor in the range of \(0.001 \mu \mathrm{~F}\) to \(1 \mu \mathrm{~F}\) determine the frequency of the internal oscillator. The period of oscillation is nominally \(R_{T} C_{T}\) with the overall output time period (after the digital countdown) of
\[
t=4064 R_{T} C_{T}
\]
where \(t\) is in seconds. See also MODE SELECT.

OUTPUT. The output is an open-collector of a Darlington-connected transistor. The output is ON (low) during the timing period. An external Zener diode is used to protect the output against inductive-load switching transients and automotive "load dump".

TOGGLE. A push-button, momentary-action switch at this input toggles the timer from the OFF to the ON state. The oscillator and countdown circuitry are started on the falling edge of the input pulse. Internal de-bounce circuitry is included.

SUPPLY. The timer requires a supply current applied to this pin through a current-limiting resistor \(\left(\mathrm{R}_{\mathrm{s}}\right)\). An internal 8 volt Zener diode shunt regulator provides a stable supply to the device over wide supply voltage variations. Capacitor \(\mathrm{C}_{\mathrm{s}}\) is used to provide decoupling.

MODE SELECT. With MODE SELECT connected to GROUND, the first activation will run for the preset time delay. All activations after the first will time out at half of the initial preset time. This sequence is reset each time the supply is interrupted. With MODE SELECT connected to SUPPLY \(\left(\mathrm{V}_{\text {REG }}\right)\), the timer will repeat the preset time delay each time it is activated.

\section*{COURTESY LIGHT TIMER}


Dwg. No. ES-013

\title{
2454 AND 2455
}

\section*{AUTOMOTIVE LAMP MONITORS}


\section*{ABSOLUTE MAXIMUM RATINGS at \(+25^{\circ}\) C Free-Air Temperature}

Supply Voltage, \(\mathrm{V}_{\mathrm{CC}}\). . . . . . . . . . . . . . 30 V
Peak Supply Voltage, \(\mathrm{V}_{\mathrm{cc}}(100 \mathrm{~ms}) \ldots 80 \mathrm{~V}\)
Peak Reverse Voltage, \(\mathrm{V}_{\mathrm{R}} \ldots \ldots\). . . . . . 30 V
Output Current, I IUT . . . . . . . . . . . . 35 mA Package Power Dissipation, \(P_{D}\). See Graph Operating Temperature Range,

Storage Temperature Range,


Capable of monitoring all types of automotive lamps, the ULN2454L, ULN2454M, and ULN2455A lamp monitors provide multiple LED outputs to pinpoint the area in which a lamp has failed. The ULN2455A is a quad comparator capable of monitoring eight individual lamps or groups of lamps. The ULN2454L/M are dual comparators featuring an additional output to trigger an alarm if either of the comparators detects a lamp failure. This output can be used to drive an audible signaling device or centrally located warning indicator. All devices can be used to monitor lamps, multiple low-voltage power supplies, or, with appropriate sensors, industrial processes.

Installation and operation of these lamp monitors has no effect on normal lamp operation. Comparators sense the normal voltage drop in the lamp wiring (approximately 20 mV ) for each of the monitored lamp circuits. Little additional wiring is necessary for installation because the system can be completely integral to the wiring assembly. No standby power is required...the operating voltage is obtained from the sense leads; the system is energized only when the lamps are turned ON.

All devices are designed for use in the severe automotive environment. Lateral PNP transistors provide high-frequency noise immunity and differential transient-voltage protection. Reverse voltage protection, internal regulators, and temperature compensation are all embodied in the circuit designs. A failure within a device will not affect lamp operation.

These versatile lamp monitors are packaged in 14-pin plastic DIPs (suffix A), 8-lead surface-mountable SOICs (suffix L), or 8-pin mini-DIPs (suffix M) and are rated for operation over the temperature range of \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\).

\section*{FEATURES}
- No Standby Power
- Integral to Wiring Assembly
- Fail-Safe
- Reverse Voltage Protected
- Internal Transient Protection
- DIP or SOIC Plastic Packages

Always order by complete part number:
\begin{tabular}{|l|l|l|}
\hline Part Number & Function & Style \\
\hline ULN2454L & Dual Comparator with OR Output & 8-Lead SOIC \\
\hline ULN2454M & Dual Comparator with OR Output & 8-Pin Mini-DIP \\
\hline ULN2455A & Quad Comparator & 14-Pin DIP \\
\hline
\end{tabular}

\section*{2454 AND 2455}

AUTOMOTIVE LAMP MONITORS

\section*{PIN OUT \& FUNCTIONAL BLOCK DIAGRAMS}

ULN2454L
and ULN2454M


ULN2455A


Dwg. No. FS-010A

Note that the dual in-line package and the small-outline IC package are electrically identical and share a common pin number assignment.


Dwg. No. GS-008-1

\section*{2454 AND 2455 \\ AUTOMOTIVE LAMP MONITORS}


ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} C, V_{C C}=V_{\text {IN }}=10\) to 16 V
(unless otherwise noted).
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{4}{|c|}{Limits} \\
\hline & & & Min. & Typ. & Max. & Units \\
\hline Output Leakage Current & \(\mathrm{I}_{\text {cex }}\) & \(\mathrm{V}_{\text {OUT }}=80 \mathrm{~V}, \Delta \mathrm{~V}_{\text {IN }}<7 \mathrm{mV}\) & - & - & 100 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Output Saturation Voltage} & \multirow[t]{2}{*}{\(\mathrm{V}_{\text {CE(SAT) }}\)} & \(\mathrm{I}_{\text {OUT }}=5 \mathrm{~mA}, \Delta \mathrm{~V}_{\text {IN }}>20 \mathrm{mV}\) & - & 0.8 & 1.0 & V \\
\hline & & \(\mathrm{I}_{\text {OUT }}=30 \mathrm{~mA}, \Delta \mathrm{~V}_{\text {IN }}>20 \mathrm{mV}\) & - & 1.4 & 2.0 & V \\
\hline Differential Switch Voltage & \(\Delta \mathrm{V}_{\text {IN }}\) & \(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {IN }} / \mathrm{V}_{\mathrm{S}}\) & 7.0 & 13 & 20 & mV \\
\hline \multirow[t]{2}{*}{Input Current} & \(\mathrm{I}_{\text {N }}\) & \(\Delta \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {IN }} / \mathrm{V}_{\mathrm{S}}=+30 \mathrm{mV}\) & 150 & 300 & 800 & \(\mu \mathrm{A}\) \\
\hline & \(\mathrm{I}_{\mathbb{N}} / \mathrm{I}_{\mathrm{S}}\) & \(\Delta \mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathbb{I N}}-\mathrm{V}_{\text {IN }} / \mathrm{V}_{\mathrm{S}}=-30 \mathrm{mV}\) & 0.5 & 1.7 & 3.5 & mA \\
\hline
\end{tabular}

\section*{2454 AND 2455 AUTOMOTIVE LAMP MONITORS}

\section*{PRINCIPLE OF OPERATION}

Operation of these lamp monitors is similar to that of a simple bridge circuit in which the top two legs of the bridge are formed by the wiring assembly resistance or discrete low-value resistors. The bottom legs of the bridge are the monitored lamps. These differential amplifier circuits sense the voltage drops in the wiring assemblies (approximately 20 mV ) for each of the lamp circuits. When the system detects a difference in voltage due to an open filament, the appropriate output driver is turned ON.

BASIC BRIDGE MONITORING SYSTEM


Dwg. No. A-11,473A

TYPICAL SWITCH CHARACTERISTICS


DIFFERENTIAL SWITCH VOLTAGE, \(\triangle V_{I N}\)

\section*{TYPICAL APPLICATIONS}

POWER SUPPLY SUPERVISORY CIRCUIT


Dwg. No. B-1524

QUAD LAMP MONITOR


Dwg. No. A-12,035A

\section*{ELECTRONIC SPARK TIMING}


The ULQ2460A, ULQ2460C, and ULQ2460LW electronic spark timing circuits are intended to interface between conventional electromagnetic pick-ups, a computer-controlled electronic spark timing (EST) computer, and a high-efficiency ignition coil.

In application, the devices are designed to withstand various load dump and battery supply transients and to protect their output. They provide a positive shut down feature if battery supply voltages exceed 35 V . In the event of an open or shorted signal input, they provide a failsafe mode that shuts off the output. If the EST computer fails or is disconnected, the ULQ2460A/C/LW will continue to process the pickup signal and thus allow the engine to continue to operate in a "limp" or soft-failure mode. For additional reliability improvement, a constantcurrent ignition coil drive eliminates the need for the usual ballast resistor.

The ULQ2460A is furnished in a 14-pin dual in-line plastic package. The ULQ2460LW is supplied in a surface-mountable 16-lead wide-body SOIC. The ULQ2460C is an unpackaged, passivated, chip for hybrid applications. All devices are rated for operation over the automotive/ industrial temperature range of \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\).

\section*{FEATURES}
- Improved System Reliability
- Internal Bypass Mode
- Constant-Current Drive to Ignition Coil
- 180 mJ Primary Coil Energy

Always order by complete part number:
\begin{tabular}{|l|l|}
\hline ULQ2460A & 14-Pin DIP \\
\hline ULQ2460C & Unpackaged Chip \\
\hline ULQ2460LW & 16-Lead Wide-Body SOIC \\
\hline
\end{tabular}

\section*{2460 \\ ELECTRONIC SPARK TIMING}

\section*{FUNCTIONAL BLOCK DIAGRAM AND TYPICAL APPLICATIONS}



\section*{2460 \\ ELECTRONIC SPARK TIMING}

ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} C, V_{C C}=16 \mathrm{~V}\), in typical application (unless otherwise noted).
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{4}{|c|}{Limits} \\
\hline & & & Min. & Typ. & Max. & Units \\
\hline Supply Voltage Range & \(\mathrm{V}_{\mathrm{Cc}}\) & Operating & 4.0 & - & 16 & V \\
\hline \multirow[t]{2}{*}{Bypass Threshold} & \(\mathrm{V}_{\mathrm{B}(\mathrm{ON})}\) & \(\mathrm{V}_{11}=2.3 \mathrm{~V}, 160 \mu \mathrm{~A} \leq \mathrm{I}_{11} \leq 360 \mu \mathrm{~A}\) & 1.4 & 1.8 & 2.3 & V \\
\hline & \(\mathrm{V}_{\mathrm{B} \text { (OFF) }}\) & \(\mathrm{V}_{11}=2.3 \mathrm{~V}, 3 \mathrm{~mA} \leq \mathrm{I}_{11} \leq 15 \mathrm{~mA}\) & 0.7 & 1.0 & 1.3 & V \\
\hline Bypass Hysteresis & \(\Delta \mathrm{V}_{\mathrm{B}}\) & & 0.45 & 1.0 & - & V \\
\hline Bypass Input Current & \(\mathrm{I}_{\mathrm{B}}\) & \(\mathrm{V}_{9}=2.3 \mathrm{~V}\) & 160 & - & 360 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{EST Threshold} & \(\mathrm{V}_{\mathrm{E} \text { (ON) }}\) & \(\mathrm{V}_{9}=2.3 \mathrm{~V}\), Output HIGH & 1.4 & 1.8 & 2.3 & V \\
\hline & \(\mathrm{V}_{\mathrm{E} \text { (OFF) }}\) & \(\mathrm{V}_{9}=2.3 \mathrm{~V}\), Output LOW & 0.7 & 1.0 & 1.3 & V \\
\hline EST Hysteresis & \(\Delta \mathrm{V}_{\mathrm{E}}\) & & 0.45 & 1.0 & - & V \\
\hline \multirow[t]{2}{*}{EST Input Current} & \multirow[t]{2}{*}{\(I_{E}\)} & \(\mathrm{V}_{11}=2.3 \mathrm{~V}, \mathrm{~V}_{9}=2.3 \mathrm{~V}\) & 160 & - & 360 & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{V}_{11}=2.3 \mathrm{~V}, \mathrm{~V}_{9}=0 \mathrm{~V}\) & 3.0 & - & 15 & mA \\
\hline \multirow[t]{3}{*}{Reference Output} & \multirow[t]{2}{*}{\(\mathrm{V}_{\mathrm{R}(\mathrm{HI})}\)} & \(\mathrm{I}_{10}=-10 \mu \mathrm{~A}, \mathrm{~V}_{9}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{PN}}=700 \mathrm{mV}\) & - & - & 6.0 & V \\
\hline & & \(\mathrm{I}_{10}=-1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{PN}}=700 \mathrm{mV}\) & 2.4 & - & - & V \\
\hline & \(\mathrm{V}_{\mathrm{R}(\mathrm{LO})}\) & \(\mathrm{I}_{10}=1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{PN}}=30 \mathrm{mV}\) & - & - & 0.75 & V \\
\hline \multirow[t]{5}{*}{Input Threshold} & \multirow[t]{3}{*}{\(\mathrm{V}_{\mathrm{PN}(\mathrm{ON})}\)} & \(\mathrm{V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{6}=0 \mathrm{~V}\), Output HIGH & 70 & 250 & 500 & mV \\
\hline & & \(\mathrm{V}_{10} \geq 2.4 \mathrm{~V}, \mathrm{~V}_{9}=0 \mathrm{~V}\) & 130 & 275 & 650 & mV \\
\hline & & \(\mathrm{V}_{10} \geq 2.4 \mathrm{~V}, \mathrm{~V}_{9}=5 \mathrm{~V}\) & 275 & 900 & 1500 & mV \\
\hline & \multirow[t]{2}{*}{\(\mathrm{V}_{\mathrm{PN}(\mathrm{OFF})}\)} & \(\mathrm{V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{6}=0 \mathrm{~V}\), Output LOW & 5.0 & 100 & - & mV \\
\hline & & \(\mathrm{V}_{10} \leq 0.75 \mathrm{~V}\) & 40 & 100 & - & mV \\
\hline \multirow[t]{2}{*}{Input Hysteresis} & \multirow[t]{2}{*}{\(\Delta \mathrm{V}_{\mathrm{PN}}\)} & \(\mathrm{V}_{6}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}\) & 30 & 150 & - & mV \\
\hline & & \[
\mathrm{V}_{9}=0 \mathrm{~V}
\] & 75 & 150 & - & mV \\
\hline \multirow[t]{2}{*}{Output Saturation Voltage} & \multirow[t]{2}{*}{\(V_{\text {OUT(SAT }}\)} & \(\mathrm{I}_{\text {OUT }}=150 \mathrm{~mA}\) & - & 200 & 500 & mV \\
\hline & & Load Dump, \(\mathrm{I}_{\text {OUT }}=750 \mathrm{~mA}\) & - & - & 1.0 & V \\
\hline Output Leakage Current & Iout & \(\mathrm{V}_{\text {OUT }}=3 \mathrm{~V}\) & - & - & 2.0 & \(\mu \mathrm{A}\) \\
\hline Output Current Limit Threshold Voltage & \(\mathrm{V}_{\text {SENSE }}\) & \(4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{cc}} \leq 26 \mathrm{~V}\) & 65 & 100 & 135 & mV \\
\hline Output Current Temperature Coefficient & Iout & \(\mathrm{V}_{\mathrm{CC}}=14.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{PN}}=2 \mathrm{~V}\) & - & - & \(\pm 2000\) & \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline Dwell Control Charge Current & \(\mathrm{I}_{\text {DWELL }}\) & \(\mathrm{V}_{\mathrm{PN}}=7 \mathrm{~V}, \mathrm{~V}_{6}=0 \mathrm{~V}, \mathrm{~V}_{9}=0 \mathrm{~V}, \mathrm{~V}_{12}=4 \mathrm{~V}\) & 15 & - & 70 & \(\mu \mathrm{A}\) \\
\hline Dwell Control Discharge Current & \(\mathrm{I}_{\text {DWELL }}\) & \(\mathrm{V}_{\mathrm{PN}}=2.5 \mathrm{~V}, \mathrm{~V}_{6}=200 \mathrm{mV}, \mathrm{V}_{\mathrm{B}}=0 \mathrm{~V}, \mathrm{~V}_{12}=4 \mathrm{~V}\) & 30 & - & 80 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

NOTE: Pin numbers apply to ULQ2460A.

\section*{2460 \\ ELECTRONIC SPARK TIMING}

\section*{ELECTRICAL CHARACTERISTICS continued}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{4}{|c|}{Limits} \\
\hline & & & Min. & Typ. & Max. & Units \\
\hline \begin{tabular}{l}
Dwell ON \\
Threshold Control
\end{tabular} & \(\mathrm{V}_{\mathrm{PN}}\) & \(\mathrm{V}_{6}=0 \mathrm{~V}, \mathrm{~V}_{12}=4 \mathrm{~V}\), Output HIGH & -0.8 & - & -2.4 & V \\
\hline Dwell Threshold Control Clamp & \(V_{P N}\) & \(\mathrm{V}_{6}=0 \mathrm{~V}, \mathrm{~V}_{12}=7.5 \mathrm{~V}\), Output HIGH & -3.5 & - & -5.7 & V \\
\hline Advance Control Charge & \(V_{p}\) & \(\mathrm{V}_{\mathrm{PN}}=7 \mathrm{~V} \preceq 2.5 \mathrm{~V}, \mathrm{~V}_{12}=0 \mathrm{~V}\) & 1.7 & - & 3.0 & V \\
\hline Advance Control Discharge & \(\mathrm{V}_{\mathrm{P}}\) &  & - & - & 900 & mV \\
\hline Advance Control Comparator Enabled & \(\mathrm{V}_{\mathrm{P} \text { (ON) }}\) & \(\mathrm{V}_{\mathrm{PN}}=8 \mathrm{~V}\), Output LOW & - & - & 1.3 & V \\
\hline Advance Control Comparator Disabled & \(\mathrm{V}_{\mathrm{P} \text { (OFF) }}\) & \(\mathrm{V}_{\mathrm{PN}}=8 \mathrm{~V}\), Output HIGH & 0.5 & - & - & V \\
\hline Advance Control Differential Voltage & \(V_{P}\) & & 1.2 & - & 1.7 & V \\
\hline Input Signal Clamp & \(\mathrm{I}_{13}\) & \(\mathrm{V}_{2}=-0.5 \mathrm{~V}\) & -0.5 & - & -3.5 & mA \\
\hline Zener Clamp Current & \(\mathrm{I}_{\mathrm{cc}}\) & \(\mathrm{V}_{\mathrm{CC}}=35 \mathrm{~V}\), pulse test & 29 & - & 77 & mA \\
\hline
\end{tabular}

NOTE: Pin numbers apply to ULQ2460A.

\section*{ULQ2460C \\ (Pad numbers apply to ULQ2460A)}


\section*{CIRCUIT DESCRIPTION \& TYPICAL APPLICATION}

The ULQ2460A, ULQ2460C, or ULQ2460LW electronic spark timing circuit is connected to the electronic spark timing computer at three points:

REFERENCE WAVESHAPE (R). Sends engine crankshaft position and speed information to the electronic spark timing computer as determined by the state of the bypass control input.

ELECTRONIC SPARK TIMING (E). Receives dwell and timing information from the electronic spark timing computer for the initiation of primary coil current and spark timing. When the EST computer is in control (input B pulled high), a constant-current sink at this input turns ON as confirmation back to the computer.

BYPASS MODE (B). With an active-low signal from the electronic spark timing computer or open circuit at this input (either is indicative of a computer failure), the device senses and processes the input signal received from the pickup coil, thereby generating and controlling dwell, spark timing, and spark advance without the aid of the computer (bypass mode). With a high signal input from the computer, the ULQ2460A/C/LW processes the input signal received from the pickup coil, generating a modified pulse train at the reference waveshape output which, after processing by the EST computer, is returned to the device through the EST terminal thereby allowing the computer to determine dwell, spark timing, and spark advance (EST mode).

The floating, ground-isolated signal generated by the electromagnetic pick-up is connected to the circuit through the P (positive) and N (negative) inputs.

The output of the circuit is connected through an external Darlington-connected power driver and the primary winding of a highefficiency ignition coil to the battery without the need for ballast resistor protection and provides the following functions:
1. Stores energy in the magnetic field of the ignition coil based on the available dwell time.
2. Limits the maximum energy stored in the magnetic field of the ignition coil by limiting the maximum current that can be achieved (typically 5.5 A).
3. At the required time, it rapidly shuts off the coil current causing a collapse of the magnetic field and dumping the stored energy through the secondary winding at a veryhigh voltage into the spark plug.

In the EST mode of operation, the output is totally under the control of the computer.

\section*{3718}

\section*{LOW-VOLTAGE AUDIO POWER AMPLIFIER}


Dwg. No. A-11,715

\section*{ABSOLUTE MAXIMUM RATINGS}

Supply Voltage, \(\mathrm{V}_{\mathrm{cc}}\). . . . . . . . . . . . . . . 10 V
Package Power Dissipation,
\(P_{D}\). . . . . . . . . . . . . . . . . . . See Graph
Operating Temperature Range,

Storage Temperature Range,


Providing a low-cost, compact alternative to discrete transistor amplifiers, the ULN3718M integrated circuit is ideal for application as a headphone driver in portable radios, tape players, and other battery-operated equipment. The low-power audio amplifier's wide frequency response and low noise ensure premium performance.

The amplifier will operate (at reduced volume) with supply voltages as low as 1.8 V without a significant increase in distortion. This feature allows operation with a 3 V battery supply and minimizes concern about weak batteries. The class-AB audio amplifier has low quiescent current drain for maximum battery life. This device is rated for operation with supply voltages up to 9 V .

The ULN3718M audio amplifier is supplied in an 8-pin mini-DIP plastic package. A copper alloy lead frame gives the amplifier enhanced power dissipation ratings.

\section*{FEATURES}

■ Wide Operating Voltage Range 1.8-9.0 V
- Low Quiescent Current
- AC Short-Circuit Protection
- Low External Parts Count
- Low Distortion
- 40 dB Voltage Gain
- Low Noise

\section*{3718}

LOW-VOLTAGE AUDIO POWER AMPLIFIER

ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} C, V_{C C}=3 \mathrm{~V}, \mathbf{R}_{\mathrm{L}}=32 \Omega\), \(\mathbf{f}_{\mathrm{in}}=400 \mathrm{~Hz}\) (unless otherwise noted).
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{4}{|c|}{Limits} \\
\hline & & & Min. & Typ. & Max. & Units \\
\hline Supply Voltage Range & \(\mathrm{V}_{\mathrm{Cc}}\) & & 1.8 & 3.0 & 9.0 & V \\
\hline \multirow[t]{3}{*}{Quiescent Supply Current} & \multirow[t]{3}{*}{Icc} & \(\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}\) & - & 6.0 & 1.0 & mA \\
\hline & & \(\mathrm{V}_{\mathrm{Cc}}=6.0 \mathrm{~V}\) & - & 9.0 & 15 & mA \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=9.0 \mathrm{~V}\) & - & 12 & 20 & mA \\
\hline Voltage Gain & \(A_{V}\) & & 36 & 40 & 44 & dB \\
\hline \multirow[t]{4}{*}{Audio Power Output} & \multirow[t]{4}{*}{Pout} & \(\mathrm{R}_{\mathrm{L}}=8 \Omega, \mathrm{~V}_{\mathrm{CC}}=3.0 \mathrm{~V}, \mathrm{THD}=10 \%\) & - & 80 & - & mW \\
\hline & & \(\mathrm{R}_{\mathrm{L}}=8 \Omega, \mathrm{~V}_{\mathrm{CC}}=6.0 \mathrm{~V}, \mathrm{THD}=10 \%\) & 250 & 430 & - & mW \\
\hline & & \(\mathrm{R}_{\mathrm{L}}=32 \Omega, \mathrm{~V}_{\mathrm{CC}}=3.0 \mathrm{~V}, \mathrm{THD}=10 \%\) & 15 & 25 & - & mW \\
\hline & & \(\mathrm{R}_{\mathrm{L}}=32 \Omega, \mathrm{~V}_{\mathrm{CC}}=6.0 \mathrm{~V}, \mathrm{THD}=10 \%\) & - & 125 & - & mW \\
\hline \multirow[t]{2}{*}{Distortion} & \multirow[t]{2}{*}{THD} & Pout \(=10 \mathrm{~mW}\) & - & 0.3 & 1.0 & \% \\
\hline & & \(\mathrm{P}_{\text {OUT }}=1.0 \mathrm{~mW}, \mathrm{~V}_{\text {CC }}=1.8 \mathrm{~V}\) & - & 1.5 & 3.0 & \% \\
\hline Output Noise & \(V_{\text {out }}\) & Input Shorted, BW \(=80 \mathrm{kHz}\) & - & 200 & 500 & \(\mu \mathrm{V}\) \\
\hline Input Resistance & \(\mathrm{R}_{\text {IN }}\) & Pin 8 & - & 250 & - & k \(\Omega\) \\
\hline Power Supply Rejection & PSRR & \(C_{D}(\operatorname{Pin} 1)=500 \mu \mathrm{~F}, \mathrm{f}=120 \mathrm{~Hz}\) & - & 28 & - & dB \\
\hline
\end{tabular}

\section*{TEST CIRCUIT AND TYPICAL APPLICATION}


\section*{3718}

LOW-VOLTAGE AUDIO POWER AMPLIFIER

\section*{TYPICAL CHARACTERISTICS}

TYPICAL OUTPUT POWER AS A


Dwg. No. GP-009-1A


FUNCTION OF SUPPLY VOLTAGE


Dwg. No. GS-010

POWER SUPPLY REJECTION RATIO AS A FUNCTION OF FREQUENCY


\section*{APPLICATIONS INFORMATION}

Selection of power-supply voltage and speaker impedance allows a designer to choose audio power levels within the allowable package power dissipation rating for any maximum operating temperature. No unique precautions are necessary when designing with this device. It is stable and ac short-circuit immune.

External component selection for this low-power amplifier involves only two capacitors - one for output coupling and one for feedback and ripple decoupling. The coupling capacitor value should be selected to provide the desired low-frequency cutoff with the chosen load impedance. The decoupling capacitor should be chosen for both low-frequency audio rolloff and supply-ripple rejection.

Ripple rejection is not practical to calculate due to the large number of mechanisms involved. A \(500 \mu \mathrm{~F}\) capacitor achieves typically 25 dB rejection at 120 Hz .

The high gain and the high input impedance of the power amplifier recommend use of this device in many diverse applications. However, the input stage does have other characteristics that should be taken into account for best results. The input is referenced to ground for internal biasing and must be provided with a dc path to ground. A current of typically \(1 \mu \mathrm{~A}\) flows from the input through the volume control. This produces an IR drop that is multiplied by the closed loop dc gain of the amplifier and appears as an error in output centering. This recommends a value of \(200 \mathrm{k} \Omega\) or less for the volume control; values of less than \(100 \mathrm{k} \Omega\) are preferred.

The selection of amplifier load impedance involves more than just consideration of the desired power output. A low load impedance will produce the highest power output for any given supply voltage. Higher impedances will furnish significant reduction in harmonic distortion and improvement in overall repeatability in power output capacity.

Special steps toward minimizing tendencies towards instabilities of all types were taken in the design of this device. However, as with all high-gain circuits, care should be given to printed wiring board layout to avoid undesirable effects. Inputs and outputs should be well separated and should avoid common-mode impedances wherever possible. For best performance, connect low-level input-signal ground terminals and the decoupling capacitor ground terminal together at pin 3 (signal ground); connect the high-level speaker ground terminal and the power supply ground terminal together at pin 2 (power ground). The signal ground and the power ground should be interconnected at only one point.

\section*{3828}

\section*{FM STEREO DECODER}


\section*{ABSOLUTE MAXIMUM RATINGS}

Package Power Dissipation, \(\mathrm{P}_{\mathrm{D}} \ldots \ldots\). . . 1.0 W
Operating Temperature Range,
\(T_{A} \ldots \ldots \ldots \ldots \ldots \ldots . . .40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Storage Temperature Range,
\(\mathrm{T}_{\mathrm{S}} \ldots \ldots \ldots \ldots \ldots \ldots \ldots . \mathbf{- 6 5}^{\circ} \mathrm{C}\) to \(+\mathbf{1 5 0}^{\circ} \mathrm{C}\)

The A3828EA FM stereo decoder utilizes advanced demodulation techniques for improved performance under adverse receiving conditions. This is particularly important in automotive receivers where the signal strength and multipath effects are continuously changing. It is designed to provide the best possible performance under the widest range of signal conditions while also reducing the cost and complexity of standard FM multiplex receivers. This is accomplished through the use of a dual-bandwidth phase-locked loop and a Walsh function for the regenerated carrier. These two improvements to the carrier recovery system produce the best possible immunity to noise and interference of any modern PLL stereo decoder under poor signal conditions. The A3828EA is an improved, direct replacement for the ULN3827A.

The dual-bandwidth phase-locked loop switches to a very narrow bandwidth to assure optimal phase stability under noisy reception conditions. Noise-actuated blending adjusts the stereo separation as a function of signal-to-noise ratio to reduce the background noise for low-signal levels and eliminate transition problems at the stereo/mono switch point. The regenerated 19 kHz reference and 38 kHz carrier are free from 3rd and 5th harmonics to improve adjacent channel rejection and signal-to-noise ratio as well as providing good rejection of ARI (Auto Radio Information), RDS (Radio Data System), and other data tones.

The A3828EA is supplied in a 20-pin dual in-line plastic package with a copper lead frame that eliminates many decoupling problems.

\section*{FEATURES}
- Reduced Automotive Stereo Multi-Path Effects
- Dual Bandwidth Phase-Locked Loop
- No Adjustments Required
- Improved Adjacent-Channel Rejection
- Good ARI/RDS Rejection
- 19 kHz Pilot Canceling
- Noise-Actuated Blending and High Cut
- Ceramic Resonator Controlled Oscillator
- Automatic Stereo/Mono Switching

Always order by complete part number: A3828EA.

\section*{FUNCTIONAL BLOCK DIAGRAM}


ELECTRICAL CHARACTERISTICS at TA \(=+\mathbf{2 5}^{\circ} \mathrm{C}, \mathrm{VCC}=\mathbf{1 0 . 0} \mathrm{V}\), Composite Input \(\mathbf{=} \mathbf{4 0 0} \mathrm{mVrms}\) ( \(L=R\), pilot OFF), Pilot Level \(=\mathbf{4 0} \mathbf{~ m V r m s , ~ f m}=1 \mathbf{k H z}\), unless otherwise specified.
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{4}{|c|}{Limits} \\
\hline & & Min. & Typ. & Max. & Units \\
\hline Supply Voltage Range & Functional & 8.5 & 10 & 12 & V \\
\hline Max. Composite Input & THD = 1.0 \% & 600 & 800 & - & mVrms \\
\hline Input Impedance & & 15 & 25 & 35 & \(\mathrm{k} \Omega\) \\
\hline Output Impedance & & 0.4 & 1.0 & 3.0 & k \(\Omega\) \\
\hline \multirow[t]{3}{*}{Stereo Channel Separation ( 100 Hz to 1 kHz )} & \(\mathrm{f}_{\mathrm{m}}=100 \mathrm{~Hz}\) & - & 50 & - & dB \\
\hline & \(\mathrm{f}_{\mathrm{m}}=1.0 \mathrm{kHz}\) & 30 & 50 & - & dB \\
\hline & \(\mathrm{f}_{\mathrm{m}}=10 \mathrm{kHz}\) & - & 40 & - & dB \\
\hline Monaural Gain & 19 kHz Pilot Level \(=0\) & -0.4 & 0.6 & 1.6 & dB \\
\hline Monaural Channel Balance & 19 kHz Pilot Level \(=0\) & - & 0 & \(\pm 1.0\) & dB \\
\hline \multirow[t]{2}{*}{Total Harmonic Distortion} & 19 kHz P Pilot \(=0\) & - & 0.05 & 0.5 & \% \\
\hline & L or R only & - & 0.1 & 0.5 & \% \\
\hline \multirow[t]{2}{*}{Ultrasonic Frequency Rejection} & 19 kHz & 36 & 51 & - & dB \\
\hline & 38 kHz & 35 & 45 & - & dB \\
\hline SCA Rejection & 67 kHz (Note 2) & 55 & 65 & - & dB \\
\hline \multirow[t]{2}{*}{Spurious Response} & \(114 \mathrm{kHz}, 10 \%\) modulation & - & 65 & - & dB \\
\hline & \(190 \mathrm{kHz}, 10 \%\) modulation & - & 65 & - & dB \\
\hline PLL Bandwidth & Loop Locked & - & 20 & - & Hz \\
\hline \multirow[t]{2}{*}{Stereo Switch Level} & 19 kHz Pilot Only, Lamp ON & 10 & 15 & 22 & mVrms \\
\hline & 19 kHz Pilot Only, Lamp OFF & 6.0 & 11 & 16 & mVrms \\
\hline Stereo Lamp Hysteresis & Lamp OFF to Lamp ON & - & 3.0 & - & dB \\
\hline Capture Range & Pilot \(=6.0 \mathrm{mV}\) & - & 300 & - & Hz \\
\hline Lock Range & Pilot \(=20 \mathrm{mV}\) & - & 300 & - & Hz \\
\hline Blend Threshold & \(\mathrm{S}+\mathrm{N} / \mathrm{N}\) & - & 36 & - & dB \\
\hline \multirow[t]{2}{*}{Stereo Lamp Output Current} & Short Circuit, Lamp ON & 5.0 & 20 & 40 & mA \\
\hline & Lamp OFF, \(\mathrm{V}_{\text {cc }}=12 \mathrm{~V}\) & - & < 0.1 & 3.0 & \(\mu \mathrm{A}\) \\
\hline Quiescent Supply Current & Lamp OFF & - & 22 & 35 & mA \\
\hline
\end{tabular}

NOTES: 1) Typical values are given for circuit design information only.
2) Measured with a stereo composite signal of \(80 \%\) stereo, \(10 \%\) pilot, and \(10 \%\) SCA.

\section*{THE ALLEGRO FM STEREO SYSTEM}

This new stereo decoder utilizes advanced demodulation techniques for improved performance under adverse receiving conditions. This is particularly important in automotive receivers where the signal strength and multipath effects are continuously changing. The A3828EA FM stereo decoder also reduces the cost and complexity of FM multiplex receivers. It is designed to provide the best possible performance under the widest range of signal conditions. This is accomplished through the use of a variablebandwidth phase-locked loop and the use of a Walsh function for the regenerated carrier.

Prior integrated stereo decoders utilized a loop bandwidth of typically 300 Hz , which was a compromise between acquisition performance and carrier recovery. Acquisition is generally satisfactory with this bandwidth, however, carrier recovery integrity often degrades under noisy conditions; in the worst case to complete loss of carrier. This is more apparent under multipath conditions. Although this is not the only noise observed under multipath events, it is a real source of disturbance. A secondary feature of the wider bandwidth is a peak in L - R distortion at the loop resonance frequency at 9.5 kHz . Clearly, to provide optimal performance, the loop bandwidth should be sub-audible. To provide reasonable acquisition times, the A3828EA phase-locked loop is operated in a wide-band mode until carrier acquisition. Upon capture, the loop is then switched to a narrow-band mode (typically 20 Hz ) to provide superior noise immunity under adverse signal conditions.

Currently available stereo decoders generate square waves for the regenerated 19 kHz pilot and 38 kHz carrier. Although this is convenient from the standpoint of circuit design, the spurious response of the receiver, as observed at RF, exhibits a sine \(\mathrm{n} / \mathrm{n}\) spurious response pattern centered about the received frequency and spaced at 38 kHz intervals. The most detrimental harmonic is the 5th, located at 190 kHz , since this spurious seriously degrades adjacent channel rejection. The preferred technique for eliminating these spurious responses would be the use of a pure sine-wave regenerated carrier.

TEST CIRCUIT AND TYPICAL APPLICATION


POLARIZED CAPACITANCE VALUES ARE IN \(\mu F\), NON-POLARIZED CAPACITANCE VALUES ARE IN pF, UNLESS OTHERWISE INDICATED.

Dwg. No. ES-010

The typical application and circuit constants herein are included only as an example and provide no guarantee for designing equipment to be mass-produced. The information herein is believed to be accurate and reliable. However, no responsibility is assumed by Allegro MicroSystems for its use, nor for any infringements of patents or other rights of third parties which may result from its use.

However, this is impractical using digital carrier regeneration techniques. A more conveniently implemented method is the Walsh function which is a digital technique for generating the odd-ordered harmonics in a waveform that can be subtracted from the square wave to produce a sine-wave approximation. This avoids much of the previously described spurious responses. The implementation of this function is relatively easy in a modern stereo decoder employing a high-frequency ceramic resonator for the oscillator since the required divider can readily produce the Walsh function as a side product.

This stereo decoder also incorporates a noise-operated blending system that is completely contained within the chip. Other devices with signal-strength operated blending are frequently fooled into full stereo operation by strong but poor quality signals during multipath events. The noise-operated blending system is also actuated by environmentally generated and multipath-induced noise since the system is based exclusively on signal-to-noise ratio as observed at the FM detector output. Since the technique of blending on noise is inherently more repeatable than signal-strength based blending, production blend adjustments are not required.

In addition to the advanced features previously described, the A3828EA decoder uses a ceramic oscillator to eliminate the last remaining adjustment. Forced mono can be accomplished externally which also stops the oscillator.

Implementation is in DABiC which is a bipolar plus CMOS process. It has the advantages of low-noise linear circuitry and CMOS logic that is dense (for reduced cost) and fully characterized for operation over a very-wide temperature range.

\section*{PIN FUNCTIONS}
\begin{tabular}{|l|c|l|l|}
\hline Pin & DC Voltage & Function & Notes \\
\hline 1 & 10.0 & Supply & - \\
2 & 4.0 & Left De-Emphasis & \(\mathrm{R}_{\mathrm{s}}=27.8 \mathrm{k} \Omega\) \\
3 & 4.3 & Left High Cut & \(\mathrm{R}_{\mathrm{s}}=20 \mathrm{k} \Omega\) \\
4 & 3.4 & Left Output & \(\mathrm{R}_{\mathrm{s}}=1 \mathrm{k} \Omega\) \\
5 & 3.4 & Right Output & \(\mathrm{R}_{\mathrm{s}}=1 \mathrm{k} \Omega\) \\
6 & 4.3 & Right High Cut & \(\mathrm{R}_{\mathrm{s}}=20 \mathrm{k} \Omega\) \\
7 & 4.0 & Right De-Emphasis & \(\mathrm{R}_{\mathrm{s}}=27.8 \mathrm{k} \Omega\) \\
8 & 3.0 & Blend Capacitor & - \\
9 & 3.7 & Blend Capacitor & - \\
10 & 4.4 & Blend Capacitor & - \\
11 & 5.1 & Blend Capacitor & - \\
12 & 5.4 & Blend Capacitor & - \\
13 & 5.4 & Blend Decouple & - \\
14 & 3.6 & Composite Input & \(\mathrm{R}_{\mathrm{I}}=25 \mathrm{k} \Omega[1]\) \\
15 & 8.3 & Blend Timing \& Filter & {\([2]\)} \\
16 & 9.0 & Stereo Indicator & Locked \(=0.1 \mathrm{~V}\) \\
17 & 5.0 & Lock Detector Filter & Locked \(=4.7 \mathrm{~V}\) \\
18 & 5.6 & Loop Filter & Locked \(=4.7[3]\) \\
19 & 0.0 & Ground & - \\
20 & 9.0 & 608 kHz Resonator & - \\
\hline
\end{tabular}

NOTES 1) The decoder matrix does not account for FM detector frequency roll-off. An input RC network can be used to correct for this if separation is not sufficient.
2) Blend threshold can be increased to about 42 dB (but separation will be reduced at lower levels) by adding \(470 \mathrm{k} \Omega\) to \(\mathrm{V}_{\mathrm{cc}}\). Smaller values will cause blending when it is not desired.
3) The loop filter capacitor should be low-leakage current because the phase detector output current is very low.

\section*{3841}

\section*{AM SIGNAL PROCESSOR}


Providing the AM signal processing functions for an electronicallytuned AM receiver (ETR), the ULN3841A includes a balanced mixer, buffered local oscillator, IF amplifier, AM detector, scan control detectors, and a switchable voltage regulator. The addition of a JFET matched to a whip antenna, RF tuning components, IF selectivity, and audio stages gives a complete AM radio which can be used in automotive receivers. Additional applications are in high-quality home entertainment receivers (especially with the addition of an AM stereo decoder) and scanning-type shortwave receivers. The frequencydetecting stop circuit is also capable of recovering narrow-band FM, making it useful for scanners or weatherband radio applications.

The ULN3841A has a greatly improved stop detection system over other existing devices. It uses the dual criteria of frequency and amplitude for establishing a valid stop. Tuning accuracy (frequency criteria) is established by evaluating phase shift across the detector coil. The circuitry is similar to that used in FM discriminators. Since this detection system is phase operated, it remains effective even in the presence of strong signals, which can cause false stops in systems using narrowband filters. The amplitude criterion for stop is determined by evaluating the IF level. It includes a unique circuit that removes the effect of the AGC action. This allows the AGC tuning components to be selected for low-frequency audio performance without compromising scanning speed.

These AM signal processors are packaged in 20-pin plastic DIPs and are rated for operation over the temperature range of \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\).

\section*{FEATURES}
- Low Noise Figure
- Balanced Mixer
- Buffered Local Oscillator
- Improved 'Stop' Detector
- Wide-Band AGC
- Delayed AGC
- Narrow-Band FM Output
- Low Supply Current
- 7 to 16 Volt Operation

\section*{ABSOLUTE MAXIMUM RATINGS}

Supply Voltage, \(\mathrm{V}_{\mathrm{CC}} \ldots \ldots .\).
Package Power Dissipation, \(P_{D} \ldots 1.18\) W
Operating Temperature Range,

Storage Temperature Range,


\section*{3841}

AM SIGNAL PROCESSOR

ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} C, V_{C C}=14.4 V, f_{o}=1 \mathrm{MHz}, f_{i f}=450 \mathrm{kHz}\), \(f_{m}=1 \mathrm{kHz}\) at \(\mathbf{3 0 \%}\) AM (unless otherwise noted).
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{4}{|c|}{Limits} \\
\hline & & & Min. & Typ. & Max. & Units \\
\hline Minimum Operating Voltage & \(\mathrm{V}_{6}\) & & - & 7.0 & - & V \\
\hline Quiescent Supply Current & \(\mathrm{I}_{\mathrm{cc}}\) & No Signal & - & 25 & 33 & mA \\
\hline \multirow[t]{2}{*}{Sensitivity} & \multirow[t]{2}{*}{\(V_{\text {in }}\)} & \(\mathrm{V}_{\text {OUT }}=50 \mathrm{mV}\) & - & 6.0 & 10 & \(\mu \mathrm{V}\) \\
\hline & & \(\mathrm{V}_{\mathrm{cc}}=11 \mathrm{~V}\) & - & 6.0 & 12 & \(\mu \mathrm{V}\) \\
\hline Usable Sensitivity & \(V_{\text {in }}\) & \(\mathrm{S}+\mathrm{N} / \mathrm{N}=20 \mathrm{~dB}\) & - & 6.0 & 10 & \(\mu \mathrm{V}\) \\
\hline Recovered Audio & \(\mathrm{V}_{\text {OUT }}\) & \(\mathrm{V}_{\mathrm{in}}=1 \mathrm{mV}\) & 173 & 245 & 346 & mV \\
\hline Total Harmonic Distortion & THD & \(\mathrm{V}_{\text {in }}=1 \mathrm{mV}, 80 \% \mathrm{AM}\) & - & 0.4 & 3.0 & \% \\
\hline Oscillator Output Voltage & \(V_{\text {out }}\) & & 150 & 200 & 400 & mV \\
\hline \multirow[t]{2}{*}{Stop Output Voltage} & \multirow[t]{2}{*}{\(\mathrm{V}_{11}\)} & \(\mathrm{V}_{\text {in }}=0\) & 4.3 & 4.6 & - & V \\
\hline & & \(\mathrm{V}_{\mathrm{in}}=1 \mathrm{mV}\) & - & - & 2.7 & V \\
\hline Stop Sensitivity & \(V_{\text {in }}\) & \(\mathrm{V}_{11}=1.5 \mathrm{~V}, 0 \% \mathrm{AM}\) & 27 & 35 & 80 & \(\mu \mathrm{V}\) \\
\hline Stop Bandwidth & & \(\mathrm{V}_{\text {in }}=1 \mathrm{mV}, \mathrm{V}_{11}=1.5 \mathrm{~V}, 0 \% \mathrm{AM}\) & 8.0 & 10.2 & 13.5 & kHz \\
\hline \multirow[t]{2}{*}{Wide-Band AGC} & \multirow[t]{2}{*}{\(\mathrm{V}_{\text {agc }}\)} & \(\mathrm{V}_{\text {in }}=0\) & - & - & 0.2 & V \\
\hline & & \(\mathrm{V}_{\text {in }}=60 \mathrm{mV}\) & 2.0 & - & - & V \\
\hline Overload & \(V_{\text {in }}\) & THD \(=10 \%, 80 \%\) AM & 25 & 70 & - & mV \\
\hline Input Limiting Threshold & \(\mathrm{V}_{\text {TH }}\) & Pin \(10, \Delta f= \pm 3 \mathrm{kHz},-3 \mathrm{~dB}\) & - & 12 & - & \(\mu \mathrm{V}\) \\
\hline FM Recovered Audio & \(\mathrm{V}_{10}\) & \(\Delta f= \pm 3 \mathrm{kHz}, \mathrm{f}_{\mathrm{m}}=50 \mathrm{~Hz}\) & - & 380 & - & mV \\
\hline \multirow[t]{2}{*}{Signal-to-Noise Ratio} & \multirow[t]{2}{*}{\(\mathrm{S}+\mathrm{N} / \mathrm{N}\)} & \(\mathrm{V}_{\text {in }}=250 \mu \mathrm{~V}\) & 45 & 50 & - & dB \\
\hline & & \(\mathrm{V}_{\mathrm{in}}=10 \mathrm{mV}\) & - & 60 & - & dB \\
\hline AGC Figure of Merit & \(V_{\text {in }}\) & \(\Delta \mathrm{V}_{\text {OUT }}=-10 \mathrm{~dB}\) ref. \(\mathrm{V}_{\text {in }}=5 \mathrm{mV}\) & 4.2 & 6.0 & 8.4 & \(\mu \mathrm{V}\) \\
\hline \multirow[t]{2}{*}{Delayed AGC Voltage} & \multirow[t]{2}{*}{\(\mathrm{V}_{17}\)} & \(\mathrm{V}_{\text {in }}=0\) & 1.5 & 1.65 & 1.8 & V \\
\hline & & \(\mathrm{V}_{\mathrm{in}}=1 \mathrm{mV}\) & 0.6 & 0.85 & 1.2 & V \\
\hline \multirow[t]{2}{*}{Regulator Voltage} & \multirow[t]{2}{*}{\(V_{9}\)} & & - & 5.1 & - & V \\
\hline & & Pin 20 Grounded (Muted) & - & - & 0.6 & V \\
\hline
\end{tabular}

Small-Signal AC Parameters at \(\mathbf{T}_{A}=+25^{\circ} \mathbf{C}\), \(V_{\text {CC }}=14.4 \mathrm{~V}, \mathbf{f}_{\mathbf{o}}=1 \mathrm{MHz}, \mathrm{f}_{\mathbf{i f}}=450 \mathrm{kHz}\)
\begin{tabular}{|l|l|l|}
\hline Characteristic & Pins & Typical Value \\
\hline
\end{tabular}

MIXER
\begin{tabular}{|l|c|c|}
\hline Input Resistance & 18 & \(5 \mathrm{k} \Omega\) \\
\hline Input Capacitance & 18 & 20 pF \\
\hline Transconductance & 18 to 19 & 4 mmho \\
\hline Output Resistance & 19 & \(75 \mathrm{k} \Omega\) \\
\hline Output Capacitance & 19 & 4 pF \\
\hline
\end{tabular}

IF
\begin{tabular}{|l|c|c|}
\hline Input Resistance & 1 & \(8 \mathrm{k} \Omega\) \\
\hline Input Capacitance & 1 & 7 pF \\
\hline Voltage Gain & 1 to 8 & 54 dB \\
\hline Output Resistance & 8 & \(45 \Omega\) \\
\hline
\end{tabular}

Typical values are given for circuit design information only.

TEST CIRCUIT


TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS


\(f_{\text {in }}\) in \(k H z\)


\section*{A HIGH-PERFORMANCE ELECTRONICALLY-TUNED AM STEREO RECEIVER FOR AUTOMOTIVE APPLICATION USING THE ULN3841A}

The advent of AM stereo has changed the perception of AM as a low-fidelity medium. This has caused a revaluation of AM receiver performance objectives, particularly minimum audio bandwidth. To achieve satisfactory stereo imaging, a minimum highfrequency response of 4 kHz has been shown to be necessary. Additionally, AM stereo has imposed the totally new requirements of phase linearity and freedom from incidental phase noise and modulation.

\section*{RF SECTION}

RF gain is provided by a large-area JFET, selected for high gate-to-channel capacity to provide a capacitive match to the broad-band antenna. To further improve this match, a wide-band step-up transformer T1 is also included. The inductance of this transformer was selected to resonate with typically 90 pF cable capacity at the lower band edge to improve across the band gain uniformity. T1 improves usable sensitivity, typically 3 dB . A cascode bipolar stage is also included to prevent Miller effect from loading the antenna, providing typically 2 dB improvement in usable sensitivity at 1400 kHz .

Overall gain of the RF stage is low to minimize cross-modulation, made possible by a low noise figure mixer. At moderate signal levels, cross-modulation is primarily limited by the performance of the JFET. At higher levels, wide-band AGC is applied to a clamp transistor at the antenna. This signal is derived from the secondary to T2 and is rectified and amplified by the ULN3841A.

A wider RF bandwidth is used to reduce the effects of mistracking and misalignment on stereo separation and distortion. The overall bandwidth (audio response) and band shape of the receiver should be determined by the IF selectivity.

To achieve widest bandwidth with minimum sacrifice in out-band selectivity, a double-tuned section was selected, T2 and T3. To further enhance bandwidth vs. selectivity performance across the band, a combination of frequency-dependent loading and coupling is used. The \(330 \mu \mathrm{H}\) choke is used

\section*{3841 \\ AM SIGNAL PROCESSOR}
as top coupling and is constant across the band; the \(.047 \mu \mathrm{~F}\) capacitor is a bottomcoupling element which decreases coupling with increasing frequency. The varactor diode series-loading resistors ( \(6.8 \Omega\) ) are also employed to reduce \(Q\) at the lower end of the band. This produces typical 6 dB bandwidths of 18.6 kHz at 600 kHz and 24 kHz at 1400 kHz . Variable coupling also reduces gain variation across the band (ref. 1).

\section*{MIXER AND IF}

The output from the double-tuned RF is applied to the balanced mixer, pin 18, which is biased from pin 17. Output from the mixer is taken via T5. The primary impedance is \(15 \mathrm{k} \Omega\). Secondary and Q are selected for the ceramic filter which was chosen for stereo performance and bandwidth. This filter has a quasi-parabolic band pass and reasonably constant group delay. Termination resistors at pin 1 are configured as a pad to permit adjustment of overall gain.

The detector coil (L1) serves as the AM detector and also establishes the stop bandwidth. Tuning accuracy is established by evaluating phase shift across the detector coil employing circuitry similar to that used in FM discriminators. Stop phase criteria is internally set to one-half the 3 dB bandwidth ( \(\mathrm{f}_{\mathrm{i}} / 2 \mathrm{x}\) loaded Q) of L1. The value in the application is 20 . This circuit also recovers narrow-band FM at pin 10.

AGC rate is selected for audio performance. AGC action is removed from the stop circuit, which effectively eliminates the tradeoff between AGC performance and permitted scanning rate. Monaural output is provided in this application for alignment and evaluation. If the monaural output is not required the 10 \(\mathrm{k} \Omega\) and \(.005 \mu \mathrm{~F}\) components can be deleted without affecting stereo performance. In this application the ULN3841A stop detector output (pin 11) is applied through a time delay to the AM stereo decoder force monaural input to reset the decoder counters during the tuning. The IF signal for the decoder is taken out at the detector coil.

TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS


\section*{STEREO DECODER}

The component values used with the AM stereo decoder are based on the applications information as given elsewhere. Note that the pilot-tone and co-channel components should be precision as shown (ref. 2, 3).

\section*{REFERENCES}
1. "Development of High Quality Receiver for AM Stereo" by Jon P. Grosjean and Oliver Richards, publication TP80-5.
2. "Pilot-Tone Band-Pass Filter Circuit Component Tolerance Considerations," Motorola, publication M68465.
3. "VCO and Phase-Lock Loop Performance," Motorola publication M684131.

AM STEREO RECEIVER FOR AUTOMOTIVE APPLICATION

\section*{3844}

\section*{DUAL-CONVERSION AM RECEIVER}


Dwg. No. PS-012
ABSOLUTE MAXIMUM RATINGS
Supply Voltage, \(\mathrm{V}_{\mathrm{CC}}\) ..... 12 V
Package Power Dissipation, \(\mathrm{P}_{\mathrm{D}}\) ..... 1.2 W
Operating Temperature Range,Storage Temperature Range,

Providing the AM signal processing functions for an electronically tuned AM receiver (ETR), the A3844EEP includes two balanced mixers, a crystal local oscillator, an L/C-tuned local oscillator, oscillator buffer, IF amplifier, AM detector, scan control detectors, and a switchable voltage regulator. This dual-conversion device mixes the incoming RF up to a first IF of 10.7 MHz , then down to 450 kHz , and then detects the audio. The addition of a JFET matched to a whip antenna, RF low-pass filter, IF selectivity, and audio stages gives a complete AM radio which can be used in automotive receivers. The frequency-detecting stop circuit is also capable of recovering narrow-band \(F M\), making it useful for scanners or weather band radio applications.

The A3844EEP has a greatly improved stop detection system over other existing devices. It uses the dual criteria of frequency and amplitude for establishing a valid stop. Tuning accuracy (frequency criterion) is established by evaluating phase shift across the detector coil. The circuitry is similar to that used in FM discriminators. Since this detection system is phase operated, it remains effective even in the presence of strong signals, which cancause false stops in systems using narrowband filters. The amplitude criterion for stop is determined by evaluating the IF level. It includes a unique circuit that removes the effect of the AGC action. This allows the AGC tuning components to be selected for low-frequency audio performance without compromising scanning speed. The A3844EEP is an improved, direct replacement for the ULN3847EP.

This AM signal processor is packaged in a 28-lead plastic leaded chip carrier (PLCC) for surface-mount applications and is rated for operation over the temperature range of \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\). Devices for operation over a temperature range of \(-40^{\circ} \mathrm{C}\) to \(+105^{\circ} \mathrm{C}\) are available on special order.

\section*{FEATURES}
- Low Noise Figure
- High Dynamic Range First Mixer
- Balanced Mixers
- Buffered Oscillators
- Very Effective Stop Detector
- Dual Wide-Band AGC
- Delayed AGC
- Narrow-Band FM Output
- Full-Wave Detector
- Low Temperature Drift
\(\square 6.5 \mathrm{~V}\) to 12 V Operating Range

\section*{APPLICATIONS}
- Automobile Radios
- High-Quality Home Entertainment Receivers
- World-Band Receivers
- CB Transceivers

Always order by complete part number: A3844EEP

ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} C, \mathbf{V}_{C C}=10 \mathrm{~V}, f_{o}=1 \mathrm{MHz}, f_{\text {if1 }}=10.7 \mathrm{MHz}\), \(\mathbf{f}_{\text {if } 2}=450 \mathrm{kHz}, \mathbf{f}_{\mathrm{m}}=1 \mathbf{k H z}\)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{4}{|c|}{Limits} \\
\hline & & & Min. & Typ. & Max. & Units \\
\hline \multirow[t]{2}{*}{Supply Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{\mathrm{cc}}\)} & \(\mathrm{I}_{2}, \mathrm{~V}_{\text {in }}=0\) & - & 50 & 65 & mA \\
\hline & & \(\mathrm{I}_{2}, \mathrm{~V}_{\text {in }}=0, \mathrm{~V}_{24}=0\) (Muted) & - & 3.0 & - & mA \\
\hline Sensitivity & \(V_{\text {in }}\) & \(\mathrm{V}_{\text {out }}=50 \mathrm{mV}\) & - & 6.0 & - & \(\mu \mathrm{V}\) \\
\hline Usable Sensitivity & \(V_{\text {in }}\) & \(\mathrm{S}+\mathrm{N} / \mathrm{N}=20 \mathrm{~dB}\) & - & 14 & - & \(\mu \mathrm{V}\) \\
\hline Recovered Audio & \(\mathrm{V}_{\text {out }}\) & \(\mathrm{V}_{\mathrm{in}}=1 \mathrm{mV}\) & 200 & 250 & - & mV \\
\hline Total Harmonic Dist. & THD & \(V_{\text {in }}=1 \mathrm{mV}, \mathrm{Mod}=80 \%\) & - & 0.4 & 1.5 & \% \\
\hline Oscillator Output & \(V_{0}\) & \(V_{15}\) & - & 300 & - & mV \\
\hline \multirow[t]{2}{*}{Stop Output Voltage} & \multirow[t]{2}{*}{\(\mathrm{V}_{\text {STP }}\)} & \(\mathrm{V}_{7}, \mathrm{~V}_{\text {in }}=0\) & - & 4.8 & - & V \\
\hline & & \(\mathrm{V}_{7}, \mathrm{~V}_{\text {in }}=1 \mathrm{mV}\) & - & 0.05 & - & V \\
\hline Stop Sensitivity & \(\mathrm{V}_{\text {stp }}\) & \(\mathrm{V}_{11}=2.5 \mathrm{~V}, \mathrm{Mod}=0 \%\) & - & 100 & - & \(\mu \mathrm{V}\) \\
\hline Stop Bandwidth & \(\mathrm{BW}_{\text {STP }}\) & \(\mathrm{V}_{\text {in }}=1 \mathrm{mV}, \mathrm{V}_{11}=1.5 \mathrm{~V}, \mathrm{Mod}=0 \%\) & - & 10.2 & - & kHz \\
\hline \multirow[t]{3}{*}{Wide-Band AGC} & \multirow[t]{3}{*}{\(\mathrm{V}_{\text {AGC }}\)} & \(\mathrm{V}_{\text {in }}=0\) & - & 7.5 & - & V \\
\hline & & \(V_{\text {in }}=18 \mathrm{mV}\) & - & 6.5 & - & V \\
\hline & & \(\mathrm{V}_{\text {in }}=60 \mathrm{mV}\) & - & 1.0 & - & V \\
\hline \multirow[t]{2}{*}{Overload} & \multirow[t]{2}{*}{\(V_{\text {in }}\)} & \(\mathrm{V}_{\text {out }}=10 \%\) THD, Mod \(=80 \%\) & - & 200 & - & mV \\
\hline & & First Mixer & - & 450 & - & mV \\
\hline -3dB Limiting & \(V_{\text {in }}\) & Mod \(=3 \mathrm{kHz}\) peak deviation & - & 12 & - & \(\mu \mathrm{V}\) \\
\hline IF Output Voltage & \(V_{\text {out }}\) & \(\mathrm{V}_{\mathrm{in}}=1 \mathrm{mV}\) & - & 197 & - & mV \\
\hline FM Recovered Audio & \(V_{\text {out }}\) & \(\mathrm{V}_{6}\), Mod \(=3 \mathrm{kHz}\) peak deviation & - & 380 & 一 & mV \\
\hline \multirow[t]{2}{*}{Signal to Noise Ratio} & \multirow[t]{2}{*}{\(\mathrm{S}+\mathrm{N} / \mathrm{N}\)} & \(\mathrm{V}_{\mathrm{in}}=1 \mathrm{mV}\) & - & 55 & - & dB \\
\hline & & \(V_{\text {in }}=10 \mathrm{mV}\) & - & 60 & - & dB \\
\hline AGC Figure of Merit & FOM & Ref. at \(\mathrm{V}_{\text {in }}=5 \mathrm{mV}, \mathrm{V}_{\text {in }}\) or \(\mathrm{V}_{\text {out }}=-10 \mathrm{~dB}\) & - & 30 & - & \(\mu \mathrm{V}\) \\
\hline \multirow[t]{2}{*}{Regulator Voltage} & \multirow[t]{2}{*}{\[
V_{\mathrm{REG}}
\]} & \(\mathrm{V}_{5}\) & - & 5.1 & - & V \\
\hline & & \(\mathrm{V}_{5}, \mathrm{~V}_{24}=0\) (Muted) & - & 0 & 0.2 & V \\
\hline Reference Voltage & \(\mathrm{V}_{\text {REF }}\) & \(\mathrm{V}_{13}\) & - & 3.5 & - & V \\
\hline
\end{tabular}

\title{
3845 AND 3846
}

\section*{AM NOISE BLANKERS}


Dwg. No. PS-003

\section*{ABSOLUTE MAXIMUM RATINGS}

Supply Voltage, \(\mathrm{V}_{\mathrm{cc}} \ldots \ldots .\).
Package Power Dissipation,
\(P_{D}\). . . . . . . . . . . . . . . . . . . . . . 880 mW Operating Temperature Range,

Storage Temperature Range,
\(\mathrm{T}_{\mathrm{S}} \ldots \ldots . . . . . . . \mathbf{- 5 5}^{\circ} \mathrm{C}\) to \(\mathbf{+ 1 2 5}^{\circ} \mathrm{C}\)

These noise blanker integrated circuits contain all of the necessary circuitry for adding an extremely efficient noise blanking technique (patents pending) to any type of AM tuner or receiver with RF input frequencies (or a first IF) to 30 MHz . The ULN3845A features dual audio channels and is intended for AM-stereo or independent sideband applications. The ULN3846A has only a single audio channel but is electrically identical to the ULN3845A in all other respects.

A high input impedance, high-gain, broadband RF amplifier permits these devices to be directly connected to the RF stage of a tuner. The internal automatic gain control circuitry insures that the noise detection threshold remains constant with changes in input signal level. The AGC circuitry is identical to that of the ULN3841A AM signal processor and is especially recommended for use with those devices. The response time of the RF gate is sufficiently fast to blank the noise pulse at the output of the mixer before the IF filter. Very-short blanking times will effectively suppress most of the interfering noise. Residual audio noise is removed by an audio sample-and-hold gate. The RF blanking time, audio gate delay time, and audio gate blanking time can all be independently adjusted to suit the particular application.

These AM noise blankers are packaged in plastic DIPs and are rated for operation over the temperature range of \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\).

\section*{FEATURES}
- RF Blanking to 30 MHz
- Single-Channel or Stereo Audio Blanking
- Adjustable RF and Audio Blanking Time
- Adjustable Audio Blanking Delay
- Sample-and-Hold MOS Audio Gates
- Internal Voltage Regulation
- Minimum External Components

\section*{APPLICATIONS}
- AM and AM-Stereo Automotive Radios
- CB Transmitter/Receivers
- Short-Wave Receivers
- Mobile Communications Equipment

Always order by complete part number:
\begin{tabular}{|l|l|}
\hline Part Number & Function \\
\hline ULN3845A & Stereo Noise Blanker \\
\hline ULN3846A & Mono Noise Blanker \\
\hline
\end{tabular}

\title{
3845 AND 3846 \\ AM NOISE BLANKERS
}

\section*{ULN3646A}


Dwg. No. PS-004

\section*{TEST CIRCUIT FIGURE 1}


Note that the noise-pulse input is attenuated 20 dB by the test circuit.


ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} C, V_{C C}=9 \mathbf{V}, f_{\mathbf{r f}}=1 \mathrm{MHz}\), Noise \(\left(f_{\text {noise }}\right)=500 \mathrm{~Hz}\) Square Wave, \(f_{a f}=1 \mathrm{kHz}\), Test Figure 1 .
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Test Pins*} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{4}{|c|}{Limits} \\
\hline & & & Min. & Typ. & Max. & Units \\
\hline Supply Voltage Range & 18 & Operating & 7.5 & 9.0 & 12 & V \\
\hline Quiescent Supply Current & 18 & \(\mathrm{V}_{\mathrm{RF}}=0\) & - & 12 & 20 & mA \\
\hline
\end{tabular}

RF INPUT AMPLIFIER:
\begin{tabular}{|l|c|l|cc|c|}
\hline Trigger Threshold & 1 & Noise Pulse Amplitude for \(\mathrm{V}_{\mathrm{RF}}=0\) & - & 100 & - \\
\hline Modulation Threshold & 1 & Noise Pulse Modulation for \(\mathrm{V}_{\mathrm{RF}}=1 \mathrm{mV}\) & - & 85 & - \\
\hline Detector Rise Time & 12 & \(\mathrm{C}_{12}=0\) & - & 500 & - \\
\hline
\end{tabular}

RF SWITCH:
\begin{tabular}{|l|c|l|lcc|c|}
\hline ON Resistance & \(15-16\) & & - & 50 & 70 & \\
\hline OFF Resistance & \(15-16\) & & - & 100 & - & k \\
\hline Time Delay & \(1-15\) & \begin{tabular}{c} 
From Beginning of RF Pulse \\
to Beginning of RF Blanking
\end{tabular} & - & 1.5 & 3.0 & \(\mu \mathrm{~s}\) \\
\hline
\end{tabular}

AUDIO SWITCHES:
\begin{tabular}{|l|c|c|ccc|c|}
\hline Attenuation & \(9-8,10-11\) & & 60 & 80 & - & dB \\
\hline Noise & 8,11 & & - & 1.5 & 6.0 & mVpp \\
\hline Crosstalk & 8,11 & ULN3845A Only & - & 60 & - & dB \\
\hline Gain & \(9-8,10-11\) & & -1.0 & -0.5 & 0 & dB \\
\hline Total Harmonic Distortion & 8,11 & \(\mathrm{~V}_{\mathrm{af}}=300 \mathrm{mV}, \mathrm{V}_{\text {noise }}=0\) & - & \(<0.1\) & 0.5 & \(\%\) \\
\hline Input Impedance & 9,10 & & - & 100 & - & k \\
\hline Output Impedance & 8,11 & & - & 1.0 & - & k \\
\hline
\end{tabular}

\section*{BLANKING TIMERS:}
\begin{tabular}{|l|l|l|ll|c|}
\hline RF Blanking & 15 & \(R_{13}=350 \mathrm{k}\) & 45 & 55 & 65 \\
\hline Audio Delay & 8 & \(\mathrm{R}_{5}=350 \mathrm{k}\) & 40 & 50 & 62 \\
\hline Audio Blanking & 8 & \(\mathrm{R}_{6}=110 \mathrm{k}, \mathrm{C}_{7}=0.0012 \mu \mathrm{~F}\) & 220 & 290 & 360 \\
\hline
\end{tabular}

\footnotetext{
*Pin numbers are for ULN3845A.
}

\section*{3845 AND 3846}

\section*{AM NOISE BLANKERS}

\section*{CIRCUIT DESCRIPTION}

Previous attempts at suppression of impulse noise in AM receivers have used a variety of approaches ranging from gating the signal OFF at the antenna to simply clipping (limiting) any signal that was larger than the average modulation. Unfortunately, the former can generate as much noise as it removes while the latter only reduces the level of noise impulses and does not remove them.

A major problem in attempting to suppress impulse noise in an AM receiver can best be described by looking at the shape of a noise pulse as it passes through a typical tuner as shown in Figure 2. Here, a typical \(0.5 \mu \mathrm{~s}\) pulse is applied to the antenna input. The resulting waveforms are essentially the impulse response of the different selectivity sections as limited only by the dynamic range of the individual sections. Note that the signal remains quite narrow until the IF filter is reached. Because of the relatively narrow bandwidth of the IF filter, the limiting of the IF amplifier, and the filtering effect of the detector, the audio output resulting from the impulse is much wider than the original input pulse and is therefore much more objectionable.

One blanking scheme currently in use senses the noise pulse in the IF amplifier and blanks the audio output. This results in a long blanking time and poor performance at the higher frequencies where a short blanking time is needed most.

The ULN3845A and ULN3846A take a different approach to the noise suppression problem by sensing the noise pulse in the receiver's RF section and blanking the pulse before it reaches the IF. This requires a noise amplifier with a minimum propagation delay and high-speed gating.

Blanking the noise pulse in this way is very effective, but some of the interference can still reach the audio output due to the loss of carrier during the blanking interval. For this purpose, an additional delay, blanking interval, and audio gate (or gates in the case of the ULN3845A) are included to further suppress any residual signal. The result is almost \(100 \%\) suppression of impulse noise including that from ignition systems and from sources producing interference at a power line rate such as light dimmers and fluorescent lamps.

QUIESCENT DC VOLTAGES (FOR CIRCUIT DESIGN INFORMATION ONLY)
\begin{tabular}{|cc|l|c|}
\hline \multicolumn{2}{|c|}{ Pin Number } & & Typical \\
ULN3845A & ULN3846A & Pin Function & DC Voltage \\
\hline 1 & 1 & RF In & 3.1 \\
2 & 2 & RF Bypass & 3.1 \\
3 & 3 & RFBias & 3.1 \\
4 & 4 & RF AGC & 0.9 \\
5 & 5 & Audio Delay & 4.8 \\
6 & 6 & Audio Blank Time (R) & 4.8 \\
7 & 7 & Audio BlankTime (C) & 4.8 \\
8 & 8 & Audio Out & 4.75 \\
9 & 9 & Audio In & 4.0 \\
10 & - & Audio In \(_{2}\) & 4.75 \\
11 & - & Audio Out & \\
12 & 10 & Noise Differentiator & 4.0 \\
13 & 11 & RF Blank Time & 4.9 \\
14 & 12 & Ground & 4.8 \\
15 & 13 & RF Gate High & Reference \\
16 & 14 & RF Gate Low & - \\
17 & 15 & No Connection & - \\
18 & 16 & Supply & 0 \\
\hline
\end{tabular}

Referring to the Functional Block Diagram, the RF input stage is a differential amplifier, so that the input impedance is high. The triggering threshold at the RF amplifier input is about \(15 \mu \mathrm{~V}\) at 1 MHz . This means that a pulsed RF input signal of \(15 \mu \mathrm{~V}\) will exceed the threshold and trigger the blanker. The external capacitor at the \(\mathrm{dV} / \mathrm{dt}\) detector circuit \(\left(\mathrm{C}_{12}\right)\) is selected so that audio signals do not cause triggering. At high input levels, the threshold is internally set so that an RF burst of \(50 \%\) modulation triggers the blanker. A resistor in parallel with \(\mathrm{C}_{13}\) will increase the detection threshold level.

The RF-switching MOSFET (pins 15-16) is controlled by the RF one-shot whose gate time is determined by the value of \(R_{13}\).
\[
\text { RF Gate Time }(\mu \mathrm{s})=157 \times 10^{-12} \times \mathrm{R}_{13}
\]
where \(R_{13}\) should be greater than 33 k . Smaller values for \(\mathrm{C}_{12}\) will reduce the sensitivity to RF input pulses. The MOSFET turns ON within approximately \(1.5 \mu \mathrm{~s}\) (shunting the RF signal to ground) after a noise pulse is detected and then turns OFF over a \(15 \mu\) s period after the end of the RF gate time. The ON resistance of the MOSFET is about 40 The slow turn-OFF prevents any additional transients from being introduced into the receiver by the RF gate. The internal gate circuit also includes charge-balancing circuits so that switching transients are canceled and do not appear at the output. These features ensure transient-free switching even when the RF gate is connected to the low-level input stages of a receiver. Note that the RF gate must be

\title{
TYPICAL PULSE RESPONSE FIGURE 2
}


Dwg. No. OS-001
connected to a supply to obtain the minimum ON-resistance of the MOSFET gate. This makes it convenient to connect the RF gate in parallel with the receiver mixer output transformer primary.

Blanking in the RF or mixer sections of the receiver removes most of the noise pulse but a small amount still remains due to the hole punched in the carrier. This residual noise is theoretically somewhere between the peak audio and 100\% negative modulation but is significantly smaller and narrower than that which the impulse would normally produce without blanking. An audio delay, one-shot, and audio gate(s) are included to eliminate this residual signal.

The audio delay is determined by the value of \(\mathrm{R}_{5}\) :
\[
\text { Audio Gate Delay }(\mu \mathrm{s})=143 \times 10^{-12} \times R_{5}
\]
where \(R_{5}\) should be greater than 33 k . The amount of delay required will depend on the IF filtering characteristics of the particular receiver design. After the audio delay time, the audio one-shot is triggered. The audio switching MOSFETs (pins 8-9 and pins 10-11) are controlled by the audio one-shot whose gate time is determined by the values of \(R_{5}\) and \(\mathrm{C}_{7}\) :

Audio Gate Time \((\mu \mathrm{s})=2.2 \times \mathrm{R}_{6} \times \mathrm{C}_{7}\)
The MOSFET audio gates also include charge-balancing circuits to eliminate switching transients.

\section*{TYPICAL RF FREQUENCY RESPONSE}


Dwg. No. GS-006

\section*{TYPICAL APPLICATION}

A typical application using the ULN3845A in a C-QUAM® AM stereo car radio tuner is shown in Figure 3. Although there is a \(1.5 \mu \mathrm{~s}\) delay from the beginning of the noise pulse to the start of blanking, this is small compared with the impulse response time of the receiver. It takes almost \(10 \mu\) s for the RF noise burst to reach \(70 \%\) amplitude at the mixer input. The blanker RF input could have been connected to the collector of the discrete RF amplifier, but the bandwidth is much wider there and false triggering from strong adjacent channel signals could occur.

The ULN3845A and ULN3846A noise blankers can also be used in dual-conversion AM tuners. The blanker RF input would then be connected at the first IF amplifier input and the blanker RF gate connected at the second mixer output. Since the first IF band-width is usually relatively wide, the noise pulses are narrower, and the RF blanking time will be correspondingly less. In this case, it may be necessary to reduce the value of capacitor \(C_{12}\) so that the noise separator does not extend the RF blanking time.

\section*{COIL INFORMATION FOR HIGH-PERFORMANCE ETR AM STEREO RECEIVER WITH NOISE BLANKING}
\begin{tabular}{|l|c|c|c|c|l|}
\hline & Symbol & \(\mathbf{Q}\) & N1:N2 & N1:N3 & \multicolumn{1}{|c|}{ Toko Part Number } \\
\hline Antenna & \(\mathrm{T}_{1}\) & & \(1: 1.6\) & & \begin{tabular}{l}
\(7 \mathrm{HN}-60064 \mathrm{CY}\)
\end{tabular} \\
\hline RF & \(\mathrm{T}_{2}, \mathrm{~T}_{3}\) & 120 & & \(10: 1\) & \begin{tabular}{l} 
RWOS-6A7894AO, \\
\(\mathrm{L}=178 \mu \mathrm{H}\)
\end{tabular} \\
\hline Local Osc. & \(\mathrm{T}_{4}\) & 120 & & \(5: 1\) & 7TRS-A5609AO \\
\hline Mixer & \(\mathrm{T}_{5}\) & & \(2: 1\) & \(8.9: 1\) & \begin{tabular}{l}
\(7 \mathrm{LC}-502112 \mathrm{~N} 4\), \\
\(\mathrm{C}_{\mathrm{T}}=180 \mathrm{pF}\)
\end{tabular} \\
\hline Detector & \(\mathrm{L}_{2}\) & 100 & & & \begin{tabular}{l} 
A7BRS-T1041Z, \\
\(\mathrm{C}_{\mathrm{T}}=1000 \mathrm{pF}\)
\end{tabular} \\
\hline
\end{tabular}
® Registered trademark of MOTOROLA, INC.


\section*{3848}

\section*{DUAL-CONVERSION AM RECEIVER}


\section*{ABSOLUTE MAXIMUM RATINGS}

Supply Voltage, VCC . . . . . . . . . . . . . . . 12 V
Package Power Dissipation, \(\mathrm{P}_{\mathrm{D}}\). . . . . 1.2 W
Operating Temperature Range,
 Storage Temperature Range,

TS \(\ldots \ldots \ldots \ldots \ldots . . . \cos ^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)

Providing the AM signal processing functions for an electronically tuned AM receiver (ETR), the A3848EEQ includes two balanced mixers, a crystal local oscillator, an L/C-tuned local oscillator, oscillator buffer, IF amplifier, AM detector, scan control detectors, and a switchable voltage regulator. This dual-conversion device mixes the incoming RF up to a first IF of 10.7 MHz , then down to 450 kHz , and then detects the audio. The addition of a JFET matched to a whip antenna, RF low-pass filter, IF selectivity, and audio stages gives a complete AM radio which can be used in automotive receivers. The frequency-detecting stop circuit is also capable of recovering narrow-band FM, making it useful for scanners or weather band radio applications. Two AGC and field-strength indicator modes provide special features for scanning.

The A3848EEQ has a greatly improved stop detection system over other existing devices. It uses the dual criteria of frequency and amplitude for establishing a valid stop. Tuning accuracy (frequency criterion) is established by evaluating phase shift across the detector coil. The circuitry is similar to that used in FM discriminators. Since this detection system is phase operated, it remains effective even in the presence of strong signals, which can cause false stops in systems using narrowband filters. The amplitude criterion for stop is determined by evaluating the IF level. It includes a unique circuit that removes the effect of the AGC action. This allows the AGC tuning components to be selected for low-frequency audio performance without compromising scanning speed.

In the normal AGC mode (AGC RESET low), a slow, narrow-band field-strength indicator (FSI) is provided for controlling signal-dependent functions such as stereo blending. A fast AGC mode (AGC RESET high) resets the AGC holding capacitors to maximum gain. This mode allows cataloging station strengths quickly during a band sweep.

This AM signal processor is packaged in a rectangular, 32-lead, plastic, leaded chip carrier (PLCC) for surface-mount applications and is rated for operation over the temperature range of \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\). Devices for operation over a temperature range of \(-40^{\circ} \mathrm{C}\) to \(+105^{\circ} \mathrm{C}\) are available on special order.

\section*{FEATURES}
- Low Noise Figure
- High Dynamic Range First Mixer
- Balanced Mixers
- Field-Strength Indicator
- Buffered Oscillators
- Very Effective Stop Detector
- Dual Wide-Band AGC
- Delayed AGC
- Narrow-Band FM Output
- Full-Wave Detector
- Low Temperature Drift
- 6.5 V to 12 V Operating Range

Always order by complete part number:

\section*{3848 \\ DUAL-CONVERSION AM RECEIVER}

ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} C, V_{C C}=10 \mathrm{~V}, \mathbf{f}_{\mathbf{o}}=1 \mathrm{MHz}, \mathbf{f}_{\mathrm{if} 1}=10.7 \mathrm{MHz}\), \(\mathbf{f}_{\text {if } 2}=450 \mathrm{kHz}, \mathbf{f}_{\mathrm{m}}=1 \mathbf{k H z}\)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{4}{|c|}{Limits} \\
\hline & & & Min & Typ & Max & Units \\
\hline \multirow[t]{2}{*}{Supply Current} & \multirow[t]{2}{*}{Icc} & \(\mathrm{I}_{2}, \mathrm{~V}_{\text {in }}=0\) & - & 50 & 65 & mA \\
\hline & & \(\mathrm{I}_{2}, \mathrm{~V}_{\text {in }}=0, \mathrm{~V}_{27}=0\) (Muted) & - & 3.0 & - & mA \\
\hline Sensitivity & \(V_{\text {in }}\) & \(\mathrm{V}_{\text {out }}=50 \mathrm{mV}\) & - & 6.0 & - & \(\mu \mathrm{V}\) \\
\hline Usable Sensitivity & \(V_{\text {in }}\) & \(\mathrm{S}+\mathrm{N} / \mathrm{N}=20 \mathrm{~dB}\) & - & 14 & - & \(\mu \mathrm{V}\) \\
\hline Recovered Audio & \(V_{\text {out }}\) & \(\mathrm{V}_{\text {in }}=1 \mathrm{mV}\) & 200 & 250 & - & mV \\
\hline Total Harmonic Dist. & THD & \(\mathrm{V}_{\text {in }}=1 \mathrm{mV}, \mathrm{Mod}=80 \%\) & - & 0.4 & 1.5 & \% \\
\hline Oscillator Output & \(\mathrm{V}_{0}\) & \(\mathrm{V}_{17}\) & - & 300 & - & mV \\
\hline \multirow[t]{2}{*}{Stop Output Voltage} & \multirow[t]{2}{*}{\(\mathrm{V}_{\text {STP }}\)} & \(\mathrm{V}_{8}, \mathrm{~V}_{\text {in }}=0\) & - & 4.8 & - & V \\
\hline & & \(\mathrm{V}_{8}, \mathrm{~V}_{\text {in }}=1 \mathrm{mV}\) & - & 0.05 & - & V \\
\hline Stop Sensitivity & \(\mathrm{V}_{\text {stp }}\) & \(\mathrm{V}_{12}=2.5 \mathrm{~V}, \mathrm{Mod}=0 \%\) & - & 100 & - & \(\mu \mathrm{V}\) \\
\hline Stop Bandwidth & \(\mathrm{BW}_{\text {STP }}\) & \(\mathrm{V}_{\text {in }}=1 \mathrm{mV}, \mathrm{V}_{12}=1.5 \mathrm{~V}, \mathrm{Mod}=0 \%\) & - & 10.2 & - & kHz \\
\hline \multirow[t]{3}{*}{Wide-Band AGC} & \multirow[t]{3}{*}{\(\mathrm{V}_{\text {AGC }}\)} & \(\mathrm{V}_{\text {in }}=0\) & - & 7.5 & - & V \\
\hline & & \(\mathrm{V}_{\text {in }}=18 \mathrm{mV}\) & - & 6.5 & - & V \\
\hline & & \(\mathrm{V}_{\text {in }}=60 \mathrm{mV}\) & - & 1.0 & - & V \\
\hline \multirow[t]{5}{*}{Field-Strength Indicator Output Voltage (unmodulated, AGC Reset High)} & \multirow[t]{5}{*}{\(\mathrm{V}_{\mathrm{FSI}}\)} & \(\mathrm{V}_{\text {in }}=0\) & - & - & 0.5 & V \\
\hline & & \(\mathrm{V}_{\text {in }}=10 \mu \mathrm{~V}\) & - & 1.1 & - & V \\
\hline & & \(\mathrm{V}_{\text {in }}=100 \mu \mathrm{~V}\) & - & 2.2 & - & V \\
\hline & & \(\mathrm{V}_{\text {in }}=1 \mathrm{mV}\) & - & 3.3 & - & V \\
\hline & & \(\mathrm{V}_{\text {in }}=10 \mathrm{mV}\) & 4.0 & 4.4 & 5.0 & V \\
\hline \multirow[t]{5}{*}{Field-Strength Indicator Output Voltage (unmodulated, AGC Reset Low)} & \multirow[t]{5}{*}{\(\mathrm{V}_{\text {FSI }}\)} & \(\mathrm{V}_{\text {in }}=0\) & - & - & 0.5 & V \\
\hline & & \(\mathrm{V}_{\text {in }}=10 \mu \mathrm{~V}\) & - & 1.1 & - & V \\
\hline & & \(\mathrm{V}_{\text {in }}=100 \mu \mathrm{~V}\) & - & 2.2 & - & V \\
\hline & & \(\mathrm{V}_{\text {in }}=1 \mathrm{mV}\) & - & 3.3 & - & V \\
\hline & & \(\mathrm{V}_{\text {in }}=10 \mathrm{mV}\) & 4.0 & 4.4 & 5.0 & V \\
\hline \multirow[t]{2}{*}{Overload} & \multirow[t]{2}{*}{\(V_{\text {in }}\)} & \(V_{\text {out }}=10 \%\) THD, Mod \(=80 \%\) & - & 200 & - & mV \\
\hline & & First Mixer (Note 2) & - & 450 & - & mV \\
\hline -3dB Limiting & \(\mathrm{V}_{\text {in }}\) & Mod \(=3 \mathrm{kHz}\) peak deviation & - & 12 & - & \(\mu \mathrm{V}\) \\
\hline IF Output Voltage & \(V_{\text {out }}\) & \(\mathrm{V}_{\mathrm{in}}=1 \mathrm{mV}\) & - & 197 & - & mV \\
\hline FM Recovered Audio & \(V_{\text {out }}\) & \(\mathrm{V}_{7}, \mathrm{Mod}=3 \mathrm{kHz}\) peak deviation & - & 380 & - & mV \\
\hline \multirow[t]{2}{*}{Signal to Noise Ratio} & \multirow[t]{2}{*}{\(\mathrm{S}+\mathrm{N} / \mathrm{N}\)} & \(\mathrm{V}_{\text {in }}=1 \mathrm{mV}\) & - & 55 & - & dB \\
\hline & & \(\mathrm{V}_{\text {in }}=10 \mathrm{mV}\) & - & 60 & - & dB \\
\hline AGC Figure of Merit & FOM & Ref. at \(\mathrm{V}_{\text {in }}=5 \mathrm{mV}, \mathrm{V}_{\text {in }}\) or \(\mathrm{V}_{\text {out }}=-10 \mathrm{~dB}\) & - & 30 & - & \(\mu \mathrm{V}\) \\
\hline \multirow[t]{2}{*}{Regulator Voltage} & \multirow[t]{2}{*}{\(\mathrm{V}_{\text {REG }}\)} & \(\mathrm{V}_{6}\) & - & 5.1 & - & V \\
\hline & & \(\mathrm{V}_{6}, \mathrm{~V}_{27}=0\) (Muted) & - & 0 & 0.2 & V \\
\hline Reference Voltage & \(\mathrm{V}_{\text {REF }}\) & \(\mathrm{V}_{15}\) & - & 3.5 & - & V \\
\hline
\end{tabular}

NOTES: 1. Typical data is for design information only.
2. Attenuate MIXER 1 output with \(50 \Omega\) load on mixer coil secondary, \(\mathrm{V}_{\text {out }}=10 \%\) THD, \(\operatorname{Mod}=80 \%\)

\section*{3859}

\section*{FM COMMUNICATIONS IF SYSTEM}


\section*{ABSOLUTE MAXIMUM RATINGS}

Supply Voltage, \(\mathrm{V}_{\mathrm{cc}} \ldots \ldots .\).
Mixer Input Voltage, \(\mathrm{V}_{\text {in }}\). . . . . . . . . . . . 1.0 V
Mute Terminal Voltage Range,
\(\mathrm{V}_{16} \ldots \ldots\).
Operating Temperature Range,
 Storage Temperature Range,


This low-power, narrow-band FM IF system provides the second converter, second IF, demodulator, and squelch circuitry for communications and scanning receivers.

The ULN3859A's double-balanced mixer permits low-noise operation while eliminating spurious responses, effectively rejecting tweet and IF feedthrough, and reducing local oscillator radiation. The mixer's high input impedance matches popular 10.7 MHz crystal filters while its output impedance matches most 455 kHz ceramic filters. Although designed for use with a 10.7 MHz first IF and a 455 kHz second IF, the mixer operates at other RF or IF input frequencies through 30 MHz .

A multi-stage 1 MHz differential amplifier/limiter following the second IF filter operates as a high gain stage with excellent commonmode rejection.

Audio is recovered by a quadrature FM detector that requires only a single low-cost tuned circuit.

The ULN3859A has both a low-impedance emitter-follower audio output and an AFC output. Few external components are needed for operation with noise-activated or tone squelch.

This communications IF system meets the stability requirements of many automotive applications, and also meets the low-power demands of portable radio design. Internal voltage regulators and bias supplies ensure stable performance despite variations in external supply voltage (4 to 9 V ) or temperature \(\left(-30^{\circ} \mathrm{C}\right.\) to \(\left.+70^{\circ} \mathrm{C}\right)\).

\section*{FEATURES}
- Dual Conversion

Low Current Drain
- Wide Operating Voltage Range
- High Sensitivity
- Replaces MC3359P

\footnotetext{
Always order by complete part number: ULN3859A.
}

ELECTRICAL CHARACTERISTICS at \(\mathrm{T}_{\mathrm{A}}=+\mathbf{2 5}^{\circ} \mathrm{C}, \mathbf{V}_{\mathbf{C C}}=\mathbf{8 . 0} \mathrm{V}, \mathbf{f}_{\mathbf{o}}=10.7 \mathrm{MHz}\), \(f_{m}=1.0 \mathrm{kHz}, f_{d}= \pm 3.0 \mathrm{kHz}\) (unless otherwise noted).
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[t]{2}{*}{\begin{tabular}{l}
Test \\
Pin
\end{tabular}} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{4}{|c|}{Limits} \\
\hline & & & Min. & Typ. & Max. & Units \\
\hline Operating Voltage Range & 4 & & 4.0 & 8.0 & 9.0 & V \\
\hline \multirow[t]{2}{*}{Quiescent Supply Current} & \multirow[t]{2}{*}{4} & \(\mathrm{V}_{14}=0\), Mute OFF & - & 3.0 & 6.0 & mA \\
\hline & & \(\mathrm{V}_{14} \geq 0.7 \mathrm{~V}\), Mute ON & - & 4.0 & 7.0 & mA \\
\hline Input Limiting Threshold & 18 & -3 dB Limiting & - & 2.0 & 6.0 & \(\mu \mathrm{V}\) \\
\hline Mixer Conversion Gain & 3 & See Note 1, Below & - & 24 & - & dB \\
\hline Mixer Input Resistance & 18 & & - & 3.6 & - & \(\mathrm{k} \Omega\) \\
\hline Mixer Input Capacitance & 18 & See Note 2, Below & - & 2.2 & - & pF \\
\hline Mixer Output Impedance & 3 & & - & 1.8 & - & \(\mathrm{k} \Omega\) \\
\hline Limiter Input Impedance & 5 & & - & 1.8 & - & \(\mathrm{k} \Omega\) \\
\hline Quiescent DC Output Voltage & 10 & \(V_{\text {in }}=0\) & 2.4 & 3.6 & 4.4 & V \\
\hline Audio Output Impedance & 10 & & - & 500 & - & \(\Omega\) \\
\hline Recovered Audio Output & 10 & \(\mathrm{V}_{\text {in }}=3.0 \mathrm{mV}\) & 450 & 700 & - & mV rms \\
\hline Amplifier Gain & 13 & \(\mathrm{f}=4.0 \mathrm{kHz}, \mathrm{V}_{\text {in }}=5.0 \mathrm{mV}\) & 40 & 53 & - & dB \\
\hline Quiescent DC Output Voltage & 13 & \(V_{\text {in }}=0\) & - & 1.7 & - & V \\
\hline Mute Switch Resistance & 16 & \(\mathrm{I}_{16}=2.5 \mathrm{~mA}, \mathrm{~V}_{14} \geq 0.7 \mathrm{~V}\) & - & 4.0 & 10 & \(\Omega\) \\
\hline Scan Source Current & 15 & \(\mathrm{V}_{14}=\mathrm{V}_{15}=0\), Mute OFF & 2.0 & 4.0 & - & mA \\
\hline
\end{tabular}

\section*{APPLICATION INFORMATION}
1. In a typical application, with a \(3.6 \mathrm{k} \Omega\) crystal filter source, the ULN3859A will give 23 dB conversion gain.
2. Because crystal filters are extremely sensitive to reactive loading, radio designers frequently have added a coil and/or capacitor at pin 18 to cancel the input reactance component. This practice is not required with ULN3859A, since its input is designed to match typical 10.7 MHz crystal filters. However, if an external reactive component is used, it is important to adjust it for optimal passband shape and not simply peak if for maximum sensitivity.
3. Pin 11 provides AFC. If AFC is not required, pin 11 should be grounded, or tied to pin 9 to double the available recovered audio.
4. Pin 10 may require an external resistor ( \(2 \mathrm{k} \Omega\) minimum) to ground to prevent audio rectification with some capacitive loads.

TEST CIRCUIT


\section*{3883}

\section*{FM COMMUNICATIONS IF AND AUDIO SYSTEM}


\section*{ABSOLUTE MAXIMUM RATINGS}

Supply Voltage， \(\mathrm{V}_{\mathrm{CC}} \ldots \ldots\). ．．．．．．．．．． 12 V
Mixer Input Voltage， \(\mathrm{V}_{\text {in }} \ldots \ldots . .\). ．．． 1 Vrms
Mute Input Voltage Range，
\(\mathrm{V}_{8} \ldots \ldots \ldots \ldots . .\).
Package Power Dissipation，\(P_{D}\) ．．．．．1．2 W
Operating Temperature Range，

Storage Temperature Range，
\(\mathrm{T}_{\mathrm{S}}\) ．．．．．．．．．．．．．．．\(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)

The ULN3883A low－power，narrow－band FM IF system provides the second converter，second IF demodulator，and audio amplifier circuitry for communications and scanning receivers．A double－balanced mixer permits low－noise operation while eliminating spurious responses， effectively rejecting IF feedthrough，and reducing local oscillator radia－ tion．The mixer high input impedance matches popular 10.7 MHz crystal filters and is designed to handle strong adjacent signal rejection， while its open－collector output is suitable for driving tuned transformer networks．Although designed for use with a 10.7 MHz first IF and a 455 kHz second IF，the mixer operates at other RF or IF input frequencies through 50 MHz ．After the second IF filter，a multistage 1 MHz differential amplifier／limiter operates as a high－gain stage with excellent common－mode rejection．Audio is recovered by a quadrature FM detector that requires only a single low－cost tuned circuit．An on－ board audio amplifier provides 250 mW output（at \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}\) ）with low distortion for driving a speaker．The audio switches OFF in the mute mode，thus reducing power consumption．

This communications IF system meets the stability requirements of many automotive applications and also meets the low－power demands of portable radio design．Internal voltage regulators and bias supplies ensure stable performance despite variations in external supply voltage （ 3 V to 9 V ）or temperature \(\left(-20^{\circ} \mathrm{C}\right.\) to \(+85^{\circ} \mathrm{C}\) ）．

The ULN3883A is supplied in an 18－pin dual in－line plastic package with a copper lead frame that eliminates many decoupling problems．

\section*{FEATURES}

\author{
Dual Conversion \\ 图 Wide Operating Voltage Range \\ 삼 High Sensitivity \\ … Large Dynamic Range Mixer \\ 畨 Audio Power Amplifier OFF in Standby
}

\section*{APPLICATIONS}
－Cordless Telephones
圈 Scanning Receivers
－Amateur Radio
－Land－Mobile Service

\section*{3883 \\ FM COMMUNICATIONS IF AND AUDIO SYSTEM}

ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} C, V_{C C}=4.8 \mathrm{~V}, f_{i n}=10.7 \mathrm{MHz}, f_{m}=1 \mathrm{kHz}\), \(f_{d}= \pm 3 \mathrm{kHz}, R_{L}=8 \Omega\) (unless otherwise specified).
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Test Pin} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{4}{|c|}{Limits} \\
\hline & & & Min. & Typ. & Max. & Units \\
\hline Operating Voltage Range & 5 & Functional & 3.0 & 4.8 & 9.0 & V \\
\hline \multirow[t]{2}{*}{Quiescent Current} & \multirow[t]{2}{*}{5} & Mute ON & - & 3.0 & 6.0 & mA \\
\hline & & Mute OFF & - & 10 & 15 & mA \\
\hline Input Limiting Threshold & 10 & -3 dB Limit & - & 5.4 & 8.0 & \(\mu \mathrm{V}\) \\
\hline Detector Output Voltage & 18 & & 1.1 & 1.3 & 1.4 & V \\
\hline \multirow[t]{3}{*}{Recovered Audio} & \multirow[t]{3}{*}{18} & \(\mathrm{V}_{\mathrm{cc}}=3.0 \mathrm{~V}, \mathrm{~V}_{\text {in }}=1 \mathrm{mV}\) & 95 & - & - & mV \\
\hline & & \(\mathrm{V}_{\mathrm{cc}}=4.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{in}}=1 \mathrm{mV}\) & 100 & 170 & - & mV \\
\hline & & \(\mathrm{V}_{\mathrm{cc}}=9.0 \mathrm{~V}, \mathrm{~V}_{\text {in }}=1 \mathrm{mV}\) & 110 & - & - & mV \\
\hline Muting Attenuation & 4 & Mute ON & - & \(>100\) & - & dB \\
\hline Audio Amplifier Gain & 4 & & 30 & 35 & - & dB \\
\hline Power Amplifier THD & 4 & \(\mathrm{P}_{0}=100 \mathrm{~mW}\) & - & 1.0 & 3.0 & \% \\
\hline \multirow[t]{4}{*}{Audio Power Output} & \multirow[t]{4}{*}{4} & \(\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{kHz}, \mathrm{THD}=10 \%\) & 50 & - & - & mW \\
\hline & & \(\mathrm{V}_{C C}=3.6 \mathrm{~V}, \mathrm{f}=1 \mathrm{kHz}, \mathrm{THD}=10 \%\) & - & 93 & - & mW \\
\hline & & \(\mathrm{V}_{C C}=4.8 \mathrm{~V}, \mathrm{f}=1 \mathrm{kHz}, \mathrm{THD}=10 \%\) & 160 & 260 & - & mW \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=9.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{kHz}, \mathrm{THD}=10 \%\) & 300 & - & - & mW \\
\hline Mute Control Threshold & 8 & & - & 0.6 & - & V \\
\hline Quiescent Noise Amp. Volt. & 7 & & 0.9 & 1.6 & 2.2 & V \\
\hline Noise Amplifier Gain & 6-7 & \(\mathrm{V}_{\text {in }}=600 \mu \mathrm{~V}, \mathrm{f}=4 \mathrm{kHz}\) & 45 & 53 & - & dB \\
\hline
\end{tabular}

NOTE: Typical values are given for circuit design information only.

\section*{TEST CIRCUIT AND TYPICAL APPLICATION}


\section*{CIRCUIT DESCRIPTION AND APPLICATIONS INFORMATION}

A test circuit and typical application (such as might be used for a low-cost cordless telephone) is shown. The oscillator uses a 10.245 MHz crystal to convert the first IF signal to 455 kHz . The second IF filter consists of a tuned transformer matched to a ceramic filter with about a 15 kHz bandwidth.

The output of the ceramic filter is matched with a 1.8 \(\mathrm{k} \Omega\) resistor at the input of the IF amplifier. The detector coil is loaded with a \(47 \mathrm{k} \Omega\) resistor to give a loaded Q of about 25 to produce an audio output of about 170 mVrms with a 3 kHz peak deviation. This is more than enough to drive the audio amplifier, so a resistor between the detector output and volume control can be added together with a capacitor to produce a desired de-emphasis network. Muting is accomplished by amplifying the noise present at the detector output in the absence of a signal, rectifying it and applying the rectified signal to the mute input. The audio amplifier is turned OFF when the voltage at pin 8 exceeds 0.6 V . The internal noise amplifier is connected as an active band-pass filter centered at 7 kHz . In a telephone application, this filter could be designed to respond to the guard tone signal being transmitted.

\section*{MIXER (pins 10 and 11)}

The mixer is internally biased, so that only a coupling capacitor is needed at the input. The mixer ground is pin 9 and should be connected to the input circuit ground. Pin 10 is equivalent to \(3 \mathrm{k} \Omega\) in parallel with 20 pF . The mixer output current is about \(400 \mu \mathrm{~A}\) and the output is equivalent to about \(100 \mathrm{k} \Omega\) in parallel with 3 pF . Conversion transconductance is \(600 \mu \mathrm{mho}\). The mixer can be used as an IF preamplifier, instead of a mixer, by connecting pin 12 to 13. In this configuration its transconductance is about 1.4 mmho.

\section*{OSCILLATOR (pins 12 and 13)}

The oscillator is a transistor with the base connected to pin 13 and the emitter through a \(400 \mu \mathrm{~A}\) current source to pin 12. The stray capacitance at pin 13 is about 7 pF .

\section*{IF AMPLIFIER (pins 14, 15, and 16)}

Pin 15 is the base of the first stage, and it is biased through the \(1.8 \mathrm{k} \Omega\) resistor from pin 14 but this can be from 0 to about \(10 \mathrm{k} \Omega\) for proper balance of the IF amplifier. The -3 dB frequency response of the IF amplifier is about 1.5 MHz , and it falls off at about 6 dB per octave above this. The -3 dB limiting sensitivity at 455 kHz is about \(13 \mu \mathrm{~V}\).

\section*{DETECTOR (pins 17 and 18)}

The IF output is a 570 mVpp square wave in series with a 10 pF capacitor to the detector input. The detector
transistors at pin 17 should have at least 100 mVrms across them for linear detector operation. The quadrature coil \(R\) and \(C\) values are selected as:
\[
C=\frac{1400 Q_{L}}{V_{17}}-10 \text { and } R=\frac{Q_{O} X_{C} Q_{L}}{Q_{O}-Q_{L}}
\]

The detector output is an emitter with a low output impedance of approximately \(400 \Omega\). Some of the 455 kHz signal appears at the output, and the circuit layout should separate the pin 18 and pin 16 circuitry.

\section*{AUDIO AMPLIFIER (pins 1, 2, 3, and 4)}

Pin 3 is the main circuit ground and the ground for the audio power amplifier. The speaker ground should be connected close to this pin. The output coupling capacitor at pin 4 can be selected to give a desired -3 dB lowfrequency response and to reduce power consumption by reducing the low-frequency output. The capacitor at pin 3 serves as the bypass for the internal amplifier feedback and also determines the response speed of the mute circuit. Pin 1, the amplifier input, is the base of a pnp transistor, and an external resistance of less than \(50 \mathrm{k} \Omega\) to ground is needed.

\section*{NOISE AMPLIFIER/MUTE DRIVER (pins 6 and 7)}

The noise amplifier is an inverting amplifier with a typical gain at 4 kHz of 53 dB . DC feedback between pins 6 and 7 is required. A low-pass, band-pass, or high-pass filter can be built with this configuration.

In the band-pass configuration, ceramic capacitors should not be used because of their usually low \(Q\). Polystyrene- or polycarbonate-film capacitors are recommended. The gain of the active filter must be high enough so that the output can be rectified to drive the mute input. This depends on the output level of the detector, the bandwidth of the IF filter, and the active filter frequency. For example, an IF bandwidth of 15 kHz will result in a detector output roll-off around 7 kHz , so the amplifier operating frequency should not be set much higher than this. The active filter can be used instead as a low-pass filter in the audio circuit to improve sensitivity or to remove unwanted tones, or as a high-pass filter to amplify tones to be applied to tone-detector circuits. It is recommended that impedances be kept less than \(100 \mathrm{k} \Omega\) in order to avoid the loading effects of the noise amplifier.

\section*{MUTE INPUT (pin 8)}

The mute input is a \(22 \mathrm{k} \Omega\) resistor in series with the base of a grounded emitter transistor. Thus, the mute threshold is about 0.6 V . A capacitor from pin 8 to ground filters the output of the rectifier circuit and should be selected to give the desired mute characteristics for marginal signals.

\section*{5348}

\section*{SMOKE DETECTOR WITH INTERCONNECT AND TIMER}


\section*{ABSOLUTE MAXIMUM RATINGS \\ (Voltages are referenced to \(\mathbf{V}_{\text {ss }}\) )}

Supply Voltage Range,
\(\mathrm{V}_{\mathrm{DD}}\)............................... 0.5 V to +15 V
Reverse Battery ( 10.5 V ) ........................ 20 s
Input Voltage Range,
\(\mathrm{V}_{\mathbb{I}} \ldots \ldots . . . . . . . . . . . . . . . . . . . . .3 \mathrm{~V}\) to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
Input Current, \(\mathrm{I}_{\mathrm{N}}\)............................. 10 mA
Operating Temperature Range,
\(T_{A} \ldots \ldots . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ~ 0 ~ 0 ~ C ~ t o ~+50^{\circ} \mathrm{C}\)
Storage Temperature Range,
\(\mathrm{T}_{\mathrm{S}} . . . . . . . . . . . . . . . . . . . . . . . . . . . . ~-55^{\circ} \mathrm{C}\) to \(+\mathbf{1 2 5}^{\circ} \mathrm{C}\)
CAUTION: CMOS devices have input static protection but are susceptible to damage when exposed to extremely high static electrical charges.

The A5348CA is a low-current, CMOS circuit providing all of the required features for an ionization-type smoke detector. A networking capability allows as many as 125 units to be interconnected so that if any unit senses smoke, all units will sound an alarm. In addition, special features are incorporated to facilitate alignment and test of the finished smoke detector. This device is designed to comply with Underwriters Laboratories Specification UL217.

The internal oscillator and timing circuitry keeps standby power to a minimum by powering down the device for 1.66 seconds and sensing smoke for only 10 ms . Every 24 on/off cycles, a check is made for low battery condition. By substituting other types of sensors, or a switch for the ionization detector, this very-low power device can be used in numerous other battery-operated safety/security applications.

The A5348CA is supplied in a low-cost, 16 -pin dual in-line plastic package. It is rated for continuous operation over the temperature range of \(0^{\circ} \mathrm{C}\) to \(+50^{\circ} \mathrm{C}\).

\section*{FEATURES}

■ Interconnect Up to 125 Detectors
- Piezoelectric Horn Driver
- Guard Outputs for Detector Input
- Pulse Testing for Low Battery
- Power-ON Reset
- Internal Reverse Battery Protection
- Internal Timer \& Control for Reduced Sensitivity
- Built-In Hysteresis Reduces False Triggering

\section*{5348}

SMOKE DETECTOR WITH INTERCONNECT AND TIMER

FUNCTIONAL BLOCK DIAGRAM AND TYPICAL APPLICATION


Dwg. No. FC-001A

ELECTRICAL CHARACTERISTICS at \(T_{A}=+25^{\circ} C, \mathbf{V}_{\text {DD }}=9.0 \mathrm{~V}, \mathbf{V}_{\text {SS }}=0 \mathrm{~V}, \mathbf{C}_{12}=0.1 \mu \mathbf{F}\), \(R_{7}=8.2 \mathrm{M} \Omega\) (unless otherwise noted).
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Test Pin} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{4}{|c|}{Limits} \\
\hline & & & Min. & Typ. & Max. & Units \\
\hline Supply Voltage Range & 6 & Operating & 6.0 & 9.0 & 12 & V \\
\hline Detector Input Current & 15 & 0 to \(40 \% \mathrm{RH}, \mathrm{V}_{\text {IN }}=0\) to 9.0 V & - & - & \(\pm 1.0\) & pA \\
\hline \multirow[t]{3}{*}{Input Offset Voltage} & 14-15 & Active Guard & - & - & \(\pm 100\) & mV \\
\hline & 16-15 & Active Guard & - & - & \(\pm 100\) & mV \\
\hline & 15-13 & Detect Comparator & - & - & \(\pm 50\) & mV \\
\hline Hysteresis & 13 & No Alarm to Alarm & 90 & 130 & 170 & mV \\
\hline \multirow[t]{2}{*}{Common Mode Range} & 14-15 & Guard Amplifier & 2.0 & - & \(\mathrm{V}_{\text {DD }}-0.5\) & V \\
\hline & 13-15 & Smoke Comparator & 0.5 & - & \(\mathrm{V}_{\mathrm{DD}}-2.0\) & V \\
\hline \multirow[t]{2}{*}{Active Guard Impedance} & 14 & to \(\mathrm{V}_{\mathrm{SS}}\) & - & 10 & - & k \(\Omega\) \\
\hline & 16 & to \(\mathrm{V}_{\text {SS }}\) & - & 500 & - & k \(\Omega\) \\
\hline \multirow[t]{2}{*}{Oscillator Period} & \multirow[t]{2}{*}{12} & No Alarm & 1.34 & 1.67 & 2.00 & s \\
\hline & & Alarm & 32 & 40 & 48 & ms \\
\hline Oscillator Pulse Width & 4 & & 8.0 & 10 & 12 & ms \\
\hline Timer Period & 4 & After Pin 1 High-to-Low, No Smoke & 8.0 & 10 & 12 & min \\
\hline Low Voltage Threshold & 6 & \(\mathrm{T}_{\mathrm{A}}=0\) to \(50^{\circ} \mathrm{C}\) & 7.2 & - & 7.8 & V \\
\hline Sensitivity Adj. Voltage & 13 & \(\mathrm{V}_{13} / \mathrm{V}_{\text {DD }}\), pin 13 open circuit & 48.5 & 50 & 51.5 & \% \\
\hline \multirow[t]{4}{*}{Horn Output Voltage} & \multirow[t]{4}{*}{10-11} & \(\mathrm{I}_{\text {OUT }}=16 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=9.0 \mathrm{~V}\) & - & 0.1 & 0.5 & V \\
\hline & & \(\mathrm{I}_{\text {OUT }}=16 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=7.2 \mathrm{~V}\) & - & - & 0.9 & V \\
\hline & & \(\mathrm{I}_{\mathrm{OUT}}=-16 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=9.0 \mathrm{~V}\) & 8.5 & 8.8 & - & V \\
\hline & & \(\mathrm{I}_{\mathrm{OUT}}=-16 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=7.2 \mathrm{~V}\) & 6.3 & - & - & V \\
\hline \multirow[t]{2}{*}{Horn Output ON Time} & \multirow[t]{2}{*}{10-11} & Alarm & 120 & 160 & 208 & ms \\
\hline & & Low Battery & 8.0 & 10 & 12 & ms \\
\hline \multirow[t]{2}{*}{Horn Output OFF Time} & \multirow[t]{2}{*}{10-11} & Alarm & 60 & 80 & 104 & ms \\
\hline & & Low Battery & 32 & 40 & 48 & s \\
\hline \multirow[t]{2}{*}{Timer Start Logic Levels} & \multirow[t]{2}{*}{1} & \(\mathrm{V}_{\mathrm{IH}}\) & 3.5 & - & - & V \\
\hline & & \(\mathrm{V}_{\mathrm{IL}}\) & - & - & 1.5 & V \\
\hline Timer Start Input Current & 1 & \(\mathrm{V}_{1 \mathrm{~N}}=9.0 \mathrm{~V}\) & 20 & - & 80 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

NOTE 1: Negative current is defined as coming out of (sourcing) the specified device pin.
Continued next page
NOTE 2: Alarm (Smoke) Condition is defined as \(\mathrm{V}_{15}<\mathrm{V}_{13}\); No Alarm (No Smoke) Condition as \(\mathrm{V}_{15}>\mathrm{V}_{13}\).

\section*{ELECTRICAL CHARACTERISTICS continued}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Test
Pin} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{4}{|c|}{Limits} \\
\hline & & & Min. & Typ. & Max. & Units \\
\hline Timer Out Output Current & 4 & \(\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}\) & 500 & - & - & \(\mu \mathrm{A}\) \\
\hline LED Output ON Current & 5 & \(\mathrm{V}_{\mathrm{DD}}=7.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=1.0 \mathrm{~V}\) & 10 & - & - & mA \\
\hline LED Output ON Time & 5 & & 8.0 & 10 & 12 & ms \\
\hline \multirow[t]{2}{*}{LED Output OFF Time} & \multirow[t]{2}{*}{5} & No Alarm, In Standby & 32 & 40 & 48 & S \\
\hline & & No Alarm, Timer Mode After Pin 1 High-to-Low & 8.0 & 10 & 12 & S \\
\hline \multirow[t]{2}{*}{I/O Current} & \multirow[t]{2}{*}{2} & No Alarm, \(\mathrm{V}_{1 / \mathrm{O}}=\mathrm{V}_{\mathrm{DD}}-2.0 \mathrm{~V}\) & 25 & - & 60 & \(\mu \mathrm{A}\) \\
\hline & & Alarm, \(\mathrm{V}_{1 / \mathrm{O}}=\mathrm{V}_{\mathrm{DD}}-2.0 \mathrm{~V}\) & -7.5 & - & - & mA \\
\hline I/O Alarm Voltage & 2 & External "Alarm" In & 3.0 & - & - & V \\
\hline I/O Delay & 2 & "Alarm" Out & - & 3.0 & - & \(s\) \\
\hline \multirow[t]{2}{*}{Supply Current} & \multirow[t]{2}{*}{6} & \(\mathrm{V}_{\mathrm{DD}}=9.0 \mathrm{~V}\), No Alarm, No Loads & - & 5.0 & 9.0 & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\), No Alarm, No Loads & - & - & 12 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

NOTE 1: Negative current is defined as coming out of (sourcing) the specified device pin.
NOTE 2: Alarm (Smoke) Condition is defined as \(\mathrm{V}_{15}<\mathrm{V}_{13}\); No Alarm (No Smoke) Condition as \(\mathrm{V}_{15}>\mathrm{V}_{13}\).

\section*{CIRCUIT DESCRIPTION}

The A5348CA is a low-current CMOS circuit providing all of the required features for an ionization-type smoke detector.

Oscillator. An internal oscillator operates with a period of \(1.67 \mathrm{sec}-\) onds during no-smoke conditions. Every 1.67 seconds, internal power is applied to the entire circuit and a check is made for smoke. Every 24 clock cycles ( 40 seconds), the LED is pulsed and a check is made for low battery by comparing \(\mathrm{V}_{\mathrm{DD}}\) to an internal reference. Since very-low currents are used in the device, the oscillator capacitor at pin 12 should be a low-leakage type (PTFE, polystyrene, or polypropylene).

Detector Circuitry. When smoke is detected, the resistor divider network that sets the sensitivity (smoke trip point) is altered to increase the sensitivity set voltage (pin 13) by typically 130 mV with no external connections to pins 3 or 13. This provides hysteresis and reduces false triggering. An active guard is provided on both pins adjacent to the detector input (pin 15). The voltage at pins 14 and 16 will be within 100 mV of the input. This will keep surface leakage currents to a minimum and provide a method of measuring the input voltage without loading the ionization chamber. The active guard amplifier is not power strobed and thus provides constant protection from surface leakage currents. The detector input has internal diode protection against static damage.

Alarm Circuitry. If smoke is detected, the oscillator period changes to 40 ms and the horn is enabled. The horn output is typically 160 ms ON, 80 ms OFF. During the OFF time, smoke is again checked and
inhibit further alarm output if smoke is not sensed. During smoke conditions the low battery alarm is inhibited and the LED is driven at a 1 Hz rate.

Sensitivity Adjust. The detector sensitivity to smoke is set internally by a voltage divider connected between \(V_{D D}\) and \(V_{S S}\). The sensitivity can be externally adjusted to the individual characteristics of the ionization chamber by connecting a resistor between pin 13 and \(\mathrm{V}_{\mathrm{DD}}\), or between pin 13 and \(\mathrm{V}_{\mathrm{SS}}\).
Low Battery. The low battery threshold is set internally by a voltage divider connected between \(V_{D D}\) and \(V_{S S}\). The threshold can be increased by connecting a resistor between pin 3 and \(V_{D D}\). The threshold can be decreased by connecting a resistor between pin 3 and \(\mathrm{V}_{\mathrm{ss}}\). The battery voltage level is checked every 40 seconds during the 10 mA , 10 ms LED pulse. If an LED is not used, it should be replaced with an equivalent resistor (typically \(500 \Omega\) to \(1000 \Omega\) ) such that the battery loading remains at 10 mA .

Timer. An internal timer is provided that can be used in various configurations to allow for a period of reduced smoke detector sensitivity ("hush"). When a high-to-low transition occurs at pin 1, the internal timer is reset, the timer mode enabled, and the circuit reset to a no alarm condition. The LED will flash at a 10 second rate. If the level of smoke is increased such that the reduced sensitivity level is reached, the device will go into the alarm condition. The timer, however, will continue to completion of the nominal 10-1/4 minute period ( 368 clock cycles). If the timer mode is not used, pin 1 should be tied low.

I/O. A connection is provided at pin 2 to allow multiple smoke detectors to be commoned. If any single unit detects smoke (I/O is driven high), all connected units will sound their associated horns after a nominal 3 second delay. The LED is suppressed when an alarm is signaled from an interconnected unit.

Testing. On power up, all internal counters are reset. Internal test circuitry allows for low battery check by holding pins 8 and 12 low during power up, then reducing \(V_{D D}\) and monitoring \(\mathrm{HORN}_{1}\) (pin 10). All functional tests can be accelerated by driving pin 12 with a 2 kHz square wave. The 10 ms strobe period must be maintained for proper operation of the comparator circuitry.

\section*{TYPICAL APPLICATION}


Dwg. EC-005
NOTE 1: Use an external resistor to adjust sensitivity for a particular smoke chamber.
NOTE 2: Select resistor to reduce sensitivity during timer mode.
NOTE 3: A resistor to ground or \(\mathrm{V}_{\mathrm{DD}}\) may be added to this pin to modify low battery voltage threshold.

TIMING DIAGRAMS IN TYPICAL APPLICATION

NON-TIMER MODE


TIMER MODE


\section*{I/O OPERATION}


\section*{5616}

\section*{2-FUNCTION, 4-DIGIT LCD AUTOMOTIVE CLOCK-PROGRAMMABLE}

The SCL5616HW is a 2 -function digital automotive clock circuit. Fabricated on a single monolithic chip using silicon-gate CMOS PROM technology, it offers low cost, low power, and high reliability. It also includes digital frequency correction, stored in the internal nonvolatile memory, for easy adjustment of the oscillator nominal frequency.

The SCL5616HW is supplied in wafer form and is rated for continuous operation over the automotive temperature range of \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\).

\section*{FEATURES}
- Digital Tuning of Crystal Frequency
- PROM for Storing Frequency Correction Information
- 12 or 24 Hour Timekeeping Option
- Flashing Colon
- Two Switches Control All Setting Functions
- High Noise Immunity
[ Internal Power-Up Reset Circuitry
圆 Internal Voltage Regulation

\section*{ABSOLUTE MAXIMUM RATINGS}

Supply Current, \(\mathrm{I}_{\mathrm{DD}}\)........................... 2.0 mA
Input Voltage Range, \(\mathrm{V}_{\mathrm{IN}}\)
(except \(\mathrm{V}_{\mathrm{PP}}\) ) .......................-0.3 V to \(\mathrm{V}_{\mathrm{DD}}\) (Programming Power Voltage, \(\mathrm{V}_{\mathrm{pp}}\) ) ................... 18.5 V
Input Current (except \(\mathrm{V}_{\mathrm{PP}}\) ), \(\mathrm{I}_{\mathrm{IN}} \ldots \ldots . . . . . . \pm 10 \mathrm{~mA}\)
Power Dissipation, \(\mathrm{P}_{\mathrm{D}}\)..................... 300 mW
Operating Temperature Range,
\(\mathrm{T}_{\mathrm{A}}\).................................. \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Storage Temperature Range,
\(\mathrm{T}_{\mathrm{S}}\)................................. \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Caution: These CMOS devices have static protection, but are susceptible to damage if exposed to extremely high static electrical charges.

Always order by complete part number: SCL5616HW

\section*{5616 \\ 2-FUNCTION, 4-DIGIT LCD AUTOMOTIVE CLOCK}

\section*{TYPICAL APPLICATION}


\section*{5615 AND 5616 \\ 2-FUNCTION, 4-DIGIT LCD AUTOMOTIVE CLOCK}

ELECTRICAL CHARACTERISTICS at \(\mathrm{T}_{\mathrm{A}}=\mathbf{- 4 0}{ }^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\), in Typical Application (unless otherwise noted).


NOTE: Negative current is defined as coming out of (sourcing) the specified device terminal.

\section*{DISPLAY FORMAT}
AM
PM


de
d3


Deg. OC-001

\section*{FUNCTIONAL DESCRIPTION \\ DATA Logic Levels are \(\mathbf{V}_{\mathrm{dd}}\) and Ground}

Power-Up Reset. When power up occurs, the hours and minutes counters are reset, and the clock starts running:

\section*{Operation}

12-Hour mode and counting starts from 1:00 AM

Programming Modes. Data is loaded by pulling DATA low ( \(1 \mu \mathrm{~s}\) pulse duration) \(n\) times to set the desired bits for frequency correction into the data input register. This information is latched in the RAM, thus allowing the testing of the oscillator frequency adjustment without storing the selected pattern in the PROM cells. The data latched in the RAM is stored in the PROM cells when DATA is held low for a minimum of 10 ms.

The data stored in the data input register is cleared on any SELECT transition (low to high or high to low). It is also cleared when the program power voltage ( \(\mathrm{V}_{\mathrm{PP}}\) ) is reduced from 18 V to \(\mathrm{V}_{\mathrm{DD}}\). Clearing the data input register does not affect the data latched in the RAM.
\begin{tabular}{|cccl|}
\hline \begin{tabular}{c} 
Program \\
\(\mathbf{V}_{\mathbf{P P}}\)
\end{tabular} & \begin{tabular}{c} 
DATA \\
\(\mathbf{V}_{\mathbf{D}}\)
\end{tabular} & \begin{tabular}{c} 
SELECT \\
\(\mathbf{V}_{\mathbf{s}}\)
\end{tabular} & Operation \\
\hline 18 V & Pulse & Ground & DATA load for frequency correction \\
18 V & Ground & \(\mathrm{V}_{\mathrm{DD}}\) & DATA store \\
\(\mathrm{V}_{\mathrm{DD}}\) & \(\mathrm{V}_{\mathrm{DD}}\) & Ground & Verify stored data \\
\hline
\end{tabular}

\section*{FREQUENCY CORRECTION}


VERIFY CYCLE \(\left(V_{P P}=V_{D D}\right)\)


\section*{2-FUNCTION, 4-DIGIT LCD AUTOMOTIVE CLOCK}

Frequency Correction. The on-chip oscillator circuit increases the crystal frequency approximately 40 ppm . This ensures that the typical crystal will operate within the tuning range. With \(\mathrm{V}_{\mathrm{S}}\) at ground, data pulses are then used to trim the internal clock frequency by 2 to 254 ppm to the required value. The quantity of data pulses needed (1 to 127) is
\[
\mathrm{n}=\frac{\mathrm{f}_{\mathrm{BP}}-64}{128 \times 10^{-6}}
\]
where \(f_{B P}\) is the measured frequency at BACKPLANE. Prior to trim-

Operating Modes. The operating modes of the clock are controlled by the voltages applied to \(\mathrm{V}_{\mathrm{pp}}\), SELECT, IGNITION, and switches S 1 and S2.
\begin{tabular}{|lccccl|}
\hline \begin{tabular}{l} 
Program \\
\(V_{\mathrm{PP}}\)
\end{tabular} & SELECT & & & & \\
\hline \(\mathrm{V}_{\mathrm{s}}\) & S1 & S2 & IGNITION & Mode \\
\hline \(\mathrm{V}_{\mathrm{DD}}\) & \(\mathrm{V}_{\mathrm{DD}}\) & Open & Open & X & Clock running \\
18 V & \(\mathrm{~V}_{\mathrm{DD}}\) & Ground & Ground & 12 V & Diagnostic \\
\hline
\end{tabular}
\(X=\) Irrelevant, ground or 12 V
Clock Running Mode. During the clock running mode, setting functions are achieved by either momentary or continuous operation of switches S1 and S2, which are enabled by IGNITION. Hours or minutes are incremented on S1 or S2 (respectively) depression and continue at a 1 Hz rate while the switch is depressed.
\begin{tabular}{|cccl|}
\hline S1 & S2 & IGNITION & Operation \\
\hline Open & Open & X & Clock running \\
\(X\) & \(X\) & Ground & Setting disabled \\
Ground & Open & 12 V & Set hours \\
Open & Ground & 12 V & Set Minutes \\
Ground & Ground & 12 V & \begin{tabular}{l} 
Change counting sequence (12 to 24 hour \\
\end{tabular} \\
& & or 24 to 12 hour) \\
\hline
\end{tabular}

X = Irrelevant, ground or 12 V for IGNITION, ground or open for S1 and S2
Diagnostic Mode. To enter the diagnostic mode, S1 and S2 are operated with IGNITION connected to 12 V . All segments are displayed for as long as S1 and S2 are depressed. On opening S1 and S2, the clock will leave the diagnostic mode and go through a power-up sequence. In the SCL5616HW, the counting sequence will change (from 12 hour to 24 hour or from 24 hour to 12 hour). To inhibit the power-up reset, hold the DATA input low (ground). The counting mode will change without resetting the hours or minutes counters.

Stored Data Verification. In the verify mode, the complement value of the information stored in the PROM cells is brought out directly to the segment output terminals for easy verification of the stored data. If a bit is programmed (high), the appropriate segment output is turned ON (low). The segments represent the binary equivalent of the number of frequency correction data pulses entered.
\begin{tabular}{|llllllll|}
\hline Frequency Selection Pulses & 64 & 32 & 16 & 8 & 4 & 2 & 1 \\
Segment & \(b 4\) & \(c 4\) & \(d 4\) & e4 & \(c 3\) & \(e 3\) & \(c 2\) \\
\hline
\end{tabular}

\section*{RECOMMENDED FLASH} PROGRAMMING CHARACTERISTICS at \(T_{A}=+25^{\circ} \mathrm{C}\), Logic Levels are \(V_{\text {DD }}\) and Ground (except PROGRAM High)
\begin{tabular}{|l|c|cc|c|}
\hline Characteristic & Symbol & Min. & Max. & Units \\
\hline PROGRAM High (18 V) to DATA Low & \(\mathrm{t}_{\mathrm{PHDL}}\) & 1.0 & - & \(\mu \mathrm{s}\) \\
\hline SELECT Valid to DATA Low & \(\mathrm{t}_{\mathrm{SVDL}}\) & 25 & - & \(\mu \mathrm{s}\) \\
\hline DATA Low to DATA High & \(\mathrm{t}_{\mathrm{DLH}}\) & 1.0 & 1.5 & \(\mu \mathrm{~s}\) \\
\hline DATA High to DATA Low & \(\mathrm{t}_{\mathrm{DHL}}\) & 1.0 & - & \(\mu \mathrm{s}\) \\
\hline DATA Store Pulse Duration & \(\mathrm{t}_{\mathrm{wD}}\) & 10 & - & ms \\
\hline DATA High to PROGRAM Low & \(\mathrm{t}_{\mathrm{DHPL}}\) & 1.0 & - & \(\mu \mathrm{s}\) \\
\hline PROGRAM Low to SELECT Change & \(\mathrm{t}_{\mathrm{PLSx}}\) & 1.0 & - & \(\mu \mathrm{s}\) \\
\hline SELECT Low (Verify) to DATA Valid & \(\mathrm{t}_{\mathrm{SLDV}}\) & - & 1.0 & \(\mu \mathrm{~s}\) \\
\hline DATA Hold from End of Verify & \(\mathrm{t}_{\mathrm{SHDX}}\) & - & 10 & ns \\
\hline
\end{tabular}

\section*{8181}

\section*{PRECISION SUPERVISORY SYSTEMS MONITOR}


\section*{ABSOLUTE MAXIMUM RATINGS}

Supply Voltage, \(\mathrm{V}_{\mathrm{Cc}}\). . . . . . . . . . . . . . . . 35 V
Power Dissipation, \(\mathrm{P}_{\mathrm{D}}\). . . . . . . . . . . . 1.1 W
Operating Temperature Range,
\(\mathrm{T}_{\mathrm{A}} \ldots \ldots . . . . . . . . .0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
Storage Temperature Range,
Ts . . . . . . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Junction Temperature, \(\mathrm{T}_{\mathrm{J}} \ldots \ldots . . .+150^{\circ} \mathrm{C}\)

Capable of monitoring four dc power lines, the ULN8131A and ULN8131LW are power-fault monitors for both under-voltage and over-voltage conditions. Two of the four inputs are designed to monitor positive voltages, while the other two inputs can be used to monitor positive or negative voltages. Typical examples might be a +5 V logic supply, +15 V and -15 V analog supplies, and a positive peripheral power load supply. The primary power line is monitored by an additional comparator and will provide early warning of line voltage drop-out.

During low-supply voltage operations, an under-voltage lockout, which monitors the ULN8131A/LW internal supply, prevents false outputs from occurring. The logic outputs can be used to operate LEDs or other low-voltage indicators.

The circuit configuration of the ULN8131A/LW allows easy programming of over-voltage thresholds which are referenced to a \(1 \%\) trimmed 2.5 V bandgap reference. The uv fault (pin 10) is initiated by one or more of the four sense inputs falling below the uv trip point (the internal reference voltage). The ov FAULT (pin 8 ) is activated by one or more of the sense inputs rising above the externally set (pin 15) ov trip point. The LINE ok output (pin 5) will remain high as long as the LINE SENSE input (pin 3) is above the internal voltage. The LINE SENSE will accept a positive dc voltage proportional to either the high-voltage master bus or the ac line.

Output delays can be introduced by adding capacitors from the appropriate deLay pins to ground. The LINE FAULT deLay capacitor value should be large enough to prevent false shutdowns due to short line transients.

The ULN8131A is supplied in a 20-pin dual in-line plastic package with a copper lead frame that gives it enhanced power dissipation ratings. The ULN8131LW is supplied in a 20-lead surface-mountable wide-body SOIC.

\section*{FEATURES}
- Reference Trimmed to \(1 \%\)
- Monitors Four DC Supplies
- 10 to 35 Volts Operation
- Low Standby Current
- Separate Under-Voltage Comparators
- Fixed Under-Voltage Threshold
- Programmable Over-Voltage Threshold
- Line Sense Input
- Pull-Up Clamped Outputs
- Programmable Output Delays
- \(\mathrm{V}_{\mathrm{S}}\) Under-Voltage Lockout

Always order by complete part number:
\begin{tabular}{|l|l|}
\hline Part Number & Package \\
\hline ULN8131A & 20-Pin DIP \\
\hline ULN8131LW & 20-Lead SOIC \\
\hline
\end{tabular}

\section*{8131 \\ PRECISION SUPERVISORY SYSTEMS MONITOR}


ULN8131LW


\section*{8131 \\ PRECISION SUPERVISORY SYSTEMS MONITOR}

ELECTRICAL CHARACTERISTICS at \(\mathbf{T}_{A}=+25^{\circ} \mathrm{C}, \mathbf{V}_{S}=15 \mathrm{~V}\)
\begin{tabular}{|l|c|c|cc|c|}
\hline & & \multirow{2}{|c|}{ Limits } \\
\cline { 3 - 6 } Characteristic & Test Pin & Test Conditions & Min. & Max. & Units \\
\hline Functional \(V_{S}\) Range & 1 & & 10 & 35 & V \\
\hline Quiescent Current & 1 & \(V_{S}=35 \mathrm{~V}, \mathrm{~V}_{17}=\mathrm{V}_{18}=\mathrm{V}_{20}\) No Fault & - & 15 & mA \\
\hline
\end{tabular}

\section*{REFERENCE VOLTAGE SECTION}
\begin{tabular}{|l|c|l|c|c|c|}
\hline Reference Voltage & 20 & No Load, \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & 2.47 & 2.53 & V \\
\cline { 3 - 6 } & & No Load, Change Over Temp. & - & 25 & mV \\
\hline Load Regulation & 20 & \(\mathrm{I}_{\text {REF }}=0\) to 10 mA & - & 20 & mV \\
\hline Line Regulation & 20 & \(\mathrm{~V}_{\mathrm{S}}=10\) to 35 V & - & 10 & mV \\
\hline Ripple Rejection & 20 & \(\mathrm{f}=120 \mathrm{~Hz}\) & 60 & - & dB \\
\hline Short-Circuit Current Protection & 20 & & - & 40 & mA \\
\hline
\end{tabular}

COMPARATOR SECTION
\begin{tabular}{|l|c|l|cc|c|}
\hline Under-Voltage Trip Points & \(11-14^{\star}\) & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & 2.47 & 2.53 & V \\
\cline { 3 - 6 } & & Over Temperature & 2.46 & 2.54 & V \\
\hline Under-Voltage Trip Hysteresis & \(11-14^{\star}\) & Over Temperature & 10 & 25 & mV \\
\hline Over-Voltage Trip Points & \(11-14^{\star}\) & \(\mathrm{V}_{15}=0\) & 3.08 & 3.17 & V \\
\hline Over-Voltage Trip Hysteresis & 15 & \(\mathrm{~V}_{15}=0\) to 2.5 V, Over Temp. & 10 & 25 & mV \\
\hline Line Monitor Trip Threshold & 3 & & 2.40 & 2.54 & V \\
\hline Under-Voltage Lockout Enable & 1 & \(\mathrm{~V}_{\mathrm{S}}\) Decreasing & 8.5 & - & V \\
\hline Under-Voltage Lockout Disable & 1 & \(\mathrm{~V}_{\mathrm{S}}\) Increasing & - & 10.5 & V \\
\hline Input Bias Current & \(3,11,12\) & \(\mathrm{~V}_{\mathbb{I N}}=2.0 \mathrm{~V}\) & - & -6.0 & \(\mu \mathrm{~A}\) \\
\cline { 2 - 6 } & & \(\mathrm{~V}_{\mathbb{I N}}=3.0 \mathrm{~V}\) & - & 6.0 & \(\mu \mathrm{~A}\) \\
\hline & & 15 & \(\mathrm{~V}_{\mathbb{I N}}=0\) & - & -50 \\
\hline & & \(\mu \mathrm{~A}\) \\
\hline
\end{tabular}

\section*{OUTPUT DRIVERS}
\begin{tabular}{|l|c|l|c|c|c|}
\hline \multirow{7}{*}{ Output Saturation Voltage } & 5,10 & \(I_{\text {SINK }}=5.0 \mathrm{~mA}\) & - & 0.5 & V \\
\cline { 2 - 6 } & 8 & \(\mathrm{I}_{\text {SINK }}=10 \mathrm{~mA}\) & - & 0.5 & V \\
\cline { 2 - 6 } & \(5,8,10\) & \(\mathrm{I}_{\text {SOURCE }}=500 \mu \mathrm{~A}\) & 4.0 & 5.25 & V \\
\hline Output Leakage current & \(5,8,10\) & \(\mathrm{~V}_{\text {OUT }}=35 \mathrm{~V}\) & - & 50 & \(\mu \mathrm{~A}\) \\
\hline Line Fault Delay Current Source & 4 & \(\mathrm{~V}_{4}=2.0 \mathrm{~V}\) & 160 & 350 & \(\mu \mathrm{~A}\) \\
\hline Line Fault Delay Current Sink & 4 & \(\mathrm{~V}_{4}=2.0 \mathrm{~V}\) & 3.2 & 7.0 & mA \\
\hline Over-Voltage Delay Current Source & 7 & \(\mathrm{~V}_{7}=2.0 \mathrm{~V}\) & 160 & 300 & \(\mu \mathrm{~A}\) \\
\hline Under-Voltage Delay Current Source & 9 & \(\mathrm{~V}_{9}=2.0 \mathrm{~V}\) & 35 & 75 & \(\mu \mathrm{~A}\) \\
\hline
\end{tabular}

\footnotetext{
*All inputs connected to 2.75 V except input being tested.
}

\section*{8131 \\ PRECISION SUPERVISORY SYSTEMS MONITOR}

\section*{APPLICATIONS}

The basic voltage monitors are based on a 2.5 V precision bandgap reference. External resistive dividers are used to present a nominal 2.5 V level to each under-voltage comparator at the minimum allowable undervoltage condition. The over-voltage reference is set up by another resistive divider at pin 15 determined by the tightest over-voltage tolerance requirement.

\section*{BASIC FORMULAS:}
1. An under-voltage fault is detected, (pin 10 goes low), when the positive input voltage being monitored is less than:
\[
\mathrm{V}_{\mathrm{MON}(\mathrm{LO})}=2.5\left(\mathrm{R}_{1}+\mathrm{R}_{2}\right) / \mathrm{R}_{2}
\]
2. The internal over-voltage threshold is defined as:
\(V_{\text {OVT }}=2.5\left[1+\frac{R_{A}}{4\left(R_{A}+R_{B}\right)}\right]\)
where \(R_{A} / / R_{B} \ll 100 \mathrm{k} \Omega\).
3. An over-voltage fault is detected when the positive input voltage being monitored exceeds:
\[
V_{\text {MON(HI) }}=V_{\text {OVT }}\left(R_{1}+R_{2}\right) / R_{2}
\]
4. Individual over-voltage thresholds can be increased by the addition of \(R_{X}\) with
\(R_{X}=R_{1}\left[\frac{V_{\text {OVT }}-2.5}{V_{\text {MON(HI) }}-V_{\text {OVT }}\left(\frac{R_{1}+R_{2}}{R_{2}}\right)}\right]\)
5. To monitor negative supplies at SENSE 3 or SENSE 4, pin 17 or 18, respectively, is connected to ground. In this condition, an under-voltage fault indication will occur when the negative supply being monitored falls below:
\[
V_{\mathrm{MON}(\mathrm{LO})}=2.5 \mathrm{R}_{3} / \mathrm{R}_{4}
\]

Note that for monitor purposes, undervoltage means the negative supply is actually going net positive, or toward ground.

6. For negative supplies, an over-voltage fault indication will occur when:
\[
V_{\mathrm{MON}(\mathrm{HI})}=\mathrm{V}_{\mathrm{OVT}} R_{3} / R_{4}
\]
7. Fault delay capacitor values are determined by:
\[
\begin{aligned}
\mathrm{C}_{4} \text { or } \mathrm{C}_{7} & =\frac{200 \times 10^{-6} \times \mathrm{t}}{2.5} \\
\mathrm{C}_{9} & =\frac{55 \times 10^{-6} \times \mathrm{t}}{2.5}
\end{aligned}
\]
where \(t\) is the output delay in seconds.

\section*{UNUSED INPUTS}

Unused positive sense channel inputs (pins 3,11-14) must not be left unconnected. They cannot be tied high (over-voltage fault indication), tied low (under-voltage fault indication), or tied to the internal reference (susceptible to noise and voltage offsets). Unused sense channel inputs should be connected to any operating sense channel input. For example, if channels 1, 2, and 4 are being used, the unused channel 3 sense input (pin 13) should be connected to the SENSE 2 or sense 4 input.

\section*{8131 \\ PRECISION SUPERVISORY SYSTEMS MONITOR}

Unused negative sense channel inputs (pins 16 and 19) can be left open-circuited provided the associated Enable inputs (pins 17 and 18) are tied high and the associated positive sense channel inputs (pins 13 and 14) are utilized to monitor positive supplies or are connected as described above.

\section*{DESIGN EXAMPLE}

As an example, consider the following set of monitoring conditions:
\[
\begin{aligned}
& \mathrm{V}_{1}=+5 \mathrm{~V}(+10 \%,-5 \%) \\
& \mathrm{V}_{2}=+12 \mathrm{~V}( \pm 10 \%) \\
& \mathrm{V}_{3}=+15 \mathrm{~V}( \pm 5 \%) \\
& \mathrm{V}_{4}=+24 \mathrm{~V}( \pm 10 \%)
\end{aligned}
\]

The required input dividers are calculated per (1) to yield the resistor divider ratios, \(\mathrm{R}_{2}\left(\mathrm{R}_{1}+\mathrm{R}_{2}\right)\), of: \(0.5263,0.2315\), 0.1754 (Note 1), and 0.1157 respectively. The over-voltage threshold, \(\mathrm{V}_{\mathrm{OVt}}\), would be dictated by the tightest tolerance supply which gives the lowest \(\mathrm{V}_{\text {OVT }}\) from (3). Therefore, \(\mathrm{V}_{\text {MON(HI) }}=15 \times 1.05=15.75 \mathrm{~V}\) and \(\mathrm{V}_{\text {OVT }}=15.75 \times\) \(0.1754=2.763 \mathrm{~V}^{1}\). This is the voltage appearing at the SENSE terminal and is equal to the over-voltage threshold to be set via the resistor ratio at pin 15. From (2) \(R_{A} /\left(R_{A}+R_{B}\right)\) is calculated to be 0.4096 . It is good practice to keep the equivalent external impedances as low as possible, in order to minimize bias current and offset errors. For the purpose of this example, all resistor dividers will be taken to have an equivalent impedance of 1000 ohms. This being the case, the final values are: \(R_{A}=1.7 \mathrm{k} \Omega\) and \(R_{B}=2.44 \mathrm{k} \Omega\).

In order to provide accurate over-voltage sensing for the \(\mathrm{V}_{1}, \mathrm{~V}_{2}\), and \(\mathrm{V}_{4}\) supplies, resistors are connected from the respective input sense nodes and returned to the 2.5 V reference. Calculation is made by first picking values for the input dividers and then calculating the required value of \(\mathrm{R}_{\mathrm{x}}\) from (4). Again, assuming \(1 \mathrm{k} \Omega\) equivalent divider impedances and making the calculations, a summary of results is given below.
\begin{tabular}{cccccc}
\hline MONITORED SUPPLY & \(\mathrm{V}_{\text {MON(HI) }}\) & \(\mathrm{V}_{\text {MON(LO) }}\) & \(\mathrm{R}_{1}\) & \(\mathrm{R}_{2}\) & \(\mathrm{R}_{\mathrm{X}}\) \\
\hline\(+5 \mathrm{~V}(+10 \%,-5 \%)\) & 5.5 V & 4.75 V & \(1.90 \mathrm{k} \Omega\) & \(2.11 \mathrm{k} \Omega\) & \(2.0 \mathrm{k} \Omega\) \\
\hline\(+12 \mathrm{~V}( \pm 10 \%)\) & 13.2 V & 10.8 V & \(4.32 \mathrm{k} \Omega\) & \(1.30 \mathrm{k} \Omega\) & \(900 \Omega\) \\
\hline\(+15 \mathrm{~V}( \pm 5 \%)\) & 15.75 V & 14.25 V & \(5.70 \mathrm{k} \Omega\) & \(1.21 \mathrm{k} \Omega\) & \(\infty\) \\
\hline\(+24 \mathrm{~V}( \pm 10 \%)\) & 26.4 V & 21.6 V & \(8.64 \mathrm{k} \Omega\) & \(1.13 \mathrm{k} \Omega\) & \(900 \Omega\) \\
\hline
\end{tabular}
1. Note that the number 0.1754 is rounded off. Due to required accuracies in the external dividers, round off numbers only after final resistor values are calculated. For the same reason, use stable high-accuracy metal film resistors. Many applications may benefit from combining the ULN8131A and functionally trimmed resistor-capacitor networks.

\section*{NEGATIVE SENSE MONITORING SENSE 3 and 4 Only}


\section*{8181}

\section*{LOW-DROPOUT, 5 V REGULATOR HIGH EFFICIENCY}


\section*{ABSOLUTE MAXIMUM RATINGS at \(T_{A}=+\mathbf{2 5}^{\circ} \mathrm{C}\)}

Input Voltage, \(\mathrm{V}_{1} \ldots \ldots \ldots\).
Output Current, lo
( \(40 \%\) duty cycle) . . . . . . . . . . . . . . 1 A*
( \(75 \%\) duty cycle) . . . . . . . . . . . 500 mA* \(^{*}\)
(continuous) . . . . . . . . . . . . . . 370 mA* \(^{*}\)
Operating Temperature Range,

Junction Temperature, \(\mathrm{T}_{\mathrm{J}} \ldots \ldots . .+\mathbf{+ 1 5 0}{ }^{\mathbf{}} \mathrm{C} \boldsymbol{\dagger}\)
Storage Temperature Range,

* Output current rating is limited by input voltage, duty cycle, and ambient temperature. Under any set of conditions, do not exceed a junction temperature of \(+150^{\circ} \mathrm{C}\). See next page.
\(\dagger\) Fault conditions that produce excessive junction temperature will activate device thermal shutdown circuitry. These conditions can be tolerated but should be avoided.

Especially suited for hand-held, portable, battery-operated equipment such as cellular telephones, the A8181SLB low dropout voltage regulator provides high efficiency for maximum battery life in a minimum package size. Equally applicable to camcorders and portable computers, the device provides a fixed 5 V regulated continuous output at almost 200 mA of load current under worst-case conditions. Under normal operating conditions, output currents over 500 mA are permitted.

A MOSFET pass element delivers high output current with an inputoutput differential of less than 300 mV . For high efficiency, the low dropout voltage allows a longer battery discharge before output voltage regulation is lost. A low quiescent current, even during high load conditions, makes the device ideal for standby power systems. High regulator accuracy and excellent temperature characteristics are provided by a bandgap reference. An enable input gives the designer complete control over sequential power-up or emergency shutdown.

This device is supplied in a 16-lead wide-body, small-outline plastic power package (SOIC) for surface-mount applications. The copper batwing provides for maximum package power dissipation in the smallest possible construction. The A8181SLB is rated for operation over a temperature range of \(-20^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\).

\section*{FEATURES AND BENEFITS}
- High Efficiency Provides Extended Battery Life
- Less Than 300 mV Dropout Voltage
- Low Quiescent Current

■ > 200 mA Output Current
- LSTTL-Compatible ON/OFF Control

For Sequential Power-up or Emergency Shutdown
- Internal Thermal Protection
- SOIC Surface-Mount Package

\section*{FUNCTIONAL BLOCK DIAGRAM}


MAXIMUM ALLOWABLE OUTPUT CURRENT with device mounted on \(2.24^{\prime \prime} \times 2.24\) " ( \(56.9 \mathrm{~mm} \times 56.9 \mathrm{~mm}\) ) solder-coated copper-clad board in still air.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{\(\mathrm{T}_{\mathrm{A}}\)} & \multicolumn{9}{|c|}{Maximum Allowable Output Current in Milliamperes with \(\mathrm{V}_{1}=10 \mathrm{~V}, \mathrm{~T}_{J}=150^{\circ} \mathrm{C}\) *} \\
\hline & \multicolumn{9}{|c|}{dc (Duty Cycle)} \\
\hline & 100\% & 90\% & 80\% & 70\% & 60\% & 50\% & 40\% & 30\% & 20\% \\
\hline \(25^{\circ} \mathrm{C}\) & 370 & 415 & 465 & 530 & 620 & 745 & 930 & 1000 & 1000 \\
\hline \(50^{\circ} \mathrm{C}\) & 295 & 330 & 370 & 425 & 495 & 595 & 745 & 995 & 1000 \\
\hline \(70^{\circ} \mathrm{C}\) & 235 & 265 & 295 & 340 & 395 & 475 & 595 & 795 & 1000 \\
\hline \(85^{\circ} \mathrm{C}\) & 190 & 215 & 240 & 275 & 320 & 385 & 485 & 645 & 970 \\
\hline
\end{tabular}
\({ }^{*} I_{O}=\left(T_{J}-T_{A}\right) /\left(\left[V_{1}-V_{O}\right] R_{\theta J A} \cdot d c\right)=\left(150-T_{A}\right) /(5 \cdot 67 \cdot d c)\)

\footnotetext{
Output current rating can be increased (to 1 A maximum) by heat sinking or reducing the input voltage. With an infinite heat sink, \(\mathrm{R}_{\text {QJA }}=\mathrm{R}_{\text {QJT }}=\) \(6^{\circ} \mathrm{C} / \mathrm{W}\). Conditions that produce excessive junction temperature will activate device thermal shutdown circuitry. These conditions can be tolerated but should be avoided.
}

\section*{8181}

LOW-DROPOUT, 5 V REGULATOR

ELECTRICAL CHARACTERISTICS at \(\mathbf{T}_{\mathbf{A}}+\mathbf{2 5}^{\circ} \mathbf{C}\) (unless otherwise noted).
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{4}{|c|}{Limits} \\
\hline & & & Min. & Typ. & Max. & Units \\
\hline \multirow[t]{2}{*}{Output Voltage} & \multirow[t]{2}{*}{Vo} & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 5.5 \mathrm{~V} \leq \mathrm{V}_{1} \leq 10 \mathrm{~V}, \\
& 0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 500 \mathrm{~mA} \dagger
\end{aligned}
\] & 4.90 & 5.00 & 5.10 & V \\
\hline & & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}, 5.5 \mathrm{~V} \leq \mathrm{V}_{1} \leq 10 \mathrm{~V}, \\
& 0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 500 \mathrm{~mA}^{\star} \dagger
\end{aligned}
\] & 4.85 & - & 5.15 & V \\
\hline Output Volt. Temp. Coeff. & \(\alpha_{\text {vo }}\) & \(\mathrm{l}_{0}=0\) & - & \(\pm 100\) & - & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline Line Regulation & \(\Delta \mathrm{V}_{\text {O( } \Delta \mathrm{VII}}\) & \(5.5 \mathrm{~V} \leq \mathrm{V}_{1} \leq 10 \mathrm{~V}\), Output open & - & 10 & 30 & mV \\
\hline Load Regulation & \(\Delta \mathrm{V}_{\mathrm{O}(\Delta 1 \mathrm{O})}\) & \(0 \mathrm{~mA} \leq \mathrm{l}_{0} \leq 500 \mathrm{~mA} \dagger, \mathrm{~V}_{1}=6 \mathrm{~V}\) & - & 40 & 100 & mV \\
\hline Dropout Voltage & \(\mathrm{V}_{1} \min -\mathrm{V}_{0}\) & \(\mathrm{l}_{0}=500 \mathrm{~mA} \dagger\) & - & - & 300 & mV \\
\hline \multirow[t]{3}{*}{\begin{tabular}{l}
Quiescent Current \\
(GND terminal current)
\end{tabular}} & \multirow[t]{2}{*}{\(\mathrm{l}_{0}\)} & \(\mathrm{V}_{\mathrm{I}}=10 \mathrm{~V}, \mathrm{l}_{0}=500 \mathrm{~mA} \dagger\) & - & 87 & 120 & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{V}_{1}=10 \mathrm{~V}\), Output open & - & 86 & 120 & \(\mu \mathrm{A}\) \\
\hline & \(l_{\text {Q(off) }}\) & \(\mathrm{V}_{1}=10 \mathrm{~V}\), Output open, \(\mathrm{V}_{\mathrm{E}}=0.4 \mathrm{~V}\) & - & - & 20 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{ENABLE Input Voltage} & \(\mathrm{V}_{\mathrm{EH}}\) & Output ON, \(\mathrm{V}_{1}=10 \mathrm{~V}\) & 2.4 & - & - & V \\
\hline & \(V_{E L}\) & Output OFF, \(\mathrm{V}_{1}=10 \mathrm{~V}\) & - & - & 0.4 & V \\
\hline ENABLE Input Current & \(\mathrm{I}_{\mathrm{E}}\) & \(\mathrm{V}_{\mathrm{E}}=\mathrm{V}_{1}=10 \mathrm{~V}\) & - & - & \(\pm 0.1\) & \(\mu \mathrm{A}\) \\
\hline Thermal Shutdown Temp. & TJ & & - & 165 & - & \({ }^{\circ} \mathrm{C}\) \\
\hline \multirow[t]{2}{*}{Thermal Resistance} & \(\mathrm{R}_{\text {өJA }}\) & Mounted on 2.24" x 2.24 " solder-coated copper-clad board in still air & - & 67 & - & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline & \(\mathrm{R}_{\text {өJT }}\) & & - & 6.0 & - & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline
\end{tabular}

Typical values are given for circuit design information only.
* This parameter is tested to a lot sample plan only.
\(\dagger\) Pulse test (<20 ms).

\section*{8181 \\ LOW-DROPOUT, 5 V REGULATOR}

TYPICAL CHARACTERISTICS

LOAD REGULATION


Dwg. GP-039


Dwg. GP-039-1

LINE REGULATION


Dwg. GP-040

Dwg. GP-040-1

CAUTION: Maximum allowable duty cycle will be significantly less than \(100 \%\) at high temperatures, at high input voltages, or at high output currents. See Maximum Allowable Output Current table.

TYPICAL CHARACTERISTICS (cont'd)

LOAD REGULATION


Dwg. GP-039-2

DROPOUT VOLTAGE


Dwg. GP-041

LINE REGULATION


Dwg. GP-040-2

OUTPUT VOLTAGE vs TEMP.


\footnotetext{
CAUTION: Maximum allowable duty cycle will be significantly less than \(100 \%\) at high temperatures, at high input voltages, or at high output currents. See Maximum Allowable Output Current table.
}

\section*{8181 \\ LOW-DROPOUT, 5 V REGULATOR}

TYPICAL CHARACTERISTICS (cont'd)

\section*{QUIESCENT (GROUND TERMINAL) CURRENT}


Dwg. GP-037


Dwg. GP-038

TRANSIENT PERFORMANCE


Dwg. GP-042

CAUTION: Maximum allowable duty cycle will be significantly less than \(100 \%\) at high temperatures, at high input voltages, or at high output currents. See Maximum Allowable Output Current table.

\(\qquad\)




\author{
DISCRETE TRANSISTORS, DIODES, \& ARRAYS
}


\section*{SECTION 7. TECHNICAL DATA for Discrete Transistors, Diodes, and Arrays}
Quick Guide to Discrete Devices ..... 7-1
Discrete Semiconductors Index and Cross Reference ..... 7-2
Discrete Devices Ratings:
NPN Bipolar Transistors ..... 7-14
PNP Bipolar Transistors ..... 7-18
N-Channel Junction Field-Effect Transistors ..... 7-20
P-Channel Junction Field-Effect Transistors ..... 7-26
General-Purpose, Low-Leakage, and Schottky Diodes ..... 7-28
Zener Diodes ..... 7-29
Transistor and Diode Arrays ..... 7-31
See Also:
High-Current Darlington Transistor Arrays ..... Section 3
Reliability of SOT-23 Transistors ..... Section 8
Discrete and Integrated Circuit Semiconductor Chips ..... Brochure CN-193

\section*{TO ALLEGRO DISCRETE DEVICES}

Series 1N JEDEC-registered general-purpose and Zener diodes. See Series TMPD and TMPZ.
Series \(2 N \quad\) JEDEC-registered general-purpose, small-signal, switching, and field-effect transistors in TO-92/TO-226AA plastic packages. See also Series TMPF, TMPT, and TP.

Series BA Pro-Electron registered diodes in SOT-23/TO-236AB surface-mount packages.
Series BC Pro-Electron registered general-purpose transistors.
Series BF Pro-Electron registered general-purpose, N-channel JFETs in TO-92/TO-226AA plastic packages.
Series BZX84 Pro-Electron registered Zener diodes in SOT-23/TO-236AB surface-mount packages. Nominal voltage ratings from 3.9 volts to 56 volts are available.

Series J General-purpose, JFETs in TO-92/TO-226AA plastic packages.
Series MPS
General-purpose transistors in TO-92/TO-226AA plastic packages; generally with E-B-C pinning.
Series TH- Discrete semiconductors in unpackaged, chip form. See Brochure CN-193 for additional information.
Series TMPD General-purpose, Schottky, and dual diodes in SOT-23/TO-236AB surface-mount packages.
Series TMPF General-purpose, JFETs in SOT-23/TO-236AB surface-mount packages.
Series TMPT General-purpose, small-signal, and switching transistors in SOT-23/TO-236AB surface-mount packages.
Series TMPZ Zener diodes in SOT-23/TO-236AB surface-mount packages. Nominal voltage ratings from 4.3 volts to 33 volts are available.

Series TND Diode arrays in 14- or 16-pin dual in-line plastic packages. Eight isolated diodes or arrays of 8 to 15 diodes in common-anode or common-cathode configurations are available .

Series TP General-purpose, small-signal, switching, and field-effect transistors in TO-92/TO-226AA plastic packages. Interchangeable with JEDEC-registered and industry-standard devices in TO-98/TO-226AD plastic packages.

TPP4000 Four isolated NPN Darlington transistors in a 14-pin dual in-line plastic package.
Series TPQ Four isolated transistors in 14-pin dual in-line plastic packages. Quad NPN, quad PNP, and dual complementary pairs are available.

See also, high-current multiple Darlington arrays in Section 3.

\title{
DISCRETE SEMICONDUCTORS
}

\section*{INDEX AND CROSS REFERENCE}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Industry Number & Type & Allegro Number(s) & Allegro Package & 1 & Pinning
\[
2
\] & 3 & Ratings (Page) \\
\hline 1N914 & Diode & TMPD914 & TO-236AB & A & NC & K & 7-29 \\
\hline 1N4148 & Diode & TMPD4148 & TO-236AB & A & NC & K & 7-29 \\
\hline 1N4150 & Diode & TMPD4150 & TO-236AB & A & NC & K & 7-29 \\
\hline 1N5229 & Zener & TMPZ5229 & TO-236AB & A & NC & K & 7-30 \\
\hline 1N5230 & Zener & TMPZ5230 & TO-236AB & A & NC & K & 7-30 \\
\hline 1N5231 & Zener & TMPZ5231 & TO-236AB & A & NC & K & 7-30 \\
\hline 1N5232 & Zener & TMPZ5232 & TO-236AB & A & NC & K & 7-30 \\
\hline 1N5233 & Zener & TMPZ5233 & TO-236AB & A & NC & K & 7-30 \\
\hline 1N5234 & Zener & TMPZ5234 & TO-236AB & A & NC & K & 7-30 \\
\hline 1N5235 & Zener & TMPZ5235 & TO-236AB & A & NC & K & 7-30 \\
\hline 1N5236 & Zener & TMPZ5236 & TO-236AB & A & NC & K & 7-30 \\
\hline 1N5237 & Zener & TMPZ5237 & TO-236AB & A & NC & K & 7-30 \\
\hline 1N5238 & Zener & TMPZ5238 & TO-236AB & A & NC & K & 7-30 \\
\hline 1N5239 & Zener & TMPZ5239 & TO-236AB & A & NC & K & 7-30 \\
\hline 1N5240 & Zener & TMPZ5240 & TO-236AB & A & NC & K & 7-30 \\
\hline 1N5241 & Zener & TMPZ5241 & TO-236AB & A & NC & K & 7-30 \\
\hline 1N5242 & Zener & TMPZ5242 & TO-236AB & A & NC & K & 7-30 \\
\hline 1N5243 & Zener & TMPZ5243 & TO-236AB & A & NC & K & 7-30 \\
\hline 1N5244 & Zener & TMPZ5244 & TO-236AB & A & NC & K & 7-30 \\
\hline 1N5245 & Zener & TMPZ5245 & TO-236AB & A & NC & K & 7-30 \\
\hline 1N5246 & Zener & TMPZ5246 & TO-236AB & A & NC & K & 7-30 \\
\hline 1N5247 & Zener & TMPZ5247 & TO-236AB & A & NC & K & 7-30 \\
\hline 1N5248 & Zener & TMPZ5248 & TO-236AB & A & NC & K & 7-30 \\
\hline 1N5249 & Zener & TMPZ5249 & TO-236AB & A & NC & K & 7-30 \\
\hline 1N5250 & Zener & TMPZ5250 & TO-236AB & A & NC & K & 7-30 \\
\hline 1N5251 & Zener & TMPZ5251 & TO-236AB & A & NC & K & 7-30 \\
\hline 1N5252 & Zener & TMPZ5252 & TO-236AB & A & NC & K & 7-30 \\
\hline 1N5253 & Zener & TMPZ5253 & TO-236AB & A & NC & K & 7-30 \\
\hline 1N5254 & Zener & TMPZ5254 & TO-236AB & A & NC & K & 7-30 \\
\hline 1N5255 & Zener & TMPZ5255 & TO-236AB & A & NC & K & 7-30 \\
\hline 1N5256 & Zener & TMPZ5256 & TO-236AB & A & NC & K & 7-30 \\
\hline 1N5257 & Zener & TMPZ5257 & TO-236AB & A & NC & K & 7-30 \\
\hline 1N5711 & Schottky & TMPD5711 & TO-236AB & A & NC & K & 7-29 \\
\hline
\end{tabular}

All devices are available in unpackaged, chip form. See Brochure CN-193.

\section*{DISCRETE SEMICONDUCTORS INDEX AND CROSS REFERENCE}


All devices are available in unpackaged, chip form. See Brochure CN-193.
* Reversed pinning (E-B-C) available on special order--add suffix letter 'R' to part number.
\(\dagger\) Reversed pinning (S-G-D) available on special order-add suffix letter 'R' to part number.
\(\ddagger\) Reversed pinning (S-D-G) available on special order-add suffix letter ' \(R\) ' to part number.

\section*{DISCRETE SEMICONDUCTORS \\ INDEX AND CROSS REFERENCE}


All devices are available in unpackaged, chip form. See Brochure CN-193.
* Reversed pinning (E-B-C) available on special order-add suffix letter ' R ' to part number.
\(\ddagger\) Reversed pinning (S-D-G) available on special order-add suffix letter ' \(R\) ' to part number.

\section*{DISCRETE SEMICONDUCTORS INDEX AND CROSS REFERENCE}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Industry Number & Type & Allegro Number(s) & Allegro Package & 1 & Pinning 2 & 3 & Ratings (Page) \\
\hline \multirow[t]{2}{*}{2N4381} & \multirow[t]{2}{*}{P Channel} & TMPF4381 & TO-236AB & D & S & G & 7-28 \\
\hline & & TP4381 & TO-226AA & D & S & \(\mathrm{G} \ddagger\) & 7-27 \\
\hline \multirow[t]{2}{*}{2N4391} & \multirow[t]{2}{*}{N Channel} & TMPF4391 & TO-236AB & D & S & G & 7-24 \\
\hline & & TP4391 & TO-226AA & D & S & G \(\ddagger\) & 7-21 \\
\hline \multirow[t]{2}{*}{2N4392} & \multirow[t]{2}{*}{N Channel} & TMPF4392 & TO-236AB & D & S & G & 7-24 \\
\hline & & TP4392 & TO-226AA & D & S & G \(\ddagger\) & 7-21 \\
\hline \multirow[t]{2}{*}{2N4393} & \multirow[t]{2}{*}{N Channel} & TMPF4393 & TO-236AB & D & S & G & 7-24 \\
\hline & & TP4393 & TO-226AA & D & S & G \(\ddagger\) & 7-21 \\
\hline \multirow[t]{2}{*}{2N4401} & \multirow[t]{2}{*}{NPN} & 2N4401 & TO-226AA & E & B & C & 7-15 \\
\hline & & TMPT4401 & TO-236AB & B & E & C* & 7-18 \\
\hline \multirow[t]{2}{*}{2N4402} & \multirow[t]{2}{*}{PNP} & 2N4402 & TO-226AA & E & B & C & 7-19 \\
\hline & & TMPT4402 & TO-236AB & B & E & C* & 7-20 \\
\hline \multirow[t]{2}{*}{2N4403} & \multirow[t]{2}{*}{PNP} & 2N4403 & TO-226AA & E & B & C & 7-19 \\
\hline & & TMPT4403 & TO-236AB & B & E & C* & 7-20 \\
\hline 2N4413 & PNP & TP4413 & TO-226AA & E & B & C & 7-19 \\
\hline 2N4415 & PNP & TP4415 & TO-226AA & E & B & C & 7-19 \\
\hline \multirow[t]{2}{*}{2N4416} & \multirow[t]{2}{*}{N Channel} & TMPF4416 & TO-236AB & D & S & G & 7-24 \\
\hline & & TP4416 & TO-226AA & D & S & \(\mathrm{G} \ddagger\) & 7-21 \\
\hline \multirow[t]{2}{*}{2N4416A} & \multirow[t]{2}{*}{N Channel} & TMPF4416A & TO-236AB & D & S & G & 7-24 \\
\hline & & TP4416A & TO-226AA & D & S & \(\mathrm{G} \ddagger\) & 7-21 \\
\hline 2N4424 & NPN & 2N4424 & TO-226AA & E & C & B & 7-15 \\
\hline \multirow[t]{2}{*}{2N4856} & \multirow[t]{2}{*}{\(N\) Channel} & TMPF4856 & TO-236AB & D & S & G & 7-24 \\
\hline & & TP4856 & TO-226AA & D & S & \(\mathrm{G} \ddagger\) & 7-21 \\
\hline \multirow[t]{2}{*}{2N4857} & \multirow[t]{2}{*}{N Channel} & TMPF4857 & TO-236AB & D & S & G & 7-24 \\
\hline & & TP4857 & TO-226AA & D & S & \(\mathrm{G} \ddagger\) & 7-21 \\
\hline \multirow[t]{2}{*}{2N4858} & \multirow[t]{2}{*}{\(N\) Channel} & TMPF4858 & TO-236AB & D & S & G & 7-24 \\
\hline & & TP4858 & TO-226AA & D & S & \(\mathrm{G} \ddagger\) & 7-21 \\
\hline \multirow[t]{2}{*}{2N4859} & \multirow[t]{2}{*}{\(N\) Channel} & TMPF4859 & TO-236AB & D & S & G & 7-24 \\
\hline & & TP4859 & TO-226AA & D & S & \(G \ddagger\) & 7-21 \\
\hline \multirow[t]{2}{*}{2N4860} & \multirow[t]{2}{*}{N Channel} & TMPF4860 & TO-236AB & D & S & G & 7-24 \\
\hline & & TP4860 & TO-226AA & D & S & \(\mathrm{G} \ddagger\) & 7-21 \\
\hline \multirow[t]{2}{*}{2N4861} & \multirow[t]{2}{*}{N Channel} & TMPF4861 & TO-236AB & D & S & G & 7-24 \\
\hline & & TP4861 & TO-226AA & D & S & \(\mathrm{G} \ddagger\) & 7-21 \\
\hline
\end{tabular}

\footnotetext{
All devices are available in unpackaged, chip form. See Brochure CN-193.
* Reversed pinning (E-B-C) available on special order-add suffix letter ' \(R\) ' to part number.
\(\ddagger\) Reversed pinning (S-D-G) available on special order-add suffix letter ' R ' to part number.
}

\section*{DISCRETE SEMICONDUCTORS INDEX AND CROSS REFERENCE}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Industry Number & Type & Allegro Number(s) & Allegro Package & 1 & Pinning
\[
2
\] & 3 & Ratings (Page) \\
\hline \multirow[t]{2}{*}{2N5086} & \multirow[t]{2}{*}{PNP} & 2N5086 & TO-226AA & E & B & C & 7-19 \\
\hline & & TMPT5086 & TO-236AB & B & E & \(\mathrm{C}^{*}\) & 7-20 \\
\hline \multirow[t]{2}{*}{2N5087} & \multirow[t]{2}{*}{PNP} & 2N5087 & TO-226AA & E & B & C & 7-19 \\
\hline & & TMPT5087 & TO-236AB & B & E & \(\mathrm{C}^{*}\) & 7-20 \\
\hline \multirow[t]{2}{*}{2N5088} & \multirow[t]{2}{*}{NPN} & 2N5088 & TO-226AA & E & B & C & 7-15 \\
\hline & & TMPT5088 & TO-236AB & B & E & \(\mathrm{C}^{*}\) & 7-18 \\
\hline \multirow[t]{2}{*}{2N5089} & \multirow[t]{2}{*}{NPN} & 2N5089 & TO-226AA & E & B & C & 7-15 \\
\hline & & TMPT5089 & TO-236AB & B & E & \(\mathrm{C}^{*}\) & 7-18 \\
\hline \multirow[t]{2}{*}{2N5163} & \multirow[t]{2}{*}{N Channel} & TMPF5163 & TO-236AB & D & S & G & 7-24 \\
\hline & & TP5163 & TO-226AA & D & S & \(\mathrm{G} \ddagger\) & 7-21 \\
\hline 2N5172 & NPN & 2N5172 & TO-226AA & E & C & B & 7-15 \\
\hline \multirow[t]{2}{*}{2N5245} & \multirow[t]{2}{*}{\(N\) Channel} & TMPF5245 & TO-236AB & D & S & G & 7-24 \\
\hline & & TP5245 & TO-226AA & D & S & \(G \ddagger\) & 7-21 \\
\hline \multirow[t]{2}{*}{2N5246} & \multirow[t]{2}{*}{\(N\) Channel} & TMPF5246 & TO-236AB & D & S & G & 7-24 \\
\hline & & TP5246 & TO-226AA & D & S & \(\mathrm{G} \ddagger\) & 7-21 \\
\hline \multirow[t]{2}{*}{2N5247} & \multirow[t]{2}{*}{N Channel} & TMPF5247 & TO-236AB & D & S & G & 7-24 \\
\hline & & TP5247 & TO-226AA & D & S & \(\mathrm{G} \ddagger\) & 7-21 \\
\hline \multirow[t]{2}{*}{2N5248} & \multirow[t]{2}{*}{N Channel} & TMPF5248 & TO-236AB & D & S & G & 7-24 \\
\hline & & TP5248 & TO-226AA & D & S & \(\mathrm{G} \ddagger\) & 7-21 \\
\hline \multirow[t]{4}{*}{\[
\begin{aligned}
& \text { 2N5307 } \\
& \text { 2N5308 } \\
& \text { 2N5358 }
\end{aligned}
\]} & \multirow[t]{4}{*}{\begin{tabular}{l}
NPN \\
NPN \\
N Channel
\end{tabular}} & 2N5307 & TO-226AA & E & C & B & 7-15 \\
\hline & & 2N5308 & TO-226AA & E & C & B & 7-15 \\
\hline & & TMPF5358 & TO-236AB & D & S & G & 7-24 \\
\hline & & TP5358 & TO-226AA & D & S & \(\mathrm{G} \ddagger\) & 7-21 \\
\hline \multirow[t]{2}{*}{2N5359} & \multirow[t]{2}{*}{N Channel} & TMPF5359 & TO-236AB & D & S & G & 7-24 \\
\hline & & TP5359 & TO-226AA & D & S & \(\mathrm{G} \ddagger\) & 7-21 \\
\hline \multirow[t]{2}{*}{2N5360} & \multirow[t]{2}{*}{\(N\) Channel} & TMPF5360 & TO-236AB & D & S & G & 7-24 \\
\hline & & TP5360 & TO-226AA & D & S & \(\mathrm{G} \ddagger\) & 7-21 \\
\hline \multirow[t]{2}{*}{2N5361} & \multirow[t]{2}{*}{N Channel} & TMPF5361 & TO-236AB & D & S & G & 7-25 \\
\hline & & TP5361 & TO-226AA & D & S & \(\mathrm{G} \ddagger\) & 7-21 \\
\hline \multirow[t]{2}{*}{2N5362} & \multirow[t]{2}{*}{N Channel} & TMPF5362 & TO-236AB & D & S & G & 7-25 \\
\hline & & TP5362 & TO-226AA & D & S & \(\mathrm{G} \ddagger\) & 7-21 \\
\hline \multirow[t]{2}{*}{2N5363} & \multirow[t]{2}{*}{\(N\) Channel} & TMPF5363 & TO-236AB & D & S & G & 7-25 \\
\hline & & TP5363 & TO-226AA & D & S & \(\mathrm{G} \ddagger\) & 7-21 \\
\hline \multirow[t]{2}{*}{2N5364} & \multirow[t]{2}{*}{\(N\) Channel} & TMPF5364 & TO-236AB & D & S & G & 7-25 \\
\hline & & TP5364 & TO-226AA & D & S & \(\mathrm{G} \ddagger\) & 7-21 \\
\hline
\end{tabular}

All devices are available in unpackaged, chip form. See Brochure CN-193.
* Reversed pinning (E-B-C) available on special order-add suffix letter 'R' to part number.
\(\ddagger\) Reversed pinning (S-D-G) available on special order-add suffix letter ' \(R\) ' to part number.

\section*{DISCRETE SEMICONDUCTORS \\ INDEX AND CROSS REFERENCE}


All devices are available in unpackaged, chip form. See Brochure CN-193.
* Reversed pinning (E-B-C) available on special order-add suffix letter 'R' to part number.
\(\ddagger\) Reversed pinning (S-D-G) available on special order-add suffix letter ' \(R\) ' to part number.

\section*{DISCRETE SEMICONDUCTORS INDEX AND CROSS REFERENCE}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Industry Number & Type & Allegro Number(s) & Allegro Package & 1 & Pinning 2 & 3 & Ratings (Page) \\
\hline 2N5669 & \(N\) Channel & TMPF5669 & TO-236AB & D & S & G & 7-25 \\
\hline & & TP5669 & TO-226AA & D & S & \(\mathrm{G} \ddagger\) & 7-22 \\
\hline 2N5670 & \(N\) Channel & TMPF5670 & TO-236AB & D & S & G & 7-25 \\
\hline & & TP5670 & TO-226AA & D & S & \(\mathrm{G} \ddagger\) & 7-22 \\
\hline 2N5949 & \(N\) Channel & TMPF5949 & TO-236AB & D & S & G & 7-25 \\
\hline & & TP5949 & TO-266AA & D & S & \(\mathrm{G} \ddagger\) & 7-22 \\
\hline 2N5950 & \(N\) Channel & TMPF5950 & TO-236AB & D & S & G & 7-25 \\
\hline & & TP5950 & TO-226AA & D & S & G \(\ddagger\) & 7-22 \\
\hline 2N5951 & \(N\) Channel & TMPF5951 & TO-236AB & D & S & G & 7-25 \\
\hline & & TP5951 & TO-226AA & D & S & \(\mathrm{G} \ddagger\) & 7-22 \\
\hline 2N5952 & N Channel & TMPF5952 & TO-236AB & D & S & G & 7-25 \\
\hline & & TP5952 & TO-226AA & D & S & G \(\ddagger\) & 7-22 \\
\hline 2N5953 & \(N\) Channel & TMPF5953 & TO-236AB & D & S & G & 7-25 \\
\hline & & TP5953 & TO-226AA & D & S & G \(\ddagger\) & 7-22 \\
\hline 2N6427 & NPN & 2N6427 & TO-226AA & E & B & C & 7-15 \\
\hline & & TMPT6427 & TO-236AB & B & E & C* & 7-18 \\
\hline & & TPQ6427 & 14-Pin DIP & \multicolumn{3}{|l|}{Quad Transistor Array} & 7-38 \\
\hline A8920SLR & Schottky & A8920SLR & TO-236AB & A1 & K2 & KA & 5- \\
\hline BAR18 & Schottky & BAR18 & TO-236AB & A & NC & K & 7-29 \\
\hline BAS16 & Diode & BAS16 & TO-236AB & A & NC & K & 7-29 \\
\hline BAS19 & Diode & BAS19 & TO-236AB & A & NC & K & 7-29 \\
\hline BAS21 & Diode & BAS21 & TO-236AB & A & NC & K & 7-29 \\
\hline BAV70 & Dual Diode & BAV70 & TO-236AB & A1 & A2 & K & 7-29 \\
\hline BAV74 & Dual Diode & BAV74 & TO-236AB & A1 & A2 & K & 7-29 \\
\hline BAV99 & Dual Diode & BAV99 & TO-236AB & A1 & K2 & AK & 7-29 \\
\hline BAW56 & Dual Diode & BAW56 & TO-236AB & K1 & K2 & A & 7-29 \\
\hline BC264A & N Channel & TMPFBC264A & TO-236AB & D & S & G & 7-25 \\
\hline BC264B & N Channel & TMPFBC264B & TO-236AB & D & S & G & 7-25 \\
\hline BC264C & N Channel & TMPFBC264C & TO-236AB & D & S & G & 7-25 \\
\hline BC264D & N Channel & TMPFBC264D & TO-236AB & D & S & G & 7-25 \\
\hline BCW29 & PNP & BCW29 & TO-236AB & B & E & C* & 7-20 \\
\hline BCW30 & PNP & BCW30 & TO-236AB & B & E & C* & 7-20 \\
\hline BCW31 & NPN & BCW31 & TO-236AB & B & E & C* & 7-17 \\
\hline BCW32 & NPN & BCW32 & TO-236AB & B & E & C* & 7-17 \\
\hline BCW33 & NPN & BCW33 & TO-236AB & B & E & C* & 7-17 \\
\hline BCW60A & NPN & BCW60A & TO-236AB & B & E & C* & 7-17 \\
\hline
\end{tabular}

All devices are available in unpackaged, chip form. See Brochure CN-193.
*Reversed pinning (E-B-C) available on special order—add suffix letter ' \(R\) ' to part number.
\(\ddagger\) Reversed pinning (S-D-G) available on special order-add suffix letter ' \(R\) ' to part number.

\section*{DISCRETE SEMICONDUCTORS \\ INDEX AND CROSS REFERENCE}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \begin{tabular}{l}
Industry \\
Number
\end{tabular} & Type & Allegro Number(s) & Allegro Package & 1 & Pinning
\[
2
\] & 3 & Ratings (Page) \\
\hline BCW60B & NPN & BCW60B & TO-236AB & B & E & C* & 7-17 \\
\hline BCW60C & NPN & BCW60C & TO-236AB & B & E & C* & 7-17 \\
\hline BCW60D & NPN & BCW60D & TO-236AB & B & E & C* & 7-17 \\
\hline BCW61A & PNP & BCW61A & TO-236AB & B & E & C* & 7-20 \\
\hline BCW61B & PNP & BCW61B & TO-236AB & B & E & C* & 7-20 \\
\hline BCW61C & PNP & BCW61C & TO-236AB & B & E & C* & 7-20 \\
\hline BCW61D & PNP & BCW61D & TO-236AB & B & E & C* & 7-20 \\
\hline BCW65A & NPN & BCW65A & TO-236AB & B & E & C* & 7-17 \\
\hline BCW65B & NPN & BCW65B & TO-236AB & B & E & C* & 7-17 \\
\hline BCW66F & NPN & BCW66F & TO-236AB & B & E & C* & 7-17 \\
\hline BCW66G & NPN & BCW66G & TO-236AB & B & E & C* & 7-17 \\
\hline BCW67A & PNP & BCW67A & TO-236AB & B & E & C* & 7-20 \\
\hline BCW67B & PNP & BCW67B & TO-236AB & B & E & C* & 7-20 \\
\hline BCW68F & PNP & BCW68F & TO-236AB & B & E & C* & 7-20 \\
\hline BCW68G & PNP & BCW68G & TO-236AB & B & E & C* & 7-20 \\
\hline BCW69 & PNP & BCW69 & TO-236AB & B & E & C* & 7-20 \\
\hline BCW70 & PNP & BCW70 & TO-236AB & B & E & C* & 7-20 \\
\hline BCW71 & NPN & BCW71 & TO-236AB & B & E & C* & 7-17 \\
\hline BCW72 & NPN & BCW72 & TO-236AB & B & E & C* & 7-17 \\
\hline BCX17 & PNP & BCX17 & TO-236AB & B & E & C* & 7-20 \\
\hline BCX18 & PNP & BCX18 & TO-236AB & B & E & C* & 7-20 \\
\hline BCX19 & NPN & BCX19 & TO-236AB & B & E & C* & 7-17 \\
\hline BCX20 & NPN & BCX20 & TO-236AB & B & E & C* & 7-17 \\
\hline BCX70G & NPN & BCX70G & TO-236AB & B & E & C* & 7-17 \\
\hline BCX70H & NPN & BCX70H & TO-236AB & B & E & C* & 7-17 \\
\hline BCX70J & NPN & BCX70J & TO-236AB & B & E & C* & 7-17 \\
\hline BCX70K & NPN & BCX70K & TO-236AB & B & E & C* & 7-17 \\
\hline BCX71G & PNP & BCX71G & TO-236AB & B & E & C* & 7-20 \\
\hline BCX71H & PNP & BCX71H & TO-236AB & B & E & \(\mathrm{C}^{*}\) & 7-20 \\
\hline BCX71J & PNP & BCX71J & TO-236AB & B & E & C* & 7-20 \\
\hline BCX71K & PNP & BCX71K & TO-236AB & B & E & C* & 7-20 \\
\hline BF244A & \multirow[t]{2}{*}{\(N\) Channel} & BF244A & TO-226AA & D & G & S \(\dagger\) & 7-22 \\
\hline \multirow{3}{*}{BF244B} & & TMPFBF244A & TO-236AB & D & S & G & 7-25 \\
\hline & \multirow[t]{2}{*}{N Channel} & BF244B & TO-226AA & D & G & S \(\dagger\) & 7-22 \\
\hline & & TMPFBF244B & TO-236AB & D & S & G & 7-25 \\
\hline
\end{tabular}

All devices are available in unpackaged, chip form. See Brochure CN-193.
* Reversed pinning (E-B-C) available on special order-add suffix letter 'R' to part number.
† Reversed pinning (S-G-D) available on special order-add suffix letter ' \(R\) ' to part number.
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Industry Number & Type & Allegro Number(s) & Allegro Package & 1 & Pinning
\[
2
\] & 3 & Ratings (Page) \\
\hline \multirow[t]{2}{*}{BF244C} & \multirow[t]{2}{*}{N Channel} & BF244C & TO-226AA & D & G & S \(\dagger\) & 7-22 \\
\hline & & TMPFBF244C & TO-236AB & D & S & G & 7-25 \\
\hline \multirow[t]{2}{*}{BF246A} & \multirow[t]{2}{*}{N Channel} & BF246A & TO-226AA & D & G & S \(\dagger\) & 7-22 \\
\hline & & TMPFBF246A & TO-236AB & D & S & G & 7-25 \\
\hline \multirow[t]{2}{*}{BF246B} & \multirow[t]{2}{*}{\(N\) Channel} & BF246B & TO-226AA & D & G & S \(\dagger\) & 7-22 \\
\hline & & TMPFBF246B & TO-236AB & D & S & G & 7-25 \\
\hline \multirow[t]{2}{*}{BF246C} & \multirow[t]{2}{*}{\(N\) Channel} & BF246C & TO-226AA & D & G & S \(\dagger\) & 7-22 \\
\hline & & TMPFBF246C & TO-236AB & D & S & G & 7-25 \\
\hline \multirow[t]{2}{*}{BF256A} & \multirow[t]{2}{*}{N Channel} & BF256A & TO-226AA & D & G & S \(\dagger\) & 7-22 \\
\hline & & TMPFBF256A & TO-236AB & D & S & G & 7-25 \\
\hline \multirow[t]{2}{*}{BF256B} & \multirow[t]{2}{*}{N Channel} & BF256B & TO-226AA & D & G & S \(\dagger\) & 7-22 \\
\hline & & TMPFBF256B & TO-236AB & D & S & G & 7-25 \\
\hline \multirow[t]{2}{*}{BF256C} & \multirow[t]{2}{*}{N Channel} & BF256C & TO-226AA & D & G & S \(\dagger\) & 7-22 \\
\hline & & TMPFBF256C & TO-236AB & D & S & G & 7-25 \\
\hline \multirow[t]{4}{*}{\begin{tabular}{l}
BFR30 \\
BFR31 \\
BZX84C4V7 \\
BZX84C5V1
\end{tabular}} & \multirow[t]{4}{*}{\begin{tabular}{l}
N Channel \\
N Channel \\
Zener \\
Zener
\end{tabular}} & BFR30 & TO-226AA & D & S & G \(\ddagger\) & 7-22 \\
\hline & & BFR31 & TO-226AA & D & S & \(G \ddagger\) & 7-22 \\
\hline & & BZX84C4V7 & TO-236AB & A & NC & K & 7-31 \\
\hline & & BZX84C5V1 & TO-236AB & A & NC & K & 7-31 \\
\hline \multirow[t]{6}{*}{\begin{tabular}{l}
BZX84C5V6 \\
BZX84C6V2 \\
BZX84C6V8 \\
BZX84C7V5 \\
BZX84C8V2 \\
BZX84C9V1
\end{tabular}} & \multirow[t]{6}{*}{\begin{tabular}{l}
Zener \\
Zener \\
Zener \\
Zener \\
Zener \\
Zener
\end{tabular}} & BZX84C5V6 & TO-236AB & A & NC & K & 7-31 \\
\hline & & BZX84C6V2 & TO-236AB & A & NC & K & 7-31 \\
\hline & & BZX84C6V8 & TO-236AB & A & NC & K & 7-31 \\
\hline & & BZX84C7V5 & TO-236AB & A & NC & K & 7-31 \\
\hline & & BZX84C8V2 & TO-236AB & A & NC & K & 7-31 \\
\hline & & BZX84C9V1 & TO-236AB & A & NC & K & 7-31 \\
\hline \multirow[t]{6}{*}{\begin{tabular}{l}
BZX84C10 \\
BZX84C11 \\
BZX84C12 \\
BZX84C13 \\
BZX84C15 \\
BZX84C16
\end{tabular}} & \multirow[t]{6}{*}{\begin{tabular}{l}
Zener \\
Zener \\
Zener \\
Zener \\
Zener \\
Zener
\end{tabular}} & BZX84C10 & TO-236AB & A & NC & K & 7-31 \\
\hline & & BZX84C11 & TO-236AB & A & NC & K & 7-31 \\
\hline & & BZX84C12 & TO-236AB & A & NC & K & 7-31 \\
\hline & & BZX84C13 & TO-236AB & A & NC & K & 7-31 \\
\hline & & BZX84C15 & TO-236AB & A & NC & K & 7-31 \\
\hline & & BZX84C16 & TO-236AB & A & NC & K & 7-31 \\
\hline \multirow[t]{7}{*}{\begin{tabular}{l}
BZX84C18 \\
BZX84C20 \\
BZX84C22 \\
BZX84C24 \\
BZX84C27 \\
BZX84C30 \\
BZX84C33
\end{tabular}} & \multirow[t]{7}{*}{\begin{tabular}{l}
Zener \\
Zener \\
Zener \\
Zener \\
Zener \\
Zener \\
Zener
\end{tabular}} & BZX84C18 & TO-236AB & A & NC & K & 7-31 \\
\hline & & BZX84C20 & TO-236AB & A & NC & K & 7-31 \\
\hline & & BZX84C22 & TO-236AB & A & NC & K & 7-31 \\
\hline & & BZX84C24 & TO-236AB & A & NC & K & 7-31 \\
\hline & & BZX84C27 & TO-236AB & A & NC & K & 7-31 \\
\hline & & BZX84C30 & TO-236AB & A & NC & K & 7-31 \\
\hline & & BZX84C33 & TO-236AB & A & NC & K & 7-31 \\
\hline
\end{tabular}

\footnotetext{
All devices are available in unpackaged, chip form. See Brochure CN-193.
† Reversed pinning (S-G-D) available on special order-add suffix letter ' \(R\) ' to part number.
\(\ddagger\) Reversed pinning (S-D-G) available on special order—add suffix letter ' \(R\) ' to part number.
}

\section*{DISCRETE SEMICONDUCTORS INDEX AND CROSS REFERENCE}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Industry Number & Type & Allegro Number(s) & Allegro Package & 1 & \[
\underset{2}{\text { Pinning }}
\] & 3 & Ratings (Page) \\
\hline \multirow[t]{2}{*}{J111} & \multirow[t]{2}{*}{Channel} & \(J 111\) & TO-226AA & D & S & \(G \ddagger\) & 7-22 \\
\hline & & TMPFJ111 & TO-236AB & D & S & G & 7-25 \\
\hline \multirow[t]{2}{*}{\(J 112\)} & \multirow[t]{2}{*}{Channel} & \(J 112\) & TO-226AA & D & S & \(\mathrm{G} \ddagger\) & 7-22 \\
\hline & & TMPFJ112 & TO-236AB & D & S & G & 7-25 \\
\hline \multirow[t]{2}{*}{J112A} & \multirow[t]{2}{*}{Channel} & J112A & TO-226AA & D & S & \(G \ddagger\) & 7-22 \\
\hline & & TMPFJ112A & TO-236AB & D & S & G & 7-25 \\
\hline \multirow[t]{2}{*}{\(J 113\)} & \multirow[t]{2}{*}{\(N\) Channel} & \(J 113\) & TO-226AA & D & S & \(G \ddagger\) & 7-22 \\
\hline & & TMPFJ113 & TO-236AB & D & S & G & 7-25 \\
\hline \multirow[t]{2}{*}{J113A} & \multirow[t]{2}{*}{\(N\) Channel} & J113A & TO-226AA & D & S & \(G \ddagger\) & 7-22 \\
\hline & & TMPFJ113A & TO-236AB & D & S & G & 7-26 \\
\hline \multirow[t]{2}{*}{\(J 174\)} & \multirow[t]{2}{*}{Channel} & J174 & TO-226AA & D & G & S \(\dagger\) & 7-27 \\
\hline & & TMPFJ174 & TO-236AB & D & S & G & 7-28 \\
\hline \multirow[t]{2}{*}{\(J 175\)} & \multirow[t]{2}{*}{P Channel} & J175 & TO-226AA & D & G & S \(\dagger\) & 7-27 \\
\hline & & TMPFJ175 & TO-236AB & D & S & G & 7-28 \\
\hline \multirow[t]{2}{*}{J176} & \multirow[t]{2}{*}{P Channel} & J176 & TO-226AA & D & G & S \(\dagger\) & 7-27 \\
\hline & & TMPFJ176 & TO-236AB & D & S & G & 7-28 \\
\hline \multirow[t]{2}{*}{J177} & \multirow[t]{2}{*}{P Channel} & J177 & TO-226AA & D & G & S \(\dagger\) & 7-27 \\
\hline & & TMPFJ177 & TO-236AB & D & S & G & 7-28 \\
\hline \multirow[t]{2}{*}{J201} & \multirow[t]{2}{*}{N Channel} & J201 & TO-226AA & D & S & G & 7-22 \\
\hline & & TMPFJ201 & TO-236AB & D & S & G & 7-26 \\
\hline \multirow[t]{2}{*}{J202} & \multirow[t]{2}{*}{\(N\) Channel} & J202 & TO-226AA & D & S & G & 7-22 \\
\hline & & TMPFJ202 & TO-236AB & D & S & G & 7-26 \\
\hline \multirow[t]{2}{*}{J203} & \multirow[t]{2}{*}{\(N\) Channel} & J203 & TO-226AA & D & S & G & 7-22 \\
\hline & & TMPFJ203 & TO-236AB & D & S & G & 7-26 \\
\hline \multirow[t]{2}{*}{J230} & \multirow[t]{2}{*}{\(N\) Channel} & J230 & TO-226AA & D & S & G & 7-22 \\
\hline & & TMPFJ230 & TO-236AB & D & S & G & 7-26 \\
\hline \multirow[t]{2}{*}{J231} & \multirow[t]{2}{*}{\(N\) Channel} & J231 & TO-226AA & D & S & G & 7-22 \\
\hline & & TMPFJ231 & TO-2M36AB & D & S & G & 7-26 \\
\hline \multirow[t]{2}{*}{J232} & \multirow[t]{2}{*}{\(N\) Channel} & J232 & TO-226AA & D & S & G & 7-22 \\
\hline & & TMPFJ232 & TO-236AB & D & S & G & 7-26 \\
\hline \multirow[t]{2}{*}{J304} & \multirow[t]{2}{*}{\(N\) Channel} & J304 & TO-226AA & D & S & G & 7-22 \\
\hline & & TMPFJ304 & TO-236AB & D & S & G & 7-26 \\
\hline \multirow[t]{2}{*}{J305} & \multirow[t]{2}{*}{\(N\) Channel} & J305 & TO-226AA & D & S & \(G \ddagger\) & 7-23 \\
\hline & & TMPFJ305 & TO-236AB & D & S & G & 7-26 \\
\hline \multirow[t]{2}{*}{J308} & \multirow[t]{2}{*}{\(N\) Channel} & TMPFJ308 & TO-236AB & D & S & G & 7-26 \\
\hline & & TPJ308 & TO-226AA & D & S & \(\mathrm{G} \ddagger\) & 7-23 \\
\hline
\end{tabular}

\footnotetext{
All devices are available in unpackaged, chip form. See Brochure CN-193.
† Reversed pinning (S-G-D) available on special order-add suffix letter 'R' to part number.
\(\ddagger\) Reversed pinning (S-D-G) available on special order-add suffix letter ' \(R\) ' to part number.
}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \begin{tabular}{l}
Industry \\
Number
\end{tabular} & Type & Allegro Number(s) & Allegro Package & 1 & \[
\underset{2}{\text { Pinning }}
\] & Ratings (Page) \\
\hline \multirow[t]{2}{*}{J309} & \multirow[t]{2}{*}{N Channel} & TMPFJ309 & TO-236AB & D & S G & 7-26 \\
\hline & & TPJ309 & TO-226AA & D & S G \(\ddagger\) & 7-23 \\
\hline \multirow[t]{2}{*}{J310} & \multirow[t]{2}{*}{N Channel} & TMPFJ310 & TO-236AB & D & S G & 7-26 \\
\hline & & TPJ310 & TO-226AA & D & \(S \quad G \ddagger\) & 7-23 \\
\hline MPS6520 & \multirow[t]{2}{*}{\begin{tabular}{l}
NPN \\
NPN
\end{tabular}} & MPS6520 & TO-226AA & E & \(B \quad C\) & 7-16 \\
\hline MPS6521 & & MPS6521 & TO-226AA & E & B C & 7-16 \\
\hline \multirow[t]{2}{*}{MPSA05} & \multirow[t]{2}{*}{NPN} & MPSA05 & TO-226AA & E & B \(\quad\) C & 7-16 \\
\hline & & TMPTA05 & TO-236AB & B & E \(\mathrm{C}^{*}\) & 7-18 \\
\hline \multirow[t]{3}{*}{MPSA06} & \multirow[t]{3}{*}{NPN} & MPSA06 & TO-226AA & E & B C & 7-16 \\
\hline & & TMPTA06 & TO-236AB & B & E C* & 7-18 \\
\hline & & TPQA06 & 14-Pin DIP & & Transistor Array & 7-38 \\
\hline \multirow[t]{2}{*}{MPSA14} & \multirow[t]{2}{*}{NPN} & MPSA14 & TO-226AA & E & \(B \quad\) C & 7-16 \\
\hline & & TMPTA14 & TO-236AB & B & E \(\mathrm{C}^{*}\) & 7-18 \\
\hline \multirow[t]{2}{*}{MPSA42} & \multirow[t]{2}{*}{NPN} & MPSA42 & TO-226AA & E & B C & 7-16 \\
\hline & & TMPTA42 & TO-236AB & B & E C* & 7-18 \\
\hline \multirow[t]{2}{*}{MPSA43} & \multirow[t]{2}{*}{NPN} & MPSA43 & TO-226AA & E & B C & 7-16 \\
\hline & & TMPTA43 & TO-236AB & B & E C* & 7-18 \\
\hline \multirow[t]{3}{*}{MPSA55} & \multirow[t]{3}{*}{PNP} & MPSA55 & TO-226AA & E & B C & 7-19 \\
\hline & & TMPTA55 & TO-236AB & B & E C* & 7-20 \\
\hline & & TPQA55 & 14-Pin DIP & & Transistor Array & 7-38 \\
\hline \multirow[t]{3}{*}{MPSA56} & \multirow[t]{3}{*}{PNP} & MPSA56 & TO-226AA & E & B C & 7-19 \\
\hline & & TMPTA56 & TO-236AB & B & E C* & 7-20 \\
\hline & & TPQA56 & 14-Pin DIP & & Transistor Array & 7-38 \\
\hline \multirow[t]{2}{*}{MPSA70} & \multirow[t]{2}{*}{PNP} & MPSA70 & TO-226AA & E & B C & 7-19 \\
\hline & & TMPTA70 & TO-236AB & B & E C* & 7-20 \\
\hline TMPD... & Diode & Various & TO-236AB & A & NC K & 7-29 \\
\hline TMPD6916 & Schottky & TMPD6916 & TO-236AB & A & NC K & 7-29 \\
\hline TMPD6919 & Schottky & TMPD6919 & TO-236AB & A & NC K & 7-29 \\
\hline TMPD6924 & Schottky & TMPD6924 & TO-236AB & A & NC K & 7-29 \\
\hline \multirow[t]{6}{*}{\begin{tabular}{l}
TMPF... \\
TMPFBC... \\
TMPFBF... \\
TMPFJ... \\
TMPFU... \\
TMPT...
\end{tabular}} & JFET & See 2N... & TO-236AB & & Various & See 2N... \\
\hline & JFET & See BC... & TO-236AB & & Various & See BC... \\
\hline & JFET & See BF... & TO-236AB & & Various & See BF... \\
\hline & JFET & See J... & TO-236AB & & Various & See J... \\
\hline & JFET & See U... & TO-236AB & & Various & See U... \\
\hline & Transistor & See 2N... & TO-236AB & & Various & See 2N... \\
\hline
\end{tabular}

All devices are available in unpackaged, chip form. See Brochure CN-193.
* Reversed pinning (E-B-C) available on special order-add suffix letter ' R ' to part number.
\(\ddagger\) Reversed pinning (S-D-G) available on special order-add suffix letter ' \(R\) ' to part number.

\section*{DISCRETE SEMICONDUCTORS INDEX AND CROSS REFERENCE}


\footnotetext{
All devices are available in unpackaged, chip form. See Brochure CN-193.
\(\ddagger\) Reversed pinning (S-D-G) available on special order-add suffix letter ' \(R\) ' to part number.
}

\section*{NPN TRANSISTORS}

\section*{TO-92/TO-226AA}

\section*{‘2N' and 'TP’ DEVICE TYPES}

\section*{ELECTRICAL CHARACTERISTICS at \(\mathbf{T}_{\mathbf{A}}=\mathbf{2 5}^{\circ} \mathbf{C}\)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Device Type} & \multirow[b]{2}{*}{\[
\begin{gathered}
I_{c} \\
\text { Max. } \\
(\mathrm{mA})
\end{gathered}
\]} & \multirow[b]{2}{*}{\[
\left|\begin{array}{c}
\mathbf{v}_{(\mathrm{BR}) \mathrm{CBO}} \\
(\mathrm{~V})
\end{array}\right|
\]} & \multirow[b]{2}{*}{\(V_{\text {(ВА)Сео }}\) (V)} & \multirow[b]{2}{*}{\begin{tabular}{l}
\(V_{\text {(BR)EBO }}\) \\
(V)
\end{tabular}} & \multicolumn{2}{|l|}{\(\mathrm{I}_{\text {cвo }}\)} & \multicolumn{4}{|r|}{DC Current Gain} & \multicolumn{2}{|r|}{\(\mathrm{V}_{\mathrm{CE} \text { (sat) }}\)} & \multicolumn{2}{|l|}{\(\mathrm{f}_{\mathrm{T}}\)} & \multirow[b]{2}{*}{\[
\begin{aligned}
& \mathrm{C}_{\mathrm{ob}}{ }^{1} \\
& (\mathrm{pF})
\end{aligned}
\]} & \multirow[b]{2}{*}{\[
\begin{array}{|c}
\mathbf{t}_{\mathrm{s}}{ }^{1} \\
\text { (ns) }
\end{array}
\]} & \multirow[b]{2}{*}{\[
\begin{aligned}
& N^{1} \\
& (\mathrm{~dB})
\end{aligned}
\]} & \multirow[b]{2}{*}{Pinning
\[
1,2,3
\]} \\
\hline & & & & & \begin{tabular}{l}
Max. \\
(nA)
\end{tabular} & \begin{tabular}{l}
@ \(V_{c B}\) \\
(V)
\end{tabular} & \[
\begin{gathered}
\mathrm{h}_{\mathrm{FE}} \\
\mathrm{Min} .
\end{gathered}
\] & \[
\begin{aligned}
& \mathbf{h}_{\mathrm{FE}} \\
& \mathrm{Max} .
\end{aligned}
\] & \[
\begin{aligned}
& @ I_{c} \\
& (\mathrm{~mA})
\end{aligned}
\] & \begin{tabular}{l}
@ \(V_{C E}\) \\
(V)
\end{tabular} & \begin{tabular}{l}
Max. \\
(V)
\end{tabular} & \[
\begin{aligned}
& @ I_{c} \\
& (m A)
\end{aligned}
\] & \[
\begin{gathered}
\text { Min. } \\
(\mathrm{MHz})
\end{gathered}
\] & \[
\begin{aligned}
& @ I_{c} \\
& (\mathrm{~mA})
\end{aligned}
\] & & & & \\
\hline TP918 & 50 & 30 & 15 & 3.0 & 10 & 15 & 20 & - & 3.0 & 1.0 & 0.4 & 10 & 600 & 4.0 & 1.7 & - & - & EBC \\
\hline TP2221 & 500 & 60 & 30 & 5.0 & 10 & 50 & 40 & 120 & 150 & 10 & 0.4 & 150 & 250 & 20 & 8.0 & - & - & EBC \\
\hline TP2221A & 500 & 75 & 40 & 6.0 & 10 & 60 & 40 & 120 & 150 & 10 & 0.3 & 150 & 250 & 20 & 8.0 & 225 & - & EBC \\
\hline TP2222 & 500 & 60 & 30 & 5.0 & 10 & 50 & 100 & 300 & 150 & 10 & 0.4 & 150 & 250 & 20 & 8.0 & - & - & EBC \\
\hline TP2222A & 500 & 75 & 40 & 6.0 & 10 & 60 & 100 & 300 & 150 & 10 & 0.3 & 150 & 250 & 20 & 8.0 & 225 & - & EBC \\
\hline 2N3414 & 500 & 25 & 25 & 5.0 & 100 & 25 & 75 & 225 & 2.0 & 4.5 & 0.3 & 50 & - & - & - & - & - & ECB \\
\hline 2N3415 & 500 & 25 & 25 & 5.0 & 100 & 25 & 180 & 540 & 2.0 & 4.5 & 0.3 & 50 & - & - & - & - & - & ECB \\
\hline 2N3416 & 500 & 50 & 50 & 5.0 & 100 & 50 & & 225 & 2.0 & 4.5 & 0.3 & 50 & - & - & - & - & - & ECB \\
\hline 2N3417 & 500 & 50 & 50 & 5.0 & 100 & 50 & 180 & 540 & 2.0 & 4.5 & 0.3 & 50 & - & - & - & - & - & ECB \\
\hline 2N3904 & 200 & 60 & 40 & 6.0 & 50 & 30 & 100 & 300 & 10 & 1.0 & 0.2 & 10 & 300 & 10 & 4.0 & - & 5.0 & EBC \\
\hline 2N4401 & 500 & 60 & 40 & 6.0 & 100 & 30 & 100 & 300 & 150 & 1.0 & 0.4 & 150 & 250 & 20 & 6.5 & 225 & - & EBC \\
\hline 2N4424 & 500 & 40 & 40 & 5.0 & 100 & 25 & 180 & 540 & 2.0 & 4.5 & 0.3 & 50 & - & - & - & - & - & ECB \\
\hline 2N5088 & 100 & 35 & 30 & - & 50 & 20 & 300 & 900 & 0.1 & 5.0 & 0.5 & 10 & - & - & 4.0 & - & 3.0 & EBC \\
\hline 2N5089 & 100 & 30 & 25 & - & 50 & 15 & 4001 & 1200 & 0.1 & 5.0 & 0.5 & 10 & - & - & 4.0 & - & 2.0 & EBC \\
\hline 2N5172 & 500 & 25 & 25 & 5.0 & 100 & 25 & 100 & 500 & 10 & 10 & 0.25 & 10 & - & - & 10 & - & - & ECB \\
\hline 2N5307 & 500 & 40 & 40 & 12 & 100 & 40 & 2 k & 20k & 2.0 & 5.0 & 1.4 & 200 & 60 & 2.0 & 10 & - & - & ECB \\
\hline 2N5308 & 500 & 40 & 40 & 12 & 100 & 40 & 7k & 70k & 2.0 & 5.0 & 1.4 & 200 & 60 & 2.0 & 10 & - & - & ECB \\
\hline TP5376 & 500 & 60 & 30 & 5.0 & 10 & 30 & 120 & - & 1.0 & 5.0 & & - & - & - & 8.0 & - & - & EBC \\
\hline 2N6427 & 500 & 40 & 40 & 12 & 50 & 30 & 10k & 100k & 10 & 5.0 & 1.2 & 50 & 130 & 10 & 7.0 & - & 10 & EBC \\
\hline
\end{tabular}

NOTES: 1) Maximum at typical JEDEC conditions.
2) \(\mu \mathrm{A}\).
3) \(V_{(B B) C E S} I_{C E S}\), as applicable.
4) mA .
5) \(V_{\text {(BR)CER }}\) at \(R=10 \Omega\).

TO-92/TO-226AA

\section*{'MPS' DEVICE TYPES}

ELECTRICAL CHARACTERISTICS at \(\mathbf{T}_{\mathbf{A}}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Device Type} & \multirow[b]{2}{*}{\[
\begin{gathered}
I_{c} \\
\text { Max. } \\
(\mathrm{mA})
\end{gathered}
\]} & \multirow[b]{2}{*}{\begin{tabular}{l}
\(V_{\text {(в) }}\) \\
(V)
\end{tabular}} & \multirow[b]{2}{*}{\(\mathrm{V}_{\text {(вB)CEO }}\) (V)} & \multirow[b]{2}{*}{\begin{tabular}{l}
\(V_{\text {(BR) }}\) EBO \\
(V)
\end{tabular}} & \(\mathrm{I}_{\text {cво }}\) & \multicolumn{4}{|c|}{DC Current Gain} & \multicolumn{2}{|r|}{\(\mathrm{V}_{\mathrm{CE}(\text { sat) }}\)} & \multicolumn{2}{|l|}{\(f_{T}\)} & \multirow[b]{2}{*}{\[
\begin{aligned}
& \mathrm{C}_{\mathrm{ob}}{ }^{1} \\
& (\mathrm{pF})
\end{aligned}
\]} & \multirow[b]{2}{*}{\[
\begin{gathered}
\mathrm{t}_{\mathrm{s}}{ }^{1} \\
(\mathrm{~ns})
\end{gathered}
\]} & \multirow[b]{2}{*}{\[
\begin{aligned}
& N^{1}{ }^{1} \\
& (d B)
\end{aligned}
\]} & \multirow[b]{2}{*}{\begin{tabular}{l}
Pinning \\
\(1,2,3\)
\end{tabular}} \\
\hline & & & & & \[
\left|\begin{array}{cc}
\text { Max. } & @ V_{c B} \\
(n A) & (V)
\end{array}\right|
\] & \begin{tabular}{l}
\[
h_{\mathrm{FE}}
\] \\
Min.
\end{tabular} & \begin{tabular}{l}
\[
h_{\mathrm{FE}}
\] \\
Max.
\end{tabular} & \[
\begin{aligned}
& @ I_{c} \\
& (\mathrm{~mA})
\end{aligned}
\] & \begin{tabular}{l}
\[
@ \mathrm{~V}_{\mathrm{cE}}
\] \\
(V)
\end{tabular} & \begin{tabular}{l}
Max. \\
(V)
\end{tabular} & \[
\begin{aligned}
& @ I_{c} \\
& (\mathrm{~mA})
\end{aligned}
\] & \begin{tabular}{l}
Min. \\
(MHz)
\end{tabular} & \[
\begin{aligned}
& @ I_{\mathrm{c}} \\
& (\mathrm{~mA})
\end{aligned}
\] & & & & \\
\hline MPS6520 & 200 & 40 & 25 & 4.0 & 5030 & 200 & 400 & 2.0 & 10 & 0.5 & 50 & - & - & 3.5 & - & 3.0 & EBC \\
\hline MPS6521 & 200 & 40 & 25 & 4.0 & 5030 & 300 & 600 & 2.0 & 10 & 0.5 & 50 & - & - & 3.5 & - & 3.0 & EBC \\
\hline MPSA05 & 800 & 60 & 60 & 4.0 & 10060 & 50 & - & 100 & 1.0 & 0.25 & 100 & 100 & 10 & - & - & - & EBC \\
\hline MPSA06 & 800 & 80 & 80 & 4.0 & 10080 & 50 & - & 100 & 1.0 & 0.25 & 100 & 100 & 10 & - & - & - & EBC \\
\hline MPSA14 & 500 & \(30^{3}\) & - & 10 & \(100 \quad 30\) & 20k & - & 100 & 5.0 & & 100 & 125 & 10 & & - & - & EBC \\
\hline MPSA42 & 500 & 300 & 300 & 6.0 & 100200 & 40 & - & 30 & 10 & & 20 & & 10 & 3.0 & - & - & EBC \\
\hline MPSA43 & 500 & 200 & 200 & 6.0 & 100160 & & - & 30 & 10 & & 20 & & 10 & 4.0 & - & - & EBC \\
\hline
\end{tabular}

NOTES: 1) Maximum at typical JEDEC conditions.
2) \(\mu \mathrm{A}\).
3) \(V_{(B A) C E S} / I_{C E S}\), as applicable.
4) mA .
5) \(V_{(B R) C E R}\) at \(R=10 \Omega\).

\section*{NPN TRANSISTORS}


\section*{ELECTRICAL CHARACTERISTICS at \(\mathbf{T}_{A}=25^{\circ} \mathrm{C}\)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Device Type} & \multirow[b]{2}{*}{Marking} & \multirow[b]{2}{*}{\[
\begin{gathered}
v_{(B R) C B O} \\
(V)
\end{gathered}
\]} & \multirow[b]{2}{*}{\begin{tabular}{l}
\(V_{\text {(BR)CEO }}\) \\
(V)
\end{tabular}} & \multirow[b]{2}{*}{\begin{tabular}{l}
\(V_{\text {(BR) }) \text { Bo }}\) \\
(V)
\end{tabular}} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\begin{tabular}{|c|}
\hline\(I_{\text {сво }}\) \\
\hline \begin{tabular}{ll} 
Max. & @ \\
(nA) & (V)
\end{tabular} \\
\hline
\end{tabular}}} & \multicolumn{4}{|l|}{DC Current Gain} & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{cE}(\mathrm{sat})}\)} & \multicolumn{2}{|c|}{\(f_{T}\)} & \multirow[b]{2}{*}{\[
\begin{aligned}
& \mathrm{C}_{\mathrm{ob}}{ }^{1} \\
& (\mathrm{pF})
\end{aligned}
\]} & \multirow[b]{2}{*}{\[
\begin{gathered}
t_{s}{ }^{1} \\
(\mathrm{~ns})
\end{gathered}
\]} & \multirow[b]{2}{*}{\[
\begin{aligned}
& \mathrm{NF}^{1} \\
& (\mathrm{~dB})
\end{aligned}
\]} & \multirow[b]{2}{*}{Pinning
\[
1,2,3
\]} \\
\hline & & & & & & & \[
\begin{aligned}
& \mathbf{h}_{\mathrm{FE}} \\
& \text { Min. }
\end{aligned}
\] & \begin{tabular}{l}
\[
h_{\text {FE }}
\] \\
Max.
\end{tabular} & \[
\begin{aligned}
& @ I_{c} @ \\
& (\mathrm{~mA})
\end{aligned}
\] & & \begin{tabular}{l}
Max. \\
(V)
\end{tabular} & \[
\begin{aligned}
& @ I_{c} \\
& (\mathrm{~mA})
\end{aligned}
\] & \begin{tabular}{l}
Min. \\
(MHz)
\end{tabular} & \[
\begin{aligned}
& @ I_{c} \\
& (\mathrm{~mA})
\end{aligned}
\] & & & & \\
\hline BCW31 & D1 & 30 & 20 & 5.0 & 100 & 20 & 110 & 220 & 2.0 & 5.0 & 0.25 & & - & - & 4.0 & - & 10 & BEC* \\
\hline BCW32 & D2 & 30 & 20 & 5.0 & 100 & 20 & 200 & 450 & 2.0 & 5.0 & 0.25 & & - & - & 4.0 & - & 10 & BEC* \\
\hline BCW33 & D3 & 30 & 20 & 5.0 & 100 & 20 & 420 & 800 & 2.0 & 5.0 & 0.25 & & - & - & 4.0 & - & 10 & BEC* \\
\hline BCW60A & AA & \(32^{3}\) & 32 & 5.0 & 20 & 32 & 120 & 220 & 2.0 & 5.0 & 0.35 & & 125 & 10 & 4.5 & - & 6.0 & BEC* \\
\hline BCW60B & AB & \(32^{3}\) & 32 & 5.0 & 20 & 32 & 180 & 310 & 2.0 & 5.0 & 0.35 & 10 & 125 & 10 & 4.5 & - & 6.0 & BEC* \\
\hline BCW60C & AC & \(32^{3}\) & 32 & 5.0 & 20 & 32 & 250 & 460 & 2.0 & 5.0 & 0.35 & & 125 & 10 & 4.5 & - & 6.0 & BEC* \\
\hline BCW60D & AD & \(32^{3}\) & 32 & 5.0 & 20 & 32 & 380 & 630 & 2.0 & 5.0 & 0.35 & & 125 & 10 & 4.5 & - & 6.0 & BEC* \\
\hline BCW65A & EA & \(60^{3}\) & 32 & 5.0 & 20 & 32 & 100 & 250 & 100 & 1.0 & - & - & 100 & 20 & 12 & - & 10 & BEC* \\
\hline BCW65B & EB & \(60^{3}\) & 32 & 5.0 & 20 & 32 & 160 & 400 & 100 & 1.0 & & - & 100 & 20 & 12 & - & 10 & BEC* \\
\hline BCW66F & EF & \(75^{3}\) & 45 & 5.0 & 20 & 45 & 100 & 250 & 100 & 1.0 & - & - & 100 & 20 & 12 & - & 10 & BEC* \\
\hline BCW66G & EG & \(75^{3}\) & 45 & 5.0 & 20 & 45 & 160 & 400 & 100 & 1.0 & - & - & 100 & 20 & 12 & - & 10 & BEC* \\
\hline BCW71 & K1 & 50 & 45 & 5.0 & 100 & 20 & 110 & 220 & 2.0 & 5.0 & 0.25 & & - & - & 4.0 & - & 10 & BEC* \\
\hline BCW72 & K2 & 50 & 45 & 5.0 & 100 & 20 & 200 & 450 & 2.0 & 5.0 & 0.25 & & - & - & 4.0 & - & 10 & BEC* \\
\hline BCX19 & U1 & \(50^{3}\) & 45 & 5.0 & 100 & 20 & 100 & 600 & 100 & 1.0 & 0.62 & & - & - & 5.0 & - & - & BEC* \\
\hline BCX20 & U2 & \(30^{3}\) & 25 & 5.0 & 100 & 20 & 100 & 600 & 100 & 1.0 & 0.62 & 500 & - & - & 5.0 & - & - & BEC* \\
\hline BCX70G & AG & \(45^{3}\) & 45 & 5.0 & 20 & 45 & 120 & 220 & 2.0 & 5.0 & 0.35 & & 125 & 10 & 4.5 & - & 6.0 & BEC* \\
\hline BCX70H & AH & \(45^{3}\) & 45 & 5.0 & 20 & 45 & 180 & 310 & 2.0 & 5.0 & 0.35 & & 125 & 10 & 4.5 & - & 6.0 & BEC* \\
\hline BCX70J & AJ & \(45^{3}\) & 45 & 5.0 & 20 & 45 & 250 & 460 & 2.0 & 5.0 & 0.35 & & 125 & 10 & 4.5 & - & 6.0 & BEC* \\
\hline BCX70K & AK & \(45^{3}\) & 45 & 5.0 & 20 & 45 & 380 & 630 & 2.0 & 5.0 & 0.35 & & 125 & 10 & 4.5 & - & 6.0 & BEC* \\
\hline TMPT918 & 3B & 30 & 15 & 3.0 & 10 & 15 & 20 & - & 3.0 & 1.0 & 0.4 & 10 & 600 & 4.0 & 1.7 & - & - & BEC* \\
\hline TMPT2221 & N12 & 60 & 30 & 5.0 & 10 & 50 & 40 & 120 & 150 & 10 & & 150 & 250 & 20 & 8.0 & - & - & BEC* \\
\hline TMPT2221A & N54 & 75 & 40 & 6.0 & 10 & 60 & 40 & 120 & 150 & 10 & 0.3 & 150 & 250 & 20 & 8.0 & 225 & - & BEC* \\
\hline TMPT2222 & 1B & 60 & 30 & 5.0 & 10 & 50 & 100 & 300 & 150 & 10 & 0.4 & 150 & 250 & 20 & 8.0 & - & - & BEC* \\
\hline TMPT2222A & 1 P & 75 & 40 & 6.0 & 10 & 60 & 100 & 300 & 150 & 10 & 0.3 & 150 & 250 & 20 & 8.0 & 225 & - & BEC* \\
\hline
\end{tabular}

NOTES: * Reversed pinning (E-B-C) available on special order-add suffix letter ' R ' to part number.
Continued next page...
1) Maximum at typical JEDEC conditions.
2) \(\mu \mathrm{A}\).
3) \(V_{(\text {BR) CES }} / I_{\text {CES }}\), as applicable.
4) mA .
5) \(V_{(B R) C E R}\) at \(R=10 \Omega\).

\section*{NPN TRANSISTORS SOT-23/TO-236AB}

\section*{ELECTRICAL CHARACTERISTICS continued}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{\begin{tabular}{l}
Device \\
Type
\end{tabular}} & \multirow[b]{2}{*}{Marking} & \multirow[b]{2}{*}{\[
\left|\begin{array}{c}
\mathrm{v}_{\text {(вв)своо }} \\
(\mathrm{V})
\end{array}\right|
\]} & \multirow[b]{2}{*}{\begin{tabular}{l}
\(\mathrm{V}_{\text {(Вн)CEO }}\) \\
(V)
\end{tabular}} & \multirow[b]{2}{*}{\begin{tabular}{l}
\(V_{\text {(в) }}\) Eво \\
(V)
\end{tabular}} & & & & Curren & nt Gain & & \(\mathrm{V}_{\text {ce }}\) & & \(\mathrm{f}_{\mathrm{T}}\) & & \multirow[b]{2}{*}{\[
\begin{aligned}
& \mathrm{C}_{\mathrm{ob}}{ }^{1} \\
& (\mathrm{pF})
\end{aligned}
\]} & \multirow[b]{2}{*}{\[
\begin{gathered}
\mathrm{t}_{\mathrm{s}}{ }^{2} \\
\text { (ns) }
\end{gathered}
\]} & \multirow[b]{2}{*}{\[
\begin{aligned}
& N^{1} \\
& (\mathrm{~dB})
\end{aligned}
\]} & \multirow[b]{2}{*}{Pinning
\[
1,2,3
\]} \\
\hline & & & & & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { Max.@ } V_{C B} \\
& (\mathrm{nA}) \quad(\mathrm{V})
\end{aligned}
\]} & \multicolumn{4}{|l|}{\[
\begin{array}{lll}
h_{\mathrm{FE}} & h_{\mathrm{FE}} @ I_{\mathrm{c}} @ V_{\mathrm{CE}} \\
\text { Min. } & \text { Max. }(\mathrm{mA}) & (\mathrm{V})
\end{array}
\]} & \multicolumn{2}{|l|}{\begin{tabular}{l}
Max. @ I \\
(V) (mA)
\end{tabular}} & \multicolumn{2}{|l|}{\[
\begin{array}{cc}
\text { Min. } & @ \mathrm{I}_{\mathrm{c}} \\
(\mathrm{MHz}) & (\mathrm{mA})
\end{array}
\]} & & & & \\
\hline TMPT3904 & 1 A & 60 & 40 & 6.0 & & 30 & 100 & 300 & 10 & 1.0 & 0.2 & & 300 & 10 & 4.0 & 200 & 5.0 & BEC* \\
\hline TMPT4401 & 2X & 60 & 40 & 6.0 & & 30 & 100 & 300 & 150 & 1.0 & & & 250 & 20 & 6.5 & 225 & - & BEC* \\
\hline TMPT5088 & 1Q & 35 & 30 & - & & 20 & 300 & 900 & 0.1 & 5.0 & 0.5 & & - & - & 4.0 & - & 3.0 & BEC* \\
\hline TMPT5089 & 1R & 30 & 25 & - & & 15 & 400 & 1200 & 0.1 & 5.0 & & & - & - & 4.0 & - & 2.0 & BEC* \\
\hline TMPT6427 & 1 V & 40 & 40 & 12 & 50 & 30 & 10k & 100k & 10 & 5.0 & 1.2 & 50 & 130 & 10 & 7 & - & 10 & BEC* \\
\hline TMPTA05 & 1H & 60 & 60 & 4.0 & & 60 & 50 & - & 100 & & 0.25 & 100 & 100 & 10 & - & - & - & BEC* \\
\hline TMPTA06 & 1G & 80 & 80 & 4.0 & 100 & 80 & & - & 100 & & 0.25 & 100 & 100 & 10 & - & - & - & BEC* \\
\hline TMPTA14 & 1 N & \(30^{3}\) & - & 10 & 100 & 30 & 20k & - & 100 & 5.0 & 1.5 & 100 & 125 & 10 & - & - & - & BEC* \\
\hline TMPTA42 & 1D & 300 & 300 & 6.0 & 100 & 200 & & - & 30 & 10 & 0.5 & & & 10 & 3.0 & - & - & BEC* \\
\hline TMPTA43 & 1E & 200 & 200 & 6.0 & 100 & 160 & & - & 30 & 10 & 0.5 & & 50 & 10 & 4.0 & - & - & BEC* \\
\hline
\end{tabular}

NOTES: * Reversed pinning (E-B-C) available on special order-add suffix letter ' \(R\) ' to part number.
1) Maximum at typical JEDEC conditions.
2) \(\mu \mathrm{A}\).
3) \(V_{(B B) C E S} / I_{C E S}\), as applicable.
4) mA .
5) \(V_{\text {(BR)CER }}\) at \(R=10 \Omega\).

\section*{PNP TRANSISTORS}

\section*{'2N' and 'TP' DEVICE TYPES}

ELECTRICAL CHARACTERISTICS at \(\mathbf{T}_{\mathbf{A}}=\mathbf{2 5}^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Device Type} & \multirow[b]{2}{*}{\[
\begin{gathered}
I_{c} \\
\operatorname{Max} . \\
(\mathrm{mA})
\end{gathered}
\]} & \multirow[b]{2}{*}{\begin{tabular}{l}
\(V_{\text {(вR)сво }}\) \\
(V)
\end{tabular}} & \multirow[b]{2}{*}{\begin{tabular}{l}
\(\mathrm{V}_{\text {(BR)CEO }}\) \\
(V)
\end{tabular}} & \multirow[b]{2}{*}{\begin{tabular}{l}
\(V_{\text {(BR)EBO }}\) \\
(V)
\end{tabular}} & \multicolumn{2}{|l|}{\(\mathrm{I}_{\text {сво }}\)} & \multicolumn{4}{|r|}{DC Current Gain} & \multicolumn{2}{|r|}{\(\mathrm{V}_{\mathrm{CE} \text { (sat) }}\)} & \multicolumn{2}{|l|}{\(\mathrm{f}_{\mathrm{T}}\)} & \multirow[b]{2}{*}{\[
\begin{aligned}
& \mathrm{C}_{\mathrm{ob}}{ }^{2} \\
& (\mathrm{pF})
\end{aligned}
\]} & \multirow[b]{2}{*}{\[
\begin{gathered}
\mathrm{t}_{\mathrm{s}}{ }^{1} \\
\mathrm{nns})
\end{gathered}
\]} & \multirow[b]{2}{*}{\[
\begin{aligned}
& N F^{1} \\
& (\mathrm{~dB})
\end{aligned}
\]} & \multirow[b]{2}{*}{Pinning
\[
1,2,3
\]} \\
\hline & & & & & \begin{tabular}{l}
Max. \\
(nA)
\end{tabular} & \begin{tabular}{l}
@ \(V_{\text {cB }}\) \\
(V)
\end{tabular} & \begin{tabular}{l}
\[
h_{\text {FE }}
\] \\
Min.
\end{tabular} & \[
\begin{aligned}
& \mathbf{h}_{\mathrm{FE}} \\
& \text { Max. }
\end{aligned}
\] & \[
\begin{aligned}
& @ I_{c} \\
& (\mathrm{~mA})
\end{aligned}
\] & \begin{tabular}{l}
@ \(V_{\text {cE }}\) \\
(V)
\end{tabular} & \begin{tabular}{l}
Max. \\
(V)
\end{tabular} & \[
\begin{aligned}
& @ I_{c} \\
& (\mathrm{~mA})
\end{aligned}
\] & \begin{tabular}{l}
Min. \\
(MHz)
\end{tabular} & \[
\begin{aligned}
& @ I_{c} \\
& (\mathrm{~mA})
\end{aligned}
\] & & & & \\
\hline TP2907 & 500 & 60 & 40 & 5.0 & 20 & 50 & 100 & 300 & 150 & 10 & 0.4 & 150 & 200 & 50 & 8.0 & 100 & - & EBC \\
\hline TP2907A & 500 & 60 & 60 & 5.0 & 10 & 50 & 100 & 300 & 150 & 10 & 0.4 & 150 & 200 & 50 & 8.0 & 100 & - & EBC \\
\hline 2N3906 & 200 & 40 & 40 & 5.0 & - & - & 100 & 300 & 10 & 1.0 & 0.25 & 10 & 250 & 10 & 4.5 & 225 & 4.0 & EBC \\
\hline 2N4402 & 500 & 40 & 40 & 5.0 & - & - & 50 & 150 & 150 & 2.0 & 0.4 & 150 & 150 & 20 & 10 & 225 & - & EBC \\
\hline 2N4403 & 500 & 40 & 40 & 5.0 & - & - & 100 & 300 & 150 & 2.0 & 0.4 & 150 & 200 & 20 & 10 & 225 & - & EBC \\
\hline TP4413 & 500 & 40 & 30 & 5.0 & 10 & 30 & 120 & - & 1.0 & 5.0 & 0.2 & 1.0 & 20 & - & 8.0 & - & - & EBC \\
\hline TP4415 & 500 & 40 & 20 & 5.0 & 10 & 30 & 100 & - & 1.0 & 5.0 & 0.2 & 1.0 & 20 & - & 8.0 & - & - & EBC \\
\hline 2N5086 & 100 & 50 & 50 & - & 50 & 35 & 150 & 500 & 0.1 & 5.0 & 0.3 & 10 & 40 & 0.5 & 4.0 & - & 3.0 & EBC \\
\hline 2N5087 & 100 & 50 & 50 & - & 50 & 35 & 250 & 800 & 0.1 & 5.0 & 0.3 & 10 & 40 & 0.5 & 4.0 & - & 2.0 & EBC \\
\hline 2N5400 & 300 & 130 & 120 & 5.0 & 50 & 100 & 40 & 180 & 10 & 5.0 & 0.2 & 10 & 100 & 10 & 6.0 & - & 8.0 & EBC \\
\hline 2N5401 & 300 & 160 & 150 & 5.0 & 50 & 120 & 60 & 240 & 10 & 5.0 & 0.2 & 10 & 100 & 10 & 6.0 & - & 8.0 & EBC \\
\hline MPSA55 & 800 & 60 & 60 & 4.0 & 100 & 60 & 50 & - & 100 & 1.0 & 0.25 & 100 & 50 & 100 & - & - & - & EBC \\
\hline MPSA56 & 800 & 80 & 80 & 4.0 & 100 & 80 & 50 & - & 100 & 1.0 & 0.25 & 100 & 50 & 100 & - & - & - & EBC \\
\hline MPSA70 & 100 & - & 40 & 4.0 & 100 & 30 & 40 & 100 & 5.0 & 10 & 0.25 & 10 & 125 & 5.0 & 4.0 & - & - & EBC \\
\hline
\end{tabular}

NOTES: 1) Maximum at typical JEDEC conditions.
2) \(\mu \mathrm{A}\).
3) \(V_{(B R) C E S} / I_{\text {CES }}\), as applicable.
4) mA .
5) \(\mathrm{V}_{(\mathrm{BR}) \mathrm{CER}}\) at \(\mathrm{R}=10 \Omega\).

\section*{PNP TRANSISTORS}


SOT-23/TO-236AB

ELECTRICAL CHARACTERISTICS at \(\mathbf{T}_{\mathbf{A}}=\mathbf{2 5}^{\circ} \mathbf{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{\begin{tabular}{l}
Device \\
Type
\end{tabular}} & \multirow[b]{2}{*}{Marking} & \multirow[b]{2}{*}{\[
\begin{gathered}
v_{\text {(Вв)сво }} \\
(V)
\end{gathered}
\]} & \multirow[b]{2}{*}{\[
\begin{gathered}
V_{(B R) C E O} \\
(V)
\end{gathered}
\]} & \multirow[b]{2}{*}{\[
\begin{gathered}
V_{(\text {(BR) }) \text { EBO }} \\
(V)
\end{gathered}
\]} & \multicolumn{2}{|l|}{\(\mathrm{I}_{\text {сво }}\)} & \multicolumn{4}{|l|}{DC Current Gain} & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{CE} \text { (sat) }}\)} & \multicolumn{2}{|l|}{\(\mathrm{f}_{\mathrm{T}}\)} & \multirow[b]{2}{*}{\[
\begin{gathered}
\mathrm{C}_{\mathrm{ob}}{ }^{2} \\
(\mathrm{pF})
\end{gathered}
\]} & \multirow[b]{2}{*}{\[
\begin{gathered}
\mathrm{t}_{\mathrm{s}}{ }^{1} \\
\mathrm{n} \mathrm{~ns})
\end{gathered}
\]} & \multirow[b]{2}{*}{\[
\begin{aligned}
& \mathrm{NF}^{1} \\
& \text { (dB) }
\end{aligned}
\]} & \multirow[b]{2}{*}{Pinning
\[
1,2,3
\]} \\
\hline & & & & & \begin{tabular}{l}
Max. \\
(nA)
\end{tabular} & \begin{tabular}{l}
@ \(\mathrm{V}_{\text {св }}\) \\
(V)
\end{tabular} & \[
\begin{gathered}
\mathrm{h}_{\mathrm{FE}} \\
\mathrm{Min} .
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{h}_{\mathrm{FE}} \\
& \text { Max. }
\end{aligned}
\] & \[
\begin{aligned}
& @ I_{c} \\
& (\mathrm{~mA})
\end{aligned}
\] & \[
\begin{array}{r}
@ V_{\mathrm{CE}} \\
(\mathrm{~V})
\end{array}
\] & \begin{tabular}{l}
Max. \\
(V)
\end{tabular} & \[
\begin{aligned}
& @ I_{c} \\
& (\mathrm{~mA})
\end{aligned}
\] & Min. (MHz) & \[
\begin{gathered}
@ \mathrm{I}_{\mathrm{c}} \\
(\mathrm{~mA})
\end{gathered}
\] & & & & \\
\hline BCW29 & C1 & \(30^{3}\) & 32 & 5.0 & 100 & 20 & 120 & 260 & 2.0 & 5.0 & 0.3 & 10 & - & - & 7.0 & - & 10 & BEC* \\
\hline BCW30 & C2 & \(30^{3}\) & 32 & 5.0 & 100 & 20 & 215 & 500 & 2.0 & 5.0 & 0.3 & 10 & - & - & 7.0 & - & 10 & BEC* \\
\hline BCW61A & BA & \(32^{3}\) & 32 & 5.0 & 20 & 32 & 120 & 220 & 2.0 & 5.0 & 0.25 & 10 & - & - & 6.0 & 800 & 6.0 & BEC* \\
\hline BCW61B & BB & \(32^{3}\) & 32 & 5.0 & 20 & 32 & 180 & 310 & 2.0 & 5.0 & 0.25 & 10 & - & - & 6.0 & 800 & 6.0 & BEC* \\
\hline BCW61C & BC & \(32^{3}\) & 32 & 5.0 & 20 & 32 & 250 & 460 & 2.0 & 5.0 & 0.25 & 10 & - & - & 6.0 & 800 & 6.0 & BEC* \\
\hline BCW61D & BD & \(32^{3}\) & 32 & 5.0 & 20 & 32 & 380 & 630 & 2.0 & 5.0 & 0.25 & 10 & - & - & 6.0 & 800 & 6.0 & BEC* \\
\hline BCW67A & DA & \(45^{3}\) & 32 & 5.0 & 20 & 32 & 100 & 250 & 100 & 1.0 & 0.7 & 500 & 100 & 20 & 18 & - & 10 & BEC* \\
\hline BCW67B & DB & \(45^{3}\) & 32 & 5.0 & 20 & 32 & 160 & 400 & 100 & 1.0 & 0.7 & 500 & 100 & 20 & 18 & - & 10 & BEC* \\
\hline BCW68F & DF & \(60^{3}\) & 45 & 5.0 & 20 & 45 & 100 & 250 & 100 & 1.0 & 0.7 & 500 & 100 & 20 & 18 & - & 10 & BEC* \\
\hline BCW68G & DG & \(60^{3}\) & 45 & 5.0 & 20 & 45 & 160 & 400 & 100 & 1.0 & 0.7 & 500 & 100 & 20 & 18 & - & 10 & BEC* \\
\hline BCW69 & H1 & \(50^{3}\) & 45 & 5.0 & 100 & 20 & 120 & 260 & 2.0 & 5.0 & 0.3 & 10 & - & - & 7.0 & - & 10 & BEC* \\
\hline BCW70 & H2 & \(50^{3}\) & 45 & 5.0 & 100 & 20 & 215 & 500 & 2.0 & 5.0 & 0.3 & 10 & - & - & 7.0 & - & 10 & BEC* \\
\hline BCX17 & T1 & \(50^{3}\) & 45 & 5.0 & 100 & 20 & 100 & 600 & 100 & 1.0 & 0.62 & 500 & - & - & 8.0 & - & - & BEC* \\
\hline BCX18 & T2 & \(30^{3}\) & 25 & 5.0 & 100 & 20 & 100 & 600 & 100 & 1.0 & 0.62 & 500 & - & - & 8.0 & - & - & BEC* \\
\hline BCX71G & BG & 453 & 45 & 5.0 & 20 & 45 & 120 & 220 & 2.0 & 5.0 & 0.25 & 10 & - & - & 6.0 & - & & BEC* \\
\hline BCX71H & BH & \(45^{3}\) & 45 & 5.0 & 20 & 45 & 180 & 310 & 2.0 & 5.0 & 0.25 & 10 & - & - & 6.0 & - & - & BEC* \\
\hline BCX71J & BJ & \(45^{3}\) & 45 & 5.0 & 20 & 45 & 250 & 460 & 2.0 & 5.0 & 0.25 & 10 & - & - & 6.0 & - & - & BEC* \\
\hline BCX71K & BK & \(45^{3}\) & 45 & 5.0 & 20 & 45 & 380 & 630 & 2.0 & 5.0 & 0.25 & 10 & - & - & 6.0 & - & - & BEC* \\
\hline TMPT2907 & 2B & 60 & 40 & 5.0 & 20 & 50 & 100 & 300 & 150 & 10 & 0.4 & 150 & 200 & 50 & 8.0 & 100 & - & BEC* \\
\hline TMPT2907A & 2 F & 60 & 60 & 5.0 & 10 & 50 & 100 & 300 & 150 & 10 & 0.4 & 150 & 200 & 50 & 8.0 & 100 & - & BEC* \\
\hline TMPT3906 & 2A & 40 & 40 & 5.0 & - & - & 100 & 300 & 10 & 1.0 & 0.25 & 10 & 250 & 10 & 4.5 & 225 & 4.0 & BEC* \\
\hline TMPT4402 & 2W & 40 & 40 & 5.0 & - & - & 50 & 150 & 150 & 2.0 & 0.4 & 150 & 150 & 20 & 10 & 225 & - & BEC* \\
\hline TMPT4403 & 2 T & 40 & 40 & 5.0 & - & - & 100 & 300 & 150 & 2.0 & 0.4 & 150 & 200 & 20 & 10 & 225 & - & BEC* \\
\hline TMPT5086 & 2 P & 50 & 50 & - & 50 & 35 & 150 & 500 & 0.1 & 5.0 & 0.3 & 10 & 40 & 0.5 & 4.0 & - & 3.0 & BEC* \\
\hline TMPT5087 & 2Q & 50 & 50 & - & 50 & 35 & 250 & 800 & 0.1 & 5.0 & 0.3 & 10 & 40 & 0.5 & 4.0 & - & 2.0 & BEC* \\
\hline TMPT5401 & 2 L & 160 & 150 & 5.0 & 50 & 120 & 60 & 240 & 10 & 5.0 & 0.2 & 10 & 100 & 10 & 6.0 & - & 8.0 & BEC* \\
\hline TMPTA55 & 2 H & 60 & 60 & 4.0 & 100 & 60 & 50 & - & 100 & 1.0 & 0.25 & 100 & 50 & 100 & - & - & - & BEC* \\
\hline TMPTA56 & 2G & 80 & 80 & 4.0 & 100 & 80 & 50 & - & 100 & 1.0 & 0.25 & 100 & 50 & 100 & - & - & - & BEC* \\
\hline TMPTA70 & 2 C & - & 40 & 4.0 & 100 & 30 & 40 & 100 & 5.0 & 10 & 0.25 & 10 & 125 & 5.0 & 4.0 & - & - & BEC* \\
\hline
\end{tabular}

NOTES: * Reversed pinning (E-B-C) available on special order—add suffix letter ' \(R\) ' to part number.
1) Maximum at typical JEDEC conditions. 2) \(\mu \mathrm{A}\).
3) \(V_{(B R) C E S} / I_{\text {CES }}\), as applicable.
4) mA .

ELECTRICAL CHARACTERISTICS at \(\mathbf{T}_{\mathbf{A}}=\mathbf{2 5}^{\circ} \mathbf{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{Device Type} & \multicolumn{2}{|r|}{\multirow[b]{2}{*}{\(\mathrm{v}_{\text {(br)Gss }}\)}} & \multicolumn{2}{|r|}{\multirow[b]{2}{*}{IGss}} & \multicolumn{4}{|c|}{\(\mathrm{V}_{\text {GS(oft) }}\)} & \multicolumn{3}{|c|}{\multirow[b]{2}{*}{doss}} & \multicolumn{3}{|c|}{\multirow[b]{2}{*}{\(\mathrm{g}_{\text {ts }}\)}} & \multicolumn{2}{|r|}{\multirow[b]{2}{*}{\(\mathrm{C}_{\text {sss }}{ }^{1}\)}} & \multicolumn{2}{|c|}{\multirow[b]{2}{*}{\(\mathrm{C}_{\text {fss }}{ }^{\prime}\)}} & \multirow[b]{3}{*}{\(r_{\text {DS }}\) Max. ( \(\Omega\) )} & \multirow[b]{3}{*}{\[
\begin{gathered}
\text { Pin- } \\
\text { ning } \\
\text { 1, 2,3 }
\end{gathered}
\]} \\
\hline & & & & & \multicolumn{2}{|r|}{Limits} & \multicolumn{2}{|l|}{Conditions} & & & & & & & & & & & & \\
\hline & \begin{tabular}{l}
Min. \\
(V)
\end{tabular} & & \[
\begin{aligned}
& \text { Max. } \\
& (\mathrm{nA})
\end{aligned}
\] & \[
\begin{aligned}
& @ V_{\mathrm{DS}} \\
& (\mathrm{~V})
\end{aligned}
\] & (V) & & \[
\begin{aligned}
& V_{D S} \\
& (V)
\end{aligned}
\] & \[
\begin{gathered}
I_{D} \\
\text { (nA) }
\end{gathered}
\] & \[
\begin{aligned}
& \text { Min. } \\
& (\mathrm{mA})
\end{aligned}
\] & \[
\begin{aligned}
& \text { Max. } \\
& (\mathrm{mA})
\end{aligned}
\] & \[
\begin{aligned}
& @ \mathrm{~V}_{\mathrm{DS}} \\
& \cdot(\mathrm{~V})
\end{aligned}
\] & \[
\begin{array}{|l|}
\hline \text { Min. } \\
\text { (mS) }
\end{array}
\] & \[
\begin{aligned}
& \text { Max. } \\
& \text { (mS) }
\end{aligned}
\] & \[
\begin{gathered}
@ V_{\mathrm{DS}} \\
(\mathrm{~V})
\end{gathered}
\] & Max.
\[
(\mathrm{pF})
\] & \[
\begin{aligned}
& @ V_{\mathrm{DS}} \\
& (\mathrm{~V})
\end{aligned}
\] & \begin{tabular}{l}
Max. \\
( pF )
\end{tabular} & \[
\begin{gathered}
@ V_{D S} \\
\text { (V) }
\end{gathered}
\] & & \\
\hline 2N3819 & -25 & -1.0 & -2.0 & -15 & - & -8.0 & 15 & 2.0 & 2.0 & 20 & 15 & 2.0 & 6.5 & 15 & 8.0 & 15 & 4.0 & 15 & - & DGSt \\
\hline TP3821 & -50 & -1.0 & -1.0 & -30 & - & -4.0 & 10 & 1.0 & 0.5 & 2.5 & 15 & 1.5 & 4.5 & 15 & 6.0 & 15 & 2.0 & 15 & - & DSG\# \\
\hline TP3822 & -50 & -1.0 & -1.0 & -30 & - & -6.0 & 10 & 1.0 & 2.0 & 10 & 15 & 3.0 & 6.5 & 15 & 6.0 & 15 & 2.0 & 15 & - & DSGł \\
\hline TP3823 & -30 & -1.0 & -1.0 & -20 & - & -8.0 & 10 & 1.0 & 4.0 & 20 & 15 & 3.5 & 6.5 & 15 & 6.0 & 15 & 2.0 & 15 & - & DSG \(\ddagger\) \\
\hline TP3824 & -50 & -1.0 & -1.0 & -30 & - & -8.0 & 15 & 0.5 & 4.0 & 20 & 15 & 3.5 & 6.5 & 15 & 6.0 & 15 & 2.0 & 15 & 250 & DSG£ \\
\hline TP4091 & -40 & -1.0 & -1.0 & -20 & -5.0 & -10 & 20 & 1.0 & 30 & - & 20 & - & - & - & 16 & 20 & 5.0 & -203 & 30 & DSG\# \\
\hline TP4092 & -40 & -1.0 & -1.0 & -20 & -2.0 & -7.0 & 20 & 1.0 & 15 & - & 20 & - & - & - & 16 & 20 & 5.0 & -203 & 50 & DSG\# \\
\hline TP4093 & -40 & -1.0 & -1.0 & -20 & -1.0 & -5.0 & 20 & 1.0 & 8.0 & - & 20 & - & - & - & 16 & 20 & 5.0 & \(-20^{3}\) & 80 & DSGł \\
\hline TP4117 & -40 & -1.0 & -0.01 & -20 & -0.6 & -1.8 & 10 & 1.0 & 0.03 & 0.09 & 10 & 0.07 & 0.21 & 10 & 3.0 & 10 & 1.5 & 10 & - & DSG \(\ddagger\) \\
\hline TP4118 & -40 & -1.0 & -0.01 & -20 & -1.0 & -3.0 & 10 & 1.0 & 0.08 & 0.24 & 10 & 0.08 & 0.25 & 10 & 3.0 & 10 & 1.5 & 10 & - & DSG \(\ddagger\) \\
\hline TP4119 & -40 & -1.0 & -0.01 & -20 & -2.0 & -6.0 & 10 & 1.0 & 0.2 & 0.6 & 10 & 0.10 & 0.33 & 10 & 3.0 & 10 & 1.5 & 10 & - & DSG\# \\
\hline TP4220 & -30 & -1.0 & -10 & -15 & - & -4.0 & 15 & 1.0 & 0.5 & 3.0 & 15 & 1.0 & 4.0 & 15 & 6.0 & 15 & 2.0 & 15 & - & DSGq \\
\hline TP4221 & -30 & -1.0 & -10 & -15 & - & -6.0 & 15 & 1.0 & 2.0 & 6.0 & 15 & 2.0 & 5.0 & 15 & 6.0 & 15 & 2.0 & 15 & - & DSGł \\
\hline TP4222 & -30 & -1.0 & -10 & -15 & - & -8.0 & 15 & 1.0 & 5.0 & 15 & 15 & 2.5 & 6.0 & 15 & 6.0 & 15 & 2.0 & 15 & - & DSG \(\ddagger\) \\
\hline TP4223 & -30 & -1.0 & -10 & -20 & - & -8.0 & 15 & 1.0 & 3.0 & 18 & 15 & 3.0 & 7.0 & 15 & 6.0 & 15 & 2.0 & 15 & - & DSG \(\ddagger\) \\
\hline TP4224 & -30 & -1.0 & -10 & -20 & - & -8.0 & 15 & 1.0 & 2.0 & 20 & 15 & 2.0 & 7.5 & 15 & 6.0 & 15 & 2.0 & 15 & - & DSG \(\ddagger\) \\
\hline TP4391 & -40 & -1.0 & -1.0 & -20 & -4.0 & -10 & 20 & 1.0 & 50 & 150 & 20 & - & - & - & 16 & 20 & 5.0 & \(-12^{3}\) & 30 & DSG \(\ddagger\) \\
\hline TP4392 & -40 & -1.0 & -1.0 & -20 & -2.0 & -5.0 & 20 & 1.0 & 25 & 100 & 20 & - & - & - & 16 & 20 & 5.0 & -7.03 & 60 & DSG \(\ddagger\) \\
\hline TP4393 & -40 & -1.0 & -1.0 & -20 & -0.5 & -3.0 & 20 & 1.0 & 5.0 & 30 & 20 & - & - & - & 16 & 20 & 5.0 & \(-5.0^{3}\) & 100 & DSG \(\ddagger\) \\
\hline TP4416 & -30 & -1.0 & -1.0 & -20 & - & -6.0 & 15 & 1.0 & 5.0 & 15 & 15 & 4.5 & 7.5 & 15 & 4.5 & 15 & 1.2 & 15 & - & DSG \(\ddagger\) \\
\hline TP4416A & -35 & -1.0 & -1.0 & -20 & -2.5 & -6.0 & 15 & 1.0 & 5.0 & 15 & 15 & 4.5 & 7.5 & 15 & 4.5 & 15 & 1.2 & 15 & - & DSG\# \\
\hline TP4856 & -40 & -1.0 & -1.0 & -20 & -4.0 & -10 & 15 & 1.0 & 50 & - & 15 & - & - & - & 18 & \(-10^{3}\) & 8.0 & -103 & 25 & DSG \(\ddagger\) \\
\hline TP4857 & -40 & -1.0 & -1.0 & -20 & -2.0 & -6.0 & 15 & 1.0 & 20 & 100 & 15 & - & - & - & 18 & -10 \({ }^{3}\) & 8.0 & \(-10{ }^{3}\) & 40 & DSG \(\ddagger\) \\
\hline TP4858 & -40 & -1.0 & -1.0 & -20 & -0.8 & -4.0 & 15 & 1.0 & 8.0 & 80 & 15 & - & - & - & 18 & \(-10^{3}\) & 8.0 & \(-10^{3}\) & 60 & DSG \(\ddagger\) \\
\hline TP4859 & -30 & -1.0 & -1.0 & -15 & -4.0 & -10 & 15 & 1.0 & 50 & - & 15 & - & - & - & 18 & -103 & 8.0 & \(-10^{3}\) & 25 & DSG \(\ddagger\) \\
\hline TP4860 & -30 & -1.0 & -1.0 & -15 & -2.0 & -6.0 & 15 & 1.0 & 20 & 100 & 15 & - & - & - & 18 & -103 & 8.0 & -103 & 40 & DSG \(\ddagger\) \\
\hline TP4861 & -30 & -1.0 & -1.0 & -15 & -0.8 & -4.0 & 15 & 1.0 & 8.0 & 80 & 15 & - & - & - & 18 & \(-10^{3}\) & 8.0 & \(-10^{3}\) & 60 & DSG \(\ddagger\) \\
\hline TP5163 & -25 & -1.0 & -10 & -15 & -0.4 & -8.0 & 15 & -1.0 \({ }^{2}\) & 1.0 & 40 & 15 & 2.0 & 9.0 & 15 & 12 & 15 & 3.0 & 15 & - & DSG \(\ddagger\) \\
\hline TP5245 & -30 & -1.0 & -1.0 & -20 & -1.0 & -6.0 & 15 & 10 & 5.0 & 15 & 15 & 4.0 & - & 15 & 4.5 & 15 & 1.5 & 15 & - & DSG\# \\
\hline TP5246 & -30 & -1.0 & -1.0 & -20 & -0.5 & -4.0 & 15 & 10 & 1.5 & 7.0 & 15 & 2.5 & - & 15 & 4.5 & 15 & 1.5 & 15 & - & DSG \(\ddagger\) \\
\hline TP5247 & -30 & -1.0 & -1.0 & -20 & -1.5 & -8.0 & 15 & 10 & 8.0 & 24 & 15 & 4.0 & - & 15 & 4.5 & 15 & 1.5 & 15 & - & DSG \(\ddagger\) \\
\hline TP5248 & -30 & -1.0 & -5.0 & -20 & -1.0 & -8.0 & 15 & 10 & 4.0 & 20 & 15 & 3.0 & - & 15 & 6.0 & 15 & 2.0 & 15 & - & DSG \(\ddagger\) \\
\hline TP5358 & -40 & -1.0 & -1.0 & -20 & -0.5 & -3.0 & 15 & 100 & 0.5 & 1.0 & 15 & 1.0 & 3.0 & 15 & 6.0 & 15 & 2.0 & 15 & - & DSG \(\ddagger\) \\
\hline TP5359 & -40 & -1.0 & -1.0 & -20 & -0.8 & -4.0 & 15 & 100 & 0.6 & 1.6 & 15 & 1.2 & 3.6 & 15 & 6.0 & 15 & 2.0 & 15 & - & DSG \(\ddagger\) \\
\hline TP5360 & -40 & -1.0 & -1.0 & -20 & -0.8 & -4.0 & 15 & 100 & 1.5 & 3.0 & 15 & 1.4 & 4.2 & 15 & 6.0 & 15 & 2.0 & 15 & - & DSG \(\ddagger\) \\
\hline TP5361 & -40 & -1.0 & -1.0 & -20 & -1.0 & -6.0 & 15 & 100 & 2.5 & 5.0 & 15 & 1.5 & 4.5 & 15 & 6.0 & 15 & 2.0 & 15 & - & DSG \(\ddagger\) \\
\hline TP5362 & -40 & -1.0 & -1.0 & -20 & -2.0 & -7.0 & 15 & 100 & 4.0 & 8.0 & 15 & 2.0 & 5.5 & 15 & 6.0 & 15 & 2.0 & 15 & - & DSG \(\ddagger\) \\
\hline TP5363 & -40 & -1.0 & -1.0 & -20 & -2.5 & -8.0 & 15 & 100 & 7.0 & 14 & 15 & 2.5 & 6.0 & 15 & 6.0 & 15 & 2.0 & 15 & - & DSG \(\ddagger\) \\
\hline TP5364 & -40 & -1.0 & -1.0 & -20 & -2.5 & -8.0 & 15 & 100 & 9.0 & 18 & 15 & 2.7 & 6.5 & 15 & 6.0 & 15 & 2.0 & 15 & - & DSG \(\ddagger\) \\
\hline 2N5457 & -25 & -10 & -1.0 & -15 & -0.5 & -6.0 & 15 & 10 & 1.0 & 5.0 & 15 & 1.0 & 5.0 & 15 & 7.0 & 15 & 3.0 & 15 & - & DSG \(\ddagger\) \\
\hline
\end{tabular}

NOTES: \(\dagger\) Reversed pinning (S-G-D) available on special order—add suffix letter ' R ' to part number.
Continued next page... \(\ddagger\) Reversed pinning (S-D-G) available on special order-add suffix letter 'R' to part number.
1) \(V_{G S}=0 V\).
2) \(I_{D}\) in \(\mu \mathrm{A}\).
3) \(V_{D S}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{GS}}\) in volts.
4) \(I_{D}=10 \mathrm{~mA}\).
5) \(I_{D}=5.0 \mathrm{~mA}\).
6) \(I_{D}=1.0 \mathrm{~mA}\).
7) \(I_{D}=500 \mu \mathrm{~A}\).
8) \(I_{D}=200 \mu \mathrm{~A}\).

\section*{N-CHANNEL JFETS \\ TO-92/TO-226AA}

\section*{ELECTRICAL CHARACTERISTICS continued}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{Device Type} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{\(V_{\text {(BR) GSS }}\)}} & \multicolumn{2}{|r|}{\multirow[b]{2}{*}{\(\mathrm{I}_{\text {Gss }}\)}} & \multicolumn{4}{|c|}{\(\mathrm{V}_{\text {GS(off) }}\)} & \multicolumn{3}{|c|}{\multirow[b]{2}{*}{\(\mathrm{I}_{\text {DSS }}\)}} & \multicolumn{3}{|c|}{\multirow[b]{2}{*}{\(\mathrm{g}_{\text {fs }}\)}} & \multicolumn{2}{|r|}{\multirow[b]{2}{*}{\(\mathrm{C}_{\text {ISs }}{ }^{1}\)}} & \multicolumn{2}{|c|}{\multirow[b]{2}{*}{\(\mathrm{C}_{\text {Rss }}{ }^{1}\)}} & \multirow[b]{3}{*}{\begin{tabular}{l}
\(r_{\text {DS }}\) \\
Max. \\
\((\Omega)\)
\end{tabular}} & \multirow[b]{3}{*}{Pinning 1, 2, 3} \\
\hline & & & & & \multicolumn{2}{|r|}{Limits} & \multicolumn{2}{|l|}{Conditions} & & & & & & & & & & & & \\
\hline & \begin{tabular}{l}
Min. \\
(V)
\end{tabular} & & \begin{tabular}{l}
Max. \\
(nA)
\end{tabular} & \begin{tabular}{l}
@ \(V_{D S}\) \\
(V)
\end{tabular} & \begin{tabular}{l}
Min. \\
(V)
\end{tabular} & \begin{tabular}{l}
Max. \\
(V)
\end{tabular} & \begin{tabular}{l}
\[
v_{\mathrm{DS}}
\] \\
(V)
\end{tabular} & & \[
\begin{aligned}
& \text { Min. } \\
& (\mathrm{mA})
\end{aligned}
\] & \begin{tabular}{l}
Max. \\
(mA)
\end{tabular} & \begin{tabular}{l}
@ \(V_{D S}\) \\
(V)
\end{tabular} & \[
\begin{aligned}
& \text { Min. } \\
& \text { (mS) }
\end{aligned}
\] & \begin{tabular}{l}
Max. \\
(mS)
\end{tabular} & \begin{tabular}{l}
@ \(V_{D S}\) \\
(V)
\end{tabular} & \begin{tabular}{l}
Max. \\
(pF)
\end{tabular} & \begin{tabular}{l}
@ \(V_{D S}\) \\
(V)
\end{tabular} & \begin{tabular}{l}
Max. \\
(pF)
\end{tabular} & \begin{tabular}{l}
@ \(V_{D S}\) \\
(V)
\end{tabular} & & \\
\hline 2N5458 & -25 & -10 & -1.0 & -15 & -1.0 & -7.0 & 15 & 10 & 2.0 & 9.0 & 15 & 1.5 & 5.5 & 15 & 7.0 & 15 & 3.0 & 15 & - & DSG \(\ddagger\) \\
\hline 2N5459 & -25 & -10 & -1.0 & -15 & -2.0 & -8.0 & 15 & 10 & 4.0 & 16 & 15 & 2.0 & 6.0 & 15 & 7.0 & 15 & 3.0 & 15 & - & DSG \(\ddagger\) \\
\hline 2N5484 & -25 & -1.0 & -1.0 & -20 & -0.3 & -3.0 & 15 & 10 & 1.0 & 5.0 & 15 & 3.0 & 6.0 & 15 & 5.0 & 15 & 1.2 & 15 & - & DSG \(\ddagger\) \\
\hline 2N5485 & -25 & -1.0 & -1.0 & -20 & -0.5 & -4.0 & 15 & 10 & 4.0 & 10 & 15 & 3.5 & 7.0 & 15 & 5.0 & 15 & 1.2 & 15 & - & DSG \(\ddagger\) \\
\hline 2N5486 & -25 & -1.0 & -1.0 & -20 & -2.0 & -6.0 & 15 & 10 & 8.0 & 20 & 15 & 4.0 & 8.0 & 15 & 5.0 & 15 & 1.2 & 15 & - & DSG \(\ddagger\) \\
\hline 2N5638 & -30 & -1.0 & -10 & -15 & - & -12 & 15 & 1.0 & 50 & - & 20 & - & - & - & 10 & \(-12^{3}\) & 4.0 & \(-12^{3}\) & 30 & DSG \(\ddagger\) \\
\hline 2N5639 & -30 & -1.0 & -10 & -15 & - & -8.0 & 15 & 1.0 & 25 & - & 20 & - & - & - & 10 & \(-12^{3}\) & 4.0 & \(-12^{3}\) & 60 & DSG \(\ddagger\) \\
\hline 2N5640 & -30 & -1.0 & -10 & -15 & - & -6.0 & 15 & 1.0 & 5.0 & - & 20 & - & - & - & 10 & \(-12^{3}\) & 4.0 & \(-12^{3}\) & 100 & DSG \(\ddagger\) \\
\hline 2N5653 & -30 & -1.0 & -10 & -15 & - & -12 & 15 & 1.0 & 40 & - & 20 & - & - & - & 10 & \(-12^{3}\) & 3.5 & \(-12^{3}\) & 50 & DSG \(\ddagger\) \\
\hline 2N5654 & -25 & -1.0 & -10 & -15 & - & -8.0 & 15 & 1.0 & 15 & - & 20 & - & - & - & 10 & -8.03 & 3.5 & \(-8.0^{3}\) & 100 & DSG \(\ddagger\) \\
\hline TP5668 & -25 & -10 & -1.0 & -15 & -0.2 & -4.0 & 15 & 10 & 1.0 & 5.0 & 15 & 1.0 & - & 15 & 7.0 & 15 & 3.0 & 15 & - & DSG \(\ddagger\) \\
\hline TP5669 & -25 & -10 & -1.0 & -15 & -1.0 & -6.0 & 15 & 10 & 4.0 & 10 & 15 & 1.6 & - & 15 & 7.0 & 15 & 3.0 & 15 & - & DSG \(\ddagger\) \\
\hline TP5670 & -25 & -10 & -1.0 & -15 & -2.0 & -8.0 & 15 & 10 & 8.0 & 20 & 15 & 2.0 & - & 15 & 7.0 & 15 & 3.0 & 15 & - & DSG \(\ddagger\) \\
\hline TP5949 & -30 & -1.0 & -1.0 & -15 & -3.0 & -7.0 & 15 & 100 & 12 & 18 & 15 & 3.0 & - & 15 & 6.0 & 15 & 2.0 & 15 & - & DSG \(\ddagger\) \\
\hline TPS950 & -30 & -1.0 & -1.0 & -15 & -2.5 & -6.0 & 15 & 100 & 10 & 15 & 15 & 3.0 & - & 15 & 6.0 & 15 & 2.0 & 15 & - & DSG \(\ddagger\) \\
\hline TP5951 & -30 & -1.0 & -1.0 & -15 & -2.0 & -5.0 & 15 & 100 & 7.0 & 13 & 15 & 3.0 & - & 15 & 6.0 & 15 & 2.0 & 15 & - & DSG \(\ddagger\) \\
\hline TP5952 & -30 & -1.0 & -1.0 & -15 & -1.3 & -3.5 & -15 & 100 & 4.0 & 8.0 & 15 & 1.0 & - & 15 & 6.0 & 15 & 2.0 & 15 & - & DSG \(\ddagger\) \\
\hline TP5953 & -30 & -1.0 & -1.0 & -15 & -0.8 & -3.0 & 15 & 100 & 2.5 & 5.0 & 15 & 1.0 & - & 15 & 6.0 & 15 & 2.0 & 15 & - & DSG \(\ddagger\) \\
\hline BF244A & -30 & -1.0 & -5 & -20 & -0.5 & -8.0 & 15 & 10 & 2.0 & 6.5 & 15 & 3.0 & 6.5 & 15 & - & - & - & - & - & DGS \(\dagger\) \\
\hline BF244B & -30 & -1.0 & -5 & -20 & -0.5 & -8.0 & 15 & 10 & 6.0 & 15 & 15 & 3.0 & 6.5 & 15 & - & - & - & - & - & DGS \(\dagger\) \\
\hline BF244C & -30 & -1.0 & -5 & -20 & -0.5 & -8.0 & 15 & 10 & 12 & 25 & 15 & 3.0 & 6.5 & 15 & - & - & - & - & - & DGS \(\dagger\) \\
\hline BF246A & -25 & -1.0 & -5 & -15 & -0.6 & -14.5 & 15 & 10 & 30 & 80 & 15 & - & - & - & - & - & - & - & 65 & DGS \(\dagger\) \\
\hline BF246B & -25 & -1.0 & -5 & -15 & -0.6 & -14.5 & 15 & 10 & 60 & 140 & 15 & - & - & - & - & - & - & - & 50 & DGS \(\dagger\) \\
\hline BF246C & -25 & -1.0 & -5 & -15 & -0.6 & -14.5 & 15 & 10 & 110 & 250 & 15 & - & - & - & - & - & - & - & 35 & DGS \(\dagger\) \\
\hline BF256A & -30 & -1.0 & -5 & -20 & -0.5 & -7.5 & 15 & 10 & 3.0 & 7.0 & 15 & 4.5 & - & 15 & 4.5 & 15 & 1.2 & 15 & - & DGS \(\dagger\) \\
\hline BF256B & -30 & -1.0 & -5 & -20 & -0.5 & -7.5 & 15 & 10 & 6.0 & 13 & 15 & 4.5 & - & 15 & 4.5 & 15 & 1.2 & 15 & - & DGS \(\dagger\) \\
\hline BF256C & -30 & -1.0 & -5 & -20 & -0.5 & -7.5 & 15 & 10 & 11 & 18 & 15 & 4.5 & - & 15 & 4.5 & 15 & 1.2 & 15 & - & DGS \(\dagger\) \\
\hline BFR30 & -25 & -1.0 & -0.2 & -10 & - & -5.0 & 10 & 0.5 & 4.0 & 10 & 10 & 1.0 & 4.0 & \(10^{6}\) & 5.0 & \(10^{6}\) & 1.5 & \(10^{5}\) & - & DSG \(\ddagger\) \\
\hline BFR31 & -25 & -1.0 & -0.2 & -10 & - & -2.5 & 10 & 0.5 & 1.0 & 5.0 & 10 & 1.5 & 4.5 & \(10^{6}\) & 5.0 & \(10^{6}\) & 1.5 & \(10^{6}\) & - & DSG \(\ddagger\) \\
\hline J111 & -35 & -1.0 & -1.0 & -15 & -3.0 & -10 & 5.0 & \(1.0^{2}\) & 20 & - & 15 & - & - & - & 16 & 15 & 5 & \(-10^{3}\) & 30 & DSG \(\ddagger\) \\
\hline J112 & -35 & -1.0 & -1.0 & -15 & -1.0 & -5.0 & 5.0 & \(1.0^{2}\) & 5.0 & - & 15 & - & - & - & 16 & 15 & 5 & \(-10^{3}\) & 50 & DSG \(\ddagger\) \\
\hline J112A & -40 & -1.0 & -0.2 & -15 & -2.0 & -7.0 & 5.0 & \(1.0^{2}\) & 15 & - & 15 & - & - & - & 16 & 15 & 5 & \(-10^{3}\) & 50 & DSG \(\ddagger\) \\
\hline J113 & -35 & -1.0 & -1.0 & -15 & - & -3.0 & 5.0 & \(1.0^{2}\) & 2.0 & - & 15 & - & - & - & 16 & 15 & 5 & \(-10^{3}\) & 100 & DSG \(\ddagger\) \\
\hline J113A & -40 & -1.0 & -0.2 & -15 & -1.0 & -5.0 & 5.0 & \(1.0^{2}\) & 8.0 & - & 15 & - & - & - & 16 & 15 & 5 & \(-10^{3}\) & 80 & DSG \(\ddagger\) \\
\hline J201 & -40 & -1.0 & -0.1 & -20 & -0.3 & -1.5 & 20 & 10 & 0.2 & 1.0 & 20 & 0.5 & - & 20 & 4.0 & 20 & 1.0 & 20 & - & DSG \\
\hline J202 & -40 & -1.0 & -0.1 & -20 & -0.8 & -4.0 & 20 & 10 & 0.9 & 4.5 & 20 & 1.0 & - & 20 & 4.0 & 20 & 1.0 & 20 & - & DSG \\
\hline J203 & -40 & -1.0 & -0.1 & -20 & -2.0 & -10 & 20 & 10 & 4.0 & 20 & 20 & 1.5 & - & 20 & 6.0 & 20 & 1.2 & 20 & - & DSG \\
\hline J230 & -40 & -1.0 & -0.2 & -30 & -0.5 & -3.0 & 20 & \(1.0^{2}\) & 0.7 & 3.0 & 20 & 1.0 & 3.5 & 20 & - & - & - & - & - & DSG \\
\hline J231 & -40 & -1.0 & -0.2 & -30 & -1.5 & -5.0 & 20 & \(1.0^{2}\) & 2.0 & 6.0 & 20 & 1.5 & 4.0 & 20 & - & - & - & - & - & DSG \\
\hline J232 & -40 & -1.0 & -0.2 & -30 & -3.0 & -6.0 & 20 & \(1.0^{2}\) & 5.0 & 10 & 20 & 2.5 & 5.0 & 20 & - & - & - & - & - & DSG \\
\hline J304 & -30 & -1.0 & -0.1 & -20 & -2.0 & -6.0 & 15 & 1.0 & 5.0 & 15 & 15 & 4.5 & 7.5 & 15 & - & - & - & - & - & DSG \\
\hline
\end{tabular}

NOTES: + Reversed pinning (S-G-D) available on special order-add suffix letter 'R' to part number.
Continued next page...
\(\ddagger\) Reversed pinning (S-D-G) available on special order-add suffix letter ' \(R\) ' to part number.
§ Reversed pinning (G-S-D) available on special order-add suffix letter ' \(R\) ' to part number.
1) \(V_{G S}=0 V\).
5) \(I_{D}=5.0 \mathrm{~mA}\).
2) \(I_{D}\) in \(\mu \mathrm{A}\).
6) \(I_{D}=1.0 \mathrm{~mA}\).
3) \(\mathrm{V}_{\mathrm{DS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{GS}}\) in volts.
7) \(I_{D}=500 \mu \mathrm{~A}\).
4) \(I_{D}=10 \mathrm{~mA}\).
8) \(I_{D}=200 \mu \mathrm{~A}\).

\section*{N-CHANNEL JFETS \\ TO-92/TO-226AA}

\section*{ELECTRICAL CHARACTERISTICS continued}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{Device Type} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{\(V_{\text {(BR)GSS }}\)}} & \multicolumn{2}{|r|}{\multirow[b]{2}{*}{\(\mathrm{I}_{\text {GSS }}\)}} & \multicolumn{4}{|c|}{\(\mathrm{V}_{\text {GS(off) }}\)} & \multicolumn{3}{|c|}{\multirow[b]{2}{*}{I \({ }_{\text {dss }}\)}} & \multicolumn{3}{|c|}{\multirow[b]{2}{*}{\(\mathrm{g}_{\text {ts }}\)}} & \multicolumn{2}{|c|}{\multirow[b]{2}{*}{\(\mathrm{C}_{\text {Iss }}{ }^{1}\)}} & \multicolumn{2}{|c|}{\multirow[b]{2}{*}{\(\mathrm{C}_{\text {fss }}{ }^{1}\)}} & \multirow[b]{3}{*}{\begin{tabular}{l}
\(r_{D S}\) \\
Max. \\
\((\Omega)\)
\end{tabular}} & \multirow[b]{3}{*}{Pinning 1, 2, 3} \\
\hline & & & & & \multicolumn{2}{|r|}{Limits} & \multicolumn{2}{|l|}{Conditions} & & & & & & & & & & & & \\
\hline & \begin{tabular}{l}
Min. \\
(V)
\end{tabular} & \[
\begin{aligned}
& @_{G} \\
& (\mu \mathbf{A})
\end{aligned}
\] & \begin{tabular}{l}
Max. \\
(nA)
\end{tabular} & \begin{tabular}{l}
@ \(V_{D S}\) \\
(V)
\end{tabular} & \begin{tabular}{l}
Min. \\
(V)
\end{tabular} & \begin{tabular}{l}
Max. \\
(V)
\end{tabular} & \begin{tabular}{l}
\(V_{D S}\) \\
(V)
\end{tabular} & \[
\begin{gathered}
I_{D} \\
(n A)
\end{gathered}
\] & \[
\begin{aligned}
& \text { Min. } \\
& (\mathrm{mA})
\end{aligned}
\] & \begin{tabular}{l}
Max. \\
(mA)
\end{tabular} & \begin{tabular}{l}
\(@ V_{D S}\) \\
(V)
\end{tabular} & \[
\begin{aligned}
& \text { Min. } \\
& \text { (mS) }
\end{aligned}
\] & \begin{tabular}{l}
Max. \\
(mS)
\end{tabular} & \begin{tabular}{l}
@ \(V_{D S}\) \\
(V)
\end{tabular} & \begin{tabular}{l}
Max. \\
(pF)
\end{tabular} & \begin{tabular}{l}
\[
@ V_{D s}
\] \\
(V)
\end{tabular} & \begin{tabular}{l}
Max. \\
(pF)
\end{tabular} & \begin{tabular}{l}
@ \(V_{D S}\) \\
(V)
\end{tabular} & & \\
\hline J305 & -30 & -1.0 & -0.1 & -20 & -0.5 & -3.0 & 15 & 1.0 & 1.0 & 8.0 & 15 & 3.0 & - & 15 & - & - & - & - & - & DSG \(\ddagger\) \\
\hline TPJ308 & -25 & -1.0 & -1.0 & -15 & -1.0 & -6.5 & 10 & 1.0 & 12 & 60 & 10 & 8.0 & - & \(10^{4}\) & 7.5 & \(-10^{3}\) & 3.5 & \(-10^{3}\) & - & DSG \(\ddagger\) \\
\hline TPJ309 & -25 & -1.0 & -1.0 & -15 & -1.0 & -4.0 & 10 & 1.0 & 12 & 30 & 10 & 10 & - & \(10^{4}\) & 7.5 & \(-10^{3}\) & 7.5 & \(-10^{3}\) & - & DSG \(\ddagger\) \\
\hline TPJ310 & -25 & -1.0 & -1.0 & -15 & -2.0 & -6.5 & 10 & 1.0 & 24 & 60 & 10 & 8.0 & - & \(10^{4}\) & 7.5 & \(-10^{3}\) & 7.5 & \(-10^{3}\) & - & DSG \(\ddagger\) \\
\hline TPU308 & -25 & -1.0 & -1.0 & -15 & -1.0 & -6.0 & 10 & 1.0 & 12 & 60 & 10 & - & - & - & 7.5 & \(-10^{3}\) & 3.5 & \(-10^{3}\) & - & DSG \(\ddagger\) \\
\hline TPU309 & -25 & -1.0 & -1.0 & -15 & -1.0 & -4.0 & 10 & 1.0 & 12 & 30 & 10 & - & - & - & 7.5 & \(-10^{3}\) & 3.5 & \(-10^{3}\) & - & DSG \(\ddagger\) \\
\hline TPU310 & -25 & -1.0 & -1.0 & -15 & -2.5 & -6.0 & 10 & 1.0 & 24 & 60 & 10 & - & - & - & 7.5 & \(-10^{3}\) & 3.5 & \(-10^{3}\) & - & DSG \(\ddagger\) \\
\hline TPU1897 & -40 & -1.0 & -0.4 & -20 & -5.0 & -10 & 20 & 1.0 & 30 & - & 20 & - & - & - & 16 & 20 & 3.5 & 20 & 30 & DSG \(\ddagger\) \\
\hline TPU1898 & -40 & -1.0 & -0.4 & -20 & -2.0 & -7.0 & 20 & 1.0 & 15 & - & 20 & - & - & - & 16 & 20 & 3.5 & 20 & 50 & DSG \(\ddagger\) \\
\hline TPU1899 & -40 & -1.0 & -0.4 & -20 & -1.0 & -5.0 & 20 & 1.0 & 8.0 & - & 20 & - & - & - & 16 & 20 & 3.5 & 20 & 80 & DSG \(\ddagger\) \\
\hline
\end{tabular}

NOTES: \(\dagger\) Reversed pinning (S-G-D) available on special order-add suffix letter ' \(R\) ' to part number.
\(\ddagger\) Reversed pinning (S-D-G) available on special order—add suffix letter 'R' to part number.
\(\S\) Reversed pinning (G-S-D) available on special order-add suffix letter 'R' to part number.
1) \(V_{G S}=0 \mathrm{~V}\).
2) \(I_{D}\) in \(\mu \mathrm{A}\).
3) \(\mathrm{V}_{\mathrm{DS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{GS}}\) in volts.
4) \(I_{D}=10 \mathrm{~mA}\).
5) \(I_{D}=5.0 \mathrm{~mA}\).
6) \(I_{D}=1.0 \mathrm{~mA}\).
7) \(I_{D}=500 \mu \mathrm{~A}\).
8) \(I_{D}=200 \mu \mathrm{~A}\).


SOT-23/TO-236AB

ELECTRICAL CHARACTERISTICS at \(\mathbf{T}_{\mathbf{A}}=\mathbf{2 5}^{\circ} \mathbf{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{Device Type} & \multicolumn{2}{|r|}{\multirow[b]{2}{*}{\(V_{\text {(bR)Gss }}\)}} & \multicolumn{2}{|r|}{\multirow[b]{2}{*}{\(\mathrm{I}_{\text {gss }}\)}} & \multicolumn{4}{|c|}{\(\mathrm{V}_{\text {GS(off) }}\)} & \multicolumn{3}{|c|}{\multirow[b]{2}{*}{IDSS}} & \multicolumn{3}{|c|}{\multirow[b]{2}{*}{\(\mathrm{g}_{\text {fs }}\)}} & \multicolumn{2}{|r|}{\multirow[b]{2}{*}{\(\mathrm{Ciss}^{1}\)}} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{\(\mathrm{C}_{\text {RSs }}{ }^{1}\)}} & \multirow[b]{3}{*}{\begin{tabular}{l}
\(r_{\text {DS }}\) \\
Max. \\
( \(\Omega\) )
\end{tabular}} & \multirow[b]{3}{*}{Pinning 1, 2, 3} \\
\hline & & & & & \multicolumn{2}{|l|}{Limits} & \multicolumn{2}{|l|}{Conditions} & & & & & & & & & & & & \\
\hline & \begin{tabular}{l}
Min. \\
(V)
\end{tabular} & & \begin{tabular}{l}
Max. \\
( nA )
\end{tabular} & \begin{tabular}{l}
@ \(V_{D S}\) \\
(V)
\end{tabular} & \begin{tabular}{l}
Min. \\
(V)
\end{tabular} & \begin{tabular}{l}
Max. \\
(V)
\end{tabular} & \begin{tabular}{l}
\(\mathrm{V}_{\mathrm{DS}}\) \\
(V)
\end{tabular} & \[
\begin{gathered}
I_{D} \\
(n A)
\end{gathered}
\] & \[
\begin{aligned}
& \text { Min. } \\
& (\mathrm{mA})
\end{aligned}
\] & \begin{tabular}{l}
Max. \\
(mA)
\end{tabular} & \begin{tabular}{l}
\[
@ \mathrm{~V}_{\mathrm{Ds}}
\] \\
(V)
\end{tabular} & \[
\begin{aligned}
& \text { Min. } \\
& (\mathrm{mS})
\end{aligned}
\] & \[
\begin{aligned}
& \text { Max. } \\
& (\mathrm{mS})
\end{aligned}
\] & \begin{tabular}{l}
@ \(V_{\text {DS }}\) \\
(V)
\end{tabular} & \[
\begin{aligned}
& \text { Max. } \\
& (\mathrm{pF})
\end{aligned}
\] & \begin{tabular}{l}
\[
@ \mathrm{v}_{\mathrm{DS}}
\] \\
(V)
\end{tabular} & Max. (pF) & \begin{tabular}{l}
@ \(\mathrm{V}_{\mathrm{Ds}}\) \\
(V)
\end{tabular} & & \\
\hline TMPF3819 & -25 & -1.0 & -2.0 & -15 & - & -8.0 & 15 & 2.0 & 2.0 & 20 & 15 & 2.0 & 6.5 & 15 & 8.0 & 15 & 4.0 & 15 & - & DSG \\
\hline TMPF3821 & -50 & -1.0 & -1.0 & -30 & & -4.0 & 10 & 1.0 & 0.5 & 2.5 & 15 & 1.5 & 4.5 & 15 & 6.0 & 15 & 2.0 & 15 & - & DSG \\
\hline TMPF3822 & -50 & -1.0 & -1.0 & -30 & - & -6.0 & 10 & 1.0 & 2.0 & 10 & 15 & 3.0 & 6.5 & 15 & 6.0 & 15 & 2.0 & 15 & - & DSG \\
\hline TMPF3823 & -30 & -1.0 & -1.0 & -20 & - & -8.0 & 10 & 1.0 & 4.0 & 20 & 15 & 3.5 & 6.5 & 15 & 6.0 & 15 & 2.0 & 15 & - & DSG \\
\hline TMPF3824 & -50 & -1.0 & -1.0 & -30 & - & -8.0 & 15 & 0.5 & 4.0 & 20 & 15 & 3.5 & 6.5 & 15 & 6.0 & 15 & 2.0 & 15 & 250 & DSG \\
\hline TMPF4091 & -40 & -1.0 & -1.0 & -20 & -5.0 & -10 & 20 & 1.0 & 30 & - & 20 & - & - & - & 16 & 20 & 5.0 & \(-20^{3}\) & 30 & DSG \\
\hline TMPF4092 & -40 & -1.0 & -1.0 & -20 & -2.0 & -7.0 & 20 & 1.0 & 15 & - & 20 & - & - & - & 16 & 20 & 5.0 & \(-20^{3}\) & 50 & DSG \\
\hline TMPF4093 & -40 & -1.0 & -1.0 & -20 & -1.0 & -5.0 & 20 & 1.0 & 8.0 & - & 20 & - & - & - & 16 & 20 & 5.0 & \(-20^{3}\) & 80 & DSG \\
\hline TMPF4117 & -40 & -1.0 & -0.01 & -20 & -0.6 & -1.8 & 10 & 1.0 & 0.03 & 0.09 & 10 & 0.07 & 0.21 & 10 & 3.0 & 10 & 1.5 & 10 & - & DSG \\
\hline TMPF4118 & -40 & -1.0 & -0.01 & -20 & -1.0 & -3.0 & 10 & 1.0 & 0.08 & 0.24 & 10 & 0.08 & 0.25 & 10 & 3.0 & 10 & 1.5 & 10 & - & DSG \\
\hline TMPF4119 & -40 & -1.0 & -0.01 & -20 & -2.0 & -6.0 & 10 & 1.0 & 0.2 & 0.6 & 10 & 0.10 & 0.33 & 10 & 3.0 & 10 & 1.5 & 10 & - & DSG \\
\hline TMPF4220 & -30 & -10 & -1.0 & -15 & - & -4.0 & 15 & 1.0 & 0.5 & 3.0 & 15 & 1.0 & 4.0 & 15 & 6.0 & 15 & 2.0 & 15 & - & DSG \\
\hline TMPF4221 & -30 & -10 & -1.0 & -15 & - & -6.0 & 15 & 1.0 & 2.0 & 6.0 & 15 & 2.0 & 5.0 & 15 & 6.0 & 15 & 2.0 & 15 & - & DSG \\
\hline TMPF4222 & -30 & -10 & -1.0 & -15 & - & -8.0 & 15 & 1.0 & 5.0 & 15 & 15 & 2.5 & 6.0 & 15 & 6.0 & 15 & 2.0 & 15 & - & DSG \\
\hline TMPF4223 & -30 & -10 & -1.0 & -20 & - & -8.0 & 15 & 1.0 & 3.0 & 18 & 15 & 3.0 & 7.0 & 15 & 6.0 & 15 & 2.0 & 15 & - & DSG \\
\hline TMPF4224 & -30 & -10 & -1.0 & -20 & - & -8.0 & 15 & 1.0 & 2.0 & 20 & 15 & 2.0 & 7.5 & 15 & 6.0 & 15 & 2.0 & 15 & - & DSG \\
\hline TMPF4391 & -40 & -1.0 & -1.0 & -20 & -4.0 & -10 & 20 & 1.0 & 50 & 150 & 20 & - & - & - & 16 & 20 & 5.0 & \(-12^{3}\) & 30 & DSG \\
\hline TMPF4392 & -40 & -1.0 & -1.0 & -20 & -2.0 & -5.0 & 20 & 1.0 & 25 & 100 & 20 & - & - & - & 16 & 20 & 5.0 & \(-7.0^{3}\) & 60 & DSG \\
\hline TMPF4393 & -40 & -1.0 & -1.0 & -20 & -0.5 & -3.0 & 20 & 1.0 & 5.0 & 30 & 20 & - & - & - & 16 & 20 & 5.0 & \(-5.0^{3}\) & 100 & DSG \\
\hline TMPF4416 & -30 & -1.0 & -1.0 & -20 & - & -6.0 & 15 & 1.0 & 5.0 & 15 & 15 & 4.5 & 7.5 & 15 & 4.5 & 15 & 1.2 & 15 & - & DSG \\
\hline TMPF4416A & -35 & -1.0 & -1.0 & -20 & -2.5 & -6.0 & 15 & 1.0 & 5.0 & 15 & 15 & 4.5 & 7.5 & 15 & 4.5 & 15 & 1.2 & 15 & - & DSG \\
\hline TMPF4856 & -40 & -1.0 & -1.0 & -20 & -4.0 & -10 & 15 & 1.0 & 50 & - & 15 & - & - & - & 18 & \(-10^{3}\) & 8.0 & \(-10^{3}\) & 25 & DSG \\
\hline TMPF4857 & -40 & -1.0 & -1.0 & -20 & -2.0 & -6.0 & 15 & 1.0 & 20 & 100 & 15 & - & - & - & 18 & \(-10^{3}\) & 8.0 & \(-10^{3}\) & 40 & DSG \\
\hline TMPF4858 & -40 & -1.0 & -1.0 & -20 & -0.8 & -4.0 & 15 & 1.0 & 8.0 & 80 & 15 & - & - & - & 18 & \(-10^{3}\) & 8.0 & \(-10^{3}\) & 60 & DSG \\
\hline TMPF4859 & -30 & -1.0 & -1.0 & -15 & -4.0 & -10 & 15 & 1.0 & 50 & - & 15 & - & - & - & 18 & \(-10^{3}\) & 8.0 & \(-10^{3}\) & 25 & DSG \\
\hline TMPF4860 & -30 & -1.0 & -1.0 & -15 & -2.0 & -6.0 & 15 & 1.0 & 20 & 100 & 15 & - & - & - & 18 & \(-10^{3}\) & 8.0 & \(-10^{3}\) & 40 & DSG \\
\hline TMPF4861 & -30 & -1.0 & -1.0 & -15 & -0.8 & -4.0 & 15 & 1.0 & 8.0 & 80 & 15 & - & - & - & 18 & \(-10^{3}\) & 8.0 & \(-10^{3}\) & 60 & DSG \\
\hline TMPF5163 & -25 & -1.0 & -10 & -15 & 0.4 & 8.0 & 15 & \(1.0^{2}\) & 1.0 & 40 & 15 & 2.0 & 9.0 & 15 & 12 & 15 & 3.0 & 15 & - & DSG \\
\hline TMPF5245 & -30 & -1.0 & -1.0 & -20 & -1.0 & -6.0 & 15 & 10 & 5.0 & 15 & 15 & 4.0 & - & 15 & 4.5 & 15 & 1.5 & 15 & - & DSG \\
\hline TMPF5246 & -30 & -1.0 & -1.0 & -20 & -0.5 & -4.0 & 15 & 10 & 1.5 & 7.0 & 15 & 2.5 & - & 15 & 4.5 & 15 & 1.5 & 15 & - & DSG \\
\hline TMPF5247 & -30 & -1.0 & -1.0 & -20 & -1.5 & -8.0 & 15 & 10 & 8.0 & 24 & 15 & 4.0 & - & 15 & 4.5 & 15 & 1.5 & 15 & - & DSG \\
\hline TMPF5248 & -30 & -1.0 & -5.0 & -20 & -1.0 & -8.0 & 15 & 10 & 4.0 & 20 & 15 & 3.0 & - & 15 & 6.0 & 15 & 2.0 & 15 & - & DSG \\
\hline TMPF5358 & -40 & -1.0 & -1.0 & -20 & -0.5 & -3.0 & 15 & 100 & 0.5 & 1.0 & 15 & 1.0 & 3.0 & 15 & 6.0 & 15 & 2.0 & 15 & - & DSG \\
\hline TMPF5359 & -40 & -1.0 & -1.0 & -20 & -0.8 & -4.0 & 15 & 100 & 0.6 & 1.6 & 15 & 1.2 & 3.6 & 15 & 6.0 & 15 & 2.0 & 15 & - & DSG \\
\hline TMPF5360 & -40 & -1.0 & -1.0 & -20 & -0.8 & -4.0 & 15 & 100 & 1.5 & 3.0 & 15 & 1.4 & 4.2 & 15 & 6.0 & 15 & 2.0 & 15 & - & DSG \\
\hline
\end{tabular}

NOTES:

> 1) \(V_{G S}=0 \mathrm{~V}\).
> 2) \(I_{D}\) in \(\mu \mathrm{A}\).
> 3) \(V_{D S}=0 \mathrm{~V}, V_{G S}\) in volts.
> 4) \(I_{D}=10 \mu \mathrm{~A}\).
> 5) \(I_{D}=5.0 \mu \mathrm{~A}\).
> 6) \(I_{D}=1.0 \mu \mathrm{~A}\).
> 7) \(I_{D}=500 \mu \mathrm{~A}\).
> 8) \(I_{D}=200 \mu \mathrm{~A}\).

\section*{N-CHANNEL JFETS \\ SOT-23/TO-236AB}

\section*{ELECTRICAL CHARACTERISTICS continued}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{Device Type} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{\(V_{\text {(BR) }}\) GSS}} & \multicolumn{2}{|r|}{\multirow[b]{2}{*}{\(\mathrm{I}_{\text {GSS }}\)}} & \multicolumn{4}{|c|}{\(\mathrm{V}_{\text {GS(off) }}\)} & \multicolumn{3}{|c|}{\multirow[b]{2}{*}{\(\mathrm{I}_{\text {DSS }}\)}} & \multicolumn{3}{|c|}{\multirow[b]{2}{*}{\(\mathrm{g}_{\text {ts }}\)}} & \multicolumn{2}{|r|}{\multirow[b]{2}{*}{\(\mathrm{C}_{\text {ISS }}{ }^{1}\)}} & \multicolumn{2}{|r|}{\multirow[b]{2}{*}{\(\mathrm{C}_{\text {RSS }}{ }^{1}\)}} & \multirow[b]{3}{*}{\begin{tabular}{l}
\(r_{\text {DS }}\) \\
Max. \\
( \(\Omega\) )
\end{tabular}} & \multirow[b]{3}{*}{\begin{tabular}{l}
Pinning \\
1, 2, 3
\end{tabular}} \\
\hline & & & & & \multicolumn{2}{|l|}{Limits} & \multicolumn{2}{|l|}{Conditions} & & & & & & & & & & & & \\
\hline & \begin{tabular}{l}
Min. \\
(V)
\end{tabular} & & \begin{tabular}{l}
Max. \\
(nA)
\end{tabular} & \begin{tabular}{l}
@ \(V_{D S}\) \\
(V)
\end{tabular} & \begin{tabular}{l}
Min. \\
(V)
\end{tabular} & \begin{tabular}{l}
Max. \\
(V)
\end{tabular} & & \[
\begin{gathered}
I_{D} \\
(n A)
\end{gathered}
\] & Min.
\[
(\mathrm{mA})
\] & Max.
\[
(\mathrm{mA})
\] & \begin{tabular}{l}
@ \(V_{D S}\) \\
(V)
\end{tabular} & \[
\begin{aligned}
& \text { Min. } \\
& (\mathrm{mS})
\end{aligned}
\] & \[
\begin{aligned}
& \text { Max. } \\
& (\mathrm{mS})
\end{aligned}
\] & \begin{tabular}{l}
@ \(V_{D S}\) \\
(V)
\end{tabular} & Max. (pF) & \begin{tabular}{l}
@ \(V_{D S}\) \\
(V)
\end{tabular} & Max. (pF) & \begin{tabular}{l}
@ \(\mathrm{V}_{\mathrm{DS}}\) \\
(V)
\end{tabular} & & \\
\hline TMPF5361 & -40 & -1.0 & -1.0 & -20 & -1.0 & -6.0 & 15 & 100 & 2.5 & 5.0 & 15 & 1.5 & 4.5 & 15 & 6.0 & 15 & 2.0 & 15 & - & DSG \\
\hline TMPF5362 & -40 & -1.0 & -1.0 & -20 & -2.0 & -7.0 & 15 & 100 & 4.0 & 8.0 & 15 & 2.0 & 5.5 & 15 & 6.0 & 15 & 2.0 & 15 & - & DSG \\
\hline TMPF5363 & -40 & -1.0 & -1.0 & -20 & -2.5 & -8.0 & 15 & 100 & 7.0 & 14 & 15 & 2.5 & 6.0 & 15 & 6.0 & 15 & 2.0 & 15 & - & DSG \\
\hline TMPF5364 & -40 & -1.0 & -1.0 & -20 & -2.5 & -8.0 & 15 & 100 & 9.0 & 18 & 15 & 2.7 & 6.5 & 15 & 6.0 & 15 & 2.0 & 15 & - & DSG \\
\hline TMPF5457 & -25 & -10 & -1.0 & -15 & -0.5 & -6.0 & 15 & 10 & 1.0 & 5.0 & 15 & 1.0 & 5.0 & 15 & 7.0 & 15 & 3.0 & 15 & - & DSG \\
\hline TMPF5458 & -25 & -10 & -1.0 & -15 & -1.0 & -7.0 & 15 & 10 & 2.0 & 9.0 & 15 & 1.5 & 5.5 & 15 & 7.0 & 15 & 3.0 & 15 & - & DSG \\
\hline TMPF5459 & -25 & -10 & -1.0 & -15 & -2.0 & -8.0 & 15 & 10 & 4.0 & 16 & 15 & 2.0 & 6.0 & 15 & 7.0 & 15 & 3.0 & 15 & - & DSG \\
\hline TMPF5484 & -25 & -1.0 & -1.0 & -20 & -0.3 & -3.0 & 15 & 10 & 1.0 & 5.0 & 15 & 3.0 & 6.0 & 15 & 5.0 & 15 & 1.0 & 15 & - & DSG \\
\hline TMPF5485 & -25 & -1.0 & -1.0 & -20 & -0.5 & -4.0 & 15 & 10 & 4.0 & 10 & 15 & 3.5 & 7.0 & 15 & 5.0 & 15 & 1.0 & 15 & - & DSG \\
\hline TMPF5486 & -25 & -1.0 & -1.0 & -20 & -2.0 & -6.0 & 15 & 10 & 8.0 & 20 & 15 & 4.0 & 8.0 & 15 & 5.0 & 15 & 1.2 & 15 & - & DSG \\
\hline TMPF5638 & -30 & -10 & -1.0 & -15 & - & -12 & 15 & 1.0 & 50 & - & 20 & - & - & - & 10 & \(-12^{3}\) & 4.0 & \(-12^{3}\) & 30 & DSG \\
\hline TMPF5639 & -30 & -10 & -1.0 & -15 & - & -8.0 & 15 & 1.0 & 25 & - & 20 & - & - & - & 10 & \(-12^{3}\) & 4.0 & \(-12^{3}\) & 60 & DSG \\
\hline TMPF5640 & -30 & -10 & -1.0 & -15 & - & -6.0 & 15 & 1.0 & 5.0 & - & 20 & - & - & - & 10 & \(-12^{3}\) & 4.0 & \(-12^{3}\) & 100 & DSG \\
\hline TMPF5653 & -30 & -10 & -1.0 & -15 & - & -12 & 15 & 1.0 & 40 & - & 20 & - & - & - & 10 & \(-12^{3}\) & 3.5 & \(-12^{3}\) & 50 & DSG \\
\hline TMPF5654 & -25 & -10 & -10 & -15 & - & -8.0 & 15 & 1.0 & 15 & - & 20 & - & - & - & 10 & \(-8.0^{3}\) & 3.5 & \(-8.0^{3}\) & 100 & DSG \\
\hline TMPF5668 & -25 & -10 & -1.0 & -15 & -0.2 & -4.0 & 15 & 10 & 1.0 & 5.0 & 15 & 1.0 & - & 15 & 7.0 & 15 & 3.0 & 15 & - & DSG \\
\hline TMPF5669 & -25 & -10 & -1.0 & -15 & -1.0 & -6.0 & 15 & 10 & 4.0 & 10 & 15 & 1.6 & - & 15 & 7.0 & 15 & 3.0 & 15 & - & DSG \\
\hline TMPF5670 & -25 & -10 & -1.0 & -15 & -2.0 & -8.0 & 15 & 10 & 8.0 & 20 & 15 & 2.0 & - & 15 & 7.0 & 15 & 3.0 & 15 & - & DSG \\
\hline TMPF5949 & -30 & -1.0 & -1.0 & -15 & -3.0 & -7.0 & 15 & 100 & 12 & 18 & 15 & 3.0 & - & 15 & 6.0 & 15 & 2.0 & 15 & - & DSG \\
\hline TMPF5950 & -30 & -1.0 & -1.0 & -15 & -2.5 & -6.0 & 15 & 100 & 10 & 15 & 15 & 3.0 & - & 15 & 6.0 & 15 & 2.0 & 15 & - & DSG \\
\hline TMPF5951 & -30 & -1.0 & -1.0 & -15 & -2.0 & -5.0 & 15 & 100 & 7.0 & 13 & 15 & 3.0 & - & 15 & 6.0 & 15 & 2.0 & 15 & - & DSG \\
\hline TMPF5952 & -30 & -1.0 & -1.0 & -15 & -1.3 & -3.5 & 15 & 100 & 4.0 & 8.0 & 15 & 1.0 & - & 15 & 6.0 & 15 & 2.0 & 15 & - & DSG \\
\hline TMPF5953 & -30 & -1.0 & -1.0 & -15 & -0.8 & -3.0 & 15 & 100 & 2.5 & 5.0 & 15 & 1.0 & - & 15 & 6.0 & 15 & 2.0 & 15 & - & DSG \\
\hline TMPFBC264A & -30 & -1.0 & -10 & -20 & -0.5 & - & 15 & 10 & 2.0 & 4.5 & 15 & 2.5 & - & 15 & 4.0 & 15 & 1.2 & 15 & - & DSG \\
\hline TMPFBC264B & -30 & -1.0 & -10 & -20 & -0.5 & - & 15 & 10 & 3.5 & 6.5 & 15 & 3.0 & - & 15 & 4.0 & 15 & 1.2 & 15 & - & DSG \\
\hline TMPFBC264C & -30 & -1.0 & -10 & -20 & -0.5 & - & 15 & 10 & 5.0 & 8.0 & 15 & 3.5 & - & 15 & 4.0 & 15 & 1.2 & 15 & - & DSG \\
\hline TMPFBC264D & -30 & -1.0 & -10 & -20 & -0.5 & - & 15 & 10 & 7.0 & 12 & 15 & 4.0 & - & 15 & 4.0 & 15 & 1.2 & 15 & - & DSG \\
\hline TMPFBF244A & -30 & -1.0 & -5.0 & -20 & -0.5 & -8.0 & 15 & 10 & 2.0 & 6.5 & 15 & 3.0 & 6.5 & 15 & - & - & - & - & - & DSG \\
\hline TMPFBF244B & -30 & -1.0 & -5.0 & -20 & -0.5 & -8.0 & 15 & 10 & 6.0 & 15 & 15 & 3.0 & 6.5 & 15 & - & - & - & - & - & DSG \\
\hline TMPFBF244C & -30 & -1.0 & -5.0 & -20 & -0.5 & -8.0 & 15 & 10 & 12 & 25 & 15 & 3.0 & 6.5 & 15 & - & - & - & - & - & DSG \\
\hline TMPFBF246A & -25 & -1.0 & -5.0 & -15 & -0.6 & -14.5 & 15 & 10 & 30 & 80 & 15 & - & - & - & - & - & - & - & 65 & DSG \\
\hline TMPFBF246B & -25 & -1.0 & -5.0 & -15 & -0.6 & -14.5 & 15 & 10 & 60 & 140 & 15 & - & - & - & - & - & - & - & 50 & DSG \\
\hline TMPFBF246C & -25 & -1.0 & -5.0 & -15 & -0.6 & -14.5 & 15 & 10 & 110 & 250 & 15 & - & - & - & - & - & - & - & 35 & DSG \\
\hline TMPFBF256A & -30 & -1.0 & -5.0 & -20 & -0.5 & -7.5 & 15 & 10 & 3.0 & 7.0 & 15 & 4.5 & - & 15 & 4.5 & 15 & 1.2 & 15 & - & DSG \\
\hline TMPFBF256B & -30 & -1.0 & -5.0 & -20 & -0.5 & -7.5 & 15 & 10 & 6.0 & 13 & 15 & 4.5 & - & 15 & 4.5 & 15 & 1.2 & 15 & - & DSG \\
\hline TMPFBF256C & -30 & -1.0 & -5.0 & -20 & -0.5 & -7.5 & 15 & 10 & 11 & 18 & 15 & 4.5 & - & 15 & 4.5 & 15 & 1.2 & 15 & - & DSG \\
\hline TMPFJ111 & -35 & -1.0 & -1.0 & -15 & -3.0 & -10 & 5.0 & 1.0 & 20 & - & 15 & - & - & - & 16 & 15 & 5 & \(-10^{3}\) & 30 & DSG \\
\hline TMPFJ112 & -35 & -1.0 & -1.0 & -15 & -1.0 & -5.0 & 5.0 & 1.0 & 5.0 & - & 15 & - & - & - & 16 & 15 & 5 & \(-10^{3}\) & 50 & DSG \\
\hline TMPFJ112A & -40 & -1.0 & -0.2 & -1.0 & -2.0 & -7.0 & 5.0 & 1.0 & 15 & - & 15 & - & - & - & 16 & 15 & 5 & \(-10^{3}\) & 50 & DSG \\
\hline TMPFJ113 & -35 & -1.0 & -1.0 & -15 & - & -3.0 & 5.0 & 1.0 & 2.0 & - & 15 & - & - & - & 16 & 15 & 5 & \(-10^{3}\) & 100 & DSG \\
\hline
\end{tabular}

NOTES:
1) \(V_{G S}=0 V\).

Continued next page...
2) \(I_{D}\) in \(\mu A\).
3) \(V_{D S}=0 \mathrm{~V}, V_{G S}\) in volts.
4) \(I_{D}=10 \mu \mathrm{~A}\).
5) \(\mathrm{I}_{\mathrm{D}}=5.0 \mu \mathrm{~A}\).
6) \(I_{D}=1.0 \mathrm{~mA}\).
7) \(I_{D}=500 \mu \mathrm{~A}\).
8) \(\mathrm{I}_{\mathrm{D}}=200 \mu \mathrm{~A}\).

\section*{ELECTRICAL CHARACTERISTICS continued}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{Device Type} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{\(V_{\text {(bR)GSs }}\)}} & \multicolumn{2}{|c|}{\multirow[b]{2}{*}{\(\mathrm{I}_{\text {gSs }}\)}} & \multicolumn{4}{|c|}{\(\mathrm{V}_{\text {GS(0ff) }}\)} & \multicolumn{3}{|c|}{\multirow[b]{2}{*}{IDSS}} & \multicolumn{3}{|c|}{\multirow[b]{2}{*}{\(\mathrm{g}_{\text {fs }}\)}} & \multicolumn{2}{|r|}{\multirow[b]{2}{*}{\(\mathrm{C}_{\text {ISs }}{ }^{1}\)}} & \multicolumn{2}{|r|}{\multirow[b]{2}{*}{\(\mathrm{C}_{\text {RSS }}{ }^{\text { }}\)}} & \multirow[b]{3}{*}{\begin{tabular}{l}
\(r_{\text {DS }}\) \\
Max. \\
\((\Omega)\)
\end{tabular}} & \multirow[b]{3}{*}{\[
\begin{gathered}
\text { Pin- } \\
\text { ning } \\
\mathbf{1 , 2 , 3}
\end{gathered}
\]} \\
\hline & & & & & \multicolumn{2}{|l|}{Limits} & \multicolumn{2}{|l|}{Conditions} & & & & & & & & & & & & \\
\hline & \begin{tabular}{l}
Min. \\
(V)
\end{tabular} & & \begin{tabular}{l}
Max. \\
(nA)
\end{tabular} & \begin{tabular}{l}
@ \(V_{D S}\) \\
(V)
\end{tabular} & \begin{tabular}{l}
Min. \\
(V)
\end{tabular} & \begin{tabular}{l}
Max. \\
(V)
\end{tabular} & \begin{tabular}{l}
\(V_{D S}\) \\
(V)
\end{tabular} & \[
\begin{gathered}
I_{D} \\
(n A)
\end{gathered}
\] & \begin{tabular}{l}
Min. \\
(mA)
\end{tabular} & \begin{tabular}{l}
Max. \\
(mA)
\end{tabular} & \[
\begin{gathered}
@ V_{D s} \\
(\mathrm{~V})
\end{gathered}
\] & \[
\begin{aligned}
& \text { Min. } \\
& \text { (mS) }
\end{aligned}
\] & \[
\begin{aligned}
& \text { Max. } \\
& \text { (mS) }
\end{aligned}
\] & \[
\begin{gathered}
@ V_{D S} \\
(\mathrm{~V})
\end{gathered}
\] & \begin{tabular}{l}
Max. \\
(pF)
\end{tabular} & \[
\begin{gathered}
@ V_{\mathrm{DS}} \\
(\mathrm{~V})
\end{gathered}
\] & \begin{tabular}{l}
Max. \\
(pF)
\end{tabular} & \begin{tabular}{l}
@ \(V_{\text {Ds }}\) \\
(V)
\end{tabular} & & \\
\hline TMPFJ113A & -40 & -1.0 & -0.2 & -1.0 & -1.0 & -5.0 & 5.0 & 1.0 & 8.0 & - & 15 & - & - & - & 16 & 15 & 5 & \(-10^{3}\) & 80 & DSG \\
\hline TMPFJ201 & -40 & -1.0 & -1.0 & -20 & -0.3 & -1.5 & 20 & 10 & 0.2 & 1.0 & 20 & 0.5 & - & 20 & 4.0 & 20 & 1.0 & 20 & - & DSG \\
\hline TMPFJ202 & -40 & -1.0 & -1.0 & -20 & -0.8 & -4.0 & 20 & 10 & 0.9 & 4.5 & 20 & 1.0 & - & 20 & 4.0 & 20 & 1.0 & 20 & - & DSG \\
\hline TMPFJ203 & -40 & -1.0 & -1.0 & -20 & -2.0 & -10 & 20 & 10 & 4.0 & 20 & 20 & 1.5 & - & 20 & 6.0 & 20 & 1.2 & 20 & - & DSG \\
\hline TMPFJ230 & -40 & -1.0 & -1.0 & -30 & -0.5 & -3.0 & 20 & \(1^{2}\) & 0.7 & 3.0 & 20 & 1.0 & 3.5 & 20 & - & - & - & - & - & DSG \\
\hline TMPFJ231 & -40 & -1.0 & -1.0 & -30 & -1.5 & -5.0 & 20 & \(1^{2}\) & 2.0 & 6.0 & 20 & 1.5 & 4.0 & 20 & - & - & - & - & - & DSG \\
\hline TMPFJ232 & -40 & -1.0 & -1.0 & -30 & -3.0 & -6.0 & 20 & \(1^{2}\) & 5.0 & 10 & 20 & 2.5 & 5.0 & 20 & - & - & - & - & - & DSG \\
\hline TMPFJ304 & -30 & -1.0 & -1.0 & 20 & -2.0 & -6.0 & 15 & 1.0 & 5.0 & 15 & 15 & 4.5 & 7.5 & 15 & - & - & - & - & - & DSG \\
\hline TMPFJ305 & -30 & -1.0 & -1.0 & -20 & -0.5 & -3.0 & 15 & 1.0 & 1.0 & 8.0 & 15 & 3.0 & - & 15 & - & - & - & - & - & DSG \\
\hline TMPFJ308 & -25 & -1.0 & -1.0 & -15 & -1.0 & -6.5 & 10 & 1.0 & 12 & 60 & 10 & 8.0 & - & \(10^{4}\) & 7.5 & \(-10^{3}\) & 3.5 & \(-10^{3}\) & - & DSG \\
\hline TMPFJ309 & -25 & -1.0 & -1.0 & -15 & -1.0 & -4.0 & 10 & 1.0 & 12 & 30 & 10 & 10 & - & \(10^{4}\) & 7.5 & \(-10^{3}\) & 3.5 & \(-10^{3}\) & - & DSG \\
\hline TMPFJ310 & -25 & -1.0 & -1.0 & -15 & -2.0 & -6.5 & 10 & 1.0 & 24 & 60 & 10 & 8.0 & - & \(10^{4}\) & 7.5 & \(-10^{3}\) & 3.5 & \(-10^{3}\) & - & DSG \\
\hline TMPFU308 & -25 & -1.0 & -1.0 & -15 & -1.0 & -6.0 & 10 & 1.0 & 12 & 60 & 10 & - & - & - & 7.5 & \(-10^{3}\) & 3.5 & \(-10^{3}\) & - & DSG \\
\hline TMPFU309 & -25 & -1.0 & -1.0 & -15 & -1.0 & -4.0 & 10 & 1.0 & 12 & 30 & 10 & - & - & - & 7.5 & \(-10^{3}\) & 3.5 & \(-10^{3}\) & - & DSG \\
\hline TMPFU310 & -25 & -1.0 & -1.0 & -15 & -2.5 & -6.0 & 10 & 1.0 & 24 & 60 & 10 & - & - & - & 7.5 & \(-10^{3}\) & 3.5 & \(-10^{3}\) & - & DSG \\
\hline TMPFU1897 & -40 & -1.0 & -1.0 & -20 & -5.0 & -10 & 20 & 1.0 & 30 & - & 20 & - & - & - & 16 & 20 & 3.5 & 20 & 30 & DSG \\
\hline TMPFU1898 & -40 & -1.0 & -1.0 & -20 & -2.0 & -7.0 & 20 & 1.0 & 15 & - & 20 & - & - & - & 16 & 20 & 3.5 & 20 & 50 & DSG \\
\hline TMPFU1899 & -40 & -1.0 & -1.0 & -20 & -1.0 & -5.0 & 20 & 1.0 & 8.0 & - & 20 & - & - & - & 16 & 20 & 3.5 & 20 & 80 & DSG \\
\hline
\end{tabular}

NOTES: 1) \(\mathrm{V}_{\mathrm{GS}}=0 \mathrm{~V}\).
2) \(I_{D}\) in \(\mu A\).
3) \(V_{D S}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{GS}}\) in volts.
4) \(I_{D}=10 \mu \mathrm{~A}\)
5) \(I_{D}=5.0 \mu \mathrm{~A}\)
6) \(I_{D}=1.0 \mathrm{~mA}\)
7) \(I_{D}=500 \mu \mathrm{~A}\)
8) \(I_{D}=200 \mu \mathrm{~A}\)

\section*{P-CHANNEL JFETS}

\section*{TO-92/TO-226AA}

ELECTRICAL CHARACTERISTICS at \(\mathbf{T}_{A}=25^{\circ} \mathbf{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{Device Type} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{\(V_{\text {(BR) GSS }}\)}} & \multicolumn{2}{|r|}{\multirow[b]{2}{*}{\(\mathrm{I}_{\text {GSS }}\)}} & \multicolumn{4}{|c|}{\(\mathrm{V}_{\text {GS(off) }}\)} & \multicolumn{3}{|c|}{\multirow[b]{2}{*}{\(\mathrm{I}_{\text {Dss }}\)}} & \multicolumn{3}{|c|}{\multirow[b]{2}{*}{\(\mathrm{g}_{\text {ts }}\)}} & \multicolumn{2}{|r|}{\multirow[b]{2}{*}{\(\mathrm{C}_{\text {Iss }}{ }^{1}\)}} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{\(\mathrm{C}_{\text {fss }}{ }^{1}\)}} & \multirow[b]{3}{*}{\begin{tabular}{l}
\(r_{\text {DS }}\) Max. \\
\((\Omega)\)
\end{tabular}} & \multirow[b]{3}{*}{Pinning 1, 2, 3} \\
\hline & & & & & \multicolumn{2}{|r|}{Limits} & \multicolumn{2}{|l|}{Conditions} & & & & & & & & & & & & \\
\hline & \begin{tabular}{l}
Min. \\
(V)
\end{tabular} & & \begin{tabular}{l}
Max. \\
(nA)
\end{tabular} & \begin{tabular}{l}
@ \(V_{D S}\) \\
(V)
\end{tabular} & \begin{tabular}{l}
Min. \\
(V)
\end{tabular} & \begin{tabular}{l}
Max. \\
(V)
\end{tabular} & \begin{tabular}{l}
\[
v_{D S}
\] \\
(V)
\end{tabular} & \begin{tabular}{l}
\(I_{D}\) \\
( nA )
\end{tabular} & \begin{tabular}{l}
Min. \\
(mA)
\end{tabular} & \[
\begin{aligned}
& \text { Max. } \\
& (\mathrm{mA})
\end{aligned}
\] & \begin{tabular}{l}
@ \(V_{D S}\) \\
(V)
\end{tabular} & \[
\begin{aligned}
& \text { Min. } \\
& (\mathrm{mS})
\end{aligned}
\] & \[
\begin{aligned}
& \text { Max. } \\
& \text { (mS) }
\end{aligned}
\] & \begin{tabular}{l}
@ \(V_{D S}\) \\
(V)
\end{tabular} & \begin{tabular}{l}
Max. \\
(pF)
\end{tabular} & \begin{tabular}{l}
@ \(V_{D s}\) \\
(V)
\end{tabular} & \begin{tabular}{l}
Max. \\
(pF)
\end{tabular} & \begin{tabular}{l}
\(@ V_{D S}\) \\
(V)
\end{tabular} & & \\
\hline 2N3820 & 20 & 10 & 20 & 10 & - & 8.0 & -10 & \(-10^{2}\) & -0.3 & -15 & -10 & 0.8 & 5.0 & -10 & 32 & -10 & 16 & -10 & - & DGSt \\
\hline TP3993 & 25 & 1.0 & 1.0 & 15 & 4.0 & 9.5 & -10 & \(-1^{2}\) & -10 & - & -10 & 6.0 & 12 & -10 & 16 & -10 & 5.5 & \(10^{3}\) & 150 & DSG \(\ddagger\) \\
\hline TP3994 & 25 & 1.0 & 1.0 & 15 & 1.0 & 5.5 & -10 & \(-1^{2}\) & -2.0 & - & -10 & 4.0 & 10 & -10 & 16 & -10 & 5.5 & \(10^{3}\) & 300 & DSG \(\ddagger\) \\
\hline TP4381 & 25 & 1.0 & 1.0 & 15 & 1.0 & 5.0 & -15 & \(-1.0^{2}\) & -3.0 & -12 & -15 & 2.0 & 6.0 & -15 & 20 & -15 & 5.0 & -15 & - & DSG \(\ddagger\) \\
\hline 2N5460 & 40 & 10 & 5.0 & 20 & 0.75 & 6.0 & -15 & -1.0 & -1.0 & -5.0 & -15 & 1.0 & 5.0 & -15 & 7.0 & -15 & 3.0 & -15 & - & DSG \(\ddagger\) \\
\hline 2N5461 & 40 & 10 & 5.0 & 20 & 1.0 & 7.5 & -15 & -1.0 & -2.0 & -9.0 & -15 & 1.5 & 5.5 & -15 & 7.0 & -15 & 3.0 & -15 & - & DSG \(\ddagger\) \\
\hline 2N5462 & 40 & 10 & 5.0 & 20 & 1.8 & 9.0 & -15 & -1.0 & -4.0 & -16 & -15 & 2.0 & 6.0 & -15 & 7.0 & -15 & 3.0 & -15 & - & DSG \(\ddagger\) \\
\hline J174 & 30 & 1.0 & 1.0 & 20 & 5.0 & 10 & -15 & -10 & -20 & -135 & -15 & - & - & - & - & - & - & - & 85 & DSG \(\dagger\) \\
\hline J175 & 30 & 1.0 & 1.0 & 20 & 3.0 & 6.0 & -15 & -10 & -7.0 & -70 & -15 & - & - & - & - & - & - & - & 125 & DSG \(\dagger\) \\
\hline J176 & 30 & 1.0 & 1.0 & 20 & 1.0 & 4.0 & -15 & -10 & -2.0 & -35 & -15 & - & - & - & - & - & - & - & 250 & DSG \(\dagger\) \\
\hline \(J 177\) & 30 & 1.0 & 1.0 & 20 & 0.8 & 2.25 & -15 & -10 & -1.5 & -20 & -15 & - & - & - & - & - & - & - & 300 & DSG \(\dagger\) \\
\hline TPU304 & 30 & 1.0 & 1.0 & 20 & 5.0 & 10 & -15 & \(-1^{2}\) & -30 & -90 & -15 & - & - & - & 27 & -15 & 7.0 & \(12^{3}\) & 85 & DSG \(\ddagger\) \\
\hline TPU305 & 30 & 1.0 & 1.0 & 20 & 3.0 & 6.0 & -15 & \(-1^{2}\) & -15 & -60 & -15 & - & - & - & 27 & -15 & 7.0 & \(7.0^{3}\) & 110 & DSG \(\ddagger\) \\
\hline TPU306 & 30 & 1.0 & 1.0 & 20 & 1.0 & 4.0 & -15 & \(-1^{2}\) & -5.0 & -25 & -15 & - & - & - & 27 & -15 & 7 & \(5.0^{3}\) & 175 & DSG \(\ddagger\) \\
\hline
\end{tabular}

NOTES: + Reversed pinning (S-G-D) available on special order-add suffix letter ' \(R\) ' to part number.
\(\ddagger\) Reversed pinning (S-D-G) available on special order—add suffix letter ' \(R\) ' to part number.
1) \(V_{G S}=0 \mathrm{~V}\).
2) \(I_{D}\) in \(\mu \mathrm{A}\).
3) \(\mathrm{V}_{\mathrm{DS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{GS}}\) in volts.
4) \(\mathrm{V}_{\mathrm{GS}}=1.0 \mathrm{~V}\).


SOT-23/TO-236AB

ELECTRICAL CHARACTERISTICS at \(\mathbf{T}_{\mathbf{A}}=\mathbf{2 5}^{\circ} \mathbf{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{Device Type} & \multicolumn{2}{|r|}{\multirow[b]{2}{*}{\(V_{\text {(BR) GSS }}\)}} & \multicolumn{2}{|c|}{\multirow[b]{2}{*}{\(\mathrm{I}_{\text {gSS }}\)}} & \multicolumn{4}{|c|}{\(\mathrm{V}_{\text {GS(oft) }}\)} & \multicolumn{3}{|c|}{\multirow[b]{2}{*}{\(\mathrm{I}_{\text {DSS }}\)}} & \multicolumn{3}{|c|}{\multirow[b]{2}{*}{\(\mathrm{g}_{\text {fs }}\)}} & \multicolumn{2}{|r|}{\multirow[b]{2}{*}{\(\mathrm{C}_{\text {Iss }}{ }^{1}\)}} & \multicolumn{2}{|r|}{\multirow[b]{2}{*}{\(\mathrm{Crgss}^{\prime}\)}} & \multirow[b]{3}{*}{\begin{tabular}{l}
\(r_{D S}\) Max. \\
( \(\Omega\) )
\end{tabular}} & \multirow[b]{3}{*}{Pinning 1, 2, 3} \\
\hline & & & & & \multicolumn{2}{|l|}{Limits} & \multicolumn{2}{|l|}{Conditions} & & & & & & & & & & & & \\
\hline & \begin{tabular}{l}
Min. \\
(V)
\end{tabular} & & \begin{tabular}{l}
Max. \\
( nA )
\end{tabular} & \begin{tabular}{l}
@ \(V_{D S}\) \\
(V)
\end{tabular} & \begin{tabular}{l}
Min. \\
(V)
\end{tabular} & \begin{tabular}{l}
Max. \\
(V)
\end{tabular} & \begin{tabular}{l}
\(\mathrm{V}_{\mathrm{DS}}\) \\
(V)
\end{tabular} & \[
\begin{gathered}
I_{D} \\
(n A)
\end{gathered}
\] & \[
\begin{aligned}
& \text { Min. } \\
& (\mathrm{mA})
\end{aligned}
\] & Max. (mA) & \[
\begin{gathered}
@ V_{D S} \\
(\mathrm{~V})
\end{gathered}
\] & \[
\begin{aligned}
& \text { Min. } \\
& (\mathrm{mS})
\end{aligned}
\] & \[
\begin{aligned}
& \text { Max. } \\
& \text { (mS) }
\end{aligned}
\] & \begin{tabular}{l}
@ \(\mathrm{V}_{\mathrm{DS}}\) \\
(V)
\end{tabular} & \[
\begin{aligned}
& \text { Max. } \\
& (\mathrm{pF})
\end{aligned}
\] & \begin{tabular}{l}
@ \(V_{D S}\) \\
(V)
\end{tabular} & \begin{tabular}{l}
Max. \\
(pF)
\end{tabular} & \[
\begin{gathered}
@ V_{D S} \\
(\mathrm{~V})
\end{gathered}
\] & & \\
\hline TMPF3820 & 20 & 10 & 20 & 10 & - & 8.0 & -10 & \(-10^{2}\) & -0.3 & -15 & -10 & 0.8 & 5.0 & -10 & 32 & -10 & 16 & -10 & - & DSG \\
\hline TMPF3993 & 25 & 1.0 & 1.0 & 15 & 4.0 & 9.5 & -10 & \(-1.0^{2}\) & -10 & - & -10 & 6.0 & 12 & -10 & 20 & -10 & 4.5 & \(10^{3}\) & 150 & DSG \\
\hline TMPF3994 & 25 & 1.0 & 1.0 & 15 & 1.0 & 5.5 & -10 & \(-1.0^{2}\) & -2.0 & - & -10 & 4.0 & 10 & -10 & 20 & -10 & 4.5 & \(10^{3}\) & 300 & DSG \\
\hline TMPF4381 & 25 & 1.0 & 1.0 & 15 & 1.0 & 5.0 & -15 & \(-1.0{ }^{2}\) & -3.0 & -12 & -15 & 2.0 & 6.0 & -15 & 20 & -15 & 5.0 & -15 & - & DSG \\
\hline TMPF5460 & 40 & 10 & 5.0 & 20 & 0.75 & 6.0 & -15 & -1.0 & -1.0 & -5.0 & -15 & 1.0 & 5.0 & -15 & 7.0 & -15 & 3.0 & -15 & - & DSG \\
\hline TMPF5461 & 40 & 10 & 5.0 & 20 & 1.0 & 7.5 & -15 & -1.0 & -2.0 & -9.0 & -15 & 1.5 & 5.5 & -15 & 7.0 & -15 & 3.0 & -15 & - & DSG \\
\hline TMPF5462 & 40 & 10 & 5.0 & 20 & 1.8 & 9.0 & -15 & -1.0 & -4.0 & -16 & -15 & 2.0 & 6.0 & -15 & 7.0 & -15 & 3.0 & -15 & - & DSG \\
\hline TMPFJ174 & 30 & 1.0 & 1.0 & 20 & 5.0 & 10 & -15 & -10 & -20 & -135 & -15 & - & - & - & - & - & - & - & 85 & DSG \\
\hline TMPFJ175 & 30 & 1.0 & 1.0 & 20 & 3.0 & 6.0 & -15 & -10 & -7.0 & -70 & -15 & - & - & - & - & - & - & - & 125 & DSG \\
\hline TMPFJ176 & 30 & 1.0 & 1.0 & 20 & 1.0 & 4.0 & -15 & -10 & -2.0 & -35 & -15 & - & - & - & - & - & - & - & 250 & DSG \\
\hline TMPFJ177 & 30 & 1.0 & 1.0 & 20 & 0.8 & 2.25 & -15 & -10 & -1.5 & -20 & -15 & - & - & - & - & - & - & - & 300 & DSG \\
\hline TMPFU304 & 30 & 1.0 & 1.0 & 20 & 5.0 & 10 & -15 & \(-1.0^{2}\) & -30 & -90 & -15 & - & - & - & 27 & -15 & 7.0 & \(12^{3}\) & 85 & DSG \\
\hline TMPFU305 & 30 & 1.0 & 1.0 & 20 & 3.0 & 6.0 & -15 & \(-1.0^{2}\) & -15 & -60 & -15 & - & - & - & 27 & -15 & 7.0 & \(7.0^{3}\) & 110 & DSG \\
\hline TMPFU306 & 30 & 1.0 & 1.0 & 20 & 1.0 & 4.0 & -15 & \(-1.0^{2}\) & -5.0 & -25 & -15 & - & - & - & 27 & -15 & 7.0 & \(5.0^{3}\) & 175 & DSG \\
\hline
\end{tabular}

NOTES: 1) \(\mathrm{V}_{\mathrm{GS}}=0 \mathrm{~V}\).
2) \(I_{D}\) in \(\mu \mathrm{A}\).
3) \(V_{D S}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{GS}}\) in volts.
4) \(\mathrm{V}_{\mathrm{GS}}=1.0 \mathrm{~V}\).

\section*{DIODES}

\section*{'TMPD' GENERAL-PURPOSE}

ELECTRICAL CHARACTERISTICS at \(\mathbf{T}_{A}=\mathbf{2 5}^{\circ} \mathbf{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Device Type} & \multirow[b]{2}{*}{Description} & \multirow[b]{2}{*}{Marking} & \multirow[b]{2}{*}{\begin{tabular}{l}
\(I_{F}\) \\
Max. \\
(mA)
\end{tabular}} & \multirow[b]{2}{*}{\begin{tabular}{l}
\(V_{B R}\) \\
Min. \\
(V)
\end{tabular}} & \multicolumn{2}{|c|}{\(V_{F}\)} & \multirow[b]{2}{*}{\[
\begin{gathered}
I_{R} \\
\operatorname{Max} . \\
(\mathrm{nA})
\end{gathered}
\]} & \multirow[b]{2}{*}{\[
\begin{gathered}
\mathrm{t}_{\mathrm{rr}} \\
\text { Max. } \\
\text { (ns) }
\end{gathered}
\]} & \multirow[b]{2}{*}{\begin{tabular}{l}
\(C_{0}\) \\
Max. \\
(pF)
\end{tabular}} & \multirow[b]{2}{*}{Pinning
\[
\text { 1, 2, } 3
\]} \\
\hline & & & & & \begin{tabular}{l}
Max. \\
(V)
\end{tabular} & \[
\begin{aligned}
& @ l_{F} \\
& (\mathrm{~mA})
\end{aligned}
\] & & & & \\
\hline TMPD459 & Low-Leakage & 459 & 500 & 200 & 1.0 & 3.0 & 25 & - & 6.0 & A NC K \\
\hline TMPD914 & General-Purpose & 5D & 600 & 100 & 1.0 & 10 & 25 & 4.0 & 6.0 & A NC K \\
\hline TMPD4148 & General-Purpose & 5D & 600 & 100 & 1.0 & 10 & 25 & 4.0 & 4.0 & A NCK \\
\hline TMPD4150 & General-Purpose & ABA & 600 & 75 & 0.62 & 1.0 & 100 & 4.0 & 2.5 & A NCK \\
\hline TMPD4153 & General-Purpose & AAR & 600 & 75 & 0.67 & 1.0 & 50 & 4.0 & 4.0 & A NCK \\
\hline TMPD4154 & General-Purpose & ABC & 600 & 35 & 1.0 & 30 & 100 & 4.0 & 4.0 & A NC K \\
\hline TMPD4448 & General-Purpose & AAD & 600 & 100 & 1.0 & 100 & 25 & 4.0 & 4.0 & A NC K \\
\hline
\end{tabular}
'TMPD' SCHOTTKY DIODES
ELECTRICAL CHARACTERISTICS at \(\mathbf{T}_{\mathbf{A}}=25^{\circ} \mathbf{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{\begin{tabular}{l}
Device \\
Type
\end{tabular}} & \multirow[b]{2}{*}{\begin{tabular}{l}
\(V_{B R}\) \\
Min. \\
(V)
\end{tabular}} & \multicolumn{2}{|c|}{\(V_{F}\) Max.} & \multicolumn{3}{|c|}{\(I_{\text {R }}\) Max.} & \multirow[b]{2}{*}{\[
\begin{gathered}
\mathrm{C}_{\mathrm{o}} \\
\mathrm{Max} . \\
(\mathrm{pF})
\end{gathered}
\]} & \multirow[b]{2}{*}{Pinning
\[
1,2,3
\]} \\
\hline & & \begin{tabular}{l}
\[
I_{F}=1 \mathrm{~mA}
\] \\
(V)
\end{tabular} & \[
\begin{gathered}
I_{F}=10 \mathrm{~mA} \\
(\mathrm{~mA})
\end{gathered}
\] & \[
\begin{gathered}
V_{R}=1 V \\
(n A)
\end{gathered}
\] & \[
\begin{gathered}
V_{R}=20 \mathrm{~V} \\
(\mathrm{nA})
\end{gathered}
\] & \[
\begin{gathered}
V_{R}=50 \mathrm{~V} \\
(\mathrm{nA})
\end{gathered}
\] & & \\
\hline TMPD5711 & 70 & 0.41 & 0.75 & - & 50 & 200 & 2.0 & A NC K \\
\hline TMPD6916 & 40 & 0.34 & 0.47 & 100 & 200 & - & 5.0 & A NC K \\
\hline TMPD6919 & 50 & 0.45 & 0.80 & - & 200 & - & 1.2 & A NC K \\
\hline TMPD6924 & 70 & 0.41 & 0.75 & - & - & 200 & 2.0 & A NC K \\
\hline
\end{tabular}

\section*{PRO-ELECTRON DEVICE TYPES}

ELECTRICAL CHARACTERISTICS at \(\mathbf{T}_{\mathbf{A}}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{\begin{tabular}{l}
Device \\
Type
\end{tabular}} & \multirow[b]{2}{*}{Description} & \multirow[b]{2}{*}{Marking} & \multirow[b]{2}{*}{\begin{tabular}{l}
\(I_{F}\) \\
Max. \\
(mA)
\end{tabular}} & \multirow[b]{2}{*}{\begin{tabular}{l}
\(V_{B R}\) \\
Min. \\
(V)
\end{tabular}} & \multicolumn{2}{|c|}{\(V_{F}\)} & \multirow[b]{2}{*}{\begin{tabular}{l}
\(I_{R}\) \\
Max. \\
(nA)
\end{tabular}} & \multirow[b]{2}{*}{\begin{tabular}{l}
\(t_{r r}\) \\
Max. \\
( ns )
\end{tabular}} & \multirow[b]{2}{*}{\begin{tabular}{l}
\(C_{0}\) \\
Max. \\
(pF)
\end{tabular}} & \multirow[b]{2}{*}{Pinning
\[
1,2,3
\]} \\
\hline & & & & & \begin{tabular}{l}
Max. \\
(V)
\end{tabular} & \[
\begin{aligned}
& @ l_{F} \\
& (\mathrm{~mA})
\end{aligned}
\] & & & & \\
\hline BAR18 & Schottky & D76 & - & 70 & 0.41 & 1.0 & 200 & - & 1.7 & A NC K \\
\hline BAS16 & General-Purpose & A6 & 600 & 75 & 0.72 & 1.0 & 1000 & 6.0 & 2.0 & A NCK \\
\hline BAS19 & General-Purpose & A8 & 200 & 100 & 1.25 & 200 & 100 & 50 & 5.0 & A NCK \\
\hline BAS21 & General-Purpose & A82 & 200 & 200 & 1.0 & 100 & 100 & 50 & 5.0 & A NCK \\
\hline BAV70 & Common Cathode & A4 & 100 & 70 & 0.86 & 10 & 5000 & 6.0 & 1.5 & A1 A2 K \\
\hline BAV74 & Common Cathode & JA & 70 & 50 & 1.0 & 100 & 100 & 4.0 & 2.0 & A1 A2 K \\
\hline BAV99 & Dual In-Series & A7 & 70 & 70 & 1.1 & 50 & 2500 & 6.0 & 2.0 & A1 K2 A/K \\
\hline BAW56 & Common Anode & A1 & 70 & 70 & 1.1 & 50 & 2500 & 6.0 & 2.0 & K1 K2 A \\
\hline
\end{tabular}

\section*{ZENER DIODES}


\section*{SOT-23/TO-236AB}

\section*{'TMPZ' ZENER DIODES}

ELECTRICAL CHARACTERISTICS at \(\mathbf{T}_{\mathbf{A}}=\mathbf{2 5}^{\circ} \mathbf{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Device Type} & \multirow[b]{2}{*}{Marking} & \multicolumn{4}{|c|}{Zener Voltage} & \multicolumn{2}{|l|}{Leakage Current} & \multicolumn{2}{|l|}{Zener Impedance} & \multirow[b]{2}{*}{Pinning
\[
1,2,3
\]} \\
\hline & & \begin{tabular}{l}
Min. \\
(V)
\end{tabular} & Nom. (V) & \begin{tabular}{l}
Max. \\
(V)
\end{tabular} & \[
\begin{aligned}
& @ I_{2 T} \\
& (\mathrm{~mA})
\end{aligned}
\] & \begin{tabular}{l}
Max \\
( \(\mu \mathrm{A}\) )
\end{tabular} & \[
\begin{gathered}
@ V_{R} \\
(\mathrm{~V})
\end{gathered}
\] & \begin{tabular}{l}
Max. \(Z_{\text {zT }}\) \\
( \(\Omega\) )
\end{tabular} & \[
\begin{aligned}
& @ I_{2 T} \\
& (\mathrm{~mA})
\end{aligned}
\] & \\
\hline TMPZ5229 & 8D & 4.08 & 4.3 & 4.52 & 20 & 5.0 & 1.0 & 22 & 20 & A NCK \\
\hline TMPZ5230 & 8E & 4.47 & 4.7 & 4.94 & 20 & 5.0 & 2.0 & 19 & 20 & A NCK \\
\hline TMPZ5231 & 8F & 4.85 & 5.1 & 5.36 & 20 & 5.0 & 2.0 & 17 & 20 & A NCK \\
\hline TMPZ5232 & 8G & 5.32 & 5.6 & 5.88 & 20 & 5.0 & 3.0 & 11 & 20 & A NCK \\
\hline TMPZ5233 & 8H & 5.70 & 6.0 & 6.30 & 20 & 5.0 & 3.5 & 7.0 & 20 & A NCK \\
\hline TMPZ5234 & 8J & 5.98 & 6.2 & 6.51 & 20 & 3.0 & 4.0 & 7.0 & 20 & A NCK \\
\hline TMPZ5235 & 8K & 6.46 & 6.8 & 7.14 & 20 & 3.0 & 5.0 & 5.0 & 20 & A NCK \\
\hline TMPZ5236 & 8L & 7.13 & 7.5 & 7.88 & 20 & 3.0 & 6.0 & 6.0 & 20 & A NCK \\
\hline TMPZ5237 & 8M & 7.79 & 8.2 & 8.61 & 20 & 3.0 & 6.5 & 8.0 & 20 & A NCK \\
\hline TMPZ5238 & 8N & 8.26 & 8.7 & 9.14 & 20 & 3.0 & 6.5 & 8.0 & 20 & A NCK \\
\hline TMPZ5239 & 8 P & 8.65 & 9.1 & 9.56 & 20 & 3.0 & 7.0 & 10 & 20 & A NCK \\
\hline TMPZ5240 & 8Q & 9.50 & 10 & 10.5 & 20 & 3.0 & 8.0 & 17 & 20 & A NCK \\
\hline TMPZ5241 & 8R & 10.5 & 11 & 11.6 & 20 & 2.0 & 8.4 & 22 & 20 & A NCK \\
\hline TMPZ5242 & 8S & 11.4 & 12 & 12.6 & 20 & 1.0 & 9.1 & 30 & 20 & A NCK \\
\hline TMPZ5243 & 8T & 12.4 & 13 & 13.7 & 9.5 & 0.5 & 9.9 & 13 & 9.5 & A NCK \\
\hline TMPZ5244 & 8 U & 13.3 & 14 & 14.7 & 9.0 & 0.1 & 10.0 & 15 & 9.0 & A NCK \\
\hline TMPZ5245 & 8V & 14.3 & 15 & 15.8 & 8.5 & 0.1 & 11.0 & 16 & 8.5 & A NCK \\
\hline TMPZ5246 & 8W & 15.2 & 16 & 16.8 & 7.8 & 0.1 & 12.0 & 17 & 7.8 & A NCK \\
\hline TMPZ5247 & 8X & 16.2 & 17 & 17.9 & 7.4 & 0.1 & 13.0 & 19 & 7.4 & A NCK \\
\hline TMPZ5248 & 8Y & 17.1 & 18 & 18.9 & 7.0 & 0.1 & 14.0 & 21 & 7.0 & A NCK \\
\hline TMPZ5249 & 8 Z & 18.1 & 19 & 20.0 & 6.6 & 0.1 & 14.0 & 23 & 6.6 & A NCK \\
\hline TMPZ5250 & 81A & 19.0 & 20 & 21.0 & 6.2 & 0.1 & 15.0 & 25 & 6.2 & A NCK \\
\hline TMPZ5251 & 81B & 20.9 & 22 & 23.1 & 5.5 & 0.1 & 17.0 & 29 & 5.5 & A NCK \\
\hline TMPZ5252 & 81 C & 22.8 & 24 & 25.2 & 5.2 & 0.1 & 18.0 & 33 & 5.2 & A NCK \\
\hline TMPZ5253 & 81D & 23.8 & 25 & 26.3 & 5.0 & 0.1 & 19.0 & 35 & 5.0 & A NCK \\
\hline TMPZ5254 & 81E & 25.7 & 27 & 28.4 & 4.6 & 0.1 & 21.0 & 41 & 4.6 & A NCK \\
\hline TMPZ5455 & 81F & 26.6 & 28 & 29.4 & 4.5 & 0.1 & 21.0 & 44 & 4.5 & A NCK \\
\hline TMPZ5256 & 81G & 28.5 & 30 & 31.5 & 4.2 & 0.1 & 23.0 & 49 & 4.2 & A NCK \\
\hline TMPZ5457 & 81H & 31.4 & 33 & 34.7 & 3.8 & 0.1 & 25.0 & 58 & 3.8 & A NCK \\
\hline
\end{tabular}
'BZX84' ZENER DIODES
ELECTRICAL CHARACTERISTICS at \(\mathbf{T}_{\mathbf{A}}=\mathbf{2 5}^{\circ} \mathbf{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{\begin{tabular}{l}
Device \\
Type
\end{tabular}} & \multirow[b]{2}{*}{Marking} & \multicolumn{4}{|c|}{Zener Voltage} & \multicolumn{2}{|l|}{Leakage Current} & \multicolumn{2}{|l|}{Zener Impedance} & \multirow[b]{2}{*}{Pinning
\[
1,2,3
\]} \\
\hline & & \begin{tabular}{l}
Min. \\
(V)
\end{tabular} & Nom. (V) & \begin{tabular}{l}
Max. \\
(V)
\end{tabular} & \[
\begin{aligned}
& @ I_{\mathrm{ZT}} \\
& (\mathrm{~mA})
\end{aligned}
\] & \begin{tabular}{l}
Max \\
( \(\mu \mathrm{A}\) )
\end{tabular} & \[
\begin{gathered}
@ V_{R} \\
(V)
\end{gathered}
\] & \begin{tabular}{l}
Max. \(\mathbf{Z}_{\text {ZT }}\) \\
( \(\Omega\) )
\end{tabular} & \[
\begin{aligned}
& @ I_{z T} \\
& (\mathrm{~mA})
\end{aligned}
\] & \\
\hline BZX84C4V7 & Z1 & 4.4 & 4.7 & 5.0 & 5.0 & 3.0 & 2.0 & 80 & 5.0 & A NC K \\
\hline BZX84C5V1 & Z2 & 4.8 & 5.1 & 5.4 & 5.0 & 2.0 & 2.0 & 60 & 5.0 & A NCK \\
\hline BZX84C5V6 & Z3 & 5.2 & 5.6 & 6.0 & 5.0 & 1.0 & 2.0 & 40 & 5.0 & A NCK \\
\hline BZX84C6V2 & Z4 & 5.8 & 6.2 & 6.6 & 5.0 & 3.0 & 4.0 & 10 & 5.0 & A NCK \\
\hline BZX84C6V8 & Z5 & 6.4 & 6.8 & 7.2 & 5.0 & 2.0 & 4.0 & 15 & 5.0 & A NCK \\
\hline BZX84C7V5 & Z6 & 7.0 & 7.5 & 7.9 & 5.0 & 1.0 & 5.0 & 15 & 5.0 & A NC K \\
\hline BZX84C8V2 & Z7 & 7.7 & 8.2 & 8.7 & 5.0 & 0.7 & 5.0 & 15 & 5.0 & A NC K \\
\hline BZX84C9V1 & Z8 & 8.5 & 9.1 & 9.6 & 5.0 & 0.5 & 6.0 & 15 & 5.0 & A NCK \\
\hline BZX84C10 & Z9 & 9.4 & 10.0 & 10.6 & 5.0 & 0.2 & 7.0 & 20 & 5.0 & A NC K \\
\hline BZX84C11 & Y1 & 10.4 & 11.0 & 11.6 & 5.0 & 0.1 & 8.0 & 20 & 5.0 & A NC K \\
\hline BZX84C12 & Y2 & 11.4 & 12.0 & 12.7 & 5.0 & 0.1 & 8.0 & 25 & 5.0 & A NC K \\
\hline BZX84C13 & Y3 & 12.4 & 13.0 & 14.1 & 5.0 & 0.1 & 8.0 & 30 & 5.0 & A NC K \\
\hline BZX84C15 & Y4 & 13.8 & 15.0 & 15.6 & 5.0 & 0.05 & 10.5 & 30 & 5.0 & A NC K \\
\hline BZX84C16 & Y5 & 15.3 & 16.0 & 17.1 & 5.0 & 0.05 & 11.2 & 40 & 5.0 & A NC K \\
\hline BZX84C18 & Y6 & 16.8 & 18.0 & 19.1 & 5.0 & 0.05 & 12.6 & 45 & 5.0 & A NCK \\
\hline BZX84C20 & Y7 & 18.8 & 20.0 & 21.2 & 5.0 & 0.05 & 14.0 & 55 & 5.0 & A NC K \\
\hline BZX84C22 & Y8 & 20.8 & 22.0 & 23.3 & 5.0 & 0.05 & 15.4 & 55 & 5.0 & A NCK \\
\hline BZX84C24 & Y9 & 22.8 & 24.0 & 25.6 & 5.0 & 0.05 & 16.8 & 70 & 5.0 & A NCK \\
\hline BZX84C27 & Y10 & 25.1 & 27.0 & 28.9 & 2.0 & 0.05 & 21.0 & 80 & 2.0 & A NCK \\
\hline BZX84C30 & Y11 & 28.0 & 30.0 & 32.0 & 2.0 & 0.05 & 18.9 & 80 & 2.0 & A NCK \\
\hline BZX84C33 & Y12 & 31.0 & 33.0 & 35.0 & 2.0 & 0.05 & 23.1 & 80 & 2.0 & A NC K \\
\hline
\end{tabular}

\section*{SERIES TND}

\section*{DIODE ARRAYS}


The TND series consists of diode arrays packaged in 14-pin and 16 -pin dual in-line plastic packages for easy automatic insertion and better printed circuit board density.

In addition to the diode characteristics for standard products shown here, arrays consisting of diodes with 1N3070, 1N3595, 1N3600, 1N4153, or 1N4447 characteristics can be furnishod on request. Other package configurations are available on special order.

TND903
TND907
TND908
TND918
TND921


Dwg. No. A-13,359
TND933
TND940


Dwg. No. A-13,360
D938
TND939


Dwg. No. A-10,901
TND905


Dwg. No. A-13,361
TND942

ELECTRICAL CHARACTERISTICS at \(\mathbf{T}_{\mathbf{A}}=\boldsymbol{+ 2 5}^{\circ} \mathbf{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Device Type} & \multirow[t]{2}{*}{\begin{tabular}{l}
\(V_{B R}\) \\
Min. \\
(V)
\end{tabular}} & \multicolumn{2}{|c|}{\(V_{F}\)} & \multicolumn{2}{|c|}{\(I_{\text {R }}\)} & \multirow[b]{2}{*}{Device Type} & \multirow[t]{2}{*}{\begin{tabular}{l}
\[
V_{B R}
\] \\
Min. \\
(V)
\end{tabular}} & \multicolumn{2}{|c|}{\(V_{F}\)} & \multicolumn{2}{|c|}{\(I_{R}\)} \\
\hline & & \begin{tabular}{l}
Max. \\
(V)
\end{tabular} & \[
\begin{gathered}
@ l_{F} \\
(\mathrm{~mA})
\end{gathered}
\] & \[
\begin{aligned}
& \text { Max. } \\
& (\mathrm{nA})
\end{aligned}
\] & \begin{tabular}{l}
@ \(\mathbf{V}_{\text {R }}\) \\
(V)
\end{tabular} & & & \begin{tabular}{l}
Max. \\
(V)
\end{tabular} & \[
\begin{aligned}
& @_{F} \\
& (\mathrm{~mA})
\end{aligned}
\] & \[
\begin{aligned}
& \operatorname{Max} \\
& (\mathrm{nA})
\end{aligned}
\] & \begin{tabular}{l}
\[
@ V_{v}
\] \\
(V)
\end{tabular} \\
\hline TND903 & 75 & 1.0 & 100 & - & - & TND933 & 60 & 1.0 & 100 & 100 & 40 \\
\hline TND905 & 100 & 1.0 & 10 & - & - & TND938 & 60 & 1.0 & 100 & 100 & 40 \\
\hline TND907 & 120 & 1.0 & 100 & 10 & 50 & TND939 & 40 & 1.0 & 100 & 100 & 25 \\
\hline TND908 & 100 & 1.0 & 10 & - & - & TND940 & 40 & 1.0 & 100 & 100 & 25 \\
\hline TND918 & 75 & 1.0 & 50 & - & - & TND942 & 75 & 1.0 & 100 & 100 & 25 \\
\hline TND921 & 75 & 1.0* & 10 & - & - & & & & & & \\
\hline
\end{tabular}

\footnotetext{
* All diodes matched to within \(\pm 15 \mathrm{mV}\) at \(\mathrm{I}_{\mathrm{F}}=10 \mathrm{~mA}\).
}

\section*{TPP4000}

\section*{MEDIUM-POWER DARLINGTON ARRAY}


Dwg. No. A-10,782A

\section*{ABSOLUTE MAXIMUM RATINGS}

Collector Current, \(\mathrm{I}_{\mathrm{C}}\). . . . . . . . . . . . . . . 4.0 A
Power Dissipation,
\(P_{D}\) (total package) . . . . . . . . . . . . 2 W \(^{*}\)
Operating Temperature Range,
\(\mathrm{T}_{\mathrm{A}} \ldots \ldots . . . . . . . . \mathbf{- 5 5}^{\circ} \mathrm{C}\) to \(+\mathbf{1 5 0}^{\circ} \mathrm{C}\)
Storage Temperature Range,
\(\mathrm{T}_{\mathrm{S}} \ldots \ldots \ldots \ldots \ldots .{ }^{-65^{\circ}} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
* Derate at the rate of \(16 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) above \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\)

\section*{TPP4000 \\ DARLINGTON ARRAY}

ELECTRICAL CHARACTERISTICS at \(\mathbf{T}_{\mathbf{A}}=+\mathbf{2 5}{ }^{\circ} \mathbf{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{4}{|c|}{Limits} \\
\hline & & & Min. & Typ. & Max. & Units \\
\hline Collector-Emitter Breakdown Voltage & \(V_{\text {(BR)CES }}\) & \(\mathrm{I}_{\mathrm{C}}=100 \mu \mathrm{~A}\) & 40 & 50 & - & V \\
\hline Collector-Base Breakdown Voltage & \(V_{\text {(BR)CBO }}\) & \(\mathrm{I}_{\mathrm{C}}=100 \mu \mathrm{~A}\) & 50 & 60 & - & V \\
\hline Emitter-Base Breakdown Voltage & \(V_{\text {(BR)EBO }}\) & \(I_{E}=100 \mu \mathrm{~A}\) & 12 & 14 & - & V \\
\hline Collector-Cutoff Current & \(\mathrm{I}_{\text {cbo }}\) & \(\mathrm{V}_{\mathrm{CB}}=30 \mathrm{~V}\) & - & 10 & 100 & nA \\
\hline Emitter-Cutoff Current & \(\mathrm{I}_{\text {EBO }}\) & \(\mathrm{V}_{\mathrm{EB}}=10 \mathrm{~V}\) & - & 10 & 100 & nA \\
\hline Collector-Emitter Saturation Voltage & \(\mathrm{V}_{\text {CE(SAT) }}\) & \(\mathrm{I}_{\mathrm{B}}=1.0 \mathrm{~mA}, \mathrm{I}_{\mathrm{C}}=1.0 \mathrm{~A}\) & - & 1.0 & 1.5 & V \\
\hline Base-Emitter Saturation Voltage & \(V_{\text {be(SAT) }}\) & \(\mathrm{I}_{\mathrm{B}}=1.0 \mathrm{~mA}, \mathrm{I}_{\mathrm{C}}=1.0 \mathrm{~A}\) & - & 1.6 & 2.0 & V \\
\hline \multirow[t]{3}{*}{Static Forward Current-Transfer Ratio} & \multirow[t]{3}{*}{\(h_{\text {FE }}\)} & \(\mathrm{V}_{\mathrm{CE}}=5.0 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=500 \mathrm{~mA}\) & 2000 & - & - & - \\
\hline & & \(\mathrm{V}_{C E}=5.0 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=1.0 \mathrm{~A}\) & 2000 & - & - & - \\
\hline & & \(\mathrm{V}_{\mathrm{CE}}=5.0 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=2.0 \mathrm{~A}\) & 2000 & - & - & - \\
\hline
\end{tabular}

\section*{SERIES \\ TPQ}

\section*{QUAD TRANSISTOR ARRAYS}


Series TPQ quad transistor arrays are general-purpose silicon transistor arrays consisting of four independent devices.

All of these devices are furnished in a 14-pin dual in-line plastic package. The molded package is identical to that used with most consumer integrated circuits and offers superior mechanical protection during insertion into printed wiring boards.


Dwg. No. A-10,050A


Dwg. No. A-10,052A

TPQ6002


Dwg. No. A-10,051A
TPQ2907A TPQ5401 TPQ3906 TPQA56 TPQA55


Dwg. No. A-10,053A
TPQ6502 TPQ6700

\section*{SERTES TPQ \\ QUAD TRANSISTOR ARRAYS}

ELECTRICAL CHARACTERISTICS at \(\mathbf{T}_{\mathbf{A}}=\boldsymbol{+ 2 5}^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{Part Number} & \multirow[b]{3}{*}{\[
\left\lvert\, \begin{gathered}
\mathrm{V}_{\text {(BR)сво }} \\
(\mathrm{V})
\end{gathered}\right.
\]} & \multirow[b]{3}{*}{\[
\mathbf{v}_{\text {(BR)CEO }}
\]} & \multirow[b]{3}{*}{\[
\left|\mathrm{v}_{(\mathrm{BR}) \mathrm{EBO}}\right|
\]} & \multirow[b]{2}{*}{\(\mathrm{I}_{\text {cво }}\)} & \multicolumn{3}{|l|}{DC Current Gain} & \multicolumn{3}{|l|}{Saturation Voltage} & \multicolumn{2}{|r|}{\multirow[b]{2}{*}{\(\mathrm{f}_{T}\)}} & \multirow[b]{3}{*}{\[
\mathrm{C}_{\mathrm{ob}}
\]
Max.} & \multirow[b]{3}{*}{Similar Discrete Devices} \\
\hline & & & & & & \multicolumn{2}{|l|}{Conditions} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\[
v_{C E} \quad v_{B E}
\]
Max. Max.}} & \multirow[b]{2}{*}{\[
@ I_{c}
\]} & & & & \\
\hline & & & & \[
\begin{aligned}
& \operatorname{Max} @ V_{\text {CB }} \\
& (\mathrm{nA}) \quad(\mathrm{V})
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{h}_{\mathrm{FE}} \\
& \text { Min. }
\end{aligned}
\] & \[
\begin{array}{|c}
\hline \mathrm{I}_{\mathrm{c}} \\
(\mathrm{~mA}) \\
\hline
\end{array}
\] & \[
\begin{aligned}
& V_{\mathrm{CE}} \\
& (\mathrm{~V})
\end{aligned}
\] & & & & & \[
\begin{aligned}
& @ I_{c} \\
& (\mathrm{~mA})
\end{aligned}
\] & & \\
\hline
\end{tabular}

Four NPN Devices
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline TPQ2222A & 75 & 40 & 6.0 & 50 & 50 & \[
\begin{array}{|c|}
\hline 75 \\
100 \\
30 \\
\hline
\end{array}
\] & \[
\begin{gathered}
\hline 10 \\
150 \\
300 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& 10 \\
& 10 \\
& 10
\end{aligned}
\] & \[
\begin{aligned}
& 0.40 \\
& 1.60
\end{aligned}
\] & \[
\begin{aligned}
& 1.30 \\
& 2.60
\end{aligned}
\] & \[
\begin{aligned}
& 150 \\
& 300
\end{aligned}
\] & 200 & 20 & 8.0 & 2N2222A \\
\hline TPQ3904 & 60 & 40 & 6.0 & 50 & 40 & \[
\begin{aligned}
& 30 \\
& 50 \\
& 75
\end{aligned}
\] & \[
\begin{aligned}
& 0.1 \\
& 1.0 \\
& 10
\end{aligned}
\] & \[
\begin{aligned}
& 1.0 \\
& 1.0 \\
& 1.0
\end{aligned}
\] & 0.20 & 0.85 & 10 & 250 & 10 & 4.0 & 2N3904 \\
\hline TPQ6427 & 50 & 40 & 12 & 100 & 30 & \[
\begin{gathered}
5 k \\
10 k
\end{gathered}
\] & \[
\begin{gathered}
10 \\
100
\end{gathered}
\] & \[
\begin{aligned}
& 5.0 \\
& 5.0
\end{aligned}
\] & 1.5 & 2.0 & 100 & 125 & 10 & 8.0 & 2N6427 \\
\hline TPQA06 & 80 & 80 & 4.0 & 100 & (Note 3) & \[
\begin{aligned}
& 50 \\
& 50
\end{aligned}
\] & \[
\begin{gathered}
\hline 10 \\
100
\end{gathered}
\] & \[
\begin{aligned}
& 1.0 \\
& 2.0
\end{aligned}
\] & 0.25 & - & 100 & - & - & 10 & MPSA06 \\
\hline
\end{tabular}

NOTE: 1. Base-emitter voltage shown is \(\mathrm{V}_{\mathrm{BE}(\mathrm{ON})}\) at indicated \(\mathrm{I}_{\mathrm{C}}, \mathrm{V}_{\mathrm{CE}}=5.0 \mathrm{~V}\).
2. \(I_{C E S}\) at \(V_{C E}=50 \mathrm{~V}, V_{B E}=0\)
3. \(I_{C E S}\) at \(V_{C E}=60 \mathrm{~V}, V_{B E}=0\)

\section*{SERIES TPQ \\ QUAD TRANSISTOR ARRAYS}

ELECTRICAL CHARACTERISTICS at \(\mathbf{T}_{\mathbf{A}}=\boldsymbol{+ 2 5}^{\circ} \mathbf{C}\)


Four PNP Devices
\(\left.\begin{array}{|l|c|c|c|cc|c|cc|cc|c|c|c|c|c|}\hline \text { TPQ2907A } & -60 & -60 & -5.0 & 50 & -30 & \begin{array}{c}75 \\ 100 \\ 50\end{array} & \begin{array}{c}10 \\ 150 \\ 300\end{array} & -10 & -10 \\ 30\end{array}\right)\)

Two NPN/Two PNP Devices (Note 7)
\(\left.\begin{array}{|l|c|c|c|cc|c|cc|cc|c|cc|c|c|}\hline \text { TPQ6002 } & 60 & 30 & 5.0 & 30 & 50 & \begin{array}{c}50 \\ 75\end{array} & \begin{array}{c}1.0 \\ 10\end{array} & 10 \\ 10 \\ 150 & 10 \\ 100 \\ 30\end{array}\right)\)

NOTE: 4. \(\mathrm{I}_{\mathrm{CES}}\) at \(\mathrm{V}_{\mathrm{CE}}=120 \mathrm{~V}, \mathrm{~V}_{\mathrm{BE}}=0\).
5. \(\mathrm{I}_{\mathrm{CES}}\) at \(\mathrm{V}_{\mathrm{CE}}=50 \mathrm{~V}, \mathrm{~V}_{\mathrm{BE}}=0\).
6. \(\mathrm{I}_{\mathrm{CES}}\) at \(\mathrm{V}_{\mathrm{CE}}=60 \mathrm{~V}, \mathrm{~V}_{\mathrm{BE}}=0\).
7. Complimentary pairs. Polarity shown is for NPN devices.

K!





\section*{}

\section*{SECTION 8. QUALITY \& RELIABILITYY INFORMATION}
Reliability ..... 8-1
Quality Assurance Flow Chart ..... 8-2
PACE Primer ..... 8-3
Reliability Reports:
Series 2000 and 2800 Darlington Drivers ..... 8-9
Series 5800 BiMOS Drivers ..... 8-14
Series 6100 High-Voltage Display Drivers ..... 8-19
SOT-23 Transistors ..... 8-23

\section*{BACKGROUND INFORMATION}

CMOS, bipolar, and BiMOS integrated circuits exhibit the same reliability characteristics as other electronic devices in that the failure rate has three distinct phases:
1) Within a relatively short time after manufacture, certain failure mechanisms appear under moderate levels of stress. The failure during this period is termed "infant mortality."
2) After the period of infant mortality, failure rate falls dramatically and, for a long period, only infrequent random failures occur.
3) Finally, device packages can actually wear out and the failure rate will increase again.

When the failure rate for electronic components is plotted as a function of time, the result is a characteristic bathtub curve. While the bathtub shape is universal throughout the industry, actual values for a single component type can vary greatly from one manufacturer to another. Through many years of experience in the manufacture of integrated circuits, design rules and processing techniques have been developed to:
1) Minimize the infant mortality failure mechanisms.
2) Detect potential failures before they reach the customer.
3) Control wear-out so that operating life far exceeds the lifetime required by the customer.

\section*{RELIABILITY LIFE CYCLE TYPICAL CURVE}


Dwg. No. A-14,410

\title{
QUALITY ASSURANCE FLOW CHART
}


\section*{PACE PRIMER}

\section*{METHODOLOGY AND APPROACH FOR DEVELOPMENT}

New products inherently require several functional groups working closely, and in parallel, to accomplish all the tasks necessary to complete a product development effort successfully and on schedule. These programs are typically small in number, high in impact, and require a detailed level of attention and focus in order to ensure their success. The methodologies and approaches for developing new products are referred to at Allegro as the PACE (Product And Cycle-time Excellence) Process.

Major product development efforts are undertaken by cross-functional teams of key individuals who have full responsibility for the product's success. With increasing levels of product complexity, many disciplines are required
to contribute to a given development effort in order for it to succeed. Communication and coordination of these efforts can be as difficult as the execution of any of the many tasks involved.

The PACE process is based upon seven key concepts:
1. The structured development process
2. The phase review process.
3. The Product/Project Approval Committee (PAC)
4. The development organization
5. The planning process
6. The technical requirements
7. The documentation requirements

\section*{EXHIBIT 1 PRODUCT DEVELOPMENT PROCESS REVIEW}

\author{
Phases, Steps, and Tasks
}


AVERAGE PROJECT

\section*{PACE PRIMER}

\section*{THE STRUCTURED DEVELOPMENT PROCESS}

Structuring the development process establishes a framework for continuity and comparison between programs. This structure establishes specific phases, steps, tasks, and expectations for each product or process
development program. This structure assures that each program proceeds through similar checkpoints, and that at each checkpoint, specific tasks have been completed.

\section*{THE PHASE REVIEW PROCESS}

The structure of the Allegro phase review process contains four phases and their associated steps. This phase review process is the most important element of the development process. The four phases for a product development program are:

Phase 0 Product Inception
Phase 1 Product Development Planning
Phase 2 Product Development
Phase 3 Product Finalization, Qualification, and Release to Production

There are three types of programs within Allegro's development process:

\section*{PACE These programs adhere rigidly to the phase review process}

> Mini-PACE These programs adhere to all of the PACE requirements but are not obligated to hold reviews with the PAC beyond the Phase 1 approval

> Action Plan These programs utilize the PACE guidelines and process but do not require phase reviews with the PAC

The key point of the phase review process is that it allows the team, the PAC, and any other pertinent members of the organization to assess the merits of each program on a continuous basis. The output of these reviews and assessments may be to continue, to redirect, or to cancel. This process allows Allegro to continuously refine its development process and assure that its priorities and resource allocations are consistent with Allegro's strategic mission and vision. The phase review process empowers the organization to focus intensely on the correct programs and to clearly discontinue those programs that may no longer be appropriate.

EXHIBIT 2
ALLEGRO RECOMMENDED PHASE REVIEW PROCESS
\begin{tabular}{|c|c|c|c|c|}
\hline & PHASE 0 INCEPTION & \[
\begin{gathered}
\text { PHASE } 1 \\
\text { PROCESS } \\
\text { DEVELOPMENT/ } \\
\text { PRODUCT PLANNING }
\end{gathered}
\] & PHASE 2 PRODUCT DEVELOPMENT & PHASE 3 PRODUCT FINALIZATION, QUALIFICATION, \& RTP \\
\hline OBJECTIVES & - Evaluate Product Opportunity \& Fit & - Plan Development Program & - Execute Development Program & \begin{tabular}{l}
- Qualify \& Evaluate Product \\
- Ship to Customers
\end{tabular} \\
\hline \begin{tabular}{l}
RESOURCE ESTIMATES: \\
- NUMBER OF PEOPLE \\
- \% OF DEVEL. COST \\
- ORGANIZATION
\end{tabular} & \[
\begin{gathered}
2-6 \\
2 \%-5 \% \\
\text { Strategic Mkting + as needed }
\end{gathered}
\] & \[
\begin{gathered}
4-8 \\
5 \%-20 \% \\
\text { Core Team } \\
\hline
\end{gathered}
\] & \begin{tabular}{l}
\[
\begin{gathered}
4-15 \\
40 \%-70 \%
\end{gathered}
\] \\
Core Team \& Support Team
\end{tabular} & \[
\begin{gathered}
4-8 \\
10 \%-20 \% \\
\text { Core Team \& Support Team } \\
\hline
\end{gathered}
\] \\
\hline DELIVERABLES AND ACCOMPLISHMENTS & Product Proposal Spreadsheet & \begin{tabular}{l}
Product Development \\
Objectives and Methodology \\
Plan, including: \\
Functional Specification Preliminary Process Data New Package Evaluation
\end{tabular} & \begin{tabular}{l}
Working Samples \\
Detailed Designs
\end{tabular} & \begin{tabular}{l}
Qualified Product \\
Production Capability
\end{tabular} \\
\hline REVIEW POINTS & Inception Phase 0 Review & Phase 1 Review & Detailed Technical Reviews Phase 2 Review & Detailed Technical Reviews Phase 3 Review \\
\hline APPROVAL RATE EXPECTED & 40\% - 70\% & 70\% - 90\% & >95\% & >95\% \\
\hline \begin{tabular}{l}
CYCLE TIME (ROUGH EST.): \\
- SIMPLE PRODUCT \\
. COMPLEX
\end{tabular} & \begin{tabular}{l}
2.4 Weeks \\
8-12 Weeks
\end{tabular} & \begin{tabular}{l}
4-6 Weeks \\
12-52 Weeks
\end{tabular} & \begin{tabular}{l}
3-6 Months \\
7-12 Months
\end{tabular} & \begin{tabular}{l}
1-3 Months \\
3-4 Months
\end{tabular} \\
\hline
\end{tabular}

\section*{EXHIBIT 3}

PACE, Mini-PACE, AND ACTION PLAN BASED PROJECTS
\begin{tabular}{|c|c|c|c|}
\hline \multirow[t]{3}{*}{} & ALL PROJECTS & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} \\
\hline &  & & \\
\hline & PHASE 0 REVIEW BY THE PAC, STANDARDIZED PRODUCT PROPOSAL SPREADSHEETS (2) & PHASE 0 REVIEW BY THE PAC (5) & ION PLAN/SCHEDULE, INESS JUSTIFICATION, RCE REQUIREMENTS, SIGN ROM MANAGER OF EACH FROM WHICH SUPPORT IS REQUIRED (7) \\
\hline UPON APPROVAL: &  &  &  \\
\hline & \begin{tabular}{l}
PACE PROGRAM \\
(8)
\end{tabular} & MINI-PACE PROGRAM (9) & ACTION PLAN BASED PROGRAM (10) \\
\hline PROJECT LEADER & PROGRAM MANAGER & program LEADER & TEAM LEADER \\
\hline PHASE 1 REQUIREMENTS & PRODUCT DEVELOPMENT
OBECETIVES AND
METHODLOGY
(PHASE 1 DELIVERABLE) & SCHEDULE, SPEC AND TRACKING SHEET AT ABRIDGED PHASE 1 & ACTION \\
\hline TEAM REQUIREMENTS & FULL CORE TEAM & CORE TEAM & PROJECT TEAM \\
\hline PROGRESS REVIEWS & \(\underset{\text { PAC }}{\text { REVIEWS BY }}\) & PHASE 0, ABRIDGED PHASE 1 BY PAC, ALL COMMENSURATE REVIEWS BY FUNCTIONAL MANAGERS. RETURNS TO PAC IF TRACKING SHEET TOLERANCES ARE VIOLATED & FUNCTIONAL MANAGERS MONTHLY REPORTS \\
\hline SCHEDULING & TEMPLATE-BASED
SCHEDLE;
ACTUAL vs.
PLANNED REPORTING & TEMPLATE-BASED SCHEDULE; ACTUAL vs. PLANNED REPORTING & TEMPLATE-BASED
SCHEDLE;
ACTUAL vs.
PLANNED REPORTING \\
\hline
\end{tabular}

\section*{PACE PRIMER}

\section*{THE PRODUCT/PROJECT APPROVAL COMMITTEE (PAC)}

This group of senior associates assesses the merits of each program through the PACE process for its continued business viability and strategic fit. They will focus on the five major purposes of the phase review process:
1. The creation of a clear and consistent environment for making decisions
2. The empowerment of development teams to execute a project plan

\section*{THE DEVELOPMENT ORGANIZATION}

The primary outcome of a Phase 0 review is the appointment of a program manager/leader. The program manager/leader is chosen by the PAC and may be the sponsor or any other appropriate person within the organization. The PAC also allocates the necessary resources from required functional areas to create a "core team" and the support team necessary to complete the project. The lead customer may also be a participant on a development team as a member of the support team. See Exhibit 4.

The roles and responsibilities of the Product Approval Committee are to:
- Provide a clear and consistent process for making major decisions on new products and enhancements,
- Empower Core Teams to execute product development efforts,
- Link product development efforts with overall corporate strategy and communicate linkage to organization,
- Determine disposition of product development efforts at Phase Reviews,
- Communicate decisions within one work day of each Phase Review,
- Serve as the gate for all new product development efforts entering the product development pipeline,
- Make resource allocation decisions,
- Establish priorities among new product development efforts,
- Contribute to the continuous improvement of the Allegro PACE Process,
- Ensure that the organization adheres to the policies and procedures set forth by the Allegro PACE Process, and
- Support customer requirements.

The PAC is the senior group of managers who set and monitor the overall strategic direction of the company. The PAC members attend all Phase Reviews, and are responsible for ensuring that products allowed into the product development pipeline are consistent with the overall strategic direction of the company. In addition, the PAC must allocate the appropriate resources to each product development effort, and make changes to these resources as appropriate. The PAC also has the responsibility of providing advice, guidance, and support to the Core Teams when asked.

\section*{EXHIBIT 4 EXAMPLE OF A DEVELOPMENT TEAM}


\section*{PACE PRIMER}

All team members are equally responsible for assuring the success of the program. Their roles and responsibilities are as follows:

The responsibilities of the Program Manager or Program Leader are to:
- Act as product champion,
- Act as team leader, builder, and motivator,
- Be responsible for monitoring overall cost and schedule of the program,
- Be responsible for assuring that overall product quality and technical performance goals are achieved,
- Negotiate with functional management for initial resources on the Core Team and any necessary changes to the Core Team membership,
- Coordinate and authorize project activities and information,
- Provide status to all levels of management, the customer, Core Team, and Support Team on a regular basis,
- Review all deliverables,
- Chair the regularly scheduled Core Team meetings and ensures timely distribution of the meeting minutes,
- Coordinate scheduling of and preparation for Phase Reviews,
- Be responsible for encouraging information exchange within the Core Team,
- Be responsible for problem resolution within the Core Team,
- Be responsible for coordinating any scenario analyses required by the PAC,
- Maintain project history (Product Development Notebook), and
- Support customer requirements.

The role of the Program Manager/Leader is to lead, manage, and drive the entire development project. He or she is the leader of the Development Team, which is responsible for the overall success of the product development effort, and must do everything possible to ensure this success. In this leadership role, the Program Manager/ Leader must work with other members of the organization (including Core Team members) to ensure that appropriate resources are applied to the project in a timely fashion.

The responsibilities of the Core Team Members are to:
- Act as product champions,
- Work with Development Team members,
- Prepare and manage functional area schedule and contribute to overall schedule,
- Actively participate in Core Team meetings,
- Represent the Core Team to functional group,
- Work with other Core Team members to ensure that members' functional objectives are integrated into overall project design,
- Prepare and present appropriate sections of Phase Review presentations (this is done at the Program Manager/Leader's request),
- Report problem areas and potential schedule slips to the Core Team and/or Program Manager/Leader before they become critical,
- Ensure that all functional area rules and guidelines are adhered to (such as design rules, testing standards, customer commitment policies, etc.),
- Ensure overall product quality and performance,
- Support Program Manager/Leader in maintaining project history for Product Development Notebook,
- Support customer requirements, and
- Complete assigned tasks.

Core Team members are responsible for the inputs and activities required by the development effort. This includes communicating the progress and requirements of the project to their functional areas, as well as directly managing Development Team members from their area. Because each Core Team member is a member of the Development Team (see Exhibit 4), he/she is responsible for the success of the product development effort.

\section*{PACE PRIMER}

The responsibilities of the Support Team Members are to:
- Work with the Core Team members on requirements of the product development effort,
- Attend Core Team meetings at the request of the Core Team member from their functional area or from the Program Manager/Leader,
- Contribute to the overall flow of communication regarding the product development effort,
- Participate in Technical Reviews where appropriate,
- Assist Core Team representative in developing the program schedule,
- Understand the tasks and activities that need to be accomplished in the functional area,
- Support Core Team members in maintaining project history for Product Development Notebook,
- Support customer requirements, and
- Complete assigned tasks.

The Support Team members are not generally active participants in Core Team meetings, but attend these meetings on an invited basis only. Working through Core Team members, these individuals are responsible for the many day-to-day activities required for the successful execution of a product development effort.

\section*{THE PLANNING PROCESS}

A critical premise of PACE is an emphasis on the planning process during Phase 1. Dedicating time up front is essential to a program's success by assuring that all potential critical issues are considered and resolved and
that any areas of uncertainty are understood. It is expected that no detailed development work occurs during this phase. The planning phase is the preparation for Phase 2 development.

\section*{THE TECHNICAL REQUIREMENTS}

Phase 2, the product development or execution phase, contains a series of required technical reviews to assure clear understanding and consensus among all functional areas necessary to ensure success of the project. These
reviews are typically design, layout, process, and silicon oriented. The results of these reviews form part of the program's development history and are intended to move the program toward first-pass success.

\section*{THE DOCUMENTATION REQUIREMENTS}

Each program is fully documented by a project notebook containing the minutes of meetings, the schedule, the results of the technical reviews, and any other pertinent information and data.

Checklists are provided as part of the PACE methodology for each step in the product development process to ensure that each program follows a consistent set of guidelines. The deliverables outlined by these checklists must be completed before a program can continue.

\title{
RELIABILITY REPORT
}

\section*{RELIABILITY OF SERIES ULN2000A AND ULN2800A DARLINGTON DRIVERS}

This report summarizes accelerated-life tests that have been performed on Series ULN2000/2800A integrated circuits and provides information that can be used to calculate the failure rate at any junction operating temperature.

Product-reliability improvement is a continuous and evolving process. Ongoing life tests, environmental tests, and stress tests are performed to establish failure rates and monitor established process-control procedures. Failures are analyzed to determine design changes or process improvements that can be implemented to improve device reliability.

The reliability of integrated circuits can be measured by qualification tests, burn-in and accelerated-life tests:
1) Qualification testing is performed at an ambient temperature of \(+125^{\circ} \mathrm{C}\), reduced so as to limit junction temperature to \(+150^{\circ} \mathrm{C}\), for 1000 hours with an LTPD \(=5\) in accordance with MIL-STD883. This testing is normally conducted in response to a specific customer request or requirement. Qualification testing highlights design problems or gross processing problems, but does not provide sufficient data to generate accurate failure-rate data in a reasonable period of time.
2) Burn-in is intended to remove infant-mortality rejects and is conducted at \(+150^{\circ} \mathrm{C}\) for 96 hours or at \(+125^{\circ} \mathrm{C}\) for 168 hours. An analysis of test results from the burn-in program found that most failures are due to slight parametric shifts. Catastrophic failures, which would cause user-equipment failure, are typically less than 0.1\%.
3) Accelerated-life testing is performed at junction temperatures above \(+125^{\circ} \mathrm{C}\) and is used to generate failure-rate data.

\section*{ACCELERATED-LIFE TESTS}

Accelerated-life tests are performed on integrated circuits at junction temperatures of \(+150^{\circ} \mathrm{C}\) or \(+175^{\circ} \mathrm{C}\) at the recommended operating voltages. The internal power dissipation on some high-power circuits requires the ambient temperature to be lower than \(+150^{\circ} \mathrm{C}\) to keep the junction temperature between \(+150^{\circ} \mathrm{C}\) and \(+175^{\circ} \mathrm{C}\).

In these tests, failures are produced so that the statistical life distribution can be established. The distribution cannot be established without failures. High-temperature accelerated-life testing is necessary to accumulate data in reasonable time periods. It has been established that the failure mechanisms at all temperatures in these tests are identical. Temperatures above \(+175^{\circ} \mathrm{C}\) are not generally used for the following reasons:
a) Industry-standard molding compounds degrade and release contaminants (halides) at approximately \(+200^{\circ} \mathrm{C}\).
b) Life-test boards constructed with materials capable of withstanding exposure to temperatures greater than \(+175^{\circ} \mathrm{C}\) have been deemed to be cost prohibitive.
c) Increases in junction leakage currents may increase the power dissipation and device temperature to an indeterminate level.

Tables la and lb contain data produced by life tests that were conducted at \(+150^{\circ} \mathrm{C}\) and \(+175^{\circ} \mathrm{C}\). The data include the number of units in each sample, and the time periods during which failures occurred. The total time-on-test varies, with priority changes influencing allocation of oven and board space, as new products are introduced. The time intervals between test readings were chosen for ease of plotting on log-normal paper.

The acceleration factor calculated using the Arrhenius equation, and a 1 eV activation energy, is approximately 5 x for each \(25^{\circ} \mathrm{C}\) temperature rise in junction temperature and is multiplicative. \({ }^{1}\) This allows the data to be compared to qualification life-test data by equating 200 hours at \(+150^{\circ} \mathrm{C}\) to 1000 hours at \(+125^{\circ} \mathrm{C}\).

The data at the bottom of Table la and Ib were compiled by calculating the probability of success \(\left(P_{s}\right)\), the cumulative probability of success, the probability of failure \(\left(P_{f}\right)\) and the percentage of failed units in each time period.

\section*{CUMULATIVE PERCENT FAILURES}


FIGURE 1
Dwg. No. A-12,266

The cumulative percent of failures is plotted on log-normal plotting paper in Figure 1. This paper has a logarithmic time-scale axis and a probability-scale axis. A log-normal distribution plots as a straight line. A line of best fit is drawn through the plotted points and extended to determine the median life-time at the \(50 \%\) fail-point. The median life at a junction temperature of \(+150^{\circ} \mathrm{C}\) is, in this case, \(1.6 \times 10^{5}\) hours. \(\mathrm{At}+175^{\circ} \mathrm{C}\), the median lifetime is \(3.0 \times 10^{4}\) hours.

The log-normal distribution is commonly used because most semiconductor device data fit such a distribution. \({ }^{2}\) When the median life has been found at the elevated temperature, it can be converted to the lower temperature of the actual application. The Arrhenius equation, which relates the reaction rate to temperature, is used to make this conversion. \({ }^{1}\)

TABLE Ia
TEST RESULTS at \(\mathbf{T}_{\mathrm{j}}=\boldsymbol{+ 1 5 0}{ }^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{TEST} & \multirow[b]{3}{*}{QTY.} & \multicolumn{9}{|c|}{HOURS ON TEST} \\
\hline & & 90 & 150 & 300 & 600 & 1200 & 1800 & 2400 & 3000 & 5000 \\
\hline NUMBER & & \multicolumn{9}{|c|}{NUMBER OF FAILURES} \\
\hline 1 & 12 & 0 & 0 & 0 & 0 & 2 & 0 & - & - & - \\
\hline 2 & 22 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & - \\
\hline 3 & 22 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & - \\
\hline 4 & 22 & 0 & 0 & 2 & 0 & 0 & 3 & 0 & 0 & - \\
\hline 5 & 22 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & - \\
\hline 6 & 22 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & - \\
\hline 7 & 12 & 0 & 0 & 0 & 0 & 0 & 0 & - & - & - \\
\hline 8 & 12 & 0 & 0 & 0 & 0 & 0 & 0 & - & - & - \\
\hline 9 & 90 & 0 & 0 & 0 & 2 & 0 & 0 & - & - & - \\
\hline 10 & 12 & 0 & 0 & 0 & 0 & 0 & 0 & - & - & - \\
\hline 11 & 12 & 0 & 0 & 0 & 0 & 0 & 0 & - & - & - \\
\hline 12 & 12 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & - \\
\hline 13 & 12 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & - \\
\hline 14 & 35 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & - & - \\
\hline 15 & 12 & 0 & 0 & 0 & 1 & 1 & 0 & 0 & 0 & 0 \\
\hline 16 & 25 & 0 & 0 & 0 & 0 & 0 & - & - & - & - \\
\hline 17 & 25 & 0 & 0 & 0 & 0 & 0 & - & - & - & - \\
\hline TOTAL ON TEST & & 381 & 381 & 381 & 379 & 376 & 323 & 173 & 138 & 10 \\
\hline TOTAL FAILURES & & 0 & 0 & 2 & 3 & 3 & 4 & 1 & 0 & 0 \\
\hline TOTAL GOOD & & 381 & 381 & 379 & 376 & 373 & 319 & 172 & 138 & 10 \\
\hline \(\mathrm{P}_{\text {s }}\) & & 1.00 & 1.00 & 0.995 & 0.992 & 0.992 & 0.988 & 0.994 & 1.00 & 1.00 \\
\hline Cumulative \(\mathrm{P}_{\text {s }}\) & & 1.00 & 1.00 & 0.995 & 0.987 & 0.979 & 0.967 & 0.961 & 0.961 & 0.961 \\
\hline \(\mathrm{P}_{\mathrm{f}}=1-\mathrm{P}_{\mathrm{s}}\) & & 0 & 0 & 0.005 & 0.013 & 0.021 & 0.033 & 0.039 & 0.039 & 0.039 \\
\hline Cumulative \% Failures & & 0 & 0 & 0.5 & 1.3 & 2.1 & 3.3 & 3.9 & 3.9 & 3.9 \\
\hline
\end{tabular}

The Arrhenius equation is:
\[
V_{r}=V_{r}^{0} e^{-\epsilon k T}
\]
where \(\mathrm{V}_{\mathrm{I}}^{0}=\) a constant
\(\epsilon=\) activation energy
\(\mathrm{k}=\) Boltzmann's constant
\(\mathrm{T}=\) absolute temperature in degrees Kelvin.
An activation energy of 1.0 electron-volt was established by testing Series ULN2000A, Series UDN5710M, and Series UDN2980A devices at multiple temperatures. Failure analysis of devices rejected during that testing also supports this activation energy, as failures were mainly due to increased leakages, reduced beta, and surface inversion. \({ }^{3}\)

The median life-point is drawn on Arrhenius graph paper in Figure 2. The

Arrhenius plot gives a graphical solution, rather than a mathematical solution, to the problem of equivalent median lifetime at any junction temperature. A line is drawn through this point (or points when multiple temperatures are used) with a slope of \(\varepsilon=1.0 \mathrm{eV}\).

Although not as statistically accurate as the median lifetime, the \(5 \%\) fail-point can be read from Figure 1 and plotted parallel to the median-life line in Figure 2.

The median life at reduced junction temperatures can now be determined using Figure 2. It must be emphasized that this is junction temperature and not ambient temperature. The temperature rise at the junction due to internal power dissipation must be taken into account using the formula:
\[
T_{J}=P_{D} R_{\text {eJA }}+T_{A} \text { or } T_{J}=P_{D} R_{\text {eCC }}+T_{C}
\]

The median lifetime, or \(50 \%\) fail-point, as graphically determined in Figure 2, is approximately 100 years at \(+125^{\circ} \mathrm{C}\) or 1,000 years at \(+100^{\circ} \mathrm{C}\) junction temperature.

The approximate failure rate (FR) may be determined from FR \(=1 /\) Median Life, where Median Life is taken from Figure 2 at the

\title{
TABLE Ib \\ TEST RESULTS at \(\mathrm{T}_{\mathrm{J}}=+\mathbf{1 7 5}^{\circ} \mathrm{C}\)
}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{TEST} & \multirow[b]{3}{*}{QTY.} & \multicolumn{9}{|c|}{HOURS ON TEST} \\
\hline & & 90 & 150 & 300 & 600 & 1200 & 1800 & 2400 & 3000 & 5000 \\
\hline NUMBER & & \multicolumn{9}{|c|}{NUMBER OF FAILURES} \\
\hline 1 & 25 & 0 & 0 & 0 & 7 & - & - & - & - & - \\
\hline 2 & 25 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & - & - \\
\hline 3 & 25 & 0 & 0 & 1 & 2 & 1 & 0 & 0 & - & - \\
\hline 4 & 24 & 0 & 1 & 0 & 1 & 0 & 0 & 0 & 0 & - \\
\hline 5 & 19 & 0 & 0 & 0 & 0 & 0 & 2 & - & - & - \\
\hline 6 & 19 & 0 & 0 & 0 & 0 & 0 & 0 & - & - & - \\
\hline 7 & 12 & 0 & 0 & 2 & 3 & 0 & - & - & - & - \\
\hline 8 & 12 & 0 & 0 & 0 & 0 & 0 & - & - & - & - \\
\hline 9 & 12 & 0 & 0 & 0 & 0 & 0 & 0 & - & - & - \\
\hline 10 & 18 & 0 & 0 & 0 & 0 & 0 & - & - & - & - \\
\hline 11 & 12 & 0 & 0 & 0 & 0 & 0 & 2 & 0 & 0 & 2 \\
\hline 12 & 12 & 0 & 0 & 0 & 0 & 0 & 0 & - & - & - \\
\hline 13 & 12 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & - & - \\
\hline 14 & 18 & 0 & 0 & 1 & 2 & 0 & 7 & - & - & - \\
\hline 15 & 12 & 1 & 0 & 0 & 0 & 0 & 0 & - & - & - \\
\hline 16 & 12 & 0 & 0 & 0 & 0 & 0 & - & - & - & - \\
\hline 17 & 24 & 0 & 0 & 0 & 0 & 0 & 0 & - & - & - \\
\hline 18 & 12 & 0 & 1 & 0 & 1 & 0 & 0 & 0 & 0 & - \\
\hline 19 & 24 & 0 & 0 & 0 & 0 & 0 & - & - & - & - \\
\hline TOTAL ON TEST & & 329 & 327 & 325 & 321 & 287 & 213 & 99 & 42 & 10 \\
\hline TOTAL FAILURES & & 2 & 2 & 4 & 16 & 3 & 9 & 0 & 0 & 2 \\
\hline TOTAL GOOD & & 327 & 325 & 321 & 305 & 284 & 204 & 99 & 42 & 8 \\
\hline \(\mathrm{P}_{\text {s }}\) & & 0.994 & 0.994 & 0.988 & 0.950 & 0.990 & 0.958 & 1.00 & 1.00 & 0.800 \\
\hline Cumulative \(\mathrm{P}_{\text {s }}\) & & 0.994 & 0.988 & 0.976 & 0.927 & 0.917 & 0.879 & 0.879 & 0.879 & 0.703 \\
\hline \(\mathrm{P}_{\mathrm{f}}=1-\mathrm{P}_{\mathrm{s}}\) & & 0.006 & 0.012 & 0.024 & 0.073 & 0.083 & 0.121 & 0.121 & 0.121 & 0.300 \\
\hline Cumulative \% Failures & & 0.6 & 1.2 & 2.4 & 7.3 & 8.3 & 12.1 & 12.1 & 12. & 30.0 \\
\hline
\end{tabular}
intersection of the junction-temperature line and median-life line. The actual instantaneous failure rate can be calculated using a Goldwaite plot. \({ }^{4}\) However, this approximation is very close. At \(+100^{\circ} \mathrm{C}\) the failure rate would be:
\[
\begin{aligned}
\mathrm{FR} & =1 /\left(8.8 \times 10^{6} \text { hours }\right) \\
& =0.011 \% / 1000 \text { hours }=110 \mathrm{FIT}
\end{aligned}
\]
where FIT = failures per \(10^{9}\) unit-hours
Other failure-rate values have been calculated and appear in Table II.

\section*{CONCLUSION}

The relationship between temperature and failure rate is well documented and is an
important factor in all designs. Load currents, duty cycle, and ambient temperature must be considered by the design engineer to establish a junction-temperature limit that provides a failure rate within design objectives.

Figure 2 shows that a design with a continuous operating junction temperature of \(+100^{\circ} \mathrm{C}\) (internal power dissipation plus external ambient temperature) would reach the \(5 \%\) failure point in 10 years. Lowering the junction temperature to \(+70^{\circ} \mathrm{C}\) increases the time to the \(5 \%\) failure point to 300 years.

A complete sequence of environmental tests, including temperature cycle, pressure cooker, and biased humidity tests, are continuously monitored to ensure that assembly and package technology remain within established units.

The environmental tests and accelerated-life tests establish a base line for comparisons of new processes and materials.

\section*{REFERENCES}
1) Manchester, K. E., and Bird, D. W., "Thermal Resistance: A Reliability Consideration," IEEE Transactions, Vol. CHMT-3, No. 4, 1980, pp. 580-587.
2) Peck, D. S., and Trapp, O. D., Accelerated Testing Handbook, Technology Associates, 1978, pp. 2-1 through 2-6.
3) ibid., p. 6-7.
4) Goldwaite, L. R., "Failure Rate Study for the Log-Normal Lifetime Model," Proceedings of the 7th Symposium on Reliability and Quality Control, 1961, pp. 208-213.

MEDIAN LIFE


FIGURE 2

TABLE II
SERIES ULN2000/2800A FAILURE RATE
\begin{tabular}{|lccc|}
\hline \begin{tabular}{l}
\(\mathbf{T}_{J}\) \\
\(\left({ }^{\circ} \mathbf{C}\right)\)
\end{tabular} & \begin{tabular}{c} 
Median Life \\
\(\mathbf{( h )}\)
\end{tabular} & \begin{tabular}{c} 
Failure Rate \\
\((\% / 1000 ~ h)\)
\end{tabular} & \begin{tabular}{c} 
Failures In Time \\
\(\left(\right.\) No. \(/ 10^{9}\) unit-hours \()\)
\end{tabular} \\
\hline 125 & \(1.0 \times 10^{6}\) & 0.10 & 1000 \\
100 & \(8.8 \times 10^{6}\) & 0.011 & 110 \\
75 & \(1.0 \times 10^{8}\) & 0.0010 & 10 \\
50 & \(8.8 \times 10^{8}\) & 0.00011 & 1.1 \\
\hline
\end{tabular}

\title{
RELIABILITY REPORT
}

\section*{RELIABILITY OF SERIES UCN5800A BiMOS DRIVERS}

This report summarizes accelerated-life tests that have been performed on Series UCN5800A BiMOS integrated circuits and provides information that can be used to calculate the failure rate at any junction operating temperature.

Product-reliability improvement is a continuous and evolving process. Ongoing life tests, environmental tests, and stress tests are performed to establish failure rates and monitor established processcontrol procedures. Failures are analyzed to determine design changes or process improvements that can be implemented to improve device reliability.

The reliability of integrated circuits can be measured by qualification tests, burn-in and accelerated-life tests:
1) Qualification testing is performed at an ambient temperature of \(+125^{\circ} \mathrm{C}\), reduced so as to limit junction temperature to \(+150^{\circ} \mathrm{C}\), for 1000 hours with an LTPD \(=5\) in accordance with MIL-STD883. This testing is normally conducted in response to a specific customer request or requirement. Qualification testing highlights design problems or gross processing problems, but does not provide sufficient data to generate accurate failure-rate data in a reasonable period of time.
2) Burn-in is intended to remove infant-mortality rejects and is conducted at \(+150^{\circ} \mathrm{C}\) for 96 hours or at \(+125^{\circ} \mathrm{C}\) for 168 hours. An analysis of test results from the burn-in program found that most failures are due to slight parametric shifts. Catastrophic failures, which would cause user-equipment failure, are typically less than \(0.1 \%\).
3) Accelerated-life testing is performed at junction temperatures above \(+125^{\circ} \mathrm{C}\) and is used to generate failure-rate data.

\section*{ACCELERATED-LIFE TESTS}

Accelerated-life tests are performed on integrated circuits at junction temperatures of \(+150^{\circ} \mathrm{C}\) or \(+175^{\circ} \mathrm{C}\) at the recommended operating voltages. The internal power dissipation on some high-power circuits requires the ambient temperature to be lower than \(+150^{\circ} \mathrm{C}\) to keep the junction temperature between \(+150^{\circ} \mathrm{C}\) and \(+175^{\circ} \mathrm{C}\).

In these tests, failures are produced so that the statistical life distribution can be established. The distribution cannot be established without failures. High-temperature accelerated-life testing is necessary to accumulate data in reasonable time periods. It has been established that the failure mechanisms at all temperatures in these tests are identical. Temperatures above \(+175^{\circ} \mathrm{C}\) are not generally used for the following reasons:
a) Industry-standard molding compounds degrade and release contaminants (halides) at approximately \(+200^{\circ} \mathrm{C}\) ).
b) Life-test boards constructed with materials capable of withstanding exposure to temperatures greater than \(+175^{\circ} \mathrm{C}\) have been deemed to be cost prohibitive.
c) Increases in junction leakage currents may increase the power dissipation and device temperature to an indeterminate level.

Table I contains data produced by life tests that were conducted at \(+150^{\circ} \mathrm{C}\). The data includes the number of units in each sample, and the time periods during which failures occurred. The total time-on-test varies, with priority changes influencing allocation of oven and board space, as new products are introduced. The time intervals between test readings were chosen for ease of plotting on log-normal paper.

The acceleration factor calculated using the Arrhenius equation, and a 1 eV activation energy, is approximately \(5 \times\) for each \(25^{\circ} \mathrm{C}\) temperature rise in junction temperature and is multiplicative. \({ }^{1}\) This allows the data to be compared to qualification life-test data by equating 200 hours at \(+150^{\circ} \mathrm{C}\) to 1000 hours at \(+125^{\circ} \mathrm{C}\).

The data at the bottom of Table I are compiled by calculating the probability of success \(\left(P_{s}\right)\), the cumulative probability of success, the probability of failure \(\left(P_{f}\right)\) and the percentage of failed units in each time period.

CUMULATIVE PERPCENTT FAILURPES


Dwg. GP-029
FIGURE 1
The cumulative percent of failures is plotted on log-normal plotting paper in Figure 1. This paper has a logarithmic time-scale axis and a probability-scale axis. A log-normal distribution plots as a straight line. A line of best fit is drawn through the plotted points and extended to determine the median life-time at the \(50 \%\) fail-point. The median life at a junction temperature of \(+150^{\circ} \mathrm{C}\) is, in this case, 682,000 hours.

The log-normal distribution is commonly used because most semiconductor device data fit such a distribution. \({ }^{2}\) When the median life has been found at the elevated temperature, it can be converted to the lower temperature of the actual application. The Arrhenius equation, which relates the reaction rate to temperature, is used to make this conversion. \({ }^{1}\)

TEST RESULTS at \(\mathbf{T}_{\mathbf{J}}=+150^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{12}{|c|}{HOURS ON TEST} \\
\hline TEST & & 48 & 150 & 300 & 600 & 1000 & 1200 & 1800 & 2400 & 3000 & 4000 \\
\hline NUMBER & QTY. & \multicolumn{10}{|c|}{NUMBER OF FAILURES} \\
\hline 1 & 40 & 0 & 0 & 0 & 0 & 0 & 0 & - & - & - & - \\
\hline 2 & 224 & 0 & 2 & 0 & 2 & 0 & 2 & 0 & 0 & - & - \\
\hline 3 & 95 & 0 & 0 & 0 & - & - & - & - & - & - & - \\
\hline 4 & 99 & 0 & 0 & 0 & 1 & 1 & 0 & 3 & - & - & - \\
\hline 5 & 700 & - & 3 & - & - & 5 & - & - & - & - & - \\
\hline 6 & 50 & 0 & 1 & 0 & 0 & 0 & 3 & 0 & - & - & - \\
\hline 7 & 50 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & - & - \\
\hline 8 & 50 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & - \\
\hline 9 & 40 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & - & - & - \\
\hline 10 & 240 & 0 & 0 & 0 & - & - & - & - & - & - & - \\
\hline 11 & 1000 & - & 3 & - & - & 1 & - & - & - & - & - \\
\hline 12 & 27 & 0 & 0 & 0 & 0 & 0 & 0 & - & - & - & - \\
\hline 13 & 27 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & - \\
\hline 14 & 42 & 0 & 0 & 0 & 0 & 0 & 0 & - & - & - & - \\
\hline 15 & 30 & 0 & 0 & 0 & - & - & - & - & - & - & - \\
\hline 16 & 100 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & - \\
\hline 17 & 980 & - & 1 & - & - & 0 & - & - & - & & - \\
\hline 18 & 100 & - & 0 & 0 & 0 & - & 0 & 1 & 0 & 1 & - \\
\hline 19 & 77 & 0 & 0 & 2 & 2 & - & - & - & - & - & - \\
\hline 20 & 120 & 0 & 0 & 0 & 1 & 0 & 0 & 1 & - & - & - \\
\hline 21 & 68 & 0 & 2 & 0 & 0 & 0 & 1 & 0 & 0 & - & - \\
\hline 22 & 32 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & - \\
\hline 23 & 400 & - & 0 & - & - & 0 & - & - & - & - & - \\
\hline 24 & 100 & - & 0 & - & - & - & - & - & - & - & - \\
\hline 25 & 190 & - & 0 & - & - & 1 & - & - & - & - & - \\
\hline 26 & 55 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & - & - \\
\hline 27 & 30 & 0 & 0 & 0 & 0 & 0 & 2 & 0 & 1 & 0 & - \\
\hline 28 & 50 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & - & - & - \\
\hline 29 & 100 & 0 & 0 & 0 & 0 & 0 & - & - & - & - & - \\
\hline 30 & 25 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & - & - \\
\hline 31 & 36 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & - & - & - \\
\hline 32 & 34 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & - & - \\
\hline 33 & 100 & - & 3 & 3 & 0 & - & 0 & 0 & - & - & - \\
\hline 34 & 20 & 0 & 0 & 0 & - & - & - & - & - & - & - \\
\hline 35 & 18 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & - & - & - \\
\hline 36 & 18 & 0 & 0 & 0 & 0 & 0 & 0 & - & - & - & - \\
\hline 37 & 36 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & - \\
\hline 38 & 48 & 0 & 1 & 0 & 1 & 0 & 0 & - & - & - & - \\
\hline
\end{tabular}

Continued next page...

TEST RESULTS at \(\mathbf{T}_{J}=+150^{\circ} \mathrm{C}\) continued
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{12}{|c|}{HOURS ON TEST} \\
\hline TEST & & 48 & 150 & 300 & 600 & 1000 & 1200 & 1800 & 2400 & 3000 & 4000 \\
\hline NUMBER & QTY. & & & & MBER & FAILUR & & & & & \\
\hline 39 & 48 & 0 & 0 & 0 & 0 & 0 & 0 & - & - & - & - \\
\hline 40 & 48 & 0 & 0 & 0 & 0 & 0 & 7 & - & - & - & - \\
\hline 41 & 45 & 0 & 0 & 0 & 0 & - & - & - & - & - & - \\
\hline 42 & 100 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 \\
\hline 43 & 100 & 0 & 0 & 0 & 0 & - & - & - & - & - & - \\
\hline 44 & 50 & 0 & 0 & 0 & 0 & 0 & 0 & - & - & - & - \\
\hline 45 & 580 & 1 & 4 & 0 & - & - & - & - & - & - & - \\
\hline 46 & 90 & 0 & 1 & 0 & 0 & 0 & 0 & - & - & - & - \\
\hline 47 & 37 & 0 & 0 & 0 & 0 & 0 & 0 & - & - & - & - \\
\hline 48 & 26 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & - \\
\hline 49 & 25 & 0 & 1 & - & - & - & - & - & - & - & - \\
\hline \multicolumn{2}{|l|}{TOTAL ON TEST} & 3030 & 6629 & 3189 & 2222 & 5065 & 1895 & 1442 & 943 & 493 & 99 \\
\hline \multicolumn{2}{|l|}{TOTAL FAILURES} & 1 & 23 & 7 & 8 & 8 & 15 & 7 & 2 & 1 & 0 \\
\hline \multicolumn{2}{|l|}{TOTAL GOOD} & 3029 & 6606 & 3182 & 2214 & 5057 & 1880 & 1435 & 941 & 492 & 99 \\
\hline \multicolumn{2}{|l|}{\(\mathrm{P}_{\text {s }}\)} & 1.00 & . 997 & . 998 & . 996 & . 998 & . 992 & . 995 & . 998 & . 998 & 1.00 \\
\hline \multicolumn{2}{|l|}{Cumulative \(\mathrm{P}_{\mathrm{s}}\)} & 1.00 & . 996 & . 994 & . 990 & . 989 & . 981 & . 976 & . 974 & . 972 & . 972 \\
\hline \multicolumn{2}{|l|}{\(\mathrm{P}_{\mathrm{f}}=1-\mathrm{P}_{\text {s }}\)} & . 000 & . 004 & . 006 & . 010 & . 011 & . 019 & . 024 & . 026 & . 028 & . 028 \\
\hline \multicolumn{2}{|l|}{Failures} & 0.03 & 0.38 & 0.60 & 0.96 & 1.11 & 1.90 & 2.37 & 2.58 & 2.78 & 2.78 \\
\hline
\end{tabular}

The Arrhenius equation is:
\[
\begin{aligned}
V_{\mathrm{I}} & =\mathrm{V}_{\mathrm{r}}^{\circ} \mathrm{e}^{-\epsilon / \mathrm{kT}} \\
\text { where } \mathrm{V}_{\mathrm{I}} & =\text { a constant } \\
\epsilon & =\text { activation energy } \\
\mathrm{k} & =\text { Boltzmann's constant } \\
\mathrm{T} & =\text { absolute temperature in degrees Kelvin. }
\end{aligned}
\]

An activation energy of 1.0 electron-volt was established by testing Series ULN2000A, Series UDN5710M, and Series UDN2980A devices at multiple temperatures. Failure analysis of devices rejected during that test-ing also supports this activation energy, as failures were mainly due to increased leakages, reduced beta, and surface inversion. \({ }^{3}\)

The median life-point is drawn on Arrhenius graph paper in Figure 2. The Arrhenius plot gives a graphical solution, rather than a mathematical solution, to the problem of equi-valent median lifetime at any junction tempe-rature. A line is drawn through this point (or points when multiple temperatures are used) with a slope of \(e=1.0 \mathrm{eV}\).

Although not as statistically accurate as the median lifetime, the \(5 \%\) fail-point can be read from Figure 1 and plotted parallel to the median-life line in Figure 2.
```

SERIES 5800
RELIABILITY REPORT

```

The median life at reduced junction temperatures can now be determined using Figure 2. It must be emphasized that this is junction temperature and not ambient temperature. The temperature rise at the junction due to internal power dissipation must be taken into account using the formula:
\[
T_{J}=P_{D} R_{\theta J A}+T_{A} \text { or } T_{J}=P_{D} R_{\theta J C}+T_{C}
\]

The median lifetime, or \(50 \%\) fail-point, as graphically determined in Figure 2, is approximately 22 years at \(+125^{\circ} \mathrm{C}\) or 190 years at \(+100^{\circ} \mathrm{C}\) junction temperature.

The approximate failure rate (FR) may be determined from FR = 1/Median Life, where Median Life is taken from Figure 2 at the intersection of the junction-temperature line and median-life line. The actual instantaneous failure rate can be calculated using a Goldwaite plot. \({ }^{4}\) However, this approximation is very close. At \(+100^{\circ} \mathrm{C}\) the failure rate would be:
\[
\begin{aligned}
\mathrm{FR} & =1 /\left(2.7 \times 10^{7} \text { hours }\right) \\
& =0.0037 \% / 1000 \text { hours }=37 \mathrm{FIT}
\end{aligned}
\]
where FIT = failures per \(10^{9}\) unit-hours
Other failure-rate values have been calculated and appear in Table II.

\section*{CONCLUSION}

The relationship between temperature and failure rate is well documented and is an important factor in all designs. Load currents, duty cycle, and ambient temperature must be considered by the design engineer to establish a junction-temperature limit that provides a failure rate within design objectives.

Figure 2 shows that a design with a continuous operating junction temperature of \(+125^{\circ} \mathrm{C}\) (internal power dissipation plus external ambient temperature) would reach the \(5 \%\) failure point in 4.5 years. Lowering the junction temperature to \(+100^{\circ} \mathrm{C}\) increases the time to the 5\% failure point to 38 years.

A complete sequence of environmental tests, including temperature cycle, pressure cooker, and biased humidity tests, are continuously monitored to ensure that assembly and package technology remain within established units.

The environmental tests and acceleratedlife tests establish a base line for comparisons of new processes and materials.

\section*{MEDIAN LIFE}


FIGURE 2

TABLE II
SERIES UCN5800A FAILURE RATE
\begin{tabular}{|lccc|}
\hline \begin{tabular}{l}
\(\mathbf{T}_{J}\) \\
\(\left({ }^{\circ} \mathbf{C}\right)\)
\end{tabular} & \begin{tabular}{c} 
Median Life \\
\(\mathbf{( h )}\)
\end{tabular} & \begin{tabular}{c} 
Failure Rate \\
\((\% / 1000\) \\
h)
\end{tabular} & \begin{tabular}{c} 
Failures In Time \\
(No./10 \({ }^{9}\) unit-hours)
\end{tabular} \\
\hline 150 & \(6.8 \times 10^{5}\) & 0.15 & 1466 \\
125 & \(3.8 \times 10^{6}\) & 0.026 & 263 \\
100 & \(2.7 \times 10^{7}\) & 0.0037 & 37 \\
75 & \(2.5 \times 10^{8}\) & 0.0004 & 4.0 \\
50 & \(3.3 \times 10^{9}\) & 0.000033 & 0.33 \\
\hline
\end{tabular}

\section*{REFERENCES}
1) Manchester, K. E., and Bird, D. W., "Thermal Resistance: A Reliability Consideration," IEEE Transactions, Vol. CHMT-3, No. 4, 1980, pp. 580-587.
2) Peck, D. S., and Trapp, O. D., Accelerated Testing Handbook, Technology Associates, 1978, pp. 2-1 through 2-6.
3) ibid., p. 6-7.
4) Goldwaite, L. R., "Failure Rate Study for the Log-Normal Lifetime Model," Proceedings of the 7th Symposium on Reliability and Quality Control, 1961, pp. 208-213.

\section*{RELIABILITY} REPORT

\section*{RELIABILITY OF SERIES UDN6100A HIGH-VOLTAGE DISPLAY DRIVERS}

This report summarizes accelerated-life tests that have been performed on Series UDN6100A integrated circuits and provides information that can be used to calculate the failure rate at any junction operating temperature.

Product-reliability improvement is a continuous and evolving process. Ongoing life tests, environmental tests, and stress tests are performed to establish failure rates and monitor established processcontrol procedures. Failures are analyzed to determine design changes or process improvements that can be implemented to improve device reliability.

The reliability of integrated circuits can be measured by qualification tests, accelerated tests, and burn-in:
1) Qualification testing is performed at an ambient temperature of \(+125^{\circ} \mathrm{C}\) for 1000 hours with an LTPD \(=5\) in accordance with MIL-STD-883. This testing is normally conducted in response to a specific customer request or requirement. Qualification testing highlights design problems or gross processing problems, but does not provide sufficient data to generate accurate failure rates in a reasonable period of time.
2) Accelerated testing is performed at junction temperatures above \(+125^{\circ} \mathrm{C}\) and is used to generate failure-rate data.
3) Burn-in is intended to remove infant-mortality rejects and is conducted at \(+150^{\circ} \mathrm{C}\) for 96 hours or at \(+125^{\circ} \mathrm{C}\) for 168 hours. An analysis of test results from the burn-in program found 1.27\% failures in more than 325,000 pieces tested in a recent time period. Most failures were due to slight parametric shifts. Catastrophic failures, which would cause user-equipment failure, were less than \(0.1 \%\).

\section*{ACCELERRATED-LHFE TESTS}

Accelerated-life tests are performed on integrated circuits at junction temperatures of \(+150^{\circ} \mathrm{C}\) or \(+175^{\circ} \mathrm{C}\) at the recommended operating voltages. The internal power dissipation on some high-power circuits requires the ambient temperature to be lower than \(+150^{\circ} \mathrm{C}\) to keep the junction temperature between \(+150^{\circ} \mathrm{C}\) and \(+175^{\circ} \mathrm{C}\).

In these tests, failures are produced so that the statistical life distribution may be established. The distribution cannot be established without failures. High-temperature accelerated-life testing is necessary to accumulate data in reasonable time periods. It has been established that the failure mechanisms at all temperatures in these tests are identical. Temperatures above \(+175^{\circ} \mathrm{C}\) are not generally used for the following reasons:
a) Industry-standard molding compounds degrade and release contaminants (halides) at approximately \(+200^{\circ} \mathrm{C}\).

TABLE I
TEST RESULTS at \(\mathbf{T}_{\mathbf{J}}=+150^{\circ} \mathbf{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & & & & & & & RS ON & & & & \\
\hline TEST & BIAS & & 90 & 150 & 300 & 600 & 1200 & 1800 & 2000 & 5000 & 6000 \\
\hline NUMBER & VOLTS & QTY. & & & & NUM & ER OF & LURES & & & \\
\hline 1 & 80 & 24 & 0 & 0 & 2 & - & - & - & - & - & - \\
\hline 2 & 80 & 24 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & - \\
\hline 3 & 80 & 12 & 0 & 0 & 0 & 0 & 0 & - & - & - & - \\
\hline 4 & 80 & 12 & 0 & 0 & 0 & 0 & 2 & 1 & 1 & 0 & 0 \\
\hline 5 & 110 & 24 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & - & - \\
\hline 6 & 80 & 12 & 0 & 0 & 0 & - & - & - & - & - & - \\
\hline \multicolumn{2}{|l|}{TOTAL ON TEST} & & 108 & 108 & 108 & 72 & 72 & 58 & 57 & 31 & 8 \\
\hline \multicolumn{2}{|l|}{TOTAL FAILURES} & & 0 & 0 & 2 & 0 & 2 & 1 & 3 & 0 & 0 \\
\hline \multicolumn{2}{|l|}{TOTAL GOOD} & & 108 & 108 & 106 & 72 & 70 & 57 & 54 & 31 & 8 \\
\hline \multicolumn{2}{|l|}{\(\mathrm{P}_{\mathrm{s}}\)} & & 1.00 & 1.00 & 0.981 & 1.00 & 0.972 & 0.983 & 0.947 & 1.00 & 1.00 \\
\hline \multicolumn{2}{|l|}{Cumulative \(\mathrm{P}_{\mathrm{s}}\)} & & 1.00 & 1.00 & 0.981 & 0.981 & 0.954 & 0.938 & 0.888 & 0.888 & 0.888 \\
\hline \multicolumn{2}{|l|}{\(\mathrm{P}_{\mathrm{f}}=1-\mathrm{P}_{\mathrm{s}}\)} & & 0 & 0 & 0.019 & 0.019 & 0.046 & 0.062 & 0.112 & 0.112 & 0.112 \\
\hline \multicolumn{2}{|l|}{Cumulative \% Failures} & & 0 & 0 & 1.9 & 1.9 & 4.6 & 6.2 & 11.2 & 11.2 & 11.2 \\
\hline
\end{tabular}
b) Life-test boards constructed with materials capable of withstanding exposure to temperatures greater than \(+175^{\circ} \mathrm{C}\) have been deemed to be cost prohibitive.
c) Increases in junction leakage currents may increase the power dissipation and device temperature to an indeterminant level.

Table I contains Series UDN6100A data produced by life tests that were conducted at \(+150^{\circ} \mathrm{C}\). The data include the number of test samples, number of units in each sample, and the time periods during which failures occurred. The total time-on-test varies, with priority changes influencing allocation of oven and board space, as new products are introduced. The time intervals between test readings were chosen for ease of plotting on log-normal paper.

The acceleration factor calculated using the Arrhenius equation, and a 1 eV activation energy, is approximately 5 x for each \(25^{\circ} \mathrm{C}\) temperature rise in junction temperature and is multiplicative. \({ }^{1}\) This allows the data to be compared to qualification life-test data by equating 200 hours at \(+150^{\circ} \mathrm{C}\) to 1000 hours at \(+125^{\circ} \mathrm{C}\). If these tests had been qualification tests, they would have ended at 200 hours at \(+150^{\circ} \mathrm{C}\) or 40 hours at \(+175^{\circ} \mathrm{C}\).

The data at the bottom of Table l is compiled by calculating the probability of success ( \(P_{s}\) ), the cumulative probability of success, the probability of failure ( \(\mathrm{P}_{\mathrm{f}}\) ) and the percentage of failed units in each time period.

\section*{SERIES 6100 \\ RELIABILITY REPORT}

The cumulative percent of failures is plotted on log-normal plotting paper in Figure 1. This paper has a logarithmic time-scale axis and a probability-scale axis. A log-normal distribution plots a straight line. A line of best fit is drawn through the plotted points and extended to determine the median lifetime at the \(50 \%\) fail-point. The median life at a junction temperature of \(+150^{\circ} \mathrm{C}\) is 100,000 hours, in this case.

The log-normal distribution is commonly and widely used because most semiconductor device data fit such a distribution. \({ }^{2}\) When the median life has been found at the elevated temperature, it can be converted to the lower temperature of the actual application. The Arrhenius equation, which relates the reaction rate to temperature, is used to make this conversion. \({ }^{1}\) The Arrhenius equation is:
\[
\begin{aligned}
V_{r} & =V_{r}^{0} e^{-\epsilon / k T} \\
\text { where } V_{r} & =\text { a constant } \\
\epsilon & =\text { activation energy } \\
k & =\text { Boltzmann's constant } \\
T & =\text { absolute temperature in } \\
& \text { degrees Kelvin }
\end{aligned}
\]

An activation energy of 1.0 electron-volt was established by testing Series ULN2000A, Series UDN5710M, and Series UDN2980A devices at multiple temperatures. Failure analysis of devices rejected during this testing also supports this activation energy, as failures were mainly due to increased leakages, reduced beta, and surface inversion. \({ }^{3}\)

The median life-point is drawn on Arrhenius graph paper in Figure 2. Arrhenius plotting paper gives a graphical solution, rather than a mathematical solution, to the problem of equivalent median lifetime at any junction temperature. A line is drawn through this point (or points when multiple temperatures are used) with a slope of \(E=1.0 \mathrm{eV}\).

Although not as statistically accurate as the median lifetime, the \(5 \%\) fail-point can be read from Figure 1 and plotted parallel to the median-life line in Figure 2.

The median life with lower junction temperatures may now be determined by using Figure 2. It must be emphasized that this is junction temperature and not ambient temperature. The temperature rise at the junction due to internal power dissipation

\section*{CUMULATIVE PERCENT OF FAILURES}


Dwg. No. A-11,865
FIGURE 1

\section*{MEDIAN LLIFE}


FIGURE 2
must be taken into account using the formula:
\[
T_{J}=P_{D} R_{\text {өJA }}+T_{A} \text { or } T_{J}=P_{D} R_{\Theta J C}+T_{C}
\]

The median lifetime, or \(50 \%\) fail-point, as determined in Figure 2, is approximately 100 years at \(+125^{\circ} \mathrm{C}\) or 1,000 years at \(+90^{\circ} \mathrm{C}\) junction temperature.

The approximate failure rate (FR) can be determined from \(F R=1 /\) Median Life, where Median Life is taken from Figure 2 at the intersection of the junction-temperature line and median-life plot. The
actual instantaneous failure rate may be calculated using a Goldwaite plot. \({ }^{4}\) However, this approximation is very close. \(\mathrm{At}+100^{\circ} \mathrm{C}\) the failure rate would be:
\[
\begin{aligned}
\text { FR } & =1 /\left(4 \times 10^{6} \text { hours }\right) \\
& =0.025 \% / 1000 \text { hours }
\end{aligned}
\]

Other failure rate values have been calculated in Table II.

\section*{TABLE II \\ SERIES ULN6100A FAILURE RATES}
\begin{tabular}{|cccc|}
\hline \begin{tabular}{c}
\(\mathbf{T}_{\mathbf{J}}\) \\
\(\left({ }^{\circ} \mathbf{C}\right)\)
\end{tabular} & \begin{tabular}{c} 
Median Life \\
(h)
\end{tabular} & \begin{tabular}{c} 
Failure Rate \\
\((\% / 1000\) \\
h)
\end{tabular} & \begin{tabular}{c} 
Failures In Time \\
(No. \(/ 10^{9}\) unit-hours)
\end{tabular} \\
\hline 125 & \(6 \times 10^{5}\) & 0.167 & 1670 \\
100 & \(4 \times 10^{6}\) & 0.025 & 250 \\
75 & \(4 \times 10^{7}\) & 0.0025 & 25 \\
50 & \(5 \times 10^{8}\) & 0.0002 & 2 \\
\hline
\end{tabular}

\section*{CONCLUSION}

The relationship between temperature and failure rate is well documented and is an important factor in all designs. Load currents, duty cycle, and ambient temperature must be considered by the design engineer to establish a junction-temperature limit that provides failure rates within design objectives.

Figure 2 shows that a design with a junction temperature of \(+100^{\circ} \mathrm{C}\), calculated from internal power dissipation and external ambient temperature, would not reach the \(5 \%\) fail-point in 10 years. Lowering the junction temperature to \(+70^{\circ} \mathrm{C}\) increases the time to 100 years.

A complete sequence of environmental tests on Series UDN6100A, including temperature cycle, pressure cooker, and biased humidity tests are continuously monitored to ensure that assembly and package technology remain within established limits.

These environmental tests and accelerated-life tests establish a base line for comparisons of new processes and materials.

\section*{REFERENCES}
1) Manchester, K. E., and Bird, D. W., "Thermal Resistance: A Reliability Consideration," IEEE Transactions, Vol. CHMT-3, No. 4, 1980, pp. 580-587.
2) Peck, D. S., and Trapp, O. D., Accelerated Testing Handbook, Technology Associates, 1978, pp. 2-1 through 2-6.
3) ibid., p. 6-7.
4) Goldwaite, L. R., "Failure Rate Study for the Log-Normal Lifetime Model," Proceedings of the 7th Symposium on Reliability and Quality Control, 1961, pp. 208-213.

\section*{RELLABITMYY DATA}

\section*{SOT-23 TRANSISTORS}

All transistor and diode device types are constantly monitored through ongoing mechanical and moisture tests. The reliability chart below shows typical data from moisture tests (pressure cooker and humidity life tests) and mechanical tests, including those for intermittent operating life and thermal shock. Solderability testing is performed on a regular sample basis. Individual process data is available on request.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Test & \[
\begin{aligned}
& \text { MIL-S-750 } \\
& \text { Method }
\end{aligned}
\] & Test Conditions & Unit Hours & Number of Failures & Failure Rate in FITs \({ }^{1,2}\) & MTBF \(^{1,2}\) (hours) \\
\hline High-Temperature Storage & 1031.4 & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=+150^{\circ} \mathrm{C} \\
& 1000 \text { hours }
\end{aligned}
\] & \(4.42 \times 10^{6}\) & 4 & 1187 & \(8.42 \times 10^{5}\) \\
\hline Steady-State Operating Life & 1026.3 & \begin{tabular}{l}
\[
\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}
\] \\
1000 hours
\[
\begin{aligned}
& \mathrm{P}_{\mathrm{D}}=350 \mathrm{~mW} \\
& \mathrm{~V}_{\mathrm{CB}}=0.8 \mathrm{~V}_{(\mathrm{BR}) \mathrm{CEO}}
\end{aligned}
\]
\end{tabular} & \(5.23 \times 10^{6}\) & 5 & 1205 & \(8.30 \times 10^{5}\) \\
\hline High-Temperature Reverse Bias & & \[
\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}
\]
\[
1000 \text { hours }
\]
\[
V_{C B}=0.8 \mathrm{~V}_{(\mathrm{BR}) \mathrm{CEO}}
\] & \(8.10 \times 10^{6}\) & 12 & 1680 & \(5.95 \times 10^{5}\) \\
\hline Pressure Cooker & & \begin{tabular}{l}
15 psig
\[
\mathrm{T}_{\mathrm{A}}=+115^{\circ} \mathrm{C}
\] \\
96 hours
\end{tabular} & \(5.57 \times 10^{5}\) & 3 & 7511 & \(1.33 \times 10^{5}\) \\
\hline Humidity Life Test & & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C} \\
& \text { Rel. } \mathrm{Hmd} .=85 \%
\end{aligned}
\] & \(5.03 \times 10^{6}\) & 3 & 831 & \(1.20 \times 10^{6}\) \\
\hline Intermittent Operating Life & 1036 & \begin{tabular}{l}
\[
\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}
\] \\
1000 hours
\[
\begin{aligned}
& P_{D}=350 \mathrm{~mW} \\
& V_{C B}=0.8 \mathrm{~V}_{(\text {BR }) \text { CEO }} \\
& t_{\mathrm{on}}=120 \mathrm{~s} \\
& \mathrm{t}_{\text {off }}=120 \mathrm{~s}
\end{aligned}
\]
\end{tabular} & \(3.81 \times 10^{6}\) & 2 & 817 & \(1.22 \times 10^{6}\) \\
\hline
\end{tabular}

NOTES: 1 . For confidence level of \(60 \%\).
2. Cumulative rate (includes infant mortalities).



\section*{}

PACKAGE INFORMATION

\section*{SECTION 9. PACKAGE INFORMATION}
Package Thermal Characteristics ..... 9-1
Thermal Design for Plastic Integrated Circuits ..... 9-3
High-Performance Power Package for Power-Integrated Circuit Devices ..... 9-7
Applications Information:
Electrostatic Protection for Semiconductor Products ..... 9-19
Operating and Handling Practices for MOS Integrated Circuits ..... 9-21
Mounting Power Tab Devices ..... 9-21
Surface-Mount Integrated Circuits ..... 9-22
Computing IC Temperature Rise ..... 9-25
Thermal Resistance - A Reliability Consideration ..... 9-30
Package Outline Drawings ..... 9-39
A, B, \& M Plastic DIPs ..... 9-39
EA, EB, \& EP Square Plastic Leaded Chip Carriers ..... 9-45
EQ Rectangular Plastic Leaded Chip Carrier ..... 9-47
JT Thin Quad Flatpack ..... 9-49
\(K\) Plastic SIP ..... 9-51
KA Plastic SIP ..... 9-52
L Plastic SOICs ..... 9-53
LB \& LW Wide-Body Plastic SOICs ..... 9-55
LL Long-Leaded Plastic SOT ..... 9-57
LR Plastic Small-Outline Transistor ..... 9-68
LT Plastic SOT ..... 9-58
U Plastic SIP ..... 9-59
UA Plastic SIP ..... 9-60
W Plastic Power-Tab SIP ..... 9-61
WH Plastic Power-Tab SIP for Horizontal Mounting ..... 9-62
WV Plastic Power-Tab SIP for Vertical Mounting ..... 9-62
Z Plastic Power-Tab SIP ..... 9-66
Plastic Transistor ..... 9-67
Plastic Small-Outline Transistor ..... 9-68
Tape and Reel Information for Discrete Devices ..... 9-69
SALES OFFICES \& REPRESENTATIVES

\title{
PACKAGE INFORMATION
}

\section*{PACKAGE THERMAL CHARACTERISTICS}
\begin{tabular}{|c|c|c|c|c|}
\hline Allegro Package Code & Package Type (Common Package Designators) & Qty-Type of Terminals & \[
\begin{gathered}
\mathbf{R}_{\text {JJA }} \\
\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)
\end{gathered}
\] & \[
\begin{gathered}
R_{\text {}}^{\text {JIC }} \\
\left({ }^{\circ} \mathbf{C} / \mathrm{W}\right)
\end{gathered}
\] \\
\hline \multirow[t]{7}{*}{A} & \multirow[t]{7}{*}{Plastic Dual In-Line (DIP or PDIP)} & 14-Pin & 60 & 38 \\
\hline & & 16-Pin & 60 & 38 \\
\hline & & 18-Pin & 55 & 25 \\
\hline & & 20-Pin & 55 & 25 \\
\hline & & 22-Pin & 50 & 21 \\
\hline & & 28-Pin & 45 & 16 \\
\hline & & 40-Pin & 36 & - \\
\hline \multirow[t]{5}{*}{B} & \multirow[t]{5}{*}{Semi-Tab Plastic Dual In-Line (DIP or PDIP)} & 8-Pin & 60 & \(6.0 *\) \\
\hline & & 14-Pin & 45 & \(6.0 *\) \\
\hline & & 16-Pin & 43 & \(6.0^{*}\) \\
\hline & & 22-Pin & 40 & 6.0* \\
\hline & & 24-Pin & 40 & \(6.0^{*}\) \\
\hline \multirow[t]{2}{*}{EA} & \multirow[t]{2}{*}{Semi-Tab Plastic Leaded Chip Carrier (PLCC or PQCC)} & 28-J Lead & 50 & 6.0* \\
\hline & & 44-J Lead & - & 6.0* \\
\hline \multirow[t]{2}{*}{EB} & \multirow[t]{2}{*}{Semi-Tab Plastic Leaded Chip Carrier (PLCC or PQCC)} & 28-J Lead & 42 & \(6.0 *\) \\
\hline & & 44-J Lead & 30 & 6.0* \\
\hline \multirow[t]{3}{*}{EP} & \multirow[t]{3}{*}{Square Plastic Leaded Chip Carrier (PLCC or PQCC)} & 20-J Lead & 70 & 35 \\
\hline & & 28-J Lead & 55 & 30 \\
\hline & & 44-J Lead & 46 & 25 \\
\hline K & Plastic Single In-Line (SIP or PSIP) & 4-Lead & 177 & - \\
\hline KA & Plastic Single In-Line (SIP or PSIP) & 5-Lead & 164 & - \\
\hline \multirow[t]{4}{*}{L} & Plastic Small-Outline Transistor (SO or SOT) & 3-Gull Wing & 575 & - \\
\hline & \multirow[t]{3}{*}{Plastic Small-Outline IC (SO, SOIC, or SOL)} & 8-Gull Wing & 108 & 45 \\
\hline & & 14-Gull Wing & 95 & 33 \\
\hline & & 16-Gull Wing & 90 & 32 \\
\hline \multirow[t]{2}{*}{LB} & \multirow[t]{2}{*}{Semi-Tab Plastic Small-Outline IC (SO, SOIC, or SOL)} & 20-Gull Wing & 60 & 6.0 * \\
\hline & & 24-Gull Wing & 50 & \(6.0^{*}\) \\
\hline LL & Plastic Long-Leaded Small Outline Transistor (SO or SOT) & 3-Lead & 258 & - \\
\hline \multirow[t]{4}{*}{LW} & \multirow[t]{4}{*}{Wide-Body Plastic Small-Outline IC (SO, SOIC, or SOL)} & 16-Gull Wing & 80 & - \\
\hline & & 18-Gull Wing & 80 & - \\
\hline & & 20-Gull Wing & 70 & 17 \\
\hline & & 28-Gull Wing & 66 & - \\
\hline
\end{tabular}

\footnotetext{
The data given is intended as a general reference only and is based on certain simplifications such as constant chip size and standard bonding methods. Where differences exist, the detail specification takes precedence.
}
\({ }^{*} R_{\text {日JT }}\)
\begin{tabular}{|c|l|c|c|c|}
\hline \begin{tabular}{c} 
Allegro Package \\
Code
\end{tabular} & \begin{tabular}{l} 
Package Type \\
(Common Package Designators)
\end{tabular} & \begin{tabular}{c} 
Qty-Type of \\
Terminals
\end{tabular} & \begin{tabular}{c}
\(\mathbf{R}_{\text {өJA }}\) \\
\(\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right)\)
\end{tabular} & \begin{tabular}{c}
\(\mathbf{R}_{\text {өJc }}\) \\
\(\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right)\)
\end{tabular} \\
\hline M & Mini Plastic Dual In-Line (DIP or PDIP) & 8-Pin & 87 & 55 \\
\hline U & Plastic Mini Single In-Line (SIP) & 3-Lead & 196 & - \\
\hline UA & Plastic Ultra-Mini Single In-Line (SIP) & 3-Lead & 206 & - \\
\hline W & Power-Tab Plastic Single In-Line (SIP) & 12-Lead & 36 & \(2.0^{\star}\) \\
\hline Y & Plastic Transistor & 3-Lead & 200 & - \\
\hline Z & Power-Tab Plastic Single In-Line (SIP) & 3-Lead & 67 & \(3.0^{\star}\) \\
\hline & & 5-Lead & 65 & \(3.0^{\star}\) \\
\hline
\end{tabular}

The data given is intended as a general reference only and is based on certain simplifications such as constant chip size and standard bonding methods. Where differences exist, the detail specification takes precedence.
\({ }^{*} R_{\theta J T}\)

\title{
PACKAGE INFORMATION
}

\section*{THERMAL DESIGN FOR PLASTIC INTEGRATED CIRCUITS}

Proper thermal design is essential for reliable operation of many electronic circuits. Under severe thermal stress, leakage currents increase, materials decompose, and components drift in value or fail. Present-day linear integrated circuits are capable of delivering 5 to 10 watts of continuous power. Previously, such power levels came only with discrete metal can power transistors. It was relatively easy to determine the thermal resistance of these devices and attach a massive heat sink. However, in many markets, economic factors now dictate the use of molded dual in-line plastic packaged monolithic circuits. The guidelines to be discussed will provide the circuit design engineer with information on maintaining junction temperature below a safe limit under worst case conditions.

\section*{DESIGN CONSIDERATIONS}

Four factors must be considered before the required heat-sinking can be determined. These are:
1. Maximum ambient temperature
2. Maximum allowable chip temperature
3. Junction-to-ambient thermal resistance
4. Continuous chip power dissipation

Maximum ambient temperature for the integrated circuit is normally between \(+70^{\circ} \mathrm{C}\) and \(+85^{\circ} \mathrm{C}\) and is usually dependent on the case material. In most applications, however, the limiting factor is the associated discrete components and a limit of about \(+50^{\circ} \mathrm{C}\) is specified. The maximum allowable chip temperature is usually \(+150^{\circ} \mathrm{C}\) for silicon.

Thermal resistance is the all-important design factor. It is composed of several individual elements, some of which are determined by the integrated circuits manufacturer, and some by the user.

\section*{CHIP POWER DISSIPATION}

The chip power dissipation should be obtainable from the manufacturer's specifications. In most applications it is a variable and determined by the user when he specifies the circuit variables.

\section*{HEAT DISSIPATION}

In any circuit involving power, a major design objective is to reduce the temperature of the components in order to improve reliability, reduce cost, or improve operation. The logical place to start is with the heat-producing component itself. First, keep the amount of heat generated to a minimum. Second, get rid of the heat that must be generated.

Heat generation can be minimized through proper circuit design. Heat dissipation is a function of thermal resistance.

With the typical discrete component, heat dissipation can be accomplished by fastening it directly to the chassis. Dual in-line plastic packaged integrated circuits, however, are quite a bit different. Their shape is not conducive to fastening directly to the chassis, they are

\section*{THERMAL DESIGN FOR PLASTIC ICs}
normally installed in a plastic socket or on a printed wiring board, and the heat producing chip is not readily accessible.

Some users specify unusual packages so as to get the heat sink as close as possible to the chip and/or provide an attachment point for an external heat sink. A common factor in many of these special designs is that the lead frame is an integral part of the heat sink.

Since the plastic package may have a thermal resistance of between 50 and \(100^{\circ} \mathrm{C} / \mathrm{W}\) and the lead frame a thermal resistance of only 10 to \(20^{\circ} \mathrm{C} / \mathrm{W}\), this would seem like the best route to go.

\section*{STANDARD PACKAGES}

The most common lead frame material has been Kovar (an iron-nickel-cobalt alloy). Its coefficient of expansion is close to that of silicon thereby minimizing mechanical stresses. However, Kovar has a relatively high thermal resistance and consequently is not suitable for standard lead frames in high power dissipation circuits. For these applications, copper or copper-alloy lead frames should be used. Additionally, some type of added heat sinking may be necessary. Thus lead frame configurations are being altered from the standard 14-pin or 16-pin designs.

Rapidly becoming an industry standard is the "bat-wing" package. This package is the same size as a dual in-line package, but the center portion of the frame is left as tabs. These tabs can be soldered to a heat sink or inserted directly into a socket. The worst case thermal resistance of various lead frames ( \(R_{\text {өJc }}\) ) is given below.
\begin{tabular}{|cc|}
\hline Lead Frame & Thermal Resistance \\
\hline 14-pin Kovar & \(47^{\circ} \mathrm{C} / \mathrm{W}\) \\
14-pin copper & \(38^{\circ} \mathrm{C} / \mathrm{W}\) \\
"Bat-wing" & \(13^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline
\end{tabular}

\section*{WHICH HEAT SINK?}

If the integrated circuit manufacturer has done his job well, the chip-to-ambient thermal resistance wil be minimized for maximum chip power dissipation. It would appear that even the Kovar lead frame would be adequate for most applications. However, the total thermal resistance \(\left(R_{\theta(A)}\right)\) is also dependent on a stagnant layer of air at the lead frame-ambient interface which will suport a temperature
gradient. The total thermal resistance of a non-heat sinked dual in-line plastic package is therefore much higher. Since air is a natural thermal insulator, maximum heat transfer is through convection and the total thermal resistance will decrease some at high power levels.
\begin{tabular}{|ccc|}
\hline & \begin{tabular}{c} 
Total \\
Thermal \\
Resistance
\end{tabular} & \begin{tabular}{c} 
Max. Power Diss. (W) \\
at \(5 \mathbf{0}^{\circ} \mathbf{C ~ T}_{\mathbf{A}}, \mathbf{1 5 0}^{\circ} \mathbf{C ~ T}_{\mathrm{J}}\)
\end{tabular} \\
\hline Lead Frame & 14-Pin Kovar & \(120^{\circ} \mathrm{C} / \mathrm{W}\) \\
14-Pin Copper & \(60^{\circ} \mathrm{C} / \mathrm{W}\) & 0.83 \\
"Bat-Wing" & \(45^{\circ} \mathrm{C} / \mathrm{W}\) & 1.67 \\
\hline
\end{tabular}

Ignoring any safety margin and device performance, even the "bat-wing" is now only barely adequate for many power driver applications. The obvious solution is the use of an external heat sink.

Actual performance in a specific situation depends on factors such as the proximity of objects interfering with air flow, heat radiated or convected from other components, atmospheric pressure, and humidity. A good safety factor is therefore in order.

Heat sinks for plastic dual in-line packages can be of almost unlimited variety in design, material, and finish. Economics will normally play a very important role in the selection of any heat sink.

The least expensive and easiest to fabricate heat sink is the plain copper sheet. It is also very effective in reducing the total thermal resistance. The necessary dimensions can be obtained from Figure 1. These heat sinks are square in geometry, 0.015 inches thick, mounted vertically on each side of the lead frame, and with a dull or painted surface (Figure 2). The heat sinks should be soldered directly to the lead frame (approximately \(0.3^{\circ} \mathrm{C} / \mathrm{W}\) interface thermal resistance)

The plain copper sheet heat sink is also available commercially and may be less expensive than in-house manufacture. Two standard types are the Staver V7 and V8.


\section*{THIERMAL DESIGN FOR PLASTIC ICs}

\section*{HEAT SINK FINISHES}

The most common finish is probably black anodizing. It is economical and offers a good appearance. The black finish will also increase the performance of the heat sink, due to radiation, by as much as \(25 \%\). However, since anodizing is an electrical and thermal insulator, the heat sink should have an area free of anodize where the heatgenerating device is attached.

Other popular finishes for heat sinks are irridite and chromic acid dips. They are economical and have negligible thermal and electrical resistances. These finishes, however, do not enjoy the \(25 \%\) increase in performance that a dull black finish has.

\section*{FORCED AIR COOLING}

The performance of many heat sinks can be increased by as much as \(100 \%\) by forcing air over the fins. Where space is a problem, the cost of a small fan can often be justified. If a fan is required for other purposes, it is advantageous to place the semiconductor heat source in the air flow. A rule-of-thumb is that semiconductor failure rate is halved for each \(10^{\circ} \mathrm{C}\) reduction in junction operating temperature.

\section*{CHIP DESIGN}

Proper thermal design by the integrated circuit user can reduce the operating temperature of the semiconductor junction. However, the minimum chip temperature at any power level is determined solely by the device manufacturer. For this reason, care must be taken in choosing the manufacturer. "Exact equivalent" integrated circuits are not necessarily identical. Electrically and mechanically they may be the same, but thermal differences can mean that "identical" audio power amplifiers will not put out the same power without exceeding the rated junction temperature.

The circuit manufacturer must optimize his chip design so that component drift is minimized and/or equalized so that rated performance can actually be obtained under maximum thermal stress.

Note in Figures 3 and 4 that the Darlington input differential pairs are crossconnected so as to minimize differences in gain as a function of output transistor power dissipation. Transistor \(Q_{4}\), being closest to



FIGURE 2


Dwg. No. A-11,436
FIGURE 3


FIGURE 4

\section*{THIERMAL DESIGN FOR PLASTIC ICS̊}


Dwg. No. A-11,437


FIGURE 5

\section*{FIGURE 6}
\begin{tabular}{|lc|}
\hline Material & \begin{tabular}{c} 
Relative \\
Thermal Resistance
\end{tabular} \\
\hline Silver & 0.09 \\
Copper, Annealed & 0.10 \\
Gold & 0.12 \\
Beryllia Ceramic & 0.20 \\
Aluminum & 0.20 \\
Brass (66 Cu, 34 Zn) & 0.40 \\
Silicon & 0.50 \\
Germanium & 0.70 \\
Steel, SAE 1045 & 0.80 \\
Solder (60 Sn, 40 Pb) & 1.5 \\
Alumina Ceramic & 2.0 \\
Kovar (54 Fe, 29 Ni, 17 Co) & 3.0 \\
Glass & 40 \\
Epoxy & 40 \\
Mica & 50 \\
Teflon PTFE & 200 \\
Air & 2000 \\
\hline
\end{tabular}
the output power transistors, is naturally the hottest; \(Q_{3}\) is a degree or two cooler; \(Q_{1}\) and \(Q_{2}\) are about equal and midway between \(Q_{3}\) and \(Q_{4}\). The gain of the \(Q_{1}-Q_{2}\) Darlington pair is about equal to the gain of \(Q_{3}-Q_{4}\) at all output power levels because of careful thermal design.

In certain specialized applications, thermal coupling can be used to a distinct advantage. Experimentally, thermal coupling has been used to provide a low-pass feedback network which otherwise could be obtained only with very large values of capacitance.

The foregoing discussion has covered the average thermal characteristics of dual in-line plastic integrated circuits. The specific devices will vary with the different packages and bonding techniques employed, but the concepts will remain the same.

\section*{APPENDIX}

The following is intended to review terminology and compare thermal circuits with the more familiar electrical quantities.

The first law of thermodynamics states that energy cannot be created or destroyed but can be converted from one form to another. The second law of thermodynamics states that energy transfer will occur only in the direction of lower energy. In the semiconductor junction, the electrical energy is converted to thermal energy. Since no heat will be stored at the junction, the heat will flow to a lower temperature medium, air. The rate of heat flow is dependent on the resistance to that flow and the temperature difference between the source and the sink.

This thermal electrical analogy is convenient only for conduction problems where heat flow and temperature obey linear equations. The analogy becomes much more complex for situations involving heat flow by convection and radiation. Where these two modes are not negligible, they can be approximated by an equivalent thermal resistance. If ignored, the error introduced will only improve the device reliability.

A simplified thermal flow diagram of a molded dual in-line package and heat sink is shown. The thermal resistance of the lead frame-heat sink-ambient is shown as a variable resistor, because this is under the control of the user and may be varied over a considerable range.

\title{
APPLICATIONS INFORMATION
}

\section*{HIGH-PERFORMANCE POWER PACKAGE FOR POWER-INTEGRATED CIRCUIT DEVICES}

\begin{abstract}
A new, high-performance version of a Plastic Dual-In-Line package with improved reliability levels has been developed for high-power integrated circuit industrial and automotive applications. Superior thermal capability and reliability performances have been achieved with no increase in manufacturing cost or change in package outline.
\end{abstract}

The development of this package is based on a package optimization approach. Development methodology and package characterization results will be outlined. Data for production lots of the package show a thermal performance improvement of up to 35 percent compared with currently available packages, without the aid of an external heat sink. Furthermore, qualification test results indicate that this new package has an excellent reliability performance and its longterm survival exceeds the industry standard requirements. An improvement by a factor of 4 in the resistance to device metal deformation and a factor of 7 in wire-bond thermal fatigue has been achieved as a result of reducing the shear and normal stresses inside the package by proper selection of a state-of-the-art low modulus molding compound and optimizing the leadframe design. In addition, new design fundamentals will be briefly discussed.

\footnotetext{
This paper was presented at the 39th Electronic Components Conference, Houston, TX, May 22-24, 1989. Copyright, © 1989, IEEE, reprinted with permission.
}

\section*{INTRODUCTION}

As the maturation of power integrated circuit technologies continues to promise more miniaturization of power electronic systems, the role of package thermal management is becoming critical. Since the present power packaging technology lags sharply behind the chip technology, the device performance and its reliable operation can be described to a great extent as limited by the package thermal capability. This paper presents the results of a package design study, which employs a "package optimization approach." The package chosen for this study is the 16 -lead web-DIP, class of Plastic Dual-In-Line-Package (PDIP), which was specifically developed for medium- to high-power applications. An important practical feature of the web-DIP is that it costs no more to produce than a conventional DIP.

The initial phase of this program is a comparative analysis, based on package thermal and physical evaluations. Five variations of power DIP packages from major power integrated circuit manufacturers were evaluated. The evaluation results indicate that packages presently available are still far from optimum, thus making further improvements a feasible goal. In parallel to the comparative analysis, three-dimensional finite-element models are constructed to simulate and analyze the expected thermal performance of the design under study. The projected configuration is also analyzed thermostructurally to examine the mechanical behavior of the new packaging system, prior to implementation. The reliability improvement of the new package is based on optimization of the leadframe design, and the proper selection of materials. The package reliability design is aimed at improving wire fatigue life and device metal deformation resistance during temperature cycling. In addition, the study provides a new insight into this type of package and new design principles which can be extended to packages of similar internal configuration, such as power surface-mount packages.

\section*{OPTIMIZATION STRATEGY}

PDIP's are still the most common package option for high-volume IC production, due to their established manufacturing and handling, and their low cost. However, there are two different types of PDIP's. The first is the standard type in which the chip pad is not attached to any of the internal leads (Fig. 1(a)), and which is mainly used for low-power applications. The second is a modified form of the standard type in which the central leads are tied in pairs and connected with the paddle, forming one piece (Fig. 1 (b)). This unconventional configuration has been employed to improve the package thermal performance, mainly by enhancing the conduction heat transfer mechanisms by allowing the chip to be cooled directly by means of these four leads which are soldered to a board. This design format has made such a package suitable for medium-power applications up to 2.5 W in natural convection. Also, if the chip pad is extended to the outside of the package forming a web shape (Figure 1(c)), a miniature heat sink can be soldered to the web for even higher power dissipation.

\title{
HIGH-PERFORMANCE POWER PACKAGE FOR POWER-INTEGRATED CIRCUIT DEVICES
}

\section*{WEB-DIP DESIGN}

Although there are several extensive studies concerning thermal performance and reliability of standard PDIP's [1]-[4], there have been no similar efforts directed towards its web version. However, we felt that a new insight should be gained and established for the web-type package for the following reasons:
(1) The power dissipation capability of the package is greatly influenced by the web concept, which dramatically changes the temperature fields inside the package. Consequently, all of the previously identified thermal paths for standard packages are affected, and their relative thermal contributions are altered.
(2) It has been demonstrated that converting from the standard package to the web-type package has led to an improvement of the package power handling capability by 70 percent. For example, a \(1-\mathrm{W}\) standard package can dissipate 1.7 W instead by tying its four central leads to the chip pad. However, our observations, as will be described later, indicate that some package designers have conflicting views about the thermal merits of the concept compared with other paths. This limited understanding as to the precise relationship between the web and other leadframe parameters has cost some manufacturers a great thermal penalty, as will be explained in the next section.
(3) The mechanical configuration of the leadframe and its physical behavior within the package during assembly, testing, and operation has introduced a considerable amount of uncertainty involving the package component structural responses and longterm reliability.
(4) Since this concept is being extended to new package families, notably PLCC's and SOIC's, to improve their thermal performance, new safe design limits are required, particularly when these packages have not been completely perfected.


FIGURE 1
16-Lead PDIP leadframes (a) standard (b) unconventional (c) unconventional-web


FIGURE 2
Leadframe designs for five different PDIP manufacturers

\section*{COMPARATIVE ANALYSIS}

The primary purpose of this analysis was to assess the thermal performance of the industry state-of-the-art power DIP packages made by leading IC manufacturers. This performance evaluation enabled us to gain knowledge about the range of the thermal capabilities of existing packages and to establish an optimization target. Figure 2 shows the leadframe design of the examined packages.

Representative packages from five major companies including our targeted package were chosen for this study based on device performance equivalents and similarity of package outlines.

Steady-state thermal resistance of the packages was measured in still air under the same conditions at different power levels, using the Temperature Sensitive Parameters (TSP) method. During the measurements, packages were mounted individually by soldering to a printed circuit board which was oriented vertically and housed in a \(1-\mathrm{ft}^{3}{ }^{3}\) plexiglas sealed enclosure. Measurements were taken with the aid of a

\section*{HIGH-PERFORMANCE POWER PACKAGE FOR POWER-INTEGRATED CIRCUIT DEVICES}

TABLE I
16-LEAD DIP THERMAL RESISTANCE
\begin{tabular}{|c|c|}
\multicolumn{2}{c|}{\(\mathbf{R}_{\boldsymbol{\theta J A}}\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right)\)} \\
\hline Manufacturer & \(\mathbf{R}_{0 J A}\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right)\) at \(\mathbf{1 5 0}{ }^{\circ} \mathbf{C} \mathbf{T}_{J}\) \\
\hline A & 47 \\
B & 51.5 \\
C & 52 \\
D & 55 \\
E & 59 \\
\hline
\end{tabular}

Sage model Theta 400A thermal resistance tester. Results of the measurements of the thermal resistance from junction to ambient, \(R_{\text {өJA }}\) are presented in Table I. The manufacturers are listed in ascending rank, based on their package performances.

The next step of the analysis was to correlate these thermal resistances to their packaging systems. For this purpose, a construction analysis was performed. The results of the construction examination are summarized in Table II. The material analysis has been performed with the aid of a SEM equipped with an EDAX analyzer. Although it is not the intent of this study to critique these packages, the following discussion is in order.

\section*{WORST PERFORMANCE}

Manufacturer E, whose package shows the highest thermal resistance, uses a very high thermal conductivity leadframe material which is identified as "silver-bearing copper." Its conductivity is 35 percent higher than that of Copper Alloy C194, used by other manufacturers. One might therefore expect that the

package thermal resistance, \(\mathrm{R}_{\mathrm{\theta JA} \text {, would be lower than that of other }}\) packages employing C194 leadframes. However, as is indicated in Table I , this is not the case. The main reason is that the leadframe design has left out the tie bar. As a result, a dramatic increase in \(R_{\text {日JA }}\) occurs, which is not compensated for by the higher conductivity leadframe. To verify this, an experiment was run with packages assembled using copper alloy C151 leadframes, whose conductivity is 25 percent higher than that of C194 leadframes. The tie bar was removed from some of these packages. Thermal resistance measurements showed that in natural convection cooling the leadframe material and the tie bar make separate contributions to \(R_{\text {eJA }}\). First, despite the substitution of C 194 material by C 151 , only about a \(2.5^{\circ} \mathrm{C} / \mathrm{W}\) improvement in \(R_{\theta J A}\) is gained. The reason for this is that the package external resistance, \(R_{\theta c A}\) (where \(C\) refers to both the package and lead surfaces) is the pre-dominant resistance, and is more than 75 percent of the package total resistance in still air. This \(R_{\theta C A}\) has less dependency on the leadframe material [4], and is mainly a function of the motion and temperature of the boundary layers that exist on the package and the external lead surfaces. Second, packages with tie bar show a \(6^{\circ} \mathrm{C} / \mathrm{W}\) improvement in \(R_{\text {eJA }}\) over packages assembled without a tie bar. Therefore, we conclude that the leadframe thermal conductivity has a minor effect on \(R_{\text {eJA }}\), while the tie bar has a greater influence. This is due to its multiplying effect on heat distribution within the package to the adjacent leads as well as heat spreading to both the top and bottom surfaces of the packages, resulting in an additive thermal enhancement by conduction and convection. The same effect was also verified analytically, as will be discussed later.

\section*{BEST PERFORMANCE}

Manufacturer A, whose package exhibits the lowest thermal resistance shown in Table I, employed the same high-conductivity leadframe material used by manufacturer E, but did not remove the tie bar. In addition, manufacturer A increased the leadframe thickness to 15 mils from the standard 10 mils. To evaluate the impact of the leadframe thickness on the package power handling capability, packages assembled with C194 and C151 leadframes with 10-, 12-, and 15-mil thickness were evaluated. Results of thermal resistance measurements in still air are summarized as follows:
(1) \(R_{ө j \mathrm{JA}}\) for packages assembled with 10-mil C151 leadframes was \(2.5^{\circ} \mathrm{C} / \mathrm{W}\) lower than those assembled with 10-mil C194 leadframes.
(2) Packages assembled with 12- and 15-mil C151 leadframes showed an improvement in their \(\mathrm{R}_{\theta \mathrm{JA}}\) by 3.5 and \(7^{\circ} \mathrm{C} / \mathrm{W}\) respectively over packages with 10-mil C151 leadframes.

Thus it is concluded that a thicker leadframe reduces the package heat spreading resistance and enhances the package surface thermal properties that result in improved thermal exchange between the package surfaces and their immediate surrounding air layers. As a result, \(R_{\theta C A}\) is also reduced.

TABLE II
16-Lead DIP CONSTRUCTION ANALYSIS
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Manufacturer & Leadframe Material & Leadframe Thickness (mm) & Chip
Thickness
(mm) & Die-Attach Material & Gold Wire Diameter (mm) & Leadframe Design (Refer to Fig. 1) \\
\hline A & Silver-Bearing Copper & 0.375 & 0.250 & Solder & 0.0375 & (b) \\
\hline B & \[
\begin{aligned}
& \text { Copper Alloy } \\
& \text { C-194 }
\end{aligned}
\] & 0.250 & 0.350 & Silver Epoxy & 0.0375 & (c) \\
\hline C & Copper Alloy C-194 & 0.250 & 0.450 & Silver Epoxy & 0.0375 & (c) \\
\hline D & Copper Alloy C-194 & 0.250 & 0.250 & Silver Epoxy & 0.375 & (c) \\
\hline E & Silver-Bearing Copper & 0.250 & 0.350 & Silver Epoxy & 0.325 & (b) \\
\hline
\end{tabular}

\section*{THERMAL MODELING}

\section*{FINITE ELEMENT PROGRAM}

In parallel to the comparative analysis, numerical solutions for a steady-state thermal model were obtained by using the finite element program, ANSYS. A three-dimensional (3-D) model for a typical web-16-lead package was first constructed as a reference model to simulate the thermal performance of a standard web-16-lead DIP for a typical package system. Parametric changes were then applied to the model to determine the best variable combinations which can be implemented to optimize the package power dissipation, while maintaining a constant junction temperature of \(150^{\circ} \mathrm{C}\). Major variables investigated in this study were:

1 - leadframe material
2 - leadframe thickness
3 - tie bar size and layout
4 - lead lock hole size
5 - leadframe design, (web design versus internal termination), see Figures 1(b) and (c)
6 - die attach material
7 - die pad area

\section*{MODELING PROCEDURES}

A typical web-DIP is shown schematically in Figure 3. Due to symmetry, only half of the package was modeled, with an adiabatic boundary condition at the symmetry plane. The model consists of 3032 nodes and 2270 elements. A 3-D view of the model is shown in Figure 4. A steady-state thermal analysis with free convection cooling is assumed. For half of the package, a 1.2-W dissipated power was used to simulate a \(150^{\circ} \mathrm{C}\) junction temperature. The power was assumed to be uniformly generated in a \(0.025-\mathrm{mm}\)-thick active layer at the top of the silicon chip. For half of the chip ( \(1.5 \mathrm{~mm} \times 3.38 \mathrm{~mm}\) ), the power was specified as heat generation per unit volume ( \(9.49 \mathrm{~W} / \mathrm{mm}^{3}\) ). The surfaces of the package and the external leads were assumed to have a convective heat transfer coefficient of \(0.00001 \mathrm{~W} / \mathrm{mm}^{2 \circ} \mathrm{C}\). Table III shows the materials properties that were used in the analysis.

\section*{MODELING RESULTS AND DISCUSSION}

Reference Model: The temperature distribution across the chip active layer is shown in Figure 5. The individual roles of the web and the tie bar in the package thermal performance are illustrated in Figure 6. It can be seen from Figure 6 that the web represents the primary thermal path in the transverse direction to the chip, where heat is directly conducted down through the chip pad out of the package to the connected protruding leads and dissipated into the board by conduction and to the air by convection and radiation. Also, it can be seen that the major remaining thermal barrier inside the package is the plastic layer between the chip edge and the lead tips, while the tie bar has a multiplying effect in dissipating and spreading heat to the adjacent leads and top and bottom surfaces of the package, as illustrated in Figures 6 and 7. Therefore, to achieve an effective thermal design, the plastic layer should be minimized and a massive tie bar utilized.

\section*{HIGH-PERFORMANCE POWER PACKAGE FOR POWER-INTEGRATED CIRCUIT DEVICES}


FIGURE 4
16-Lead DIP finite element model (3-D view)


FIGURE 5
Temperature distribution on the die surface


FIGURE 6
Temperature distribution across the leadframe surface


FIGURE 7
Temperature distribution on the package top surface

Parametric Study: For this analysis, the power generated in the active layer is held fixed and the junction temperature allowed to vary, while variables are applied. The results and conclusions of this parametric study are summarized as follows: (i) In natural convection cooling, for high-conductivity leadframe material, \(R_{\theta J A}\) has a minor dependency on the material thermal conductivity. An increase in thermal conductivity of 25 percent yields an 8 percent decrease in \(R_{\text {eJA. }}\). The leadframe thickness is of somewhat greater influence, yielding a 10 percent decrease in \(R_{\theta J A}\) for only a 20 percent increase in thickness. Both \(R_{\theta J C}\) and \(R_{\theta C A}\) are decreased, due to the massive size of the thicker frame and its effect of reducing the package internal resistance and improving the convection mechanism. (ii) The tie bar is critical to the package thermal performance even in the presence of the web feature because of its contribution in directing the heat flow throughout the package and disseminating heat to the package surfaces. Therefore, the package designer should not be tempted to remove it from the leadframe. (iii) Extending the chip pad outside the package has a thermal contribution. A \(1.6^{\circ} \mathrm{C} / \mathrm{W}\) increase in \(R_{\text {e,JA }}\) was found when the web had been removed and the paddle was terminated inside the package as in the case of package type in Figure 1 (b). (iv) Lead lock holes of \(0.2 \mathrm{~mm}^{2}\) each have no effect on the package thermal performance if they are placed on all the leads except the four central leads. (v) An improvement in \(R_{\text {өJA }}\) of only \(1.2^{\circ} \mathrm{C} / \mathrm{W}\) was achieved by changing the die-attach material from epoxy to solder, despite the large difference in their conductivities. This is attributed to the very small thickness of this layer. (vi) For a given chip, \(R_{\text {eJA }}\) is insensitive to the increase in the die pad area beyond a critical dimension, since any increase in the paddle area in the longitudinal direction is accompanied by moving the lead tips away from the chip edge which results in increasing the plastic thickness between the chip and the leads, thus, increasing lead resistance. Complete numerical data are summarized in Figure 8. The accuracy of these data is within 10 percent of the experimental results.

Based on these data, we have predicted that a potential improvement in the package thermal performance of 25 percent could be achieved over our targeted package. It is also estimated that the proposed package could achieve a 40 percent increase in power dissipation capability over the worst case. Consequently, we decided to develop a new leadframe to meet the absolute targeted thermal improvement with the following characteristics: (i) optimum configuration, (ii) higher thermal conductivity copper C151, and (iii) increased thickness, 0.375 mm compared to the standard 0.25 mm thickness. The reliability aspects of the new package are detailed in the reliability improvement and in the thermostructural modeling sections.

\section*{RELIABILITY IMPROVEMENT}

Although the package thermal enhancement seems to be the principal driving force for this program, package reliability improvement has been an intrinsic part of the package optimization strategy. For example, two separate studies recommended the use of (i) a new epoxy die-attach adhesive for its effectiveness in reducing the amount of voids and improving the die shear resistance, and (ii) a new state-of-the-art low modulus molding compound which has proven its contribution in reducing the shear force on the die surface. Experimental results with the low-modulus molding compound showed a reduction in device

\section*{HIGH-PERFORMANCE POWER PACKAGE FOR POWER-INTEGRATED CIRCUIT DEVICES}

TABLE III
MATERIAL PROPERTIES OF 16 LEAD-PDIP PACKAGE COMPONENTS
\begin{tabular}{|l|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ Material } & \begin{tabular}{c} 
Thermal \\
Conductivity \\
(W/mm \(\cdot{ }^{\circ} \mathbf{C}\) )
\end{tabular} & \begin{tabular}{c} 
Thermal \\
Expansion \\
Coefficient \\
\(\left(\mathbf{1 0}{ }^{6} /{ }^{\circ} \mathbf{C}\right)\)
\end{tabular} & \begin{tabular}{c} 
Poisson's \\
Ratio
\end{tabular} & \begin{tabular}{c} 
Young's \\
Modulus \\
(kg/mm \()^{2}\)
\end{tabular} \\
\hline Molding compound & \(0.75 \times 10^{-3}\) & 19 & 0.30 & 1500 \\
Leadframe, C194 & 0.263 & 17 & 0.30 & 12300 \\
Silicon & 0.140 & 2.4 & 0.28 & 17000 \\
Epoxy adhesive & 0.004 & 20 & 0.30 & 6000 \\
Leadframe, C151 & 0.331 & 17 & 0.30 & 12300 \\
Solder die attach & 0.025 & 29 & 0.35 & 1800 \\
\hline
\end{tabular}
metal deformation by a factor of 4 , after temperature cycling from \(-65^{\circ} \mathrm{C}\) to \(150^{\circ} \mathrm{C}\). The low stress characteristics of this new molding compound result from lowering its Young's modulus, without sacrificing the glass transition temperature for the finished product. [5], [6].

\section*{MECHANISM OF GROUND WIRE BOND FATIGUE AND RELIEF}

A novel leadframe design change has extended the fatigue life of grounding wires during temperature cycling by a factor of 7 . Earlier temperature cycling tests had indicated the occurrence of a wedge bond (heel), failure of the grounding wire that is used for a large number of devices. The failure mode was identified as a rupture or fracture occurring at the heel of the bond located on the leadframe, particularly on the die pad periphery, as seen in Figure 9. Experimental observations indicated that the mechanism of the bond fatigue failure is plastic flow and rupture in the heel area induced by cumulative cyclic strain during thermal fluctuations. The identified failure mechanism can briefly be described as follows: (i) An excessive reduction in the heel cross-sectional area, accompanied by plastic deformation, is caused by the edge of the bonding tool. (ii) The bond knee, which represents the junction between the heel and the wire span, sustains high localized stress by virtue of stress concentration effects. (iii) This stress will be intensified by the superimposed molding stress. (iv) As the package undergoes temperature changes under temperature cycling conditions the heel is displaced. The dis-
placement has both a horizontal and a vertical component. The horizontal component results from the shear force which is due to thermal coefficient mismatch between the molding compound and the leadframe, while the vertical component results from the molding compound normal stress. (v) Due to very low yield strength and high ductility of the gold wire, the displacement will produce a large amount of plastic strain, i.e., permanent deformation, at the knee for each temperature cycle. This plastic strain will accumulate during the course of the temperature cycling. (vi) In addition, during the high-temperature part of the cycle, a significant reduction in the gold yield strength could occur and the wire can behave as a perfectly plastic material [7] which will yield a very large cyclic strain at the knee and the molding compound interface. (vii) As the plastic straining continues and the cumulative magnitude of cyclic plastic strain reaches critical value (gold fracture strength), the heel will rupture at the knee and a fatigue crack can initiate, marking the beginning of the bond failure.

Analysis of experimental data suggested that the bond failure during temperature cycling is a function of heel strain. As a result, it was inferred that the bond fatigue life or number of cycles to failure can be expressed by the Coffin Law [8]
\[
\Delta \epsilon_{p}=C / \sqrt{N}
\]
where
\[
\begin{array}{ll}
\Delta \epsilon_{p} & =\text { cumulative plastic strain } \\
N & =\text { number of cycles to failure } \\
C & =\text { constant. }
\end{array}
\]

Consequently, to improve the bond fatigue life, the heel cumulative plastic strain should be minimized during temperature cycling. Based on the discussion outlined above, the leadframe was designed to satisfy the plastic strain-number of cycles to failure criterion. The new leadframe design concept for reducing the cyclic strain, and in turn improving the bond fatigue life, is based on the following mechanical approaches which have been substantiated by reliability data and experimental verifications.

\section*{HIGH-PERFORMANCE POWER PACKAGE FOR POWER-INTEGRATED CIRCUIT DEVICES}



FIGURE 9
Wire heel damage after 1000 temperature cycles.
(1) Decreasing the area of the heel supportive, underlying pad of the leadframe would reduce the plastic strain amplitude. This is due to the reduced effect of the thermal coefficient mismatch between the leadframe and the molding compound.
(2) Reduction in the heel displacement can be achieved by minimizing the heel pad movement. Therefore, an improvement of the interfacial adhesion between the heel and the surrounding will reduce the pad displacement. Consequently, stresses transmitted to the heelmolding compound interface will be reduced.
(3) The fatigue damage accumulation of the heel is not only dependent on pre-mold stress [9], but mostly on the plastic straining effects resulting from mechanical interaction between the molding compound and the configuration of the underlying pad.

\section*{THERMOSTRUCTURAL ANALYSIS}

Although the proposed leadframe posed an attractive option to augment the package power dissipation capability, its mechanical compatibility with other package components was considered to be the key factor for its final utilization for long-term reliable performance. Therefore, a thermostructural analysis study was performed to compare the structural behavior of the new package system, with the thicker C151 leadframe, versus the standard package, whose leadframe thickness is only 0.25 mm . Since the new leadframe material, C151, and the standard leadframe, C194, have the same elastic moduli and coefficients of thermal expansion, the only variable considered in the analysis is the thickness (see Table III).

\section*{HIGH-PERFORMANCE POWER PACKAGE FOR POWER-INTEGRATED CIRCUIT DEVICES}


FIGURE 10
Die surface tensile stress distribution after die attach.


FIGURE 11
Die surface compressive stress distribution after die molding.


FIGURE 12
Die surface shear stress distribution after molding.

\section*{3-D FINITE ELEMENT MODELING}

As the state of the shear and normal stresses on the die surface are of prime reliability concern, due to their role in device passivation cracking and metal deformation [10)-(12], they were analytically investigated after the die attach and molding processes. Only the web feature is considered, since the tie bar and other leads do not significantly affect the package system during these two processes. The following assumptions are made: (1) linear elastic analysis, (2) isotropic materials, (3) zero stress at or above the glass transition temperature of die attach adhesive and molding compound.

Die Attach Process: The modeling results show that for both assemblies, with two different leadframe thicknesses, the maximum normal stress on the die surface is tensile and occurs at the center of the chip. Figure 10 shows the tensile stress distribution on the die surface. It can be seen that the stresses gradually decrease towards the chip edges. Though the stress distributions on the die surface are identical in shape for both assemblies, they are different in magnitude. Assembly with the 0.25 mm thick leadframe produced \(11.5 \mathrm{Kg} / \mathrm{mm}^{2}\) while assembly with the 0.375 mm thick leadframe produced \(10.0 \mathrm{Kg} / \mathrm{mm}^{2}\). The model shows no shear stress on the die surface, which is expected since the surface is in pure bending. However, the chip maximum deflection at the center was \(0.92 \times 10^{-2} \mathrm{~mm}\) and \(0.80 \times 10^{-2} \mathrm{~mm}\) for thinner and thicker leadframes, respectively. This particular finding suggests that using a thicker leadframe in the assembly will produce lower die deflection which, in turn, can lead to a higher resistance to thermal cyclic fatigue during temperature changes that will be elaborated on later in reference to the thermal cyclic model.

Molding Process: Figure 11 shows the stress contours on the die surface at the end of the molding and cure process. Zero stress conditions were assumed at \(\mathrm{T}_{\mathrm{g}}=155^{\circ} \mathrm{C}\). The whole surface is seen to be under compressive stress, with maximum stress concentrated on the die edges parallel to the longitudinal axis and on the corners. The compressive stress distributions are similar for both assemblies but different in magnitude. Assembly with the 0.25 mm thick leadframe yielded \(19.5 \mathrm{~kg} / \mathrm{mm}^{2}\) stress on the chip corners, while assembly with the 0.375 mm thick leadframe yielded only \(16.5 \mathrm{~kg} / \mathrm{mm}^{2}\). A 15 percent reduction in stress on the chip corners is achieved by using a thicker leadframe in the package. In addition, the die surface shear stress is 12 percent lower for 0.375 mm thick leadframe. The shear stress distribution on the chip surface is the same for both assemblies. As shown in Figure 12, the maximum shear is concentrated on the chip corners and exponentially decreases to zero at the center of the die. [13]

In summary, these comparative results show that the 0.375 mm thick leadframe could be better than the 0.25 mm thick leadframe because (i) the permanent in-situ normal and shear stresses produced on the chip surface as a result of either the die attach or the molding processes are lower, (ii) the temperature dependence of the die surface stress is lower, and (iii) the maximum die deflection is also lower. These theoretical findings highlight the potential contribution that the leadframe thickness would have in reducing thermal-fatigue damage and vulnerability of the die to stress caused by temperature changes. To explain this, the following model is postulated.

\section*{HIGH-PERFORMANCE POWER PACKAGE FOR POWER-INTEGRATED CIRCUIT DEVICES}


FIGURE 13
Die thermal stress fatigue model.

\section*{DIE THERMAL FATIGUE MODEL}

At the beginning of the molding process, the die surface is completely under tensile stress, as depicted in Figure 13. At the end of the molding process, at room temperature, the stress reverses to a compressive stress If the package system is heated again to a higher temperature the compressive stress will reverse to a tensile stress. This reversible process is repeated whenever the package is exposed to temperature excursions, causing the die to deflect in a butterfly-like movement. [14] The reversible deflection is further aggravated by the effects of the superimposed shear force which eventually will lead to a combined vertical and horizontal thermal cyclic strain, particularly on the edges and corners of the die. Ultimately, microcracks will start to grow in the passivation layer. Subsequently, the device metal deformation will initiate.

Based on the analysis of the experimental and analytical results and the model proposed above, we inferred that a lower failure rate should be expected for package systems with thicker leadframes, since the cyclic die deflection and level of stresses will be lower during thermal stress transition. Therefore, less thermal fatigue effects will be induced on the surface of a die that is mounted on this thicker leadframe.

\section*{NEW PACKAGE EVOLUTION AND PERFORMANCE EVALUATION}

Based upon the modeling predictions and the experimental evidence of thermal and reliability enhancement, the new package system was designed and placed into production. The features of the optimized package are described in Figure 14. Production lot samples of the newly developed package system were thermally characterized and exposed to an extensive reliability qualification study.

\section*{THERMAL CHARACTERIZATION}

Production samples were thermally characterized under different ambient and cooling conditions. Results are summarized in Table IV. As shown in the table, two modes of cooling at room temperature were used during thermal characterization of the new package: natural convection, and moving air, both with and without a miniature heat sink. In still air at room temperature, the basic power dissipation capability of the new package without a heat sink is 3 W at \(\mathrm{T}_{j}=150^{\circ} \mathrm{C}\). This represents a 25 and 35 percent improvement over the average and worst performances, respectively (see Table I). The comparison can be seen in Figure 15, which demonstrates the relationship between the thermal resistance and package power dissipation for the new package compared to packages discussed earlier. The boundary line in Figure 15 relates maximum power dissipation of the packages at \(T_{j}=150^{\circ} \mathrm{C}\), which is normally specified as the junction temperature safe limit for BiMOS silicon technology. The best absolute thermal improvement with the new package can be achieved in moving air with a heat sink mounted on its web. The maximum steady-state power capability then is 9.1 W .

TABLE IV
NEW PACKAGE SYSTEM THERMAL PERFORMANCE AT T \(\mathrm{J}_{\mathrm{J}}=150^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|}
\hline No. & \multicolumn{1}{|c|}{ Test Conditions } & \(\mathrm{R}_{\text {eJA }}\) ( \({ }^{\circ} \mathrm{C} / \mathrm{W}\) ) & Power Dissipated (W) \\
\hline 1 & \begin{tabular}{l} 
- Still air (room temp.) \\
- No heat sink \\
- Still air (room temp.) \\
- Heat sink (staver type) \\
- Moving air (200 LFM) \\
- Room temperature
\end{tabular} & 41.6 & 34.8
\end{tabular}

\section*{QUALIFICATION TEST PROGRAM}

The following were the qualification tests conducted:
1 - High-temperature reverse bias life test \(-150^{\circ} \mathrm{C}\) ambient at 50 V applied.
2 - Biased \(85^{\circ} \mathrm{C} / 85\) percent RH test at 50 V applied.
3 - Pressure cooker- \(121^{\circ} \mathrm{C}, 100\) percent RH.
4 - Extended temperature cycle, \(\left(-65^{\circ} \mathrm{C}+150^{\circ} \mathrm{C}\right)\).
5 - Thermal resistance, \(\mathrm{R}_{\text {өJA }}\) after each interval of 500 temperature cycles.

No failures have been reported to date in any of the tests. Results are summarized in Table V.

\section*{SUMMARY AND CONCLUSIONS}

A high-performance, unconventional 16 -lead Plastic Dual-In-Line Package has been developed. The new package power dissipation capability is 25 percent higher than the average measured for available packages and 35 percent higher than the worst package. The longterm reliability performance of the new package exceeds present industry standard reliability requirements. Reliability data also show that the chip surface metal deformation resistance to temperature cycling is improved by a factor of 4 , and the ground wire propensity for thermal cyclic fatigue damage has been reduced by a factor of 7 .

The superiority of the package is due to a combination of an optimum leadframe design and proper choice of materials, such as a low-modulus molding compound. The development strategy was based on a package optimization approach, in which a comparative analysis indicated that existing packages are not fully optimized. Extensive thermal and thermostructural studies have been performed. The finite element results have provided an insight into both the thermal and structural performance of the package.

\title{
HIGH-PERFORMANCE POWER PACKAGE FOR POWER-INTEGRATED CIRCUIT DEVICES
}

\section*{TABLE \(\mathbf{V}\)}

\section*{RELIABILITY QUALIFICATION RESULTS FOR NEW 16-LEAD DIP}
\begin{tabular}{|c|l|c|c|c|}
\hline No. & \multicolumn{1}{|c|}{ Test } & \multicolumn{1}{|c|}{\begin{tabular}{c} 
No. of Hours or \\
Cycles Completed
\end{tabular}} & Sample Size & \begin{tabular}{c} 
Number of \\
Failures
\end{tabular} \\
\hline 1 & \(150^{\circ} \mathrm{C}\) HTRB & 6000 h & 100 & 0 \\
2 & \(85^{\circ} \mathrm{C} / 85\) percent RH/Bias \\
3 & \begin{tabular}{l} 
Temp. cycle \(-65^{\circ} \mathrm{C}+150^{\circ} \mathrm{C}\) \\
"Electrical"
\end{tabular} & \begin{tabular}{l}
10000 h \\
4
\end{tabular} & \begin{tabular}{l} 
Temperature cycling, \\
"Thermal resistance"
\end{tabular} & 9000 C \\
5 & \begin{tabular}{l} 
Temperature cycling \\
(ground wire fatigue life)
\end{tabular} & 9000 C & 50 & 0 \\
\hline
\end{tabular}

\footnotetext{



FIGURE 15
Thermal resistance versus power dissipation capability for various packages.
}

\section*{HIGH-PERFORMANCE POWER PACKAGE FOR POWER-INTEGRATED CIRCUIT DEVICES}

\section*{REFERENCES}
[1] C. Mitchell and H. Berg, "Thermal Studies of Plastic Dual-In-Line Package," IEEE Transactions on Components, Hybrids, and Manufacturing Technology, Vol. CHMT-2, pp. 500-511, December 1979.
[2] J. A. Andrews et al., "Thermal Characteristics of 16 and 40 Pin Plastic DIP Packages," IEEE Transactions on Components, Hybrids, and Manufacturing Technology, Vol. CHMT-4, pp. 455-461, December 1981.
[3] W. H. Schroen et al., "Reliability Tests and Stress in Plastic Integrated Circuits," in Proceedings 19th Annual Reliability Physics Symposium, pp. 81-87, 1981.
[4] M. Aghazadeh and B. Natarajan, "Parametric Study of Heatspreader Thermal Performance in 48 Lead Plastic DIPs and 68 Lead Plastic Leaded Chip Carriers," in Proceedings 36th Electronic Components Conference, pp.143-149, 1986.
[5] K. Kuwata, K. Iko, and T. Tabata, "Low Stress Resin Encapsulants for Semiconductor Devices," in Proceedings 35th Electronic Components Conference, pp.18-23, 1985.
[6] S. Ito et al., "Special Properties of Molding Compounds for Large Surface-Mounting Devices". in Proceedings 38th Electronics Components Conference, pp. 486-492, 1988.
[7] J. Dais and F. Howland, "Fatigue Failure of Encapsulated Gold-Beam lead and TAB devices," IEEE Transactions on Components, Hybrids, and Manufacturing Technology, Vol. CHMT-1, pp.158-166, June 1978.
[8] J. H. Faupel and F. E. Fisher, Engineering Design, New York, N.Y.: Wiley-Interscience Publication, CH.15, pp. 973-977, 1981.
[9] K. R. Kinsman, "The Mechanics of Molded Plastic Packages," Journal of Metals, pp. 23-29, June 1988.
[10] M. Isagawa et al., "Deformation of AI Metallization in Plastic Encapsulated Semiconductor Devices Caused by Thermal Shock," in Proceedings 18th Annual Reliability Physics Symposium, pp. 171-177, 1980.
[11] R. E. Thomas, "Stress-Induced Deformation of Aluminum Metallization in Plastic Molded Semiconductor Devices," in Proceedings 35th Electronic Components Conference, pp. 37-45, 1985.
[12] R. J. Usell and S. A. Smiley, "Experimental and Mathematical Determination of Mechanical Strains Within Plastic IC Packages and Their Effect on Devices During Environmental Tests", in Proceedings 19th Annual Reliability Physics Symposium, pp. 65-73, 1981.
[13] S. Okikawa et al., "Stress Analysis of Passivation Film Cracks for Plastic Molded LSI Caused by Thermal Stress," in Proceedings International Symposium for Testing and Failure Analysis, pp. 275-280, 1983.
[14] S. Sasaki et al., "The Development of Mini Plastic IC Packaging for DIP Soldering," in Proceedings 34th Electronic Components Conference, pp. 383-387, 1984.

\title{
APPLICATIONS INFORMATION
}

\section*{ELECTROSTATIC PROTECTION FOR SEMICONDUCTOR PRODUCTS}

Users should be aware of certain problems not often associated with the use and handling of semiconductor devices. Common problems relative to ESD (electrostatic discharge) and the role it can play in the manufacturing of systems using microelectronic devices are described here.

A common misconception is that only metal-oxide semiconductors, such as used in CMOS technology, are susceptible to ESD damage. This has been shown, in numerous studies and testing, not to be the case. Bipolar products also can be susceptible and, in some cases, even have lower thresholds of failure or parametric degradation than MOS product. All semiconductor devices should be treated as though they are sensitive to static discharge. This approach will save the handler considerable costs both in manufacturing and field reliability.

Electrostatic potentials are pervasive in that they exist virtually everywhere that electrical insulators are present. The insulator does not necessarily have to be a solid since even liquids and gasses may possess insulating properties. High electric fields may be built up in these insulating materials and discharge themselves easily into a semiconductor device without the slightest indication that a field even existed. Everyone should be familiar with the effect of hair standing on end during the cold and dry winter months. This phenomenon is a result of static charge. It is important to note that the threshold at which a human can detect, by sense of feel, a static charge is roughly 4 kilovolts. This means an operator, assembler, technician, or engineer may be inducing static and never be aware that the event occurred.

There exists a group of materials known as the "Triboelectric Series". Simply put, this is a group of materials that have a high propensity to generate static charge and thus create problems for semiconductor manufacturers as well as equipment manufacturers. Some of these materials are common in many workplaces and in manufacturing environments. The list includes such materials as acetate, glass, nylon, polyester, cotton, acrylics, polyurethane foam, TEFLON (PTFE), PVC (vinyl), and numerous others. These materials should be kept from coming in direct contact with any semiconductor device no matter what its ESD sensitivity because they can generate static fields in the tens of kilovolts.

Static charge carries very limited energy, but damage to a semiconductor junction or gate dielectric in MOS devices does not require high energy to fail or be degraded. The simple discharge of static into a device is enough to rupture catastrophically an MOS gate oxide or create a damaged junction on a bipolar device. These effects can be subtle in that they are difficult to recognize visually on a device even under extreme magnification (>500X). Often a SEM (scanning electron microscope) is required to identify the damage location and confirm that an ESD event in fact had occurred.

\section*{INPUT PROTECTION NETWORKS}

Many semiconductor devices incorporate input protection networks directly onto the die to improve static sensitivity. Their purpose is to -protect the device while in its application with ground and power applied and not meant to provide protection in any environment that does not have power and ground connections applied. Even in the case of a free-standing board populated with semiconductors, the input protection networks will be of little value since a PC board edge connector will simply act as an extension of the device's leads and any discharge into the card may ultimately wind up at a device terminal. For this reason, an assembly or PC board should be handled with the same care relative to ESD as a free-standing device. If a board is transported, it should be placed in a conductive container designed to protect static sensitive components. In addition, it always is prudent to use a shorting bar on any PC board edge connector to assure that static discharge does not reach any device through the edge connections.

\section*{STATIC PROTECTIVE MATERIALS}

There are many brands of static protection materials that may be procured. The user should be aware that the efficacy of all these materials is not the same when it comes to static charge dissipation. Some materials, such as "static bags" and "static protective tubes", are coated simply with a conductive spray that will degrade over time and repetitive use. These systems are more appropriate for a one-time use and should not be considered for repeated use. The best ESD protection comes from materials that are "volumetrically" conductive. That is, their entire bulk is conductive and not just their surface. These materials can be used repetitively without the concern for degradation with time and use. Conductive sprays also are materials that one should be wary of since many degrade in their efficiency rapidly and their ability to reduce static levels varies greatly from vendor to vendor.

The best course of action for any user of semiconductor devices and systems that employ semiconductors is to assume that all product is susceptible and thus protect their devices as well as their systems throughout the entire manufacturing process.

\title{
APPLICATIONS INFORMATION
}

\section*{OPERATING AND HANDLING PRACTICES FOR MOS INTEGRATED CIRCUITS}

\section*{MOUNTING POWER TAB DEVICES}

Power-tab packages are efficient thermal dissipators when properly utilized. In application, the following precautions should be taken:
1. Always fasten the tab to the heat sink before the leads are soldered to fixed terminals.
2. Strain relief must be provided if there is any probability of axial stress to the leads.
3. Thermal grease (Dow Corning 340 or equivalent) should always be used. Thermal compounds are better heat conductors than air but not a good substitute for flat mating surfaces.
4. The mounting surface should be flat to within 0.002 inch/inch ( \(0.05 \mathrm{~mm} / \mathrm{mm}\) ).
5. "Brute Force" mounting to poorly finished heat sinks can cause internal stresses which damage silicon chips and insulation parts. Mounting torque should be between 4 and 8 inch pounds ( 0.45 to 0.90 Nm .)
6. The mounting holes should be as clean as possible with no burrs or ridges.
7. Use appropriate hardware including a lock washer or torque washer.
8. If insulating bushings are used, they should be of dialylphthalate, fiberglass-filled polycarbonate, or fiberglass-filled nylon. Unfilled nylon should be avoided.

\section*{HANDLING PRACTICES—PACKAGED DEVICES}

Input protection diodes are incorporated in all MOS/CMOS devices. However, because of the very high input resistance in MOS devices, the following practices should be observed for protection against high static electrical charges:
1. Device leads should be in contact with a conductive material except when being tested or in actual operation.
2. Conductive parts of tools, fixtures, soldering irons and handling equipment should be grounded.
3. Devices should not be inserted into or removed from test stations unless the power is off.
4. Neither should signals be applied to the inputs while the device power supply is in an off condition.
5. Unused input leads should be committed to either \(\mathrm{V}_{\mathrm{SS}}, \mathrm{V}_{\mathrm{DD}}\), or ground

\section*{HANDLING PRACTICES-DIE}

A conductive carrier should be used in order to avoid differences in voltage potential.

\section*{AUTOMATIC HANDLING EQUIPMENT}

Grounding alone may not be sufficient and feed mechanisms should be insulated from the devices under test at the point where the devices are connected to the test equipment. Ionized air blowers can be of aid here and are available commercially. This method is very effective in eliminating static electricity problems.

\section*{AMBIENT CONDITIONS}

Dry weather with accompanying low humidity tends to intensify the accumulation of static charges on any surface. In this atmosphere, proper handling procedures take on added importance. If necessary, steam injectors can be procured commercially.

\section*{ALERT FAILURE MODES}

The common failure modes that appear when static energy exists and when proper handling practices are not used are:
1. Shorted input protection diodes.
2. Shorted or 'blown' open gates.
3. Open metal runs.

Simple diagnostic checks with curve tracers or similar equipment readily identifies the above failure modes.

\section*{APPLICATIONS INFORMATION}

\section*{SURFACE-MOUNT IC PACKAGES}

Significant benefits can be achieved through the use of surfacemounted devices (SMDs) and general surface-mount technology as it applies to all components, both active and passive. The major benefits are reduced size and weight, and improved system reliability through the reduction of printed wiring board holes. Improved quality and lower assembly cost are obtained through the adaptability of SMD to highspeed, pick-and-place assembly automation.

Prior dense circuit packing methods for active components used chip-and-wire hybrids or flatpacks. Hybrids have the disadvantages of yield limitations, specialized assembly requirements, and the difficulty of rework, burn-in, and testing at temperature or under operating conditions. The demand for flatpacks is decreasing with attendant increases in price. They are also prone to user damage in assembly.

Surface-mountable small-outline ICs and leaded or leadless chip carriers (SOIC, PLCC, and LCC, respectively) answer many of the limitations of flatpacks and chip-and-wire hybrids. In addition to the obvious benefits already described, due to the low mass of SMD, their ability to withstand shock and vibration is superior to conventional dual in-line packages (DIPs) and flatpack assemblies. SMD can also provide an improvement in electrical parameters (reduced wiring resistance, capacitance, and inductance) due to shorter signal paths and very dramatic improvements in the application of industry-standard DIPs.

Three types of surface-mount technology have been defined by the industry.

Type I: single- or double-sided board using only surface-mounted components. Space savings of \(40 \%\) to \(75 \%\) are achievable; lowest possible cost.

Type II or Mixed Technology: single- or double-sided board using a mixture of surface-mount and through-hole on the top side and possibly surface-mount on the bottom side. Space savings of \(20 \%\) to \(60 \%\) are typical; difficult to build with a single soldering process and typically requires two technologies; testing can be difficult and fixturing costly.

Type III: through-hole components on top side, surface-mount on bottom side. Space savings of \(10 \%\) to \(40 \%\) are typical; allows the use of existing equipment and technology for phasing in SMDs.

Another approach that facilitates phasing SMD into existing products is to design small Type I assemblies similar to ceramic hybrids. With small boards and few components, testing is easily accomplished using the interconnect pins. This construction is especially effective in utilizing the usually wasted vertical space of most printed wiring board assemblies.

Most SOICs feature gull-wing leads on two sides of the package, similar to the DIP configuration. Lead row spacing is 0.150 " (part number suffix "L") for 8,14 , and 16 -lead packages; 0.300 " row spacing (suffix "LW") for 16, 18, and 20 -lead packages. Wide body SOICs with

\section*{SURFACE-MOUNT IC PACKAGES}
heat sink contact tabs (suffix "LB") are used for increased package power dissipation requirements.

PLCCs (part number suffix "EP") are currently supplied in 20, 24, 28, and 44-lead square packages with J-formed leads.

\section*{THERMAL CHARACTERISTICS}

The thermal characteristics of power integrated circuit packages are often the limiting factor in circuit performance. IC packages for surface-mount application may be smaller, lighter, and more economical because of improved reliability and lower assembly cost, but they must still address the thermal problems in order to meet the circuit design requirements.

Regardless of package style (through-hole or surfacemount), the device junction temperature should be limited to \(+150^{\circ} \mathrm{C}\).


Dwg. A-14,376


Dwg. A-14,374


Dwg. A-14,373
Note: \(R_{\theta J A}\) Measurements made with \(2.24^{\prime \prime} \times 2.24^{\prime \prime}\) solder-coated copper-clad board in still air.

\section*{SURFACE-MOUNT IC PACKAGES}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Leads} & \multirow[b]{2}{*}{Package Style} & \multirow[b]{2}{*}{Package Suffix} & \multirow[t]{2}{*}{\begin{tabular}{l}
Industry \\
Package Outline
\end{tabular}} & \multicolumn{2}{|c|}{Thermal Resistance} & \multirow[t]{2}{*}{Tape and Reel Width x Pitch (mm)} \\
\hline & & & & \(\mathbf{R}_{\text {өJc }}{ }^{1}\) & \(\mathbf{R}_{\text {өJA }}{ }^{2}\) & \\
\hline 8 & SO-8 & L & MS-012AA & \(45^{\circ} \mathrm{C} / \mathrm{W}\) & \(108^{\circ} \mathrm{C} / \mathrm{W}\) & \(12 \times 8\) \\
\hline 14 & SO-14 & L & MS-012AB & \(33^{\circ} \mathrm{C} / \mathrm{W}\) & \(95^{\circ} \mathrm{C} / \mathrm{W}\) & \(16 \times 8\) \\
\hline \multirow[t]{2}{*}{16} & SO-16 & L & MS-012AC & \(32^{\circ} \mathrm{C} / \mathrm{W}\) & \(90^{\circ} \mathrm{C} / \mathrm{W}\) & \(16 \times 8\) \\
\hline & SOL-16 & LW & MS-013AA & - & \(80^{\circ} \mathrm{C} / \mathrm{W}\) & \(16 \times 12\) \\
\hline 18 & SOL-18 & LW & MS-013AB & - & \(80^{\circ} \mathrm{C} / \mathrm{W}\) & \(24 \times 16\) \\
\hline \multirow[t]{3}{*}{20} & SOL-20 & LW & MS-013AC & \(17^{\circ} \mathrm{C} / \mathrm{W}\) & \(70^{\circ} \mathrm{C} / \mathrm{W}\) & \(24 \times 12\) \\
\hline & SOL-20B & LB & MS-013AC & \(6^{\circ} \mathrm{C} / \mathrm{W}^{*}\) & \(60^{\circ} \mathrm{C} / \mathrm{W}\) & \(24 \times 12\) \\
\hline & PLCC-20 & EP & MO-047AA & \(35^{\circ} \mathrm{C} / \mathrm{W}\) & \(70^{\circ} \mathrm{C} / \mathrm{W}\) & \(16 \times 12\) \\
\hline \multirow[t]{2}{*}{28} & PLCC-28 & EP & MS-007AA & \(30^{\circ} \mathrm{C} / \mathrm{W}\) & \(55^{\circ} \mathrm{C} / \mathrm{W}\) & \(24 \times 16\) \\
\hline & PLCC-28B & EB & MS-007AA & \(6^{\circ} \mathrm{C} / \mathrm{W}^{*}\) & \(42^{\circ} \mathrm{C} / \mathrm{W}\) & \(24 \times 16\) \\
\hline \multirow[t]{2}{*}{44} & PLCC-44 & EP & MS-007AB & \(25^{\circ} \mathrm{C} / \mathrm{W}\) & \(46^{\circ} \mathrm{C} / \mathrm{W}\) & \(32 \times 44\) \\
\hline & PLCC-44B & EB & MS-007AB & \(6^{\circ} \mathrm{C} / \mathrm{W}^{*}\) & \(30^{\circ} \mathrm{C} / \mathrm{W}\) & \(32 \times 44\) \\
\hline
\end{tabular}

SO = Small Outline IC, \(0.15^{\prime \prime}\) Gull Wing.
PLCC = Plastic Leaded Chip Carrier.
SOL = Small Outline IC, 0.30 " Gull Wing.
* \(\mathrm{R}_{\text {日UT }}\). The SOL-20B package is a miniature "batwing" package ( 12 active connections plus eight tab/ground connections). The PLCC-28B is a batwing with 14 active connections; the PLCC-44B has 22 active connections. These unique power packages are compatible with other SMD packages and allow the easy attachment of external heat sinks for highest package power dissipation.
\({ }^{1}\) Freon bath
\({ }^{2}\) Mounted on 2.24 " \(\times 2.24\) solder-coated copper-clad board in still-air.

SO-14


Dwg. OA-005-14

PLCC-44


Dwg. OA-007-44

SOL-16


Dwg. OA-005-17


Dwg. OA-005-21

\section*{APPLICATIONS INFORMATION}

\section*{COMPUTING IC TEMPERATURE RISE}


IC temperature \(T_{J}\) is determined by ambient temperature \(T_{A}\), heat dissipated \(P_{D}\), and total thermal resistance \(R_{\theta}\). This total thermal resistance is comprised of three individual component resistances: chip \(R_{C}\), lead frame \(R_{L}\), and heat sink \(R_{s}\).

\section*{WHY IC TEMPERATURES RISE}

Heat is the enemy of integrated circuits-particularly power devices. Here's how to use thermal ratings to determine safe IC operation.

Excessive heat shortens the life of an IC and reduces its operating capability. Until recently, ICs were capable of operating only in lowpower applications requiring perhaps a few milliwatts of power. But now, new ICs handle several amperes and drive devices such as relays, solenoids, stepping motors, and incandescent lamps. These nigh power levels may increase IC temperatures substantially and are capable of destroying devices unless appropriate precautions are taken.

\section*{THERMAL CHARACTERISTICS}

The thermal characteristics of any IC are determined by four parameters. Maximum allowable IC chip junction temperature \(\mathrm{T}_{j}\) and thermal resistance \(R_{\theta}\) are specified by the IC manufacturer. Ambient temperature \(T_{A}\) and the power dissipation \(P_{D}\) are determined by the user. Equation 1 expresses the relation of these parameters.
\[
\begin{equation*}
T_{J}=T_{A}+P_{0} R_{\theta} \tag{1}
\end{equation*}
\]

\footnotetext{
Reprinted by permission from the June 9, 1977 issue of MACHINE DESIGN, Copyright © 1977 by Penton/IPC Inc., Cleveland, Ohio.
}

\section*{COMPUTING IC TEMIPERATURE RISE}

Junction temperature \(T_{J}\) usually is limited to \(150^{\circ} \mathrm{C}\) for silicon ICs. Devices may operate momentarily at slightly higher temperatures, but device life expectancy decreases exponentially for extended high temperature operation. Usually, the lower the junction operating temperature, the greater the anticipated life of the IC.

Ambient temperature \(T_{A}\) is traditionally limited either to \(70^{\circ} \mathrm{C}\) or \(85^{\circ} \mathrm{C}\) for plastic dual in-line packages (DIPs) or \(125^{\circ} \mathrm{C}\) for hermetic devices. Again, the objective is to operate at as low a junction temperature as practical.

Thermal resistance \(R_{\theta}\) is the basic thermal characteristic for I'Cs. It is usually expressed in terms of \({ }^{\circ} \mathrm{C} / \mathrm{W}\) and represents the rise in junction temperature with a unit of power applied in still air. (The reciprocal of thermal resistance is thermal conductance, or derating factor, \(\mathrm{G}_{\theta}\) expressed as \(\mathrm{W} /{ }^{\circ} \mathrm{C}\).) Thermal resistance of an IC consists of several distinct components, the sum of which is the specified thermal resistance. For a typical IC, these components of thermal resistance are \(0.5^{\circ} \mathrm{C} / \mathrm{W}\) per unit thickness of the silicon chip, 0.1 to \(3^{\circ} \mathrm{C} / \mathrm{W}\) per unit length of the lead frame, and up to \(2,000^{\circ} \mathrm{C} / \mathrm{W}\) per unit thickness of still air surrounding the IC. DIPs are used more than any other type of packaging for ICs and newer copper-alloy lead frames provide a superior thermal rating over the standard iron-nickel-cobalt alloy (Kovar) lead frames. However, power ICs are also available in other packages such as flatpacks and TO-type cans.

The power \(P_{0}\) that an IC can safely dissipate usually depends on the size of the IC chip and the type of packaging. Most common copper-frame DIPs can dissipate about 1.5 W , although some special-purpose types have ratings as high as 5 W .

Total IC power to be dissipated depends on input current, output current, voltage drop, and duty cycle. Thus, for many industrial digitalcontrol ICs, logic-gate power \(P_{1}\) (typically less than 0.1 W ) and output power \(P_{0}\) must be determined to find the total power to be dissipated. Total power dissipation for these logic devices is the sum of \(P_{1}\) and \(P_{0}\).
\[
\begin{align*}
& P_{1}=n\left(V_{C C} I_{C C}\right)  \tag{2}\\
& P_{0}=n\left(V_{C E(S A T)} I_{C}\right) \tag{3}
\end{align*}
\]
where \(\mathrm{V}_{\mathrm{CC}}=\) logic-gate supply voltage, \(\mathrm{I}_{\mathrm{CC}}=\) logic-gate supply ON current, \(\mathrm{V}_{\text {CEISAT }}=\) output saturation voltage, \(I_{C}=\) output load current, and \(n=\) number of logic gates. Manufacturers usually list typical and maximum values for these voltages and currents. For thermal considerations it is best to use the maximum values so that worst-case power dissipation is determined.

If the duty cycle of the device is longer than 0.5 s , the peak power dissipation is the sum of the logic-gate power \(P_{1}\) and output power \(P_{0}\) for the logic ON state alone. If the ON time is less than 0.5 s , however, average power dissipation must be calculated from instantaneous ON and OFF power \(\mathrm{P}_{\text {ON }}\) and \(\mathrm{P}_{\text {OFF }}\) from
\[
\begin{equation*}
P_{D}=D P_{O N}+(1-D) P_{\text {OFF }} \tag{4}
\end{equation*}
\]

\section*{CORRECTIVE ACTIONS}

If the junction temperature or the required power dissipation of the IC is calculated to be greater than the maximum values specified by the manufacturer, device reliability and operating characteristics possibly will be reduced. Possible solutions are:
1. Modify or partition the circuit design so the IC is not required to dissipate as much power.
2. Reduce the thermal resistance of the IC by using a heat sink or forced-air cooling.
3. Reduce the ambient temperature by moving heat-producing components such as transformers and resistors away from the IC.
4. Specify a different IC with improved thermal or electrical characteristics (if available).

\section*{COMPUTING IC TEMPERATURE RISE}

SETTING UP THE CIRCUIT


Input power is negligible compared to output power and is therefore not measured.

\section*{CALIBRATING THE SENSE DIODE}


\section*{MEASURING IC TEMPERATURE}

Sometimes IC junction temperature cannot be calculated readily and instead must be measured. Measurement should be made when there is insufficient data with which to calculate, when the effects of external variables such as forced-air cooling or enclosure size must be determined, or as a check on the manufacturer's specifications regarding package thermal resistance.

The most popular technique of measuring IC temperature uses the characteristic of a diode to reduce its forward voltage with temperature. Many IC chips have some sort of accessible diode-parasitic, input protection, base-emitter junction, or output clamp. With this technique, a "sense" diode is calibrated so that forward voltage is a direct indicator of diode junction temperature. Then, current is applied to some other component on the chip to simulate operating conditions and to produce a temperature rise. Since the thermal resistance of the silicon chip is low, the temperature of the sense diode is assumed to be the same as the rest of the monolithic chip.

The sense diode should be calibrated over at least the expected junction operating temperature. Apply an accurately measured, low current of about 1 mA through the sense diode and measure the forward voltage in \(25^{\circ} \mathrm{C}\) increments after stabilization at each temperature. This calibration provides enough data for at least six points to construct a diode-forward-voltage versus junction-temperature graph at the specified forward current. A typical \(25^{\circ} \mathrm{C}\) forward voltage is between 600 and 750 mV and decreases 1.6 to \(2.0 \mathrm{mV} /{ }^{\circ} \mathrm{C}\).

For power levels above 2 W , it may be necessary to use more than a single transistor if only the device saturation voltage and sink current are used. When higher power is desired keep the output out of saturation.

Measuring the sense-diode forward voltage may require a considerable waiting period ( 10 to 15 minutes) for thermal equilibrium. In any event, at the instant of measurement, the heating power may have to be disconnected since erroneous readings may result from IR drop in circuit common leads. Various circuit connections (such as four-point Kelvin) may be arranged to reduce or eliminate this source of error.

The IC junction temperature can be determined by comparing the voltage measurement with the internal power source against the voltage measurement with the temperature chamber.

\section*{COMPUTING IC TEMPERATURE RISE}

\section*{FINDING SAFE OPERATING LIMITS}

Here's how to calculate the safe operating limits for an IC. The first two examples are simple calculations involving maximum allowable power and are straightforward. The third and fourth examples are more complex and involve logic power, output power, and duty cycle.

Problem: Determine the maximum allowable power dissipation that can be handled safely by a 16 -lead Kovar DIP with an \(\mathrm{R}_{\theta}\) of \(125^{\circ} \mathrm{C} / \mathrm{W}\) in an ambient temperature of \(70^{\circ} \mathrm{C}\).

Solution: From Equation 1, the maximum allowable power dissipation \(P_{D}\) for this IC is
\[
\begin{aligned}
P_{D} & =\frac{150^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}}{125^{\circ} \mathrm{C} / \mathrm{W}} \\
& =0.64 \mathrm{~W}
\end{aligned}
\]

Problem: Determine the maximum allowable power dissipation that can be handled by a 14 -lead copper DIP with a derating factor \(\mathrm{G}_{\theta}\) of \(16.67 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) in an ambient of \(70^{\circ} \mathrm{C}\).

Solution: Since the derating factor \(G_{\theta}\) is the reciprocal of thermal resistance \(R_{\theta}\) the maximum allowable power dissipation \(P_{D}\), from Equation 1 is
\[
\begin{aligned}
P_{\mathrm{D}} & =\left(150^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}\right) \times\left(16.67 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\right) \\
& =1.33 \mathrm{~W}
\end{aligned}
\]

Problem: Calculate the maximum junction temperature for a quad power driver with a thermal resistance of \(60^{\circ} \mathrm{C} / \mathrm{W}\) in an ambient of \(70^{\circ} \mathrm{C}\) and which is controlling a 250 mA load on each of the four outputs.

Solution: To determine the maximum (worst case) junction temperature for this IC, the maximum total power dissipation must be determined from the data listed on the IC data sheet. The specifications are usually listed as typical and minimum or maximum values. It is important to use maximum voltage and current limits to insure an adequate design. Common maximum values for an industrial power driver are \(\mathrm{V}_{\mathrm{cc}}=5.25 \mathrm{~V}, \mathrm{I}_{\mathrm{cc}}=25 \mathrm{~mA}\), and \(V_{\text {CESAT }}=0.7 \mathrm{~V}\), and \(\mathrm{I}_{\mathrm{C}}=250 \mathrm{~mA}\). From Equations 2 and 3 , worst case logic and output power dissipation are
\[
\begin{aligned}
P_{1} & =4(5.25 \mathrm{~V} \times 25 \mathrm{~mA}) \\
& =525 \mathrm{~mW} \\
\mathrm{P}_{0} & =4(0.7 \mathrm{~V} \times 250 \mathrm{~mA}) \\
& =700 \mathrm{~mW}
\end{aligned}
\]

Thus, the total worst case power dissipation \(P_{D}\) is 525 mW plus 700 mW , or 1.225 W. From Equation 1, maximum junction temperature \(T_{j}\) is
\[
\begin{aligned}
\mathrm{T}_{J} & =70^{\circ} \mathrm{C}+(1.225 \mathrm{~W}) \times\left(16.67 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\right) \\
& =143.5^{\circ} \mathrm{C}
\end{aligned}
\]

Problem: Determine the acceptable duty cycle for a hermetic power driver with a thermal resistance of \(100^{\circ} \mathrm{C} / \mathrm{W}\) in an ambient of \(85^{\circ} \mathrm{C}\) and which is controlling load currents of 250 mA on each of four outputs.

Solution: From Equation 1, the allowable average power dissipation \(P_{D}\) for this \(I C\) is
\[
\begin{aligned}
P_{D} & =\frac{150^{\circ} \mathrm{C}-85^{\circ} \mathrm{C}}{100^{\circ} \mathrm{C} / \mathrm{W}} \\
& =0.65 \mathrm{~W}
\end{aligned}
\]

This means that there is 0.65 W limit on average power, but, not instantaneous power. If the duty cycle is low enough, and the ON time is not more than about 0.5 s , the average power dissipation can be considerably lower than the peak power. The ON, or peak power, is determined from the data sheet maximum values of \(V_{c c}, I_{c c}\), and \(\mathrm{V}_{\text {CEISAT }}\) at the specified load current of 250 mA . From Equations 2 and 3, logic-gate power \(\mathrm{P}_{1}\) and output power \(P_{0}\) for the ON state are
\[
\begin{aligned}
P_{1} & =4(5.5 \mathrm{~V} \times 26.5 \mathrm{~mA}) \\
& =583 \mathrm{~mW} \\
\mathrm{P}_{0} & =4(0.7 \mathrm{~V} \times 250 \mathrm{~mA}) \\
& =700 \mathrm{~mW}
\end{aligned}
\]

Instantaneous \(O N\) power \(P_{\text {ON }}\) is the sum of \(P_{1}\) and \(P_{0}\) for the ON state, or 1.283 W . The OFF power is primarily the power dissipated by the logic in the OFF state, and is found by using the \(I_{c c}\) maximum rated current listed on the specification sheet. The power dissipated in the output stage can be calculated from the leakage current \(I_{C}\) and supply voltage \(V_{C E}\). From Equations 2 and 3 , logic-gate power \(P_{1}\) and output power \(P_{0}\) for the OFF state are
\[
\begin{aligned}
\mathrm{P}_{1} & =4(5.5 \mathrm{~V} \times 7.5 \mathrm{~mA}) \\
& =165 \mathrm{~mW} \\
\mathrm{P}_{0} & =4(100 \mathrm{~V} \times 0.1 \mathrm{~mA}) \\
& =40 \mathrm{~mW}
\end{aligned}
\]

Instantaneous OFF power \(P_{\text {off }}\) is the sum of \(P_{1}\) and \(P_{0}\) for the off state, or 205 mW . From equation 4, acceptable duty cycle \(D\) is
\[
\begin{aligned}
D & =\frac{P_{D}-P_{\text {OFF }}}{P_{\text {ON }}-P_{\text {OFF }}} \\
& =\frac{0.65 \mathrm{~W}-0.205 \mathrm{~W}}{1.283 \mathrm{~W}-0.205 \mathrm{~W}} \\
& =41 \%
\end{aligned}
\]

\section*{COMPUTING IC TEMPERATURE RISE}

\section*{WHAT THE CURVES SHOW}

The junction temperature of an IC depends on several factors, including the thermal resistance of the IC and the operating duty cycle. Graphs showing the relationship of these factors are often useful in specifying an IC.


Typical thermal-resistance ratings for ICs in still air range from \(60^{\circ} \mathrm{C} / \mathrm{W}\) to \(140^{\circ} \mathrm{C} / \mathrm{W}\). The slope of each curve on this graph is equal to the derating factor \(G_{\theta}\), which is the reciprocal of thermal resistance \(\mathrm{R}_{\theta}\). For an ambient temperature of \(50^{\circ} \mathrm{C}\), a typical 14-lead flatpack with an \(R_{\theta}\) of \(140^{\circ} \mathrm{C} / \mathrm{W}\) can dissipate about 0.7 W. A typical DIP, however, with 14 copper-alloy leads can dissipate almost 1.7 W at \(50^{\circ} \mathrm{C}\).

The highest allowable package power dissipation shown here is 2.5 W. Other special-purpose DIP packages are available with power dissipation ratings as high as 3.3 W at \(0^{\circ} \mathrm{C}\left(\mathrm{R}_{\theta}=45^{\circ} \mathrm{C} / \mathrm{W}\right)\). If not for package limitations, IC chip dissipation might be greater than 9 W at an ambient temperature of up to \(70^{\circ} \mathrm{C}\).

Although the curve for plastic DIPs goes all the way to \(150^{\circ} \mathrm{C}\), they ordinarily are not used in ambients above \(85^{\circ} \mathrm{C}\) because of traditional package limitations. Hermetic DIPs are specified to temperatures of \(125^{\circ} \mathrm{C}\), and at \(150^{\circ} \mathrm{C}\) the device should be derated to 0 W . The higher specification limits for hermetic devices is the result of their design for use in rigorous, high-reliability military applications.

Duty cycle is important in calculating IC junction temperature because average power-not instantaneous power-is responsible for heating the IC. To convert from peak power to average power, multiply the peak power dissipation by the duty cycle. The averagepower rating is then used with the thermal-resistance rating to calculate the IC junction temperature. Thus, short duty cycles allow peak power to be high without exceeding the \(150^{\circ} \mathrm{C}\) junctiontemperature limit. However, this consideration applies only to ON times of less than 0.5 s .

\title{
APPLICATIONS INFORMATION
}

\section*{THERMAL RESISTANCEA RELIABILITY CONSIDERATION}

More and more the semiconductor component supplier and the ultimate system user are becoming aware of the need for reliable components. Most failure mechanisms responsible for reliability failures are temperature dependent and the kinetics of the failure reaction are normally described by an Arrhenius function. This dependence, therefore, demands the capability of measuring the mean temperature which an integrated circuit die will attain during operation to realistically assess the reliability of the part.

The problem addressed by this paper is the inconsistency of the measurement techniques and the results used by manufacturers and users to determine the thermal characteristics of packaged semiconductor components. Our objective is to provide insight into the considerations which must be applied when evaluating these thermal properties of the packaged component. These considerations are materials, geometry and environment.

Furthermore, we wish to instill uniformity in the method of determining thermal properties of packaged semiconductors through understanding of the variables involved which can lead to a useable industry standard.

\section*{RELIABILITY-THE TEMPERATURE FUNCTION}

The recognition of the problems one encounters in measuring the mean temperature of a die has been directly related to our experiences in our reliability assurance programs. The large number of device types manufactured require an equally large number of burn-in boards having different functions and geometry for the individual reliability studies. The variations in board density and thermal environment for a device under test have provided considerable junction temperature data from which we conclude that a "thermal resistance" measured in one oven with its set of conditions is not transferable to another oven with different boards, loading, etc. when the reference temperature for the measurement is the oven control temperature. Furthermore, it has become obvious that these same problems in measuring a mean die temperature exist in a system environment.

Most reactions which can cause a failure in an electrical parameter of an integrated circuit are chemical in nature and are influenced by temperature. The temperature dependence of these reactions has been described very well by S. Arrhenius in his treatment of reaction kinetics. \({ }^{1}\) In his treatment, the reaction velocity or rate is given by the equation
\[
\mathrm{dln} \mathrm{~V}_{\mathrm{r}} / \mathrm{dT}=\mathrm{E} / \mathrm{RT}^{2}
\]
where \(V\) is the specific reaction rate, T is the absolute temperature, \(R\) is the Molar Gas Constant, and \(E\) is the energy difference between a mole of active molecules and a mole of normal molecules.

\section*{THERMAL RESISTANCEA RELIABILITY CONSIDERATION}

This equation integrates to
\[
\ln V_{r}=E / R T+A
\]
where \(A\) is a constant which is the value of \(\ln V_{r}\) at \(1 / T=0,\left(\ln V_{r}\right)\). A more familiar expression is
\[
\ln V_{r}=\ln V_{r}^{\circ}-\epsilon / k T
\]
or
\[
V_{r}=V_{r}^{0} e-\epsilon / k T
\]
where \(\epsilon\) is the activation energy per molecule ( \(=\mathrm{E} / \mathrm{N}\) ), \(\mathrm{N}=\) Avagado's number and k is the gas constant per molecule ( \(=R / N\) ), which is generally known as the Boltzmann constant. it has the value
\[
8.6 \times 10^{-5} \mathrm{eV} /{ }^{\circ} \mathrm{K} .
\]
\(\mathrm{V}_{\mathrm{E}}\), the time rate of change of electrical parameters is proportional to \(V_{r}\), i.e., \(V_{E}=B V_{r}\). The amount of change in the electrical parameter necessary to cause a normal device to fail, \(\Delta P_{f}\), is \(V_{E} t_{f}\) where \(t_{f}\) is the time of failure.

Recalling that \(V_{E}=B V_{r}\), then
\[
\Delta P_{f}=B V_{r} t_{f}
\]

For a given device \(\Delta P_{f}\) is a constant, therefore,
\[
t_{f}=\Delta P_{f} B^{-1} / V_{r}
\]
but
\[
V_{r}=V_{r}^{\circ} e \in / k T
\]
therefore
\[
\left.t_{f}=\left(B^{-1} \Delta P_{f} / V_{r}^{\circ} e^{\epsilon k T}\right)=8 e^{\epsilon / k T}\right)
\]
where
\[
8=B^{-1} \Delta P_{f} / V_{r}^{0}
\]

The acceleration factor \((\overline{\mathrm{AF}})\) between any two temperatures is derived from this equation, when the activation energy for the failure reaction is known:
\[
\overline{\mathrm{AF}}=\mathrm{t}_{\mathrm{f}_{1}} / \mathrm{t}_{\mathrm{f}_{2}}=\mathrm{e}^{\epsilon / k\left(1 T_{1}-1 / T_{2}\right)}
\]

Activation energies of most reactions responsible for random failures in a normal operating period (beyond infant mortality) are nominally
(0.4-1.0) eV.

The importance of accurately determining the die temperature is now clear if one considers a not unrealistic situation where a device is thought to be operating with a die temperature of \(120^{\circ}\) and the actual temperature is \(150^{\circ} \mathrm{C}\). If the failure reaction has an activation energy of 0.7 eV , then the acceleration factor is 4.3 which means the device would fail in less than one quarter of the time it would have taken if the device actually operated at \(120^{\circ} \mathrm{C}\).

\section*{THERMAL RESISTANCE \(-\mathbf{R}_{\boldsymbol{\theta J A}}\)}

Quite frequently, applications engineers have made attempts to identify the temperature attained by a die when a steady state rate of heat is being generated by the die by applying the term called "Thermal Resistance." This "constant," designated \(R_{\theta J A}\), or simply \(\theta_{J A}\), relates the temperature rise of a packaged integrated circuit die above an ambient temperature when a known constant power is generated in the die. This term is normally defined as
\[
\theta_{J A}=\left(T_{J}-T_{A}\right) / P_{D}
\]
where \(T_{J}\) is the mean junction or die temperature, \(T_{A}\) is an ambient temperature, and \(P_{D}\) is the power generated within the die which must be conducted from the die to the ambient. This is occasionally designated \(Q_{T}\), the time rate of heat generation in the die. Thermal resistance data supplied by manufacturers may be referenced to a cubic foot of free or still air, flowing air at some velocity, or simply no reference. These are some of the definitions of "ambient" from which one must determine where to measure \(T_{A}\).

Thermal resistance as defined by \(\theta_{J A}\) is not constant. It is made up of a constant term (or terms) in series with a number of variable terms. The constant terms relate to the package materials and geometry, which we will designate \(\theta_{\mathrm{Jc}_{\mathrm{i}}}\) and the variable terms relate to the heat paths from the package boundary to some isothermal envelope in the system which has the temperature \(T_{A}\). Even if the system for measuring \(\theta_{J A}\) is defined, it is virtually impossible to reproduce that system in an application since the external thermal paths are determined by the method of mounting, the printed wiring board if used, other heat generating components on the board or in the vicinity, air flow patterns, etc. These are all variables for each application. We have measured values of \(\theta_{J A}\) for the same device which vary by a factor of two when the mounting and environmental conditions are changed. The values in the \(\theta_{\mathrm{JA}}\) column in Tables 2 and 3 are indicative of the variation.

One is tempted to partition \(\theta_{J A}\) into two thermal terms,
\[
\theta_{J A}=\theta_{J C}+\theta_{C A}
\]
where \(\theta_{\mathrm{JC}}\) is defined as the thermal resistance from the source of power at \(T_{\text {, }}\) to the boundary of the package not including the external legs, and \(\theta_{C A}\) is the thermal resistance from the package boundary to that isothermal envelope at \(T_{A}\). However, when one examines the thermal profile along the surface of a plastic dual-in-line package such as shown in Figure 1, it is immediately obvious that a definition of \(\theta_{\mathrm{Jc}}\)
\[
\theta_{\mathrm{Jc}}=\left(T_{\mathrm{J}}-T_{\mathrm{C}}\right) / \mathrm{P}_{\mathrm{D}}
\]

\section*{THERMAL RESISTANCEA RELIABILITY CONSIDERATION}

cannot be applied because \(T_{C}\) varies with position. Similarly, the term \(\theta_{C A}\) defined by
\[
\theta_{C A}=\left(T_{C}-T_{A}\right) / P_{D}
\]
suffers from the same variablility in \(T_{C}\). This being the case, it is invalid to partition \(\theta_{J A}\) when operating on the total power to be dissipated, \(P_{D}\).

\section*{THE THERMAL MODEL}

When one examines a plastic package supplied by an individual manufacturer it is found that the geometry of the lead frame, its position within the package boundary, its composition, the composition of the plastic and its filler, the internal wire bonding are very carefully controlled and constant in time. This being the case one can readily build a model of the package which can be as invariant as the package material properties. If one considers all possible heat flows, a very complex model emerges. However, if the thermal conductivities of the package materials and the orders of magnitude difference in the values of these conductivities are considered, a simplified workable model can be generated by neglecting heat paths where heat flows are minimal. The simplified model shown in Figure 2 has ignored the heat flow between leads and assumes that the large difference between the thermal conductivity of the loaded plastic and the metals in the package define the specified heat paths. For example, the heat flow between leads would be a shunting resistor between heat paths in the model. The thermal conductivity of most plastics range between 1.5 and \(3 \times 10^{-3}\) calories \(/ \mathrm{cm}-^{\circ} \mathrm{C}\) while copper based materials range between 0.5 and 0.82 calories \(/ \mathrm{cm}-{ }^{\circ} \mathrm{C}\) and nickel based alloys are about 0.03 calories \(/ \mathrm{cm}-{ }^{\circ} \mathrm{C}\).

The heat paths defined by \(\theta_{\mathrm{Jc}_{\mathrm{i}}}\), where i refers to a particular path, radiate from the chip to an area on the package periphery defined by the projected chip or pad area as well as the mean cross-sectional area of each of the leads within the plastic package boundary (see Figure 1). Because of package symmetry, a 16-lead isolated-pad package may have seven different heat paths which can be characterized. The thermal resistance, \(\theta_{\mathrm{Jc}}\), can be calculated for each path from the geometry and material' properties. For example \(\theta_{\mathrm{Jc}_{1}}\) is the resistance from the top of the chip to the projected area on the package surface. The value of \(\theta_{\mathrm{Jc}}\), is given by
\[
\theta_{\mathrm{Jc}_{1}}=\left(\mathrm{T}_{\mathrm{J}}-\mathrm{T}_{\mathrm{c}_{\mathrm{i}}}\right) / \mathrm{q}_{1}=\mathrm{L} / \mathrm{K}_{\mathrm{p}} \mathrm{~A}
\]
where \(L\) is the length of the heat path (thickness of the plastic above the die), \(A\) is the cross-sectional area of the heat path (area of the die or the pad), \(K_{p}\) is the thermal conductivity of the loaded plastic and \(q_{1}\) is the heat/second flowing in the path defined by \(A\) and \(L\).
\(\theta_{\mathrm{JC}_{2}}\) is the thermal resistance from the top of the die through the silicon, through the pad and through the plastic to the bottom surface. The value of \(\theta_{\mathrm{Jc}_{2}}\) is given by
\[
\begin{aligned}
& \theta_{J C_{2}}=\left(T_{J}-T_{C_{2}}\right) / q_{2}= \\
& {[1 / A] \sum L_{n} / K_{n} \quad n=\text { Si, Metal, Plastic }}
\end{aligned}
\]

\section*{THERMAL RESISTANCEA RELIABILITY CONSIDERATION}

Similar expressions can be derived for each of the leads and they have the form
\[
\begin{aligned}
& \theta_{J c_{i}}=\left(T_{j}-T_{C_{i}}\right) / q_{i}= \\
& {[1 / t]\left[\left(L / K_{p} W_{p}\right)+\left(1 / K_{M}\right) \sum L_{n} / W_{n}\right]} \\
& \quad n=1,2 \ldots \ldots . .
\end{aligned}
\]
where \(t\) is the thickness of the lead frame, \(\mathrm{K}_{\mathrm{p}}\) is the thermal conductivity of the loaded plastic, \(\mathrm{K}_{\mathrm{M}}\) is the thermal conductivity of the frame metal, \(L_{n}\) is the mean length of each connected portion of a leg segment having a mean width, \(\mathrm{W}_{\mathrm{n}}\). In accord with the model, each internal path characterized by a thermal resistance, \(\theta_{J c_{i}}\), is in series with an external thermal resistance, \(\theta_{c_{i} A}\), which completes the path to \(T_{A}\). The value of \(\theta_{C_{i A}}\) can be calculated from the amount of heat, \(q_{i}\), flowing through the internal package path and the temperature difference, \(\left(T_{c_{i}}-T_{A}\right)\), with the equation
\[
\theta_{C_{i A}}=\left(T_{C_{i}}-T_{A}\right) / q_{i} .
\]

Values of \(\theta_{C_{i A}}\) are variable and depend upon the specific environment.

We identify the heat paths in our calculations and data as follows: a) when \(i=1\), the path is from die to case surface directly above, b) when \(i=2\), the path is from die to the case surface directly below and c) when \(i=3,4,5 \ldots\) the path is from die through an identified metal lead to the intersection with the plastic surface.

\section*{VERIFICATION OF MODEL}

From the model one can derive the minimum thermal resistance which is characteristic of the package. This can be calculated for the condition when all case temperatures are equal and at \(T_{A}\). This is equivalent to shorting all external thermal resistances so that \(T_{C_{i}}=T_{A}\). When all \(T_{C_{i}}\) are equal, the reciprocal of the sum of the reciprocals of all \(\theta_{\mathrm{Jc}_{\mathrm{i}}}\) is the minimum thermal resistance for the package. This is realized experimentally by placing the unit in an infinite heat sink such as a rapidly stirred, low-viscosity controlled temperature bath. The case temperature is now forced to be the same over all surfaces and by definition it is \(T_{A} . \theta_{J c}\) is the minimum limit of \(\theta_{J A}\). Table 1 shows the agreement between the values of \(\theta_{\mathrm{Jc}}\) calculated from the model when the case temperatures are

TABLE 1
COMPARISON OF CALCULATED AND EXPERIMENTAL VALUES OF [ \(\left.\boldsymbol{\theta}_{\mathbf{J C}}\right] \mathbf{T}_{\mathbf{C}_{\mathbf{i}}}=\mathbf{T}_{\mathbf{A}}\) (All measurements in \({ }^{\circ} \mathbf{C} / \mathbf{W}\) )
\begin{tabular}{|l|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Package \\
Type
\end{tabular}} & \multirow{2}{|c|}{\begin{tabular}{c} 
Frame \\
Material
\end{tabular}} & \multicolumn{2}{|c|}{\(\left[\theta_{\mathrm{Jc}}\right] \mathrm{T}_{\mathrm{G}}=\mathrm{T}_{\mathrm{A}}\)} \\
\cline { 3 - 4 } & Experimental & Calculated \\
\hline \begin{tabular}{l} 
16-Pin, Isolated \\
Pad, Epoxy 1
\end{tabular} & Copper & \(41 \pm 3\) & 43 \\
\begin{tabular}{l} 
16-Pin, Isolated \\
Pad, Epoxy I
\end{tabular} & Kovar & \(100 \pm 4\) & 93 \\
16-Pin Tab & Copper & \(8.6 \pm .7\) & 8.5 \\
\hline
\end{tabular}
shorted together and the values experimentally measured in a controlled temperature liquid bath. The agreement between calculated and experimental values for packages constructed from different materials enhance the validity of the model.

\section*{APPLYING THE MODEL TO MEASURE T}

Having verified the model, any one of the identified heat paths, which has a constant thermal resistance, \(\theta_{\mathrm{Jc}_{\mathrm{i}}}\), can now be used to determine quite accurately the die temperature, \(T_{J}\). If one chooses to measure the case temperature directly above the die, the difference between die temperature and case temperature is related to the heat flow, \(q_{i}\), through that path by the thermal conductivity equation:
\[
q_{i}=K_{p} A\left(T_{J}-T_{C_{1}}\right) / L_{1} .
\]

Rearranging this equation to
\[
\left(T_{J}-T_{C_{1}}\right) / q_{1}=L_{1} / k_{p} A_{1}=\theta_{J c_{1}}
\]

Then
\[
T_{j}=T_{c_{1}}+q_{1} \theta_{j c_{1}}
\]

If the fraction of total heat, \(P_{D}\), generated by the die which passes through path 1 is defined as \(k\), then
\[
q_{1}=k_{1} P_{D}
\]

Substituting into the previous equation \(T_{j}\) is now referenced to \(T_{C_{1}}\) by
\[
T_{J}=T_{c_{1}}+k_{i} \theta_{J c_{1}} P_{D}
\]
where \(T_{J}, T_{C 1}\), and \(P_{D}\) are experimentally measurable quantities. Values of \(k_{1} \theta_{\mathrm{Jc}}\) can be determined. This term can be used to determine \(T_{J}\) in any environment by measuring \(T_{C_{1}}\) and the total heat generated by the die. This equation applies for any path, i, i.e.
\[
T_{J}=T_{c_{1}}+k_{i} \theta_{J c_{i}} P_{D}
\]

Experimental results are presented in Table 2 which establish that \(\mathrm{k}_{\mathrm{i}} \theta_{\mathrm{Jc}}^{\mathrm{i}}\) is a constant, the magnitude of which is determined by the heat path chosen.

\section*{THIERMAL RESISTANCE- \\ A RDLIABHILTY CONSIDERATION}

TABLE 2
THERMAL RESISTANCE VALUES-ISOLATED PAD-EPOXY PACKAGE (All measurements in \({ }^{\circ} \mathbf{C / W}\) )
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Device & Condition of Measurement & \(\boldsymbol{\theta}_{\text {JA }}\) & \(\mathrm{k}_{4} \mathrm{\theta}_{\mathrm{c}_{4} \mathrm{~A}}\) & \(\mathrm{k}_{1} \mathrm{\theta}_{\mathrm{C}_{1} \mathrm{~A}}\) & \(\mathrm{k}_{1} \boldsymbol{\theta}_{\mathrm{Jc}_{1}}\) & \(\mathrm{k}_{4} \boldsymbol{\theta}_{\mathrm{Jc}}^{4}\) \\
\hline ULN2003A 16-Pin Copper Frame & \(1 \mathrm{ft} .^{3}\) Still Air, Socket Mount & 84.7 & 39.1 & 48.1 & 36.6 & 45.6 \\
\hline ULN2003A 16-Pin Copper Frame & Oven \#1, 60 CFM, Pin Connectors & 60.0 & 17.0 & 25.2 & 34.8 & 42.3 \\
\hline ULN2003A 16-Pin Copper Frame & AAVID E type 5010 Heat Sink Oven \#1, 60 CFM & 50.4 & 11.4 & 15.2 & 35.2 & 39 \\
\hline ULN2003A 16-Pin Copper Frame & Fluorocarbon Bath, Pin Connectors & 41.3 & 3.3 & 2.9 & 38.4 & 38 \\
\hline
\end{tabular}

TABLE 3
THERMAL RESISTANCE VALUES-TAB PAD-EPOXY (All measurements in \({ }^{\circ} \mathbf{C} / \mathbf{W}\) )
\begin{tabular}{|c|c|c|c|c|}
\hline Device & Condition of Measurement & \(\theta_{\text {JA }}\) & \(K_{5} \theta_{c_{5}}{ }^{\text {A }}\) & \(\mathrm{K}_{5} \mathrm{~J}_{\mathrm{C}_{5}}\) \\
\hline Test Chip "B" Package & \begin{tabular}{l}
Oven \#1, \(\mathrm{T}_{\mathrm{A}}=50^{\circ}\), \\
60 CFM
\end{tabular} & 32.8 & 25.0 & 7.8 \\
\hline ULN2068B & \[
\begin{aligned}
& \text { Oven \#1, } T_{A}=50^{\circ}, \\
& 60 \mathrm{CFM}
\end{aligned}
\] & 34.9 & 26.4 & 8.5 \\
\hline ULN2068B & Socket Mount, FC-40 Bath & 23.2 & 13.5 & 9.7 \\
\hline ULN2068B & Socket Mounted on Board, FC-40 Bath & 26.8 & 17.4 & 9.4 \\
\hline Test Die "B" Package & Oven \#1, Soldered on Test Board, 60 CFM & 31.2 & 22.8 & 8.4 \\
\hline Test Die "B" Package & Oven \#1, Soldered in Test Board w/Staver Heat Sink & 22.3 & 14.2 & 8.1 \\
\hline
\end{tabular}

In our notation, \(\mathrm{k}_{4} \theta_{\mathrm{Jca}}\) is the thermal resistance of the path determined by measuring the temperature of pin 4 at the point of intersection with the case body. Further data are presented in Table 3 for a copper tab package where the pad on which the die is mounted extends to the outside of the package. The values of \(\mathrm{k}_{5} \theta_{\mathrm{Jc}_{5}}\) remain constant over a large change in environment. When \(i=5\), the heat path is from the die through the heat tab to the intersection with the case surface.

Figure 3 shows the outline of the frame in the 16-pin isolated-pad package which is designated the " A " package. The " B " package or tab package frame outline is also shown.

\section*{MEASUREMENT OF \(\mathbf{k}_{\mathbf{i}} \boldsymbol{\theta}_{\mathbf{J c}}^{\mathbf{i}}\)}

Although the derived equations indicate that \(\mathrm{k}_{\theta_{\mathrm{J}}}\) are determined by two temperature measurements at one power level, the values are more accurately determined from temperature versus power plots.

If one considers any one path, \(i\), in the model, that path is described by:
\[
T_{J}-T_{A}=q_{i}\left(\theta_{J C_{i}}+\theta_{C_{i} A}\right)
\]

Here again, if \(k_{i}\) is the fraction of the total heat \(\left(P_{D}\right)\) which traverses path \(i\), then the previous equation can be written
\[
T_{J}-T_{A}=k_{i} P_{D}\left(\theta_{J c_{i}}+\theta_{c_{i} A}\right)
\]
or rearranging terms
\[
\left(T_{J}-T_{A}\right) / P_{D}=k_{i} \theta_{\mathrm{Jc}_{i}}+k_{i} \theta_{C_{i} A}
\]

By definition \(\left(T_{J}-T_{A}\right) / P_{D}=\theta_{J A}\), therefore by subtitution and rearrangement
\[
k_{i} \theta_{J c_{i}}=\theta_{J A}-k_{i} \theta_{c_{i} A}
\]
where experimentally \(\theta_{J A}\) is the slope of a plot of \(T_{J}\) versus \(P_{D}\) and \(K_{i} \theta_{C A_{i}}\) is the slope of the plot of \(T_{c}\), versus \(P_{D}\). Figures 4,5 , and 6 are representative of the experimental plots for evaluation of \(k_{i} \theta_{\mathrm{Jc}_{i}}\).

\section*{T Ci \(^{\text {MEASUREMENT }}\)}

The numerical values of \(k_{i} \theta_{j c_{i}}\), which we have shown experimentally to be constant over a large variation in environmental conditions, are functions of the measuring system for determining the case or leg temperature, \(T_{c_{i}}\) : This can be shown by considering heat path 1 in the Model shown in Figure 2. In this case, \(\mathrm{q}_{1}=\left(\mathrm{T}_{\mathrm{J}}-\mathrm{T}_{\mathrm{A}}\right) /\left(\theta_{\mathrm{Jc}}^{1} 10+\theta_{\mathrm{C}_{1} A}\right)\). \(\theta_{j c_{1}}\) is defined as \(L_{1} / k_{p} A_{1}\), where \(A_{1}\) is determined by the die area. When a thermocouple is attached to the surface directly over the die, it also functions as a heat sink. This changes the effective area \(A\) of the internal heat path and also changes the external thermal resistance, \(\theta_{C_{1} A}\). The changes are functions of the thermocouple composition and size. The value of \(\theta_{\mathrm{Jc}}^{1}\) is now determined by the effective area of contact of the thermocouple and its value remains constant when the attached thermocouple's size is held constant. \(k_{1}\), \(\left(=q_{1} / Q_{t}\right)\), also changes because \(q_{1}\) is determined by the sum of \(\theta_{J C_{1}}\) and \(\theta_{C_{1} A}\). The term ( \(T_{J}-T_{A}\) ) is essentially constant within experimental error because \(q_{1}\) is small compared to \(Q_{t}\) and the variations in \(q_{1}\) do not measureably change the die temperature.

\section*{PLASTIC PACKAGE FRAME GEOMETRY}

"A"PACKAGE

"B" PACKAGE

FIGURE 3
\(\theta_{c_{1} A}\) decreases as the wire size of a copper-constantan thermocouple increases and it increases as the composition is changed from copper-constantan to iron constantan. The thermal conductivities of copper, iron, and constantan are respectively \(0.9,0.16\), and 0.054 cal/ \({ }^{\circ} \mathrm{C}-\mathrm{cm}\).

Data in Table 4 confirm the direction and change in \(k_{1} \theta_{\mathrm{JC}}\), with change in measuring system. Data were taken in the same oven ambient.

When the physical system for \(\mathrm{T}_{\mathrm{c}}\) measurement and the conditions for measurement are specified and held constant, values for \(\mathrm{k}_{1} \theta_{\mathrm{Jc}_{1}}\) are constants.

\section*{TABLE 4 VARIATIONS IN \(\mathrm{k}_{\mathbf{i}} \boldsymbol{\theta}_{\mathbf{J C}}^{\mathbf{1}} \mathbf{}\) WITH MEASUREMENT SYSTEM (AII measurements in \({ }^{\circ} \mathbf{C} / \mathbf{W}\) )}
\begin{tabular}{|c|c|c|c|c|}
\hline Device & \begin{tabular}{c} 
Condition of \\
Measurement
\end{tabular} & \(\boldsymbol{\theta}_{\mathbf{J A}}\) & \(\mathbf{k}_{\mathbf{1}} \boldsymbol{\theta}_{\mathbf{c}_{\mathbf{1}} \mathbf{A}}\) & 5.2 \\
\hline Test Device & 0.005 " Type "J" Thermocouple & 127.6 & \(\mathbf{k}_{\mathbf{1}} \boldsymbol{\theta}_{\mathbf{J c}_{\mathbf{1}}}\) \\
\hline Test Device & 0.012 " Type "J" Thermocouple & 123.5 & 75.4 \\
\hline Linear Circuit & 0.005 " Type " \(T\) " Thermocouple & 123.3 & 71.5 & 92.0 \\
\hline
\end{tabular}


FIGURE 5


FIGURE 6

\section*{\(T_{\mathbf{j}}\) MEASUREMENT FOR \(\mathbf{k}_{\mathbf{i}} \boldsymbol{\theta}_{\mathrm{Jc}_{\mathbf{i}}}\) DETERMINATION}

An accurate measurement of the value of \(k \theta_{\mathrm{Jc}}\) requires a method of measuring the mean temperature of the die, \(\mathrm{T}_{J}\). Techniques to make this measurement have been discussed elsewhere. (See Ref. 2, 3, 4) They involve measurement of a temperature sensitive parameter of an element on the die. The forward voltage drop across a diode measured at constant current is a commonly used parameter. One must observe caution when applying the calibration data for an element in an unpowered die to the measured values of that element when the die is powered. It is rather unique if a parasitic voltage or current from the powered portion of the die does not interact with the temperature measuring element. This interaction leads to an inaccurate indication of the true temperature.

A test chip with a number of temperature sensitive elements is valuable. Figure 7 is a photo micrograph of a test chip designed to evaluate thermal resistance values for various packages as well as package surface interactions. The die contains 3 heat generators, and 6 primary temperature sensors, which are either diodes or special resistors. Parasitics normally interact differently with different elements because of location or structure variations. Agreement in the value of temperatures measured simultaneously for different elements on the chip normally indicates a correct measurement.

Figure 8 illustrates errors which can be introduced when making static steady state measurements of temperature during power application. Observe the plots of \(\mathrm{T}_{\mathrm{J}}\) (from \(\mathrm{V}_{\text {eb }}\) calibration) versus \(\mathrm{P}_{\mathrm{D}}\) for three different diodes on the chip. Although the slopes of the plots after initial power agree within \(10 \%\), the initial portion of the curve indicates a negative thermal resistance and the offsets of the curves indicate a varying interaction at different power levels. Although calculation of thermal resistance by the slope method would introduce a similar error for all three diodes, the single power point method for calculating \(k_{i} \theta_{\mathrm{Jc}}\), where \(\mathrm{k}_{\mathrm{\theta}_{\mathrm{Jc}}}=\left(\mathrm{T}_{J}-\mathrm{T}_{\mathrm{c}}\right) / \mathrm{P}_{\mathrm{D}}\), would introduce considerable and different levels of error in the calculated values for each diode measurement.

For example, if temperature measurements were made at a power level of 0.22 W , one would calculate a value of \(44.6^{\circ} \mathrm{C} / \mathrm{W}\) for \(\mathrm{k}_{\theta_{\mathrm{Jc}}}\) using \(\mathrm{T}_{\mathrm{j}}\) from diode \(7-15.57 .1^{\circ} \mathrm{C} / \mathrm{W}\) using \(\mathrm{T}_{\mathrm{j}}\) from diode \(7-5\), and \(63.8^{\circ} \mathrm{C} / \mathrm{W}\) using \(T_{\text {f }}\) from diode 7-6. The true value which was verified by pulse measurements was \(97^{\circ} \mathrm{C} / \mathrm{W}\).

\section*{THIERMAL RESISTANCE}

\section*{A RELIABILITY CONSIDERATION}


FIGURE 7


FIGURE 8

To eliminate interactions between the powered portion of a circuit and the temperature sensing element during measurement, the circuit shown in Figure 9 was developed. This circuit was designed for thermal evaluaton of packages in which the function could be a linear circuit, a digital circuit, or the standard test chip which has a number of different power sources and temperature sensing elements.

In operation, the circuit applies power at a measured level to the device under test for approximately one second, interrupts power for 40 microseconds, and continues this cycle throughout the test period. At the beginning of the 40-microsecond power off interval, a 10-microsecond delay allows circuit transients to decay before the diode current is activated. A 6-microsecond delay allows the current to settle before a sample and hold circuit samples the diode voltage to determine the chip temperature. This sequence allows the package under test to come to thermal equalibrium with the environment which approaches that for continuous power input. The power down sequence and temperature measurement interval are short enough to ensure that the actual temperature drop when power is removed is less than the sensitivity of the temperature sensitive element.

The case temperature measurements, \(\mathrm{T}_{\mathrm{C}}\), can be made by thermocouple or by infra-red measurements. \({ }^{4}\) In theory, the infra-red measurements would be preferred since a conductive contact is not made to the surface which is to be measured. In practice, a number of difficulties with I.R. measurements are encountered. The emissivity of the surface to be measured must be controlled to give accurate measurements. This normally requires painting the surface with a "proprietary" film. When the emissivity is mastered, two larger difficulties must be overcome; a) physically placing the infra-red measuring instrument into the system to view a package surface when the unit may be buried in a maze of printed wiring boards and circuitry and b) the cost of available instrumentation.

The thermocouple technique to measure case temperature is a practical and reliable method when the composition of the thermocouples, its physical size, its location on the package, and the method of its attachment are defined. The method of measurement can be standardized and provides an accurate, inexpensive method for the applications engineer or the reliability engineer to determine a reference temperature to which the temperature rise across the package path, \(\left(k_{i} \theta_{\mathrm{Jc}}\right) P_{\mathrm{D}}\), can be applied in order to determine a true \(\mathrm{T}_{\mathrm{J}}\).

\section*{THERMAL RESISTANCE \\ A RELIABILITY CONSIDERATION}


FIGURE 9

\section*{REFERENCES}
1. S. Glasstone, Textbook of Physical Chemistry, 2nd Edition, D. Van Nostrand Co. Inc., New York, 1946
2. P. E. Roughan, Thermal Resistance of Integrated Circuit Packages, Technical Paper TP72-7, Sprague Electric Co., 1972
3. F. R. Dewey and P. R. Emerald, Computing IC Temperature Rise, Machine Design, pp 98-101, June 1977
4. C. A. Lidback, Scanning I. R. Microscopy Techniques for Semiconductor Thermal Analysis. 17th Annual Proceedings Reliability Physics 1979 IEEE Catalog No. 79CH1425-8 Phy.

\section*{PACKAGE OUTLINES}

\section*{PLASTIC DIP (0.300" row spacing)}

PACKAGE DESIGNATORS A, B, or M
Dimensions in Inches

\(\left.\begin{array}{|l|l|c|c|c|c|c|c|c|}\hline \text { N } & \begin{array}{l}\text { Number of Leads } \\ \text { Pkg. Designator }\end{array} & \begin{array}{c}8 \\ M\end{array} & \begin{array}{c}14 \\ \text { A }\end{array} & \begin{array}{c}16 \\ \text { A }\end{array} & \begin{array}{c}16 \\ B\end{array} & \begin{array}{c}18 \\ A\end{array} & \begin{array}{c}20 \\ A\end{array} & \begin{array}{c}24 \\ B\end{array} \\ \hline \text { D } & \text { Body Length } & 0.348 / 0.430 & 0.725 / 0.795 & 0.745 / 0.840 & 0.745 / 0.840 & 0.845 / 0.925 & 0.925 / 1.060 & 1.125 / 1.275 \\ \hline \text { Notes } & \text { (Leads Affected) } & 1(1,4,5,8) & - & 1(1,8,9,16) & \begin{array}{c}1(1,8,9,16) \\ 2(4,5,12,13) \\ 3\end{array} & - & - & 2(5-7,18-20) \\ \text { or } \\ 2(6,7,18,19)\end{array}\right]\)

NOTES: 1. Leads \(1, \mathrm{~N} / 2,(\mathrm{~N} / 2)+1\), and N may be half leads at vendor's option.
2. Webbed lead frame. Leads indicated are internally one piece.
3. Maximum lead thickness is 0.020 ".
4. Lead thickness is measured at seating plane or below.
5. Lead spacing tolerance is non-cumulative.
6. Exact body and lead configuration at vendor's option within limits shown.

\section*{PACKAGE OUTLINES}

\section*{PLASTIC DIP \\ ( 7.62 mm row spacing)}

PACKAGE DESIGNATORS A, B, or M
Dimensions in Millimeters
(Based on 1" \(=\mathbf{2 5 . 4} \mathbf{~ m m}\) )

\begin{tabular}{|l|l|c|c|c|c|c|c|c|}
\hline N & \begin{tabular}{l} 
Number of Leads \\
Pkg. Designator
\end{tabular} & \begin{tabular}{c}
8 \\
M
\end{tabular} & \begin{tabular}{c}
14 \\
A
\end{tabular} & \begin{tabular}{c}
16 \\
A
\end{tabular} & \begin{tabular}{c}
16 \\
B
\end{tabular} & \begin{tabular}{c}
18 \\
A
\end{tabular} & \begin{tabular}{c}
20 \\
A
\end{tabular} & \begin{tabular}{c}
24 \\
B
\end{tabular} \\
\hline D & Body Length & \(8.84 / 10.92\) & \(18.42 / 20.19\) & \(18.93 / 21.33\) & \(18.93 / 21.33\) & \(21.47 / 23.49\) & \(23.5 / 26.9\) & \(28.6 / 32.3\) \\
\hline Notes & (Leads Affected) & \(1(1,4,5,8)\) & - & \(1(1,8,9,16)\) & \begin{tabular}{c}
\(1(1,8,9,16)\) \\
\(2(4,5,12,13)\) \\
3
\end{tabular} & - & - & \begin{tabular}{c}
\(2(5-7,18-20)\) \\
or \\
\(2(6,7,18,19)\)
\end{tabular} \\
\hline & & & & & & & & \\
\hline JEDEC Outline Designation & MS-001AB & MS-001AC & MS-001AA & - & MS-001AD & MS-001AE & MS-001AF \\
\hline
\end{tabular}

NOTES: 1 . Leads \(1, N / 2,(N / 2)+1\), and \(N\) may be half leads at vendor's option.
2. Webbed lead frame. Leads indicated are internally one piece.
3. Maximum lead thickness is 0.508 mm .
4. Lead thickness is measured at seating plane or below.
5. Lead spacing tolerance is non-cumulative.
6. Exact body and lead configuration at vendor's option within limits shown.

\section*{PACKAGE OUTLINES}

\section*{PLASTIC DIP \\ (0.400" row spacing)}

\section*{PACKAGE DESIGNATOR A \\ Dimensions in Inches}


Dwg. MA-002A in
\begin{tabular}{|l|l|c|c|c|c|c|c|c|}
\hline N & \begin{tabular}{l} 
Number of Leads \\
Pkg. Designator
\end{tabular} & \begin{tabular}{c}
22 \\
A
\end{tabular} & & & & & & \\
\hline D & Body Length & \(1.050 / 1.120\) & & & & & & \\
\hline Notes & (Leads Affected) & - & & & & & & \\
\hline JEDEC Outline Designation & MS-010AA & & & & & & \\
\hline
\end{tabular}

NOTES: 2. Webbed lead frame. Leads indicated are internally one piece.
4. Lead thickness is measured at seating plane or below.
5. Lead spacing tolerance is non-cumulative.
6. Exact body and lead configuration at vendor's option within limits shown.

\section*{PACKAGE OUTLINES}

\section*{PLASTIC DIP (10.16 mm row spacing)}

\section*{PACKAGE DESIGNATOR A}

Dimensions in Millimeters
(Based on \(1^{\prime \prime}=\mathbf{2 5 . 4} \mathbf{~ m m}\) )


Dwg. MA-002A mm
\begin{tabular}{|l|l|c|c|c|c|c|c|c|}
\hline N & \begin{tabular}{l} 
Number of Leads \\
Pkg. Designator
\end{tabular} & \begin{tabular}{c}
22 \\
A
\end{tabular} & & & & & & \\
\hline D & Body Length & \(26.67 / 28.44\) & & & & & & \\
\hline Notes & (Leads Affected) & - & & & & & & \\
\hline JEDEC Outline Designation & MS-010AA & & & & & & \\
\hline
\end{tabular}

NOTES: 2. Webbed lead frame. Leads indicated are internally one piece.
4. Lead thickness is measured at seating plane or below.
5. Lead spacing tolerance is non-cumulative.
6. Exact body and lead configuration at vendor's option within limits shown.

\section*{PACKAGE OUTLINES}

\section*{PLASTIC DIP (0.600" row spacing)}

\section*{PACKAGE DESIGNATOR A}

Dimensions in Inches


Dwg. MA-003A in
\begin{tabular}{|l|l|c|c|c|c|c|c|c|}
\hline N & \begin{tabular}{l} 
Number of Leads \\
Pkg. Designator
\end{tabular} & \begin{tabular}{c}
28 \\
A
\end{tabular} & \begin{tabular}{c}
40 \\
A
\end{tabular} & & & & & \\
\hline D & Body Length & \(1.380 / 1.565\) & \(1.980 / 2.095\) & & & & & \\
\hline Notes & - & - & & & & & \\
\hline JEDEC Outline Designation & MS-011AB & MS-011AC & & & & & \\
\hline
\end{tabular}

NOTES: 4. Lead thickness is measured at seating plane or below.
5. Lead spacing tolerance is non-cumulative.
6. Exact body and lead configuration at vendor's option within limits shown.

\section*{PACKAGE OUTLINES}

\section*{PLASTIC DIP ( 15.24 mm row spacing)}

PACKAGE DESIGNATOR A
Dimensions in Millimeters
(Based on 1" \(=\mathbf{2 5 . 4} \mathbf{~ m m}\) )

\begin{tabular}{|l|l|c|c|c|c|c|c|c|}
\hline N & \begin{tabular}{l} 
Number of Leads \\
Pkg. Designator
\end{tabular} & \begin{tabular}{c}
28 \\
A
\end{tabular} & \begin{tabular}{c}
40 \\
A
\end{tabular} & & & & & \\
\hline D & Body Length & \(35.1 / 39.7\) & \(50.3 / 53.2\) & & & & & \\
\hline Notes & - & - & & & & & \\
\hline JEDEC Outline Designation & MS-011AB & MS-011AC & & & & & \\
\hline
\end{tabular}

NOTES: 4. Lead thickness is measured at seating plane or below.
5. Lead spacing tolerance is non-cumulative.
6. Exact body and lead configuration at vendor's option within limits shown.

\section*{PACKAGE OUTLINES}

\section*{SQUARE PLASTIC LEADED CHIP CARRIER (PQCC)}

\author{
PACKAGE DESIGNATORS EA, EB, or EP \\ Dimensions in Inches
}


Dwg. MA-005 in
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \(N\) & Number of Leads Pkg. Designator & \[
\begin{aligned}
& 20 \\
& E P
\end{aligned}
\] & \[
\begin{aligned}
& 28 \\
& \text { EA }
\end{aligned}
\] & \[
\begin{aligned}
& 28 \\
& E B
\end{aligned}
\] & \[
\begin{aligned}
& 28 \\
& E P
\end{aligned}
\] & \[
\begin{aligned}
& 44 \\
& \text { EB }
\end{aligned}
\] & \[
\begin{aligned}
& 44 \\
& E P
\end{aligned}
\] & \\
\hline D & Overall Length & 0.385/0.395 & 0.485/0.495 & 0.485/0.495 & 0.485/0.495 & 0.685/0.695 & 0.685/0.695 & \\
\hline D1 & Body Length & 0.350/0.356 & 0.450/0.456 & 0.450/0.456 & 0.450/0.456 & 0.650/0.656 & 0.650/0.656 & \\
\hline D2 & Row Spacing & 0.290/0.330 & 0.390/0.430 & 0.390/0.430 & 0.390/0.430 & 0.590/0.630 & 0.590/0.630 & \\
\hline E & Overall Width & 0.385/0.395 & 0.485/0.495 & 0.485/0.495 & 0.485/0.495 & 0.685/0.695 & 0.685/0.695 & \\
\hline E1 & Body Width & 0.350/0.356 & 0.450/0.456 & 0.450/0.456 & 0.450/0.456 & 0.650/0.656 & 0.650/0.656 & \\
\hline E2 & Row Spacing & 0.290/0.330 & 0.390/0.430 & 0.390/0.430 & 0.390/0.430 & 0.590/0.630 & 0.590/0.630 & \\
\hline \multicolumn{2}{|l|}{Notes (Leads Affected)} & - & 2 (12-18) & 2 (5-11, 19-25) & - & 2 (7-17, 29-39) & - & \\
\hline \multicolumn{2}{|l|}{JEDEC Outline Designation} & MO-047AA* & MO-047AB* & MO-047AB* & MO-047AB* & MO-047AC* & MO-047AC* & \\
\hline
\end{tabular}

NOTES: 1. Index is centered on " D " side.
2. Webbed lead frame. Leads indicated are internally one piece.
3. Lead spacing tolerance is non-cumulative.
4. Exact body and lead configuration at vendor's option within limits shown.
*Except for terminal shoulder height. Intended to meet new JEDEC Standard when that is approved.

\section*{PACKAGE OUTLINES}

\section*{SQUARE PLASTIC LEADED CHIP CARRIER (PQCC)}

PACKAGE DESIGNATORS EA, EB, or EP
Dimensions in Millimeters
(Based on 1" \(=25.4\) mm)

\begin{tabular}{|l|l|c|c|c|c|c|c|c|}
\hline N & Number of Leads & 20 & 28 & 28 & 28 & 44 & 44 \\
& Pkg. Designator & EP & EA & EB & EP & EB & EP & \\
\hline D & Overall Length & \(9.78 / 10.03\) & \(12.32 / 12.57\) & \(12.32 / 12.57\) & \(12.32 / 12.57\) & \(17.40 / 17.65\) & \(17.40 / 17.65\) & \\
D1 & Body Length & \(8.890 / 9.042\) & \(11.430 / 11.582\) & \(11.430 / 11.582\) & \(11.430 / 11.582\) & \(16.510 / 16.662\) & \(16.510 / 16.662\) & \\
D2 & Row Spacing & \(7.37 / 8.38\) & \(9.91 / 10.92\) & \(9.91 / 10.92\) & \(9.91 / 10.92\) & \(14.99 / 16.00\) & \(14.99 / 16.00\) & \\
E & Overall Width & \(9.78 / 10.03\) & \(12.32 / 12.57\) & \(12.32 / 12.57\) & \(12.32 / 12.57\) & \(17.40 / 17.65\) & \(17.40 / 17.65\) & \\
E1 & Body Width & \(8.890 / 9.042\) & \(11.430 / 11.582\) & \(11.430 / 11.582\) & \(11.430 / 11.582\) & \(16.510 / 16.662\) & \(16.510 / 16.662\) & \\
E2 & Row Spacing & \(7.37 / 8.38\) & \(9.91 / 10.92\) & \(9.91 / 10.92\) & \(9.91 / 10.92\) & \(14.99 / 16.00\) & \(14.99 / 16.00\) & \\
\hline Notes & (Leads Affected) & - & \(2(12-18)\) & \(2(5-11,19-25)\) & - & \(2(7-17,29-39)\) & - & \\
\hline \multicolumn{2}{|l|}{ JEDEC Outline Designation } & MO-047AA \(^{*}\) & MO-047AB \(^{*}\) & MO-047AB \(^{*}\) & MO-047AB \(^{*}\) & MO-047AC \(^{*}\) & MO-047AC* \(^{*}\) & \\
\hline
\end{tabular}

NOTES: 1. Index is centered on "D" side.
2. Webbed lead frame. Leads indicated are internally one piece.
3. Lead spacing tolerance is non-cumulative.
4. Exact body and lead configuration at vendor's option within limits shown
*Except for terminal shoulder height. Intended to meet new JEDEC Standard when that is approved.

\section*{PACKAGE OUTLINES}

\section*{RECT. PLASTIC LEADED CHIP CARRIER (PQCC)}

PACKAGE DESIGNATOR EQ
Dimensions in Inches

\begin{tabular}{|l|l|c|c|c|c|c|c|c|}
\hline N & \begin{tabular}{l} 
Number of Leads \\
Pkg. Designator
\end{tabular} & \begin{tabular}{c}
\(32(7 \times 9)\) \\
EQ
\end{tabular} & & & & & & \\
\hline D & Overall Length & \(0.485 / 0.495\) \\
D1 & Body Length & \(0.447 / 0.453\) \\
D2 & Row Spacing & \(0.376 / 0.446\) \\
E & Overall Width & \(0.585 / 0.595\) \\
E1 & Body Width & \(0.547 / 0.553\) \\
E2 & Row Spacing & \(0.476 / 0.546\) & & & & & & \\
\hline Notes & (Leads Affected) & - & & & & & \\
\hline JEDEC Outline Designation & MS-016AE & & & & & & \\
\hline
\end{tabular}

NOTES: 1. Index is centered on (short) " D " side.
3. Lead spacing tolerance is non-cumulative.
4. Exact body and lead configuration at vendor's option within limits shown

\title{
RECT. PLASTIC LEADED CHIP CARRIER (PQCC)
}

PACKAGE DESIGNATOR EQ
Dimensions in Millimeters
(Based on 1" \(=25.4 \mathbf{~ m m}\) )

\begin{tabular}{|l|l|c|c|c|c|c|c|c|}
\hline N & \begin{tabular}{l} 
Number of Leads \\
Pkg. Designator
\end{tabular} & \begin{tabular}{c}
\(32(7 \times 9)\) \\
EQ
\end{tabular} & & & & & & \\
\hline D & Overall Length & \(12.32 / 12.57\) & & & & & & \\
D1 & Body Length & \(11.36 / 11.50\) \\
D2 & Row Spacing & \(9.56 / 11.32\) \\
E & & & & & & \\
E1 & Overall Width & \(14.86 / 15.11\) & & & & & \\
Eody Width & \(13.90 / 14.04\) & & & & & \\
\hline Row Spacing & \(12.10 / 13.86\) & & & & & & \\
\hline Notes & Leads Affected) & - & & & & & & \\
\hline
\end{tabular}

NOTES: 1. Index is centered on (short) " D " side.
3. Lead spacing tolerance is non-cumulative.
4. Exact body and lead configuration at vendor's option within limits shown

\section*{PACKAGE OUTLINES}

\section*{THIN QUAD FLATPACK}

\section*{PACKAGE DESIGNATOR JT}

Dimensions in Inches
(Based on \(1 \mathrm{~mm}=0.3937\) ')


Dwg. MA-004 in

NOTES: 1. This device is similar to JEDEC registration MO-136BJ except for certain tolerances. Contact factory for detailed information.
2. Lead spacing tolerance is non-cumulative.
3. Exact body and lead configuration at vendor's option within limits shown.
4. The top package body size may be smaller than the bottom package body size by as much as 0.006 ". Body dimensions include mold mismatch but do not include mold protrusion.

\section*{PACKAGE OUTLINES}

\section*{THIN QUAD FLATPACK}

PACKAGE DESIGNATOR JT
Dimensions in Millimeters


Dwg. MA-004 mm

NOTES: 1. This device is similar to JEDEC registration MO-136BJ except for certain tolerances. Contact factory for detailed information.
2. Lead spacing tolerance is non-cumulative.
3. Exact body and lead configuration at vendor's option within limits shown.
4. The top package body size may be smaller than the bottom package body size by as much as 0.15 mm . Body dimensions include mold mismatch but do not include mold protrusion.

\section*{PACKAGE OUTLINES}

\section*{PLASTIC SIP}

\section*{PACKAGE DESIGNATOR K}

Dimensions in Inches


Dwg. MH-009 in

Dimensions in Millimeters
(Based on \(1^{\prime \prime}=25.4 \mathrm{~mm}\) )


Dwg. MH-009 mm

NOTES: 1. Tolerances on package height and width represent allowable mold offsets. Dimensions given are measured at the widest point (parting line).
2. Exact body and lead configuration at vendor's option within limits shown.

\section*{PACKAGE OUTLINES}

\section*{PLASTIC SIP}

\section*{PACKAGE DESIGNATOR KA}

Dimensions in Inches


Dwg. MH-010 in

Dimensions in Millimeters
(Based on \(1^{\prime \prime}=\mathbf{2 5 . 4} \mathbf{~ m m}\) )


Dwg. MH-010 mm

NOTES: 1. Tolerances on package height and width represent allowable mold offsets. Dimensions given are measured at the widest point (parting line).
2. Exact body and lead configuration at vendor's option within limits shown.

\section*{PACKAGE OUTLINES}

\section*{PLASTIC SOIC (0.150" body width)}

\section*{PACKAGE DESIGNATOR L}

Dimensions in Inches (Based on \(1 \mathbf{~ m m}=0.3937^{\prime \prime}\) )

\begin{tabular}{|l|l|c|c|c|c|c|c|c|}
\hline N & \begin{tabular}{l} 
Number of Leads \\
Pkg. Designator
\end{tabular} & 8 & L & 14 & 16 & & & \\
\hline L & Seated Height & \(0.0532 / 0.0688\) & \(0.0532 / 0.0688\) & \(0.0532 / 0.0688\) & & & & \\
\hline C & Lead Thickness & \(0.0075 / 0.0098\) & \(0.0075 / 0.0098\) & \(0.0075 / 0.0098\) & & & \\
D & Body Length & \(0.1890 / 0.1968\) & \(0.3367 / 0.3444\) & \(0.3859 / 0.3937\) & & & \\
E & Body Width & \(0.1497 / 0.1574\) & \(0.1497 / 0.1574\) & \(0.1497 / 0.1574\) & & & \\
H & Overall Width & \(0.2284 / 0.2440\) & \(0.2284 / 0.2440\) & \(0.2284 / 0.2440\) & & & & \\
\hline Notes & Leads Affected) & - & - & - & & & & \\
\hline JEDEC Outline Designation & MS-012AA & MS-012AB & MS-012AC & & & & \\
\hline
\end{tabular}

\footnotetext{
NOTES: 2. Lead spacing tolerance is non-cumulative.
3. Exact body and lead configuration at vendor's option within limits shown.
4. For package designator 'LR', see plastic small-outline transistor (SOT-23/TO-236AB).
}

\section*{PACKAGE OUTLINES}

\section*{PLASTIC SOIC ( 0.375 mm body width)}

\section*{PACKAGE DESIGNATOR L \\ Dimensions in Millimeters}

\begin{tabular}{|l|l|c|c|c|c|c|c|c|}
\hline N & \begin{tabular}{l} 
Number of Leads \\
Pkg. Designator
\end{tabular} & 8 & 14 & 16 & & & & \\
\hline A & Seated Height & \(1.35 / 1.75\) & \(1.35 / 1.75\) & \(1.35 / 1.75\) & & & \\
C & Lead Thickness & \(0.19 / 0.25\) & \(0.19 / 0.25\) & \(0.19 / 0.25\) & & & \\
D & Body Length & \(4.80 / 5.0\) & \(8.55 / 8.75\) & \(9.80 / 10.0\) & & & \\
E & Body Width & \(3.80 / 4.00\) & \(3.80 / 4.00\) & \(3.80 / 4.00\) & & & \\
H & Overall Width & \(5.80 / 6.20\) & \(5.80 / 6.20\) & \(5.80 / 6.20\) & & & \\
\hline Notes & (Leads Affected) & - & - & - & & & & \\
\hline JEDEC Outline Designation & MS-012AA & MS-012AB & MS-012AC & & & & \\
\hline
\end{tabular}

\footnotetext{
NOTES: 2. Lead spacing tolerance is non-cumulative.
}
3. Exact body and lead configuration at vendor's option within limits shown.
4. For package designator 'LR', see plastic small-outline transistor (SOT-23/TO-236AB).

\section*{PACKAGE OUTLINES}

\section*{WIDE-BODY PLASTIC SOIC (0.300" body width)}

\section*{PACKAGE DESIGNATORS LB or LW}

Dimensions in Inches
(Based on \(1 \mathrm{~mm}=\mathbf{0 . 3 9 3} 7^{\prime \prime}\) )


Dwg. No. A-13,648 in

\begin{tabular}{|l|l|c|c|c|c|c|c|c|}
\hline N & \begin{tabular}{l} 
Number of Leads \\
Pkg. Designator
\end{tabular} & \multicolumn{1}{c|}{\begin{tabular}{c}
16 \\
LB
\end{tabular}} & \multicolumn{1}{c|}{\begin{tabular}{c}
16 \\
LW
\end{tabular}} & & \begin{tabular}{c}
18 \\
LW
\end{tabular} & \begin{tabular}{c}
20 \\
LB
\end{tabular} & \begin{tabular}{c}
24 \\
LB
\end{tabular} & \begin{tabular}{c} 
LW
\end{tabular} \\
\hline A & Seated Height & \(0.0926 / 0.1043\) & \(0.0926 / 0.1043\) & & \(0.0926 / 0.1043\) & \(0.0926 / 0.1043\) & \(0.0926 / 0.1043\) & \(0.0926 / 0.1043\) \\
C & Lead Thickness & \(0.0091 / 0.0125\) & \(0.0091 / 0.0125\) & & \(0.0091 / 0.0125\) & \(0.0091 / 0.0125\) & \(0.0091 / 0.0125\) & \(0.0091 / 0.0125\) \\
D & Body Length & \(0.3977 / 0.4133\) & \(0.3977 / 0.4133\) & & \(0.4469 / 0.4625\) & \(0.4961 / 0.5118\) & \(0.5985 / 0.6141\) & \(0.6969 / 0.7125\) \\
E & Body Width & \(0.2914 / 0.2992\) & \(0.2914 / 0.2992\) & & \(0.2914 / 0.2992\) & \(0.2914 / 0.2992\) & \(0.2914 / 0.2992\) & \(0.2914 / 0.2992\) \\
H & Overall Width & \(0.394 / 0.419\) & \(0.394 / 0.419\) & & \(0.394 / 0.419\) & \(0.394 / 0.419\) & \(0.394 / 0.419\) & \(0.394 / 0.419\) \\
\hline Notes & Leads Affected) & \(1(4,5,12,13)\) & - & & - & \(1(4-7,14-17)\) & \(1(6,7,18,19)\) & - \\
\hline JEDEC Outline Designation & MS-013AA & MS-013AA & & & MS-013AB & MS-013AC & MS-013AD & MS-013AE \\
\hline
\end{tabular}

\footnotetext{
NOTES: 1. Webbed lead frame. Leads indicated are internally one piece.
2. Lead spacing tolerance is non-cumulative.
3. Exact body and lead configuration at vendor's option within limits shown.
4. For package designator 'LR', see plastic small-outline transistor (SOT-23/TO-236AB).
}

\section*{PACKAGE OUTLINES}

\section*{WIDE-BODY PLASTIC SOIC ( 7.50 mm body width)}

\section*{PACKAGE DESIGNATORS LB or LW Dimensions in Millimeters}


\begin{tabular}{|l|l|c|c|c|c|c|c|c|}
\hline N & \begin{tabular}{l} 
Number of Leads \\
Pkg. Designator
\end{tabular} & \multicolumn{1}{|c|}{\begin{tabular}{c}
16 \\
LB
\end{tabular}} & \begin{tabular}{c}
16 \\
LW
\end{tabular} & & \begin{tabular}{c}
18 \\
LW
\end{tabular} & \begin{tabular}{c}
20 \\
LB
\end{tabular} & \begin{tabular}{c}
24 \\
LB
\end{tabular} & \begin{tabular}{c} 
LW
\end{tabular} \\
\hline A & Seated Height & \(2.35 / 2.65\) & \(2.35 / 2.65\) & & \(2.35 / 2.65\) & \(2.35 / 2.65\) & \(2.35 / 2.65\) & \(2.35 / 2.65\) \\
C & Lead Thickness & \(0.23 / 0.32\) & \(0.23 / 0.32\) & & \(0.23 / 0.32\) & \(0.23 / 0.32\) & \(0.23 / 0.32\) & \(0.23 / 0.32\) \\
D & Body Length & \(10.10 / 10.50\) & \(10.10 / 10.50\) & & \(11.35 / 11.75\) & \(12.60 / 13.00\) & \(15.20 / 15.60\) & \(17.70 / 18.10\) \\
E & Body Width & \(7.40 / 7.60\) & \(7.40 / 7.60\) & & \(7.40 / 7.60\) & \(7.40 / 7.60\) & \(7.40 / 7.60\) & \(7.40 / 7.60\) \\
H & Overall Width & \(10.00 / 10.65\) & \(10.00 / 10.65\) & & \(10.00 / 10.65\) & \(10.00 / 10.65\) & \(10.00 / 10.65\) & \(10.00 / 10.65\) \\
\hline Notes & (Leads Affected) & \(1(4,5,12,13)\) & - & & - & \(1(4-7,14-17)\) & \(1(6,7,18,19)\) & - \\
\hline JEDEC Outline Designation & MS-013AA & MS-013AA & & & MS-013AB & MS-013AC & MS-013AD & MS-013AE \\
\hline
\end{tabular}

\footnotetext{
NOTES: 1. Webbed lead frame. Leads indicated are internally one piece.
2. Lead spacing tolerance is non-cumulative.
3. Exact body and lead configuration at vendor's option within limits shown.
4. For package designator 'LR', see plastic small-outline transistor (SOT-23/TO-236AB).
}

\section*{PACKAGE OUTLINES}

\section*{LONG-LEADED PLASTIC SOT}

PACKAGE DESIGNATOR LL

Dimensions in Inches
(Based on \(1 \mathrm{~mm}=\mathbf{0 . 3 9 4}{ }^{\prime \prime}\) )


Dimensions in Millimeters


\title{
PACKAGE OUTLINES
}

\section*{PLASTIC SOT (SOT-89/TO-243AA)}

\section*{PACKAGE DESIGNATOR LT}

Dimensions in Inches
(Based on \(1 \mathbf{m m}=\mathbf{0 . 3 9 4}{ }^{\prime \prime}\) )


Dimensions in Millimeters



\section*{PACKAGE OUTLINES}

\section*{PLASTIC SIP}

\section*{PACKAGE DESIGNATOR U}

\section*{Dimensions in Inches}


Dimensions in Millimeters
(Based on 1" \(=2.54 \mathrm{~mm}\) )


NOTES: 1. Tolerances on package height and width represent allowable mold offsets. Dimensions given are measured at the widest point (parting line).
2. Exact body and lead configuration at vendor's option within limits shown.
3. Height does not include mold gate flash.
4. Minimum lead length was 0.500 " ( 12.70 mm ). If existing product to the original specifications is not acceptable, contact sales office before ordering.

\section*{PACKAGE OUTLINES}

\section*{PLASTIC SIP}

\section*{PACKAGE DESIGNATOR UA}

Dimensions in Inches


Dimensions in Millimeters
(Based on \(1^{\prime \prime}=25.4 \mathrm{~mm}\) )


NOTES: 1. Tolerances on package height and width represent allowable mold offsets. Dimensions given are measured at the widest point (parting line).
2. Exact body and lead configuration at vendor's option within limits shown.
3. Height does not include mold gate flash.
4. Minimum lead length was 0.500 " ( 12.70 mm ). If existing product to the original specification is not acceptable, contact sales office before ordering.

\section*{PACKAGE OUTLINES}

\section*{PLASTIC POWER-TAB SIP}

PACKAGE DESIGNATOR W
Dimensions in Inches


Dwg. No. A-13,652 in
Dimensions in Millimeters
(Based on \(1^{\prime \prime}=\mathbf{2 5 . 4} \mathbf{~ m m}\) )


Dwg. No. A-13,652 mm

NOTES: 1. Lead thickness is measured at seating plane or below.
2. Lead spacing tolerance is non-cumulative.
3. Exact body and lead configuration at vendor's option within limits shown.
4. Lead gauge plane is 0.030 " \((0.762 \mathrm{~mm})\) below seating plane.

\section*{PACKAGE OUTLINES}

\section*{PLASTIC POWER-TAB SIP \\ (with lead forming for horizontal mounting)}

PACKAGE DESIGNATOR WH
Dimensions in Inches
(Based on \(1 \mathrm{~mm}=0.3937^{\prime \prime}\) )


Dwg. MP-006 in

\section*{PACKAGE OUTLINES}

\section*{PLASTIC POWER-TAB SIP (with lead forming for horizontal mounting)}

PACKAGE DESIGNATOR WH
Dimensions in Millimeters


\section*{PACKAGE OUTLINES}

\title{
PLASTIC POWER-TAB SIP (with lead forming for vertical mounting)
}

PACKAGE DESIGNATOR WV
Dimensions in Inches
(Based on \(1 \mathrm{~mm}=\mathbf{0 . 3 9 3 7}{ }^{\prime \prime}\) )


\section*{PACKAGE OUTLINES}

\section*{PLASTIC POWER-TAB SIP (with lead forming for vertical mounting)}

PACKAGE DESIGNATOR WV
Dimensions in Millimeters


\section*{PACKAGE OUTLINES}

\section*{PLASTIC POWER-TAB SIP}

\section*{PACKAGE DESIGNATOR Z}
(JEDEC outline TS-001)

Dimensions in Inches


Dwg. MP-005 in

Dimensions in Millimeters
(Based on \(1^{\prime \prime}=25.4 \mathrm{~mm}\) )


Dwg. MP-005 mm

\section*{PACKAGE OUTLINES}

\section*{PLASTIC TRANSISTOR (TO-92/TO-226AA)}

Dimensions in Inches


Dwg. No. A-13,610

Dimensions in Millimeters
(Based on \(1^{\prime \prime}=25.4 \mathrm{~mm}\) )


Dwg. No. A-13,611


Dwg. GD-001

\section*{PACKAGE OUTLINES}

\section*{PLASTIC SMALL-OUTLINE TRANSISTOR (SOT-23/TO-236AB)}

Dimensions in Inches
(Based on \(1 \mathrm{~mm}=\mathbf{0 . 3 9 3 7}{ }^{\prime \prime}\) )



Dwg. GD-002

Dimensions in Millimeters

Dwg. No. A-12,238B mm


Die size \(=0.025^{\prime \prime}\) by \(0.0255^{\prime \prime}(0.635 \mathrm{~mm}\) by 0.635 mm\()\). Other factors
that determine allowable package power dissipation include circuit board material, pad size, and proximity of other heat-producing circuit elements.

\title{
PACKAGE INFORMATION
}

\section*{TAPE AND REEL INFORMATION FOR DISCRETE DEVICES}

\section*{AXIAL-TAPED TO-226AA TAPE DIMENSIONS}
\begin{tabular}{|l|l|l|}
\hline Dimensions & Millimeters & Inches \\
\hline D Min. & 0.38 & 0.015 \\
D Max. & 1.78 & 0.070 \\
F Typ. & 6.35 & 0.250 \\
K Max. & 6.73 & 0.265 \\
\hline L & \(2.54 \pm 0.38\) & \(0.100 \pm 0.015\) \\
P & \(6.35 \pm 0.38\) & \(0.250 \pm 0.015\) \\
W Min. & 20.63 & 0.812 \\
W Max. & 22.15 & 0.872 \\
\hline
\end{tabular}

NOTES: 1. Leads straight with \(0.38 \mathrm{~mm}(0.015 \mathrm{in}\).) between body and type.
2. Component bodies in line within 0.38 mm (0.015 in.).
3. Lead length in contact with tape, each side, 1.78 mm ( 0.070 in .), minimum.


REEL DIMENSIONS
\begin{tabular}{|l|l|l|}
\hline Dimensions & Millimeters & Inches \\
\hline A Max. & 355.6 & 14 \\
C & 14.29 & 0.563 \\
N Min. & 76.20 & 3.0 \\
\hline
\end{tabular}

NOTES: 1. Kraft paper, minimum 0.13 mm ( 0.005 in .) thick, as interliner.


Dwg. No. A-13,627

\section*{TAPE AND REEL INFORMATION FOR DISCRETE DEVICES}

\section*{RADIAL-TAPED TO-226AA LEAD DIMENSIONS}
\begin{tabular}{|l|l|l|}
\hline Dimensions & Millimeters & Inches \\
\hline A & \(1.52 \pm 0.38\) & \(0.060 \pm 0.015\) \\
B & \(3.18 \pm 0.38\) & \(0.125 \pm 0.015\) \\
C & \(2.54 \pm 0.30\) & \(0.100 \pm 0.012\) \\
\hline D & \(5.08 \pm 0.76,-0.20\) & \(0.200+0.030,-0.008\) \\
E Min. & 12.70 & 0.500 \\
E Max. & 15.70 & 0.620 \\
\hline
\end{tabular}

Styles A and F-Flat side down, carrier tape to left.
Styles B and E-Flat side up, carrier tape to left.
Styles C and H -Flat side down, carrier tape to right.
Styles D and G-Flat side up, carrier tape to right.

50

Dwg. No. A-13,628


\section*{TAPE AND REEL INFORMATION FOR DISCRETE DEVICES}

\section*{TAPE DIMENSIONS FOR TO-236AB}
\begin{tabular}{|l|l|l|}
\hline Dimensions & Millimeters & Inches \\
\hline \(\mathrm{B}_{1}\) Max. \({ }^{(2)}\) & 4.2 & 0.165 \\
D & \(1.5(+0.10,-0.0)\) & \(0.059(+0.004,-0.0)\) \\
\(\mathrm{D}_{1}\) Min. & 1.0 & 0.039 \\
E & \(1.75( \pm 0.10)\) & \(0.69( \pm 0.004)\) \\
F & \(3.5( \pm 0.05)\) & \(0.138( \pm 0.002)\) \\
\hline K Max. & 2.4 & 0.094 \\
P & \(4.0( \pm 0.10)\) & \(0.157( \pm 0.004)\) \\
\(\mathrm{P}_{0}{ }^{(1)}\) & \(4.0( \pm 0.10)\) & \(0.157( \pm 0.004)\) \\
\(\mathrm{P}_{2}\) & \(2.0( \pm 0.05)\) & \(0.079( \pm 0.002)\) \\
\hline R Min. & 25 & 0.984 \\
t Max. & 0.400 & 0.016 \\
\(\mathrm{t}_{1}\) Max. & 0.10 & 0.004 \\
W & \(8.0( \pm 0.30)\) & \(0.315( \pm 0.012)\) \\
\hline
\end{tabular}


Dwg. No. A-13,310


MECHANICAL ORIENTATION *

Dwg. No. A-13,313
*Available on request with double leads toward sprocket holes.

\({ }^{(1)}\) Cumulative tolerance over 10 pitches \(= \pm 0.2 \mathrm{~mm}\) ( \(\pm 0.08 \mathrm{in}\).).
\({ }^{(2)}\) For machine reference only, including draft and radii concentric around \(\mathrm{B}_{0}\).
\({ }^{(3)} A_{0}, B_{0}\), and \(K_{0}\) are determined by component size. Clearance between the component and the cavity must be within 0.05 mm ( 0.002 in .), minimum, 0.50 mm ( 0.020 in .), maximum, for 8 mm tape; it must be within 0.05 ( 0.002 in .), minimum 0.65 mm ( 0.026 in .), maximum, for 12 mm tape.


MINIMUM BENDING RADIUS
Dwg. No. A-13,312

\section*{REEL DIMENSIONS FOR TO-236AB}
\begin{tabular}{|l|l|l|}
\hline Dimensions & Millimeters & Inches \\
\hline A Max. & 330 & 12.992 \\
B Min. & 1.5 & 0.059 \\
C & \(13.0( \pm 0.20)\) & \(0.512( \pm 0.008)\) \\
D Min. & 20.2 & 0.795 \\
G & \(8.4(+1.5,-0.0)\) & \(0.331(+0.059,-0.0)\) \\
\hline H Min. & 40 & 1.575 \\
N Min. & 50 & 1.973 \\
S Min. & 2.5 Wide & 0.098 Wide \\
& 10 Deep & 0.394 Deep \\
T Max. & 14.4 & 0.567 \\
\hline
\end{tabular}


\section*{TAPE AND REEL INFORMATION FOR DISCRETE DEVICES}

\section*{TO-236 AB \\ SHIPPING}

Shipping options for small-outline transistors and diodes include vial pack and 8 mm tape and reel for use with automated insertion equipment.

The 8 mm tape pack puts 3000 devices on a 7 -inch (178 mm ) reel. Components can be placed in the tape cavity with the single lead toward the sprocket hole or with the double leads toward the sprocket hole. Tape and reel dimensions conform to EIA Standard 481 Rev. A.

\section*{MOUNTING}

Surface-mount semiconductors can be attached to substrates by conventional techniques such as vapor-phase or wave soldering and hot-plate methods.

Recommended maximum time/temperature soldering conditions are shown in the graph. In general, attachment with a soldering iron is not recommended due to the difficulty of consistently controlling temperature and time temperature.

\section*{CLEANING}

Small-outline semiconductors are compatible with most commonly used defluxing solvents. Freon-based alcohol compounds such as Du Pont TMS or TES (or equivalents) are recommended. Solutions containing methylene chloride or other known epoxy solvents should not be used.


\section*{REPRESENTATIVES and SALES OFHICES}

\section*{NORTH AMERICA}

Montgomery Marketing, Inc.
Huntsville, AL
Tel: (205) 830-0498
Fax: (205) 837-7049
Techni-Source Corp.
Chandler, AZ
Tel: (602) 497-0711
Fax: (602) 497-1077
Allegro MicroSystems, Inc.
Irvine, CA
Tel: (714) 509-7730
Fax: (714) 509-7034

\section*{Addem}

Carlsbad, CA
Tel: (619) 729-9216
Fax: (619) 729-6408
Terr: San Diego-CA
Jones \& McGeoy Sales, Inc.
Santa Ana, CA
Tel: (714) 547-6466
Fax: (714) 547-7670
Criterion Sales, Inc.
Santa Clara, CA
Tel: (408) 988-6300
Fax: (408) 986-9039
William J. Purdy Co. \& Associates
Englewood, CO
Tel: (303) 790-2211
Fax: (303) 790-2230
ConnTech Sales
Cheshire, CT
Tel: (203) 272-1277
Fax: (203) 272-2790
Electramark Florida, Inc.
Altamonte Springs, FL
Tel: (407) 830-0845
Fax: (407) 830-0847

Electramark Florida, Inc.
Tampa, FL
Tel: (813) 962-1882
Fax: (813) 961-0664
Electramark Florida, Inc.
Plantation, FL
Tel: (407) 424-2872
Fax: (407) 452-1974
Montgomery Marketing, Inc.
Norcross, GA
Tel: (404) 447-6124
Fax: (404) 447-0422
J.R. Sales Engineering, Inc.

Cedar Rapids, IA
Tel: (319) 393-2232
Fax: (319) 393-0109
Sumer, Inc.
Rolling Meadows, IL
Tel: (708) 991-8500
Fax: (708) 991-0474
Allegro MicroSystems, Inc.
Kokomo, IN
Tel: (317) 459-5752
Fax: (317) 459-5883
Technology Marketing Corp.
Carmel, IN
Tel: (317) 844-8462
Fax: (317) 573-5472
Technology Marketing Corp.
Fort Wayne, IN
Tel: (219) 432-5553
Fax: (219) 432-5555
Technology Marketing Corp.
Kokomo, IN
Tel: (317) 459-5152
Fax: (317) 457-3822

\section*{REPRESENTATIVES AND SALES OFFICES} NORTH AMERICA

EPI, Inc.
Westwood, KS
Tel: (913) 432-1792
Fax: (913) 432-1793
Technology Marketing Corp.
Louisville, KY
Tel: (502) 245-7411
Fax: (502) 245-4818
Procomp Associates
Tewksbury, MA
Tel: (508) 858-0100
Fax: (508) 858-0110
Allegro MicroSystems, Inc.
Ann Arbor, MI
Tel: (313) 971-7780
Fax: (313) 971-9241
Miltimore Sales, Inc.
Kentwood, MI
Tel: (616) 554-9292
Fax: (616) 554-9210
Miltimore Sales, Inc.
Novi, MI
Tel: (313) 349-0260
Fax: (313) 349-0756

Design Technology Components, Inc.
New Brighton, MN
Tel: (612) 631-3738
Fax: (612) 631-3540
EPI, Inc.
St. Louis, MO
Tel: (314) 962-1411
Fax: (314) 962-5378
Allegro MicroSystems, Inc.
Durham, NC
Tel: (919) 490-5718
Fax: (919) 490-1749

Montgomery Marketing, Inc.
Raleigh, NC
Tel: (919) 851-0010
Fax: (919) 851-6620
Montgomery Marketing, Inc.
Cary, NC
Tel: (919) 467-6319
Fax: (919) 467-1028
Trinkle Sales Inc.
Cherry Hill, NJ
Tel: (609) 795-4200
(215) 922-2080 (Phila.)

Fax: (609) 795-9364
Techni-Source, Inc.
Albuquerque, NM
Tel: (505) 268-4232
Fax: (505) 268-0451
Astrorep, Inc.
Babylon, NY
Tel: (516) 422-2500
Fax: (516) 422-2504
Elcom Sales, Inc.
Pittsford, NY
Tel: (716) 385-1400
Fax: (716) 248-8531
Elcom Sales, Inc.
Skaneateles, NY
Tel: (315) 685-8967
Fax: (315) 685-6273
Allegro MicroSystems, Inc.
Victor, NY
Tel: (716) 425-1750
Fax: (716) 425-1643
TMC of Ohio
Cincinnati, OH
Tel: (513) 271-3860
Fax: (513) 271-6321

\title{
REPRESENTATIVES AND SALES OFFICES NORTH AMIERICA
}

TMC of Ohio
Middleburg Heights, OH
Tel: (216) 885-5544
Fax: (216) 885-5011
Electronic Component Sales, Inc.
Beaverton, OR
Tel: (503) 245-2342
Fax: (503) 520-0767
Electronic Sales Associates
Carolina, PR
Tel: (809) 762-6459
(809) 762-6707

Fax: (809) 757-9170
Allegro MicroSystems, Inc.
Irving, TX
Tel: (214) 401-4101
Fax: (214) 869-7275
Bonser-Philhower Sales
Austin, TX
Tel: (512) 346-9186
Fax: (512) 346-2393
Bonser-Philhower Sales
Houston, TX
Tel: (713) 782-4144
Fax: (713) 789-3072
Bonser-Philhower Sales
Richardson, TX
Tel: (214) 234-8438
Fax: (214) 437-0897
Electronic Component Sales, Inc.
Mercer Island, WA
Tel: (206) 232-9301
(509) 456-0100 (Spokane)
(208) 342-8072 (Boise, ID)

Fax: (206) 232-1095
Sumer, Inc.
Brookfield, WI
Tel: (414) 784-6641
Fax: (414) 784-1436

Vitel Electronics, Inc.
Burnaby, BC
Tel: (604) 439-9889
Fax: (604) 439-0195
Vitel Electronics, Inc.
Kanata, ON
Tel: (613) 592-0090
Fax: (613) 592-0182
Vitel Electronics, Inc.
Missisauga, ON
Tel: (416) 564-9720
Fax: (416) 564-5719

Vitel Electronics, Inc.
Lachine, PQ
Tel: (514) 636-5951
Fax: (514) 636-1341

\section*{REPRESENTATIVES and SALES OFFTCES}

\section*{EUROPE AND ASIA}

Jorge M. Alberti S.C.A.
Buenos Aires, ARGENTINA
Tel: (54-1) 325-6795
(54-1) 325-6956
Fax: (54-1) 112804
Tlx: (390) 9900
Analog Electronic Components P/L
Mulgrave NTH, AUSTRALIA
Tel: (61-3) 562-2882
Fax: (61-3) 562-2880
TIx: (790) 154402
Kolak
Bruxelles, Belgium
Tel: (32-2) 2429875
Fax: (32-2) 2429029
TIx: (846) 20720
Terr: POLAND
Compelec bvba
Tervuren, BELGIUM
Tel: (32-2) 7671748
Fax: (32-2) 7678435
Acal Auriema Bodamer
Zaventem, BELGIUM
Tel: (32-2) 7205983
Fax: (32-2) 7251014
Tecelinco Tecnologia Electronica Ltda.
São Paulo, BRAZIL
Tel: (55-11) 257-3645
(55-11) 258-4286
Fax: (55-11) 256-6446
TIx: (391) 01123600
(391) 01125588

Beechwood International Taiwan Co.
Taipei, Taiwan, REP. of CHINA
Tel: (886-2) 763-5818
(886-2) 763-5880
Fax: (886-2) 763-5252
(886-2) 746-0192
TIx: (785) 21422
(785) 23328

Exatec A/S
Copenhagen, DENMARK
Tel: (45-31) 191022
Fax: (45-31) 193120
Exatec A/S (Jutland)
Farso, DENMARK
Tel: (45-98) 6333311
Fax: (45-98) 633319
International Engineering Associates
Cairo, EGYPT
Tel: (20-2) 717077
(20-2) 712168
Fax: (20-2) 348-0940
TIx: (927) 93830
Field Oy
Helsinki, FINLAND
Tel: (358-0) 7571011
Fax: (358-0) 8079885
Newtek
Rungis Cedex, FRANCE
Tel: (33-1) 46872200
Fax: (33-1) 46878049
SSG Halbleiter Vertriebs-GmbH
Frankfurt, GERMANY
Tel: (49-69) 533432
Fax: (49-69) 532050
SSG Halbleiter Vertriebs-GmbH
Hinterzarten, GERMANY
Tel: (49-7652) 1066
Fax: (49-7652) 767
TIx: (841) 7722361
Richwood Electronics Co., Ltd.
HONG KONG
Tel: (852) 797-9893
Fax: (852) 797-9906
New World Electronics
Bangalore, INDIA
Tel: (91-812) 561107
Fax: (91-812) 569056

Boran Technologies Ltd.
Petah Tikva, ISRAEL
Tel: (972-3) 9345171
Fax: (972-3) 9344235
Tlx: (922) 381512
Sprague Italiana S.p.A.
Milano, ITALY
Tel: (39-2) 48012355
Fax: (39-2) 48008167
Allegro MicroSystems Japan K.K.
Tokyo, JAPAN
Tel: (81-3) 5992-3701
Fax: (81-3) 5992-3464
Tlx: (781) 23328
Richwood International Korea Co., Ltd.
Seoul, REP. of KOREA
Tel: (82-2) 783-9784
(82-2) 783-9785
(82-2) 784-4508
(82-2) 784-4509
Fax: (82-2) 784-6061
Tlx: (787) 26186
Mexicana De Electronica
Industries S.A.
MEXICO, D.F.
Tel: (52-5) 630-4323
TIX: (383) 1771038
Acal Auriema BV
Eindhoven, NETHERLANDS
Tel: \((31-40) 502602\)
Fax: \((31-40) 510255\)
Odin Electronics A/S
Skedsmokorset, NORWAY
Tel: (47-6) 870300
Fax: (47-6) 875430
Allegro MicroSystems Philippines, Inc.
Metro Manila, PHILIPPINES
Tel: (63-2) 828-9026
Fax: (63-2) 828-4045
Tlx: (722) 22522
(742) 45829

POLAND
See Kolak
Bruxelles, BELGIUM

Niposom - J. Nabais, Lda.
Lisboa, PORTUGAL
Tel: (351-1) 89610
Fax: (351-1) 809517
Tlx: (832) 14028
Sabre Technologies Pte. Ltd.
SINGAPORE
Tel: (65) 2932003
Fax: (65) 2930661
Allied Electronics Components Ltd.
Isando, SOUTH AFRICA
Tel: (27-11) 3923804
Fax: (27-11) 9749683
TIx: (757) 486134
Argos Componentes Electronicos
Barcelona, SPAIN
Tel: (34-3) 2177655
Fax: (34-3) 2177556
Avnet Nortec Electronics AB
Solna, SWEDEN
Tel: (46-8) 7051800
Fax: (46-8) 836918
Telion AG
Schlieren, SWITZERLAND
Tel: (41-1) 7321511
Fax: (41-1) 7301502
TIx: (845) 829471
Kapman Komandit
Istanbul, TURKEY
Tel: (90-1) 2555277
Fax: (90-1) 2506013
Allegro MicroSystems Europe Ltd.
Walton-on-Thames, Surrey, U.K.
Tel: (44-932) 253-355
Fax: (44-932) 246-622
Tlx: (851) 926618
Ambar Cascom Ltd.
Aylesbury, Bucks, U.K.
Tel: (44-296) 434141
Fax: (44-296) 29670
```

